/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.12
Build    : 0.9.9
Hash     : f0b240f
Date     : Dec 12 2023
Type     : Engineering
Log Time   : Tue Dec 12 10:22:03 2023 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 6
# Timing Graph Levels: 12

#Path 1
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[31].in[1] (.names)                                                              0.963     2.012
out[31].out[0] (.names)                                                             0.218     2.230
out[18].in[0] (.names)                                                              0.305     2.534
out[18].out[0] (.names)                                                             0.197     2.731
out:out[18].outpad[0] (.output)                                                     1.376     4.107
data arrival time                                                                             4.107

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.107
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.107


#Path 2
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[31].in[1] (.names)                                                              0.963     2.012
out[31].out[0] (.names)                                                             0.218     2.230
out[21].in[0] (.names)                                                              0.305     2.534
out[21].out[0] (.names)                                                             0.197     2.731
out:out[21].outpad[0] (.output)                                                     1.373     4.104
data arrival time                                                                             4.104

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.104
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.104


#Path 3
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[31].in[1] (.names)                                                              0.963     2.012
out[31].out[0] (.names)                                                             0.218     2.230
out[24].in[0] (.names)                                                              0.305     2.534
out[24].out[0] (.names)                                                             0.197     2.731
out:out[24].outpad[0] (.output)                                                     1.315     4.046
data arrival time                                                                             4.046

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -4.046
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -4.046


#Path 4
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[31].in[1] (.names)                                                              0.963     2.012
out[31].out[0] (.names)                                                             0.218     2.230
out[22].in[0] (.names)                                                              0.305     2.534
out[22].out[0] (.names)                                                             0.197     2.731
out:out[22].outpad[0] (.output)                                                     1.254     3.985
data arrival time                                                                             3.985

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -3.985
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.985


#Path 5
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[31].in[1] (.names)                                                              0.963     2.012
out[31].out[0] (.names)                                                             0.218     2.230
out[20].in[0] (.names)                                                              0.305     2.534
out[20].out[0] (.names)                                                             0.197     2.731
out:out[20].outpad[0] (.output)                                                     1.254     3.985
data arrival time                                                                             3.985

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -3.985
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.985


#Path 6
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[31].in[1] (.names)                                                              0.963     2.012
out[31].out[0] (.names)                                                             0.218     2.230
out[16].in[0] (.names)                                                              0.305     2.534
out[16].out[0] (.names)                                                             0.136     2.670
out:out[16].outpad[0] (.output)                                                     1.312     3.982
data arrival time                                                                             3.982

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -3.982
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.982


#Path 7
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[31].in[1] (.names)                                                              0.963     2.012
out[31].out[0] (.names)                                                             0.218     2.230
out[19].in[0] (.names)                                                              0.305     2.534
out[19].out[0] (.names)                                                             0.197     2.731
out:out[19].outpad[0] (.output)                                                     1.193     3.924
data arrival time                                                                             3.924

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -3.924
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.924


#Path 8
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[31].in[1] (.names)                                                              0.963     2.012
out[31].out[0] (.names)                                                             0.218     2.230
out[17].in[0] (.names)                                                              0.305     2.534
out[17].out[0] (.names)                                                             0.197     2.731
out:out[17].outpad[0] (.output)                                                     1.135     3.867
data arrival time                                                                             3.867

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -3.867
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.867


#Path 9
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[31].in[1] (.names)                                                              0.963     2.012
out[31].out[0] (.names)                                                             0.218     2.230
out[23].in[0] (.names)                                                              0.305     2.534
out[23].out[0] (.names)                                                             0.197     2.731
out:out[23].outpad[0] (.output)                                                     1.132     3.864
data arrival time                                                                             3.864

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -3.864
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.864


#Path 10
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[31].in[1] (.names)                                                              0.963     2.012
out[31].out[0] (.names)                                                             0.218     2.230
out[26].in[0] (.names)                                                              0.085     2.315
out[26].out[0] (.names)                                                             0.197     2.512
out:out[26].outpad[0] (.output)                                                     1.312     3.824
data arrival time                                                                             3.824

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -3.824
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.824


#Path 11
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[31].in[1] (.names)                                                              0.963     2.012
out[31].out[0] (.names)                                                             0.218     2.230
out[25].in[0] (.names)                                                              0.305     2.534
out[25].out[0] (.names)                                                             0.136     2.670
out:out[25].outpad[0] (.output)                                                     1.074     3.744
data arrival time                                                                             3.744

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -3.744
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.744


#Path 12
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[31].in[1] (.names)                                                              0.963     2.012
out[31].out[0] (.names)                                                             0.218     2.230
out[27].in[0] (.names)                                                              0.085     2.315
out[27].out[0] (.names)                                                             0.197     2.512
out:out[27].outpad[0] (.output)                                                     1.193     3.705
data arrival time                                                                             3.705

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -3.705
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.705


#Path 13
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[31].in[1] (.names)                                                              0.963     2.012
out[31].out[0] (.names)                                                             0.218     2.230
out[29].in[0] (.names)                                                              0.085     2.315
out[29].out[0] (.names)                                                             0.197     2.512
out:out[29].outpad[0] (.output)                                                     1.132     3.644
data arrival time                                                                             3.644

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -3.644
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.644


#Path 14
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[31].in[1] (.names)                                                              0.963     2.012
out[31].out[0] (.names)                                                             0.218     2.230
out[28].in[0] (.names)                                                              0.085     2.315
out[28].out[0] (.names)                                                             0.197     2.512
out:out[28].outpad[0] (.output)                                                     1.132     3.644
data arrival time                                                                             3.644

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -3.644
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.644


#Path 15
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[31].in[1] (.names)                                                              0.963     2.012
out[31].out[0] (.names)                                                             0.218     2.230
out[30].in[0] (.names)                                                              0.085     2.315
out[30].out[0] (.names)                                                             0.197     2.512
out:out[30].outpad[0] (.output)                                                     1.071     3.583
data arrival time                                                                             3.583

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -3.583
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.583


#Path 16
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[31].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[31].in[1] (.names)                                                              0.963     2.012
out[31].out[0] (.names)                                                             0.218     2.230
out:out[31].outpad[0] (.output)                                                     1.315     3.545
data arrival time                                                                             3.545

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -3.545
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.545


#Path 17
Startpoint: design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[7].in[1] (.names)                                                               0.085     1.133
out[7].out[0] (.names)                                                              0.218     1.352
out[10].in[1] (.names)                                                              0.085     1.437
out[10].out[0] (.names)                                                             0.218     1.655
out:out[10].outpad[0] (.output)                                                     1.431     3.086
data arrival time                                                                             3.086

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -3.086
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.086


#Path 18
Startpoint: out[15].Q[0] (dffre clocked by clk)
Endpoint  : out:out[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
out[15].C[0] (dffre)                                             0.894     0.894
out[15].Q[0] (dffre) [clock-to-output]                           0.154     1.048
out[13].in[0] (.names)                                           0.424     1.472
out[13].out[0] (.names)                                          0.218     1.690
out:out[13].outpad[0] (.output)                                  1.312     3.002
data arrival time                                                          3.002

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.002
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.002


#Path 19
Startpoint: design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[7].in[1] (.names)                                                               0.085     1.133
out[7].out[0] (.names)                                                              0.218     1.352
out[3].in[0] (.names)                                                               0.308     1.659
out[3].out[0] (.names)                                                              0.148     1.807
out:out[3].outpad[0] (.output)                                                      1.193     3.000
data arrival time                                                                             3.000

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -3.000
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.000


#Path 20
Startpoint: design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[7].in[1] (.names)                                                               0.085     1.133
out[7].out[0] (.names)                                                              0.218     1.352
out[10].in[1] (.names)                                                              0.085     1.437
out[10].out[0] (.names)                                                             0.218     1.655
out[8].in[0] (.names)                                                               0.085     1.740
out[8].out[0] (.names)                                                              0.218     1.958
out:out[8].outpad[0] (.output)                                                      1.013     2.971
data arrival time                                                                             2.971

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -2.971
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -2.971


#Path 21
Startpoint: out[15].Q[0] (dffre clocked by clk)
Endpoint  : out:out[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
out[15].C[0] (dffre)                                             0.894     0.894
out[15].Q[0] (dffre) [clock-to-output]                           0.154     1.048
out[12].in[0] (.names)                                           0.424     1.472
out[12].out[0] (.names)                                          0.218     1.690
out:out[12].outpad[0] (.output)                                  1.254     2.944
data arrival time                                                          2.944

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.944
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.944


#Path 22
Startpoint: design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[7].in[1] (.names)                                                               0.085     1.133
out[7].out[0] (.names)                                                              0.218     1.352
out[1].in[0] (.names)                                                               0.085     1.437
out[1].out[0] (.names)                                                              0.218     1.655
out:out[1].outpad[0] (.output)                                                      1.254     2.909
data arrival time                                                                             2.909

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -2.909
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -2.909


#Path 23
Startpoint: design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[7].in[1] (.names)                                                               0.085     1.133
out[7].out[0] (.names)                                                              0.218     1.352
out[0].in[0] (.names)                                                               0.085     1.437
out[0].out[0] (.names)                                                              0.218     1.655
out:out[0].outpad[0] (.output)                                                      1.254     2.909
data arrival time                                                                             2.909

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -2.909
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -2.909


#Path 24
Startpoint: design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[7].in[1] (.names)                                                               0.085     1.133
out[7].out[0] (.names)                                                              0.218     1.352
out[2].in[0] (.names)                                                               0.085     1.437
out[2].out[0] (.names)                                                              0.218     1.655
out:out[2].outpad[0] (.output)                                                      1.193     2.848
data arrival time                                                                             2.848

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -2.848
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -2.848


#Path 25
Startpoint: out[15].Q[0] (dffre clocked by clk)
Endpoint  : out:out[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
out[15].C[0] (dffre)                                             0.894     0.894
out[15].Q[0] (dffre) [clock-to-output]                           0.154     1.048
out[14].in[0] (.names)                                           0.424     1.472
out[14].out[0] (.names)                                          0.148     1.620
out:out[14].outpad[0] (.output)                                  1.193     2.813
data arrival time                                                          2.813

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.813
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.813


#Path 26
Startpoint: out[15].Q[0] (dffre clocked by clk)
Endpoint  : out:out[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
out[15].C[0] (dffre)                                             0.894     0.894
out[15].Q[0] (dffre) [clock-to-output]                           0.154     1.048
out[11].in[0] (.names)                                           0.424     1.472
out[11].out[0] (.names)                                          0.218     1.690
out:out[11].outpad[0] (.output)                                  1.074     2.764
data arrival time                                                          2.764

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.764
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.764


#Path 27
Startpoint: design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out:out[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance14.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance14.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[7].in[1] (.names)                                                               0.085     1.133
out[7].out[0] (.names)                                                              0.218     1.352
out:out[7].outpad[0] (.output)                                                      1.312     2.664
data arrival time                                                                             2.664

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                            -2.664
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -2.664


#Path 28
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance20.data_out[22].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
input external delay                                                                0.000     0.000
rst.inpad[0] (.input)                                                               0.000     0.000
$abc$30802$new_new_n316__.in[5] (.names)                                            2.040     2.040
$abc$30802$new_new_n316__.out[0] (.names)                                           0.173     2.213
$abc$30802$new_new_n318__.in[0] (.names)                                            0.247     2.460
$abc$30802$new_new_n318__.out[0] (.names)                                           0.197     2.657
$abc$30802$new_new_n319__.in[0] (.names)                                            0.085     2.742
$abc$30802$new_new_n319__.out[0] (.names)                                           0.197     2.939
$abc$22564$li183_li183.in[0] (.names)                                               0.427     3.365
$abc$22564$li183_li183.out[0] (.names)                                              0.136     3.501
design1_5_5_inst.encoder_instance20.data_out[22].D[0] (dffre)                       0.000     3.501
data arrival time                                                                             3.501

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance20.data_out[22].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                   0.000     0.894
cell setup time                                                                    -0.032     0.863
data required time                                                                            0.863
---------------------------------------------------------------------------------------------------
data required time                                                                            0.863
data arrival time                                                                            -3.501
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -2.638


#Path 29
Startpoint: out[15].Q[0] (dffre clocked by clk)
Endpoint  : out:out[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
out[15].C[0] (dffre)                                             0.894     0.894
out[15].Q[0] (dffre) [clock-to-output]                           0.154     1.048
out[9].in[0] (.names)                                            0.424     1.472
out[9].out[0] (.names)                                           0.148     1.620
out:out[9].outpad[0] (.output)                                   1.013     2.633
data arrival time                                                          2.633

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.633
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.633


#Path 30
Startpoint: d_in1[26].Q[0] (dffre clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance11.data_out[22].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
d_in1[26].C[0] (dffre)                                                              0.894     0.894
d_in1[26].Q[0] (dffre) [clock-to-output]                                            0.154     1.048
$abc$30802$new_new_n341__.in[4] (.names)                                            0.485     1.533
$abc$30802$new_new_n341__.out[0] (.names)                                           0.152     1.685
$abc$30802$new_new_n342__.in[2] (.names)                                            0.247     1.931
$abc$30802$new_new_n342__.out[0] (.names)                                           0.197     2.128
$abc$30802$new_new_n354__.in[3] (.names)                                            0.485     2.613
$abc$30802$new_new_n354__.out[0] (.names)                                           0.025     2.638
$abc$22564$li174_li174.in[0] (.names)                                               0.427     3.065
$abc$22564$li174_li174.out[0] (.names)                                              0.197     3.262
design1_5_5_inst.encoder_instance11.data_out[22].D[0] (dffre)                       0.000     3.262
data arrival time                                                                             3.262

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance11.data_out[22].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                   0.000     0.894
cell setup time                                                                    -0.032     0.863
data required time                                                                            0.863
---------------------------------------------------------------------------------------------------
data required time                                                                            0.863
data arrival time                                                                            -3.262
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -2.399


#Path 31
Startpoint: d_in1[26].Q[0] (dffre clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance11.data_out[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
d_in1[26].C[0] (dffre)                                                             0.894     0.894
d_in1[26].Q[0] (dffre) [clock-to-output]                                           0.154     1.048
$abc$30802$new_new_n341__.in[4] (.names)                                           0.485     1.533
$abc$30802$new_new_n341__.out[0] (.names)                                          0.152     1.685
$abc$30802$new_new_n342__.in[2] (.names)                                           0.247     1.931
$abc$30802$new_new_n342__.out[0] (.names)                                          0.197     2.128
$abc$30802$new_new_n354__.in[3] (.names)                                           0.485     2.613
$abc$30802$new_new_n354__.out[0] (.names)                                          0.025     2.638
$abc$22564$li168_li168.in[0] (.names)                                              0.427     3.065
$abc$22564$li168_li168.out[0] (.names)                                             0.197     3.262
design1_5_5_inst.encoder_instance11.data_out[2].D[0] (dffre)                       0.000     3.262
data arrival time                                                                            3.262

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design1_5_5_inst.encoder_instance11.data_out[2].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                  0.000     0.894
cell setup time                                                                   -0.032     0.863
data required time                                                                           0.863
--------------------------------------------------------------------------------------------------
data required time                                                                           0.863
data arrival time                                                                           -3.262
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -2.399


#Path 32
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance20.data_out[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
input external delay                                                               0.000     0.000
rst.inpad[0] (.input)                                                              0.000     0.000
$abc$30802$new_new_n316__.in[5] (.names)                                           2.040     2.040
$abc$30802$new_new_n316__.out[0] (.names)                                          0.173     2.213
$abc$30802$new_new_n318__.in[0] (.names)                                           0.247     2.460
$abc$30802$new_new_n318__.out[0] (.names)                                          0.197     2.657
$abc$30802$new_new_n319__.in[0] (.names)                                           0.085     2.742
$abc$30802$new_new_n319__.out[0] (.names)                                          0.197     2.939
$abc$22564$li177_li177.in[0] (.names)                                              0.085     3.024
$abc$22564$li177_li177.out[0] (.names)                                             0.218     3.242
design1_5_5_inst.encoder_instance20.data_out[2].D[0] (dffre)                       0.000     3.242
data arrival time                                                                            3.242

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clk.inpad[0] (.input)                                                              0.000     0.000
design1_5_5_inst.encoder_instance20.data_out[2].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                  0.000     0.894
cell setup time                                                                   -0.032     0.863
data required time                                                                           0.863
--------------------------------------------------------------------------------------------------
data required time                                                                           0.863
data arrival time                                                                           -3.242
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -2.379


#Path 33
Startpoint: out[15].Q[0] (dffre clocked by clk)
Endpoint  : out:out[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
out[15].C[0] (dffre)                                             0.894     0.894
out[15].Q[0] (dffre) [clock-to-output]                           0.154     1.048
out:out[15].outpad[0] (.output)                                  1.309     2.357
data arrival time                                                          2.357

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.357
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.357


#Path 34
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance31.data_out[31].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
input external delay                                                                0.000     0.000
rst.inpad[0] (.input)                                                               0.000     0.000
$abc$30802$new_new_n289__.in[5] (.names)                                            1.861     1.861
$abc$30802$new_new_n289__.out[0] (.names)                                           0.090     1.951
$abc$30802$new_new_n291__.in[3] (.names)                                            0.366     2.317
$abc$30802$new_new_n291__.out[0] (.names)                                           0.136     2.452
$abc$22564$li187_li187.in[0] (.names)                                               0.607     3.059
$abc$22564$li187_li187.out[0] (.names)                                              0.148     3.206
design1_5_5_inst.encoder_instance31.data_out[31].D[0] (dffre)                       0.000     3.206
data arrival time                                                                             3.206

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[31].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                   0.000     0.894
cell setup time                                                                    -0.032     0.863
data required time                                                                            0.863
---------------------------------------------------------------------------------------------------
data required time                                                                            0.863
data arrival time                                                                            -3.206
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -2.344


#Path 35
Startpoint: d_in3[9].Q[0] (dffre clocked by clk)
Endpoint  : design1_5_5_inst.encoder_instance31.data_out[10].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
d_in3[9].C[0] (dffre)                                                               0.894     0.894
d_in3[9].Q[0] (dffre) [clock-to-output]                                             0.154     1.048
$abc$30802$new_new_n290__.in[0] (.names)                                            0.485     1.533
$abc$30802$new_new_n290__.out[0] (.names)                                           0.197     1.730
$abc$30802$new_new_n295__.in[0] (.names)                                            0.085     1.815
$abc$30802$new_new_n295__.out[0] (.names)                                           0.172     1.987
$abc$30802$new_new_n299__.in[0] (.names)                                            0.247     2.234
$abc$30802$new_new_n299__.out[0] (.names)                                           0.197     2.431
$abc$22564$li186_li186.in[3] (.names)                                               0.085     2.516
$abc$22564$li186_li186.out[0] (.names)                                              0.152     2.668
design1_5_5_inst.encoder_instance31.data_out[10].D[0] (dffre)                       0.000     2.668
data arrival time                                                                             2.668

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre)                       0.894     0.894
clock uncertainty                                                                   0.000     0.894
cell setup time                                                                    -0.032     0.863
data required time                                                                            0.863
---------------------------------------------------------------------------------------------------
data required time                                                                            0.863
data arrival time                                                                            -2.668
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.805


#Path 36
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[115].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[115].R[0] (dffre)                                                                         0.603     2.661
data arrival time                                                                                       2.661

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[115].C[0] (dffre)                                                                         0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.661
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.798


#Path 37
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[8].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[8].R[0] (dffre)                                                                           0.603     2.661
data arrival time                                                                                       2.661

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[8].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.661
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.798


#Path 38
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[108].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[108].R[0] (dffre)                                                                         0.603     2.661
data arrival time                                                                                       2.661

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[108].C[0] (dffre)                                                                         0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.661
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.798


#Path 39
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[104].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[104].R[0] (dffre)                                                                         0.603     2.661
data arrival time                                                                                       2.661

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[104].C[0] (dffre)                                                                         0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.661
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.798


#Path 40
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[86].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[86].R[0] (dffre)                                                                          0.603     2.661
data arrival time                                                                                       2.661

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[86].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.661
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.798


#Path 41
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[76].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[76].R[0] (dffre)                                                                          0.603     2.661
data arrival time                                                                                       2.661

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[76].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.661
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.798


#Path 42
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[72].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[72].R[0] (dffre)                                                                          0.603     2.661
data arrival time                                                                                       2.661

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[72].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.661
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.798


#Path 43
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[54].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[54].R[0] (dffre)                                                                          0.603     2.661
data arrival time                                                                                       2.661

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[54].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.661
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.798


#Path 44
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[51].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[51].R[0] (dffre)                                                                          0.603     2.661
data arrival time                                                                                       2.661

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[51].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.661
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.798


#Path 45
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[44].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[44].R[0] (dffre)                                                                          0.603     2.661
data arrival time                                                                                       2.661

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[44].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.661
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.798


#Path 46
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[40].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[40].R[0] (dffre)                                                                          0.603     2.661
data arrival time                                                                                       2.661

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[40].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.661
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.798


#Path 47
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[22].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[22].R[0] (dffre)                                                                          0.603     2.661
data arrival time                                                                                       2.661

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[22].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.661
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.798


#Path 48
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[19].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[19].R[0] (dffre)                                                                          0.603     2.661
data arrival time                                                                                       2.661

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[19].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.661
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.798


#Path 49
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[12].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[12].R[0] (dffre)                                                                          0.603     2.661
data arrival time                                                                                       2.661

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[12].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.661
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.798


#Path 50
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[83].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[83].R[0] (dffre)                                                                          0.603     2.661
data arrival time                                                                                       2.661

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[83].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.661
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.798


#Path 51
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[118].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[118].R[0] (dffre)                                                                         0.603     2.661
data arrival time                                                                                       2.661

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[118].C[0] (dffre)                                                                         0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.661
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.798


#Path 52
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[0].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[0].R[0] (dffre)                                                                           0.485     2.542
data arrival time                                                                                       2.542

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[0].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.542
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.679


#Path 53
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[32].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[32].R[0] (dffre)                                                                          0.485     2.542
data arrival time                                                                                       2.542

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[32].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.542
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.679


#Path 54
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[41].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[41].R[0] (dffre)                                                                          0.485     2.542
data arrival time                                                                                       2.542

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[41].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.542
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.679


#Path 55
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[42].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[42].R[0] (dffre)                                                                          0.485     2.542
data arrival time                                                                                       2.542

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[42].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.542
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.679


#Path 56
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[43].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[43].R[0] (dffre)                                                                          0.485     2.542
data arrival time                                                                                       2.542

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[43].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.542
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.679


#Path 57
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[64].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[64].R[0] (dffre)                                                                          0.485     2.542
data arrival time                                                                                       2.542

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[64].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.542
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.679


#Path 58
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[73].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[73].R[0] (dffre)                                                                          0.485     2.542
data arrival time                                                                                       2.542

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[73].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.542
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.679


#Path 59
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[74].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[74].R[0] (dffre)                                                                          0.485     2.542
data arrival time                                                                                       2.542

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[74].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.542
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.679


#Path 60
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[75].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[75].R[0] (dffre)                                                                          0.485     2.542
data arrival time                                                                                       2.542

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[75].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.542
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.679


#Path 61
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[11].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[11].R[0] (dffre)                                                                          0.485     2.542
data arrival time                                                                                       2.542

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[11].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.542
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.679


#Path 62
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[10].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[10].R[0] (dffre)                                                                          0.485     2.542
data arrival time                                                                                       2.542

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[10].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.542
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.679


#Path 63
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[9].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[9].R[0] (dffre)                                                                           0.485     2.542
data arrival time                                                                                       2.542

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[9].C[0] (dffre)                                                                           0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.542
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.679


#Path 64
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[96].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[96].R[0] (dffre)                                                                          0.485     2.542
data arrival time                                                                                       2.542

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[96].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.542
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.679


#Path 65
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[106].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[106].R[0] (dffre)                                                                         0.485     2.542
data arrival time                                                                                       2.542

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[106].C[0] (dffre)                                                                         0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.542
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.679


#Path 66
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[105].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[105].R[0] (dffre)                                                                         0.485     2.542
data arrival time                                                                                       2.542

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[105].C[0] (dffre)                                                                         0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.542
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.679


#Path 67
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[107].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[107].R[0] (dffre)                                                                         0.485     2.542
data arrival time                                                                                       2.542

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[107].C[0] (dffre)                                                                         0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.542
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.679


#Path 68
Startpoint: design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre clocked by clk)
Endpoint  : out[15].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
design1_5_5_inst.encoder_instance31.data_out[10].C[0] (dffre)                       0.894     0.894
design1_5_5_inst.encoder_instance31.data_out[10].Q[0] (dffre) [clock-to-output]     0.154     1.048
out[31].in[1] (.names)                                                              0.963     2.012
out[31].out[0] (.names)                                                             0.218     2.230
$abc$22564$li200_li200.in[0] (.names)                                               0.085     2.315
$abc$22564$li200_li200.out[0] (.names)                                              0.197     2.512
out[15].D[0] (dffre)                                                                0.000     2.512
data arrival time                                                                             2.512

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
out[15].C[0] (dffre)                                                                0.894     0.894
clock uncertainty                                                                   0.000     0.894
cell setup time                                                                    -0.032     0.863
data required time                                                                            0.863
---------------------------------------------------------------------------------------------------
data required time                                                                            0.863
data arrival time                                                                            -2.512
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -1.649


#Path 69
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[60].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[60].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[60].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 70
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[49].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[49].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[49].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 71
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[125].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[125].R[0] (dffre)                                                                         0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[125].C[0] (dffre)                                                                         0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 72
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[124].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[124].R[0] (dffre)                                                                         0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[124].C[0] (dffre)                                                                         0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 73
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[59].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[59].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[59].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 74
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[70].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[70].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[70].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 75
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[61].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[61].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[61].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 76
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[63].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[63].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[63].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 77
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[65].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[65].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[65].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 78
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[103].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[103].R[0] (dffre)                                                                         0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[103].C[0] (dffre)                                                                         0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 79
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[67].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[67].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[67].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 80
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[68].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[68].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[68].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 81
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[69].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[69].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[69].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 82
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[17].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[17].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[17].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 83
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[48].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[48].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[48].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 84
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[112].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[112].R[0] (dffre)                                                                         0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[112].C[0] (dffre)                                                                         0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 85
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[113].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[113].R[0] (dffre)                                                                         0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[113].C[0] (dffre)                                                                         0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 86
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[127].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[127].R[0] (dffre)                                                                         0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[127].C[0] (dffre)                                                                         0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 87
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[39].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[39].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[39].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 88
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[38].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[38].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[38].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 89
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[37].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[37].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[37].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 90
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[36].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[36].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[36].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 91
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[35].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[35].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[35].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 92
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[27].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[27].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[27].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 93
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[33].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[33].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[33].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 94
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[31].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[31].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[31].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 95
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[28].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[28].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[28].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 96
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[29].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[29].R[0] (dffre)                                                                          0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[29].C[0] (dffre)                                                                          0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 97
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[123].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[123].R[0] (dffre)                                                                         0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[123].C[0] (dffre)                                                                         0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 98
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[102].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[102].R[0] (dffre)                                                                         0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[102].C[0] (dffre)                                                                         0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 99
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[101].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[101].R[0] (dffre)                                                                         0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[101].C[0] (dffre)                                                                         0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#Path 100
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : tmp[100].R[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
rst.inpad[0] (.input)                                                                         0.000     0.000
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].in[0] (.names)                        1.861     1.861
$abc$30802$auto$simplemap.cc:333:simplemap_lut$24491[0].out[0] (.names)                       0.197     2.057
tmp[100].R[0] (dffre)                                                                         0.427     2.484
data arrival time                                                                                       2.484

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
tmp[100].C[0] (dffre)                                                                         0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -2.484
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.621


#End of timing report
