--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml SyncRam_Main.twx SyncRam_Main.ncd -o SyncRam_Main.twr
SyncRam_Main.pcf -ucf SyncRam.ucf

Design file:              SyncRam_Main.ncd
Physical constraint file: SyncRam_Main.pcf
Device,package,speed:     xa3s500e,ftg256,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
address<0>  |    0.997(R)|    2.581(R)|clk_BUFGP         |   0.000|
address<1>  |    0.868(R)|    2.535(R)|clk_BUFGP         |   0.000|
address<2>  |    0.298(R)|    2.416(R)|clk_BUFGP         |   0.000|
address<3>  |   -0.073(R)|    2.368(R)|clk_BUFGP         |   0.000|
data_in<0>  |   -0.592(R)|    2.444(R)|clk_BUFGP         |   0.000|
data_in<1>  |   -0.314(R)|    2.221(R)|clk_BUFGP         |   0.000|
data_in<2>  |   -0.873(R)|    2.669(R)|clk_BUFGP         |   0.000|
data_in<3>  |   -0.620(R)|    2.466(R)|clk_BUFGP         |   0.000|
we          |    0.194(R)|    2.442(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
data_out<0> |    9.082(R)|clk_BUFGP         |   0.000|
data_out<1> |    9.399(R)|clk_BUFGP         |   0.000|
data_out<2> |    9.101(R)|clk_BUFGP         |   0.000|
data_out<3> |    9.036(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
data_in<0>     |segments<0>    |    7.908|
data_in<0>     |segments<1>    |    8.295|
data_in<0>     |segments<2>    |    8.665|
data_in<0>     |segments<3>    |    8.378|
data_in<0>     |segments<4>    |    8.320|
data_in<0>     |segments<5>    |    7.863|
data_in<0>     |segments<6>    |    8.024|
data_in<1>     |segments<0>    |    8.506|
data_in<1>     |segments<1>    |    8.903|
data_in<1>     |segments<2>    |    9.208|
data_in<1>     |segments<3>    |    9.041|
data_in<1>     |segments<4>    |    8.267|
data_in<1>     |segments<5>    |    8.120|
data_in<1>     |segments<6>    |    7.978|
data_in<2>     |segments<0>    |    8.880|
data_in<2>     |segments<1>    |    9.110|
data_in<2>     |segments<2>    |    9.473|
data_in<2>     |segments<3>    |    9.375|
data_in<2>     |segments<4>    |    8.985|
data_in<2>     |segments<5>    |    7.994|
data_in<2>     |segments<6>    |    8.727|
data_in<3>     |segments<0>    |    8.885|
data_in<3>     |segments<1>    |    9.103|
data_in<3>     |segments<2>    |    9.435|
data_in<3>     |segments<3>    |    9.415|
data_in<3>     |segments<4>    |    8.562|
data_in<3>     |segments<5>    |    8.224|
data_in<3>     |segments<6>    |    8.331|
---------------+---------------+---------+


Analysis completed Tue Nov 03 00:26:38 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 119 MB



