// Seed: 3769043364
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    output id_4
    , id_13,
    output id_5,
    input id_6,
    input logic id_7,
    output logic id_8,
    input id_9,
    input id_10,
    input id_11,
    output id_12
);
  logic id_14;
  logic id_15;
  type_28(
      id_6, 1, 1 - id_9
  ); defparam id_16#(
      .id_17("")
  ).id_18 = 1;
  assign id_14 = 1;
  logic id_19;
  initial begin
    SystemTFIdentifier(id_15, id_2, id_15, 1);
  end
  assign id_15 = 1'b0;
  assign id_19 = 1;
  type_30 id_20 (
      .id_0(1),
      .id_1(id_21),
      .id_2(id_4),
      .id_3(1 & id_4),
      .id_4(1),
      .id_5(id_0),
      .id_6(1 && id_15),
      .id_7(id_9),
      .id_8(1 - 1),
      .id_9(1'd0)
  );
  assign id_8 = 1;
  assign id_21 = 1;
  assign #id_22 id_16 = 1;
  always @(posedge 1 or posedge 1'b0) SystemTFIdentifier(1'd0, id_17);
  assign id_3 = 1;
  logic id_23;
endmodule
