
*** Running vivado
    with args -log design_1_util_reduced_logic_3_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_util_reduced_logic_3_0.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source design_1_util_reduced_logic_3_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1856.902 ; gain = 90.953 ; free physical = 19311 ; free virtual = 20648
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_util_reduced_logic_3_0
Command: synth_design -top design_1_util_reduced_logic_3_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5610
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3074.594 ; gain = 237.723 ; free physical = 12700 ; free virtual = 14216
Synthesis current peak Physical Memory [PSS] (MB): peak = 2259.544; parent = 2118.042; children = 141.502
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4057.719; parent = 3078.566; children = 979.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_util_reduced_logic_3_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_3_0/synth/design_1_util_reduced_logic_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_reduced_logic_v2_0_4_util_reduced_logic' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/4c94/hdl/util_reduced_logic_v2_0_vl_rfs.v:73]
INFO: [Synth 8-6155] done synthesizing module 'util_reduced_logic_v2_0_4_util_reduced_logic' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/4c94/hdl/util_reduced_logic_v2_0_vl_rfs.v:73]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_reduced_logic_3_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_3_0/synth/design_1_util_reduced_logic_3_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3145.531 ; gain = 308.660 ; free physical = 12701 ; free virtual = 14236
Synthesis current peak Physical Memory [PSS] (MB): peak = 2259.544; parent = 2118.042; children = 141.502
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4124.688; parent = 3145.535; children = 979.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3160.375 ; gain = 323.504 ; free physical = 12700 ; free virtual = 14234
Synthesis current peak Physical Memory [PSS] (MB): peak = 2259.544; parent = 2118.042; children = 141.502
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4139.531; parent = 3160.379; children = 979.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3160.375 ; gain = 323.504 ; free physical = 12694 ; free virtual = 14228
Synthesis current peak Physical Memory [PSS] (MB): peak = 2259.544; parent = 2118.042; children = 141.502
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4139.531; parent = 3160.379; children = 979.152
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.375 ; gain = 0.000 ; free physical = 12674 ; free virtual = 14209
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3236.281 ; gain = 0.000 ; free physical = 12220 ; free virtual = 13755
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3243.219 ; gain = 6.938 ; free physical = 12216 ; free virtual = 13751
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3243.219 ; gain = 406.348 ; free physical = 13782 ; free virtual = 15321
Synthesis current peak Physical Memory [PSS] (MB): peak = 2259.544; parent = 2118.042; children = 144.284
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4190.359; parent = 3211.207; children = 979.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3243.219 ; gain = 406.348 ; free physical = 13779 ; free virtual = 15318
Synthesis current peak Physical Memory [PSS] (MB): peak = 2259.544; parent = 2118.042; children = 144.284
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4190.359; parent = 3211.207; children = 979.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3243.219 ; gain = 406.348 ; free physical = 13775 ; free virtual = 15314
Synthesis current peak Physical Memory [PSS] (MB): peak = 2259.544; parent = 2118.042; children = 144.284
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4190.359; parent = 3211.207; children = 979.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3243.219 ; gain = 406.348 ; free physical = 13722 ; free virtual = 15262
Synthesis current peak Physical Memory [PSS] (MB): peak = 2259.544; parent = 2118.042; children = 144.284
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4190.359; parent = 3211.207; children = 979.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3243.219 ; gain = 406.348 ; free physical = 13468 ; free virtual = 15014
Synthesis current peak Physical Memory [PSS] (MB): peak = 2259.544; parent = 2118.042; children = 144.284
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4190.359; parent = 3211.207; children = 979.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3694.797 ; gain = 857.926 ; free physical = 12136 ; free virtual = 13707
Synthesis current peak Physical Memory [PSS] (MB): peak = 2803.643; parent = 2662.449; children = 144.284
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4673.953; parent = 3694.801; children = 979.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3694.797 ; gain = 857.926 ; free physical = 12122 ; free virtual = 13693
Synthesis current peak Physical Memory [PSS] (MB): peak = 2803.693; parent = 2662.500; children = 144.284
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4673.953; parent = 3694.801; children = 979.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3713.828 ; gain = 876.957 ; free physical = 12108 ; free virtual = 13680
Synthesis current peak Physical Memory [PSS] (MB): peak = 2803.922; parent = 2662.730; children = 144.284
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4692.984; parent = 3713.832; children = 979.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3719.766 ; gain = 882.895 ; free physical = 12596 ; free virtual = 14169
Synthesis current peak Physical Memory [PSS] (MB): peak = 2812.649; parent = 2668.847; children = 144.284
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4698.922; parent = 3719.770; children = 979.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3719.766 ; gain = 882.895 ; free physical = 12577 ; free virtual = 14150
Synthesis current peak Physical Memory [PSS] (MB): peak = 2812.649; parent = 2668.847; children = 144.284
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4698.922; parent = 3719.770; children = 979.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3719.766 ; gain = 882.895 ; free physical = 12564 ; free virtual = 14138
Synthesis current peak Physical Memory [PSS] (MB): peak = 2812.649; parent = 2668.847; children = 144.284
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4698.922; parent = 3719.770; children = 979.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3719.766 ; gain = 882.895 ; free physical = 12558 ; free virtual = 14131
Synthesis current peak Physical Memory [PSS] (MB): peak = 2812.649; parent = 2668.847; children = 144.284
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4698.922; parent = 3719.770; children = 979.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3719.766 ; gain = 882.895 ; free physical = 12537 ; free virtual = 14111
Synthesis current peak Physical Memory [PSS] (MB): peak = 2812.649; parent = 2668.847; children = 144.284
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4698.922; parent = 3719.770; children = 979.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3719.766 ; gain = 882.895 ; free physical = 12519 ; free virtual = 14092
Synthesis current peak Physical Memory [PSS] (MB): peak = 2812.649; parent = 2668.847; children = 144.284
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4698.922; parent = 3719.770; children = 979.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT6 |     3|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3719.766 ; gain = 882.895 ; free physical = 12497 ; free virtual = 14070
Synthesis current peak Physical Memory [PSS] (MB): peak = 2812.649; parent = 2668.847; children = 144.284
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4698.922; parent = 3719.770; children = 979.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 3719.766 ; gain = 800.051 ; free physical = 12515 ; free virtual = 14088
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 3719.773 ; gain = 882.895 ; free physical = 12501 ; free virtual = 14074
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3734.703 ; gain = 0.000 ; free physical = 12586 ; free virtual = 14160
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3752.547 ; gain = 0.000 ; free physical = 12460 ; free virtual = 14034
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b2fd053b
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 3752.547 ; gain = 1828.988 ; free physical = 12640 ; free virtual = 14214
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_util_reduced_logic_3_0_synth_1/design_1_util_reduced_logic_3_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_util_reduced_logic_3_0, cache-ID = 31ba60dffefa5f9e
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_util_reduced_logic_3_0_synth_1/design_1_util_reduced_logic_3_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_util_reduced_logic_3_0_utilization_synth.rpt -pb design_1_util_reduced_logic_3_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  9 18:41:31 2023...
