#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Mar 20 05:50:36 2023
# Process ID: 120032
# Current directory: /media/jeffee/T7/vivado
# Command line: vivado
# Log file: /media/jeffee/T7/vivado/vivado.log
# Journal file: /media/jeffee/T7/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /media/jeffee/T7/vivado/UART/UART.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 7101.113 ; gain = 31.242 ; free physical = 813 ; free virtual = 2239
update_compile_order -fileset sources_1
open_bd_design {/media/jeffee/T7/vivado/UART/UART.srcs/sources_1/bd/uart/uart.bd}
Adding component instance block -- xilinx.com:module_ref:Debounce_Switch:1.0 - Debounce_Switch_0
Adding component instance block -- xilinx.com:module_ref:uart_top:1.0 - uart_top_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /iClk(clk) and /uart_top_0/iClk(undef)
Successfully read diagram <uart> from BD file </media/jeffee/T7/vivado/UART/UART.srcs/sources_1/bd/uart/uart.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7198.855 ; gain = 20.707 ; free physical = 586 ; free virtual = 2099
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /uart_top_0/iClk have been updated from connected ip, but BD cell '/uart_top_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
Please resolve any mismatches by directly setting properties on BD cell </uart_top_0> to completely resolve these warnings.
save_bd_design
Wrote  : </media/jeffee/T7/vivado/UART/UART.srcs/sources_1/bd/uart/uart.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Mar 20 05:55:41 2023] Launched synth_1...
Run output will be captured here: /media/jeffee/T7/vivado/UART/UART.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 7238.109 ; gain = 5.102 ; free physical = 562 ; free virtual = 2073
launch_runs impl_1 -jobs 2
[Mon Mar 20 05:56:34 2023] Launched impl_1...
Run output will be captured here: /media/jeffee/T7/vivado/UART/UART.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar 20 05:58:09 2023] Launched impl_1...
Run output will be captured here: /media/jeffee/T7/vivado/UART/UART.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:33:44
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-18:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 8036.965 ; gain = 778.035 ; free physical = 115 ; free virtual = 821
set_property PROGRAM.FILE {/media/jeffee/T7/vivado/UART/UART.runs/impl_1/uart_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/media/jeffee/T7/vivado/UART/UART.runs/impl_1/uart_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property top uart_top [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file /media/jeffee/T7/vivado/UART/UART.srcs/sources_1/new/uart_top.v [current_fileset]
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
update_compile_order -fileset sources_1
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
set_property source_mgmt_mode DisplayOnly [current_project]
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 20 06:01:35 2023...
