/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [3:0] celloutsig_0_6z;
  wire [10:0] celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = !(celloutsig_1_4z ? celloutsig_1_0z[6] : in_data[119]);
  assign celloutsig_1_14z = ~((celloutsig_1_4z | in_data[117]) & celloutsig_1_1z);
  assign celloutsig_1_1z = ~((in_data[170] | celloutsig_1_0z[3]) & (in_data[96] | in_data[97]));
  assign celloutsig_0_1z = in_data[92:82] + celloutsig_0_0z[11:1];
  assign celloutsig_1_8z = { in_data[115:113], celloutsig_1_1z } + { in_data[143], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z } + { in_data[125:116], celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_0_3z = { celloutsig_0_0z[8:7], celloutsig_0_2z } / { 1'h1, celloutsig_0_0z[7:3] };
  assign celloutsig_1_19z = { celloutsig_1_10z[6:4], celloutsig_1_5z } == { celloutsig_1_8z[3:1], celloutsig_1_14z };
  assign celloutsig_1_2z = { in_data[103:102], celloutsig_1_0z, celloutsig_1_1z } >= { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_4z = celloutsig_0_3z[3:0] && in_data[86:83];
  assign celloutsig_1_3z = in_data[174:172] && { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = celloutsig_1_0z[9:1] && in_data[127:119];
  assign celloutsig_0_5z = { in_data[89:86], celloutsig_0_4z } < in_data[6:2];
  assign celloutsig_1_6z = { in_data[175:164], celloutsig_1_0z } < { in_data[159:138], celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[135:125] % { 1'h1, in_data[152:143] };
  assign celloutsig_1_18z = in_data[149:145] % { 1'h1, celloutsig_1_0z[8:5] };
  assign celloutsig_1_5z = celloutsig_1_4z & celloutsig_1_3z;
  assign celloutsig_1_9z = | { celloutsig_1_6z, in_data[133:131] };
  assign celloutsig_0_0z = in_data[46:34] ^ in_data[47:35];
  assign celloutsig_0_2z = celloutsig_0_1z[10:7] ^ celloutsig_0_0z[9:6];
  always_latch
    if (!clkin_data[0]) celloutsig_0_6z = 4'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_6z = { celloutsig_0_3z[3:2], celloutsig_0_4z, celloutsig_0_4z };
  assign { out_data[132:128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
