TimeQuest Timing Analyzer report for SintetizadorFrecconPLL
Fri May 06 12:03:15 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'ip_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'ip_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'ip_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'ip_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'ip_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'ip_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; SintetizadorFrecconPLL                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------+-----------+------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------+-------------------------------------------------------------+
; Clock Name                                              ; Type      ; Period     ; Frequency ; Rise  ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                    ; Targets                                                     ;
+---------------------------------------------------------+-----------+------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------+-------------------------------------------------------------+
; clock_50                                                ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000     ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                           ; { clock_50 }                                                ;
; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 833333.333 ; 0.0 MHz   ; 0.000 ; 416666.666 ; 50.00      ; 125000    ; 3           ;       ;        ;           ;            ; false    ; clock_50 ; ip_pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------------+-----------+------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+------------+-----------------+---------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                              ; Note ;
+------------+-----------------+---------------------------------------------------------+------+
; 153.85 MHz ; 153.85 MHz      ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                  ;
+---------------------------------------------------------+------------+---------------+
; Clock                                                   ; Slack      ; End Point TNS ;
+---------------------------------------------------------+------------+---------------+
; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833326.833 ; 0.000         ;
+---------------------------------------------------------+------------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                              ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.678 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                    ;
+---------------------------------------------------------+------------+---------------+
; Clock                                                   ; Slack      ; End Point TNS ;
+---------------------------------------------------------+------------+---------------+
; clock_50                                                ; 9.819      ; 0.000         ;
; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 416666.375 ; 0.000         ;
+---------------------------------------------------------+------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ip_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+------------+-------------------------------+--------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                     ; To Node                        ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+------------+-------------------------------+--------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 833326.833 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 6.415      ;
; 833326.951 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 6.297      ;
; 833326.963 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 6.285      ;
; 833327.048 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 6.200      ;
; 833327.088 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.162      ;
; 833327.089 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.161      ;
; 833327.092 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.158      ;
; 833327.093 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.157      ;
; 833327.094 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.156      ;
; 833327.095 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.155      ;
; 833327.096 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 6.152      ;
; 833327.098 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.152      ;
; 833327.099 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.151      ;
; 833327.101 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.149      ;
; 833327.103 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.147      ;
; 833327.104 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.146      ;
; 833327.136 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 6.112      ;
; 833327.136 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 6.112      ;
; 833327.136 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 6.112      ;
; 833327.136 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 6.112      ;
; 833327.136 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 6.112      ;
; 833327.147 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.103      ;
; 833327.206 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.044      ;
; 833327.207 ; DivisorFrec:divisor|cuenta[4] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 6.041      ;
; 833327.207 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.043      ;
; 833327.210 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.040      ;
; 833327.211 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.039      ;
; 833327.212 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.038      ;
; 833327.213 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.037      ;
; 833327.216 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.034      ;
; 833327.217 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.033      ;
; 833327.218 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.032      ;
; 833327.218 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.032      ;
; 833327.219 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.031      ;
; 833327.219 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.031      ;
; 833327.221 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.029      ;
; 833327.222 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.028      ;
; 833327.222 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.028      ;
; 833327.223 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.027      ;
; 833327.224 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.026      ;
; 833327.225 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.025      ;
; 833327.228 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.022      ;
; 833327.229 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.021      ;
; 833327.231 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.019      ;
; 833327.233 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.017      ;
; 833327.234 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 6.016      ;
; 833327.238 ; DivisorFrec:divisor|cuenta[7] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 6.010      ;
; 833327.254 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.994      ;
; 833327.254 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.994      ;
; 833327.254 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.994      ;
; 833327.254 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.994      ;
; 833327.254 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.994      ;
; 833327.265 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.985      ;
; 833327.266 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.982      ;
; 833327.266 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.982      ;
; 833327.266 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.982      ;
; 833327.266 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.982      ;
; 833327.266 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.982      ;
; 833327.277 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.973      ;
; 833327.303 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.947      ;
; 833327.304 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.946      ;
; 833327.307 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.943      ;
; 833327.308 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.942      ;
; 833327.309 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.941      ;
; 833327.310 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.940      ;
; 833327.313 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.937      ;
; 833327.314 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.936      ;
; 833327.316 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.934      ;
; 833327.318 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.932      ;
; 833327.319 ; DivisorFrec:divisor|cuenta[6] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.929      ;
; 833327.319 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.931      ;
; 833327.336 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.914      ;
; 833327.348 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.902      ;
; 833327.351 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.899      ;
; 833327.351 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.897      ;
; 833327.351 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.897      ;
; 833327.351 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.897      ;
; 833327.351 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.897      ;
; 833327.351 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.897      ;
; 833327.352 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.898      ;
; 833327.355 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.895      ;
; 833327.356 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.894      ;
; 833327.357 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.893      ;
; 833327.358 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.892      ;
; 833327.361 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.889      ;
; 833327.362 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.888      ;
; 833327.362 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.888      ;
; 833327.364 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.886      ;
; 833327.366 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.884      ;
; 833327.367 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.883      ;
; 833327.368 ; DivisorFrec:divisor|cuenta[9] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.880      ;
; 833327.399 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.849      ;
; 833327.399 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.849      ;
; 833327.399 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.849      ;
; 833327.399 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.849      ;
; 833327.399 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.083     ; 5.849      ;
; 833327.410 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.840      ;
; 833327.433 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.817      ;
; 833327.462 ; DivisorFrec:divisor|cuenta[4] ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.788      ;
; 833327.463 ; DivisorFrec:divisor|cuenta[4] ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 5.787      ;
+------------+-------------------------------+--------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ip_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+-------+--------------------------------+--------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.678 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.944      ;
; 0.679 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.945      ;
; 0.683 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.949      ;
; 0.687 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.953      ;
; 0.773 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.775 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.776 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.042      ;
; 0.778 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.044      ;
; 0.778 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.044      ;
; 0.789 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.912 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.178      ;
; 1.054 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.322      ;
; 1.054 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.322      ;
; 1.056 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.324      ;
; 1.056 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.324      ;
; 1.057 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.325      ;
; 1.057 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.325      ;
; 1.058 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.326      ;
; 1.059 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.327      ;
; 1.060 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.328      ;
; 1.061 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.329      ;
; 1.061 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.329      ;
; 1.127 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.129 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.395      ;
; 1.157 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.423      ;
; 1.161 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.164 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.432      ;
; 1.164 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.432      ;
; 1.166 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.434      ;
; 1.166 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.434      ;
; 1.167 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.435      ;
; 1.167 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.435      ;
; 1.168 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.436      ;
; 1.169 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.437      ;
; 1.170 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.438      ;
; 1.171 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.439      ;
; 1.171 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.439      ;
; 1.185 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.451      ;
; 1.191 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.457      ;
; 1.235 ; DivisorFrec:divisor|estado     ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.502      ;
; 1.327 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.595      ;
; 1.330 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.598      ;
; 1.399 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.667      ;
; 1.400 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.668      ;
; 1.402 ; DivisorFrec:divisor|cuenta[12] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.669      ;
; 1.404 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.672      ;
; 1.499 ; DivisorFrec:divisor|cuenta[3]  ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.766      ;
; 1.508 ; DivisorFrec:divisor|cuenta[2]  ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.775      ;
; 1.526 ; DivisorFrec:divisor|cuenta[4]  ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.793      ;
; 1.593 ; DivisorFrec:divisor|cuenta[6]  ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.860      ;
; 1.655 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.923      ;
; 1.660 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.926      ;
; 1.662 ; DivisorFrec:divisor|cuenta[0]  ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.929      ;
; 1.674 ; DivisorFrec:divisor|cuenta[8]  ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.941      ;
; 1.679 ; DivisorFrec:divisor|cuenta[1]  ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.946      ;
; 1.695 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.963      ;
; 1.696 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.964      ;
; 1.697 ; DivisorFrec:divisor|cuenta[7]  ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.964      ;
; 1.698 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.966      ;
; 1.700 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.968      ;
; 1.702 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.970      ;
; 1.704 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.972      ;
; 1.705 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.973      ;
; 1.706 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.974      ;
; 1.707 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.975      ;
; 1.710 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.978      ;
; 1.711 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.979      ;
; 1.720 ; DivisorFrec:divisor|cuenta[5]  ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.987      ;
; 1.750 ; DivisorFrec:divisor|cuenta[10] ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.017      ;
; 1.799 ; DivisorFrec:divisor|cuenta[0]  ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.066      ;
; 1.825 ; DivisorFrec:divisor|cuenta[1]  ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.092      ;
; 1.833 ; DivisorFrec:divisor|cuenta[2]  ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.100      ;
; 1.836 ; DivisorFrec:divisor|cuenta[11] ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.103      ;
; 1.878 ; DivisorFrec:divisor|cuenta[3]  ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.145      ;
; 1.887 ; DivisorFrec:divisor|cuenta[4]  ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.154      ;
; 1.895 ; DivisorFrec:divisor|cuenta[2]  ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.162      ;
; 1.906 ; DivisorFrec:divisor|cuenta[5]  ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.173      ;
; 1.915 ; DivisorFrec:divisor|cuenta[1]  ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.182      ;
; 1.918 ; DivisorFrec:divisor|cuenta[0]  ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.185      ;
; 1.932 ; DivisorFrec:divisor|cuenta[9]  ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.199      ;
; 1.945 ; DivisorFrec:divisor|cuenta[0]  ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.212      ;
; 1.957 ; DivisorFrec:divisor|cuenta[11] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.224      ;
; 1.980 ; DivisorFrec:divisor|cuenta[0]  ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.247      ;
; 2.000 ; DivisorFrec:divisor|cuenta[4]  ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.267      ;
; 2.006 ; DivisorFrec:divisor|cuenta[1]  ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.273      ;
; 2.014 ; DivisorFrec:divisor|cuenta[6]  ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.281      ;
; 2.016 ; DivisorFrec:divisor|cuenta[10] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.283      ;
; 2.024 ; DivisorFrec:divisor|cuenta[7]  ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.291      ;
; 2.033 ; DivisorFrec:divisor|cuenta[3]  ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.300      ;
; 2.043 ; DivisorFrec:divisor|cuenta[6]  ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.310      ;
; 2.047 ; DivisorFrec:divisor|cuenta[8]  ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.314      ;
; 2.050 ; DivisorFrec:divisor|cuenta[2]  ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.317      ;
; 2.067 ; DivisorFrec:divisor|cuenta[9]  ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.334      ;
; 2.101 ; DivisorFrec:divisor|cuenta[4]  ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.368      ;
; 2.107 ; DivisorFrec:divisor|cuenta[8]  ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.374      ;
; 2.117 ; DivisorFrec:divisor|cuenta[5]  ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.384      ;
; 2.127 ; DivisorFrec:divisor|cuenta[9]  ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.394      ;
; 2.130 ; DivisorFrec:divisor|cuenta[4]  ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.397      ;
; 2.135 ; DivisorFrec:divisor|cuenta[0]  ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.402      ;
; 2.142 ; DivisorFrec:divisor|cuenta[3]  ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.409      ;
+-------+--------------------------------+--------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+------------+-----------------+---------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                              ; Note ;
+------------+-----------------+---------------------------------------------------------+------+
; 169.38 MHz ; 169.38 MHz      ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                   ;
+---------------------------------------------------------+------------+---------------+
; Clock                                                   ; Slack      ; End Point TNS ;
+---------------------------------------------------------+------------+---------------+
; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833327.429 ; 0.000         ;
+---------------------------------------------------------+------------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                               ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.628 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+---------------------------------------------------------+------------+---------------+
; Clock                                                   ; Slack      ; End Point TNS ;
+---------------------------------------------------------+------------+---------------+
; clock_50                                                ; 9.799      ; 0.000         ;
; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 416666.376 ; 0.000         ;
+---------------------------------------------------------+------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ip_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+------------+-------------------------------+--------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                     ; To Node                        ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+------------+-------------------------------+--------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 833327.429 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.829      ;
; 833327.526 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.732      ;
; 833327.542 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.716      ;
; 833327.601 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.657      ;
; 833327.660 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.598      ;
; 833327.667 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.593      ;
; 833327.668 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.592      ;
; 833327.671 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.589      ;
; 833327.672 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.588      ;
; 833327.673 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.587      ;
; 833327.673 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.585      ;
; 833327.673 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.585      ;
; 833327.673 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.585      ;
; 833327.673 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.585      ;
; 833327.673 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.585      ;
; 833327.674 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.586      ;
; 833327.677 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.583      ;
; 833327.679 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.581      ;
; 833327.680 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.580      ;
; 833327.683 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.577      ;
; 833327.683 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.577      ;
; 833327.722 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.538      ;
; 833327.724 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.536      ;
; 833327.753 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.507      ;
; 833327.754 ; DivisorFrec:divisor|cuenta[4] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.504      ;
; 833327.754 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.506      ;
; 833327.757 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.503      ;
; 833327.758 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.502      ;
; 833327.759 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.501      ;
; 833327.760 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.500      ;
; 833327.763 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.497      ;
; 833327.765 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.495      ;
; 833327.766 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.494      ;
; 833327.769 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.491      ;
; 833327.769 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.491      ;
; 833327.775 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.483      ;
; 833327.775 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.483      ;
; 833327.775 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.483      ;
; 833327.775 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.483      ;
; 833327.775 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.483      ;
; 833327.778 ; DivisorFrec:divisor|cuenta[7] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.480      ;
; 833327.780 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.480      ;
; 833327.781 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.479      ;
; 833327.784 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.476      ;
; 833327.785 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.475      ;
; 833327.786 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.474      ;
; 833327.786 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.472      ;
; 833327.786 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.472      ;
; 833327.786 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.472      ;
; 833327.786 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.472      ;
; 833327.786 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.472      ;
; 833327.787 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.473      ;
; 833327.790 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.470      ;
; 833327.792 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.468      ;
; 833327.793 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.467      ;
; 833327.796 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.464      ;
; 833327.796 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.464      ;
; 833327.811 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.449      ;
; 833327.826 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.434      ;
; 833327.828 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.432      ;
; 833327.829 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.431      ;
; 833327.831 ; DivisorFrec:divisor|cuenta[6] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.427      ;
; 833327.832 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.428      ;
; 833327.833 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.427      ;
; 833327.834 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.426      ;
; 833327.835 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.425      ;
; 833327.835 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.425      ;
; 833327.837 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.423      ;
; 833327.838 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.422      ;
; 833327.840 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.420      ;
; 833327.841 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.419      ;
; 833327.844 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.416      ;
; 833327.844 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.416      ;
; 833327.859 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.399      ;
; 833327.859 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.399      ;
; 833327.859 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.399      ;
; 833327.859 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.399      ;
; 833327.859 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.399      ;
; 833327.886 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.374      ;
; 833327.892 ; DivisorFrec:divisor|cuenta[9] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.366      ;
; 833327.898 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.362      ;
; 833327.899 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.361      ;
; 833327.902 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.358      ;
; 833327.903 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.357      ;
; 833327.904 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.356      ;
; 833327.904 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.354      ;
; 833327.904 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.354      ;
; 833327.904 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.354      ;
; 833327.904 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.354      ;
; 833327.904 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.074     ; 5.354      ;
; 833327.905 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.355      ;
; 833327.908 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.352      ;
; 833327.910 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.350      ;
; 833327.910 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.350      ;
; 833327.911 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.349      ;
; 833327.914 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.346      ;
; 833327.914 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.346      ;
; 833327.953 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.307      ;
; 833327.955 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.305      ;
; 833327.981 ; DivisorFrec:divisor|cuenta[4] ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 5.279      ;
+------------+-------------------------------+--------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ip_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+-------+--------------------------------+--------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.628 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.871      ;
; 0.629 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.872      ;
; 0.641 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.884      ;
; 0.644 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.887      ;
; 0.711 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.712 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.714 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.716 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.717 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.732 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.855 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.098      ;
; 0.969 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.213      ;
; 0.970 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.214      ;
; 0.971 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.215      ;
; 0.972 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.216      ;
; 0.972 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.216      ;
; 0.973 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.217      ;
; 0.974 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.218      ;
; 0.975 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.219      ;
; 0.975 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.219      ;
; 0.976 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.220      ;
; 0.977 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.221      ;
; 1.002 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.245      ;
; 1.039 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.050 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.050 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.051 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.051 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.052 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.052 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.053 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.054 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.055 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.299      ;
; 1.056 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.057 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.057 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.065 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.308      ;
; 1.104 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.347      ;
; 1.104 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.347      ;
; 1.133 ; DivisorFrec:divisor|estado     ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.377      ;
; 1.213 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.457      ;
; 1.214 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.458      ;
; 1.263 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.507      ;
; 1.264 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.508      ;
; 1.269 ; DivisorFrec:divisor|cuenta[12] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.512      ;
; 1.276 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.520      ;
; 1.377 ; DivisorFrec:divisor|cuenta[3]  ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.620      ;
; 1.378 ; DivisorFrec:divisor|cuenta[2]  ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.621      ;
; 1.407 ; DivisorFrec:divisor|cuenta[4]  ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.650      ;
; 1.423 ; DivisorFrec:divisor|cuenta[6]  ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.666      ;
; 1.483 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.727      ;
; 1.512 ; DivisorFrec:divisor|cuenta[0]  ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.755      ;
; 1.515 ; DivisorFrec:divisor|cuenta[1]  ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.758      ;
; 1.516 ; DivisorFrec:divisor|cuenta[8]  ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.759      ;
; 1.520 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.764      ;
; 1.521 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.765      ;
; 1.523 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.767      ;
; 1.525 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.769      ;
; 1.527 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.771      ;
; 1.530 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.774      ;
; 1.531 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.775      ;
; 1.533 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.777      ;
; 1.534 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.778      ;
; 1.536 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.779      ;
; 1.537 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.781      ;
; 1.538 ; DivisorFrec:divisor|cuenta[7]  ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.781      ;
; 1.538 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.782      ;
; 1.551 ; DivisorFrec:divisor|cuenta[5]  ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.794      ;
; 1.564 ; DivisorFrec:divisor|cuenta[10] ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.807      ;
; 1.657 ; DivisorFrec:divisor|cuenta[0]  ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.900      ;
; 1.658 ; DivisorFrec:divisor|cuenta[11] ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.901      ;
; 1.666 ; DivisorFrec:divisor|cuenta[2]  ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.909      ;
; 1.683 ; DivisorFrec:divisor|cuenta[1]  ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.926      ;
; 1.706 ; DivisorFrec:divisor|cuenta[4]  ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.949      ;
; 1.727 ; DivisorFrec:divisor|cuenta[5]  ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.970      ;
; 1.735 ; DivisorFrec:divisor|cuenta[3]  ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.978      ;
; 1.735 ; DivisorFrec:divisor|cuenta[1]  ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.978      ;
; 1.737 ; DivisorFrec:divisor|cuenta[9]  ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.980      ;
; 1.738 ; DivisorFrec:divisor|cuenta[0]  ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.981      ;
; 1.748 ; DivisorFrec:divisor|cuenta[2]  ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.991      ;
; 1.759 ; DivisorFrec:divisor|cuenta[0]  ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.002      ;
; 1.775 ; DivisorFrec:divisor|cuenta[11] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.018      ;
; 1.809 ; DivisorFrec:divisor|cuenta[4]  ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.052      ;
; 1.819 ; DivisorFrec:divisor|cuenta[0]  ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.062      ;
; 1.822 ; DivisorFrec:divisor|cuenta[6]  ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.065      ;
; 1.830 ; DivisorFrec:divisor|cuenta[10] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.073      ;
; 1.838 ; DivisorFrec:divisor|cuenta[3]  ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.081      ;
; 1.843 ; DivisorFrec:divisor|cuenta[7]  ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.086      ;
; 1.845 ; DivisorFrec:divisor|cuenta[1]  ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.088      ;
; 1.851 ; DivisorFrec:divisor|cuenta[2]  ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.094      ;
; 1.856 ; DivisorFrec:divisor|cuenta[8]  ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.099      ;
; 1.859 ; DivisorFrec:divisor|cuenta[6]  ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.102      ;
; 1.876 ; DivisorFrec:divisor|cuenta[9]  ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.119      ;
; 1.893 ; DivisorFrec:divisor|cuenta[5]  ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.136      ;
; 1.899 ; DivisorFrec:divisor|cuenta[4]  ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.142      ;
; 1.906 ; DivisorFrec:divisor|cuenta[8]  ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.149      ;
; 1.915 ; DivisorFrec:divisor|cuenta[3]  ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.158      ;
; 1.922 ; DivisorFrec:divisor|cuenta[0]  ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.165      ;
; 1.926 ; DivisorFrec:divisor|cuenta[9]  ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.169      ;
; 1.932 ; DivisorFrec:divisor|cuenta[4]  ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.175      ;
+-------+--------------------------------+--------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                   ;
+---------------------------------------------------------+------------+---------------+
; Clock                                                   ; Slack      ; End Point TNS ;
+---------------------------------------------------------+------------+---------------+
; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833330.118 ; 0.000         ;
+---------------------------------------------------------+------------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                               ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+---------------------------------------------------------+------------+---------------+
; Clock                                                   ; Slack      ; End Point TNS ;
+---------------------------------------------------------+------------+---------------+
; clock_50                                                ; 9.400      ; 0.000         ;
; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 416666.446 ; 0.000         ;
+---------------------------------------------------------+------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ip_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+------------+-------------------------------+--------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                     ; To Node                        ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+------------+-------------------------------+--------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 833330.118 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 3.159      ;
; 833330.176 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 3.101      ;
; 833330.182 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 3.095      ;
; 833330.231 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 3.046      ;
; 833330.251 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 3.026      ;
; 833330.282 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.995      ;
; 833330.282 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.995      ;
; 833330.282 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.995      ;
; 833330.282 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.995      ;
; 833330.282 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.995      ;
; 833330.286 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.992      ;
; 833330.287 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.991      ;
; 833330.291 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.987      ;
; 833330.292 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.986      ;
; 833330.293 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.985      ;
; 833330.294 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.984      ;
; 833330.297 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.981      ;
; 833330.299 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.979      ;
; 833330.301 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.977      ;
; 833330.304 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.974      ;
; 833330.305 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.973      ;
; 833330.313 ; DivisorFrec:divisor|cuenta[4] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.964      ;
; 833330.322 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.956      ;
; 833330.323 ; DivisorFrec:divisor|cuenta[1] ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.955      ;
; 833330.323 ; DivisorFrec:divisor|cuenta[7] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.954      ;
; 833330.340 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.937      ;
; 833330.340 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.937      ;
; 833330.340 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.937      ;
; 833330.340 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.937      ;
; 833330.340 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.937      ;
; 833330.344 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.934      ;
; 833330.345 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.933      ;
; 833330.346 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.931      ;
; 833330.346 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.931      ;
; 833330.346 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.931      ;
; 833330.346 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.931      ;
; 833330.346 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.931      ;
; 833330.349 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.929      ;
; 833330.350 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.928      ;
; 833330.350 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.928      ;
; 833330.351 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.927      ;
; 833330.351 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.927      ;
; 833330.352 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.926      ;
; 833330.355 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.923      ;
; 833330.355 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.923      ;
; 833330.356 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.922      ;
; 833330.357 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.921      ;
; 833330.357 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.921      ;
; 833330.358 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.920      ;
; 833330.359 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.919      ;
; 833330.361 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.917      ;
; 833330.362 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.916      ;
; 833330.363 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.915      ;
; 833330.363 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.915      ;
; 833330.365 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.913      ;
; 833330.367 ; DivisorFrec:divisor|cuenta[6] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.910      ;
; 833330.368 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.910      ;
; 833330.369 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.909      ;
; 833330.380 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.898      ;
; 833330.381 ; DivisorFrec:divisor|cuenta[0] ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.897      ;
; 833330.386 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.892      ;
; 833330.387 ; DivisorFrec:divisor|cuenta[3] ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.891      ;
; 833330.389 ; DivisorFrec:divisor|cuenta[9] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.888      ;
; 833330.395 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.882      ;
; 833330.395 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.882      ;
; 833330.395 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.882      ;
; 833330.395 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.882      ;
; 833330.395 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.882      ;
; 833330.399 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.879      ;
; 833330.400 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.878      ;
; 833330.404 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.874      ;
; 833330.405 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.873      ;
; 833330.406 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.872      ;
; 833330.407 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.871      ;
; 833330.410 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.868      ;
; 833330.412 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.866      ;
; 833330.414 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.864      ;
; 833330.415 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.862      ;
; 833330.415 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.862      ;
; 833330.415 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.862      ;
; 833330.415 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.862      ;
; 833330.415 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.862      ;
; 833330.417 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.861      ;
; 833330.418 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.860      ;
; 833330.419 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.859      ;
; 833330.420 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.858      ;
; 833330.424 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.854      ;
; 833330.425 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.853      ;
; 833330.426 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.852      ;
; 833330.427 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.851      ;
; 833330.430 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.848      ;
; 833330.432 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.846      ;
; 833330.434 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.844      ;
; 833330.435 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.843      ;
; 833330.436 ; DivisorFrec:divisor|cuenta[2] ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.842      ;
; 833330.437 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.841      ;
; 833330.438 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.840      ;
; 833330.449 ; DivisorFrec:divisor|cuenta[8] ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.043     ; 2.828      ;
; 833330.455 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.823      ;
; 833330.456 ; DivisorFrec:divisor|cuenta[5] ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 2.822      ;
+------------+-------------------------------+--------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ip_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+-------+--------------------------------+--------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.303 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.306 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.431      ;
; 0.311 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.436      ;
; 0.311 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.436      ;
; 0.352 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.477      ;
; 0.352 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.477      ;
; 0.355 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.480      ;
; 0.355 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.480      ;
; 0.357 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.482      ;
; 0.357 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.482      ;
; 0.416 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.541      ;
; 0.476 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.602      ;
; 0.476 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.602      ;
; 0.477 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.603      ;
; 0.478 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.604      ;
; 0.478 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.604      ;
; 0.479 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.605      ;
; 0.480 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.606      ;
; 0.480 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.606      ;
; 0.481 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.607      ;
; 0.482 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.608      ;
; 0.483 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.609      ;
; 0.512 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|digito1[1] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.637      ;
; 0.525 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|digito0[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.650      ;
; 0.530 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.656      ;
; 0.530 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.656      ;
; 0.531 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.657      ;
; 0.532 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.658      ;
; 0.532 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.658      ;
; 0.533 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.659      ;
; 0.534 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.660      ;
; 0.534 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.660      ;
; 0.535 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.661      ;
; 0.536 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.662      ;
; 0.537 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.663      ;
; 0.542 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|digito1[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.667      ;
; 0.543 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|digito1[2] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.668      ;
; 0.562 ; DivisorFrec:divisor|estado     ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.688      ;
; 0.574 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|estado     ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.699      ;
; 0.594 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.720      ;
; 0.595 ; registro:sicronizadores|q[1]   ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.721      ;
; 0.629 ; DivisorFrec:divisor|cuenta[12] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.755      ;
; 0.630 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.756      ;
; 0.648 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.774      ;
; 0.649 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.775      ;
; 0.665 ; DivisorFrec:divisor|cuenta[2]  ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.791      ;
; 0.666 ; DivisorFrec:divisor|cuenta[3]  ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.792      ;
; 0.680 ; DivisorFrec:divisor|cuenta[4]  ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.806      ;
; 0.710 ; DivisorFrec:divisor|cuenta[6]  ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.836      ;
; 0.740 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.866      ;
; 0.744 ; DivisorFrec:divisor|cuenta[1]  ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.870      ;
; 0.746 ; DivisorFrec:divisor|cuenta[8]  ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.872      ;
; 0.755 ; DivisorFrec:divisor|cuenta[7]  ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.881      ;
; 0.757 ; DivisorFrec:divisor|cuenta[0]  ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.883      ;
; 0.758 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[0]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.884      ;
; 0.759 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.885      ;
; 0.760 ; registro:sicronizadores|q[0]   ; DivisorFrec:divisor|digito0[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.885      ;
; 0.761 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.887      ;
; 0.763 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.889      ;
; 0.765 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.891      ;
; 0.767 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.893      ;
; 0.767 ; DivisorFrec:divisor|cuenta[5]  ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.893      ;
; 0.768 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.894      ;
; 0.768 ; DivisorFrec:divisor|cuenta[10] ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.894      ;
; 0.769 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.895      ;
; 0.770 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.896      ;
; 0.773 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.899      ;
; 0.774 ; registro:sicronizadores|q[2]   ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.900      ;
; 0.811 ; DivisorFrec:divisor|cuenta[0]  ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.937      ;
; 0.813 ; DivisorFrec:divisor|cuenta[1]  ; DivisorFrec:divisor|cuenta[2]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.939      ;
; 0.822 ; DivisorFrec:divisor|cuenta[11] ; DivisorFrec:divisor|cuenta[11] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.948      ;
; 0.825 ; DivisorFrec:divisor|cuenta[2]  ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.951      ;
; 0.842 ; DivisorFrec:divisor|cuenta[3]  ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.968      ;
; 0.855 ; DivisorFrec:divisor|cuenta[2]  ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.981      ;
; 0.857 ; DivisorFrec:divisor|cuenta[5]  ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.983      ;
; 0.857 ; DivisorFrec:divisor|cuenta[4]  ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.983      ;
; 0.866 ; DivisorFrec:divisor|cuenta[9]  ; DivisorFrec:divisor|cuenta[9]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.992      ;
; 0.876 ; DivisorFrec:divisor|cuenta[0]  ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.002      ;
; 0.877 ; DivisorFrec:divisor|cuenta[11] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.003      ;
; 0.878 ; DivisorFrec:divisor|cuenta[1]  ; DivisorFrec:divisor|cuenta[3]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.004      ;
; 0.888 ; DivisorFrec:divisor|cuenta[0]  ; DivisorFrec:divisor|cuenta[1]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.014      ;
; 0.905 ; DivisorFrec:divisor|cuenta[10] ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.031      ;
; 0.906 ; DivisorFrec:divisor|cuenta[0]  ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.032      ;
; 0.908 ; DivisorFrec:divisor|cuenta[7]  ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.034      ;
; 0.908 ; DivisorFrec:divisor|cuenta[1]  ; DivisorFrec:divisor|cuenta[4]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.034      ;
; 0.913 ; DivisorFrec:divisor|cuenta[4]  ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.039      ;
; 0.914 ; DivisorFrec:divisor|cuenta[6]  ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.040      ;
; 0.916 ; DivisorFrec:divisor|cuenta[8]  ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.042      ;
; 0.918 ; DivisorFrec:divisor|cuenta[9]  ; DivisorFrec:divisor|cuenta[10] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.044      ;
; 0.921 ; DivisorFrec:divisor|cuenta[6]  ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.047      ;
; 0.924 ; DivisorFrec:divisor|cuenta[3]  ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.050      ;
; 0.937 ; DivisorFrec:divisor|cuenta[2]  ; DivisorFrec:divisor|cuenta[6]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.063      ;
; 0.958 ; DivisorFrec:divisor|cuenta[8]  ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.084      ;
; 0.960 ; DivisorFrec:divisor|cuenta[9]  ; DivisorFrec:divisor|cuenta[12] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.086      ;
; 0.966 ; DivisorFrec:divisor|cuenta[5]  ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.092      ;
; 0.966 ; DivisorFrec:divisor|cuenta[4]  ; DivisorFrec:divisor|cuenta[7]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.092      ;
; 0.973 ; DivisorFrec:divisor|cuenta[5]  ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.099      ;
; 0.973 ; DivisorFrec:divisor|cuenta[4]  ; DivisorFrec:divisor|cuenta[8]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.099      ;
; 0.980 ; DivisorFrec:divisor|cuenta[3]  ; DivisorFrec:divisor|cuenta[5]  ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.106      ;
+-------+--------------------------------+--------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+----------------------------------------------------------+------------+-------+----------+---------+---------------------+
; Clock                                                    ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack                                         ; 833326.833 ; 0.303 ; N/A      ; N/A     ; 9.400               ;
;  clock_50                                                ; N/A        ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 833326.833 ; 0.303 ; N/A      ; N/A     ; 416666.375          ;
; Design-wide TNS                                          ; 0.0        ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clock_50                                                ; N/A        ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000      ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------+------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; clock_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg1[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg1[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg1[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg1[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg1[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg1[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg1[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg0[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg0[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg0[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg0[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg0[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg0[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siete_seg0[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pll_lock      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock_50                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clock_sel[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock_sel[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock_sel[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clock_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; siete_seg1[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; siete_seg1[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; siete_seg1[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg1[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg1[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg1[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg1[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg0[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg0[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; siete_seg0[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg0[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg0[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; siete_seg0[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; siete_seg0[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pll_lock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clock_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg1[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; siete_seg1[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; siete_seg1[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg1[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg1[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg1[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg1[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg0[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg0[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; siete_seg0[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg0[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg0[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg0[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; siete_seg0[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pll_lock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clock_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg1[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; siete_seg1[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; siete_seg1[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; siete_seg1[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; siete_seg1[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; siete_seg1[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; siete_seg1[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg0[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg0[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; siete_seg0[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg0[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg0[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; siete_seg0[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; siete_seg0[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pll_lock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7165     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7165     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 33    ; 33   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                        ;
+---------------------------------------------------------+---------------------------------------------------------+-----------+-------------+
; Target                                                  ; Clock                                                   ; Type      ; Status      ;
+---------------------------------------------------------+---------------------------------------------------------+-----------+-------------+
; clock_50                                                ; clock_50                                                ; Base      ; Constrained ;
; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------------+---------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; clock_sel[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clock_sel[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clock_sel[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; clock_out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg0[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg0[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg0[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg0[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg0[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg0[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg1[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg1[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg1[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg1[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg1[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg1[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg1[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; clock_sel[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clock_sel[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clock_sel[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; clock_out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg0[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg0[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg0[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg0[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg0[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg0[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg1[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg1[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg1[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg1[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg1[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg1[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siete_seg1[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Fri May 06 12:03:13 2016
Info: Command: quartus_sta SintetizadorFrecconPLL -c SintetizadorFrecconPLL
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SintetizadorFrecconPLL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clock_50 clock_50
    Info (332110): create_generated_clock -source {ip_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125000 -multiply_by 3 -duty_cycle 50.00 -name {ip_pll_inst|altpll_component|auto_generated|pll1|clk[0]} {ip_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 833326.833
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 833326.833               0.000 ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.678
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.678               0.000 ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.819               0.000 clock_50 
    Info (332119): 416666.375               0.000 ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 833327.429
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 833327.429               0.000 ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.628
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.628               0.000 ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.799               0.000 clock_50 
    Info (332119): 416666.376               0.000 ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 833330.118
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 833330.118               0.000 ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.303
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.303               0.000 ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.400               0.000 clock_50 
    Info (332119): 416666.446               0.000 ip_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 867 megabytes
    Info: Processing ended: Fri May 06 12:03:15 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


