--------------------------------------------------------------------------------
Release 12.3 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml counter4bitvhd.twx counter4bitvhd.ncd -o counter4bitvhd.twr
counter4bitvhd.pcf

Design file:              counter4bitvhd.ncd
Physical constraint file: counter4bitvhd.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Input<0>    |    0.832(R)|    0.802(R)|Clock_BUFGP       |   0.000|
Input<1>    |    0.561(R)|    1.020(R)|Clock_BUFGP       |   0.000|
Input<2>    |    1.338(R)|    0.471(R)|Clock_BUFGP       |   0.000|
Input<3>    |    0.507(R)|    1.063(R)|Clock_BUFGP       |   0.000|
Load        |    1.544(R)|    1.039(R)|Clock_BUFGP       |   0.000|
UpDown      |    1.739(R)|    0.546(R)|Clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock Clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Output<0>   |    8.794(R)|Clock_BUFGP       |   0.000|
Output<1>   |    9.136(R)|Clock_BUFGP       |   0.000|
Output<2>   |    9.151(R)|Clock_BUFGP       |   0.000|
Output<3>   |    9.503(R)|Clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    2.530|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Apr 14 21:32:23 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 91 MB



