// Seed: 1893304217
`define pp_9 0
localparam `pp_9 = id_4;
`define pp_10 0
`resetall
`define pp_11 0
`celldefine
`define pp_12 0
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input id_9;
  output id_8;
  output id_7;
  inout id_6;
  output id_5;
  input id_4;
  inout id_3;
  inout id_2;
  input id_1;
  logic id_9 = 1, id_10;
  always @(1 or id_4) begin
    {1, 1} <= 1;
  end
  assign id_3 = 1;
  logic id_11;
  type_14(
      id_8, 1, 1
  );
endmodule
