
*** Running vivado
    with args -log design_1_vector_add_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_vector_add_0_3.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_vector_add_0_3.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 387.699 ; gain = 68.941
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/vector_add/solution2/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_vector_add_0_3
Command: synth_design -top design_1_vector_add_0_3 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25796
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1766.535 ; gain = 330.863
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_vector_add_0_3' [c:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/vector_add/vadd/vadd.gen/sources_1/bd/design_1/ip/design_1_vector_add_0_3/synth/design_1_vector_add_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'vector_add' [c:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/vector_add/vadd/vadd.gen/sources_1/bd/design_1/ipshared/cff4/hdl/verilog/vector_add.v:10]
INFO: [Synth 8-6157] synthesizing module 'vector_add_control_s_axi' [c:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/vector_add/vadd/vadd.gen/sources_1/bd/design_1/ipshared/cff4/hdl/verilog/vector_add_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/vector_add/vadd/vadd.gen/sources_1/bd/design_1/ipshared/cff4/hdl/verilog/vector_add_control_s_axi.v:167]
INFO: [Synth 8-6155] done synthesizing module 'vector_add_control_s_axi' (0#1) [c:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/vector_add/vadd/vadd.gen/sources_1/bd/design_1/ipshared/cff4/hdl/verilog/vector_add_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'vector_add_mul_8s_8s_8_1_1' [c:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/vector_add/vadd/vadd.gen/sources_1/bd/design_1/ipshared/cff4/hdl/verilog/vector_add_mul_8s_8s_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'vector_add_mul_8s_8s_8_1_1' (0#1) [c:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/vector_add/vadd/vadd.gen/sources_1/bd/design_1/ipshared/cff4/hdl/verilog/vector_add_mul_8s_8s_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'vector_add_regslice_both' [c:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/vector_add/vadd/vadd.gen/sources_1/bd/design_1/ipshared/cff4/hdl/verilog/vector_add_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'vector_add_regslice_both' (0#1) [c:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/vector_add/vadd/vadd.gen/sources_1/bd/design_1/ipshared/cff4/hdl/verilog/vector_add_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'vector_add' (0#1) [c:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/vector_add/vadd/vadd.gen/sources_1/bd/design_1/ipshared/cff4/hdl/verilog/vector_add.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_vector_add_0_3' (0#1) [c:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/vector_add/vadd/vadd.gen/sources_1/bd/design_1/ip/design_1_vector_add_0_3/synth/design_1_vector_add_0_3.v:53]
WARNING: [Synth 8-6014] Unused sequential element waddr_reg was removed.  [c:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/vector_add/vadd/vadd.gen/sources_1/bd/design_1/ipshared/cff4/hdl/verilog/vector_add_control_s_axi.v:124]
WARNING: [Synth 8-7129] Port AWADDR[4] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[3] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[2] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[7] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[1] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[0] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module vector_add_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[0] in module vector_add_control_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1863.660 ; gain = 427.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1863.660 ; gain = 427.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1863.660 ; gain = 427.988
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1863.660 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/vector_add/vadd/vadd.gen/sources_1/bd/design_1/ip/design_1_vector_add_0_3/constraints/vector_add_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1958.016 ; gain = 4.059
Finished Parsing XDC File [c:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/vector_add/vadd/vadd.gen/sources_1/bd/design_1/ip/design_1_vector_add_0_3/constraints/vector_add_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/vector_add/vadd/vadd.runs/design_1_vector_add_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/vector_add/vadd/vadd.runs/design_1_vector_add_0_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1958.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1958.016 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1958.016 ; gain = 522.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1958.016 ; gain = 522.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/vector_add/vadd/vadd.runs/design_1_vector_add_0_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1958.016 ; gain = 522.344
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'vector_add_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'vector_add_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'vector_add_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'vector_add_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1958.016 ; gain = 522.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[4] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[3] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[2] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[1] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[0] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[31] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[30] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[29] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[28] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[27] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[26] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[25] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[24] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[23] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[22] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[21] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[20] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[19] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[18] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[17] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[16] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[15] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[14] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[13] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[12] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[11] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[10] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[9] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[8] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[7] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[6] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[5] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[4] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[3] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[2] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[1] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[0] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[3] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[2] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[1] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[0] in module vector_add is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module vector_add.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module vector_add.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1958.016 ; gain = 522.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 2425.785 ; gain = 990.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 2453.535 ; gain = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 2464.059 ; gain = 1028.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 2464.059 ; gain = 1028.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 2464.059 ; gain = 1028.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 2464.059 ; gain = 1028.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 2464.059 ; gain = 1028.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 2464.059 ; gain = 1028.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 2464.059 ; gain = 1028.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     3|
|2     |LUT1   |     1|
|3     |LUT2   |     7|
|4     |LUT3   |    19|
|5     |LUT4   |     9|
|6     |LUT5   |     6|
|7     |LUT6   |    39|
|8     |FDRE   |    72|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 2464.059 ; gain = 1028.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 2464.059 ; gain = 934.031
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 2464.059 ; gain = 1028.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2472.891 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2491.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ba4294be
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:32 . Memory (MB): peak = 2491.711 ; gain = 2034.770
INFO: [Common 17-1381] The checkpoint 'C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/vector_add/vadd/vadd.runs/design_1_vector_add_0_3_synth_1/design_1_vector_add_0_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_vector_add_0_3, cache-ID = 7a1e8a4a9c894a86
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/tsope/OneDrive/Documents/GitHub/HW-IP/vector_add/vadd/vadd.runs/design_1_vector_add_0_3_synth_1/design_1_vector_add_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_vector_add_0_3_utilization_synth.rpt -pb design_1_vector_add_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  5 13:24:36 2023...
