
grp_final_xxx.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000025e  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  000002d2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000a  00800060  00800060  000002d2  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000002d2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000304  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000028  00000000  00000000  00000340  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000005f5  00000000  00000000  00000368  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000052b  00000000  00000000  0000095d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000002f8  00000000  00000000  00000e88  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000034  00000000  00000000  00001180  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000002fc  00000000  00000000  000011b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000018  00000000  00000000  000014b0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   8:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  10:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  14:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  18:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  1c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  20:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  24:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  28:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  2c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  30:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  34:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  38:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  3c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  40:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  44:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  48:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  4c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  50:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
  60:	20 e0       	ldi	r18, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
  68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
  6a:	aa 36       	cpi	r26, 0x6A	; 106
  6c:	b2 07       	cpc	r27, r18
  6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>
  70:	0e 94 71 00 	call	0xe2	; 0xe2 <main>
  74:	0c 94 2d 01 	jmp	0x25a	; 0x25a <_exit>

00000078 <__bad_interrupt>:
  78:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000007c <get_ir_state>:
#include <avr/sfr_defs.h>
#include <util/delay.h>
int ir1,ir2,ir3,ir4,ir5;
//int count = 0;
void get_ir_state(){
	ir1 = bit_is_clear(PIND,3);
  7c:	90 b3       	in	r25, 0x10	; 16
  7e:	96 95       	lsr	r25
  80:	96 95       	lsr	r25
  82:	96 95       	lsr	r25
  84:	81 e0       	ldi	r24, 0x01	; 1
  86:	98 27       	eor	r25, r24
  88:	91 70       	andi	r25, 0x01	; 1
  8a:	90 93 68 00 	sts	0x0068, r25	; 0x800068 <ir1>
  8e:	10 92 69 00 	sts	0x0069, r1	; 0x800069 <ir1+0x1>
	ir2 = bit_is_clear(PIND,4);
  92:	90 b3       	in	r25, 0x10	; 16
  94:	92 95       	swap	r25
  96:	9f 70       	andi	r25, 0x0F	; 15
  98:	98 27       	eor	r25, r24
  9a:	91 70       	andi	r25, 0x01	; 1
  9c:	90 93 66 00 	sts	0x0066, r25	; 0x800066 <ir2>
  a0:	10 92 67 00 	sts	0x0067, r1	; 0x800067 <ir2+0x1>
	ir3 = bit_is_clear(PIND,5);
  a4:	90 b3       	in	r25, 0x10	; 16
  a6:	92 95       	swap	r25
  a8:	96 95       	lsr	r25
  aa:	97 70       	andi	r25, 0x07	; 7
  ac:	98 27       	eor	r25, r24
  ae:	91 70       	andi	r25, 0x01	; 1
  b0:	90 93 62 00 	sts	0x0062, r25	; 0x800062 <ir3>
  b4:	10 92 63 00 	sts	0x0063, r1	; 0x800063 <ir3+0x1>
	ir4 = bit_is_clear(PIND,2);
  b8:	90 b3       	in	r25, 0x10	; 16
  ba:	96 95       	lsr	r25
  bc:	96 95       	lsr	r25
  be:	98 27       	eor	r25, r24
  c0:	91 70       	andi	r25, 0x01	; 1
  c2:	90 93 60 00 	sts	0x0060, r25	; 0x800060 <__DATA_REGION_ORIGIN__>
  c6:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
	ir5 = bit_is_clear(PIND,6);
  ca:	90 b3       	in	r25, 0x10	; 16
  cc:	92 95       	swap	r25
  ce:	96 95       	lsr	r25
  d0:	96 95       	lsr	r25
  d2:	93 70       	andi	r25, 0x03	; 3
  d4:	89 27       	eor	r24, r25
  d6:	81 70       	andi	r24, 0x01	; 1
  d8:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <ir5>
  dc:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <ir5+0x1>
  e0:	08 95       	ret

000000e2 <main>:
	
}

int main()
{
	DDRA = 0xFF;
  e2:	8f ef       	ldi	r24, 0xFF	; 255
  e4:	8a bb       	out	0x1a, r24	; 26
	DDRD = 0x00;
  e6:	11 ba       	out	0x11, r1	; 17
			
			if(ir1 == 0 && ir2 == 1 && ir3 == 0){
				PORTA = 0b10100000;
			}
			if((ir1 == 1 && ir2 == 0 && ir3 == 0)){
				PORTA = 0b10000000;
  e8:	d0 e8       	ldi	r29, 0x80	; 128
			
			if(ir1 == 0 && ir2 == 1 && ir3 == 1)
			PORTA = 0b00100000;
			
			if(ir1 == 1 && ir2 == 1 && ir3 == 1 && ir4 == 0 && ir5 == 0){
				PORTA = 0b10100000;
  ea:	10 ea       	ldi	r17, 0xA0	; 160
			
			if(ir1 == 1 && ir2 == 1 && ir3 == 0)
			PORTA = 0b10000000;
			
			if(ir1 == 0 && ir2 == 1 && ir3 == 1)
			PORTA = 0b00100000;
  ec:	c0 e2       	ldi	r28, 0x20	; 32
{
	DDRA = 0xFF;
	DDRD = 0x00;
	
	while(1){
			ir1 = ir2 = ir3 = ir4 = ir5 = 0;
  ee:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <ir5+0x1>
  f2:	10 92 64 00 	sts	0x0064, r1	; 0x800064 <ir5>
  f6:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
  fa:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <__DATA_REGION_ORIGIN__>
  fe:	10 92 63 00 	sts	0x0063, r1	; 0x800063 <ir3+0x1>
 102:	10 92 62 00 	sts	0x0062, r1	; 0x800062 <ir3>
 106:	10 92 67 00 	sts	0x0067, r1	; 0x800067 <ir2+0x1>
 10a:	10 92 66 00 	sts	0x0066, r1	; 0x800066 <ir2>
 10e:	10 92 69 00 	sts	0x0069, r1	; 0x800069 <ir1+0x1>
 112:	10 92 68 00 	sts	0x0068, r1	; 0x800068 <ir1>
			
		get_ir_state();
 116:	0e 94 3e 00 	call	0x7c	; 0x7c <get_ir_state>
			
			
			if(ir1 == 0 && ir2 == 1 && ir3 == 0){
 11a:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <ir1>
 11e:	90 91 69 00 	lds	r25, 0x0069	; 0x800069 <ir1+0x1>
 122:	00 97       	sbiw	r24, 0x00	; 0
 124:	09 f0       	breq	.+2      	; 0x128 <main+0x46>
 126:	7e c0       	rjmp	.+252    	; 0x224 <main+0x142>
 128:	80 91 66 00 	lds	r24, 0x0066	; 0x800066 <ir2>
 12c:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <ir2+0x1>
 130:	01 97       	sbiw	r24, 0x01	; 1
 132:	e1 f4       	brne	.+56     	; 0x16c <main+0x8a>
 134:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <ir3>
 138:	90 91 63 00 	lds	r25, 0x0063	; 0x800063 <ir3+0x1>
 13c:	89 2b       	or	r24, r25
 13e:	b1 f4       	brne	.+44     	; 0x16c <main+0x8a>
				PORTA = 0b10100000;
 140:	1b bb       	out	0x1b, r17	; 27
			}
			if((ir1 == 1 && ir2 == 0 && ir3 == 0)){
 142:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <ir1>
 146:	90 91 69 00 	lds	r25, 0x0069	; 0x800069 <ir1+0x1>
 14a:	01 97       	sbiw	r24, 0x01	; 1
 14c:	41 f4       	brne	.+16     	; 0x15e <main+0x7c>
 14e:	70 c0       	rjmp	.+224    	; 0x230 <main+0x14e>
 150:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <ir3>
 154:	90 91 63 00 	lds	r25, 0x0063	; 0x800063 <ir3+0x1>
 158:	89 2b       	or	r24, r25
 15a:	a9 f4       	brne	.+42     	; 0x186 <main+0xa4>
				PORTA = 0b10000000;
 15c:	db bb       	out	0x1b, r29	; 27
			}
			if((ir1 == 0 && ir2 == 0 && ir3 == 1)){
 15e:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <ir1>
 162:	90 91 69 00 	lds	r25, 0x0069	; 0x800069 <ir1+0x1>
 166:	89 2b       	or	r24, r25
 168:	09 f0       	breq	.+2      	; 0x16c <main+0x8a>
 16a:	6f c0       	rjmp	.+222    	; 0x24a <main+0x168>
 16c:	80 91 66 00 	lds	r24, 0x0066	; 0x800066 <ir2>
 170:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <ir2+0x1>
 174:	89 2b       	or	r24, r25
 176:	11 f5       	brne	.+68     	; 0x1bc <main+0xda>
 178:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <ir3>
 17c:	90 91 63 00 	lds	r25, 0x0063	; 0x800063 <ir3+0x1>
 180:	01 97       	sbiw	r24, 0x01	; 1
 182:	e1 f4       	brne	.+56     	; 0x1bc <main+0xda>
				PORTA = 0b00100000;
 184:	cb bb       	out	0x1b, r28	; 27
			}
			
			if(ir1 == 1 && ir2 == 1 && ir3 == 0)
 186:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <ir1>
 18a:	90 91 69 00 	lds	r25, 0x0069	; 0x800069 <ir1+0x1>
 18e:	81 30       	cpi	r24, 0x01	; 1
 190:	91 05       	cpc	r25, r1
 192:	09 f0       	breq	.+2      	; 0x196 <main+0xb4>
 194:	4a c0       	rjmp	.+148    	; 0x22a <main+0x148>
 196:	80 91 66 00 	lds	r24, 0x0066	; 0x800066 <ir2>
 19a:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <ir2+0x1>
 19e:	01 97       	sbiw	r24, 0x01	; 1
 1a0:	19 f5       	brne	.+70     	; 0x1e8 <main+0x106>
 1a2:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <ir3>
 1a6:	90 91 63 00 	lds	r25, 0x0063	; 0x800063 <ir3+0x1>
 1aa:	89 2b       	or	r24, r25
 1ac:	e9 f4       	brne	.+58     	; 0x1e8 <main+0x106>
			PORTA = 0b10000000;
 1ae:	db bb       	out	0x1b, r29	; 27
			
			if(ir1 == 0 && ir2 == 1 && ir3 == 1)
 1b0:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <ir1>
 1b4:	90 91 69 00 	lds	r25, 0x0069	; 0x800069 <ir1+0x1>
 1b8:	89 2b       	or	r24, r25
 1ba:	79 f4       	brne	.+30     	; 0x1da <main+0xf8>
 1bc:	80 91 66 00 	lds	r24, 0x0066	; 0x800066 <ir2>
 1c0:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <ir2+0x1>
 1c4:	01 97       	sbiw	r24, 0x01	; 1
 1c6:	09 f0       	breq	.+2      	; 0x1ca <main+0xe8>
 1c8:	92 cf       	rjmp	.-220    	; 0xee <main+0xc>
 1ca:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <ir3>
 1ce:	90 91 63 00 	lds	r25, 0x0063	; 0x800063 <ir3+0x1>
 1d2:	01 97       	sbiw	r24, 0x01	; 1
 1d4:	09 f0       	breq	.+2      	; 0x1d8 <main+0xf6>
 1d6:	8b cf       	rjmp	.-234    	; 0xee <main+0xc>
			PORTA = 0b00100000;
 1d8:	cb bb       	out	0x1b, r28	; 27
			
			if(ir1 == 1 && ir2 == 1 && ir3 == 1 && ir4 == 0 && ir5 == 0){
 1da:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <ir1>
 1de:	90 91 69 00 	lds	r25, 0x0069	; 0x800069 <ir1+0x1>
 1e2:	01 97       	sbiw	r24, 0x01	; 1
 1e4:	09 f0       	breq	.+2      	; 0x1e8 <main+0x106>
 1e6:	83 cf       	rjmp	.-250    	; 0xee <main+0xc>
 1e8:	80 91 66 00 	lds	r24, 0x0066	; 0x800066 <ir2>
 1ec:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <ir2+0x1>
 1f0:	01 97       	sbiw	r24, 0x01	; 1
 1f2:	09 f0       	breq	.+2      	; 0x1f6 <main+0x114>
 1f4:	7c cf       	rjmp	.-264    	; 0xee <main+0xc>
 1f6:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <ir3>
 1fa:	90 91 63 00 	lds	r25, 0x0063	; 0x800063 <ir3+0x1>
 1fe:	01 97       	sbiw	r24, 0x01	; 1
 200:	09 f0       	breq	.+2      	; 0x204 <main+0x122>
 202:	75 cf       	rjmp	.-278    	; 0xee <main+0xc>
 204:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 208:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 20c:	89 2b       	or	r24, r25
 20e:	09 f0       	breq	.+2      	; 0x212 <main+0x130>
 210:	6e cf       	rjmp	.-292    	; 0xee <main+0xc>
 212:	80 91 64 00 	lds	r24, 0x0064	; 0x800064 <ir5>
 216:	90 91 65 00 	lds	r25, 0x0065	; 0x800065 <ir5+0x1>
 21a:	89 2b       	or	r24, r25
 21c:	09 f0       	breq	.+2      	; 0x220 <main+0x13e>
 21e:	67 cf       	rjmp	.-306    	; 0xee <main+0xc>
				PORTA = 0b10100000;
 220:	1b bb       	out	0x1b, r17	; 27
 222:	65 cf       	rjmp	.-310    	; 0xee <main+0xc>
			
			
			if(ir1 == 0 && ir2 == 1 && ir3 == 0){
				PORTA = 0b10100000;
			}
			if((ir1 == 1 && ir2 == 0 && ir3 == 0)){
 224:	01 97       	sbiw	r24, 0x01	; 1
 226:	61 f4       	brne	.+24     	; 0x240 <main+0x15e>
 228:	03 c0       	rjmp	.+6      	; 0x230 <main+0x14e>
			}
			
			if(ir1 == 1 && ir2 == 1 && ir3 == 0)
			PORTA = 0b10000000;
			
			if(ir1 == 0 && ir2 == 1 && ir3 == 1)
 22a:	89 2b       	or	r24, r25
 22c:	39 f2       	breq	.-114    	; 0x1bc <main+0xda>
 22e:	5f cf       	rjmp	.-322    	; 0xee <main+0xc>
			
			
			if(ir1 == 0 && ir2 == 1 && ir3 == 0){
				PORTA = 0b10100000;
			}
			if((ir1 == 1 && ir2 == 0 && ir3 == 0)){
 230:	80 91 66 00 	lds	r24, 0x0066	; 0x800066 <ir2>
 234:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <ir2+0x1>
 238:	89 2b       	or	r24, r25
 23a:	09 f4       	brne	.+2      	; 0x23e <main+0x15c>
 23c:	89 cf       	rjmp	.-238    	; 0x150 <main+0x6e>
 23e:	ab cf       	rjmp	.-170    	; 0x196 <main+0xb4>
			}
			if((ir1 == 0 && ir2 == 0 && ir3 == 1)){
				PORTA = 0b00100000;
			}
			
			if(ir1 == 1 && ir2 == 1 && ir3 == 0)
 240:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <ir1>
 244:	90 91 69 00 	lds	r25, 0x0069	; 0x800069 <ir1+0x1>
 248:	f0 cf       	rjmp	.-32     	; 0x22a <main+0x148>
 24a:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <ir1>
 24e:	90 91 69 00 	lds	r25, 0x0069	; 0x800069 <ir1+0x1>
 252:	01 97       	sbiw	r24, 0x01	; 1
 254:	09 f4       	brne	.+2      	; 0x258 <main+0x176>
 256:	9f cf       	rjmp	.-194    	; 0x196 <main+0xb4>
 258:	4a cf       	rjmp	.-364    	; 0xee <main+0xc>

0000025a <_exit>:
 25a:	f8 94       	cli

0000025c <__stop_program>:
 25c:	ff cf       	rjmp	.-2      	; 0x25c <__stop_program>
