// Seed: 1867135380
module module_0 (
    input logic id_1,
    output id_2,
    input logic id_3,
    input id_4,
    output id_5,
    input id_6,
    output logic id_7,
    output id_8,
    output logic id_9
);
  assign id_8 = id_4;
endmodule
`timescale 1 ps / 1ps
