{
  "module_name": "pinctrl-meson-s4.c",
  "hash_id": "cef7ea6ba20f0676830507a41937fc59db7d8940eb8c6d5c8db05bad6537399b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/meson/pinctrl-meson-s4.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/gpio/meson-s4-gpio.h>\n#include \"pinctrl-meson.h\"\n#include \"pinctrl-meson-axg-pmx.h\"\n\nstatic const struct pinctrl_pin_desc meson_s4_periphs_pins[] = {\n\tMESON_PIN(GPIOE_0),\n\tMESON_PIN(GPIOE_1),\n\n\tMESON_PIN(GPIOB_0),\n\tMESON_PIN(GPIOB_1),\n\tMESON_PIN(GPIOB_2),\n\tMESON_PIN(GPIOB_3),\n\tMESON_PIN(GPIOB_4),\n\tMESON_PIN(GPIOB_5),\n\tMESON_PIN(GPIOB_6),\n\tMESON_PIN(GPIOB_7),\n\tMESON_PIN(GPIOB_8),\n\tMESON_PIN(GPIOB_9),\n\tMESON_PIN(GPIOB_10),\n\tMESON_PIN(GPIOB_11),\n\tMESON_PIN(GPIOB_12),\n\tMESON_PIN(GPIOB_13),\n\n\tMESON_PIN(GPIOC_0),\n\tMESON_PIN(GPIOC_1),\n\tMESON_PIN(GPIOC_2),\n\tMESON_PIN(GPIOC_3),\n\tMESON_PIN(GPIOC_4),\n\tMESON_PIN(GPIOC_5),\n\tMESON_PIN(GPIOC_6),\n\tMESON_PIN(GPIOC_7),\n\n\tMESON_PIN(GPIOD_0),\n\tMESON_PIN(GPIOD_1),\n\tMESON_PIN(GPIOD_2),\n\tMESON_PIN(GPIOD_3),\n\tMESON_PIN(GPIOD_4),\n\tMESON_PIN(GPIOD_5),\n\tMESON_PIN(GPIOD_6),\n\tMESON_PIN(GPIOD_7),\n\tMESON_PIN(GPIOD_8),\n\tMESON_PIN(GPIOD_9),\n\tMESON_PIN(GPIOD_10),\n\tMESON_PIN(GPIOD_11),\n\n\tMESON_PIN(GPIOH_0),\n\tMESON_PIN(GPIOH_1),\n\tMESON_PIN(GPIOH_2),\n\tMESON_PIN(GPIOH_3),\n\tMESON_PIN(GPIOH_4),\n\tMESON_PIN(GPIOH_5),\n\tMESON_PIN(GPIOH_6),\n\tMESON_PIN(GPIOH_7),\n\tMESON_PIN(GPIOH_8),\n\tMESON_PIN(GPIOH_9),\n\tMESON_PIN(GPIOH_10),\n\tMESON_PIN(GPIOH_11),\n\n\tMESON_PIN(GPIOX_0),\n\tMESON_PIN(GPIOX_1),\n\tMESON_PIN(GPIOX_2),\n\tMESON_PIN(GPIOX_3),\n\tMESON_PIN(GPIOX_4),\n\tMESON_PIN(GPIOX_5),\n\tMESON_PIN(GPIOX_6),\n\tMESON_PIN(GPIOX_7),\n\tMESON_PIN(GPIOX_8),\n\tMESON_PIN(GPIOX_9),\n\tMESON_PIN(GPIOX_10),\n\tMESON_PIN(GPIOX_11),\n\tMESON_PIN(GPIOX_12),\n\tMESON_PIN(GPIOX_13),\n\tMESON_PIN(GPIOX_14),\n\tMESON_PIN(GPIOX_15),\n\tMESON_PIN(GPIOX_16),\n\tMESON_PIN(GPIOX_17),\n\tMESON_PIN(GPIOX_18),\n\tMESON_PIN(GPIOX_19),\n\n\tMESON_PIN(GPIOZ_0),\n\tMESON_PIN(GPIOZ_1),\n\tMESON_PIN(GPIOZ_2),\n\tMESON_PIN(GPIOZ_3),\n\tMESON_PIN(GPIOZ_4),\n\tMESON_PIN(GPIOZ_5),\n\tMESON_PIN(GPIOZ_6),\n\tMESON_PIN(GPIOZ_7),\n\tMESON_PIN(GPIOZ_8),\n\tMESON_PIN(GPIOZ_9),\n\tMESON_PIN(GPIOZ_10),\n\tMESON_PIN(GPIOZ_11),\n\tMESON_PIN(GPIOZ_12),\n\n\tMESON_PIN(GPIO_TEST_N),\n};\n\n \nstatic const unsigned int i2c0_sda_pins[]\t\t= { GPIOE_0 };\nstatic const unsigned int i2c0_scl_pins[]\t\t= { GPIOE_1 };\n\n \nstatic const unsigned int uart_b_tx_e_pins[]\t\t= { GPIOE_0 };\nstatic const unsigned int uart_b_rx_e_pins[]\t\t= { GPIOE_1 };\n\n \nstatic const unsigned int pwm_h_pins[]\t\t\t= { GPIOE_0 };\nstatic const unsigned int pwm_j_pins[]\t\t\t= { GPIOE_1 };\n\n \nstatic const unsigned int emmc_nand_d0_pins[]\t\t= { GPIOB_0 };\nstatic const unsigned int emmc_nand_d1_pins[]\t\t= { GPIOB_1 };\nstatic const unsigned int emmc_nand_d2_pins[]\t\t= { GPIOB_2 };\nstatic const unsigned int emmc_nand_d3_pins[]\t\t= { GPIOB_3 };\nstatic const unsigned int emmc_nand_d4_pins[]\t\t= { GPIOB_4 };\nstatic const unsigned int emmc_nand_d5_pins[]\t\t= { GPIOB_5 };\nstatic const unsigned int emmc_nand_d6_pins[]\t\t= { GPIOB_6 };\nstatic const unsigned int emmc_nand_d7_pins[]\t\t= { GPIOB_7 };\nstatic const unsigned int emmc_clk_pins[]\t\t= { GPIOB_8 };\nstatic const unsigned int emmc_rst_pins[]\t\t= { GPIOB_9 };\nstatic const unsigned int emmc_cmd_pins[]\t\t= { GPIOB_10 };\nstatic const unsigned int emmc_nand_ds_pins[]\t\t= { GPIOB_11 };\n\n \nstatic const unsigned int nand_wen_clk_pins[]\t\t= { GPIOB_8 };\nstatic const unsigned int nand_ale_pins[]\t\t= { GPIOB_9 };\nstatic const unsigned int nand_ren_wr_pins[]\t\t= { GPIOB_10 };\nstatic const unsigned int nand_cle_pins[]\t\t= { GPIOB_11 };\nstatic const unsigned int nand_ce0_pins[]\t\t= { GPIOB_12 };\n\n \nstatic const unsigned int spif_hold_pins[]\t\t= { GPIOB_3 };\nstatic const unsigned int spif_mo_pins[]\t\t= { GPIOB_4 };\nstatic const unsigned int spif_mi_pins[]\t\t= { GPIOB_5 };\nstatic const unsigned int spif_clk_pins[]\t\t= { GPIOB_6 };\nstatic const unsigned int spif_wp_pins[]\t\t= { GPIOB_7 };\nstatic const unsigned int spif_cs_pins[]\t\t= { GPIOB_13 };\n\n \nstatic const unsigned int sdcard_d0_c_pins[]\t\t= { GPIOC_0 };\nstatic const unsigned int sdcard_d1_c_pins[]\t\t= { GPIOC_1 };\nstatic const unsigned int sdcard_d2_c_pins[]\t\t= { GPIOC_2 };\nstatic const unsigned int sdcard_d3_c_pins[]\t\t= { GPIOC_3 };\nstatic const unsigned int sdcard_clk_c_pins[]\t\t= { GPIOC_4 };\nstatic const unsigned int sdcard_cmd_c_pins[]\t\t= { GPIOC_5 };\nstatic const unsigned int sdcard_cd_pins[]\t\t= { GPIOC_6 };\n\n \nstatic const unsigned int jtag_2_tdo_pins[]\t\t= { GPIOC_0 };\nstatic const unsigned int jtag_2_tdi_pins[]\t\t= { GPIOC_1 };\nstatic const unsigned int uart_b_rx_c_pins[]\t\t= { GPIOC_2 };\nstatic const unsigned int uart_b_tx_c_pins[]\t\t= { GPIOC_3 };\nstatic const unsigned int jtag_2_clk_pins[]\t\t= { GPIOC_4 };\nstatic const unsigned int jtag_2_tms_pins[]\t\t= { GPIOC_5 };\nstatic const unsigned int i2c1_sda_c_pins[]\t\t= { GPIOC_6 };\nstatic const unsigned int i2c1_scl_c_pins[]\t\t= { GPIOC_7 };\n\n \nstatic const unsigned int pdm_din1_c_pins[]\t\t= { GPIOC_0 };\nstatic const unsigned int pdm_din0_c_pins[]\t\t= { GPIOC_1 };\nstatic const unsigned int i2c4_sda_c_pins[]\t\t= { GPIOC_2 };\nstatic const unsigned int i2c4_scl_c_pins[]\t\t= { GPIOC_3 };\nstatic const unsigned int pdm_dclk_c_pins[]\t\t= { GPIOC_4 };\nstatic const unsigned int iso7816_clk_c_pins[]\t\t= { GPIOC_5 };\nstatic const unsigned int iso7816_data_c_pins[]\t\t= { GPIOC_6 };\n\n \nstatic const unsigned int tdm_d2_c_pins[]\t\t= { GPIOC_0 };\nstatic const unsigned int tdm_d3_c_pins[]\t\t= { GPIOC_1 };\nstatic const unsigned int tdm_fs1_c_pins[]\t\t= { GPIOC_2 };\nstatic const unsigned int tdm_sclk1_c_pins[]\t\t= { GPIOC_3 };\nstatic const unsigned int mclk_1_c_pins[]\t\t= { GPIOC_4 };\nstatic const unsigned int tdm_d4_c_pins[]\t\t= { GPIOC_5 };\nstatic const unsigned int tdm_d5_c_pins[]\t\t= { GPIOC_6 };\n\n \nstatic const unsigned int uart_b_tx_d_pins[]\t\t= { GPIOD_0 };\nstatic const unsigned int uart_b_rx_d_pins[]\t\t= { GPIOD_1 };\nstatic const unsigned int uart_b_cts_d_pins[]\t\t= { GPIOD_2 };\nstatic const unsigned int uart_b_rts_d_pins[]\t\t= { GPIOD_3 };\nstatic const unsigned int remote_out_pins[]\t\t= { GPIOD_4 };\nstatic const unsigned int remote_in_pins[]\t\t= { GPIOD_5 };\nstatic const unsigned int jtag_1_clk_pins[]\t\t= { GPIOD_6 };\nstatic const unsigned int jtag_1_tms_pins[]\t\t= { GPIOD_7 };\nstatic const unsigned int jtag_1_tdi_pins[]\t\t= { GPIOD_8 };\nstatic const unsigned int jtag_1_tdo_pins[]\t\t= { GPIOD_9 };\nstatic const unsigned int clk12_24_pins[]\t\t= { GPIOD_10 };\nstatic const unsigned int pwm_g_hiz_pins[]\t\t= { GPIOD_11 };\n\n \nstatic const unsigned int i2c4_sda_d_pins[]\t\t= { GPIOD_2 };\nstatic const unsigned int i2c4_scl_d_pins[]\t\t= { GPIOD_3 };\nstatic const unsigned int mclk_1_d_pins[]\t\t= { GPIOD_4 };\nstatic const unsigned int tdm_sclk1_d_pins[]\t\t= { GPIOD_6 };\nstatic const unsigned int tdm_fs1_d_pins[]\t\t= { GPIOD_7 };\nstatic const unsigned int tdm_d4_d_pins[]\t\t= { GPIOD_8 };\nstatic const unsigned int tdm_d3_d_pins[]\t\t= { GPIOD_9 };\nstatic const unsigned int tdm_d2_d_pins[]\t\t= { GPIOD_10 };\nstatic const unsigned int pwm_g_d_pins[]\t\t= { GPIOD_11 };\n\n \nstatic const unsigned int uart_c_tx_pins[]\t\t= { GPIOD_2 };\nstatic const unsigned int uart_c_rx_pins[]\t\t= { GPIOD_3 };\nstatic const unsigned int pwm_b_d_pins[]\t\t= { GPIOD_4 };\nstatic const unsigned int pwm_a_d_pins[]\t\t= { GPIOD_6 };\nstatic const unsigned int pwm_c_d_pins[]\t\t= { GPIOD_7 };\nstatic const unsigned int pwm_d_d_pins[]\t\t= { GPIOD_8 };\nstatic const unsigned int pwm_i_d_pins[]\t\t= { GPIOD_9 };\n\n \nstatic const unsigned int clk_32k_in_pins[]\t\t= { GPIOD_2 };\nstatic const unsigned int pwm_b_hiz_pins[]\t\t= { GPIOD_4 };\nstatic const unsigned int pwm_a_hiz_pins[]\t\t= { GPIOD_6 };\nstatic const unsigned int pwm_c_hiz_pins[]\t\t= { GPIOD_7 };\nstatic const unsigned int pdm_dclk_d_pins[]\t\t= { GPIOD_8 };\nstatic const unsigned int pdm_din0_d_pins[]\t\t= { GPIOD_9 };\nstatic const unsigned int pdm_din1_d_pins[]\t\t= { GPIOD_10 };\n\n \nstatic const unsigned int mic_mute_en_pins[]\t\t= { GPIOD_2 };\nstatic const unsigned int mic_mute_key_pins[]\t\t= { GPIOD_3 };\nstatic const unsigned int i2c1_sda_d_pins[]\t\t= { GPIOD_6 };\nstatic const unsigned int i2c1_scl_d_pins[]\t\t= { GPIOD_7 };\nstatic const unsigned int i2c2_sda_d_pins[]\t\t= { GPIOD_10 };\nstatic const unsigned int i2c2_scl_d_pins[]\t\t= { GPIOD_11 };\n\n \nstatic const unsigned int gen_clk_d_pins[]\t\t= { GPIOD_10 };\nstatic const unsigned int tsin_b_clk_c_pins[]\t\t= { GPIOD_6 };\nstatic const unsigned int tsin_b_sop_c_pins[]\t\t= { GPIOD_7 };\nstatic const unsigned int tsin_b_valid_c_pins[]\t\t= { GPIOD_8 };\nstatic const unsigned int tsin_b_d0_c_pins[]\t\t= { GPIOD_9 };\n\n \nstatic const unsigned int hdmitx_sda_pins[]\t\t= { GPIOH_0 };\nstatic const unsigned int hdmitx_sck_pins[]\t\t= { GPIOH_1 };\nstatic const unsigned int hdmitx_hpd_in_pins[]\t\t= { GPIOH_2 };\nstatic const unsigned int ao_cec_a_pins[]\t\t= { GPIOH_3 };\nstatic const unsigned int spdif_out_h_pins[]\t\t= { GPIOH_4 };\nstatic const unsigned int spdif_in_pins[]\t\t= { GPIOH_5 };\nstatic const unsigned int i2c1_sda_h_pins[]\t\t= { GPIOH_6 };\nstatic const unsigned int i2c1_scl_h_pins[]\t\t= { GPIOH_7 };\nstatic const unsigned int i2c2_sda_h8_pins[]\t\t= { GPIOH_8 };\nstatic const unsigned int i2c2_scl_h9_pins[]\t\t= { GPIOH_9 };\nstatic const unsigned int eth_link_led_pins[]\t\t= { GPIOH_10 };\nstatic const unsigned int eth_act_led_pins[]\t\t= { GPIOH_11 };\n\n \nstatic const unsigned int i2c2_sda_h0_pins[]\t\t= { GPIOH_0 };\nstatic const unsigned int i2c2_scl_h1_pins[]\t\t= { GPIOH_1 };\nstatic const unsigned int ao_cec_b_pins[]\t\t= { GPIOH_3 };\nstatic const unsigned int uart_d_tx_h_pins[]\t\t= { GPIOH_4 };\nstatic const unsigned int uart_d_rx_h_pins[]\t\t= { GPIOH_5 };\nstatic const unsigned int uart_d_cts_h_pins[]\t\t= { GPIOH_6 };\nstatic const unsigned int uart_d_rts_h_pins[]\t\t= { GPIOH_7 };\nstatic const unsigned int iso7816_clk_h_pins[]\t\t= { GPIOH_8 };\nstatic const unsigned int iso7816_data_h_pins[]\t\t= { GPIOH_9 };\nstatic const unsigned int uart_e_tx_h_pins[]\t\t= { GPIOH_10 };\nstatic const unsigned int uart_e_rx_h_pins[]\t\t= { GPIOH_11 };\n\n \nstatic const unsigned int pwm_d_h_pins[]\t\t= { GPIOH_6 };\nstatic const unsigned int pwm_i_h_pins[]\t\t= { GPIOH_7 };\nstatic const unsigned int pdm_dclk_h_pins[]\t\t= { GPIOH_8 };\nstatic const unsigned int pdm_din0_h_pins[]\t\t= { GPIOH_9 };\nstatic const unsigned int pdm_din1_h_pins[]\t\t= { GPIOH_10 };\n\n \nstatic const unsigned int mclk_1_h_pins[]\t\t= { GPIOH_4 };\nstatic const unsigned int tdm_sclk1_h_pins[]\t\t= { GPIOH_5 };\nstatic const unsigned int tdm_fs1_h_pins[]\t\t= { GPIOH_6 };\nstatic const unsigned int tdm_d2_h_pins[]\t\t= { GPIOH_7 };\nstatic const unsigned int tdm_d3_h_pins[]\t\t= { GPIOH_8 };\nstatic const unsigned int tdm_d4_h_pins[]\t\t= { GPIOH_9 };\n\n \nstatic const unsigned int spi_a_miso_h_pins[]\t\t= { GPIOH_4 };\nstatic const unsigned int spi_a_mosi_h_pins[]\t\t= { GPIOH_5 };\nstatic const unsigned int spi_a_clk_h_pins[]\t\t= { GPIOH_6 };\nstatic const unsigned int spi_a_ss0_h_pins[]\t\t= { GPIOH_7 };\n\n \nstatic const unsigned int gen_clk_h_pins[]\t\t= { GPIOH_11 };\nstatic const unsigned int tsin_b1_clk_pins[]\t\t= { GPIOH_4 };\nstatic const unsigned int tsin_b1_sop_pins[]\t\t= { GPIOH_5 };\nstatic const unsigned int tsin_b1_valid_pins[]\t\t= { GPIOH_6 };\nstatic const unsigned int tsin_b1_d0_pins[]\t\t= { GPIOH_7 };\n\n \nstatic const unsigned int sdio_d0_pins[]\t\t= { GPIOX_0 };\nstatic const unsigned int sdio_d1_pins[]\t\t= { GPIOX_1 };\nstatic const unsigned int sdio_d2_pins[]\t\t= { GPIOX_2 };\nstatic const unsigned int sdio_d3_pins[]\t\t= { GPIOX_3 };\nstatic const unsigned int sdio_clk_pins[]\t\t= { GPIOX_4 };\nstatic const unsigned int sdio_cmd_pins[]\t\t= { GPIOX_5 };\nstatic const unsigned int pwm_a_x_pins[]\t\t= { GPIOX_6 };\nstatic const unsigned int pwm_f_x_pins[]\t\t= { GPIOX_7 };\nstatic const unsigned int tdm_d1_pins[]\t\t\t= { GPIOX_8 };\nstatic const unsigned int tdm_d0_pins[]\t\t\t= { GPIOX_9 };\nstatic const unsigned int tdm_fs0_pins[]\t\t= { GPIOX_10 };\nstatic const unsigned int tdm_sclk0_pins[]\t\t= { GPIOX_11 };\nstatic const unsigned int uart_a_tx_pins[]\t\t= { GPIOX_12 };\nstatic const unsigned int uart_a_rx_pins[]\t\t= { GPIOX_13 };\nstatic const unsigned int uart_a_cts_pins[]\t\t= { GPIOX_14 };\nstatic const unsigned int uart_a_rts_pins[]\t\t= { GPIOX_15 };\nstatic const unsigned int pwm_e_x_pins[]\t\t= { GPIOX_16 };\nstatic const unsigned int i2c1_sda_x_pins[]\t\t= { GPIOX_17 };\nstatic const unsigned int i2c1_scl_x_pins[]\t\t= { GPIOX_18 };\nstatic const unsigned int pwm_b_x_pins[]\t\t= { GPIOX_19 };\n\n \nstatic const unsigned int pdm_din0_x_pins[]\t\t= { GPIOX_8 };\nstatic const unsigned int pdm_din1_x_pins[]\t\t= { GPIOX_9 };\nstatic const unsigned int pdm_dclk_x_pins[]\t\t= { GPIOX_11 };\n\n \nstatic const unsigned int spi_a_mosi_x_pins[]\t\t= { GPIOX_8 };\nstatic const unsigned int spi_a_miso_x_pins[]\t\t= { GPIOX_9 };\nstatic const unsigned int spi_a_ss0_x_pins[]\t\t= { GPIOX_10 };\nstatic const unsigned int spi_a_clk_x_pins[]\t\t= { GPIOX_11 };\n\n \nstatic const unsigned int pwm_c_x_pins[]\t\t= { GPIOX_8 };\nstatic const unsigned int i2c_slave_scl_pins[]\t\t= { GPIOX_10 };\nstatic const unsigned int i2c_slave_sda_pins[]\t\t= { GPIOX_11 };\n\n \nstatic const unsigned int i2c3_sda_x_pins[]\t\t= { GPIOX_10 };\nstatic const unsigned int i2c3_scl_x_pins[]\t\t= { GPIOX_11 };\n\n \nstatic const unsigned int tdm_fs2_pins[]\t\t= { GPIOZ_0 };\nstatic const unsigned int tdm_sclk2_pins[]\t\t= { GPIOZ_1 };\nstatic const unsigned int tdm_d4_z_pins[]\t\t= { GPIOZ_2 };\nstatic const unsigned int tdm_d5_z_pins[]\t\t= { GPIOZ_3 };\nstatic const unsigned int tdm_d6_pins[]\t\t\t= { GPIOZ_4 };\nstatic const unsigned int tdm_d7_pins[]\t\t\t= { GPIOZ_5 };\nstatic const unsigned int mclk_2_pins[]\t\t\t= { GPIOZ_6 };\nstatic const unsigned int spdif_out_z_pins[]\t\t= { GPIOZ_9 };\nstatic const unsigned int dtv_a_if_agc_z10_pins[]\t= { GPIOZ_10 };\nstatic const unsigned int uart_e_tx_z11_pins[]\t\t= { GPIOZ_11 };\nstatic const unsigned int uart_e_rx_z12_pins[]\t\t= { GPIOZ_12 };\n\n \nstatic const unsigned int tsin_a_clk_pins[]\t\t= { GPIOZ_0 };\nstatic const unsigned int tsin_a_sop_pins[]\t\t= { GPIOZ_1 };\nstatic const unsigned int tsin_a_valid_pins[]\t\t= { GPIOZ_2 };\nstatic const unsigned int tsin_a_din0_pins[]\t\t= { GPIOZ_3 };\nstatic const unsigned int dtv_a_if_agc_z6_pins[]\t= { GPIOZ_6 };\nstatic const unsigned int dtv_b_if_agc_pins[]\t\t= { GPIOZ_7 };\nstatic const unsigned int i2c3_sda_z_pins[]\t\t= { GPIOZ_8 };\nstatic const unsigned int i2c3_scl_z_pins[]\t\t= { GPIOZ_9 };\nstatic const unsigned int dtv_a_rf_agc_pins[]\t\t= { GPIOZ_10 };\nstatic const unsigned int dtv_b_rf_agc_pins[]\t\t= { GPIOZ_11 };\n\n \nstatic const unsigned int sdcard_d0_z_pins[]\t\t= { GPIOZ_0 };\nstatic const unsigned int sdcard_d1_z_pins[]\t\t= { GPIOZ_1 };\nstatic const unsigned int sdcard_d2_z_pins[]\t\t= { GPIOZ_2 };\nstatic const unsigned int sdcard_d3_z_pins[]\t\t= { GPIOZ_3 };\nstatic const unsigned int sdcard_clk_z_pins[]\t\t= { GPIOZ_4 };\nstatic const unsigned int sdcard_cmd_z_pins[]\t\t= { GPIOZ_5 };\nstatic const unsigned int uart_e_tx_z8_pins[]\t\t= { GPIOZ_8 };\nstatic const unsigned int uart_e_rx_z9_pins[]\t\t= { GPIOZ_9 };\nstatic const unsigned int pdm_din1_z_pins[]\t\t= { GPIOZ_10 };\nstatic const unsigned int pdm_din0_z_pins[]\t\t= { GPIOZ_11 };\nstatic const unsigned int pdm_dclk_z_pins[]\t\t= { GPIOZ_12 };\n\n \nstatic const unsigned int spi_a_miso_z_pins[]\t\t= { GPIOZ_0 };\nstatic const unsigned int spi_a_mosi_z_pins[]\t\t= { GPIOZ_1 };\nstatic const unsigned int spi_a_clk_z_pins[]\t\t= { GPIOZ_2 };\nstatic const unsigned int spi_a_ss0_z_pins[]\t\t= { GPIOZ_3 };\nstatic const unsigned int spi_a_ss1_z_pins[]\t\t= { GPIOZ_4 };\nstatic const unsigned int spi_a_ss2_z_pins[]\t\t= { GPIOZ_5 };\nstatic const unsigned int i2c4_scl_z_pins[]\t\t= { GPIOZ_11 };\nstatic const unsigned int i2c4_sda_z_pins[]\t\t= { GPIOZ_12 };\n\n \nstatic const unsigned int uart_d_tx_z_pins[]\t\t= { GPIOZ_0 };\nstatic const unsigned int uart_d_rx_z_pins[]\t\t= { GPIOZ_1 };\nstatic const unsigned int uart_d_cts_z_pins[]\t\t= { GPIOZ_2 };\nstatic const unsigned int uart_d_rts_z_pins[]\t\t= { GPIOZ_3 };\nstatic const unsigned int pwm_g_z_pins[]\t\t= { GPIOZ_4 };\nstatic const unsigned int pwm_f_z_pins[]\t\t= { GPIOZ_5 };\nstatic const unsigned int pwm_e_z_pins[]\t\t= { GPIOZ_6 };\nstatic const unsigned int tsin_b_clk_z_pins[]\t\t= { GPIOZ_7 };\nstatic const unsigned int tsin_b_sop_z_pins[]\t\t= { GPIOZ_10 };\nstatic const unsigned int tsin_b_valid_z_pins[]\t\t= { GPIOZ_11 };\nstatic const unsigned int tsin_b_d0_z_pins[]\t\t= { GPIOZ_12 };\n\n \nstatic const unsigned int s2_demod_gpio7_pins[]\t\t= { GPIOZ_0 };\nstatic const unsigned int s2_demod_gpio6_pins[]\t\t= { GPIOZ_1 };\nstatic const unsigned int s2_demod_gpio5_pins[]\t\t= { GPIOZ_2 };\nstatic const unsigned int s2_demod_gpio4_pins[]\t\t= { GPIOZ_3 };\nstatic const unsigned int s2_demod_gpio3_pins[]\t\t= { GPIOZ_4 };\nstatic const unsigned int s2_demod_gpio2_pins[]\t\t= { GPIOZ_5 };\nstatic const unsigned int diseqc_out_pins[]\t\t= { GPIOZ_7 };\nstatic const unsigned int s2_demod_gpio1_pins[]\t\t= { GPIOZ_8 };\nstatic const unsigned int s2_demod_gpio0_pins[]\t\t= { GPIOZ_12 };\n\n \nstatic const unsigned int gen_clk_z9_pins[]\t\t= { GPIOZ_9 };\nstatic const unsigned int gen_clk_z12_pins[]\t\t= { GPIOZ_12 };\n\nstatic struct meson_pmx_group meson_s4_periphs_groups[] = {\n\tGPIO_GROUP(GPIOE_0),\n\tGPIO_GROUP(GPIOE_1),\n\n\tGPIO_GROUP(GPIOB_0),\n\tGPIO_GROUP(GPIOB_1),\n\tGPIO_GROUP(GPIOB_2),\n\tGPIO_GROUP(GPIOB_3),\n\tGPIO_GROUP(GPIOB_4),\n\tGPIO_GROUP(GPIOB_5),\n\tGPIO_GROUP(GPIOB_6),\n\tGPIO_GROUP(GPIOB_7),\n\tGPIO_GROUP(GPIOB_8),\n\tGPIO_GROUP(GPIOB_9),\n\tGPIO_GROUP(GPIOB_10),\n\tGPIO_GROUP(GPIOB_11),\n\tGPIO_GROUP(GPIOB_12),\n\tGPIO_GROUP(GPIOB_13),\n\n\tGPIO_GROUP(GPIOC_0),\n\tGPIO_GROUP(GPIOC_1),\n\tGPIO_GROUP(GPIOC_2),\n\tGPIO_GROUP(GPIOC_3),\n\tGPIO_GROUP(GPIOC_4),\n\tGPIO_GROUP(GPIOC_5),\n\tGPIO_GROUP(GPIOC_6),\n\tGPIO_GROUP(GPIOC_7),\n\n\tGPIO_GROUP(GPIOD_0),\n\tGPIO_GROUP(GPIOD_1),\n\tGPIO_GROUP(GPIOD_2),\n\tGPIO_GROUP(GPIOD_3),\n\tGPIO_GROUP(GPIOD_4),\n\tGPIO_GROUP(GPIOD_5),\n\tGPIO_GROUP(GPIOD_6),\n\tGPIO_GROUP(GPIOD_7),\n\tGPIO_GROUP(GPIOD_8),\n\tGPIO_GROUP(GPIOD_9),\n\tGPIO_GROUP(GPIOD_10),\n\tGPIO_GROUP(GPIOD_11),\n\n\tGPIO_GROUP(GPIOH_0),\n\tGPIO_GROUP(GPIOH_1),\n\tGPIO_GROUP(GPIOH_2),\n\tGPIO_GROUP(GPIOH_3),\n\tGPIO_GROUP(GPIOH_4),\n\tGPIO_GROUP(GPIOH_5),\n\tGPIO_GROUP(GPIOH_6),\n\tGPIO_GROUP(GPIOH_7),\n\tGPIO_GROUP(GPIOH_8),\n\tGPIO_GROUP(GPIOH_9),\n\tGPIO_GROUP(GPIOH_10),\n\tGPIO_GROUP(GPIOH_11),\n\n\tGPIO_GROUP(GPIOX_0),\n\tGPIO_GROUP(GPIOX_1),\n\tGPIO_GROUP(GPIOX_2),\n\tGPIO_GROUP(GPIOX_3),\n\tGPIO_GROUP(GPIOX_4),\n\tGPIO_GROUP(GPIOX_5),\n\tGPIO_GROUP(GPIOX_6),\n\tGPIO_GROUP(GPIOX_7),\n\tGPIO_GROUP(GPIOX_8),\n\tGPIO_GROUP(GPIOX_9),\n\tGPIO_GROUP(GPIOX_10),\n\tGPIO_GROUP(GPIOX_11),\n\tGPIO_GROUP(GPIOX_12),\n\tGPIO_GROUP(GPIOX_13),\n\tGPIO_GROUP(GPIOX_14),\n\tGPIO_GROUP(GPIOX_15),\n\tGPIO_GROUP(GPIOX_16),\n\tGPIO_GROUP(GPIOX_17),\n\tGPIO_GROUP(GPIOX_18),\n\tGPIO_GROUP(GPIOX_19),\n\n\tGPIO_GROUP(GPIOZ_0),\n\tGPIO_GROUP(GPIOZ_1),\n\tGPIO_GROUP(GPIOZ_2),\n\tGPIO_GROUP(GPIOZ_3),\n\tGPIO_GROUP(GPIOZ_4),\n\tGPIO_GROUP(GPIOZ_5),\n\tGPIO_GROUP(GPIOZ_6),\n\tGPIO_GROUP(GPIOZ_7),\n\tGPIO_GROUP(GPIOZ_8),\n\tGPIO_GROUP(GPIOZ_9),\n\tGPIO_GROUP(GPIOZ_10),\n\tGPIO_GROUP(GPIOZ_11),\n\tGPIO_GROUP(GPIOZ_12),\n\n\tGPIO_GROUP(GPIO_TEST_N),\n\n\t \n\tGROUP(i2c0_sda,\t\t\t1),\n\tGROUP(i2c0_scl,\t\t\t1),\n\n\t \n\tGROUP(uart_b_tx_e,\t\t2),\n\tGROUP(uart_b_rx_e,\t\t2),\n\n\t \n\tGROUP(pwm_h,\t\t\t3),\n\tGROUP(pwm_j,\t\t\t3),\n\n\t \n\tGROUP(emmc_nand_d0,\t\t1),\n\tGROUP(emmc_nand_d1,\t\t1),\n\tGROUP(emmc_nand_d2,\t\t1),\n\tGROUP(emmc_nand_d3,\t\t1),\n\tGROUP(emmc_nand_d4,\t\t1),\n\tGROUP(emmc_nand_d5,\t\t1),\n\tGROUP(emmc_nand_d6,\t\t1),\n\tGROUP(emmc_nand_d7,\t\t1),\n\tGROUP(emmc_clk,\t\t\t1),\n\tGROUP(emmc_rst,\t\t\t1),\n\tGROUP(emmc_cmd,\t\t\t1),\n\tGROUP(emmc_nand_ds,\t\t1),\n\n\t \n\tGROUP(nand_wen_clk,\t\t2),\n\tGROUP(nand_ale,\t\t\t2),\n\tGROUP(nand_ren_wr,\t\t2),\n\tGROUP(nand_cle,\t\t\t2),\n\tGROUP(nand_ce0,\t\t\t2),\n\n\t \n\tGROUP(spif_hold,\t\t3),\n\tGROUP(spif_mo,\t\t\t3),\n\tGROUP(spif_mi,\t\t\t3),\n\tGROUP(spif_clk,\t\t\t3),\n\tGROUP(spif_wp,\t\t\t3),\n\tGROUP(spif_cs,\t\t\t3),\n\n\t \n\tGROUP(sdcard_d0_c,\t\t1),\n\tGROUP(sdcard_d1_c,\t\t1),\n\tGROUP(sdcard_d2_c,\t\t1),\n\tGROUP(sdcard_d3_c,\t\t1),\n\tGROUP(sdcard_clk_c,\t\t1),\n\tGROUP(sdcard_cmd_c,\t\t1),\n\tGROUP(sdcard_cd,\t\t1),\n\n\t \n\tGROUP(jtag_2_tdo,\t\t2),\n\tGROUP(jtag_2_tdi,\t\t2),\n\tGROUP(uart_b_rx_c,\t\t2),\n\tGROUP(uart_b_tx_c,\t\t2),\n\tGROUP(jtag_2_clk,\t\t2),\n\tGROUP(jtag_2_tms,\t\t2),\n\tGROUP(i2c1_sda_c,\t\t2),\n\tGROUP(i2c1_scl_c,\t\t2),\n\n\t \n\tGROUP(pdm_din1_c,\t\t3),\n\tGROUP(pdm_din0_c,\t\t3),\n\tGROUP(i2c4_sda_c,\t\t3),\n\tGROUP(i2c4_scl_c,\t\t3),\n\tGROUP(pdm_dclk_c,\t\t3),\n\tGROUP(iso7816_clk_c,\t\t3),\n\tGROUP(iso7816_data_c,\t\t3),\n\n\t \n\tGROUP(tdm_d2_c,\t\t\t4),\n\tGROUP(tdm_d3_c,\t\t\t4),\n\tGROUP(tdm_fs1_c,\t\t4),\n\tGROUP(tdm_sclk1_c,\t\t4),\n\tGROUP(mclk_1_c,\t\t\t4),\n\tGROUP(tdm_d4_c,\t\t\t4),\n\tGROUP(tdm_d5_c,\t\t\t4),\n\n\t \n\tGROUP(uart_b_tx_d,\t\t1),\n\tGROUP(uart_b_rx_d,\t\t1),\n\tGROUP(uart_b_cts_d,\t\t1),\n\tGROUP(uart_b_rts_d,\t\t1),\n\tGROUP(remote_out,\t\t1),\n\tGROUP(remote_in,\t\t1),\n\tGROUP(jtag_1_clk,\t\t1),\n\tGROUP(jtag_1_tms,\t\t1),\n\tGROUP(jtag_1_tdi,\t\t1),\n\tGROUP(jtag_1_tdo,\t\t1),\n\tGROUP(clk12_24,\t\t\t1),\n\tGROUP(pwm_g_hiz,\t\t1),\n\n\t \n\tGROUP(i2c4_sda_d,\t\t2),\n\tGROUP(i2c4_scl_d,\t\t2),\n\tGROUP(mclk_1_d,\t\t\t2),\n\tGROUP(tdm_sclk1_d,\t\t2),\n\tGROUP(tdm_fs1_d,\t\t2),\n\tGROUP(tdm_d4_d,\t\t\t2),\n\tGROUP(tdm_d3_d,\t\t\t2),\n\tGROUP(tdm_d2_d,\t\t\t2),\n\tGROUP(pwm_g_d,\t\t\t2),\n\n\t \n\tGROUP(uart_c_tx,\t\t3),\n\tGROUP(uart_c_rx,\t\t3),\n\tGROUP(pwm_b_d,\t\t\t3),\n\tGROUP(pwm_a_d,\t\t\t3),\n\tGROUP(pwm_c_d,\t\t\t3),\n\tGROUP(pwm_d_d,\t\t\t3),\n\tGROUP(pwm_i_d,\t\t\t3),\n\n\t \n\tGROUP(clk_32k_in,\t\t4),\n\tGROUP(pwm_b_hiz,\t\t4),\n\tGROUP(pwm_a_hiz,\t\t4),\n\tGROUP(pwm_c_hiz,\t\t4),\n\tGROUP(pdm_dclk_d,\t\t4),\n\tGROUP(pdm_din0_d,\t\t4),\n\tGROUP(pdm_din1_d,\t\t4),\n\n\t \n\tGROUP(mic_mute_en,\t\t5),\n\tGROUP(mic_mute_key,\t\t5),\n\tGROUP(i2c1_sda_d,\t\t5),\n\tGROUP(i2c1_scl_d,\t\t5),\n\tGROUP(i2c2_sda_d,\t\t5),\n\tGROUP(i2c2_scl_d,\t\t5),\n\n\t \n\tGROUP(gen_clk_d,\t\t6),\n\tGROUP(tsin_b_clk_c,\t\t6),\n\tGROUP(tsin_b_sop_c,\t\t6),\n\tGROUP(tsin_b_valid_c,\t\t6),\n\tGROUP(tsin_b_d0_c,\t\t6),\n\n\t \n\tGROUP(hdmitx_sda,\t\t1),\n\tGROUP(hdmitx_sck,\t\t1),\n\tGROUP(hdmitx_hpd_in,\t\t1),\n\tGROUP(ao_cec_a,\t\t\t1),\n\tGROUP(spdif_out_h,\t\t1),\n\tGROUP(spdif_in,\t\t\t1),\n\tGROUP(i2c1_sda_h,\t\t1),\n\tGROUP(i2c1_scl_h,\t\t1),\n\tGROUP(i2c2_sda_h8,\t\t1),\n\tGROUP(i2c2_scl_h9,\t\t1),\n\tGROUP(eth_link_led,\t\t1),\n\tGROUP(eth_act_led,\t\t1),\n\n\t \n\tGROUP(i2c2_sda_h0,\t\t2),\n\tGROUP(i2c2_scl_h1,\t\t2),\n\tGROUP(ao_cec_b,\t\t\t2),\n\tGROUP(uart_d_tx_h,\t\t2),\n\tGROUP(uart_d_rx_h,\t\t2),\n\tGROUP(uart_d_cts_h,\t\t2),\n\tGROUP(uart_d_rts_h,\t\t2),\n\tGROUP(iso7816_clk_h,\t\t2),\n\tGROUP(iso7816_data_h,\t\t2),\n\tGROUP(uart_e_tx_h,\t\t2),\n\tGROUP(uart_e_rx_h,\t\t2),\n\n\t \n\tGROUP(pwm_d_h,\t\t\t3),\n\tGROUP(pwm_i_h,\t\t\t3),\n\tGROUP(pdm_dclk_h,\t\t3),\n\tGROUP(pdm_din0_h,\t\t3),\n\tGROUP(pdm_din1_h,\t\t3),\n\n\t \n\tGROUP(mclk_1_h,\t\t\t4),\n\tGROUP(tdm_sclk1_h,\t\t4),\n\tGROUP(tdm_fs1_h,\t\t4),\n\tGROUP(tdm_d2_h,\t\t\t4),\n\tGROUP(tdm_d3_h,\t\t\t4),\n\tGROUP(tdm_d4_h,\t\t\t4),\n\n\t \n\tGROUP(spi_a_miso_h,\t\t5),\n\tGROUP(spi_a_mosi_h,\t\t5),\n\tGROUP(spi_a_clk_h,\t\t5),\n\tGROUP(spi_a_ss0_h,\t\t5),\n\n\t \n\tGROUP(gen_clk_h,\t\t6),\n\tGROUP(tsin_b1_clk,\t\t6),\n\tGROUP(tsin_b1_sop,\t\t6),\n\tGROUP(tsin_b1_valid,\t\t6),\n\tGROUP(tsin_b1_d0,\t\t6),\n\n\t \n\tGROUP(sdio_d0,\t\t\t1),\n\tGROUP(sdio_d1,\t\t\t1),\n\tGROUP(sdio_d2,\t\t\t1),\n\tGROUP(sdio_d3,\t\t\t1),\n\tGROUP(sdio_clk,\t\t\t1),\n\tGROUP(sdio_cmd,\t\t\t1),\n\tGROUP(pwm_a_x,\t\t\t1),\n\tGROUP(pwm_f_x,\t\t\t1),\n\tGROUP(tdm_d1,\t\t\t1),\n\tGROUP(tdm_d0,\t\t\t1),\n\tGROUP(tdm_fs0,\t\t\t1),\n\tGROUP(tdm_sclk0,\t\t1),\n\tGROUP(uart_a_tx,\t\t1),\n\tGROUP(uart_a_rx,\t\t1),\n\tGROUP(uart_a_cts,\t\t1),\n\tGROUP(uart_a_rts,\t\t1),\n\tGROUP(pwm_e_x,\t\t\t1),\n\tGROUP(i2c1_sda_x,\t\t1),\n\tGROUP(i2c1_scl_x,\t\t1),\n\tGROUP(pwm_b_x,\t\t\t1),\n\n\t \n\tGROUP(pdm_din0_x,\t\t2),\n\tGROUP(pdm_din1_x,\t\t2),\n\tGROUP(pdm_dclk_x,\t\t2),\n\n\t \n\tGROUP(spi_a_mosi_x,\t\t3),\n\tGROUP(spi_a_miso_x,\t\t3),\n\tGROUP(spi_a_ss0_x,\t\t3),\n\tGROUP(spi_a_clk_x,\t\t3),\n\n\t \n\tGROUP(pwm_c_x,\t\t\t4),\n\tGROUP(i2c_slave_scl,\t\t4),\n\tGROUP(i2c_slave_sda,\t\t4),\n\n\t \n\tGROUP(i2c3_sda_x,\t\t5),\n\tGROUP(i2c3_scl_x,\t\t5),\n\n\t \n\tGROUP(tdm_fs2,\t\t\t1),\n\tGROUP(tdm_sclk2,\t\t1),\n\tGROUP(tdm_d4_z,\t\t\t1),\n\tGROUP(tdm_d5_z,\t\t\t1),\n\tGROUP(tdm_d6,\t\t\t1),\n\tGROUP(tdm_d7,\t\t\t1),\n\tGROUP(mclk_2,\t\t\t1),\n\tGROUP(spdif_out_z,\t\t1),\n\tGROUP(dtv_a_if_agc_z10,\t\t1),\n\tGROUP(uart_e_tx_z11,\t\t1),\n\tGROUP(uart_e_rx_z12,\t\t1),\n\n\t \n\tGROUP(tsin_a_clk,\t\t2),\n\tGROUP(tsin_a_sop,\t\t2),\n\tGROUP(tsin_a_valid,\t\t2),\n\tGROUP(tsin_a_din0,\t\t2),\n\tGROUP(dtv_a_if_agc_z6,\t\t2),\n\tGROUP(dtv_b_if_agc,\t\t2),\n\tGROUP(i2c3_sda_z,\t\t2),\n\tGROUP(i2c3_scl_z,\t\t2),\n\tGROUP(dtv_a_rf_agc,\t\t2),\n\tGROUP(dtv_b_rf_agc,\t\t2),\n\n\t \n\tGROUP(sdcard_d0_z,\t\t3),\n\tGROUP(sdcard_d1_z,\t\t3),\n\tGROUP(sdcard_d2_z,\t\t3),\n\tGROUP(sdcard_d3_z,\t\t3),\n\tGROUP(sdcard_clk_z,\t\t3),\n\tGROUP(sdcard_cmd_z,\t\t3),\n\tGROUP(uart_e_tx_z8,\t\t3),\n\tGROUP(uart_e_rx_z9,\t\t3),\n\tGROUP(pdm_din1_z,\t\t3),\n\tGROUP(pdm_din0_z,\t\t3),\n\tGROUP(pdm_dclk_z,\t\t3),\n\n\t \n\tGROUP(spi_a_miso_z,\t\t4),\n\tGROUP(spi_a_mosi_z,\t\t4),\n\tGROUP(spi_a_clk_z,\t\t4),\n\tGROUP(spi_a_ss0_z,\t\t4),\n\tGROUP(spi_a_ss1_z,\t\t4),\n\tGROUP(spi_a_ss2_z,\t\t4),\n\tGROUP(i2c4_scl_z,\t\t4),\n\tGROUP(i2c4_sda_z,\t\t4),\n\n\t \n\tGROUP(uart_d_tx_z,\t\t5),\n\tGROUP(uart_d_rx_z,\t\t5),\n\tGROUP(uart_d_cts_z,\t\t5),\n\tGROUP(uart_d_rts_z,\t\t5),\n\tGROUP(pwm_g_z,\t\t\t5),\n\tGROUP(pwm_f_z,\t\t\t5),\n\tGROUP(pwm_e_z,\t\t\t5),\n\tGROUP(tsin_b_clk_z,\t\t5),\n\tGROUP(tsin_b_sop_z,\t\t5),\n\tGROUP(tsin_b_valid_z,\t\t5),\n\tGROUP(tsin_b_d0_z,\t\t5),\n\n\t \n\tGROUP(s2_demod_gpio7,\t\t6),\n\tGROUP(s2_demod_gpio6,\t\t6),\n\tGROUP(s2_demod_gpio5,\t\t6),\n\tGROUP(s2_demod_gpio4,\t\t6),\n\tGROUP(s2_demod_gpio3,\t\t6),\n\tGROUP(s2_demod_gpio2,\t\t6),\n\tGROUP(diseqc_out,\t\t6),\n\tGROUP(s2_demod_gpio1,\t\t6),\n\tGROUP(s2_demod_gpio0,\t\t6),\n\n\t \n\tGROUP(gen_clk_z9,\t\t7),\n\tGROUP(gen_clk_z12,\t\t7),\n};\n\nstatic const char * const gpio_periphs_groups[] = {\n\t\"GPIOE_0\", \"GPIOE_1\",\n\n\t\"GPIOB_0\", \"GPIOB_1\", \"GPIOB_2\", \"GPIOB_3\", \"GPIOB_4\", \"GPIOB_5\",\n\t\"GPIOB_6\", \"GPIOB_7\", \"GPIOB_8\", \"GPIOB_9\", \"GPIOB_10\", \"GPIOB_11\",\n\t\"GPIOB_12\", \"GPIOB_13\",\n\n\t\"GPIOC_0\", \"GPIOC_1\", \"GPIOC_2\", \"GPIOC_3\", \"GPIOC_4\", \"GPIOC_5\",\n\t\"GPIOC_6\", \"GPIOC_7\",\n\n\t\"GPIOD_0\", \"GPIOD_1\", \"GPIOD_2\", \"GPIOD_3\", \"GPIOD_4\", \"GPIOD_5\",\n\t\"GPIOD_6\", \"GPIOD_7\", \"GPIOD_8\", \"GPIOD_9\", \"GPIOD_10\", \"GPIOD_11\",\n\n\t\"GPIOH_0\", \"GPIOH_1\", \"GPIOH_2\", \"GPIOH_3\", \"GPIOH_4\", \"GPIOH_5\",\n\t\"GPIOH_6\", \"GPIOH_7\", \"GPIOH_8\", \"GPIOH_9\", \"GPIOH_10\", \"GPIOH_11\",\n\n\t\"GPIOX_0\", \"GPIOX_1\", \"GPIOX_2\", \"GPIOX_3\", \"GPIOX_4\", \"GPIOX_5\",\n\t\"GPIOX_6\", \"GPIOX_7\", \"GPIOX_8\", \"GPIOX_9\", \"GPIOX_10\", \"GPIOX_11\",\n\t\"GPIOX_12\", \"GPIOX_13\", \"GPIOX_14\", \"GPIOX_15\", \"GPIOX_16\", \"GPIOX_17\",\n\t\"GPIOX_18\", \"GPIOX_19\",\n\n\t\"GPIOZ_0\", \"GPIOZ_1\", \"GPIOZ_2\", \"GPIOZ_3\", \"GPIOZ_4\", \"GPIOZ_5\",\n\t\"GPIOZ_6\", \"GPIOZ_7\", \"GPIOZ_8\", \"GPIOZ_9\", \"GPIOZ_10\",\n\t\"GPIOZ_11\", \"GPIOZ_12\",\n\n\t\"GPIO_TEST_N\",\n};\n\nstatic const char * const i2c0_groups[] = {\n\t\"i2c0_sda\", \"i2c0_scl\",\n};\n\nstatic const char * const i2c1_groups[] = {\n\t\"i2c1_sda_c\", \"i2c1_scl_c\",\n\t\"i2c1_sda_d\", \"i2c1_scl_d\",\n\t\"i2c1_sda_h\", \"i2c1_scl_h\",\n\t\"i2c1_sda_x\", \"i2c1_scl_x\",\n};\n\nstatic const char * const i2c2_groups[] = {\n\t\"i2c2_sda_d\", \"i2c2_scl_d\",\n\t\"i2c2_sda_h8\", \"i2c2_scl_h9\",\n\t\"i2c2_sda_h0\", \"i2c2_scl_h1l,\"\n};\n\nstatic const char * const i2c3_groups[] = {\n\t\"i2c3_sda_x\", \"i2c3_scl_x\",\n\t\"i2c3_sda_z\", \"i2c3_scl_z\",\n};\n\nstatic const char * const i2c4_groups[] = {\n\t\"i2c4_sda_c\", \"i2c4_scl_c\",\n\t\"i2c4_sda_d\", \"i2c4_scl_d\",\n\t\"i2c4_scl_z\", \"i2c4_sda_z\",\n};\n\nstatic const char * const uart_a_groups[] = {\n\t\"uart_a_tx\", \"uart_a_rx\", \"uart_a_cts\", \"uart_a_rts\",\n};\n\nstatic const char * const uart_b_groups[] = {\n\t\"uart_b_tx_e\", \"uart_b_rx_e\", \"uart_b_rx_c\", \"uart_b_tx_c\",\n\t\"uart_b_tx_d\", \"uart_b_rx_d\", \"uart_b_cts_d\", \"uart_b_rts_d\",\n};\n\nstatic const char * const uart_c_groups[] = {\n\t\"uart_c_tx\", \"uart_c_rx\",\n};\n\nstatic const char * const uart_d_groups[] = {\n\t\"uart_d_tx_h\", \"uart_d_rx_h\", \"uart_d_cts_h\", \"uart_d_rts_h\",\n\t\"uart_d_tx_z\", \"uart_d_rx_z\", \"uart_d_cts_z\", \"uart_d_rts_z\",\n};\n\nstatic const char * const uart_e_groups[] = {\n\t\"uart_e_tx_h\", \"uart_e_rx_h\", \"uart_e_tx_z11\", \"uart_e_rx_z12\",\n\t\"uart_e_tx_z8\", \"uart_e_rx_z9\",\n};\n\nstatic const char * const emmc_groups[] = {\n\t\"emmc_nand_d0\", \"emmc_nand_d1\", \"emmc_nand_d2\", \"emmc_nand_d3\",\n\t\"emmc_nand_d4\", \"emmc_nand_d5\", \"emmc_nand_d6\", \"emmc_nand_d7\",\n\t\"emmc_clk\", \"emmc_rst\", \"emmc_cmd\", \"emmc_nand_ds\",\n};\n\nstatic const char * const nand_groups[] = {\n\t\"emmc_nand_d0\", \"emmc_nand_d1\", \"emmc_nand_d2\", \"emmc_nand_d3\",\n\t\"emmc_nand_d4\", \"emmc_nand_d5\", \"emmc_nand_d6\", \"emmc_nand_d7\",\n\t\"nand_wen_clk\", \"nand_ale\", \"nand_ren_wr\", \"nand_cle\", \"nand_ce0\",\n};\n\nstatic const char * const spif_groups[] = {\n\t\"spif_hold\", \"spif_mo\", \"spif_mi\", \"spif_clk\", \"spif_wp\",\n\t\"spif_cs\",\n};\n\nstatic const char * const sdcard_groups[] = {\n\t\"sdcard_d0_c\", \"sdcard_d1_c\", \"sdcard_d2_c\", \"sdcard_d3_c\",\n\t\"sdcard_clk_c\", \"sdcard_cmd_c\", \"sdcard_cd\",\n\t\"sdcard_d0_z\", \"sdcard_d1_z\", \"sdcard_d2_z\", \"sdcard_d3_z\",\n\t\"sdcard_clk_z\", \"sdcard_cmd_z\",\n};\n\nstatic const char * const jtag_1_groups[] = {\n\t\"jtag_1_clk\", \"jtag_1_tms\", \"jtag_1_tdi\", \"jtag_1_tdo\",\n};\n\nstatic const char * const jtag_2_groups[] = {\n\t\"jtag_2_tdo\", \"jtag_2_tdi\", \"jtag_2_clk\", \"jtag_2_tms\",\n};\n\nstatic const char * const pdm_groups[] = {\n\t\"pdm_din1_c\", \"pdm_din0_c\", \"pdm_dclk_c\",\n\t\"pdm_dclk_d\", \"pdm_din0_d\", \"pdm_din1_d\",\n\t\"pdm_dclk_h\", \"pdm_din0_h\", \"pdm_din1_h\",\n\t\"pdm_din0_x\", \"pdm_din1_x\", \"pdm_dclk_x\",\n\t\"pdm_din1_z\", \"pdm_din0_z\", \"pdm_dclk_z\",\n};\n\nstatic const char * const iso7816_groups[] = {\n\t\"iso7816_clk_c\", \"iso7816_data_c\",\n\t\"iso7816_clk_h\", \"iso7816_data_h\",\n};\n\nstatic const char * const tdm_groups[] = {\n\t\"tdm_d2_c\", \"tdm_d3_c\", \"tdm_fs1_c\", \"tdm_d4_c\", \"tdm_d5_c\", \"tdm_sclk1_c\",\n\t\"tdm_fs1_d\", \"tdm_d4_d\", \"tdm_d3_d\", \"tdm_d2_d\", \"tdm_sclk1_d\",\n\t\"tdm_sclk1_h\", \"tdm_fs1_h\", \"tdm_d2_h\", \"tdm_d3_h\", \"tdm_d4_h\",\n\t\"tdm_d1\", \"tdm_d0\", \"tdm_fs0\", \"tdm_sclk0\", \"tdm_fs2\", \"tdm_sclk2\",\n\t\"tdm_d4_z\", \"tdm_d5_z\", \"tdm_d6\", \"tdm_d7\",\n};\n\nstatic const char * const mclk_1_groups[] = {\n\t\"mclk_1_c\", \"mclk_1_d\", \"mclk_1_h\", \"mclk_2\",\n};\n\nstatic const char * const mclk_2_groups[] = {\n\t\"mclk_2\",\n};\n\nstatic const char * const remote_out_groups[] = {\n\t\"remote_out\",\n};\n\nstatic const char * const remote_in_groups[] = {\n\t\"remote_in\",\n};\n\nstatic const char * const clk12_24_groups[] = {\n\t\"clk12_24\",\n};\n\nstatic const char * const clk_32k_in_groups[] = {\n\t\"clk_32k_in\",\n};\n\nstatic const char * const pwm_a_hiz_groups[] = {\n\t\"pwm_a_hiz\",\n};\n\nstatic const char * const pwm_b_hiz_groups[] = {\n\t\"pwm_b_hiz\",\n};\n\nstatic const char * const pwm_c_hiz_groups[] = {\n\t\"pwm_c_hiz\",\n};\n\nstatic const char * const pwm_g_hiz_groups[] = {\n\t\"pwm_g_hiz\",\n};\n\nstatic const char * const pwm_a_groups[] = {\n\t\"pwm_a_d\",\n};\n\nstatic const char * const pwm_b_groups[] = {\n\t\"pwm_b_d\", \"pwm_b_x\",\n};\n\nstatic const char * const pwm_c_groups[] = {\n\t\"pwm_c_d\", \"pwm_c_x\",\n};\n\nstatic const char * const pwm_d_groups[] = {\n\t\"pwm_d_d\", \"pwm_d_h\",\n};\n\nstatic const char * const pwm_e_groups[] = {\n\t\"pwm_e_x\", \"pwm_e_z\",\n};\n\nstatic const char * const pwm_f_groups[] = {\n\t\"pwm_f_x\", \"pwm_f_z\",\n};\n\nstatic const char * const pwm_g_groups[] = {\n\t\"pwm_g_d\", \"pwm_g_z\",\n};\n\nstatic const char * const pwm_h_groups[] = {\n\t\"pwm_h\",\n};\n\nstatic const char * const pwm_i_groups[] = {\n\t\"pwm_i_d\", \"pwm_i_h\"\n};\n\nstatic const char * const pwm_j_groups[] = {\n\t\"pwm_j\",\n};\n\nstatic const char * const mic_mute_groups[] = {\n\t\"mic_mute_en\", \"mic_mute_key\",\n};\n\nstatic const char * const hdmitx_groups[] = {\n\t\"hdmitx_sda\", \"hdmitx_sck\", \"hdmitx_hpd_in\",\n};\n\nstatic const char * const ao_cec_a_groups[] = {\n\t\"ao_cec_a\",\n};\n\nstatic const char * const ao_cec_b_groups[] = {\n\t\"ao_cec_b\",\n};\n\nstatic const char * const spdif_out_groups[] = {\n\t\"spdif_out_h\", \"spdif_out_z\",\n};\n\nstatic const char * const spdif_in_groups[] = {\n\t\"spdif_in\",\n};\n\nstatic const char * const eth_groups[] = {\n\t\"eth_link_led\", \"eth_act_led\",\n};\n\nstatic const char * const spi_a_groups[] = {\n\t\"spi_a_miso_h\", \"spi_a_mosi_h\", \"spi_a_clk_h\", \"spi_a_ss0_h\",\n\n\t\"spi_a_mosi_x\", \"spi_a_miso_x\", \"spi_a_ss0_x\", \"spi_a_clk_x\",\n\n\t\"spi_a_miso_z\", \"spi_a_mosi_z\", \"spi_a_clk_z\", \"spi_a_ss0_z\",\n\t\"spi_a_ss1_z\", \"spi_a_ss2_z\",\n};\n\nstatic const char * const gen_clk_groups[] = {\n\t\"gen_clk_h\", \"gen_clk_z9\", \"gen_clk_z12\",\n};\n\nstatic const char * const sdio_groups[] = {\n\t\"sdio_d0\", \"sdio_d1\", \"sdio_d2\", \"sdio_d3\", \"sdio_clk\", \"sdio_cmd\",\n};\n\nstatic const char * const i2c_slave_groups[] = {\n\t\"i2c_slave_scl\", \"i2c_slave_sda\",\n};\n\nstatic const char * const dtv_groups[] = {\n\t\"dtv_a_if_agc_z10\", \"dtv_a_if_agc_z6\", \"dtv_b_if_agc\",\n\t\"dtv_a_rf_agc\", \"dtv_b_rf_agc\",\n};\n\nstatic const char * const tsin_a_groups[] = {\n\t\"tsin_a_clk\", \"tsin_a_sop\", \"tsin_a_valid\", \"tsin_a_din0\",\n};\n\nstatic const char * const tsin_b_groups[] = {\n\t\"tsin_b_clk_c\", \"tsin_b_sop_c\", \"tsin_b_valid_c\", \"tsin_b_d0_c\",\n\t\"tsin_b_clk_z\", \"tsin_b_sop_z\", \"tsin_b_valid_z\", \"tsin_b_d0_z\",\n};\n\nstatic const char * const tsin_b1_groups[] = {\n\t\"tsin_b1_clk\", \"tsin_b1_sop\", \"tsin_b1_valid\", \"tsin_b1_d0\",\n};\n\nstatic const char * const diseqc_out_groups[] = {\n\t\"diseqc_out\",\n};\n\nstatic const char * const s2_demod_groups[] = {\n\t\"s2_demod_gpio7\", \"s2_demod_gpio6\", \"s2_demod_gpio5\", \"s2_demod_gpio4\",\n\t\"s2_demod_gpio3\", \"s2_demod_gpio2\", \"s2_demod_gpio1\", \"s2_demod_gpio0\",\n};\n\nstatic struct meson_pmx_func meson_s4_periphs_functions[] = {\n\tFUNCTION(gpio_periphs),\n\tFUNCTION(i2c0),\n\tFUNCTION(i2c1),\n\tFUNCTION(i2c2),\n\tFUNCTION(i2c3),\n\tFUNCTION(i2c4),\n\tFUNCTION(uart_a),\n\tFUNCTION(uart_b),\n\tFUNCTION(uart_c),\n\tFUNCTION(uart_d),\n\tFUNCTION(uart_e),\n\tFUNCTION(emmc),\n\tFUNCTION(nand),\n\tFUNCTION(spif),\n\tFUNCTION(sdcard),\n\tFUNCTION(jtag_1),\n\tFUNCTION(jtag_2),\n\tFUNCTION(pdm),\n\tFUNCTION(iso7816),\n\tFUNCTION(tdm),\n\tFUNCTION(mclk_1),\n\tFUNCTION(mclk_2),\n\tFUNCTION(remote_out),\n\tFUNCTION(remote_in),\n\tFUNCTION(clk12_24),\n\tFUNCTION(clk_32k_in),\n\tFUNCTION(pwm_a_hiz),\n\tFUNCTION(pwm_b_hiz),\n\tFUNCTION(pwm_c_hiz),\n\tFUNCTION(pwm_g_hiz),\n\tFUNCTION(pwm_a),\n\tFUNCTION(pwm_b),\n\tFUNCTION(pwm_c),\n\tFUNCTION(pwm_d),\n\tFUNCTION(pwm_e),\n\tFUNCTION(pwm_f),\n\tFUNCTION(pwm_g),\n\tFUNCTION(pwm_h),\n\tFUNCTION(pwm_i),\n\tFUNCTION(pwm_j),\n\tFUNCTION(mic_mute),\n\tFUNCTION(hdmitx),\n\tFUNCTION(ao_cec_a),\n\tFUNCTION(ao_cec_b),\n\tFUNCTION(spdif_out),\n\tFUNCTION(spdif_in),\n\tFUNCTION(eth),\n\tFUNCTION(spi_a),\n\tFUNCTION(gen_clk),\n\tFUNCTION(sdio),\n\tFUNCTION(i2c_slave),\n\tFUNCTION(dtv),\n\tFUNCTION(tsin_a),\n\tFUNCTION(tsin_b),\n\tFUNCTION(tsin_b1),\n\tFUNCTION(diseqc_out),\n\tFUNCTION(s2_demod),\n};\n\nstatic struct meson_bank meson_s4_periphs_banks[] = {\n\t \n\tBANK_DS(\"B\", GPIOB_0,    GPIOB_13,  0, 13,\n\t\t0x63,  0,  0x64,  0,  0x62, 0,  0x61, 0,  0x60, 0, 0x67, 0),\n\tBANK_DS(\"C\", GPIOC_0,    GPIOC_7,   14, 21,\n\t\t0x53,  0,  0x54,  0,  0x52, 0,  0x51, 0,  0x50, 0, 0x57, 0),\n\tBANK_DS(\"E\", GPIOE_0,    GPIOE_1,   22, 23,\n\t\t0x43,  0,  0x44,  0,  0x42, 0,  0x41, 0,  0x40, 0, 0x47, 0),\n\tBANK_DS(\"D\", GPIOD_0,    GPIOD_11,  24, 35,\n\t\t0x33,  0,  0x34,  0,  0x32, 0,  0x31, 0,  0x30, 0, 0x37, 0),\n\tBANK_DS(\"H\", GPIOH_0,    GPIOH_11,  36, 47,\n\t\t0x23,  0,  0x24,  0,  0x22, 0,  0x21, 0,  0x20, 0, 0x27, 0),\n\tBANK_DS(\"X\", GPIOX_0,    GPIOX_19,   48, 67,\n\t\t0x13,  0,  0x14,  0,  0x12, 0,  0x11, 0,  0x10, 0, 0x17, 0),\n\tBANK_DS(\"Z\", GPIOZ_0,    GPIOZ_12,  68, 80,\n\t\t0x03,  0,  0x04,  0,  0x02, 0,  0x01, 0,  0x00, 0, 0x07, 0),\n\tBANK_DS(\"TEST_N\", GPIO_TEST_N,    GPIO_TEST_N,   -1, -1,\n\t\t0x83,  0,  0x84,  0,  0x82, 0,  0x81,  0, 0x80, 0, 0x87, 0),\n};\n\nstatic struct meson_pmx_bank meson_s4_periphs_pmx_banks[] = {\n\t \n\tBANK_PMX(\"B\",      GPIOB_0,     GPIOB_13,    0x00, 0),\n\tBANK_PMX(\"C\",      GPIOC_0,     GPIOC_7,     0x9,  0),\n\tBANK_PMX(\"E\",      GPIOE_0,     GPIOE_1,     0x12, 0),\n\tBANK_PMX(\"D\",      GPIOD_0,     GPIOD_11,    0x10, 0),\n\tBANK_PMX(\"H\",      GPIOH_0,     GPIOH_11,    0xb,  0),\n\tBANK_PMX(\"X\",      GPIOX_0,     GPIOX_19,    0x3,  0),\n\tBANK_PMX(\"Z\",      GPIOZ_0,     GPIOZ_12,    0x6,  0),\n\tBANK_PMX(\"TEST_N\", GPIO_TEST_N, GPIO_TEST_N, 0xf,  0)\n};\n\nstatic struct meson_axg_pmx_data meson_s4_periphs_pmx_banks_data = {\n\t.pmx_banks\t= meson_s4_periphs_pmx_banks,\n\t.num_pmx_banks\t= ARRAY_SIZE(meson_s4_periphs_pmx_banks),\n};\n\nstatic struct meson_pinctrl_data meson_s4_periphs_pinctrl_data = {\n\t.name\t\t= \"periphs-banks\",\n\t.pins\t\t= meson_s4_periphs_pins,\n\t.groups\t\t= meson_s4_periphs_groups,\n\t.funcs\t\t= meson_s4_periphs_functions,\n\t.banks\t\t= meson_s4_periphs_banks,\n\t.num_pins\t= ARRAY_SIZE(meson_s4_periphs_pins),\n\t.num_groups\t= ARRAY_SIZE(meson_s4_periphs_groups),\n\t.num_funcs\t= ARRAY_SIZE(meson_s4_periphs_functions),\n\t.num_banks\t= ARRAY_SIZE(meson_s4_periphs_banks),\n\t.pmx_ops\t= &meson_axg_pmx_ops,\n\t.pmx_data\t= &meson_s4_periphs_pmx_banks_data,\n\t.parse_dt\t= &meson_a1_parse_dt_extra,\n};\n\nstatic const struct of_device_id meson_s4_pinctrl_dt_match[] = {\n\t{\n\t\t.compatible = \"amlogic,meson-s4-periphs-pinctrl\",\n\t\t.data = &meson_s4_periphs_pinctrl_data,\n\t},\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, meson_s4_pinctrl_dt_match);\n\nstatic struct platform_driver meson_s4_pinctrl_driver = {\n\t.probe  = meson_pinctrl_probe,\n\t.driver = {\n\t\t.name\t= \"meson-s4-pinctrl\",\n\t\t.of_match_table = meson_s4_pinctrl_dt_match,\n\t},\n};\nmodule_platform_driver(meson_s4_pinctrl_driver);\n\nMODULE_LICENSE(\"Dual BSD/GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}