// Seed: 112961332
module module_0 (
    output wand id_0,
    output supply0 id_1,
    input tri0 id_2,
    output tri1 id_3,
    output wire id_4
);
  logic id_6;
  ;
  assign id_3 = 1;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output wor id_2,
    input uwire id_3,
    output supply1 id_4,
    input wand module_1,
    input supply0 id_6,
    output wire id_7,
    input supply0 id_8,
    input wand id_9,
    input tri0 id_10,
    input tri1 id_11
);
  wire id_13;
  ;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_8,
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
