$comment
	File created using the following command:
		vcd file Add_Sub_Mul_Div_Accum_Lab4.msim.vcd -direction
$end
$date
	Mon May 06 13:10:06 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Arena_32bitAdder_vlg_vec_tst $end
$var reg 32 ! Arena_A_32bit [31:0] $end
$var reg 32 " Arena_B_32bit [31:0] $end
$var reg 1 # Arena_Bin_32bit $end
$var reg 1 $ Arena_Cin_32bit $end
$var reg 1 % Arena_reset $end
$var reg 1 & Arena_sub_add $end
$var wire 1 ' Arena_AccumOut_32bit [31] $end
$var wire 1 ( Arena_AccumOut_32bit [30] $end
$var wire 1 ) Arena_AccumOut_32bit [29] $end
$var wire 1 * Arena_AccumOut_32bit [28] $end
$var wire 1 + Arena_AccumOut_32bit [27] $end
$var wire 1 , Arena_AccumOut_32bit [26] $end
$var wire 1 - Arena_AccumOut_32bit [25] $end
$var wire 1 . Arena_AccumOut_32bit [24] $end
$var wire 1 / Arena_AccumOut_32bit [23] $end
$var wire 1 0 Arena_AccumOut_32bit [22] $end
$var wire 1 1 Arena_AccumOut_32bit [21] $end
$var wire 1 2 Arena_AccumOut_32bit [20] $end
$var wire 1 3 Arena_AccumOut_32bit [19] $end
$var wire 1 4 Arena_AccumOut_32bit [18] $end
$var wire 1 5 Arena_AccumOut_32bit [17] $end
$var wire 1 6 Arena_AccumOut_32bit [16] $end
$var wire 1 7 Arena_AccumOut_32bit [15] $end
$var wire 1 8 Arena_AccumOut_32bit [14] $end
$var wire 1 9 Arena_AccumOut_32bit [13] $end
$var wire 1 : Arena_AccumOut_32bit [12] $end
$var wire 1 ; Arena_AccumOut_32bit [11] $end
$var wire 1 < Arena_AccumOut_32bit [10] $end
$var wire 1 = Arena_AccumOut_32bit [9] $end
$var wire 1 > Arena_AccumOut_32bit [8] $end
$var wire 1 ? Arena_AccumOut_32bit [7] $end
$var wire 1 @ Arena_AccumOut_32bit [6] $end
$var wire 1 A Arena_AccumOut_32bit [5] $end
$var wire 1 B Arena_AccumOut_32bit [4] $end
$var wire 1 C Arena_AccumOut_32bit [3] $end
$var wire 1 D Arena_AccumOut_32bit [2] $end
$var wire 1 E Arena_AccumOut_32bit [1] $end
$var wire 1 F Arena_AccumOut_32bit [0] $end
$var wire 1 G Arena_Bout_32bit $end
$var wire 1 H Arena_Cout_32bit $end
$var wire 1 I Arena_Difference_32bit [31] $end
$var wire 1 J Arena_Difference_32bit [30] $end
$var wire 1 K Arena_Difference_32bit [29] $end
$var wire 1 L Arena_Difference_32bit [28] $end
$var wire 1 M Arena_Difference_32bit [27] $end
$var wire 1 N Arena_Difference_32bit [26] $end
$var wire 1 O Arena_Difference_32bit [25] $end
$var wire 1 P Arena_Difference_32bit [24] $end
$var wire 1 Q Arena_Difference_32bit [23] $end
$var wire 1 R Arena_Difference_32bit [22] $end
$var wire 1 S Arena_Difference_32bit [21] $end
$var wire 1 T Arena_Difference_32bit [20] $end
$var wire 1 U Arena_Difference_32bit [19] $end
$var wire 1 V Arena_Difference_32bit [18] $end
$var wire 1 W Arena_Difference_32bit [17] $end
$var wire 1 X Arena_Difference_32bit [16] $end
$var wire 1 Y Arena_Difference_32bit [15] $end
$var wire 1 Z Arena_Difference_32bit [14] $end
$var wire 1 [ Arena_Difference_32bit [13] $end
$var wire 1 \ Arena_Difference_32bit [12] $end
$var wire 1 ] Arena_Difference_32bit [11] $end
$var wire 1 ^ Arena_Difference_32bit [10] $end
$var wire 1 _ Arena_Difference_32bit [9] $end
$var wire 1 ` Arena_Difference_32bit [8] $end
$var wire 1 a Arena_Difference_32bit [7] $end
$var wire 1 b Arena_Difference_32bit [6] $end
$var wire 1 c Arena_Difference_32bit [5] $end
$var wire 1 d Arena_Difference_32bit [4] $end
$var wire 1 e Arena_Difference_32bit [3] $end
$var wire 1 f Arena_Difference_32bit [2] $end
$var wire 1 g Arena_Difference_32bit [1] $end
$var wire 1 h Arena_Difference_32bit [0] $end
$var wire 1 i sampler $end
$scope module i1 $end
$var wire 1 j gnd $end
$var wire 1 k vcc $end
$var wire 1 l unknown $end
$var tri1 1 m devclrn $end
$var tri1 1 n devpor $end
$var tri1 1 o devoe $end
$var wire 1 p Arena_Cout_32bit_vars~6_combout $end
$var wire 1 q Arena_Cout_32bit_vars~10_combout $end
$var wire 1 r Arena_Cout_32bit_vars~14_combout $end
$var wire 1 s Arena_Cout_32bit_vars~17_combout $end
$var wire 1 t Arena_Cout_32bit_vars~30_combout $end
$var wire 1 u Arena_Cout_32bit_vars~32_combout $end
$var wire 1 v Arena_Cout_32bit_vars~38_combout $end
$var wire 1 w Arena_Bout_32bit_vars~0_combout $end
$var wire 1 x Arena_Bout_32bit_vars~1_combout $end
$var wire 1 y Arena_Bout_32bit_vars~6_combout $end
$var wire 1 z Arena_Bout_32bit_vars~7_combout $end
$var wire 1 { Arena_Bout_32bit_vars~12_combout $end
$var wire 1 | Arena_Bout_32bit_vars~19_combout $end
$var wire 1 } Arena_Bout_32bit_vars~23_combout $end
$var wire 1 ~ Arena_Bout_32bit_vars~30_combout $end
$var wire 1 !! Arena_reset~combout $end
$var wire 1 "! Arena_Cin_32bit~combout $end
$var wire 1 #! Arena_AccumOut_32bit~4_combout $end
$var wire 1 $! Arena_sub_add~combout $end
$var wire 1 %! Arena_AccumOut_32bit[0]$latch~combout $end
$var wire 1 &! Arena_Cout_32bit_vars~3_combout $end
$var wire 1 '! Arena_Cout_32bit_vars~2_combout $end
$var wire 1 (! Arena_AccumOut_32bit~5_combout $end
$var wire 1 )! Arena_AccumOut_32bit[1]$latch~combout $end
$var wire 1 *! Arena_Cout_32bit_vars~4_combout $end
$var wire 1 +! Arena_AccumOut_32bit~38_combout $end
$var wire 1 ,! Arena_AccumOut_32bit[2]$latch~combout $end
$var wire 1 -! Arena_Cout_32bit_vars~5_combout $end
$var wire 1 .! Arena_AccumOut_32bit~7_combout $end
$var wire 1 /! Arena_AccumOut_32bit[3]$latch~combout $end
$var wire 1 0! Arena_Cout_32bit_vars~7_combout $end
$var wire 1 1! Arena_AccumOut_32bit~8_combout $end
$var wire 1 2! Arena_AccumOut_32bit[4]$latch~combout $end
$var wire 1 3! Arena_AccumOut_32bit~9_combout $end
$var wire 1 4! Arena_AccumOut_32bit~10_combout $end
$var wire 1 5! Arena_AccumOut_32bit[5]$latch~combout $end
$var wire 1 6! Arena_AccumOut_32bit~11_combout $end
$var wire 1 7! Arena_AccumOut_32bit[6]$latch~combout $end
$var wire 1 8! Arena_Cout_32bit_vars~8_combout $end
$var wire 1 9! Arena_Cout_32bit_vars~9_combout $end
$var wire 1 :! Arena_Cout_32bit_vars~46_combout $end
$var wire 1 ;! Arena_Cout_32bit_vars~11_combout $end
$var wire 1 <! Arena_AccumOut_32bit~12_combout $end
$var wire 1 =! Arena_AccumOut_32bit[7]$latch~combout $end
$var wire 1 >! Arena_Cout_32bit_vars~12_combout $end
$var wire 1 ?! Arena_AccumOut_32bit~13_combout $end
$var wire 1 @! Arena_AccumOut_32bit[8]$latch~combout $end
$var wire 1 A! Arena_Cout_32bit_vars~13_combout $end
$var wire 1 B! Arena_AccumOut_32bit~14_combout $end
$var wire 1 C! Arena_AccumOut_32bit[9]$latch~combout $end
$var wire 1 D! Arena_Cout_32bit_vars~15_combout $end
$var wire 1 E! Arena_AccumOut_32bit~15_combout $end
$var wire 1 F! Arena_AccumOut_32bit[10]$latch~combout $end
$var wire 1 G! Arena_Cout_32bit_vars~16_combout $end
$var wire 1 H! Arena_AccumOut_32bit~16_combout $end
$var wire 1 I! Arena_AccumOut_32bit[11]$latch~combout $end
$var wire 1 J! Arena_Cout_32bit_vars~18_combout $end
$var wire 1 K! Arena_AccumOut_32bit~17_combout $end
$var wire 1 L! Arena_AccumOut_32bit[12]$latch~combout $end
$var wire 1 M! Arena_Cout_32bit_vars~19_combout $end
$var wire 1 N! Arena_Cout_32bit_vars~20_combout $end
$var wire 1 O! Arena_AccumOut_32bit~18_combout $end
$var wire 1 P! Arena_AccumOut_32bit[13]$latch~combout $end
$var wire 1 Q! Arena_Cout_32bit_vars~21_combout $end
$var wire 1 R! Arena_AccumOut_32bit~19_combout $end
$var wire 1 S! Arena_AccumOut_32bit[14]$latch~combout $end
$var wire 1 T! Arena_Cout_32bit_vars~23_combout $end
$var wire 1 U! Arena_Cout_32bit_vars~22_combout $end
$var wire 1 V! Arena_AccumOut_32bit~20_combout $end
$var wire 1 W! Arena_AccumOut_32bit[15]$latch~combout $end
$var wire 1 X! Arena_AccumOut_32bit~21_combout $end
$var wire 1 Y! Arena_AccumOut_32bit[16]$latch~combout $end
$var wire 1 Z! Arena_Cout_32bit_vars~26_combout $end
$var wire 1 [! Arena_Cout_32bit_vars~24_combout $end
$var wire 1 \! Arena_Cout_32bit_vars~25_combout $end
$var wire 1 ]! Arena_AccumOut_32bit~22_combout $end
$var wire 1 ^! Arena_AccumOut_32bit[17]$latch~combout $end
$var wire 1 _! Arena_Cout_32bit_vars~27_combout $end
$var wire 1 `! Arena_AccumOut_32bit~23_combout $end
$var wire 1 a! Arena_AccumOut_32bit[18]$latch~combout $end
$var wire 1 b! Arena_Cout_32bit_vars~28_combout $end
$var wire 1 c! Arena_Cout_32bit_vars~29_combout $end
$var wire 1 d! Arena_AccumOut_32bit~24_combout $end
$var wire 1 e! Arena_AccumOut_32bit[19]$latch~combout $end
$var wire 1 f! Arena_AccumOut_32bit~25_combout $end
$var wire 1 g! Arena_AccumOut_32bit[20]$latch~combout $end
$var wire 1 h! Arena_Cout_32bit_vars~31_combout $end
$var wire 1 i! Arena_AccumOut_32bit~26_combout $end
$var wire 1 j! Arena_AccumOut_32bit[21]$latch~combout $end
$var wire 1 k! Arena_Cout_32bit_vars~33_combout $end
$var wire 1 l! Arena_AccumOut_32bit~27_combout $end
$var wire 1 m! Arena_AccumOut_32bit[22]$latch~combout $end
$var wire 1 n! Arena_Cout_32bit_vars~34_combout $end
$var wire 1 o! Arena_Cout_32bit_vars~35_combout $end
$var wire 1 p! Arena_AccumOut_32bit~28_combout $end
$var wire 1 q! Arena_AccumOut_32bit[23]$latch~combout $end
$var wire 1 r! Arena_Cout_32bit_vars~36_combout $end
$var wire 1 s! Arena_AccumOut_32bit~29_combout $end
$var wire 1 t! Arena_AccumOut_32bit[24]$latch~combout $end
$var wire 1 u! Arena_Cout_32bit_vars~37_combout $end
$var wire 1 v! Arena_AccumOut_32bit~30_combout $end
$var wire 1 w! Arena_AccumOut_32bit[25]$latch~combout $end
$var wire 1 x! Arena_Cout_32bit_vars~39_combout $end
$var wire 1 y! Arena_AccumOut_32bit~31_combout $end
$var wire 1 z! Arena_AccumOut_32bit[26]$latch~combout $end
$var wire 1 {! Arena_Cout_32bit_vars~40_combout $end
$var wire 1 |! Arena_Cout_32bit_vars~41_combout $end
$var wire 1 }! Arena_AccumOut_32bit~32_combout $end
$var wire 1 ~! Arena_AccumOut_32bit[27]$latch~combout $end
$var wire 1 !" Arena_Cout_32bit_vars~42_combout $end
$var wire 1 "" Arena_AccumOut_32bit~33_combout $end
$var wire 1 #" Arena_AccumOut_32bit[28]$latch~combout $end
$var wire 1 $" Arena_Cout_32bit_vars~43_combout $end
$var wire 1 %" Arena_Cout_32bit_vars~44_combout $end
$var wire 1 &" Arena_AccumOut_32bit~34_combout $end
$var wire 1 '" Arena_AccumOut_32bit[29]$latch~combout $end
$var wire 1 (" Arena_Cout_32bit_vars~45_combout $end
$var wire 1 )" Arena_AccumOut_32bit~39_combout $end
$var wire 1 *" Arena_AccumOut_32bit[30]$latch~combout $end
$var wire 1 +" Arena_AccumOut_32bit~36_combout $end
$var wire 1 ," Arena_AccumOut_32bit~37_combout $end
$var wire 1 -" Arena_AccumOut_32bit[31]$latch~combout $end
$var wire 1 ." Arena_Bin_32bit~combout $end
$var wire 1 /" Arena_Difference_32bit~4_combout $end
$var wire 1 0" Arena_Difference_32bit[0]$latch~combout $end
$var wire 1 1" Arena_Difference_32bit~5_combout $end
$var wire 1 2" Arena_Difference_32bit[1]$latch~combout $end
$var wire 1 3" Arena_AccumOut_32bit~6_combout $end
$var wire 1 4" Arena_Difference_32bit~6_combout $end
$var wire 1 5" Arena_Difference_32bit[2]$latch~combout $end
$var wire 1 6" Arena_Bout_32bit_vars~2_combout $end
$var wire 1 7" Arena_Bout_32bit_vars~3_combout $end
$var wire 1 8" Arena_Difference_32bit~7_combout $end
$var wire 1 9" Arena_Difference_32bit[3]$latch~combout $end
$var wire 1 :" Arena_Bout_32bit_vars~4_combout $end
$var wire 1 ;" Arena_Difference_32bit~8_combout $end
$var wire 1 <" Arena_Difference_32bit[4]$latch~combout $end
$var wire 1 =" Arena_Difference_32bit~9_combout $end
$var wire 1 >" Arena_Difference_32bit[5]$latch~combout $end
$var wire 1 ?" Arena_Bout_32bit_vars~5_combout $end
$var wire 1 @" Arena_Difference_32bit~10_combout $end
$var wire 1 A" Arena_Difference_32bit[6]$latch~combout $end
$var wire 1 B" Arena_Bout_32bit_vars~8_combout $end
$var wire 1 C" Arena_Difference_32bit~11_combout $end
$var wire 1 D" Arena_Difference_32bit[7]$latch~combout $end
$var wire 1 E" Arena_Bout_32bit_vars~9_combout $end
$var wire 1 F" Arena_Difference_32bit~12_combout $end
$var wire 1 G" Arena_Difference_32bit[8]$latch~combout $end
$var wire 1 H" Arena_Bout_32bit_vars~10_combout $end
$var wire 1 I" Arena_Difference_32bit~13_combout $end
$var wire 1 J" Arena_Difference_32bit[9]$latch~combout $end
$var wire 1 K" Arena_Bout_32bit_vars~11_combout $end
$var wire 1 L" Arena_Difference_32bit~14_combout $end
$var wire 1 M" Arena_Difference_32bit[10]$latch~combout $end
$var wire 1 N" Arena_Difference_32bit~15_combout $end
$var wire 1 O" Arena_Difference_32bit[11]$latch~combout $end
$var wire 1 P" Arena_Bout_32bit_vars~13_combout $end
$var wire 1 Q" Arena_Difference_32bit~16_combout $end
$var wire 1 R" Arena_Difference_32bit[12]$latch~combout $end
$var wire 1 S" Arena_Bout_32bit_vars~14_combout $end
$var wire 1 T" Arena_Difference_32bit~17_combout $end
$var wire 1 U" Arena_Difference_32bit[13]$latch~combout $end
$var wire 1 V" Arena_Bout_32bit_vars~15_combout $end
$var wire 1 W" Arena_Difference_32bit~18_combout $end
$var wire 1 X" Arena_Difference_32bit[14]$latch~combout $end
$var wire 1 Y" Arena_Bout_32bit_vars~16_combout $end
$var wire 1 Z" Arena_Difference_32bit~19_combout $end
$var wire 1 [" Arena_Difference_32bit[15]$latch~combout $end
$var wire 1 \" Arena_Bout_32bit_vars~17_combout $end
$var wire 1 ]" Arena_Difference_32bit~20_combout $end
$var wire 1 ^" Arena_Difference_32bit[16]$latch~combout $end
$var wire 1 _" Arena_Bout_32bit_vars~18_combout $end
$var wire 1 `" Arena_Difference_32bit~21_combout $end
$var wire 1 a" Arena_Difference_32bit[17]$latch~combout $end
$var wire 1 b" Arena_Difference_32bit~22_combout $end
$var wire 1 c" Arena_Difference_32bit[18]$latch~combout $end
$var wire 1 d" Arena_Bout_32bit_vars~20_combout $end
$var wire 1 e" Arena_Difference_32bit~23_combout $end
$var wire 1 f" Arena_Difference_32bit[19]$latch~combout $end
$var wire 1 g" Arena_Bout_32bit_vars~21_combout $end
$var wire 1 h" Arena_Difference_32bit~24_combout $end
$var wire 1 i" Arena_Difference_32bit[20]$latch~combout $end
$var wire 1 j" Arena_Bout_32bit_vars~22_combout $end
$var wire 1 k" Arena_Difference_32bit~25_combout $end
$var wire 1 l" Arena_Difference_32bit[21]$latch~combout $end
$var wire 1 m" Arena_Difference_32bit~26_combout $end
$var wire 1 n" Arena_Difference_32bit[22]$latch~combout $end
$var wire 1 o" Arena_Bout_32bit_vars~24_combout $end
$var wire 1 p" Arena_Difference_32bit~27_combout $end
$var wire 1 q" Arena_Difference_32bit[23]$latch~combout $end
$var wire 1 r" Arena_Bout_32bit_vars~25_combout $end
$var wire 1 s" Arena_Difference_32bit~28_combout $end
$var wire 1 t" Arena_Difference_32bit[24]$latch~combout $end
$var wire 1 u" Arena_Bout_32bit_vars~26_combout $end
$var wire 1 v" Arena_Difference_32bit~29_combout $end
$var wire 1 w" Arena_Difference_32bit[25]$latch~combout $end
$var wire 1 x" Arena_Bout_32bit_vars~27_combout $end
$var wire 1 y" Arena_Difference_32bit~30_combout $end
$var wire 1 z" Arena_Difference_32bit[26]$latch~combout $end
$var wire 1 {" Arena_Bout_32bit_vars~28_combout $end
$var wire 1 |" Arena_Difference_32bit~31_combout $end
$var wire 1 }" Arena_Difference_32bit[27]$latch~combout $end
$var wire 1 ~" Arena_Bout_32bit_vars~29_combout $end
$var wire 1 !# Arena_Difference_32bit~32_combout $end
$var wire 1 "# Arena_Difference_32bit[28]$latch~combout $end
$var wire 1 ## Arena_Difference_32bit~33_combout $end
$var wire 1 $# Arena_Difference_32bit[29]$latch~combout $end
$var wire 1 %# Arena_AccumOut_32bit~35_combout $end
$var wire 1 &# Arena_Difference_32bit~34_combout $end
$var wire 1 '# Arena_Difference_32bit[30]$latch~combout $end
$var wire 1 (# Arena_Bout_32bit_vars~32_combout $end
$var wire 1 )# Arena_Bout_32bit_vars~33_combout $end
$var wire 1 *# Arena_Difference_32bit~35_combout $end
$var wire 1 +# Arena_Difference_32bit[31]$latch~combout $end
$var wire 1 ,# Arena_Cout_32bit~0_combout $end
$var wire 1 -# Arena_Cout_32bit~1_combout $end
$var wire 1 .# Arena_Cout_32bit$latch~combout $end
$var wire 1 /# Arena_Bout_32bit_vars~31_combout $end
$var wire 1 0# Arena_Bout_32bit~0_combout $end
$var wire 1 1# Arena_Bout_32bit$latch~combout $end
$var wire 1 2# Arena_A_32bit~combout [31] $end
$var wire 1 3# Arena_A_32bit~combout [30] $end
$var wire 1 4# Arena_A_32bit~combout [29] $end
$var wire 1 5# Arena_A_32bit~combout [28] $end
$var wire 1 6# Arena_A_32bit~combout [27] $end
$var wire 1 7# Arena_A_32bit~combout [26] $end
$var wire 1 8# Arena_A_32bit~combout [25] $end
$var wire 1 9# Arena_A_32bit~combout [24] $end
$var wire 1 :# Arena_A_32bit~combout [23] $end
$var wire 1 ;# Arena_A_32bit~combout [22] $end
$var wire 1 <# Arena_A_32bit~combout [21] $end
$var wire 1 =# Arena_A_32bit~combout [20] $end
$var wire 1 ># Arena_A_32bit~combout [19] $end
$var wire 1 ?# Arena_A_32bit~combout [18] $end
$var wire 1 @# Arena_A_32bit~combout [17] $end
$var wire 1 A# Arena_A_32bit~combout [16] $end
$var wire 1 B# Arena_A_32bit~combout [15] $end
$var wire 1 C# Arena_A_32bit~combout [14] $end
$var wire 1 D# Arena_A_32bit~combout [13] $end
$var wire 1 E# Arena_A_32bit~combout [12] $end
$var wire 1 F# Arena_A_32bit~combout [11] $end
$var wire 1 G# Arena_A_32bit~combout [10] $end
$var wire 1 H# Arena_A_32bit~combout [9] $end
$var wire 1 I# Arena_A_32bit~combout [8] $end
$var wire 1 J# Arena_A_32bit~combout [7] $end
$var wire 1 K# Arena_A_32bit~combout [6] $end
$var wire 1 L# Arena_A_32bit~combout [5] $end
$var wire 1 M# Arena_A_32bit~combout [4] $end
$var wire 1 N# Arena_A_32bit~combout [3] $end
$var wire 1 O# Arena_A_32bit~combout [2] $end
$var wire 1 P# Arena_A_32bit~combout [1] $end
$var wire 1 Q# Arena_A_32bit~combout [0] $end
$var wire 1 R# Arena_B_32bit~combout [31] $end
$var wire 1 S# Arena_B_32bit~combout [30] $end
$var wire 1 T# Arena_B_32bit~combout [29] $end
$var wire 1 U# Arena_B_32bit~combout [28] $end
$var wire 1 V# Arena_B_32bit~combout [27] $end
$var wire 1 W# Arena_B_32bit~combout [26] $end
$var wire 1 X# Arena_B_32bit~combout [25] $end
$var wire 1 Y# Arena_B_32bit~combout [24] $end
$var wire 1 Z# Arena_B_32bit~combout [23] $end
$var wire 1 [# Arena_B_32bit~combout [22] $end
$var wire 1 \# Arena_B_32bit~combout [21] $end
$var wire 1 ]# Arena_B_32bit~combout [20] $end
$var wire 1 ^# Arena_B_32bit~combout [19] $end
$var wire 1 _# Arena_B_32bit~combout [18] $end
$var wire 1 `# Arena_B_32bit~combout [17] $end
$var wire 1 a# Arena_B_32bit~combout [16] $end
$var wire 1 b# Arena_B_32bit~combout [15] $end
$var wire 1 c# Arena_B_32bit~combout [14] $end
$var wire 1 d# Arena_B_32bit~combout [13] $end
$var wire 1 e# Arena_B_32bit~combout [12] $end
$var wire 1 f# Arena_B_32bit~combout [11] $end
$var wire 1 g# Arena_B_32bit~combout [10] $end
$var wire 1 h# Arena_B_32bit~combout [9] $end
$var wire 1 i# Arena_B_32bit~combout [8] $end
$var wire 1 j# Arena_B_32bit~combout [7] $end
$var wire 1 k# Arena_B_32bit~combout [6] $end
$var wire 1 l# Arena_B_32bit~combout [5] $end
$var wire 1 m# Arena_B_32bit~combout [4] $end
$var wire 1 n# Arena_B_32bit~combout [3] $end
$var wire 1 o# Arena_B_32bit~combout [2] $end
$var wire 1 p# Arena_B_32bit~combout [1] $end
$var wire 1 q# Arena_B_32bit~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
b0 "
1#
0$
1%
1&
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
0G
xH
0h
0g
1f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
xi
0j
1k
xl
1m
1n
1o
0p
0q
0r
0s
0t
0u
0v
0w
0x
1y
0z
0{
0|
0}
0~
1!!
0"!
1#!
1$!
x%!
0&!
0'!
0(!
x)!
0*!
1+!
x,!
0-!
0.!
x/!
00!
01!
x2!
03!
04!
x5!
06!
x7!
08!
09!
0:!
0;!
0<!
x=!
0>!
0?!
x@!
0A!
0B!
xC!
0D!
0E!
xF!
0G!
0H!
xI!
0J!
0K!
xL!
0M!
0N!
0O!
xP!
0Q!
0R!
xS!
0T!
0U!
0V!
xW!
0X!
xY!
0Z!
0[!
0\!
0]!
x^!
0_!
0`!
xa!
0b!
0c!
0d!
xe!
0f!
xg!
0h!
0i!
xj!
0k!
0l!
xm!
0n!
0o!
0p!
xq!
0r!
0s!
xt!
0u!
0v!
xw!
0x!
0y!
xz!
0{!
0|!
0}!
x~!
0!"
0""
x#"
0$"
0%"
0&"
x'"
0("
0)"
x*"
0+"
0,"
x-"
1."
0/"
00"
01"
02"
13"
14"
15"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
1(#
0)#
0*#
0+#
0,#
0-#
x.#
0/#
00#
01#
1Q#
0P#
1O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
$end
#80000
0%
0!!
0i
05"
0-"
0*"
0'"
0#"
0~!
0z!
0w!
0t!
0q!
0m!
0j!
0g!
0e!
0a!
0^!
0Y!
0W!
0S!
0P!
0L!
0I!
0F!
0C!
0@!
0=!
07!
05!
02!
0/!
0,!
0)!
0%!
0f
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
#140000
1%
1!!
1i
15"
1f
#160000
