#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000273db646280 .scope module, "testbench_riscv" "testbench_riscv" 2 5;
 .timescale -9 -12;
P_00000273db62e970 .param/l "CLK_PERIOD" 0 2 12, +C4<00000000000000000000000000001010>;
P_00000273db62e9a8 .param/l "SIMULATION_CYCLES" 0 2 13, +C4<00000000000000000000000000100000>;
v00000273db784bc0_0 .net "Instr_I", 31 0, L_00000273db654580;  1 drivers
v00000273db784e40_0 .net "PC_I", 31 0, L_00000273db653f60;  1 drivers
v00000273db7846c0_0 .var "clk", 0 0;
v00000273db785e80_0 .var/i "i", 31 0;
v00000273db785840_0 .var "reset", 0 0;
S_00000273db62d210 .scope module, "dut" "main" 2 15, 3 13 0, S_00000273db646280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC_I";
    .port_info 3 /OUTPUT 32 "Instr_I";
L_00000273db653f60 .functor BUFZ 32, v00000273db69c2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000273db654580 .functor BUFZ 32, v00000273db69cc00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000273db781c80_0 .net "ALUctrl_src", 0 0, v00000273db69d420_0;  1 drivers
v00000273db780100_0 .net "ALUmux", 31 0, v00000273db640840_0;  1 drivers
v00000273db7818c0_0 .net "ALUop_ctrl", 1 0, v00000273db69c340_0;  1 drivers
v00000273db781fa0_0 .net "ALUr", 31 0, v00000273db69c520_0;  1 drivers
v00000273db7802e0_0 .net "ALUselOp", 3 0, v00000273db6405c0_0;  1 drivers
v00000273db780420_0 .net "ALUzero", 0 0, v00000273db69ca20_0;  1 drivers
v00000273db780380_0 .net "Branch_beq_ctrl", 0 0, v00000273db69d1a0_0;  1 drivers
v00000273db7816e0_0 .net "Branch_flag", 0 0, v00000273db780a60_0;  1 drivers
v00000273db781be0_0 .net "DataMem_ReadOut", 31 0, v00000273db69ce80_0;  1 drivers
v00000273db781460_0 .net "Imm", 31 0, v00000273db69d100_0;  1 drivers
v00000273db781000_0 .net "Instr", 31 0, v00000273db69cc00_0;  1 drivers
v00000273db7810a0_0 .net "Instr_I", 31 0, L_00000273db654580;  alias, 1 drivers
v00000273db780240_0 .net "MemRead_ctrl", 0 0, v00000273db69d4c0_0;  1 drivers
v00000273db781780_0 .net "MemReg_ctrl", 0 0, v00000273db69bda0_0;  1 drivers
v00000273db7815a0_0 .net "MemWrite_ctrl", 0 0, v00000273db69bc60_0;  1 drivers
v00000273db781640_0 .net "PC4", 31 0, v00000273db781dc0_0;  1 drivers
v00000273db781960_0 .net "PC_I", 31 0, L_00000273db653f60;  alias, 1 drivers
v00000273db781a00_0 .net "PC_Mux", 31 0, v00000273db781320_0;  1 drivers
v00000273db781aa0_0 .net "PC_S", 31 0, v00000273db69c2a0_0;  1 drivers
v00000273db781b40_0 .net "PC_branch", 31 0, v00000273db7811e0_0;  1 drivers
v00000273db781d20_0 .net "ReadData1", 31 0, v00000273db69b6c0_0;  1 drivers
v00000273db781e60_0 .net "ReadData2", 31 0, v00000273db69b940_0;  1 drivers
v00000273db7807e0_0 .net "RegWrite_ctrl", 0 0, v00000273db69bd00_0;  1 drivers
v00000273db7804c0_0 .net "WriteB", 31 0, v00000273db780ec0_0;  1 drivers
v00000273db780560_0 .net *"_ivl_19", 0 0, L_00000273db784260;  1 drivers
v00000273db780600_0 .net "clk", 0 0, v00000273db7846c0_0;  1 drivers
v00000273db780740_0 .net "funct3", 2 0, L_00000273db784ee0;  1 drivers
v00000273db7806a0_0 .net "funct7", 6 0, L_00000273db785b60;  1 drivers
v00000273db780880_0 .net "opcode", 6 0, L_00000273db785ac0;  1 drivers
v00000273db780920_0 .net "rd", 4 0, L_00000273db784c60;  1 drivers
v00000273db7853e0_0 .net "reset", 0 0, v00000273db785840_0;  1 drivers
v00000273db784b20_0 .net "rs1", 4 0, L_00000273db784760;  1 drivers
v00000273db784f80_0 .net "rs2", 4 0, L_00000273db785de0;  1 drivers
L_00000273db785ac0 .part v00000273db69cc00_0, 0, 7;
L_00000273db784c60 .part v00000273db69cc00_0, 7, 5;
L_00000273db784ee0 .part v00000273db69cc00_0, 12, 3;
L_00000273db784760 .part v00000273db69cc00_0, 15, 5;
L_00000273db785de0 .part v00000273db69cc00_0, 20, 5;
L_00000273db785b60 .part v00000273db69cc00_0, 25, 7;
L_00000273db784260 .part L_00000273db785b60, 5, 1;
L_00000273db785020 .concat [ 3 1 0 0], L_00000273db784ee0, L_00000273db784260;
S_00000273db62d3a0 .scope module, "Alu_Control_Unit" "ALUc" 3 103, 4 1 0, S_00000273db62d210;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUop";
    .port_info 1 /INPUT 4 "Funct";
    .port_info 2 /OUTPUT 4 "Op";
v00000273db63fe40_0 .net "ALUop", 1 0, v00000273db69c340_0;  alias, 1 drivers
v00000273db640520_0 .net "Funct", 3 0, L_00000273db785020;  1 drivers
v00000273db6405c0_0 .var "Op", 3 0;
E_00000273db64eea0 .event anyedge, v00000273db63fe40_0, v00000273db640520_0;
S_00000273db6195b0 .scope module, "Alu_mux_operand2" "Mux" 3 109, 5 1 0, S_00000273db62d210;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "num1";
    .port_info 1 /INPUT 32 "num2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "data_S";
v00000273db640840_0 .var "data_S", 31 0;
v00000273db63fb20_0 .net "num1", 31 0, v00000273db69b940_0;  alias, 1 drivers
v00000273db63fee0_0 .net "num2", 31 0, v00000273db69d100_0;  alias, 1 drivers
v00000273db63fbc0_0 .net "sel", 0 0, v00000273db69d420_0;  alias, 1 drivers
E_00000273db64f960 .event anyedge, v00000273db63fbc0_0, v00000273db63fb20_0, v00000273db63fee0_0;
S_00000273db619740 .scope module, "Data_Mem_Module" "Data_Mem" 3 136, 6 1 0, S_00000273db62d210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "ReadData";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /INPUT 32 "MemSum";
    .port_info 5 /INPUT 1 "MemWrite";
    .port_info 6 /INPUT 1 "MemRead";
    .port_info 7 /INPUT 3 "Funct3";
L_00000273db786130 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_00000273db653a90 .functor AND 32, v00000273db69c520_0, L_00000273db786130, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000273db63ff80_0 .var "Byte_Selec", 7 0;
v00000273db640020_0 .net "Funct3", 2 0, L_00000273db784ee0;  alias, 1 drivers
v00000273db69b760 .array "Mem", 63 0, 31 0;
v00000273db69c660_0 .net "MemRead", 0 0, v00000273db69d4c0_0;  alias, 1 drivers
v00000273db69cfc0_0 .net "MemSum", 31 0, v00000273db69c520_0;  alias, 1 drivers
v00000273db69cde0_0 .net "MemWrite", 0 0, v00000273db69bc60_0;  alias, 1 drivers
v00000273db69c840_0 .net "Palavra_Sum", 31 0, L_00000273db653a90;  1 drivers
v00000273db69c020_0 .var "Palavra_lida", 31 0;
v00000273db69c0c0_0 .var "Palavra_temp", 31 0;
v00000273db69ce80_0 .var "ReadData", 31 0;
v00000273db69b620_0 .net "WriteData", 31 0, v00000273db69b940_0;  alias, 1 drivers
v00000273db69bbc0_0 .net/2u *"_ivl_0", 31 0, L_00000273db786130;  1 drivers
v00000273db69bf80_0 .net *"_ivl_4", 31 0, L_00000273db784d00;  1 drivers
v00000273db69cf20_0 .net *"_ivl_6", 29 0, L_00000273db785200;  1 drivers
L_00000273db786178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000273db69c160_0 .net *"_ivl_8", 1 0, L_00000273db786178;  1 drivers
v00000273db69d060_0 .net "bytePalavra", 1 0, L_00000273db7858e0;  1 drivers
v00000273db69cb60_0 .net "clk", 0 0, v00000273db7846c0_0;  alias, 1 drivers
v00000273db69d380_0 .var/i "i", 31 0;
v00000273db69c5c0_0 .net "idPalavra", 5 0, L_00000273db784120;  1 drivers
v00000273db69c700_0 .net "reset", 0 0, v00000273db785840_0;  alias, 1 drivers
E_00000273db64efa0 .event posedge, v00000273db69cb60_0;
v00000273db69b760_0 .array/port v00000273db69b760, 0;
v00000273db69b760_1 .array/port v00000273db69b760, 1;
v00000273db69b760_2 .array/port v00000273db69b760, 2;
E_00000273db64f4a0/0 .event anyedge, v00000273db69c5c0_0, v00000273db69b760_0, v00000273db69b760_1, v00000273db69b760_2;
v00000273db69b760_3 .array/port v00000273db69b760, 3;
v00000273db69b760_4 .array/port v00000273db69b760, 4;
v00000273db69b760_5 .array/port v00000273db69b760, 5;
v00000273db69b760_6 .array/port v00000273db69b760, 6;
E_00000273db64f4a0/1 .event anyedge, v00000273db69b760_3, v00000273db69b760_4, v00000273db69b760_5, v00000273db69b760_6;
v00000273db69b760_7 .array/port v00000273db69b760, 7;
v00000273db69b760_8 .array/port v00000273db69b760, 8;
v00000273db69b760_9 .array/port v00000273db69b760, 9;
v00000273db69b760_10 .array/port v00000273db69b760, 10;
E_00000273db64f4a0/2 .event anyedge, v00000273db69b760_7, v00000273db69b760_8, v00000273db69b760_9, v00000273db69b760_10;
v00000273db69b760_11 .array/port v00000273db69b760, 11;
v00000273db69b760_12 .array/port v00000273db69b760, 12;
v00000273db69b760_13 .array/port v00000273db69b760, 13;
v00000273db69b760_14 .array/port v00000273db69b760, 14;
E_00000273db64f4a0/3 .event anyedge, v00000273db69b760_11, v00000273db69b760_12, v00000273db69b760_13, v00000273db69b760_14;
v00000273db69b760_15 .array/port v00000273db69b760, 15;
v00000273db69b760_16 .array/port v00000273db69b760, 16;
v00000273db69b760_17 .array/port v00000273db69b760, 17;
v00000273db69b760_18 .array/port v00000273db69b760, 18;
E_00000273db64f4a0/4 .event anyedge, v00000273db69b760_15, v00000273db69b760_16, v00000273db69b760_17, v00000273db69b760_18;
v00000273db69b760_19 .array/port v00000273db69b760, 19;
v00000273db69b760_20 .array/port v00000273db69b760, 20;
v00000273db69b760_21 .array/port v00000273db69b760, 21;
v00000273db69b760_22 .array/port v00000273db69b760, 22;
E_00000273db64f4a0/5 .event anyedge, v00000273db69b760_19, v00000273db69b760_20, v00000273db69b760_21, v00000273db69b760_22;
v00000273db69b760_23 .array/port v00000273db69b760, 23;
v00000273db69b760_24 .array/port v00000273db69b760, 24;
v00000273db69b760_25 .array/port v00000273db69b760, 25;
v00000273db69b760_26 .array/port v00000273db69b760, 26;
E_00000273db64f4a0/6 .event anyedge, v00000273db69b760_23, v00000273db69b760_24, v00000273db69b760_25, v00000273db69b760_26;
v00000273db69b760_27 .array/port v00000273db69b760, 27;
v00000273db69b760_28 .array/port v00000273db69b760, 28;
v00000273db69b760_29 .array/port v00000273db69b760, 29;
v00000273db69b760_30 .array/port v00000273db69b760, 30;
E_00000273db64f4a0/7 .event anyedge, v00000273db69b760_27, v00000273db69b760_28, v00000273db69b760_29, v00000273db69b760_30;
v00000273db69b760_31 .array/port v00000273db69b760, 31;
v00000273db69b760_32 .array/port v00000273db69b760, 32;
v00000273db69b760_33 .array/port v00000273db69b760, 33;
v00000273db69b760_34 .array/port v00000273db69b760, 34;
E_00000273db64f4a0/8 .event anyedge, v00000273db69b760_31, v00000273db69b760_32, v00000273db69b760_33, v00000273db69b760_34;
v00000273db69b760_35 .array/port v00000273db69b760, 35;
v00000273db69b760_36 .array/port v00000273db69b760, 36;
v00000273db69b760_37 .array/port v00000273db69b760, 37;
v00000273db69b760_38 .array/port v00000273db69b760, 38;
E_00000273db64f4a0/9 .event anyedge, v00000273db69b760_35, v00000273db69b760_36, v00000273db69b760_37, v00000273db69b760_38;
v00000273db69b760_39 .array/port v00000273db69b760, 39;
v00000273db69b760_40 .array/port v00000273db69b760, 40;
v00000273db69b760_41 .array/port v00000273db69b760, 41;
v00000273db69b760_42 .array/port v00000273db69b760, 42;
E_00000273db64f4a0/10 .event anyedge, v00000273db69b760_39, v00000273db69b760_40, v00000273db69b760_41, v00000273db69b760_42;
v00000273db69b760_43 .array/port v00000273db69b760, 43;
v00000273db69b760_44 .array/port v00000273db69b760, 44;
v00000273db69b760_45 .array/port v00000273db69b760, 45;
v00000273db69b760_46 .array/port v00000273db69b760, 46;
E_00000273db64f4a0/11 .event anyedge, v00000273db69b760_43, v00000273db69b760_44, v00000273db69b760_45, v00000273db69b760_46;
v00000273db69b760_47 .array/port v00000273db69b760, 47;
v00000273db69b760_48 .array/port v00000273db69b760, 48;
v00000273db69b760_49 .array/port v00000273db69b760, 49;
v00000273db69b760_50 .array/port v00000273db69b760, 50;
E_00000273db64f4a0/12 .event anyedge, v00000273db69b760_47, v00000273db69b760_48, v00000273db69b760_49, v00000273db69b760_50;
v00000273db69b760_51 .array/port v00000273db69b760, 51;
v00000273db69b760_52 .array/port v00000273db69b760, 52;
v00000273db69b760_53 .array/port v00000273db69b760, 53;
v00000273db69b760_54 .array/port v00000273db69b760, 54;
E_00000273db64f4a0/13 .event anyedge, v00000273db69b760_51, v00000273db69b760_52, v00000273db69b760_53, v00000273db69b760_54;
v00000273db69b760_55 .array/port v00000273db69b760, 55;
v00000273db69b760_56 .array/port v00000273db69b760, 56;
v00000273db69b760_57 .array/port v00000273db69b760, 57;
v00000273db69b760_58 .array/port v00000273db69b760, 58;
E_00000273db64f4a0/14 .event anyedge, v00000273db69b760_55, v00000273db69b760_56, v00000273db69b760_57, v00000273db69b760_58;
v00000273db69b760_59 .array/port v00000273db69b760, 59;
v00000273db69b760_60 .array/port v00000273db69b760, 60;
v00000273db69b760_61 .array/port v00000273db69b760, 61;
v00000273db69b760_62 .array/port v00000273db69b760, 62;
E_00000273db64f4a0/15 .event anyedge, v00000273db69b760_59, v00000273db69b760_60, v00000273db69b760_61, v00000273db69b760_62;
v00000273db69b760_63 .array/port v00000273db69b760, 63;
E_00000273db64f4a0/16 .event anyedge, v00000273db69b760_63, v00000273db69c660_0, v00000273db640020_0, v00000273db69d060_0;
E_00000273db64f4a0/17 .event anyedge, v00000273db69c020_0, v00000273db63ff80_0;
E_00000273db64f4a0 .event/or E_00000273db64f4a0/0, E_00000273db64f4a0/1, E_00000273db64f4a0/2, E_00000273db64f4a0/3, E_00000273db64f4a0/4, E_00000273db64f4a0/5, E_00000273db64f4a0/6, E_00000273db64f4a0/7, E_00000273db64f4a0/8, E_00000273db64f4a0/9, E_00000273db64f4a0/10, E_00000273db64f4a0/11, E_00000273db64f4a0/12, E_00000273db64f4a0/13, E_00000273db64f4a0/14, E_00000273db64f4a0/15, E_00000273db64f4a0/16, E_00000273db64f4a0/17;
L_00000273db785200 .part L_00000273db653a90, 2, 30;
L_00000273db784d00 .concat [ 30 2 0 0], L_00000273db785200, L_00000273db786178;
L_00000273db784120 .part L_00000273db784d00, 0, 6;
L_00000273db7858e0 .part v00000273db69c520_0, 0, 2;
S_00000273db60bbe0 .scope module, "Immediate_Generator" "Imm" 3 98, 7 1 0, S_00000273db62d210;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instr";
    .port_info 1 /OUTPUT 32 "imm_data";
P_00000273db5e2710 .param/l "B_TYPE" 1 7 11, C4<1100011>;
P_00000273db5e2748 .param/l "I_ARITH" 1 7 9, C4<0010011>;
P_00000273db5e2780 .param/l "I_LOAD" 1 7 8, C4<0000011>;
P_00000273db5e27b8 .param/l "S_TYPE" 1 7 10, C4<0100011>;
v00000273db69cac0_0 .net "Instr", 31 0, v00000273db69cc00_0;  alias, 1 drivers
v00000273db69b8a0_0 .net "Opcode", 6 0, L_00000273db784620;  1 drivers
v00000273db69d100_0 .var "imm_data", 31 0;
E_00000273db64ee20 .event anyedge, v00000273db69b8a0_0, v00000273db69cac0_0;
L_00000273db784620 .part v00000273db69cc00_0, 0, 7;
S_00000273db60bd70 .scope module, "Instrucao_Memoria" "Instr_Mem" 3 70, 8 1 0, S_00000273db62d210;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Ender_Instr";
    .port_info 1 /OUTPUT 32 "Instrucao";
v00000273db69cca0_0 .net "Ender_Instr", 31 0, v00000273db69c2a0_0;  alias, 1 drivers
v00000273db69cc00_0 .var "Instrucao", 31 0;
v00000273db69bb20 .array "Mem", 31 0, 31 0;
E_00000273db64f020 .event anyedge, v00000273db69cca0_0;
S_00000273db5ed630 .scope module, "Main_ALU" "ALU" 3 116, 9 1 0, S_00000273db62d210;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "num1";
    .port_info 1 /INPUT 32 "num2";
    .port_info 2 /INPUT 4 "ALUop";
    .port_info 3 /OUTPUT 32 "S";
    .port_info 4 /OUTPUT 1 "zero";
v00000273db69cd40_0 .net "ALUop", 3 0, v00000273db6405c0_0;  alias, 1 drivers
v00000273db69c520_0 .var "S", 31 0;
v00000273db69c8e0_0 .net "num1", 31 0, v00000273db69b6c0_0;  alias, 1 drivers
v00000273db69c200_0 .net "num2", 31 0, v00000273db640840_0;  alias, 1 drivers
v00000273db69ca20_0 .var "zero", 0 0;
E_00000273db64f460 .event anyedge, v00000273db6405c0_0, v00000273db69c8e0_0, v00000273db640840_0, v00000273db69cfc0_0;
S_00000273db5ed7c0 .scope module, "Main_Control" "Controle" 3 75, 10 1 0, S_00000273db62d210;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUOp";
P_00000273db5e2030 .param/l "I_ARITH" 1 10 14, C4<0010011>;
P_00000273db5e2068 .param/l "I_LOAD" 1 10 13, C4<0000011>;
P_00000273db5e20a0 .param/l "TYPE_B" 1 10 12, C4<1100011>;
P_00000273db5e20d8 .param/l "TYPE_R" 1 10 10, C4<0110011>;
P_00000273db5e2110 .param/l "TYPE_S" 1 10 11, C4<0100011>;
v00000273db69c340_0 .var "ALUOp", 1 0;
v00000273db69d420_0 .var "ALUSrc", 0 0;
v00000273db69d1a0_0 .var "Branch", 0 0;
v00000273db69d4c0_0 .var "MemRead", 0 0;
v00000273db69bc60_0 .var "MemWrite", 0 0;
v00000273db69bda0_0 .var "MemtoReg", 0 0;
v00000273db69b800_0 .net "Opcode", 6 0, L_00000273db785ac0;  alias, 1 drivers
v00000273db69bd00_0 .var "RegWrite", 0 0;
E_00000273db64f760 .event anyedge, v00000273db69b800_0;
S_00000273db61bad0 .scope module, "Program_Counter" "PC" 3 57, 11 1 0, S_00000273db62d210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_E";
    .port_info 3 /OUTPUT 32 "PC_S";
v00000273db69c7a0_0 .net "PC_E", 31 0, v00000273db781320_0;  alias, 1 drivers
v00000273db69c2a0_0 .var "PC_S", 31 0;
v00000273db69c980_0 .net "clk", 0 0, v00000273db7846c0_0;  alias, 1 drivers
v00000273db69d240_0 .net "reset", 0 0, v00000273db785840_0;  alias, 1 drivers
S_00000273db61bc60 .scope module, "Reg_File" "Registradores" 3 86, 12 1 0, S_00000273db62d210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /INPUT 5 "rs1";
    .port_info 5 /INPUT 5 "rs2";
    .port_info 6 /INPUT 5 "WriteRegister";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
v00000273db69b6c0_0 .var "ReadData1", 31 0;
v00000273db69b940_0 .var "ReadData2", 31 0;
v00000273db69d2e0_0 .net "RegWrite", 0 0, v00000273db69bd00_0;  alias, 1 drivers
v00000273db69c480 .array "Registrador", 31 0, 31 0;
v00000273db69b9e0_0 .net "WriteData", 31 0, v00000273db780ec0_0;  alias, 1 drivers
v00000273db69ba80_0 .net "WriteRegister", 4 0, L_00000273db784c60;  alias, 1 drivers
v00000273db69be40_0 .net "clk", 0 0, v00000273db7846c0_0;  alias, 1 drivers
v00000273db69bee0_0 .var/i "i", 31 0;
v00000273db781f00_0 .net "reset", 0 0, v00000273db785840_0;  alias, 1 drivers
v00000273db781820_0 .net "rs1", 4 0, L_00000273db784760;  alias, 1 drivers
v00000273db780b00_0 .net "rs2", 4 0, L_00000273db785de0;  alias, 1 drivers
v00000273db69c480_0 .array/port v00000273db69c480, 0;
v00000273db69c480_1 .array/port v00000273db69c480, 1;
v00000273db69c480_2 .array/port v00000273db69c480, 2;
E_00000273db64ef60/0 .event anyedge, v00000273db781820_0, v00000273db69c480_0, v00000273db69c480_1, v00000273db69c480_2;
v00000273db69c480_3 .array/port v00000273db69c480, 3;
v00000273db69c480_4 .array/port v00000273db69c480, 4;
v00000273db69c480_5 .array/port v00000273db69c480, 5;
v00000273db69c480_6 .array/port v00000273db69c480, 6;
E_00000273db64ef60/1 .event anyedge, v00000273db69c480_3, v00000273db69c480_4, v00000273db69c480_5, v00000273db69c480_6;
v00000273db69c480_7 .array/port v00000273db69c480, 7;
v00000273db69c480_8 .array/port v00000273db69c480, 8;
v00000273db69c480_9 .array/port v00000273db69c480, 9;
v00000273db69c480_10 .array/port v00000273db69c480, 10;
E_00000273db64ef60/2 .event anyedge, v00000273db69c480_7, v00000273db69c480_8, v00000273db69c480_9, v00000273db69c480_10;
v00000273db69c480_11 .array/port v00000273db69c480, 11;
v00000273db69c480_12 .array/port v00000273db69c480, 12;
v00000273db69c480_13 .array/port v00000273db69c480, 13;
v00000273db69c480_14 .array/port v00000273db69c480, 14;
E_00000273db64ef60/3 .event anyedge, v00000273db69c480_11, v00000273db69c480_12, v00000273db69c480_13, v00000273db69c480_14;
v00000273db69c480_15 .array/port v00000273db69c480, 15;
v00000273db69c480_16 .array/port v00000273db69c480, 16;
v00000273db69c480_17 .array/port v00000273db69c480, 17;
v00000273db69c480_18 .array/port v00000273db69c480, 18;
E_00000273db64ef60/4 .event anyedge, v00000273db69c480_15, v00000273db69c480_16, v00000273db69c480_17, v00000273db69c480_18;
v00000273db69c480_19 .array/port v00000273db69c480, 19;
v00000273db69c480_20 .array/port v00000273db69c480, 20;
v00000273db69c480_21 .array/port v00000273db69c480, 21;
v00000273db69c480_22 .array/port v00000273db69c480, 22;
E_00000273db64ef60/5 .event anyedge, v00000273db69c480_19, v00000273db69c480_20, v00000273db69c480_21, v00000273db69c480_22;
v00000273db69c480_23 .array/port v00000273db69c480, 23;
v00000273db69c480_24 .array/port v00000273db69c480, 24;
v00000273db69c480_25 .array/port v00000273db69c480, 25;
v00000273db69c480_26 .array/port v00000273db69c480, 26;
E_00000273db64ef60/6 .event anyedge, v00000273db69c480_23, v00000273db69c480_24, v00000273db69c480_25, v00000273db69c480_26;
v00000273db69c480_27 .array/port v00000273db69c480, 27;
v00000273db69c480_28 .array/port v00000273db69c480, 28;
v00000273db69c480_29 .array/port v00000273db69c480, 29;
v00000273db69c480_30 .array/port v00000273db69c480, 30;
E_00000273db64ef60/7 .event anyedge, v00000273db69c480_27, v00000273db69c480_28, v00000273db69c480_29, v00000273db69c480_30;
v00000273db69c480_31 .array/port v00000273db69c480, 31;
E_00000273db64ef60/8 .event anyedge, v00000273db69c480_31, v00000273db780b00_0;
E_00000273db64ef60 .event/or E_00000273db64ef60/0, E_00000273db64ef60/1, E_00000273db64ef60/2, E_00000273db64ef60/3, E_00000273db64ef60/4, E_00000273db64ef60/5, E_00000273db64ef60/6, E_00000273db64ef60/7, E_00000273db64ef60/8;
S_00000273db611bb0 .scope module, "branch_logic" "branch" 3 130, 13 1 0, S_00000273db62d210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Branch";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "Branch_S";
v00000273db781140_0 .net "Branch", 0 0, v00000273db69d1a0_0;  alias, 1 drivers
v00000273db780a60_0 .var "Branch_S", 0 0;
v00000273db780f60_0 .net "zero", 0 0, v00000273db69ca20_0;  alias, 1 drivers
E_00000273db64f5a0 .event anyedge, v00000273db69d1a0_0, v00000273db69ca20_0;
S_00000273db611d40 .scope module, "pc_adder_branch" "somador" 3 124, 14 1 0, S_00000273db62d210;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "soma";
v00000273db7809c0_0 .net "a", 31 0, v00000273db69c2a0_0;  alias, 1 drivers
v00000273db780ce0_0 .net "b", 31 0, v00000273db69d100_0;  alias, 1 drivers
v00000273db7811e0_0 .var "soma", 31 0;
E_00000273db64f3a0 .event anyedge, v00000273db69cca0_0, v00000273db63fee0_0;
S_00000273db5fb270 .scope module, "pc_next_mux" "Mux" 3 154, 5 1 0, S_00000273db62d210;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "num1";
    .port_info 1 /INPUT 32 "num2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "data_S";
v00000273db781320_0 .var "data_S", 31 0;
v00000273db780c40_0 .net "num1", 31 0, v00000273db781dc0_0;  alias, 1 drivers
v00000273db780ba0_0 .net "num2", 31 0, v00000273db7811e0_0;  alias, 1 drivers
v00000273db780e20_0 .net "sel", 0 0, v00000273db780a60_0;  alias, 1 drivers
E_00000273db64f8e0 .event anyedge, v00000273db780a60_0, v00000273db780c40_0, v00000273db7811e0_0;
S_00000273db5fb400 .scope module, "soma4" "somador" 3 64, 14 1 0, S_00000273db62d210;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "soma";
v00000273db780d80_0 .net "a", 31 0, v00000273db69c2a0_0;  alias, 1 drivers
L_00000273db7860e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000273db781500_0 .net "b", 31 0, L_00000273db7860e8;  1 drivers
v00000273db781dc0_0 .var "soma", 31 0;
E_00000273db64f0a0 .event anyedge, v00000273db69cca0_0, v00000273db781500_0;
S_00000273db5e7320 .scope module, "writeback_mux" "Mux" 3 147, 5 1 0, S_00000273db62d210;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "num1";
    .port_info 1 /INPUT 32 "num2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "data_S";
v00000273db780ec0_0 .var "data_S", 31 0;
v00000273db7801a0_0 .net "num1", 31 0, v00000273db69c520_0;  alias, 1 drivers
v00000273db7813c0_0 .net "num2", 31 0, v00000273db69ce80_0;  alias, 1 drivers
v00000273db781280_0 .net "sel", 0 0, v00000273db69bda0_0;  alias, 1 drivers
E_00000273db64f1e0 .event anyedge, v00000273db69bda0_0, v00000273db69cfc0_0, v00000273db69ce80_0;
    .scope S_00000273db61bad0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273db69c2a0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_00000273db61bad0;
T_1 ;
    %wait E_00000273db64efa0;
    %load/vec4 v00000273db69d240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273db69c2a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000273db69c7a0_0;
    %assign/vec4 v00000273db69c2a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000273db5fb400;
T_2 ;
    %wait E_00000273db64f0a0;
    %load/vec4 v00000273db780d80_0;
    %load/vec4 v00000273db781500_0;
    %add;
    %store/vec4 v00000273db781dc0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000273db60bd70;
T_3 ;
    %vpi_call 8 11 "$readmemb", "src/instr_gp22.txt", v00000273db69bb20 {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000273db60bd70;
T_4 ;
    %wait E_00000273db64f020;
    %load/vec4 v00000273db69cca0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v00000273db69bb20, 4;
    %store/vec4 v00000273db69cc00_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000273db5ed7c0;
T_5 ;
    %wait E_00000273db64f760;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69d4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69bda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69bc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69d420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69bd00_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000273db69c340_0, 0, 2;
    %load/vec4 v00000273db69b800_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69d4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69bda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69bc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69d420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273db69bd00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000273db69c340_0, 0, 2;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69d1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273db69d4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273db69bda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69bc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273db69d420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273db69bd00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000273db69c340_0, 0, 2;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69d4c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000273db69bda0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273db69bc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273db69d420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69bd00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000273db69c340_0, 0, 2;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273db69d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69d4c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000273db69bda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69bc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69d420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69bd00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000273db69c340_0, 0, 2;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69d4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69bda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69bc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273db69d420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273db69bd00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000273db69c340_0, 0, 2;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000273db61bc60;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273db69bee0_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000273db69bee0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000273db69bee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273db69c480, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000273db69bee0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000273db69bee0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_00000273db61bc60;
T_7 ;
    %wait E_00000273db64efa0;
    %load/vec4 v00000273db781f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273db69bee0_0, 0, 32;
T_7.2 ;
    %load/vec4 v00000273db69bee0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000273db69bee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273db69c480, 0, 4;
    %load/vec4 v00000273db69bee0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273db69bee0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000273db69d2e0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.6, 4;
    %load/vec4 v00000273db69ba80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v00000273db69b9e0_0;
    %load/vec4 v00000273db69ba80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273db69c480, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000273db61bc60;
T_8 ;
    %wait E_00000273db64ef60;
    %load/vec4 v00000273db781820_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273db69b6c0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000273db781820_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000273db69c480, 4;
    %store/vec4 v00000273db69b6c0_0, 0, 32;
T_8.1 ;
    %load/vec4 v00000273db780b00_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273db69b940_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000273db780b00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000273db69c480, 4;
    %store/vec4 v00000273db69b940_0, 0, 32;
T_8.3 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000273db60bbe0;
T_9 ;
    %wait E_00000273db64ee20;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000273db69d100_0, 0, 32;
    %load/vec4 v00000273db69b8a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000273db69d100_0, 0, 32;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v00000273db69cac0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000273db69cac0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000273db69d100_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v00000273db69cac0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000273db69cac0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000273db69d100_0, 0, 32;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v00000273db69cac0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000273db69cac0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000273db69cac0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000273db69d100_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v00000273db69cac0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v00000273db69cac0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000273db69cac0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000273db69cac0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000273db69cac0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000273db69d100_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000273db62d3a0;
T_10 ;
    %wait E_00000273db64eea0;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000273db6405c0_0, 0, 4;
    %load/vec4 v00000273db63fe40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000273db6405c0_0, 0, 4;
    %jmp T_10.5;
T_10.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000273db6405c0_0, 0, 4;
    %jmp T_10.5;
T_10.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000273db6405c0_0, 0, 4;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v00000273db640520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000273db6405c0_0, 0, 4;
    %jmp T_10.12;
T_10.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000273db6405c0_0, 0, 4;
    %jmp T_10.12;
T_10.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000273db6405c0_0, 0, 4;
    %jmp T_10.12;
T_10.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000273db6405c0_0, 0, 4;
    %jmp T_10.12;
T_10.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000273db6405c0_0, 0, 4;
    %jmp T_10.12;
T_10.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000273db6405c0_0, 0, 4;
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v00000273db640520_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000273db6405c0_0, 0, 4;
    %jmp T_10.17;
T_10.13 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000273db6405c0_0, 0, 4;
    %jmp T_10.17;
T_10.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000273db6405c0_0, 0, 4;
    %jmp T_10.17;
T_10.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000273db6405c0_0, 0, 4;
    %jmp T_10.17;
T_10.17 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000273db6195b0;
T_11 ;
    %wait E_00000273db64f960;
    %load/vec4 v00000273db63fbc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v00000273db63fb20_0;
    %assign/vec4 v00000273db640840_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000273db63fee0_0;
    %assign/vec4 v00000273db640840_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000273db5ed630;
T_12 ;
    %wait E_00000273db64f460;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000273db69c520_0, 0, 32;
    %load/vec4 v00000273db69cd40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000273db69c520_0, 0, 32;
    %jmp T_12.6;
T_12.0 ;
    %load/vec4 v00000273db69c8e0_0;
    %load/vec4 v00000273db69c200_0;
    %sub;
    %store/vec4 v00000273db69c520_0, 0, 32;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v00000273db69c8e0_0;
    %load/vec4 v00000273db69c200_0;
    %add;
    %store/vec4 v00000273db69c520_0, 0, 32;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v00000273db69c8e0_0;
    %load/vec4 v00000273db69c200_0;
    %and;
    %store/vec4 v00000273db69c520_0, 0, 32;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v00000273db69c8e0_0;
    %load/vec4 v00000273db69c200_0;
    %or;
    %store/vec4 v00000273db69c520_0, 0, 32;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v00000273db69c8e0_0;
    %load/vec4 v00000273db69c200_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000273db69c520_0, 0, 32;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %load/vec4 v00000273db69c520_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.7, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273db69ca20_0, 0, 1;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v00000273db69c520_0;
    %cmpi/ne 4294967295, 4294967295, 32;
    %jmp/0xz  T_12.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db69ca20_0, 0, 1;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000273db69ca20_0, 0, 1;
T_12.10 ;
T_12.8 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000273db611d40;
T_13 ;
    %wait E_00000273db64f3a0;
    %load/vec4 v00000273db7809c0_0;
    %load/vec4 v00000273db780ce0_0;
    %add;
    %store/vec4 v00000273db7811e0_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000273db611bb0;
T_14 ;
    %wait E_00000273db64f5a0;
    %load/vec4 v00000273db781140_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.2, 4;
    %load/vec4 v00000273db780f60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273db780a60_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db780a60_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000273db619740;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273db69d380_0, 0, 32;
T_15.0 ;
    %load/vec4 v00000273db69d380_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000273db69d380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273db69b760, 0, 4;
    %load/vec4 v00000273db69d380_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273db69d380_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %pushi/vec4 167772160, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273db69b760, 0, 4;
    %end;
    .thread T_15;
    .scope S_00000273db619740;
T_16 ;
    %wait E_00000273db64f4a0;
    %load/vec4 v00000273db69c5c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000273db69b760, 4;
    %store/vec4 v00000273db69c020_0, 0, 32;
    %load/vec4 v00000273db69c660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v00000273db640020_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v00000273db69d060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000273db63ff80_0, 0, 8;
    %jmp T_16.9;
T_16.4 ;
    %load/vec4 v00000273db69c020_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000273db63ff80_0, 0, 8;
    %jmp T_16.9;
T_16.5 ;
    %load/vec4 v00000273db69c020_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000273db63ff80_0, 0, 8;
    %jmp T_16.9;
T_16.6 ;
    %load/vec4 v00000273db69c020_0;
    %parti/s 8, 16, 6;
    %store/vec4 v00000273db63ff80_0, 0, 8;
    %jmp T_16.9;
T_16.7 ;
    %load/vec4 v00000273db69c020_0;
    %parti/s 8, 24, 6;
    %store/vec4 v00000273db63ff80_0, 0, 8;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
    %load/vec4 v00000273db63ff80_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v00000273db63ff80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000273db69ce80_0, 0, 32;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000273db69ce80_0, 0, 32;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000273db69ce80_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000273db619740;
T_17 ;
    %wait E_00000273db64efa0;
    %load/vec4 v00000273db69c700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000273db69ce80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273db69d380_0, 0, 32;
T_17.2 ;
    %load/vec4 v00000273db69d380_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000273db69d380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273db69b760, 0, 4;
    %load/vec4 v00000273db69d380_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273db69d380_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000273db69cde0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.6, 9;
    %load/vec4 v00000273db640020_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v00000273db69c5c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000273db69b760, 4;
    %store/vec4 v00000273db69c0c0_0, 0, 32;
    %load/vec4 v00000273db69d060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %jmp T_17.11;
T_17.7 ;
    %load/vec4 v00000273db69b620_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000273db69c0c0_0, 4, 8;
    %jmp T_17.11;
T_17.8 ;
    %load/vec4 v00000273db69b620_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000273db69c0c0_0, 4, 8;
    %jmp T_17.11;
T_17.9 ;
    %load/vec4 v00000273db69b620_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000273db69c0c0_0, 4, 8;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v00000273db69b620_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000273db69c0c0_0, 4, 8;
    %jmp T_17.11;
T_17.11 ;
    %pop/vec4 1;
    %load/vec4 v00000273db69c0c0_0;
    %load/vec4 v00000273db69c5c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000273db69b760, 0, 4;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000273db5e7320;
T_18 ;
    %wait E_00000273db64f1e0;
    %load/vec4 v00000273db781280_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v00000273db7801a0_0;
    %assign/vec4 v00000273db780ec0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000273db7813c0_0;
    %assign/vec4 v00000273db780ec0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000273db5fb270;
T_19 ;
    %wait E_00000273db64f8e0;
    %load/vec4 v00000273db780e20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v00000273db780c40_0;
    %assign/vec4 v00000273db781320_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000273db780ba0_0;
    %assign/vec4 v00000273db781320_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000273db646280;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db7846c0_0, 0, 1;
T_20.0 ;
    %delay 5000, 0;
    %load/vec4 v00000273db7846c0_0;
    %inv;
    %store/vec4 v00000273db7846c0_0, 0, 1;
    %jmp T_20.0;
    %end;
    .thread T_20;
    .scope S_00000273db646280;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273db785840_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273db785840_0, 0, 1;
    %vpi_call 2 33 "$display", "[%0t ns] Reset released.", $time {0 0 0};
    %pushi/vec4 32, 0, 32;
T_21.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.1, 5;
    %jmp/1 T_21.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000273db64efa0;
    %jmp T_21.0;
T_21.1 ;
    %pop/vec4 1;
    %vpi_call 2 37 "$display", "\012=========================================================" {0 0 0};
    %vpi_call 2 38 "$display", "\012----- Valores Finais - Registradores -----\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273db785e80_0, 0, 32;
T_21.2 ;
    %load/vec4 v00000273db785e80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_21.3, 5;
    %ix/getv/s 4, v00000273db785e80_0;
    %load/vec4a v00000273db69c480, 4;
    %vpi_call 2 40 "$display", "Registrador [%2d]: %8d", v00000273db785e80_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000273db785e80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000273db785e80_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %vpi_call 2 42 "$display", "=========================================================" {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench_riscv.v";
    "./main.v";
    "./src/ALUc.v";
    "./src/Mux.v";
    "./src/Data_Mem.v";
    "./src/Imm.v";
    "./src/Instr_Mem.v";
    "./src/ALU.v";
    "./src/Controle.v";
    "./src/PC.v";
    "./src/Registradores.v";
    "./src/branch.v";
    "./src/somador.v";
