Classic Timing Analyzer report for sisau
Wed May 22 12:32:51 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_2'
  8. Clock Setup: 'senzor_4'
  9. Clock Setup: 'senzor_5'
 10. Clock Setup: 'senzon_1'
 11. Clock Hold: 'clk'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                               ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.867 ns                         ; senzor_4                           ; Logica_miscare:inst6|stanga            ; --         ; senzor_2 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 31.980 ns                        ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1                               ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 16.006 ns                        ; senzor_4                           ; A_IN1_D1                               ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 14.409 ns                        ; senzor_2                           ; Logica_miscare:inst6|count_ture[2]     ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 93.20 MHz ( period = 10.730 ns ) ; intarziere_semnal:inst4|semnal_out ; afisare_multiplexata:inst11|mux_out[1] ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 232.99 MHz ( period = 4.292 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3]     ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 232.99 MHz ( period = 4.292 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3]     ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzor_4'      ; N/A                                      ; None          ; 232.99 MHz ( period = 4.292 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3]     ; senzor_4   ; senzor_4 ; 0            ;
; Clock Setup: 'senzor_2'      ; N/A                                      ; None          ; 232.99 MHz ( period = 4.292 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3]     ; senzor_2   ; senzor_2 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Selectie_proba:inst1|circuit[1]    ; Selectie_proba:inst1|led1              ; clk        ; clk      ; 45           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                    ;                                        ;            ;          ; 45           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 93.20 MHz ( period = 10.730 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|mux_out[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.971 ns                ;
; N/A                                     ; 93.64 MHz ( period = 10.679 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 4.212 ns                ;
; N/A                                     ; 94.17 MHz ( period = 10.619 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|mux_out[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; 96.30 MHz ( period = 10.384 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.625 ns                ;
; N/A                                     ; 96.97 MHz ( period = 10.312 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 97.10 MHz ( period = 10.299 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 3.853 ns                ;
; N/A                                     ; 97.24 MHz ( period = 10.284 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 3.817 ns                ;
; N/A                                     ; 97.38 MHz ( period = 10.269 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.511 ns                ;
; N/A                                     ; 98.07 MHz ( period = 10.197 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.439 ns                ;
; N/A                                     ; 99.08 MHz ( period = 10.093 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; 102.40 MHz ( period = 9.766 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 3.320 ns                ;
; N/A                                     ; 106.71 MHz ( period = 9.371 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.925 ns                ;
; N/A                                     ; 109.57 MHz ( period = 9.127 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.660 ns                ;
; N/A                                     ; 109.71 MHz ( period = 9.115 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|mux_out[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.648 ns                ;
; N/A                                     ; 110.66 MHz ( period = 9.037 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.570 ns                ;
; N/A                                     ; 112.55 MHz ( period = 8.885 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.418 ns                ;
; N/A                                     ; 117.52 MHz ( period = 8.509 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 118.60 MHz ( period = 8.432 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.986 ns                ;
; N/A                                     ; 119.09 MHz ( period = 8.397 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 3.486 ns                ;
; N/A                                     ; 122.88 MHz ( period = 8.138 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; afisare_multiplexata:inst11|mux_out[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.692 ns                ;
; N/A                                     ; 126.20 MHz ( period = 7.924 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|mux_out[1]                               ; clk        ; clk      ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; 128.92 MHz ( period = 7.757 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|mux_out[1]                               ; clk        ; clk      ; None                        ; None                      ; 4.636 ns                ;
; N/A                                     ; 131.23 MHz ( period = 7.620 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 4.499 ns                ;
; N/A                                     ; 132.54 MHz ( period = 7.545 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 4.424 ns                ;
; N/A                                     ; 136.09 MHz ( period = 7.348 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 137.25 MHz ( period = 7.286 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 137.48 MHz ( period = 7.274 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 4.153 ns                ;
; N/A                                     ; 138.24 MHz ( period = 7.234 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 4.113 ns                ;
; N/A                                     ; 140.13 MHz ( period = 7.136 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 3.516 ns                ;
; N/A                                     ; 141.54 MHz ( period = 7.065 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 3.445 ns                ;
; N/A                                     ; 154.92 MHz ( period = 6.455 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.835 ns                ;
; N/A                                     ; 193.27 MHz ( period = 5.174 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 218.20 MHz ( period = 4.583 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 2.206 ns                ;
; N/A                                     ; 229.10 MHz ( period = 4.365 ns )                    ; Logica_miscare:inst6|count_ture[3]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.989 ns                ;
; N/A                                     ; 230.10 MHz ( period = 4.346 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 3.833 ns                ;
; N/A                                     ; 231.59 MHz ( period = 4.318 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 3.805 ns                ;
; N/A                                     ; 231.96 MHz ( period = 4.311 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.934 ns                ;
; N/A                                     ; 240.85 MHz ( period = 4.152 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; 249.94 MHz ( period = 4.001 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 3.488 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.752 ns                ;
; N/A                                     ; 262.40 MHz ( period = 3.811 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                        ; None                      ; 2.068 ns                ;
; N/A                                     ; 264.76 MHz ( period = 3.777 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 264.76 MHz ( period = 3.777 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 264.76 MHz ( period = 3.777 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 273.67 MHz ( period = 3.654 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.925 ns                ;
; N/A                                     ; 279.10 MHz ( period = 3.583 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; 279.10 MHz ( period = 3.583 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; 279.10 MHz ( period = 3.583 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; 286.53 MHz ( period = 3.490 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[0]                                   ; clk        ; clk      ; None                        ; None                      ; 1.751 ns                ;
; N/A                                     ; 291.38 MHz ( period = 3.432 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.940 ns                ;
; N/A                                     ; 291.38 MHz ( period = 3.432 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.940 ns                ;
; N/A                                     ; 291.38 MHz ( period = 3.432 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.940 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.738 ns                ;
; N/A                                     ; 320.41 MHz ( period = 3.121 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 2.587 ns                ;
; N/A                                     ; 324.68 MHz ( period = 3.080 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.351 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.355 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 2.331 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.276 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.275 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.927 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.537 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.500 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; clk        ; clk      ; None                        ; None                      ; 1.925 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.417 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.447 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.445 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst4|counter[2]                                   ; intarziere_semnal:inst4|semnal_out                                   ; clk        ; clk      ; None                        ; None                      ; 1.608 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.105 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 1.571 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.068 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.553 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst|counter[2]                                    ; intarziere_semnal:inst|counter[0]                                    ; clk        ; clk      ; None                        ; None                      ; 1.540 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst|counter[2]                                    ; intarziere_semnal:inst|counter[1]                                    ; clk        ; clk      ; None                        ; None                      ; 1.537 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.519 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.513 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.505 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; clk        ; clk      ; None                        ; None                      ; 1.503 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.247 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.242 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.242 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.234 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.475 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.474 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.454 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.446 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.190 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.752 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.250 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.239 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.236 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.233 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.229 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.228 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.222 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.220 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst|counter[2]                                    ; intarziere_semnal:inst|semnal_out                                    ; clk        ; clk      ; None                        ; None                      ; 1.217 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst17|inst                                               ; debouncing:inst17|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 1.212 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D4                                       ; clk        ; clk      ; None                        ; None                      ; 1.209 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.208 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.207 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.203 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.199 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.198 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.197 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.196 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.194 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.194 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.190 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.183 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst4|counter[0]                                   ; intarziere_semnal:inst4|counter[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.175 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.174 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.174 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst4|counter[0]                                   ; intarziere_semnal:inst4|counter[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.174 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.174 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.173 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.173 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.172 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.172 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D1                                       ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.169 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst|counter[1]                                    ; intarziere_semnal:inst|counter[2]                                    ; clk        ; clk      ; None                        ; None                      ; 1.167 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.162 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.155 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.152 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.135 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.133 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D2                                       ; clk        ; clk      ; None                        ; None                      ; 1.128 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.097 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.097 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.097 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.095 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 1.087 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D3                                       ; clk        ; clk      ; None                        ; None                      ; 1.087 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst4|counter[2]                                   ; intarziere_semnal:inst4|counter[0]                                   ; clk        ; clk      ; None                        ; None                      ; 1.060 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst4|counter[2]                                   ; intarziere_semnal:inst4|counter[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.060 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 1.045 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 0.773 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.001 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.471 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; clk        ; clk      ; None                        ; None                      ; 1.410 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.489 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.488 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 0.906 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.788 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.786 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.786 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.786 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D3                                       ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D1                                       ; clk        ; clk      ; None                        ; None                      ; 0.783 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D2                                       ; clk        ; clk      ; None                        ; None                      ; 0.783 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D4                                       ; clk        ; clk      ; None                        ; None                      ; 0.783 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.781 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.776 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.773 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.770 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.770 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.768 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.767 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.765 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.765 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.765 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.762 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.760 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.759 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                      ;                                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_2'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 232.99 MHz ( period = 4.292 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.206 ns                ;
; N/A   ; 245.46 MHz ( period = 4.074 ns )               ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.989 ns                ;
; N/A   ; 248.76 MHz ( period = 4.020 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; 276.63 MHz ( period = 3.615 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; 284.09 MHz ( period = 3.520 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.068 ns                ;
; N/A   ; 297.35 MHz ( period = 3.363 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.925 ns                ;
; N/A   ; 312.60 MHz ( period = 3.199 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.751 ns                ;
; N/A   ; 338.64 MHz ( period = 2.953 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.738 ns                ;
; N/A   ; 358.55 MHz ( period = 2.789 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.351 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.355 ns                ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_4'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 232.99 MHz ( period = 4.292 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.206 ns                ;
; N/A   ; 245.46 MHz ( period = 4.074 ns )               ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.989 ns                ;
; N/A   ; 248.76 MHz ( period = 4.020 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; 276.63 MHz ( period = 3.615 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; 284.09 MHz ( period = 3.520 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.068 ns                ;
; N/A   ; 297.35 MHz ( period = 3.363 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.925 ns                ;
; N/A   ; 312.60 MHz ( period = 3.199 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.751 ns                ;
; N/A   ; 338.64 MHz ( period = 2.953 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.738 ns                ;
; N/A   ; 358.55 MHz ( period = 2.789 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.351 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.355 ns                ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 232.99 MHz ( period = 4.292 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.206 ns                ;
; N/A   ; 245.46 MHz ( period = 4.074 ns )               ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.989 ns                ;
; N/A   ; 248.76 MHz ( period = 4.020 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; 276.63 MHz ( period = 3.615 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; 284.09 MHz ( period = 3.520 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.068 ns                ;
; N/A   ; 297.35 MHz ( period = 3.363 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.925 ns                ;
; N/A   ; 312.60 MHz ( period = 3.199 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.751 ns                ;
; N/A   ; 338.64 MHz ( period = 2.953 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.738 ns                ;
; N/A   ; 358.55 MHz ( period = 2.789 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.351 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.355 ns                ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 232.99 MHz ( period = 4.292 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.206 ns                ;
; N/A   ; 245.46 MHz ( period = 4.074 ns )               ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.989 ns                ;
; N/A   ; 248.76 MHz ( period = 4.020 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; 276.63 MHz ( period = 3.615 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; 284.09 MHz ( period = 3.520 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.068 ns                ;
; N/A   ; 297.35 MHz ( period = 3.363 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.925 ns                ;
; N/A   ; 312.60 MHz ( period = 3.199 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.751 ns                ;
; N/A   ; 338.64 MHz ( period = 2.953 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.738 ns                ;
; N/A   ; 358.55 MHz ( period = 2.789 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.351 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.355 ns                ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                   ;
+------------------------------------------+----------------------------------------+------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                   ; To                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------+------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]        ; Selectie_proba:inst1|led1          ; clk        ; clk      ; None                       ; None                       ; 0.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]        ; Logica_miscare:inst6|count_ture[3] ; clk        ; clk      ; None                       ; None                       ; 2.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]        ; Logica_miscare:inst6|count_ture[2] ; clk        ; clk      ; None                       ; None                       ; 2.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]        ; Selectie_proba:inst1|led1          ; clk        ; clk      ; None                       ; None                       ; 1.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]        ; Logica_miscare:inst6|count_ture[0] ; clk        ; clk      ; None                       ; None                       ; 2.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]        ; Logica_miscare:inst6|count_ture[1] ; clk        ; clk      ; None                       ; None                       ; 2.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]        ; Selectie_proba:inst1|led3          ; clk        ; clk      ; None                       ; None                       ; 2.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]        ; Selectie_proba:inst1|led2          ; clk        ; clk      ; None                       ; None                       ; 2.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]        ; Selectie_proba:inst1|reset_counter ; clk        ; clk      ; None                       ; None                       ; 2.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]        ; Logica_miscare:inst6|count_ture[0] ; clk        ; clk      ; None                       ; None                       ; 2.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]        ; Selectie_proba:inst1|reset_counter ; clk        ; clk      ; None                       ; None                       ; 2.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]        ; Selectie_proba:inst1|led2          ; clk        ; clk      ; None                       ; None                       ; 2.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]        ; Selectie_proba:inst1|led3          ; clk        ; clk      ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]        ; Logica_miscare:inst6|count_ture[2] ; clk        ; clk      ; None                       ; None                       ; 2.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]        ; Logica_miscare:inst6|count_ture[3] ; clk        ; clk      ; None                       ; None                       ; 3.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]        ; Logica_miscare:inst6|count_ture[1] ; clk        ; clk      ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[1] ; afisare_multiplexata:inst11|c      ; clk        ; clk      ; None                       ; None                       ; 2.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[1] ; afisare_multiplexata:inst11|a      ; clk        ; clk      ; None                       ; None                       ; 2.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[1] ; afisare_multiplexata:inst11|d      ; clk        ; clk      ; None                       ; None                       ; 2.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[1] ; afisare_multiplexata:inst11|f      ; clk        ; clk      ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[1] ; afisare_multiplexata:inst11|g      ; clk        ; clk      ; None                       ; None                       ; 2.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[1] ; afisare_multiplexata:inst11|e      ; clk        ; clk      ; None                       ; None                       ; 2.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[1] ; afisare_multiplexata:inst11|b      ; clk        ; clk      ; None                       ; None                       ; 2.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[2] ; afisare_multiplexata:inst11|c      ; clk        ; clk      ; None                       ; None                       ; 3.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[2] ; afisare_multiplexata:inst11|a      ; clk        ; clk      ; None                       ; None                       ; 3.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|c      ; clk        ; clk      ; None                       ; None                       ; 3.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|a      ; clk        ; clk      ; None                       ; None                       ; 3.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[2] ; afisare_multiplexata:inst11|d      ; clk        ; clk      ; None                       ; None                       ; 3.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[2] ; afisare_multiplexata:inst11|f      ; clk        ; clk      ; None                       ; None                       ; 3.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[2] ; afisare_multiplexata:inst11|g      ; clk        ; clk      ; None                       ; None                       ; 3.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[2] ; afisare_multiplexata:inst11|b      ; clk        ; clk      ; None                       ; None                       ; 3.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[2] ; afisare_multiplexata:inst11|e      ; clk        ; clk      ; None                       ; None                       ; 3.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|d      ; clk        ; clk      ; None                       ; None                       ; 3.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|f      ; clk        ; clk      ; None                       ; None                       ; 3.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|g      ; clk        ; clk      ; None                       ; None                       ; 3.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|b      ; clk        ; clk      ; None                       ; None                       ; 3.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|e      ; clk        ; clk      ; None                       ; None                       ; 3.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[0] ; afisare_multiplexata:inst11|c      ; clk        ; clk      ; None                       ; None                       ; 1.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[0] ; afisare_multiplexata:inst11|a      ; clk        ; clk      ; None                       ; None                       ; 1.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[0] ; afisare_multiplexata:inst11|d      ; clk        ; clk      ; None                       ; None                       ; 1.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[0] ; afisare_multiplexata:inst11|f      ; clk        ; clk      ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[0] ; afisare_multiplexata:inst11|g      ; clk        ; clk      ; None                       ; None                       ; 1.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[0] ; afisare_multiplexata:inst11|b      ; clk        ; clk      ; None                       ; None                       ; 1.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[0] ; afisare_multiplexata:inst11|e      ; clk        ; clk      ; None                       ; None                       ; 1.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; START_STOP:inst15|inst                 ; START_STOP:inst15|inst             ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+----------------------------------------+------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                      ;
+-------+--------------+------------+------------------+----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                     ; To Clock ;
+-------+--------------+------------+------------------+----------------------------------------+----------+
; N/A   ; None         ; 5.867 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_2 ;
; N/A   ; None         ; 5.739 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_2 ;
; N/A   ; None         ; 5.326 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_4 ;
; N/A   ; None         ; 5.198 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_4 ;
; N/A   ; None         ; 4.380 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; N/A   ; None         ; 4.252 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_3 ;
; N/A   ; None         ; 1.029 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A   ; None         ; 0.747 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A   ; None         ; 0.695 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A   ; None         ; 0.687 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A   ; None         ; 0.603 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A   ; None         ; 0.572 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A   ; None         ; 0.551 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A   ; None         ; 0.405 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A   ; None         ; 0.382 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A   ; None         ; 0.353 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A   ; None         ; 0.321 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A   ; None         ; 0.290 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A   ; None         ; 0.269 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A   ; None         ; 0.269 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A   ; None         ; 0.269 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A   ; None         ; 0.269 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A   ; None         ; 0.261 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A   ; None         ; 0.238 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A   ; None         ; 0.217 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A   ; None         ; 0.209 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A   ; None         ; 0.146 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A   ; None         ; 0.100 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A   ; None         ; 0.094 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A   ; None         ; 0.048 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A   ; None         ; -0.013 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A   ; None         ; -0.021 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A   ; None         ; -0.044 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A   ; None         ; -0.065 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A   ; None         ; -0.073 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A   ; None         ; -0.073 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A   ; None         ; -0.073 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A   ; None         ; -0.073 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A   ; None         ; -0.096 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A   ; None         ; -0.125 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A   ; None         ; -0.136 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A   ; None         ; -0.157 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A   ; None         ; -0.188 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A   ; None         ; -0.188 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A   ; None         ; -0.188 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A   ; None         ; -0.188 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A   ; None         ; -0.209 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A   ; None         ; -0.240 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A   ; None         ; -0.326 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A   ; None         ; -0.355 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A   ; None         ; -0.378 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A   ; None         ; -0.378 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A   ; None         ; -0.378 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A   ; None         ; -0.378 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A   ; None         ; -0.407 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A   ; None         ; -0.430 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A   ; None         ; -0.470 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A   ; None         ; -0.491 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A   ; None         ; -0.499 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A   ; None         ; -0.522 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A   ; None         ; -0.551 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A   ; None         ; -0.614 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A   ; None         ; -0.660 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A   ; None         ; -0.666 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A   ; None         ; -0.712 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A   ; None         ; -0.804 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A   ; None         ; -0.833 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A   ; None         ; -0.856 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A   ; None         ; -0.948 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A   ; None         ; -1.138 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A   ; None         ; -1.874 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A   ; None         ; -2.041 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A   ; None         ; -3.159 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[1] ; clk      ;
; N/A   ; None         ; -3.501 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[3] ; clk      ;
; N/A   ; None         ; -3.881 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[2] ; clk      ;
; N/A   ; None         ; -5.377 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[0] ; clk      ;
; N/A   ; None         ; -9.729 ns  ; senzor_4         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -10.011 ns ; senzor_5         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -10.063 ns ; senzon_1         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -10.489 ns ; senzor_2         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -11.273 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A   ; None         ; -11.555 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A   ; None         ; -11.607 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A   ; None         ; -11.615 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A   ; None         ; -11.730 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A   ; None         ; -11.897 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A   ; None         ; -11.920 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A   ; None         ; -11.949 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A   ; None         ; -12.012 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A   ; None         ; -12.033 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A   ; None         ; -12.064 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A   ; None         ; -12.202 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A   ; None         ; -12.254 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A   ; None         ; -12.375 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A   ; None         ; -12.490 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A   ; None         ; -12.680 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
+-------+--------------+------------+------------------+----------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                               ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 31.980 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.709 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.547 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.276 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.070 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.056 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.052 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.799 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.785 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.674 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.674 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.619 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.403 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.403 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.142 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.128 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.035 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.764 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.746 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.746 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.690 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.419 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.358 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.107 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.925 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 28.762 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.448 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.434 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.052 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 28.052 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 27.413 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.170 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 27.068 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 26.737 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 26.393 ns  ; afisare_multiplexata:inst11|e      ; e                   ; clk        ;
; N/A                                     ; None                                                ; 26.379 ns  ; afisare_multiplexata:inst11|d      ; d                   ; clk        ;
; N/A                                     ; None                                                ; 26.350 ns  ; afisare_multiplexata:inst11|b      ; b                   ; clk        ;
; N/A                                     ; None                                                ; 26.289 ns  ; afisare_multiplexata:inst11|f      ; f                   ; clk        ;
; N/A                                     ; None                                                ; 26.282 ns  ; afisare_multiplexata:inst11|a      ; a                   ; clk        ;
; N/A                                     ; None                                                ; 26.260 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 26.246 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 26.218 ns  ; afisare_multiplexata:inst11|c      ; c                   ; clk        ;
; N/A                                     ; None                                                ; 25.903 ns  ; afisare_multiplexata:inst11|g      ; g                   ; clk        ;
; N/A                                     ; None                                                ; 25.864 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 25.864 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 25.225 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 24.880 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 24.827 ns  ; Selectie_proba:inst1|led1          ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 24.818 ns  ; Selectie_proba:inst1|led2          ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 24.788 ns  ; Selectie_proba:inst1|led3          ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 22.157 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 21.724 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 21.247 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 21.233 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 20.851 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 20.851 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 20.322 ns  ; afisare_multiplexata:inst11|D3     ; D3                  ; clk        ;
; N/A                                     ; None                                                ; 20.313 ns  ; afisare_multiplexata:inst11|D4     ; D4                  ; clk        ;
; N/A                                     ; None                                                ; 20.310 ns  ; afisare_multiplexata:inst11|D2     ; D2                  ; clk        ;
; N/A                                     ; None                                                ; 20.300 ns  ; afisare_multiplexata:inst11|D1     ; D1                  ; clk        ;
; N/A                                     ; None                                                ; 20.212 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 20.147 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.876 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.867 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 19.865 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.813 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.714 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.594 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.542 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.443 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.432 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.387 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.380 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.237 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.223 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.219 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.161 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.116 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.109 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.966 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.955 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.954 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.952 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.941 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.937 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.903 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.889 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.885 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.841 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.841 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.786 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.684 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.683 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.670 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.632 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.618 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.570 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.570 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.559 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.559 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.532 ns  ; START_STOP:inst15|inst             ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 18.532 ns  ; START_STOP:inst15|inst             ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 18.507 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.507 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.504 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.477 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.463 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.459 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.452 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.309 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.295 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.288 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.288 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.236 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.236 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.206 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.202 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.192 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.081 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.081 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.027 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.026 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.013 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.975 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.961 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.931 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.920 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.913 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.913 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.868 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.857 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.810 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.810 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.649 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.631 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.631 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.597 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.586 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.579 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.579 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.575 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.549 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.535 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.525 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.523 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.442 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.304 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.274 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.252 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.243 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.191 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.171 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.153 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.153 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.097 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.092 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.995 ns  ; START_STOP:inst15|inst             ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 16.992 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.985 ns  ; START_STOP:inst15|inst             ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 16.940 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.929 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.826 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.810 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.765 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.758 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.647 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.615 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.601 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.595 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.514 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.333 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.332 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.319 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.281 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.267 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.219 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.219 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.169 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.937 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.937 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.885 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.885 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.855 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.841 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.580 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.459 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.459 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.298 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.246 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.235 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 14.953 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.901 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.820 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 14.475 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 13.660 ns  ; Logica_miscare:inst6|dreapta       ; B_IN3_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.660 ns  ; Logica_miscare:inst6|dreapta       ; A_IN1_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.528 ns  ; Logica_miscare:inst6|dreapta       ; C_IN1_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.514 ns  ; Logica_miscare:inst6|dreapta       ; D_IN3_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.398 ns  ; Logica_miscare:inst6|dreapta       ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.316 ns  ; Logica_miscare:inst6|stanga        ; B_IN4_D1            ; senzor_3   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                    ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 16.006 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 16.006 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 15.905 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 15.891 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 15.444 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 15.444 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 15.314 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 15.300 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 14.715 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 14.282 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 14.208 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 14.060 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 13.775 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 13.627 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 13.567 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 13.385 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 13.371 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 13.222 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 13.038 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 12.838 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 12.838 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 12.693 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 12.118 ns       ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 11.773 ns       ; senzor_3 ; C_IN2_D2 ;
+-------+-------------------+-----------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------+
; th                                                                                                             ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                     ; To Clock ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+
; N/A           ; None        ; 14.409 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A           ; None        ; 14.409 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A           ; None        ; 14.114 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A           ; None        ; 14.010 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A           ; None        ; 13.983 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A           ; None        ; 13.983 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A           ; None        ; 13.931 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A           ; None        ; 13.931 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A           ; None        ; 13.688 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A           ; None        ; 13.649 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A           ; None        ; 13.649 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A           ; None        ; 13.636 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A           ; None        ; 13.584 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A           ; None        ; 13.532 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A           ; None        ; 13.354 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A           ; None        ; 13.250 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A           ; None        ; 10.755 ns ; senzor_2         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 10.329 ns ; senzon_1         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 10.277 ns ; senzor_5         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 9.995 ns  ; senzor_4         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 6.235 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[0] ; clk      ;
; N/A           ; None        ; 4.575 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[1] ; clk      ;
; N/A           ; None        ; 4.571 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[2] ; clk      ;
; N/A           ; None        ; 3.912 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[3] ; clk      ;
; N/A           ; None        ; 2.576 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A           ; None        ; 2.576 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A           ; None        ; 2.307 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A           ; None        ; 2.294 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A           ; None        ; 2.294 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A           ; None        ; 2.281 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A           ; None        ; 2.242 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A           ; None        ; 2.242 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A           ; None        ; 2.177 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A           ; None        ; 2.150 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A           ; None        ; 2.150 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A           ; None        ; 2.140 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A           ; None        ; 2.098 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A           ; None        ; 2.098 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A           ; None        ; 1.999 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A           ; None        ; 1.947 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A           ; None        ; 1.895 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A           ; None        ; 1.868 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A           ; None        ; 1.868 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A           ; None        ; 1.855 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A           ; None        ; 1.843 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A           ; None        ; 1.816 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A           ; None        ; 1.816 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A           ; None        ; 1.816 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A           ; None        ; 1.816 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A           ; None        ; 1.816 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A           ; None        ; 1.816 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A           ; None        ; 1.816 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A           ; None        ; 1.816 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A           ; None        ; 1.803 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A           ; None        ; 1.764 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A           ; None        ; 1.764 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A           ; None        ; 1.751 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A           ; None        ; 1.699 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A           ; None        ; 1.573 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A           ; None        ; 1.534 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A           ; None        ; 1.534 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A           ; None        ; 1.521 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A           ; None        ; 1.521 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A           ; None        ; 1.521 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A           ; None        ; 1.521 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A           ; None        ; 1.482 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A           ; None        ; 1.482 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A           ; None        ; 1.469 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A           ; None        ; 1.469 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A           ; None        ; 1.417 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A           ; None        ; 1.417 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A           ; None        ; 1.417 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A           ; None        ; 1.417 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A           ; None        ; 1.390 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A           ; None        ; 1.390 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A           ; None        ; 1.365 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A           ; None        ; 1.338 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A           ; None        ; 1.338 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A           ; None        ; 1.239 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A           ; None        ; 1.187 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A           ; None        ; 1.135 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A           ; None        ; 1.095 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A           ; None        ; 1.083 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A           ; None        ; 1.056 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A           ; None        ; 1.056 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A           ; None        ; 1.043 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A           ; None        ; 0.991 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A           ; None        ; 0.939 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A           ; None        ; 0.761 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A           ; None        ; 0.657 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A           ; None        ; -3.044 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_3 ;
; N/A           ; None        ; -3.406 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; N/A           ; None        ; -3.990 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_4 ;
; N/A           ; None        ; -4.352 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_4 ;
; N/A           ; None        ; -4.531 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_2 ;
; N/A           ; None        ; -4.893 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_2 ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 22 12:32:50 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "afisare_multiplexata:inst11|a" is a latch
    Warning: Node "afisare_multiplexata:inst11|b" is a latch
    Warning: Node "afisare_multiplexata:inst11|c" is a latch
    Warning: Node "afisare_multiplexata:inst11|d" is a latch
    Warning: Node "afisare_multiplexata:inst11|e" is a latch
    Warning: Node "afisare_multiplexata:inst11|f" is a latch
    Warning: Node "afisare_multiplexata:inst11|g" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
Warning: Found 39 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|a~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|mux_out[3]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|mux_out[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|mux_out[1]" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst1" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected gated clock "debouncing:inst17|inst3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst4|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Equal6~0" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|count_ture[2]~7" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverB[1]~2" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "Selectie_proba:inst1|circuit[1]" as buffer
    Info: Detected ripple clock "Selectie_proba:inst1|circuit[0]" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
Info: Clock "clk" has Internal fmax of 93.2 MHz between source register "intarziere_semnal:inst4|semnal_out" and destination register "afisare_multiplexata:inst11|mux_out[1]" (period= 10.73 ns)
    Info: + Longest register to register delay is 2.971 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N31; Fanout = 8; REG Node = 'intarziere_semnal:inst4|semnal_out'
        Info: 2: + IC(0.764 ns) + CELL(0.370 ns) = 1.134 ns; Loc. = LCCOMB_X18_Y9_N12; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|Mux6~2'
        Info: 3: + IC(0.368 ns) + CELL(0.206 ns) = 1.708 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 2; COMB Node = 'afisare_multiplexata:inst11|Mux6~3'
        Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 2.288 ns; Loc. = LCCOMB_X18_Y9_N28; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|Mux6~0'
        Info: 5: + IC(0.369 ns) + CELL(0.206 ns) = 2.863 ns; Loc. = LCCOMB_X18_Y9_N24; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|Mux6~1'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 2.971 ns; Loc. = LCFF_X18_Y9_N25; Fanout = 8; REG Node = 'afisare_multiplexata:inst11|mux_out[1]'
        Info: Total cell delay = 1.096 ns ( 36.89 % )
        Info: Total interconnect delay = 1.875 ns ( 63.11 % )
    Info: - Smallest clock skew is -7.495 ns
        Info: + Shortest clock path from clock "clk" to destination register is 12.963 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.542 ns) + CELL(0.970 ns) = 3.612 ns; Loc. = LCFF_X20_Y7_N29; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.850 ns) + CELL(0.970 ns) = 6.432 ns; Loc. = LCFF_X12_Y10_N5; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(0.395 ns) + CELL(0.970 ns) = 7.797 ns; Loc. = LCFF_X12_Y10_N17; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12'
            Info: 5: + IC(0.690 ns) + CELL(0.970 ns) = 9.457 ns; Loc. = LCFF_X12_Y9_N3; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12'
            Info: 6: + IC(0.426 ns) + CELL(0.970 ns) = 10.853 ns; Loc. = LCFF_X12_Y9_N1; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12'
            Info: 7: + IC(1.444 ns) + CELL(0.666 ns) = 12.963 ns; Loc. = LCFF_X18_Y9_N25; Fanout = 8; REG Node = 'afisare_multiplexata:inst11|mux_out[1]'
            Info: Total cell delay = 6.616 ns ( 51.04 % )
            Info: Total interconnect delay = 6.347 ns ( 48.96 % )
        Info: - Longest clock path from clock "clk" to source register is 20.458 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.542 ns) + CELL(0.970 ns) = 3.612 ns; Loc. = LCFF_X20_Y7_N29; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.850 ns) + CELL(0.970 ns) = 6.432 ns; Loc. = LCFF_X12_Y10_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
            Info: 4: + IC(1.118 ns) + CELL(0.970 ns) = 8.520 ns; Loc. = LCFF_X13_Y7_N15; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
            Info: 5: + IC(0.399 ns) + CELL(0.970 ns) = 9.889 ns; Loc. = LCFF_X13_Y7_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
            Info: 6: + IC(1.108 ns) + CELL(0.970 ns) = 11.967 ns; Loc. = LCFF_X17_Y7_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
            Info: 7: + IC(0.395 ns) + CELL(0.970 ns) = 13.332 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
            Info: 8: + IC(1.043 ns) + CELL(0.970 ns) = 15.345 ns; Loc. = LCFF_X15_Y7_N13; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
            Info: 9: + IC(0.408 ns) + CELL(0.970 ns) = 16.723 ns; Loc. = LCFF_X15_Y7_N9; Fanout = 3; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
            Info: 10: + IC(2.229 ns) + CELL(0.000 ns) = 18.952 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2~clkctrl'
            Info: 11: + IC(0.840 ns) + CELL(0.666 ns) = 20.458 ns; Loc. = LCFF_X18_Y9_N31; Fanout = 8; REG Node = 'intarziere_semnal:inst4|semnal_out'
            Info: Total cell delay = 9.526 ns ( 46.56 % )
            Info: Total interconnect delay = 10.932 ns ( 53.44 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_2" has Internal fmax of 232.99 MHz between source register "Logica_miscare:inst6|count_ture[0]" and destination register "Logica_miscare:inst6|count_ture[3]" (period= 4.292 ns)
    Info: + Longest register to register delay is 2.206 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[0]'
        Info: 2: + IC(0.443 ns) + CELL(0.615 ns) = 1.058 ns; Loc. = LCCOMB_X24_Y10_N2; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~1'
        Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 1.639 ns; Loc. = LCCOMB_X24_Y10_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~6'
        Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 2.206 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 1.027 ns ( 46.55 % )
        Info: Total interconnect delay = 1.179 ns ( 53.45 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "senzor_2" to destination register is 7.110 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(1.001 ns) + CELL(0.206 ns) = 2.152 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.454 ns) + CELL(0.206 ns) = 3.812 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7'
            Info: 4: + IC(1.516 ns) + CELL(0.000 ns) = 5.328 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7clkctrl'
            Info: 5: + IC(1.416 ns) + CELL(0.366 ns) = 7.110 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 1.723 ns ( 24.23 % )
            Info: Total interconnect delay = 5.387 ns ( 75.77 % )
        Info: - Longest clock path from clock "senzor_2" to source register is 7.111 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(1.001 ns) + CELL(0.206 ns) = 2.152 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.454 ns) + CELL(0.206 ns) = 3.812 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7'
            Info: 4: + IC(1.516 ns) + CELL(0.000 ns) = 5.328 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7clkctrl'
            Info: 5: + IC(1.417 ns) + CELL(0.366 ns) = 7.111 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[0]'
            Info: Total cell delay = 1.723 ns ( 24.23 % )
            Info: Total interconnect delay = 5.388 ns ( 75.77 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 2.085 ns
Info: Clock "senzor_4" has Internal fmax of 232.99 MHz between source register "Logica_miscare:inst6|count_ture[0]" and destination register "Logica_miscare:inst6|count_ture[3]" (period= 4.292 ns)
    Info: + Longest register to register delay is 2.206 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[0]'
        Info: 2: + IC(0.443 ns) + CELL(0.615 ns) = 1.058 ns; Loc. = LCCOMB_X24_Y10_N2; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~1'
        Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 1.639 ns; Loc. = LCCOMB_X24_Y10_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~6'
        Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 2.206 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 1.027 ns ( 46.55 % )
        Info: Total interconnect delay = 1.179 ns ( 53.45 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "senzor_4" to destination register is 7.870 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(1.378 ns) + CELL(0.589 ns) = 2.912 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.454 ns) + CELL(0.206 ns) = 4.572 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7'
            Info: 4: + IC(1.516 ns) + CELL(0.000 ns) = 6.088 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7clkctrl'
            Info: 5: + IC(1.416 ns) + CELL(0.366 ns) = 7.870 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 2.106 ns ( 26.76 % )
            Info: Total interconnect delay = 5.764 ns ( 73.24 % )
        Info: - Longest clock path from clock "senzor_4" to source register is 7.871 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(1.378 ns) + CELL(0.589 ns) = 2.912 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.454 ns) + CELL(0.206 ns) = 4.572 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7'
            Info: 4: + IC(1.516 ns) + CELL(0.000 ns) = 6.088 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7clkctrl'
            Info: 5: + IC(1.417 ns) + CELL(0.366 ns) = 7.871 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[0]'
            Info: Total cell delay = 2.106 ns ( 26.76 % )
            Info: Total interconnect delay = 5.765 ns ( 73.24 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 2.085 ns
Info: Clock "senzor_5" has Internal fmax of 232.99 MHz between source register "Logica_miscare:inst6|count_ture[0]" and destination register "Logica_miscare:inst6|count_ture[3]" (period= 4.292 ns)
    Info: + Longest register to register delay is 2.206 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[0]'
        Info: 2: + IC(0.443 ns) + CELL(0.615 ns) = 1.058 ns; Loc. = LCCOMB_X24_Y10_N2; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~1'
        Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 1.639 ns; Loc. = LCCOMB_X24_Y10_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~6'
        Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 2.206 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 1.027 ns ( 46.55 % )
        Info: Total interconnect delay = 1.179 ns ( 53.45 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 7.588 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 5; CLK Node = 'senzor_5'
            Info: 2: + IC(1.325 ns) + CELL(0.370 ns) = 2.630 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.454 ns) + CELL(0.206 ns) = 4.290 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7'
            Info: 4: + IC(1.516 ns) + CELL(0.000 ns) = 5.806 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7clkctrl'
            Info: 5: + IC(1.416 ns) + CELL(0.366 ns) = 7.588 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 1.877 ns ( 24.74 % )
            Info: Total interconnect delay = 5.711 ns ( 75.26 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 7.589 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 5; CLK Node = 'senzor_5'
            Info: 2: + IC(1.325 ns) + CELL(0.370 ns) = 2.630 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.454 ns) + CELL(0.206 ns) = 4.290 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7'
            Info: 4: + IC(1.516 ns) + CELL(0.000 ns) = 5.806 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7clkctrl'
            Info: 5: + IC(1.417 ns) + CELL(0.366 ns) = 7.589 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[0]'
            Info: Total cell delay = 1.877 ns ( 24.73 % )
            Info: Total interconnect delay = 5.712 ns ( 75.27 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 2.085 ns
Info: Clock "senzon_1" has Internal fmax of 232.99 MHz between source register "Logica_miscare:inst6|count_ture[0]" and destination register "Logica_miscare:inst6|count_ture[3]" (period= 4.292 ns)
    Info: + Longest register to register delay is 2.206 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[0]'
        Info: 2: + IC(0.443 ns) + CELL(0.615 ns) = 1.058 ns; Loc. = LCCOMB_X24_Y10_N2; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~1'
        Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 1.639 ns; Loc. = LCCOMB_X24_Y10_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~6'
        Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 2.206 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 1.027 ns ( 46.55 % )
        Info: Total interconnect delay = 1.179 ns ( 53.45 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 7.536 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'senzon_1'
            Info: 2: + IC(1.019 ns) + CELL(0.614 ns) = 2.578 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.454 ns) + CELL(0.206 ns) = 4.238 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7'
            Info: 4: + IC(1.516 ns) + CELL(0.000 ns) = 5.754 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7clkctrl'
            Info: 5: + IC(1.416 ns) + CELL(0.366 ns) = 7.536 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 2.131 ns ( 28.28 % )
            Info: Total interconnect delay = 5.405 ns ( 71.72 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 7.537 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'senzon_1'
            Info: 2: + IC(1.019 ns) + CELL(0.614 ns) = 2.578 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.454 ns) + CELL(0.206 ns) = 4.238 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7'
            Info: 4: + IC(1.516 ns) + CELL(0.000 ns) = 5.754 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7clkctrl'
            Info: 5: + IC(1.417 ns) + CELL(0.366 ns) = 7.537 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[0]'
            Info: Total cell delay = 2.131 ns ( 28.27 % )
            Info: Total interconnect delay = 5.406 ns ( 71.73 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 2.085 ns
Warning: Circuit may not operate. Detected 45 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Selectie_proba:inst1|circuit[1]" and destination pin or register "Selectie_proba:inst1|led1" for clock "clk" (Hold time is 6.579 ns)
    Info: + Largest clock skew is 7.334 ns
        Info: + Longest clock path from clock "clk" to destination register is 18.994 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.542 ns) + CELL(0.970 ns) = 3.612 ns; Loc. = LCFF_X20_Y7_N13; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
            Info: 3: + IC(1.097 ns) + CELL(0.970 ns) = 5.679 ns; Loc. = LCFF_X20_Y9_N11; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
            Info: 4: + IC(0.418 ns) + CELL(0.970 ns) = 7.067 ns; Loc. = LCFF_X20_Y9_N29; Fanout = 10; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
            Info: 5: + IC(1.524 ns) + CELL(0.970 ns) = 9.561 ns; Loc. = LCFF_X24_Y7_N19; Fanout = 2; REG Node = 'debouncing:inst5|inst'
            Info: 6: + IC(0.434 ns) + CELL(0.206 ns) = 10.201 ns; Loc. = LCCOMB_X24_Y7_N12; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
            Info: 7: + IC(7.270 ns) + CELL(0.000 ns) = 17.471 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'debouncing:inst5|inst3~clkctrl'
            Info: 8: + IC(0.857 ns) + CELL(0.666 ns) = 18.994 ns; Loc. = LCFF_X24_Y10_N5; Fanout = 1; REG Node = 'Selectie_proba:inst1|led1'
            Info: Total cell delay = 5.852 ns ( 30.81 % )
            Info: Total interconnect delay = 13.142 ns ( 69.19 % )
        Info: - Shortest clock path from clock "clk" to source register is 11.660 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.542 ns) + CELL(0.970 ns) = 3.612 ns; Loc. = LCFF_X20_Y7_N13; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
            Info: 3: + IC(1.097 ns) + CELL(0.970 ns) = 5.679 ns; Loc. = LCFF_X20_Y9_N11; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
            Info: 4: + IC(0.418 ns) + CELL(0.970 ns) = 7.067 ns; Loc. = LCFF_X20_Y9_N29; Fanout = 10; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
            Info: 5: + IC(1.524 ns) + CELL(0.970 ns) = 9.561 ns; Loc. = LCFF_X24_Y7_N13; Fanout = 1; REG Node = 'debouncing:inst5|inst1'
            Info: 6: + IC(0.000 ns) + CELL(0.393 ns) = 9.954 ns; Loc. = LCCOMB_X24_Y7_N12; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
            Info: 7: + IC(1.040 ns) + CELL(0.666 ns) = 11.660 ns; Loc. = LCFF_X24_Y10_N31; Fanout = 9; REG Node = 'Selectie_proba:inst1|circuit[1]'
            Info: Total cell delay = 6.039 ns ( 51.79 % )
            Info: Total interconnect delay = 5.621 ns ( 48.21 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.757 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y10_N31; Fanout = 9; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 2: + IC(0.447 ns) + CELL(0.202 ns) = 0.649 ns; Loc. = LCCOMB_X24_Y10_N4; Fanout = 5; COMB Node = 'Selectie_proba:inst1|Decoder0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.757 ns; Loc. = LCFF_X24_Y10_N5; Fanout = 1; REG Node = 'Selectie_proba:inst1|led1'
        Info: Total cell delay = 0.310 ns ( 40.95 % )
        Info: Total interconnect delay = 0.447 ns ( 59.05 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst6|stanga" (data pin = "senzor_4", clock pin = "senzor_2") is 5.867 ns
    Info: + Longest pin to register delay is 7.638 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
        Info: 2: + IC(6.042 ns) + CELL(0.651 ns) = 7.638 ns; Loc. = LCCOMB_X27_Y12_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.596 ns ( 20.90 % )
        Info: Total interconnect delay = 6.042 ns ( 79.10 % )
    Info: + Micro setup delay of destination is 0.974 ns
    Info: - Shortest clock path from clock "senzor_2" to destination register is 2.745 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
        Info: 2: + IC(1.003 ns) + CELL(0.206 ns) = 2.154 ns; Loc. = LCCOMB_X27_Y12_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 2.745 ns; Loc. = LCCOMB_X27_Y12_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.357 ns ( 49.44 % )
        Info: Total interconnect delay = 1.388 ns ( 50.56 % )
Info: tco from clock "clk" to destination pin "B_IN4_D1" through register "Logica_miscare:inst6|count_ture[3]" is 31.980 ns
    Info: + Longest clock path from clock "clk" to source register is 19.703 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.542 ns) + CELL(0.970 ns) = 3.612 ns; Loc. = LCFF_X20_Y7_N13; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
        Info: 3: + IC(1.097 ns) + CELL(0.970 ns) = 5.679 ns; Loc. = LCFF_X20_Y9_N11; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
        Info: 4: + IC(0.418 ns) + CELL(0.970 ns) = 7.067 ns; Loc. = LCFF_X20_Y9_N29; Fanout = 10; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
        Info: 5: + IC(1.524 ns) + CELL(0.970 ns) = 9.561 ns; Loc. = LCFF_X24_Y7_N19; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 6: + IC(0.434 ns) + CELL(0.206 ns) = 10.201 ns; Loc. = LCCOMB_X24_Y7_N12; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
        Info: 7: + IC(1.040 ns) + CELL(0.970 ns) = 12.211 ns; Loc. = LCFF_X24_Y10_N15; Fanout = 11; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: 8: + IC(3.828 ns) + CELL(0.366 ns) = 16.405 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7'
        Info: 9: + IC(1.516 ns) + CELL(0.000 ns) = 17.921 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7clkctrl'
        Info: 10: + IC(1.416 ns) + CELL(0.366 ns) = 19.703 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 6.888 ns ( 34.96 % )
        Info: Total interconnect delay = 12.815 ns ( 65.04 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 12.277 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: 2: + IC(1.074 ns) + CELL(0.646 ns) = 1.720 ns; Loc. = LCCOMB_X24_Y10_N6; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~0'
        Info: 3: + IC(1.043 ns) + CELL(0.646 ns) = 3.409 ns; Loc. = LCCOMB_X24_Y10_N0; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~1'
        Info: 4: + IC(1.841 ns) + CELL(0.624 ns) = 5.874 ns; Loc. = LCCOMB_X27_Y12_N4; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~5'
        Info: 5: + IC(3.167 ns) + CELL(3.236 ns) = 12.277 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
        Info: Total cell delay = 5.152 ns ( 41.96 % )
        Info: Total interconnect delay = 7.125 ns ( 58.04 % )
Info: Longest tpd from source pin "senzor_4" to destination pin "B_IN3_D1" is 16.006 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
    Info: 2: + IC(6.300 ns) + CELL(0.589 ns) = 7.834 ns; Loc. = LCCOMB_X27_Y12_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~2'
    Info: 3: + IC(2.186 ns) + CELL(0.623 ns) = 10.643 ns; Loc. = LCCOMB_X17_Y9_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~3'
    Info: 4: + IC(2.127 ns) + CELL(3.236 ns) = 16.006 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'B_IN3_D1'
    Info: Total cell delay = 5.393 ns ( 33.69 % )
    Info: Total interconnect delay = 10.613 ns ( 66.31 % )
Info: th for register "Logica_miscare:inst6|count_ture[3]" (data pin = "senzor_2", clock pin = "clk") is 14.409 ns
    Info: + Longest clock path from clock "clk" to destination register is 19.703 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.542 ns) + CELL(0.970 ns) = 3.612 ns; Loc. = LCFF_X20_Y7_N13; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
        Info: 3: + IC(1.097 ns) + CELL(0.970 ns) = 5.679 ns; Loc. = LCFF_X20_Y9_N11; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
        Info: 4: + IC(0.418 ns) + CELL(0.970 ns) = 7.067 ns; Loc. = LCFF_X20_Y9_N29; Fanout = 10; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
        Info: 5: + IC(1.524 ns) + CELL(0.970 ns) = 9.561 ns; Loc. = LCFF_X24_Y7_N19; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 6: + IC(0.434 ns) + CELL(0.206 ns) = 10.201 ns; Loc. = LCCOMB_X24_Y7_N12; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
        Info: 7: + IC(1.040 ns) + CELL(0.970 ns) = 12.211 ns; Loc. = LCFF_X24_Y10_N15; Fanout = 11; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: 8: + IC(3.828 ns) + CELL(0.366 ns) = 16.405 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7'
        Info: 9: + IC(1.516 ns) + CELL(0.000 ns) = 17.921 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7clkctrl'
        Info: 10: + IC(1.416 ns) + CELL(0.366 ns) = 19.703 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 6.888 ns ( 34.96 % )
        Info: Total interconnect delay = 12.815 ns ( 65.04 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.294 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
        Info: 2: + IC(1.001 ns) + CELL(0.206 ns) = 2.152 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
        Info: 3: + IC(1.924 ns) + CELL(0.651 ns) = 4.727 ns; Loc. = LCCOMB_X24_Y10_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~6'
        Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 5.294 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 2.008 ns ( 37.93 % )
        Info: Total interconnect delay = 3.286 ns ( 62.07 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 167 megabytes
    Info: Processing ended: Wed May 22 12:32:51 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


