<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230003956A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230003956</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17364431</doc-number><date>20210630</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>G</section><class>02</class><subclass>B</subclass><main-group>6</main-group><subgroup>42</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>02</class><subclass>B</subclass><main-group>6</main-group><subgroup>4225</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>02</class><subclass>B</subclass><main-group>6</main-group><subgroup>4239</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>02</class><subclass>B</subclass><main-group>6</main-group><subgroup>4245</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e43">SEMICONDUCTOR PACKAGE STRUCTURE AND METHOD OF MANUFACTURING THE SAME</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="obligated-assignee"><addressbook><orgname>Advanced Semiconductor Engineering, Inc.</orgname><address><city>Kaohsiung</city><country>TW</country></address></addressbook><residence><country>TW</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>YOU</last-name><first-name>Chang-Feng</first-name><address><city>Kaohsiung</city><country>TW</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>YEH</last-name><first-name>Yu-Yuan</first-name><address><city>Kaohsiung</city><country>TW</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>CHEN</last-name><first-name>Jun-Wei</first-name><address><city>Kaohsiung</city><country>TW</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>Advanced Semiconductor Engineering, Inc.</orgname><role>03</role><address><city>Kaohsiung</city><country>TW</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A semiconductor package structure and a method of manufacturing the same are provided. A semiconductor package structure includes a first electronic component and a light emitter. The photonic component includes a substrate and a first port. The light emitter is disposed over the substrate of the photonic component. The light emitter is configured to emit light through the first port. A coupling loss between the first port of the photonic component and the light emitter is less than 3 dB.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="78.99mm" wi="158.75mm" file="US20230003956A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="213.78mm" wi="154.09mm" orientation="landscape" file="US20230003956A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="188.30mm" wi="127.42mm" orientation="landscape" file="US20230003956A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="176.87mm" wi="154.09mm" orientation="landscape" file="US20230003956A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="215.56mm" wi="154.09mm" orientation="landscape" file="US20230003956A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="190.16mm" wi="128.44mm" orientation="landscape" file="US20230003956A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="190.16mm" wi="128.44mm" orientation="landscape" file="US20230003956A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="190.16mm" wi="128.52mm" orientation="landscape" file="US20230003956A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="190.16mm" wi="128.52mm" orientation="landscape" file="US20230003956A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="190.16mm" wi="128.52mm" orientation="landscape" file="US20230003956A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="213.78mm" wi="154.09mm" orientation="landscape" file="US20230003956A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="194.56mm" wi="133.27mm" orientation="landscape" file="US20230003956A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">BACKGROUND</heading><heading id="h-0002" level="1">1. Field of the Disclosure</heading><p id="p-0002" num="0001">The present disclosure relates to semiconductor package structures and methods of manufacturing the same.</p><heading id="h-0003" level="1">2. Description of Related Art</heading><p id="p-0003" num="0002">As semiconductor package structures are scaled down, the thickness of the substrate becomes much thinner (e.g., less than 100 &#x3bc;m). A carrier is used to support the thinned substrate through an adhesive material when a component is bonded to the substrate. The adhesive material may collapse due to high temperature in bonding the component, and thus the yield and reliability is deteriorated.</p><heading id="h-0004" level="1">SUMMARY</heading><p id="p-0004" num="0003">According to some embodiments of the present disclosure, a semiconductor package structure includes a first electronic component and a light emitter. The photonic component includes a substrate and a first port. The light emitter is disposed over the substrate of the photonic component. The light emitter is configured to emit light through the first port. A coupling loss between the first port of the photonic component and the light emitter is less than 3 dB.</p><p id="p-0005" num="0004">According to some embodiments of the present disclosure, a method of manufacturing a semiconductor package structure includes: providing a photonic component including a substrate; providing a carrier; attaching the substrate of the photonic component to the carrier through an adhesive material; and performing a first heat operation on the adhesive material, wherein a highest temperature of the adhesive material in the first heat operation is less than a glass transition temperature of the adhesive material.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0005" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0006" num="0005">Aspects of the present disclosure are readily understood from the following detailed description when read with the accompanying figures. It should be noted that various features may not be drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.</p><p id="p-0007" num="0006"><figref idref="DRAWINGS">FIG. <b>1</b>A</figref> is a cross-sectional view of a semiconductor package structure in accordance with some embodiments of the present disclosure.</p><p id="p-0008" num="0007"><figref idref="DRAWINGS">FIG. <b>1</b>B</figref> is a partial enlarged view of region A of the semiconductor package structure shown in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref> in accordance with some embodiments of the present disclosure.</p><p id="p-0009" num="0008"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a schematic view illustrating the connections between different components in accordance with some embodiments of the present disclosure.</p><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a flow chart illustrating a method for manufacturing a semiconductor device according to various aspects of the present disclosure.</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>4</b>A</figref>, <figref idref="DRAWINGS">FIG. <b>4</b>B</figref>, <figref idref="DRAWINGS">FIG. <b>4</b>C</figref>, <figref idref="DRAWINGS">FIG. <b>4</b>D</figref>, <figref idref="DRAWINGS">FIG. <b>4</b>E</figref>, and <figref idref="DRAWINGS">FIG. <b>4</b>F</figref> illustrate various stages of a method for manufacturing a semiconductor package structure in accordance with some embodiments of the present disclosure.</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a chart illustrating temperatures in a first heat operation and a second heat operation.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><p id="p-0013" num="0012">Common reference numerals are used throughout the drawings and the detailed description to indicate the same or similar components. The present disclosure will be more apparent from the following detailed description taken in conjunction with the accompanying drawings.</p><heading id="h-0006" level="1">DETAILED DESCRIPTION</heading><p id="p-0014" num="0013">The following disclosure provides for many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below. These are, of course, merely examples and are not intended to be limiting. In the present disclosure, reference to the formation or disposal of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed or disposed in direct contact, and may also include embodiments in which additional features may be formed or disposed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.</p><p id="p-0015" num="0014">Embodiments of the present disclosure are discussed in detail below. It should be appreciated, however, that the present disclosure provides many applicable concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative and do not limit the scope of the disclosure.</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. <b>1</b>A</figref> is a cross-sectional view of a semiconductor package structure <b>100</b> in accordance with some embodiments of the present disclosure. In some embodiments, the semiconductor package structure <b>100</b> may include an photonic component <b>110</b> and a light emitter <b>120</b>.</p><p id="p-0017" num="0016">In some embodiments, the photonic component <b>110</b> can be configured to process, receive, and/or transmit optical signals. In some embodiments, the photonic component <b>110</b> can convert the optical signals to electric signals. For example, the photonic component <b>110</b> can include, but is not limited to, a photonic integrated circuit (PIC). The photonic component <b>110</b> may include a surface <b>110</b><i>s</i><b>1</b> and a surface <b>110</b><i>s</i><b>2</b>. The surface <b>110</b><i>s</i><b>1</b> and the surface <b>110</b><i>s</i><b>2</b> may be at different heights. The surface <b>110</b><i>s</i><b>1</b> may be higher than the surface <b>110</b><i>s</i><b>2</b>. The surface <b>110</b><i>s</i><b>1</b> and the surface <b>110</b><i>s</i><b>2</b> of the photonic component <b>110</b> may define a recess for accommodating the light emitter <b>120</b>. The photonic component <b>110</b> may include a surface <b>110</b><i>s</i><b>3</b> opposite to the surface <b>110</b><i>s</i><b>1</b>. The surface <b>110</b><i>s</i><b>3</b> may also be referred to as a backside surface.</p><p id="p-0018" num="0017">In some embodiments, the photonic component <b>110</b> may include a substrate <b>111</b>. The substrate <b>111</b> may include a semiconductor substrate. The substrate <b>111</b> may include silicon or germanium in a single crystal form, a polycrystalline form, or an amorphous form. The surface <b>110</b><i>s</i><b>1</b> and the surface <b>110</b><i>s</i><b>3</b> may be located on different sides of the substrate <b>111</b>. The surface <b>110</b><i>s</i><b>1</b> and the surface <b>110</b><i>s</i><b>2</b> may be located on a same side of the substrate <b>111</b>. In some embodiments, the photonic component <b>110</b> may have a thickness t<b>1</b> greater than 0 and equal to or less than 100 &#x3bc;m, such as 10 &#x3bc;m, 20 &#x3bc;m, 30 &#x3bc;m, 40 &#x3bc;m, 50 &#x3bc;m, 60 &#x3bc;m, 70 &#x3bc;m, 80 &#x3bc;m, 90 &#x3bc;m or 100 &#x3bc;m. In some embodiments, the substrate <b>111</b> may be light transmissive. In some embodiments, the substrate <b>111</b> may be light transmissive with light of wavelength from about 100 nm to about 1000 nm, such as 100 nm, 200 nm, 300 nm, 400 nm, 500 nm, 60 nm, 700 nm, 800 nm, 900 nm or 1000 nm. In some embodiments, the light transmittance of the substrate <b>111</b> with respect to light may be equal to or greater than 90%, such as 90%, 93%, 95%, 97% or 99%.</p><p id="p-0019" num="0018">In some embodiments, the photonic component <b>110</b> may include an etching stop layer <b>112</b>. The etching stop layer <b>112</b> may be disposed on the substrate <b>111</b>. The etching stop layer <b>112</b> may be disposed on the surface <b>110</b><i>s</i><b>1</b> of the photonic component <b>110</b>. The etching stop layer <b>112</b> may be used to assist in forming a conductive via (e.g., conductive via <b>113</b>). The materials of the etching stop layer <b>112</b> and the substrate <b>111</b> have distinct etching selectivity. By way of examples, the etching stop layer <b>112</b> may include electrical conductive materials, such as metal or other suitable materials.</p><p id="p-0020" num="0019">In some embodiments, the photonic component <b>110</b> may include a conductive via <b>113</b>. The conductive via <b>113</b> may be configured to electrically connect the etching stop layer <b>112</b> and terminals (such as conductive terminals <b>170</b>). The conductive via <b>113</b> may include, for example, a through-silicon via (TSV). The conductive via <b>113</b> may extend between the surface <b>110</b><i>s</i><b>1</b> and the surface <b>110</b><i>s</i><b>3</b>. The conductive via <b>113</b> may penetrate the substrate <b>111</b> of the electronic components <b>110</b>. The conductive via <b>113</b> may include copper, tin, aluminum, gold, silver, tungsten, nickel or other suitable materials. In order to form the conductive via <b>113</b> with a suitable aspect ratio, the thickness t<b>1</b> of the substrate <b>111</b> may be equal to or less than 100 &#x3bc;m.</p><p id="p-0021" num="0020">In some embodiments, the photonic component <b>110</b> may include a circuit layer <b>114</b>. The circuit layer <b>114</b> may be disposed adjacent to the surface <b>110</b><i>s</i><b>3</b> of the photonic component <b>110</b>. The circuit layer <b>114</b> may be electrically connected to the etching stop layer <b>112</b> through the conductive via <b>113</b>. In some embodiments, the circuit layer <b>114</b> may include a redistribution layer (RDL), which includes dielectric layer(s), and trace(s) and via(s) embedded therein.</p><p id="p-0022" num="0021">In some embodiments, the photonic component <b>110</b> may include a dielectric layer <b>115</b>. A portion of the circuit layer <b>114</b> may be exposed by the dielectric layer <b>115</b>. Since the thickness of the dielectric layer <b>115</b> is relatively small in comparison with that of the substrate <b>111</b>, the lower surface of the substrate <b>111</b> may be defined as the surface <b>110</b><i>s</i><b>3</b> of the photonic component <b>110</b>.</p><p id="p-0023" num="0022">The photonic component <b>110</b> may include an active element (not shown). The active elements may include, but are not limited to, diodes, field effect transistors (FETs), metal-oxide-semiconductor FETs (MOSFETs), complementary metal-oxide-semiconductor (CMOS) transistors, and bipolar transistors.</p><p id="p-0024" num="0023">In some embodiments, the light emitter <b>120</b> may be disposed on the substrate <b>111</b>. In some embodiments, the light emitter <b>120</b> may be disposed on the surface <b>110</b><i>s</i><b>2</b> of the photonic component <b>110</b>. The light emitter <b>120</b> is configured to provide an optical signal to the photonic component <b>110</b>. For example, the light emitter <b>120</b> may provide light such as visible light or invisible light, to the photonic component <b>110</b>. The photonic component <b>110</b> may receive the light emitted from the light emitter <b>120</b>, and convert the light into an electrical signal. The light emitter <b>120</b> may include, for example, a laser diode or other light emitters. The light emitter <b>120</b> may include a protruding portion <b>122</b>.</p><p id="p-0025" num="0024">In some embodiments, the semiconductor package structure <b>100</b> may further include a bonding layer <b>130</b> (or a bonding material). The bonding layer <b>130</b> is configured to connect the photonic component <b>110</b> and the light emitter <b>120</b>. In some embodiments, the bonding layer <b>130</b> may be disposed between the photonic component <b>110</b> and the light emitter <b>120</b>. In some embodiments, the bonding layer <b>130</b> is formed from a material curable or reflowable by light arriving at the bonding layer <b>130</b>, and the light emitter <b>120</b> is bonded to the photonic component <b>110</b> through the bonding layer <b>130</b>. In some embodiments, the bonding layer <b>130</b> includes a soldering material such as metal, alloy or other suitable materials. In some embodiments, the bonding layer <b>130</b> may include an alloy of gold and tin. In some embodiments, the protruding portion <b>122</b> of the light emitter <b>120</b> may be in contact with the bonding layer <b>130</b>.</p><p id="p-0026" num="0025">In some embodiments, the semiconductor package structure <b>100</b> may further include an oxide layer <b>141</b> such as a silicon oxide layer. The oxide layer <b>141</b> may be disposed on the substrate <b>111</b>. The oxide layer <b>141</b> may include a cladding layer of the waveguide <b>150</b>. In some embodiments, the oxide layer <b>141</b> may be replaced by other suitable materials.</p><p id="p-0027" num="0026">In some embodiments, the semiconductor package structure <b>100</b> may further include a redistribution structure <b>142</b>. The redistribution structure <b>142</b> is disposed on the oxide layer <b>141</b>. The redistribution structure <b>142</b> may be configured to electrically connect different electronic components. The redistribution structure <b>142</b> may be electrically connected to the circuit layer <b>114</b> through the etching stop layer <b>112</b> and the conductive via <b>113</b> of the photonic component <b>110</b>.</p><p id="p-0028" num="0027">In some embodiments, the semiconductor package structure <b>100</b> may further include a waveguide <b>150</b>. In some embodiments, the waveguide <b>150</b> may be configured to transmit light. For example, the waveguide <b>150</b> may be configured to transmit light emitted from the light emitter <b>120</b> to other electronic and/or optical components, such as the photonic component <b>110</b> or a photodiode. In some embodiments, the waveguide <b>150</b> may be embedded in the oxide layer <b>141</b>. In some embodiments, a port <b>151</b> of the waveguide <b>150</b> may be exposed by the oxide layer <b>141</b>. The port <b>151</b> may serve as a terminal of the waveguide <b>150</b>. In some embodiments, the light emitter <b>120</b> may include a port <b>121</b> (or light exit), from which light may be emitted. In some embodiments, the port <b>121</b> may be at least partially aligned to the port <b>151</b> of the waveguide <b>150</b>.</p><p id="p-0029" num="0028">In some embodiments, the semiconductor package structure <b>100</b> may further include electronic components <b>160</b><i>a</i>, <b>160</b><i>b </i>and <b>160</b><i>c</i>. The electronic components <b>160</b><i>a</i>, <b>160</b><i>b </i>and/or <b>160</b><i>c </i>may include active components and/or passive components. For example, the electronic components <b>160</b><i>a</i>, <b>160</b><i>b </i>and/or <b>160</b><i>c </i>may include an electronic integrated circuit (EIC), which may be configured to process, receive, and/or transmit electrical signals from other electronic components, such as the photonic component <b>110</b>. The electronic components <b>160</b><i>a</i>, <b>160</b><i>b </i>and <b>160</b><i>c </i>may include a transceiver including a physical-layer circuit or a physical-layer interface portion (normally abbreviated as &#x201c;PHY&#x201d;), which connects a physical medium through which data is conveyed to and from the electronic components <b>160</b><i>a</i>, <b>160</b><i>b </i>and <b>160</b><i>c</i>. In some arrangements, the electronic components <b>160</b><i>a</i>, <b>160</b><i>b </i>and <b>160</b><i>c </i>may include a Serializer-Deserializer (SERDES) die. The SERDES die may be used in high speed communications to convert data between serial data and parallel interfaces in order to minimize the number of I/O pins and interconnects. The electronic components <b>160</b><i>a</i>, <b>160</b><i>b </i>and/or <b>160</b><i>c </i>may be coupled to the photonic component <b>110</b>. For example, the electronic components <b>160</b><i>a</i>, <b>160</b><i>b </i>and/or <b>160</b><i>c </i>may be configured to receive the electrical signal from the photonic component <b>110</b>. In some embodiments, the electronic components <b>160</b><i>a</i>, <b>160</b><i>b </i>and/or <b>160</b><i>c </i>may be electrically connected to the conductive via <b>113</b> of the photonic component <b>110</b>.</p><p id="p-0030" num="0029">In some embodiments, the semiconductor package structure <b>100</b> may further include conductive terminals <b>170</b>. The conductive terminal <b>170</b> may be configured to electrically connect the semiconductor package structure <b>100</b> and other electronic components (not shown). The conductive terminal <b>170</b> can include a solder ball (e.g., Sn ball).</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>1</b>B</figref> is a partial enlarged view of region A of the semiconductor package structure shown in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref> in accordance with some embodiments of the present disclosure.</p><p id="p-0032" num="0031">In some embodiments, the port <b>121</b> of the light emitter <b>120</b> and the port <b>151</b> of the waveguide <b>150</b> have an alignment offset along, for example, a vertical direction or a horizontal direction. That is, the port <b>121</b> of the light emitter <b>120</b> may be at least partially misaligned to the port <b>151</b> of the waveguide <b>150</b>, which may cause a coupling loss.</p><p id="p-0033" num="0032"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a schematic view illustrating the coupling between different components in accordance with some embodiments of the present disclosure.</p><p id="p-0034" num="0033">In some embodiments, the semiconductor package structure <b>100</b> may further include a photo detector <b>180</b>. In some embodiments, the photo detector <b>180</b> may be configured to detect a photocurrent. In some embodiments, the photo detector <b>180</b> may be configured to detect an information for calculating the coupling loss, from the optical signal to the electrical signal, due to the alignment offset. The information may include, but is not limited to, photocurrent. In some embodiments, the photo detector <b>180</b> is coupled to the waveguide <b>150</b>. The photo detector <b>180</b> may receive the light transmitted by the waveguide <b>150</b>. In some embodiments, the photo detector <b>180</b> may include photodiodes, photo transistors or other suitable photo detectors.</p><p id="p-0035" num="0034">In some embodiments, the waveguide <b>150</b> may receive light emitted from the light emitter <b>120</b>, and transmit the light to the photonic component <b>110</b> and the photo detector <b>180</b>. For example, the photonic component <b>110</b> may receive the light greater than 95%, such as 95%, 96%, 97%, 98%, 99%, 99.5%, 99.9% or more, while the photo detector <b>180</b> may receive the light less than 5%, such as 5%, 4%, 3%, 2%, 1%, 0.5%, 0.1% or less. Alignment offset (e.g., Z shift) between the port <b>121</b> of the light emitter <b>120</b> and the waveguide <b>150</b> may affect the coupling loss from the optical signal to the electrical signal, and the photo detector <b>180</b> may be used to detect the degree of the alignment offset. In some embodiments, the coupling loss from the optical signal to the electric signal of the semiconductor package structure <b>100</b> is less than about 3 dB, such as 3 dB, 2.5 dB, 2 dB, 1.5 dB, 1 dB or less. The coupling loss may be calculated with equation (1), as follows:</p><p id="p-0036" num="0000"><br/><?in-line-formulae description="In-line Formulae" end="lead"?>&#x2212;<i>C=</i>10&#xd7;log(<i>R&#xd7;P&#xd7;S/I</i>)<?in-line-formulae description="In-line Formulae" end="tail"?></p><p id="p-0037" num="0035">C in equation (1) is coupling loss (unit: dB), R in equation (1) is photo responsivity (unit: A/W), P in equation (1) is photocurrent detected by the photo detector <b>180</b> (unit: A), S in equation (1) is the ratio of light that the photo detector <b>180</b> receives, and I in equation (1) is power of light emitted by the light emitter <b>120</b> (unit: W).</p><p id="p-0038" num="0036">In some embodiments, the power of light emitted by the light emitter <b>120</b> is 60 mW, the ratio of light the photo detector <b>180</b> receives is 1%, the photocurrent detected by the photo detector <b>180</b> is 255 &#x3bc;A, photo responsivity is 0.85 mA/mW. In such a condition, the coupling loss of the semiconductor package structure <b>100</b> is about 3 dB. When the coupling loss is equal to or less than about 3 dB, it means that the degree of the alignment offset between the light emitter <b>120</b> and the waveguide <b>150</b> is relatively small. In some embodiments, the photocurrent detected by the photo detector <b>180</b> may range from about 250 &#x3bc;A to about 1000 &#x3bc;A, such as 250 &#x3bc;A, 350 &#x3bc;A, 450 &#x3bc;A, 550 &#x3bc;A, 650 &#x3bc;A, 750 &#x3bc;A, 850 &#x3bc;A, 950 &#x3bc;A or 1000 &#x3bc;A. In some embodiments, the photocurrent detected by the photo detector <b>180</b> may be equal to or greater than 250 &#x3bc;A. As shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the photonic component <b>110</b> may be coupled to the electronic components <b>160</b><i>a</i>, <b>160</b><i>b </i>and <b>160</b><i>c</i>, respectively.</p><p id="p-0039" num="0037"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a flow chart illustrating a method <b>300</b> for manufacturing a semiconductor device according to various aspects of the present disclosure.</p><p id="p-0040" num="0038">The method <b>300</b> begins with operation <b>302</b> in which a photonic component, such as a PIC, is provided on a carrier through an adhesive material, wherein the photonic component may include a substrate. The method <b>300</b> continues with operation <b>304</b> in which a light emitter, such as a laser diode, is bonded to the substrate of the photonic component through a bonding material. The method <b>300</b> continues with operation <b>306</b> in which an energy beam, such as light, is provided to heat the bonding material. The method <b>300</b> continues with operation <b>308</b> in which a first heat operation is performed such that the adhesive material has a temperature less than the glass transition temperature of the adhesive material. The method <b>300</b> continues with operation <b>310</b> in which the second heat operation is performed to heat the bonding material such that the adhesive material has a temperature greater than the glass transition temperature of the adhesive material, and thus the bonding material is cured, becoming a bonding layer. The method <b>300</b> continues with operation <b>312</b> in which electronic components, including the EIC and passive components, are formed on the substrate to produce a semiconductor package structure.</p><p id="p-0041" num="0039">The method <b>300</b> is merely an example, and is not intended to limit the present disclosure beyond what is explicitly recited in the claims. Additional operations can be provided before, during, and after the method <b>300</b>, and some operations described can be replaced, eliminated, or moved around for additional embodiments of the method.</p><p id="p-0042" num="0040"><figref idref="DRAWINGS">FIG. <b>4</b>A</figref>, <figref idref="DRAWINGS">FIG. <b>4</b>B</figref>, <figref idref="DRAWINGS">FIG. <b>4</b>C</figref>, <figref idref="DRAWINGS">FIG. <b>4</b>D</figref>, <figref idref="DRAWINGS">FIG. <b>4</b>E</figref>, and <figref idref="DRAWINGS">FIG. <b>4</b>F</figref> illustrate various stages of a method for manufacturing a semiconductor package structure in accordance with some embodiments of the present disclosure.</p><p id="p-0043" num="0041">Referring to <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>, an photonic component <b>110</b> is provided. The photonic component <b>110</b> may have a surface <b>110</b><i>s</i><b>1</b>, a surface <b>110</b><i>s</i><b>2</b> and a surface <b>110</b><i>s</i><b>3</b>. The photonic component <b>110</b> may include a substrate <b>111</b>, an etching stop layer <b>112</b>, a conductive via <b>113</b>, a circuit layer <b>114</b> and a dielectric layer <b>115</b>. An oxide layer <b>141</b> and a redistribution structure <b>142</b> may be formed on the surface <b>110</b><i>s</i><b>1</b> of the photonic component <b>110</b>. A waveguide <b>150</b> may be formed in the oxide layer <b>141</b>. Conductive terminals <b>170</b> may be formed on the surface <b>110</b><i>s</i><b>3</b> of the photonic component <b>110</b>. Further, a carrier <b>210</b> is provided. The carrier <b>210</b> may be configured to support the photonic component <b>110</b>, and will be removed in the subsequent stages. The carrier <b>210</b> may be a glass carrier, wafer, ceramic carrier or other carriers. In some embodiments, an adhesive material <b>220</b> may be formed on the carrier <b>210</b>. In some embodiments, the adhesive material <b>220</b> may serve as an adhesive to attach the photonic component <b>110</b> to the carrier <b>210</b>. In some embodiments, the adhesive material <b>220</b> may be configured to transmit heat. The adhesive material <b>220</b> may be in contact with the surface <b>110</b><i>s</i><b>3</b> of the photonic component <b>110</b>. The adhesive material <b>220</b> may be in contact with the region of the substrate <b>111</b> that the energy beam illuminates. In some embodiments, before attaching the photonic component <b>110</b> to the carrier <b>210</b>, the photonic component <b>110</b> may be thinned such that the substrate <b>111</b> of the photonic component <b>110</b> may have a thickness greater than 0 and equal to or less than 100 &#x3bc;m. In some embodiments, the adhesive material <b>220</b> may include a release layer, a bonding glue layer and/or other suitable layers. The release layer may include, but is not limited to, fluorine-containing materials. The bonding glue layer may include, but is not limited to, polymer-based layer.</p><p id="p-0044" num="0042">Referring to <figref idref="DRAWINGS">FIG. <b>4</b>B</figref>, a light emitter <b>120</b> is bonded to the surface <b>110</b><i>s</i><b>2</b> of the photonic component <b>110</b> through a bonding material <b>130</b><i>a</i>. The bonding material <b>130</b><i>a </i>may be configured to connect the photonic component <b>110</b> and the light emitter <b>120</b>. In some embodiments, the bonding material <b>130</b><i>a </i>is curable or reflowable by an energy beam, such as light, arriving at the bonding material <b>130</b><i>a</i>. In some embodiments, the bonding material <b>130</b><i>a </i>may include a soldering material with adhesive property such as metal, alloy or other suitable materials. By way of an example, the soldering material may include Au/Sn alloy. In some embodiments, a force or stress may be imposed on the light emitter <b>120</b>. Since the thinned photonic component <b>110</b> has a relatively small thickness, the adhesive material <b>220</b> may support photonic component <b>110</b> and further prevent the photonic component <b>110</b> from being broken when imposing a force or stress on the light emitter <b>120</b>.</p><p id="p-0045" num="0043">Referring to <figref idref="DRAWINGS">FIG. <b>4</b>C</figref>, a heat source <b>230</b> is provided, and a first heat operation may be performed. The heat source <b>230</b> may provide heat to assist in curing the bonding material <b>130</b><i>a</i>. For example, the heat source <b>230</b> may provide an energy beam <b>231</b>, such as light. The energy beam <b>231</b> may illuminate the bonding material <b>130</b>. The energy beam <b>231</b> may irradiate through the carrier <b>210</b> and the adhesive material <b>220</b>. In some embodiments, the substrate <b>111</b> is transmissive to the energy beam <b>231</b> such that the energy beam <b>231</b> may penetrate the substrate <b>111</b>. In some embodiments, the energy beam <b>231</b> may include infrared light, and the substrate <b>111</b> may include silicon. Thus, the heat may be provided to heat the bonding material <b>130</b>. During or after the first heat operation, the adhesive material <b>220</b> may have a first temperature. In some embodiments, the first temperature may be less than the glass transition temperature of the adhesive material <b>220</b>.</p><p id="p-0046" num="0044">Referring to <figref idref="DRAWINGS">FIG. <b>4</b>D</figref>, during or after the first heat operation, a thermal conductive medium <b>240</b><i>a </i>(or a void) may be generated. When the energy beam <b>231</b> illuminates the bonding material <b>130</b>, a portion of heat may be to the adhesive material <b>220</b>. The heat may deform the adhesive material <b>220</b>, and thus the thermal conductive medium <b>240</b><i>a </i>may be formed within the adhesive material <b>220</b>. The thermal conductive medium <b>240</b><i>a </i>may extend between the photonic component <b>110</b> and the carrier <b>210</b>. The thermal conductive medium <b>240</b><i>a </i>may be in contact with the surface <b>110</b><i>s</i><b>3</b> of the photonic component <b>110</b>. In some embodiments, the thermal conductive medium <b>240</b><i>a </i>may hinder the heat transmitted from the photonic component <b>110</b> to the adhesive material <b>220</b>, which may enhance the efficiency of curing the bonding material <b>130</b><i>a</i>. In some embodiments, the thermal conductive medium <b>240</b><i>a </i>may prohibit heat from being transmitted back to the adhesive material <b>220</b>. The thermal conductivity of the thermal conductive medium <b>240</b><i>a </i>may be different from that of the adhesive material <b>220</b>. In some embodiments, the thermal conductive medium <b>240</b><i>a </i>may have a thermal conductivity less than that of adhesive material <b>220</b>. The thermal conductive medium <b>240</b><i>a </i>may include gas, for example, air or other suitable materials. In some embodiments, the formation of the thermal conductive medium <b>240</b><i>a </i>may cause the deformation of the adhesive material <b>220</b>.</p><p id="p-0047" num="0045">Referring to <figref idref="DRAWINGS">FIG. <b>4</b>E</figref>, a second heat operation may be performed. During or after the second heat operation, the bonding material <b>130</b><i>a </i>may has a second temperature greater than the first temperature. In some embodiments, the second temperature is greater than the glass transition temperature of the adhesive material <b>220</b>. During or after the second heat operation, the bonding material <b>130</b><i>a </i>may be cured and the bonding layer <b>130</b> is formed. During or after the second heat operation, the thermal conductive medium <b>240</b><i>a </i>is enlarged and becomes a thermal conductive medium <b>240</b><i>b </i>(or a void). Since the thermal conductive medium <b>240</b><i>b </i>is larger than the thermal conductive medium <b>240</b><i>a</i>, the deformation of the adhesive material <b>220</b> becomes greater in this stage, which may cause an alignment offset between the light emitter <b>120</b> and the waveguide <b>150</b>.</p><p id="p-0048" num="0046">Please refer to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, which illustrates temperatures of the adhesive material <b>220</b> (or the substrate <b>111</b> of the photonic component <b>110</b>) during the first heat operation and the second heat operation, which may correspond to operations <b>308</b> and <b>310</b> shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>. As shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref>, first temperature T<b>1</b> may be less than second temperature T<b>2</b>. In some embodiments, first temperature T<b>1</b> ranges from about 0.3 times to about 0.8 times of second temperature T<b>2</b>, such as 0.3 times, 0.4 times, 0.5 times, 0.6 times, 0.7 times or 0.8 times. In some embodiments, first temperature T<b>1</b> ranges from about 0.5 times to about 0.8 times of the glass transition temperature of the adhesive material <b>220</b>, such as 0.5 times, 0.6 times, 0.7 times or 0.8 times. In some embodiments, second temperature T<b>2</b> ranges from about 1.01 times to about 1.4 times of the glass transition temperature of the adhesive material <b>220</b>, such as 1.01 times, 1.1 times, 1.2 times, 1.3 times or 1.4 times. The first heat operation may be performed at a first time period, which may range from about 10 seconds to about 600 seconds. During the first heat operation, the highest temperature of the adhesive material <b>220</b> is less than the glass transition temperature of the adhesive material <b>220</b>, and the highest temperature of the adhesive material <b>220</b> in the first operation may be maintained within &#xb1;10&#xb0; C., 7&#xb0; C., 5&#xb0; C., 3&#xb0; C., 1&#xb0; C., 0.5&#xb0; C. or 0 for first time period. The first heat operation may include a ramp heating stage <b>3082</b> and a soak heating stage <b>3084</b>. During the ramp heating stage <b>3082</b>, the slope of the temperature with respect to time is steeper, and during the soak heating stage <b>3084</b>, the slope of the temperature with respect to time is substantially flat. In some embodiments, the highest temperature of the first heat operation achieves a soak heating stage <b>3084</b> of the first heat operation. The soak heating stage <b>3084</b> may be configured to evaporate solvents (if any) in the bonding material <b>130</b><i>a </i>to outgas. The second heat operation may include a ramp heating stage <b>3102</b>, a soak heating stage <b>3104</b> and a cooling stage <b>3106</b>. During the ramp heating stage <b>3102</b>, the slope of the temperature with respect to time is steeper, during the soak heating stage <b>3104</b>, the slope of the temperature with respect to time is substantially flat, and during the cooling stage <b>3106</b>, the slope of the temperature with respect to time is steeper. In some embodiments, the highest temperature of the second heat operation achieves a soak heating stage <b>3104</b> of the second heat operation.</p><p id="p-0049" num="0047">The second heat operation may be performed at a second time period, which may range from about 10 seconds to about 600 seconds. During the second heat operation, the highest temperature of the adhesive material <b>220</b> is higher than the glass transition temperature of the adhesive material <b>220</b>, and may be maintained for second time period, and the highest temperature of the adhesive material <b>220</b> in the second heat operation may be maintained within &#xb1;10&#xb0; C., 7&#xb0; C., 5&#xb0; C., 3&#xb0; C., 1&#xb0; C., 0.5&#xb0; C., or 0 for second time period. In some embodiments, a ratio between the first time period and the second time period ranges from about 7:3 to about 3:7. For example, the ratio between the first time period and the second time period may be 7:3, 6:4, 5:5, 4:6 or 3:7.</p><p id="p-0050" num="0048">Referring to <figref idref="DRAWINGS">FIG. <b>4</b>F</figref>, the carrier <b>210</b> and the adhesive material <b>220</b> are removed. Further, electronic components <b>160</b><i>a</i>, <b>160</b><i>b </i>and <b>160</b><i>c </i>may be formed on the surface <b>110</b><i>s</i><b>1</b> of the photonic component <b>110</b>, and a semiconductor package structure <b>100</b> may be produced.</p><p id="p-0051" num="0049">As depicted above, the thermal conductive medium <b>240</b><i>b </i>is larger than the thermal conductive medium <b>240</b><i>a</i>. Therefore, the adhesive material <b>220</b> is deformed greatly in the second heat operation. When the adhesive material <b>220</b> is deformed, the photonic component <b>110</b> may tilt, which causes the alignment offset (e.g., Z shift) between the port <b>121</b> of the light emitter <b>120</b> and the port <b>151</b> of the waveguide <b>150</b>, causing a greater coupling loss from the optical signal to the electric signal. In a comparative example, the bonding material is heated by one heat operation with a relatively high temperature whose temperature at the soak heating stage is greater than the glass transition temperature of the adhesive material). In such a condition, the bonding material is heated under a much deformed adhesive material with a greater time, causing a greater alignment offset between the light emitter and the waveguide. In this embodiment, the bonding material <b>130</b><i>a </i>is cured by at least two steps with different temperatures. Therefore, the bonding material <b>130</b><i>a </i>may stay at a relatively high temperature for a shorter time. That is, the bonding material <b>130</b><i>a </i>may be heated under a greatly deformed adhesive material <b>220</b> for a shorter time. Therefore, the alignment offset between the port <b>121</b> of the light emitter <b>120</b> and the waveguide <b>150</b> is improved, thereby decreasing the coupling loss. Further, the thermal conductive medium <b>240</b><i>a </i>or <b>240</b><i>b </i>of the present disclosure may hinder heat transmitted back to the adhesive material <b>220</b>, and may further save time for curing the bonding material <b>130</b><i>a. </i></p><p id="p-0052" num="0050">Spatial descriptions, such as &#x201c;above,&#x201d; &#x201c;below,&#x201d; &#x201c;up,&#x201d; &#x201c;left,&#x201d; &#x201c;right,&#x201d; &#x201c;down,&#x201d; &#x201c;top,&#x201d; &#x201c;bottom,&#x201d; &#x201c;vertical,&#x201d; &#x201c;horizontal,&#x201d; &#x201c;side,&#x201d; &#x201c;higher,&#x201d; &#x201c;lower,&#x201d; &#x201c;upper,&#x201d; &#x201c;over,&#x201d; &#x201c;under,&#x201d; and so forth, are indicated with respect to the orientation shown in the figures unless otherwise specified. It should be understood that the spatial descriptions used herein are for purposes of illustration only, and that practical implementations of the structures described herein can be spatially arranged in any orientation or manner, provided that the merits of embodiments of this disclosure are not deviated from by such an arrangement.</p><p id="p-0053" num="0051">As used herein, the term &#x201c;vertical&#x201d; is used to refer to these upward and downward directions, whereas the term &#x201c;horizontal&#x201d; refers to directions transverse to the vertical directions.</p><p id="p-0054" num="0052">As used herein, the terms &#x201c;approximately,&#x201d; &#x201c;substantially,&#x201d; &#x201c;substantial&#x201d; and &#x201c;about&#x201d; are used to describe and account for small variations. When used in conjunction with an event or circumstance, the terms can refer to instances in which the event or circumstance occurs precisely as well as instances in which the event or circumstance occurs to a close approximation. For example, when used in conjunction with a numerical value, the terms can refer to a range of variation less than or equal to &#xb1;10% of that numerical value, such as less than or equal to &#xb1;5%, less than or equal to &#xb1;4%, less than or equal to &#xb1;3%, less than or equal to &#xb1;2%, less than or equal to &#xb1;1%, less than or equal to &#xb1;0.5%, less than or equal to &#xb1;0.1%, or less than or equal to &#xb1;0.05%. For example, a first numerical value can be deemed to be &#x201c;substantially&#x201d; the same or equal to a second numerical value if the first numerical value is within a range of variation of less than or equal to &#xb1;10% of the second numerical value, such as less than or equal to &#xb1;5%, less than or equal to &#xb1;4%, less than or equal to &#xb1;3%, less than or equal to &#xb1;2%, less than or equal to &#xb1;1%, less than or equal to &#xb1;0.5%, less than or equal to &#xb1;0.1%, or less than or equal to &#xb1;0.05%. For example, &#x201c;substantially&#x201d; perpendicular can refer to a range of angular variation relative to 90&#xb0; that is less than or equal to &#xb1;10&#xb0;, such as less than or equal to &#xb1;5&#xb0;, less than or equal to &#xb1;4&#xb0;, less than or equal to &#xb1;3&#xb0;, less than or equal to &#xb1;2&#xb0;, less than or equal to &#xb1;1&#xb0;, less than or equal to &#xb1;0.5&#xb0;, less than or equal to &#xb1;0.1&#xb0;, or less than or equal to &#xb1;0.05&#xb0;.</p><p id="p-0055" num="0053">Two surfaces can be deemed to be coplanar or substantially coplanar if a displacement between the two surfaces is no greater than 5 &#x3bc;m, no greater than 2 &#x3bc;m, no greater than 1 &#x3bc;m, or no greater than 0.5 &#x3bc;m. A surface can be deemed to be substantially flat if a displacement between the highest point and the lowest point of the surface is no greater than 5 &#x3bc;m, no greater than 2 &#x3bc;m, no greater than 1 &#x3bc;m, or no greater than 0.5 &#x3bc;m.</p><p id="p-0056" num="0054">As used herein, the singular terms &#x201c;a,&#x201d; &#x201c;an,&#x201d; and &#x201c;the&#x201d; may include plural referents unless the context clearly dictates otherwise.</p><p id="p-0057" num="0055">As used herein, the terms &#x201c;conductive,&#x201d; &#x201c;electrically conductive&#x201d; and &#x201c;electrical conductivity&#x201d; refer to an ability to transport an electric current. Electrically conductive materials typically indicate those materials that exhibit little or no opposition to the flow of an electric current. One measure of electrical conductivity is Siemens per meter (S/m). Typically, an electrically conductive material is one having a conductivity greater than approximately 104 S/m, such as at least 105 S/m or at least 106 S/m. The electrical conductivity of a material can sometimes vary with temperature. Unless otherwise specified, the electrical conductivity of a material is measured at room temperature.</p><p id="p-0058" num="0056">Additionally, amounts, ratios, and other numerical values are sometimes presented herein in a range format. It is to be understood that such range format is used for convenience and brevity and should be understood flexibly to include numerical values explicitly specified as limits of a range, but also to include all individual numerical values or sub-ranges encompassed within that range as if each numerical value and sub-range is explicitly specified.</p><p id="p-0059" num="0057">While the present disclosure has been described and illustrated with reference to specific embodiments thereof, these descriptions and illustrations are not limiting. It should be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the true spirit and scope of the present disclosure as defined by the appended claims. The illustrations may not be necessarily drawn to scale. There may be distinctions between the artistic renditions in the present disclosure and the actual apparatus due to manufacturing processes and tolerances. There may be other embodiments of the present disclosure which are not specifically illustrated. The specification and drawings are to be regarded as illustrative rather than restrictive. Modifications may be made to adapt a particular situation, material, composition of matter, method, or process to the objective, spirit, and scope of the present disclosure. All such modifications are intended to be within the scope of the claims appended hereto. While the methods disclosed herein have been described with reference to particular operations performed in a particular order, it will be understood that these operations may be combined, subdivided, or reordered to form an equivalent method without departing from the teachings of the present disclosure. Accordingly, unless specifically indicated herein, the order and grouping of the operations are not limitations of the present disclosure.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor package structure, comprising:<claim-text>a photonic component comprising a substrate and a first port; and</claim-text><claim-text>a light emitter disposed over the substrate of the photonic component, wherein the light emitter is configured to emit light through the first port, and wherein a coupling loss between the first port of the photonic component and the light emitter is less than 3 dB.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor package structure of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>an electronic component disposed on the substrate of the photonic component, and electrically connected to the photonic component.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor package structure of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the photonic component comprises a photonic integrated circuit (PIC), and the electronic component comprises an electronic integrated circuit (EIC).</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor package structure of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the first port of the photonic component comprises a terminal of a waveguide, and the semiconductor package structure further comprises a photo detector coupled to the waveguide, wherein the photo detector is configured to detect an information for calculating the coupling loss.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor package structure of <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein the first port of the photonic component is misaligned to a second port of the light emitter.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor package structure of <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein a photocurrent detected by the photo detector is greater than 250 &#x3bc;A.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor package structure of <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the photocurrent and the coupling loss satisfy equation (1):<claim-text><br/><?in-line-formulae description="In-line Formulae" end="lead"?>&#x2212;<i>C=</i>10&#xd7;log(0.85&#xd7;<i>P&#xd7;S/I</i>),<?in-line-formulae description="In-line Formulae" end="tail"?></claim-text><claim-text>wherein C is the coupling loss, P is the photocurrent, S is a ratio of light that the photo detector receives, and I is power of light emitted by the light emitter.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The semiconductor package structure of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the substrate of the photonic component is light transmissive.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The semiconductor package structure of <claim-ref idref="CLM-00008">claim 8</claim-ref>, further comprising:<claim-text>a bonding material disposed between the light emitter and the substrate of the photonic component, wherein the bonding material comprises a soldering material.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The semiconductor package structure of <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the light emitter comprises a protruding portion in contact with the bonding material.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. A method for manufacturing a semiconductor package structure, comprising:<claim-text>providing a photonic component comprising a substrate;</claim-text><claim-text>providing a carrier;</claim-text><claim-text>attaching the substrate of the photonic component to the carrier through an adhesive material; and</claim-text><claim-text>performing a first heat operation on the adhesive material, wherein a highest temperature of the adhesive material in the first heat operation is less than a glass transition temperature of the adhesive material.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The method of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the highest temperature of the adhesive material in the first heat operation achieves a soak heating stage.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The method of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein performing the first heat operation comprises providing an energy beam irradiated through the carrier and the adhesive material.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The method of <claim-ref idref="CLM-00011">claim 11</claim-ref>, further comprising:<claim-text>performing a second heat operation on the adhesive material, wherein a highest temperature of the adhesive material in the second heat operation is higher than the glass transition temperature of the adhesive material.</claim-text></claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The method of <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein the first heat operation is performed during a first time period, and the second heat operation is performed during a second time period later than the first time period.</claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The method of <claim-ref idref="CLM-00014">claim 14</claim-ref>, further comprising:<claim-text>removing the adhesive material and the carrier after performing the second heat operation.</claim-text></claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The method of <claim-ref idref="CLM-00011">claim 11</claim-ref>, further comprising:<claim-text>bonding a light emitter to the substrate through a soldering material.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The method of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein during performing the first heat operation, the adhesive material generates a void between the carrier and the substrate of the photonic component.</claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The method of <claim-ref idref="CLM-00018">claim 18</claim-ref>, wherein the carrier has a surface facing a backside surface of the substrate of the photonic component, and the void elongates between the backside surface of the substrate of the photonic component and the surface of the carrier.</claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The method of <claim-ref idref="CLM-00018">claim 18</claim-ref>, wherein the void has a thermal conductivity less than that of the adhesive material.</claim-text></claim></claims></us-patent-application>