
COMM_Pedreiro_Test.elf:     file format elf32-littlenios2
COMM_Pedreiro_Test.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x81100244

Program Header:
    LOAD off    0x00001020 vaddr 0x81100020 paddr 0x81100020 align 2**12
         filesz 0x00020be0 memsz 0x00021464 flags rwx
    LOAD off    0x00022000 vaddr 0x86020000 paddr 0x86020000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  86020000  86020000  00022000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  81100020  81100020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001d4b0  81100244  81100244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00001844  8111d6f4  8111d6f4  0001e6f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001cc8  8111ef38  8111ef38  0001ff38  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000884  81120c00  81120c00  00021c00  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  81121484  81121484  00022000  2**0
                  CONTENTS
  7 .ext_flash    00000000  86020020  86020020  00022000  2**0
                  CONTENTS
  8 .comment      00000023  00000000  00000000  00022000  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00001338  00000000  00000000  00022028  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00030c5f  00000000  00000000  00023360  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000c2cf  00000000  00000000  00053fbf  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000feea  00000000  00000000  0006028e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00004594  00000000  00000000  00070178  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00006e47  00000000  00000000  0007470c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000196a9  00000000  00000000  0007b553  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000040  00000000  00000000  00094bfc  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00001b58  00000000  00000000  00094c40  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  0009caf9  2**0
                  CONTENTS, READONLY
 19 .cpu          0000000c  00000000  00000000  0009cafc  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  0009cb08  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  0009cb09  2**0
                  CONTENTS, READONLY
 22 .sysid_hash   00000004  00000000  00000000  0009cb0a  2**0
                  CONTENTS, READONLY
 23 .sysid_base   00000004  00000000  00000000  0009cb0e  2**0
                  CONTENTS, READONLY
 24 .sysid_time   00000004  00000000  00000000  0009cb12  2**0
                  CONTENTS, READONLY
 25 .stderr_dev   0000000b  00000000  00000000  0009cb16  2**0
                  CONTENTS, READONLY
 26 .stdin_dev    0000000b  00000000  00000000  0009cb21  2**0
                  CONTENTS, READONLY
 27 .stdout_dev   0000000b  00000000  00000000  0009cb2c  2**0
                  CONTENTS, READONLY
 28 .sopc_system_name 00000011  00000000  00000000  0009cb37  2**0
                  CONTENTS, READONLY
 29 .quartus_project_dir 00000053  00000000  00000000  0009cb48  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     00262647  00000000  00000000  0009cb9b  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
86020000 l    d  .entry	00000000 .entry
81100020 l    d  .exceptions	00000000 .exceptions
81100244 l    d  .text	00000000 .text
8111d6f4 l    d  .rodata	00000000 .rodata
8111ef38 l    d  .rwdata	00000000 .rwdata
81120c00 l    d  .bss	00000000 .bss
81121484 l    d  .onchip_memory	00000000 .onchip_memory
86020020 l    d  .ext_flash	00000000 .ext_flash
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../COMM_Pedreiro_Test_bsp//obj/HAL/src/crt0.o
81100278 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 comm.c
81120c04 l     O .bss	00000004 channel_a_hold_context
81120c08 l     O .bss	00000004 channel_b_hold_context
81120c0c l     O .bss	00000004 channel_c_hold_context
81120c10 l     O .bss	00000004 channel_d_hold_context
81120c14 l     O .bss	00000004 channel_e_hold_context
81120c18 l     O .bss	00000004 channel_f_hold_context
81120c1c l     O .bss	00000004 channel_g_hold_context
81120c20 l     O .bss	00000004 channel_h_hold_context
811015a4 l     F .text	0000004c write_reg
811015f0 l     F .text	00000048 read_reg
00000000 l    df *ABS*	00000000 fee_buffers.c
00000000 l    df *ABS*	00000000 i2c.c
00000000 l    df *ABS*	00000000 leds.c
00000000 l    df *ABS*	00000000 msgdma.c
811027cc l     F .text	00000134 msgdma_write_extended_descriptor
81102900 l     F .text	0000015c msgdma_construct_extended_descriptor
81102a5c l     F .text	00000288 msgdma_descriptor_async_transfer
81102ce4 l     F .text	0000032c msgdma_descriptor_sync_transfer
00000000 l    df *ABS*	00000000 power_spi.c
00000000 l    df *ABS*	00000000 reset.c
81103758 l     F .text	0000004c write_reg
811037a4 l     F .text	00000048 read_reg
00000000 l    df *ABS*	00000000 rtcc_spi.c
00000000 l    df *ABS*	00000000 seven_seg.c
00000000 l    df *ABS*	00000000 spwc.c
00000000 l    df *ABS*	00000000 tran.c
00000000 l    df *ABS*	00000000 ddr2.c
00000000 l    df *ABS*	00000000 dma.c
00000000 l    df *ABS*	00000000 eth.c
00000000 l    df *ABS*	00000000 pgen.c
00000000 l    df *ABS*	00000000 sense.c
00000000 l    df *ABS*	00000000 mebxhwt01.c
00000000 l    df *ABS*	00000000 util.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 floatunsisf.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 getc.c
00000000 l    df *ABS*	00000000 impure.c
8111ef38 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 putchar.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 rget.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
8111eb16 l     O .rodata	00000010 zeroes.4404
8110e43c l     F .text	000000bc __sbprintf
8111eb26 l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
8110e64c l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
8111017c l     F .text	00000008 __fp_unlock
81110190 l     F .text	0000019c __sinit.part.1
8111032c l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 locale.c
8111f37c l     O .rwdata	00000020 lc_ctype_charset
8111f35c l     O .rwdata	00000020 lc_message_charset
8111f39c l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
8111eb54 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 refill.c
81113468 l     F .text	0000001c lflush
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
81113938 l     F .text	000000fc __sprint_r.part.0
8111ec88 l     O .rodata	00000010 blanks.4348
8111ec78 l     O .rodata	00000010 zeroes.4349
81114ec4 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
8111852c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
81118658 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
81118684 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
811188f0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
811189d0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 alt_read.c
81118e0c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
81120bec l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
8111922c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
81119360 l     F .text	00000034 alt_dev_reg
8111f984 l     O .rwdata	00001060 jtag_uart_0
811209e4 l     O .rwdata	000000c4 rs232_uart
81120aa8 l     O .rwdata	00000060 dma_DDR_M1
81120b08 l     O .rwdata	00000060 dma_DDR_M2
81120b68 l     O .rwdata	0000002c Altera_UP_SD_Card_Avalon_Interface_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
811196d8 l     F .text	0000020c altera_avalon_jtag_uart_irq
811198e4 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
81119f1c l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
8111a1cc l     F .text	0000009c altera_avalon_uart_irq
8111a268 l     F .text	000000e4 altera_avalon_uart_rxirq
8111a34c l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
8111a4e8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
8111a700 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_msgdma.c
8111a8e8 l     F .text	0000003c alt_get_errno
8111a924 l     F .text	00000094 alt_msgdma_write_standard_descriptor
8111a9b8 l     F .text	0000012c alt_msgdma_write_extended_descriptor
8111aae4 l     F .text	00000184 alt_msgdma_irq
8111ac68 l     F .text	0000008c alt_msgdma_construct_standard_descriptor
8111acf4 l     F .text	00000154 alt_msgdma_construct_extended_descriptor
8111ae48 l     F .text	000002d0 alt_msgdma_descriptor_async_transfer
8111b118 l     F .text	00000378 alt_msgdma_descriptor_sync_transfer
8111b760 l     F .text	000000a4 alt_msgdma_construct_prefetcher_standard_descriptor
8111b804 l     F .text	00000194 alt_msgdma_construct_prefetcher_extended_descriptor
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
8111c890 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
8111cd60 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
8111cea0 l     F .text	0000003c alt_get_errno
8111cedc l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
81120cb8 g     O .bss	00000004 alt_instruction_exception_handler
8111c674 g     F .text	0000003c alt_msgdma_standard_descriptor_async_transfer
8110c01c g     F .text	00000018 putchar
81103c68 g     F .text	000000e0 SPWC_WRITE_REG32
811006c8 g     F .text	00000050 comm_channel_c_int_flag_buffer_empty
81112c24 g     F .text	00000074 _mprec_log10
8110521c g     F .text	000000e0 TRAN_READ_REG32
81102100 g     F .text	00000100 I2C_Read
81112d10 g     F .text	0000008c __any_on
811155b8 g     F .text	00000054 _isatty_r
8111eb60 g     O .rodata	00000028 __mprec_tinytens
81118ae0 g     F .text	0000007c alt_main
811036f0 g     F .text	00000068 rstc_hold_device_reset
8110c034 g     F .text	000000c0 _puts_r
81120ba0 g     O .rwdata	00000004 ul_spwc_c_spacewire_link_control_status_register_value
81121384 g     O .bss	00000100 alt_irq
81120c6c g     O .bss	00000004 ul_tran_d_interface_control_status_register_value
8111560c g     F .text	00000060 _lseek_r
81120bac g     O .rwdata	00000004 ul_spwc_f_spacewire_link_control_status_register_value
811176ac g     F .text	00000088 .hidden __eqdf2
81107950 g     F .text	00000044 DMA_DESCRIPTOR_BUFFER_FULL
81106eac g     F .text	00000398 DDR2_MEMORY_READ_TEST
81103c24 g     F .text	00000044 SSDP_UPDATE
8111b540 g     F .text	00000058 alt_msgdma_construct_standard_mm_to_mm_descriptor
81120c40 g     O .bss	00000004 ul_spwc_a_interface_control_status_register_value
81121484 g       *ABS*	00000000 __alt_heap_start
81120c3d g     O .bss	00000001 SspdConfigControl
8110bfd8 g     F .text	0000003c printf
811156cc g     F .text	0000009c _wcrtomb_r
811005ec g     F .text	0000003c comm_channel_h_int_flag_clear_buffer_empty
811137f8 g     F .text	0000005c __sseek
811104cc g     F .text	00000010 __sinit
81114f80 g     F .text	00000140 __swbuf_r
811002c0 g     F .text	00000038 comm_channel_b_handle_irq
81110f94 g     F .text	0000007c _setlocale_r
81120b94 g     O .rwdata	00000004 LedsPainelControl
81110334 g     F .text	00000068 __sfmoreglue
81118b80 g     F .text	00000024 __malloc_unlock
81107c24 g     F .text	0000020c DMA_MULTIPLE_TRANSFER
81107e30 g     F .text	00000144 DMA_EXTENDED_SINGLE_TRANSFER
8110a8e4 g     F .text	00000440 .hidden __divsf3
811053c8 g     F .text	000001f4 v_Transparent_Interface_Enable_Control
81105f84 g     F .text	000002a8 ui_Transparent_Interface_Get_SpaceWire_Data
81120c68 g     O .bss	00000004 ul_tran_c_interface_control_status_register_value
81104704 g     F .text	00000058 ul_SpaceWire_Interface_Interrupts_Flags_Read
81100768 g     F .text	00000050 comm_channel_e_int_flag_buffer_empty
81111b1c g     F .text	0000015c memmove
81100aec g     F .text	000000a4 comm_update_int_control
811007b8 g     F .text	00000050 comm_channel_f_int_flag_buffer_empty
8110513c g     F .text	000000e0 TRAN_WRITE_REG32
81100410 g     F .text	00000038 comm_channel_h_handle_irq
811104b4 g     F .text	00000018 _cleanup
81111da0 g     F .text	000000a8 _Balloc
8111b490 g     F .text	00000058 alt_msgdma_construct_standard_st_to_mm_descriptor
811079d8 g     F .text	000000a0 DMA_DISPATCHER_STOP
81117734 g     F .text	000000dc .hidden __gtdf2
8111d0f4 g     F .text	00000024 altera_nios2_gen2_irq_init
811210e4 g     O .bss	00000054 spw_e
8110245c g     F .text	00000130 i2c_write
86020000 g     F .entry	00000000 __reset
81121138 g     O .bss	00000054 spw_b
811084c8 g     F .text	000000f0 TEMP_Read
8111555c g     F .text	0000005c _fstat_r
81120c9c g     O .bss	00000004 errno
8110c17c g     F .text	00000014 __srget
81113774 g     F .text	00000008 __seofread
81104c24 g     F .text	00000070 uc_SpaceWire_Interface_Get_TimeCode
81103104 g     F .text	0000003c msgdma_extended_descriptor_sync_transfer
81120ca8 g     O .bss	00000004 alt_argv
811004fc g     F .text	0000003c comm_channel_d_int_flag_clear_buffer_empty
81128b94 g       *ABS*	00000000 _gp
811191fc g     F .text	00000030 usleep
81104b74 g     F .text	0000005c v_SpaceWire_Interface_Send_TimeCode
81101638 g     F .text	000000a8 fee_init_m1_dma
8112118c g     O .bss	00000054 spw_g
81104ac4 g     F .text	00000058 ul_SpaceWire_Interface_Link_Error_Read
81101788 g     F .text	0000040c fee_dma_m1_transfer
811016e0 g     F .text	000000a8 fee_init_m2_dma
8111bfb0 g     F .text	000000d4 alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits
8111f804 g     O .rwdata	00000180 alt_fd_list
8110bd68 g     F .text	00000070 _getc_r
8110bdd8 g     F .text	00000088 getc
811008a8 g     F .text	00000178 comm_init_interrupt
8110c014 g     F .text	00000008 _putchar_r
81100484 g     F .text	0000003c comm_channel_b_int_flag_clear_buffer_empty
8111ca30 g     F .text	00000090 alt_find_dev
8110be60 g     F .text	00000148 memcpy
81120c28 g     O .bss	00000004 dma_m1_dev
81104b1c g     F .text	00000058 ul_SpaceWire_Interface_Link_Status_Read
81110184 g     F .text	0000000c _cleanup_r
81118280 g     F .text	000000dc .hidden __floatsidf
81120c78 g     O .bss	00000004 ul_tran_g_interface_control_status_register_value
8111ce24 g     F .text	0000007c alt_io_redirect
81117810 g     F .text	000000f4 .hidden __ltdf2
8111d6f4 g       *ABS*	00000000 __DTOR_END__
8111c3d0 g     F .text	0000008c alt_msgdma_start_prefetcher_with_extd_desc_list
8111c6b0 g     F .text	0000003c alt_msgdma_extended_descriptor_async_transfer
8111c620 g     F .text	00000054 alt_msgdma_register_callback
81120c5c g     O .bss	00000004 ul_spwc_h_interface_control_status_register_value
81101280 g     F .text	000000b0 comm_update_timecode_tx
8110c0f4 g     F .text	00000014 puts
8111d2c4 g     F .text	0000009c alt_exception_cause_generated_bad_addr
81113658 g     F .text	00000074 __fpclassifyd
81120bb4 g     O .rwdata	00000004 ul_spwc_h_spacewire_link_control_status_register_value
81112b80 g     F .text	000000a4 __ratio
8110475c g     F .text	00000174 v_SpaceWire_Interface_Interrupts_Flags_Clear
81114ea8 g     F .text	0000001c __vfiprintf_internal
81119adc g     F .text	0000021c altera_avalon_jtag_uart_read
8111bc90 g     F .text	000000f0 alt_msgdma_prefetcher_add_standard_desc_to_list
8110bfa8 g     F .text	00000030 _printf_r
8111645c g     F .text	00000064 .hidden __udivsi3
8111892c g     F .text	000000a4 isatty
81120c3c g     O .bss	00000001 LedsBoardControl
81105bac g     F .text	00000054 b_Transparent_Interface_TX_FIFO_Status_Full
8111ebb0 g     O .rodata	000000c8 __mprec_tens
81120c58 g     O .bss	00000004 ul_spwc_g_interface_control_status_register_value
81120c50 g     O .bss	00000004 ul_spwc_e_interface_control_status_register_value
81111010 g     F .text	0000000c __locale_charset
8110811c g     F .text	00000034 v_Pattern_Generator_Start
81102200 g     F .text	00000158 I2C_MultipleRead
81120c98 g     O .bss	00000004 __malloc_top_pad
81100330 g     F .text	00000038 comm_channel_d_handle_irq
81120bc0 g     O .rwdata	00000004 __mb_cur_max
81111040 g     F .text	0000000c _localeconv_r
8110027c g     F .text	00000044 comm_channel_a_handle_irq
811048d0 g     F .text	000001f4 v_SpaceWire_Interface_Link_Control
811121ac g     F .text	0000003c __i2b
81110950 g     F .text	000004bc __sfvwrite_r
811136cc g     F .text	00000054 _sbrk_r
8111566c g     F .text	00000060 _read_r
81120be0 g     O .rwdata	00000004 alt_max_fd
81115250 g     F .text	000000f0 _fclose_r
8111014c g     F .text	00000030 fflush
81120c94 g     O .bss	00000004 __malloc_max_sbrked_mem
81118770 g     F .text	00000180 alt_irq_register
81120c30 g     O .bss	00000004 fee_buffer_side_t
8110ba4c g     F .text	00000110 .hidden __extendsfdf2
81101fa8 g     F .text	00000080 I2C_TestAdress
81100368 g     F .text	00000038 comm_channel_e_handle_irq
81116518 g     F .text	000008ac .hidden __adddf3
81112928 g     F .text	0000010c __b2d
8111b9f0 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor
81115e2c g     F .text	00000538 .hidden __umoddi3
81118a0c g     F .text	000000d4 lseek
81120bb8 g     O .rwdata	00000004 _global_impure_ptr
81105c00 g     F .text	00000054 b_Transparent_Interface_TX_FIFO_Status_Empty
81112f04 g     F .text	00000564 _realloc_r
81121484 g       *ABS*	00000000 __bss_end
8111cc70 g     F .text	000000f0 alt_iic_isr_register
81104410 g     F .text	00000100 v_SpaceWire_Interface_Force_Reset
811190f4 g     F .text	00000108 alt_tick
8111c4b4 g     F .text	0000016c alt_msgdma_init
811158b4 g     F .text	00000578 .hidden __udivdi3
81120c34 g     O .bss	00000004 fee_channel_buffer_id_t
811154b8 g     F .text	00000024 _fputwc_r
8111eb88 g     O .rodata	00000028 __mprec_bigtens
81111f90 g     F .text	00000104 __s2b
8111835c g     F .text	000000a8 .hidden __floatunsidf
81112668 g     F .text	00000060 __mcmp
8111a120 g     F .text	000000ac altera_avalon_uart_init
8111c728 g     F .text	0000003c alt_msgdma_extended_descriptor_sync_transfer
811104ec g     F .text	00000018 __fp_lock_all
8111cc24 g     F .text	0000004c alt_ic_irq_enabled
81102028 g     F .text	000000d8 I2C_Write
81104cf4 g     F .text	000001b0 b_SpaceWire_Interface_Set_TX_Div
811080cc g     F .text	00000050 ul_Pattern_Generator_Read_Register
81119058 g     F .text	0000009c alt_alarm_stop
81120ca0 g     O .bss	00000004 alt_irq_active
81105ca4 g     F .text	00000198 b_Transparent_Interface_Switch_Channel
811000fc g     F .exceptions	000000d4 alt_irq_handler
8111f7dc g     O .rwdata	00000028 alt_dev_null
8111b628 g     F .text	00000090 alt_msgdma_construct_extended_mm_to_st_descriptor
81104fe8 g     F .text	000000ac b_SpaceWire_Interface_Read_RX_Data
81102358 g     F .text	0000008c i2c_start
81105a6c g     F .text	00000054 b_Transparent_Interface_RX_FIFO_Status_Full
8111c344 g     F .text	0000008c alt_msgdma_start_prefetcher_with_std_desc_list
81105094 g     F .text	000000a8 ui_SpaceWire_Interface_Get_SpaceWire_Data
81118638 g     F .text	00000020 alt_dcache_flush_all
81112094 g     F .text	00000068 __hi0bits
81118200 g     F .text	00000080 .hidden __fixdfsi
81103b5c g     F .text	000000c8 SSDP_CONFIG
8110275c g     F .text	00000070 LEDS_PAINEL_DRIVE
81100000 g       *ABS*	00000000 __alt_mem_onchip_memory
81120bd8 g     O .rwdata	00000008 alt_dev_list
81119268 g     F .text	000000f8 write
81112d9c g     F .text	000000a0 _putc_r
811186c0 g     F .text	000000b0 fstat
81107b18 g     F .text	0000010c DMA_SINGLE_TRANSFER
8110a6d4 g     F .text	00000050 _reg_write
81100678 g     F .text	00000050 comm_channel_b_int_flag_buffer_empty
81117810 g     F .text	000000f4 .hidden __ledf2
81105368 g     F .text	00000060 ul_Transparent_Interface_Read_Register
811037ec g     F .text	00000050 v_spi_start
81100538 g     F .text	0000003c comm_channel_e_int_flag_clear_buffer_empty
811123e0 g     F .text	00000140 __pow5mult
81113a4c g     F .text	0000145c ___vfiprintf_internal_r
81120c8c g     O .bss	00000004 __nlocale_changed
811164c0 g     F .text	00000058 .hidden __umodsi3
81106a88 g     F .text	00000424 DDR2_MEMORY_WRITE_TEST
8111ba48 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor
81121484 g       *ABS*	00000000 end
811005b0 g     F .text	0000003c comm_channel_g_int_flag_clear_buffer_empty
8111a73c g     F .text	000001ac altera_avalon_uart_write
81120c24 g     O .bss	00000004 comm_spw_channel_t
811211e0 g     O .bss	00000054 spw_d
81104510 g     F .text	000001f4 v_SpaceWire_Interface_Interrupts_Enable_Control
81119618 g     F .text	000000c0 altera_avalon_jtag_uart_init
81120c64 g     O .bss	00000004 ul_tran_b_interface_control_status_register_value
81100574 g     F .text	0000003c comm_channel_f_int_flag_clear_buffer_empty
811001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
8111d6f4 g       *ABS*	00000000 __CTOR_LIST__
811fa000 g       *ABS*	00000000 __alt_stack_pointer
81105b10 g     F .text	00000044 v_Transparent_Interface_TX_FIFO_Reset
81119f94 g     F .text	0000007c alt_avalon_timer_sc_init
8111a070 g     F .text	00000060 altera_avalon_uart_write_fd
8110bd04 g     F .text	00000064 .hidden __clzsi2
81108150 g     F .text	00000034 v_Pattern_Generator_Stop
81120c48 g     O .bss	00000004 ul_spwc_c_interface_control_status_register_value
8111a0d0 g     F .text	00000050 altera_avalon_uart_close_fd
81119cf8 g     F .text	00000224 altera_avalon_jtag_uart_write
811057b0 g     F .text	00000058 ul_Transparent_Interface_Interrupts_Flags_Read
811104dc g     F .text	00000004 __sfp_lock_acquire
811085b8 g     F .text	00000040 sense_log_temp
81111a38 g     F .text	000000e4 memchr
8110c228 g     F .text	000021f8 ___vfprintf_internal_r
81105b54 g     F .text	00000058 ul_Transparent_Interface_TX_FIFO_Status_Read
81110640 g     F .text	00000310 _free_r
81118ba4 g     F .text	0000022c alt_printf
8110a774 g     F .text	00000104 _print_codec_status
81120b98 g     O .rwdata	00000004 ul_spwc_a_spacewire_link_control_status_register_value
8111101c g     F .text	00000010 __locale_mb_cur_max
81103010 g     F .text	000000b8 msgdma_construct_extended_mm_to_mm_descriptor
81107a78 g     F .text	000000a0 DMA_DISPATCHER_RESET
8111d540 g     F .text	00000180 __call_exitprocs
8110c108 g     F .text	00000074 __srget_r
8110622c g     F .text	000002a4 DDR2_EEPROM_TEST
81106a00 g     F .text	00000088 DDR2_SWITCH_MEMORY
81120c88 g     O .bss	00000004 __mlocale_changed
81120bc4 g     O .rwdata	00000004 __malloc_sbrk_base
81100244 g     F .text	00000038 _start
81120cb0 g     O .bss	00000004 _alt_tick_rate
81112520 g     F .text	00000148 __lshift
8111b4e8 g     F .text	00000058 alt_msgdma_construct_standard_mm_to_st_descriptor
81120cb4 g     O .bss	00000004 _alt_nticks
81118e48 g     F .text	000000fc read
811193cc g     F .text	000000e8 alt_sys_init
811081b8 g     F .text	00000048 Pattern_Generator_Status
8110b120 g     F .text	00000124 .hidden __floatsisf
81100808 g     F .text	00000050 comm_channel_g_int_flag_buffer_empty
81103e94 g     F .text	00000060 ul_SpaceWire_Interface_Read_Register
8111d428 g     F .text	00000118 __register_exitproc
81108070 g     F .text	0000005c b_Pattern_Generator_Write_Register
81100c10 g     F .text	000000a0 comm_config_windowing
811121e8 g     F .text	000001f8 __multiply
81100e28 g     F .text	000000c8 comm_update_link
81119984 g     F .text	00000068 altera_avalon_jtag_uart_close
811039a4 g     F .text	00000050 v_spi_end
81120cbc g     O .bss	00000028 __malloc_current_mallinfo
81100d30 g     F .text	000000f8 comm_config_link
81112a34 g     F .text	0000014c __d2b
811039f4 g     F .text	00000168 RTCC_SPI_R_MAC
811194b4 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
8111d220 g     F .text	000000a4 alt_get_fd
8110786c g     F .text	0000005c DMA_OPEN_DEVICE
81118404 g     F .text	00000128 alt_busy_sleep
81120c4c g     O .bss	00000004 ul_spwc_d_interface_control_status_register_value
8110a878 g     F .text	0000006c _split_codec_status
81100718 g     F .text	00000050 comm_channel_d_int_flag_buffer_empty
81115138 g     F .text	00000054 _close_r
81107244 g     F .text	000002e0 DDR2_MEMORY_RANDOM_WRITE_TEST
81120c44 g     O .bss	00000004 ul_spwc_b_interface_control_status_register_value
8111b998 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor
8111d3ac g     F .text	0000007c memcmp
81119574 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
81121484 g       *ABS*	00000000 __alt_stack_base
811195c4 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
8111baa0 g     F .text	000000a0 alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor
81103684 g     F .text	0000006c rstc_release_device_reset
8110e4f8 g     F .text	00000154 __swsetup_r
81109c54 g     F .text	00000360 TestLeds
81116dc4 g     F .text	000008e8 .hidden __divdf3
81120c74 g     O .bss	00000004 ul_tran_f_interface_control_status_register_value
8111039c g     F .text	00000118 __sfp
81107994 g     F .text	00000044 DMA_DESCRIPTOR_BUFFER_EMPTY
81112c98 g     F .text	00000078 __copybits
8111f3d4 g     O .rwdata	00000408 __malloc_av_
811104e8 g     F .text	00000004 __sinit_lock_release
81103620 g     F .text	00000064 rstc_simucam_reset
811023e4 g     F .text	00000078 i2c_stop
8110b334 g     F .text	00000718 .hidden __muldf3
81113720 g     F .text	00000054 __sread
8111d118 g     F .text	00000108 alt_find_file
811026e4 g     F .text	00000078 LEDS_BOARD_DRIVE
8111c8cc g     F .text	000000a4 alt_dev_llist_insert
81118b5c g     F .text	00000024 __malloc_lock
81118fa8 g     F .text	000000b0 sbrk
811100f0 g     F .text	0000005c _fflush_r
8111518c g     F .text	000000c4 _calloc_r
811010a4 g     F .text	000000b0 comm_update_timecode_rx
81120c00 g     O .bss	00000001 int_cnt
811078c8 g     F .text	00000044 DMA_CONFIG
81120c00 g       *ABS*	00000000 __bss_start
811011b8 g     F .text	000000c8 comm_send_timecode_tx
81108020 g     F .text	00000050 PGEN_READ_REG32
81111c78 g     F .text	00000128 memset
811059c0 g     F .text	00000058 ul_Transparent_Interface_RX_FIFO_Status_Read
811013d4 g     F .text	000001d0 comm_init_channel
8111c45c g     F .text	00000058 alt_msgdma_open
811064d0 g     F .text	00000530 DDR2_EEPROM_DUMP
81108c9c g     F .text	00000fb8 main
81120cac g     O .bss	00000004 alt_envp
81100628 g     F .text	00000050 comm_channel_a_int_flag_buffer_empty
81120c90 g     O .bss	00000004 __malloc_max_total_mem
8111bd80 g     F .text	00000198 alt_msgdma_prefetcher_add_extended_desc_to_list
81108184 g     F .text	00000034 v_Pattern_Generator_Reset
81119514 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
8110828c g     F .text	0000023c POWER_Read
8110258c g     F .text	00000158 i2c_read
811150c0 g     F .text	00000018 __swbuf
81101330 g     F .text	000000a4 comm_update_buffers_status
81113854 g     F .text	00000008 __sclose
811fa000 g       *ABS*	00000000 __alt_heap_limit
81115340 g     F .text	00000014 fclose
8110bb5c g     F .text	000001a8 .hidden __truncdfsf2
81120ba4 g     O .rwdata	00000004 ul_spwc_d_spacewire_link_control_status_register_value
8110e84c g     F .text	00001688 _dtoa_r
8111c084 g     F .text	000002c0 alt_msgdma_start_prefetcher_with_list_addr
8111122c g     F .text	0000080c _malloc_r
81115828 g     F .text	00000030 __ascii_wctomb
81120be4 g     O .rwdata	00000004 alt_errno
8111bbd8 g     F .text	000000b8 alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor
81103140 g     F .text	000004e0 POWER_SPI_RW
81100fdc g     F .text	000000c8 comm_update_link_status
81110e0c g     F .text	000000c4 _fwalk
81120c80 g     O .bss	00000004 InitialState
81103d48 g     F .text	000000e0 SPWC_READ_REG32
81121234 g     O .bss	00000054 spw_f
81107fa0 g     F .text	00000030 v_Eth_Release_Reset
81112e3c g     F .text	000000c8 putc
81116364 g     F .text	00000084 .hidden __divsi3
8111051c g     F .text	00000124 _malloc_trim_r
8111d6f4 g       *ABS*	00000000 __CTOR_END__
8110ad24 g     F .text	000003fc .hidden __mulsf3
81120c38 g     O .bss	00000004 pnt_memory
8111385c g     F .text	000000dc strcmp
8111d6f4 g       *ABS*	00000000 __DTOR_LIST__
811003a0 g     F .text	00000038 comm_channel_f_handle_irq
8110a724 g     F .text	00000050 _reg_read
81100858 g     F .text	00000050 comm_channel_h_int_flag_buffer_empty
811176ac g     F .text	00000088 .hidden __nedf2
81119394 g     F .text	00000038 alt_irq_init
81118f44 g     F .text	00000064 alt_release_fd
8111c6ec g     F .text	0000003c alt_msgdma_standard_descriptor_sync_transfer
8111e9cb g     O .rodata	00000100 .hidden __clz_tab
81120c84 g     O .bss	00000004 _PathLocale
8111d360 g     F .text	00000014 atexit
811150d8 g     F .text	00000060 _write_r
8111104c g     F .text	00000018 setlocale
8111bb40 g     F .text	00000098 alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor
81120bbc g     O .rwdata	00000004 _impure_ptr
81100ef0 g     F .text	000000ec comm_update_link_error
81120ba8 g     O .rwdata	00000004 ul_spwc_e_spacewire_link_control_status_register_value
81120ca4 g     O .bss	00000004 alt_argc
8110fed4 g     F .text	0000021c __sflush_r
81120ce4 g     O .bss	00000400 szData
8111c9d0 g     F .text	00000060 _do_dtors
81111038 g     F .text	00000008 __locale_cjk_lang
811085f8 g     F .text	000006a4 sense_log
81113484 g     F .text	000001d4 __srefill_r
81100020 g       .exceptions	00000000 alt_irq_entry
811128c4 g     F .text	00000064 __ulp
81110504 g     F .text	00000018 __fp_unlock_all
81120bd0 g     O .rwdata	00000008 alt_fs_list
81120c7c g     O .bss	00000004 ul_tran_h_interface_control_status_register_value
81120c60 g     O .bss	00000004 ul_tran_a_interface_control_status_register_value
811040e8 g     F .text	00000328 b_SpaceWire_Interface_Mode_Control
81105a18 g     F .text	00000054 b_Transparent_Interface_RX_FIFO_Status_Empty
81100cb0 g     F .text	00000080 comm_update_windowing
81120c2c g     O .bss	00000004 dma_m2_dev
8110597c g     F .text	00000044 v_Transparent_Interface_RX_FIFO_Reset
81100b90 g     F .text	00000080 comm_update_int_flags
811003d8 g     F .text	00000038 comm_channel_g_handle_irq
81111064 g     F .text	0000000c localeconv
81100a20 g     F .text	000000cc comm_config_int_control
8111cac0 g     F .text	00000050 alt_ic_isr_register
81120c70 g     O .bss	00000004 ul_tran_e_interface_control_status_register_value
81120b9c g     O .rwdata	00000004 ul_spwc_b_spacewire_link_control_status_register_value
81120c00 g       *ABS*	00000000 _edata
81107524 g     F .text	000002d0 DDR2_MEMORY_RANDOM_READ_TEST
8111a010 g     F .text	00000060 altera_avalon_uart_read_fd
81121484 g       *ABS*	00000000 _end
81101b94 g     F .text	00000414 fee_dma_m2_transfer
81105c54 g     F .text	00000050 uc_Transparent_Interface_TX_FIFO_Status_Used
81115354 g     F .text	00000164 __fputwc
811199ec g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
81103ef4 g     F .text	000001f4 b_SpaceWire_Interface_Enable_Control
81100448 g     F .text	0000003c comm_channel_a_int_flag_clear_buffer_empty
81108200 g     F .text	0000008c Pattern_Generator_Configure_Initial_State
8111cb98 g     F .text	0000008c alt_ic_irq_disable
811002f8 g     F .text	00000038 comm_channel_c_handle_irq
8111377c g     F .text	0000007c __swrite
81107f74 g     F .text	0000002c v_Eth_Hold_Reset
81120bc8 g     O .rwdata	00000004 __malloc_trim_threshold
811004c0 g     F .text	0000003c comm_channel_c_int_flag_clear_buffer_empty
8111102c g     F .text	0000000c __locale_msgcharset
8111d374 g     F .text	00000038 exit
81110ed0 g     F .text	000000c4 _fwalk_reent
8111bf18 g     F .text	00000098 alt_msgdma_prefetcher_set_std_list_own_by_hw_bits
8110b244 g     F .text	000000f0 .hidden __floatunsisf
811126c8 g     F .text	000001fc __mdiff
811163e8 g     F .text	00000074 .hidden __modsi3
8110a344 g     F .text	00000390 TestDMA_M2_M1
811fa000 g       *ABS*	00000000 __alt_data_end
81100020 g     F .exceptions	00000000 alt_exception
811104e0 g     F .text	00000004 __sfp_lock_release
8111b6b8 g     F .text	000000a8 alt_msgdma_construct_extended_mm_to_mm_descriptor
81104bd0 g     F .text	00000054 b_SpaceWire_Interface_TimeCode_Arrived
84000000 g       *ABS*	00000000 __alt_mem_ext_flash
81104f2c g     F .text	000000bc b_SpaceWire_Interface_Send_SpaceWire_Data
8111b598 g     F .text	00000090 alt_msgdma_construct_extended_st_to_mm_descriptor
8111a494 g     F .text	00000054 altera_avalon_uart_close
811052fc g     F .text	0000006c b_Transparent_Interface_Write_Register
8111d6c0 g     F .text	00000034 _exit
8111c764 g     F .text	0000012c alt_alarm_start
81111070 g     F .text	000001bc __smakebuf_r
81105e3c g     F .text	00000148 b_Transparent_Interface_Send_SpaceWire_Data
81120bf8 g     O .rwdata	00000008 alt_msgdma_list
8110c190 g     F .text	00000098 strlen
811038f8 g     F .text	000000ac uc_spi_get_byte
81105ac0 g     F .text	00000050 uc_Transparent_Interface_RX_FIFO_Status_Used
8111cfa0 g     F .text	00000154 open
81117734 g     F .text	000000dc .hidden __gedf2
81120c54 g     O .bss	00000004 ul_spwc_f_interface_control_status_register_value
81118dd0 g     F .text	0000003c alt_putchar
81120bcc g     O .rwdata	00000004 __wctomb
81113a34 g     F .text	00000018 __sprint_r
81104c94 g     F .text	00000060 uc_SpaceWire_Interface_Get_TX_Div
81120bb0 g     O .rwdata	00000004 ul_spwc_g_spacewire_link_control_status_register_value
81103e28 g     F .text	0000006c b_SpaceWire_Interface_Write_Register
81120be8 g     O .rwdata	00000004 alt_priority_mask
81121288 g     O .bss	00000054 spw_h
8110383c g     F .text	000000bc v_spi_send_byte
8111cb10 g     F .text	00000088 alt_ic_irq_enable
8110e420 g     F .text	0000001c __vfprintf_internal
81101154 g     F .text	00000064 comm_clear_timecode_rx_received
81107fd0 g     F .text	00000050 PGEN_WRITE_REG32
8111a524 g     F .text	000001dc altera_avalon_uart_read
81115858 g     F .text	0000005c _wctomb_r
81105808 g     F .text	00000174 v_Transparent_Interface_Interrupts_Flags_Clear
811212dc g     O .bss	00000054 spw_a
811030c8 g     F .text	0000003c msgdma_extended_descriptor_async_transfer
81117904 g     F .text	000008fc .hidden __subdf3
81109fb4 g     F .text	00000390 TestDMA_M1_M2
811120fc g     F .text	000000b0 __lo0bits
81120bf0 g     O .rwdata	00000008 alt_alarm_list
8111c970 g     F .text	00000060 _do_ctors
81121330 g     O .bss	00000054 spw_c
8110790c g     F .text	00000044 DMA_BUSY
81115768 g     F .text	000000c0 wcrtomb
81118568 g     F .text	000000d0 close
811055bc g     F .text	000001f4 v_Transparent_Interface_Interrupts_Enable_Control
81104ea4 g     F .text	00000088 b_SpaceWire_Interface_Write_TX_Data
811077f4 g     F .text	00000078 xorshift32
811154dc g     F .text	00000080 fputwc
811104e4 g     F .text	00000004 __sinit_lock_acquire
81111e70 g     F .text	00000120 __multadd
81111e48 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

81100020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
81100020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
81100024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
81100028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
8110002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
81100030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
81100034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
81100038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
8110003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
81100040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
81100044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
81100048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
8110004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
81100050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
81100054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
81100058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
8110005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
81100060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
81100064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
81100068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
8110006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
81100070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
81100074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
81100078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
8110007c:	10000326 	beq	r2,zero,8110008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
81100080:	20000226 	beq	r4,zero,8110008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
81100084:	11000fc0 	call	811000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
81100088:	00000706 	br	811000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
8110008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
81100090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
81100094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
81100098:	11001d00 	call	811001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
8110009c:	1000021e 	bne	r2,zero,811000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
811000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
811000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
811000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
811000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
811000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
811000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
811000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
811000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
811000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
811000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
811000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
811000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
811000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
811000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
811000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
811000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
811000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
811000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
811000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
811000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
811000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
811000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
811000f8:	ef80083a 	eret

811000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
811000fc:	defff904 	addi	sp,sp,-28
81100100:	dfc00615 	stw	ra,24(sp)
81100104:	df000515 	stw	fp,20(sp)
81100108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
8110010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
81100110:	0005313a 	rdctl	r2,ipending
81100114:	e0bffe15 	stw	r2,-8(fp)

  return active;
81100118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
8110011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
81100120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
81100124:	00800044 	movi	r2,1
81100128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
8110012c:	e0fffb17 	ldw	r3,-20(fp)
81100130:	e0bffc17 	ldw	r2,-16(fp)
81100134:	1884703a 	and	r2,r3,r2
81100138:	10001426 	beq	r2,zero,8110018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
8110013c:	00a044b4 	movhi	r2,33042
81100140:	1084e104 	addi	r2,r2,4996
81100144:	e0fffd17 	ldw	r3,-12(fp)
81100148:	180690fa 	slli	r3,r3,3
8110014c:	10c5883a 	add	r2,r2,r3
81100150:	10c00017 	ldw	r3,0(r2)
81100154:	00a044b4 	movhi	r2,33042
81100158:	1084e104 	addi	r2,r2,4996
8110015c:	e13ffd17 	ldw	r4,-12(fp)
81100160:	200890fa 	slli	r4,r4,3
81100164:	1105883a 	add	r2,r2,r4
81100168:	10800104 	addi	r2,r2,4
8110016c:	10800017 	ldw	r2,0(r2)
81100170:	1009883a 	mov	r4,r2
81100174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
81100178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
8110017c:	0005313a 	rdctl	r2,ipending
81100180:	e0bfff15 	stw	r2,-4(fp)

  return active;
81100184:	e0bfff17 	ldw	r2,-4(fp)
81100188:	00000706 	br	811001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
8110018c:	e0bffc17 	ldw	r2,-16(fp)
81100190:	1085883a 	add	r2,r2,r2
81100194:	e0bffc15 	stw	r2,-16(fp)
      i++;
81100198:	e0bffd17 	ldw	r2,-12(fp)
8110019c:	10800044 	addi	r2,r2,1
811001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
811001a4:	003fe106 	br	8110012c <__reset+0xfb0e012c>

    active = alt_irq_pending ();
811001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
811001ac:	e0bffb17 	ldw	r2,-20(fp)
811001b0:	103fdb1e 	bne	r2,zero,81100120 <__reset+0xfb0e0120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
811001b4:	0001883a 	nop
}
811001b8:	0001883a 	nop
811001bc:	e037883a 	mov	sp,fp
811001c0:	dfc00117 	ldw	ra,4(sp)
811001c4:	df000017 	ldw	fp,0(sp)
811001c8:	dec00204 	addi	sp,sp,8
811001cc:	f800283a 	ret

811001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
811001d0:	defffb04 	addi	sp,sp,-20
811001d4:	dfc00415 	stw	ra,16(sp)
811001d8:	df000315 	stw	fp,12(sp)
811001dc:	df000304 	addi	fp,sp,12
811001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
811001e4:	000531fa 	rdctl	r2,exception
811001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
811001ec:	e0bffd17 	ldw	r2,-12(fp)
811001f0:	10801f0c 	andi	r2,r2,124
811001f4:	1004d0ba 	srli	r2,r2,2
811001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
811001fc:	0005333a 	rdctl	r2,badaddr
81100200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
81100204:	d0a04917 	ldw	r2,-32476(gp)
81100208:	10000726 	beq	r2,zero,81100228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
8110020c:	d0a04917 	ldw	r2,-32476(gp)
81100210:	e0fffd17 	ldw	r3,-12(fp)
81100214:	e1bffe17 	ldw	r6,-8(fp)
81100218:	e17fff17 	ldw	r5,-4(fp)
8110021c:	1809883a 	mov	r4,r3
81100220:	103ee83a 	callr	r2
81100224:	00000206 	br	81100230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
81100228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
8110022c:	0005883a 	mov	r2,zero
}
81100230:	e037883a 	mov	sp,fp
81100234:	dfc00117 	ldw	ra,4(sp)
81100238:	df000017 	ldw	fp,0(sp)
8110023c:	dec00204 	addi	sp,sp,8
81100240:	f800283a 	ret

Disassembly of section .text:

81100244 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
81100244:	06e047f4 	movhi	sp,33055
    ori sp, sp, %lo(__alt_stack_pointer)
81100248:	dee80014 	ori	sp,sp,40960
    movhi gp, %hi(_gp)
8110024c:	06a044b4 	movhi	gp,33042
    ori gp, gp, %lo(_gp)
81100250:	d6a2e514 	ori	gp,gp,35732
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
81100254:	00a044b4 	movhi	r2,33042
    ori r2, r2, %lo(__bss_start)
81100258:	10830014 	ori	r2,r2,3072

    movhi r3, %hi(__bss_end)
8110025c:	00e044b4 	movhi	r3,33042
    ori r3, r3, %lo(__bss_end)
81100260:	18c52114 	ori	r3,r3,5252

    beq r2, r3, 1f
81100264:	10c00326 	beq	r2,r3,81100274 <_start+0x30>

0:
    stw zero, (r2)
81100268:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
8110026c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
81100270:	10fffd36 	bltu	r2,r3,81100268 <__reset+0xfb0e0268>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
81100274:	1118ae00 	call	81118ae0 <alt_main>

81100278 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
81100278:	003fff06 	br	81100278 <__reset+0xfb0e0278>

8110027c <comm_channel_a_handle_irq>:
//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]

void comm_channel_a_handle_irq(void* context) {
8110027c:	defffc04 	addi	sp,sp,-16
81100280:	dfc00315 	stw	ra,12(sp)
81100284:	df000215 	stw	fp,8(sp)
81100288:	df000204 	addi	fp,sp,8
8110028c:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* hold_context_ptr = (volatile int*) context;
81100290:	e0bfff17 	ldw	r2,-4(fp)
81100294:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*hold_context_ptr = ...;
	// if (*hold_context_ptr == '0') {}...
	// App logic sequence...
	int_cnt++;
81100298:	d0a01b03 	ldbu	r2,-32660(gp)
8110029c:	10800044 	addi	r2,r2,1
811002a0:	d0a01b05 	stb	r2,-32660(gp)
	comm_channel_a_int_flag_clear_buffer_empty();
811002a4:	11004480 	call	81100448 <comm_channel_a_int_flag_clear_buffer_empty>
}
811002a8:	0001883a 	nop
811002ac:	e037883a 	mov	sp,fp
811002b0:	dfc00117 	ldw	ra,4(sp)
811002b4:	df000017 	ldw	fp,0(sp)
811002b8:	dec00204 	addi	sp,sp,8
811002bc:	f800283a 	ret

811002c0 <comm_channel_b_handle_irq>:

void comm_channel_b_handle_irq(void* context) {
811002c0:	defffc04 	addi	sp,sp,-16
811002c4:	dfc00315 	stw	ra,12(sp)
811002c8:	df000215 	stw	fp,8(sp)
811002cc:	df000204 	addi	fp,sp,8
811002d0:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* hold_context_ptr = (volatile int*) context;
811002d4:	e0bfff17 	ldw	r2,-4(fp)
811002d8:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*hold_context_ptr = ...;
	// if (*hold_context_ptr == '0') {}...
	// App logic sequence...
	comm_channel_b_int_flag_clear_buffer_empty();
811002dc:	11004840 	call	81100484 <comm_channel_b_int_flag_clear_buffer_empty>
}
811002e0:	0001883a 	nop
811002e4:	e037883a 	mov	sp,fp
811002e8:	dfc00117 	ldw	ra,4(sp)
811002ec:	df000017 	ldw	fp,0(sp)
811002f0:	dec00204 	addi	sp,sp,8
811002f4:	f800283a 	ret

811002f8 <comm_channel_c_handle_irq>:

void comm_channel_c_handle_irq(void* context) {
811002f8:	defffc04 	addi	sp,sp,-16
811002fc:	dfc00315 	stw	ra,12(sp)
81100300:	df000215 	stw	fp,8(sp)
81100304:	df000204 	addi	fp,sp,8
81100308:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* hold_context_ptr = (volatile int*) context;
8110030c:	e0bfff17 	ldw	r2,-4(fp)
81100310:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*hold_context_ptr = ...;
	// if (*hold_context_ptr == '0') {}...
	// App logic sequence...
	comm_channel_c_int_flag_clear_buffer_empty();
81100314:	11004c00 	call	811004c0 <comm_channel_c_int_flag_clear_buffer_empty>
}
81100318:	0001883a 	nop
8110031c:	e037883a 	mov	sp,fp
81100320:	dfc00117 	ldw	ra,4(sp)
81100324:	df000017 	ldw	fp,0(sp)
81100328:	dec00204 	addi	sp,sp,8
8110032c:	f800283a 	ret

81100330 <comm_channel_d_handle_irq>:

void comm_channel_d_handle_irq(void* context) {
81100330:	defffc04 	addi	sp,sp,-16
81100334:	dfc00315 	stw	ra,12(sp)
81100338:	df000215 	stw	fp,8(sp)
8110033c:	df000204 	addi	fp,sp,8
81100340:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* hold_context_ptr = (volatile int*) context;
81100344:	e0bfff17 	ldw	r2,-4(fp)
81100348:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*hold_context_ptr = ...;
	// if (*hold_context_ptr == '0') {}...
	// App logic sequence...
	comm_channel_d_int_flag_clear_buffer_empty();
8110034c:	11004fc0 	call	811004fc <comm_channel_d_int_flag_clear_buffer_empty>
}
81100350:	0001883a 	nop
81100354:	e037883a 	mov	sp,fp
81100358:	dfc00117 	ldw	ra,4(sp)
8110035c:	df000017 	ldw	fp,0(sp)
81100360:	dec00204 	addi	sp,sp,8
81100364:	f800283a 	ret

81100368 <comm_channel_e_handle_irq>:

void comm_channel_e_handle_irq(void* context) {
81100368:	defffc04 	addi	sp,sp,-16
8110036c:	dfc00315 	stw	ra,12(sp)
81100370:	df000215 	stw	fp,8(sp)
81100374:	df000204 	addi	fp,sp,8
81100378:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* hold_context_ptr = (volatile int*) context;
8110037c:	e0bfff17 	ldw	r2,-4(fp)
81100380:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*hold_context_ptr = ...;
	// if (*hold_context_ptr == '0') {}...
	// App logic sequence...
	comm_channel_e_int_flag_clear_buffer_empty();
81100384:	11005380 	call	81100538 <comm_channel_e_int_flag_clear_buffer_empty>
}
81100388:	0001883a 	nop
8110038c:	e037883a 	mov	sp,fp
81100390:	dfc00117 	ldw	ra,4(sp)
81100394:	df000017 	ldw	fp,0(sp)
81100398:	dec00204 	addi	sp,sp,8
8110039c:	f800283a 	ret

811003a0 <comm_channel_f_handle_irq>:

void comm_channel_f_handle_irq(void* context) {
811003a0:	defffc04 	addi	sp,sp,-16
811003a4:	dfc00315 	stw	ra,12(sp)
811003a8:	df000215 	stw	fp,8(sp)
811003ac:	df000204 	addi	fp,sp,8
811003b0:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* hold_context_ptr = (volatile int*) context;
811003b4:	e0bfff17 	ldw	r2,-4(fp)
811003b8:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*hold_context_ptr = ...;
	// if (*hold_context_ptr == '0') {}...
	// App logic sequence...
	comm_channel_f_int_flag_clear_buffer_empty();
811003bc:	11005740 	call	81100574 <comm_channel_f_int_flag_clear_buffer_empty>
}
811003c0:	0001883a 	nop
811003c4:	e037883a 	mov	sp,fp
811003c8:	dfc00117 	ldw	ra,4(sp)
811003cc:	df000017 	ldw	fp,0(sp)
811003d0:	dec00204 	addi	sp,sp,8
811003d4:	f800283a 	ret

811003d8 <comm_channel_g_handle_irq>:

void comm_channel_g_handle_irq(void* context) {
811003d8:	defffc04 	addi	sp,sp,-16
811003dc:	dfc00315 	stw	ra,12(sp)
811003e0:	df000215 	stw	fp,8(sp)
811003e4:	df000204 	addi	fp,sp,8
811003e8:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* hold_context_ptr = (volatile int*) context;
811003ec:	e0bfff17 	ldw	r2,-4(fp)
811003f0:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*hold_context_ptr = ...;
	// if (*hold_context_ptr == '0') {}...
	// App logic sequence...
	comm_channel_g_int_flag_clear_buffer_empty();
811003f4:	11005b00 	call	811005b0 <comm_channel_g_int_flag_clear_buffer_empty>
}
811003f8:	0001883a 	nop
811003fc:	e037883a 	mov	sp,fp
81100400:	dfc00117 	ldw	ra,4(sp)
81100404:	df000017 	ldw	fp,0(sp)
81100408:	dec00204 	addi	sp,sp,8
8110040c:	f800283a 	ret

81100410 <comm_channel_h_handle_irq>:

void comm_channel_h_handle_irq(void* context) {
81100410:	defffc04 	addi	sp,sp,-16
81100414:	dfc00315 	stw	ra,12(sp)
81100418:	df000215 	stw	fp,8(sp)
8110041c:	df000204 	addi	fp,sp,8
81100420:	e13fff15 	stw	r4,-4(fp)
	// Cast context to hold_context's type. It is important that this be
	// declared volatile to avoid unwanted compiler optimization.
	volatile int* hold_context_ptr = (volatile int*) context;
81100424:	e0bfff17 	ldw	r2,-4(fp)
81100428:	e0bffe15 	stw	r2,-8(fp)
	// Use context value according to your app logic...
	//*hold_context_ptr = ...;
	// if (*hold_context_ptr == '0') {}...
	// App logic sequence...
	comm_channel_h_int_flag_clear_buffer_empty();
8110042c:	11005ec0 	call	811005ec <comm_channel_h_int_flag_clear_buffer_empty>
}
81100430:	0001883a 	nop
81100434:	e037883a 	mov	sp,fp
81100438:	dfc00117 	ldw	ra,4(sp)
8110043c:	df000017 	ldw	fp,0(sp)
81100440:	dec00204 	addi	sp,sp,8
81100444:	f800283a 	ret

81100448 <comm_channel_a_int_flag_clear_buffer_empty>:

void comm_channel_a_int_flag_clear_buffer_empty(void) {
81100448:	defffe04 	addi	sp,sp,-8
8110044c:	dfc00115 	stw	ra,4(sp)
81100450:	df000015 	stw	fp,0(sp)
81100454:	d839883a 	mov	fp,sp
	write_reg((alt_u32*) COMM_CHANNEL_A_BASE_ADDR,
81100458:	01800044 	movi	r6,1
8110045c:	01400144 	movi	r5,5
81100460:	01204834 	movhi	r4,33056
81100464:	210b0004 	addi	r4,r4,11264
81100468:	11015a40 	call	811015a4 <write_reg>
	COMM_INTERRUPT_FLAG_REG_OFFSET, (alt_u32) COMM_INT_BUFFER_EMPTY_FLAG_MASK);
}
8110046c:	0001883a 	nop
81100470:	e037883a 	mov	sp,fp
81100474:	dfc00117 	ldw	ra,4(sp)
81100478:	df000017 	ldw	fp,0(sp)
8110047c:	dec00204 	addi	sp,sp,8
81100480:	f800283a 	ret

81100484 <comm_channel_b_int_flag_clear_buffer_empty>:

void comm_channel_b_int_flag_clear_buffer_empty(void) {
81100484:	defffe04 	addi	sp,sp,-8
81100488:	dfc00115 	stw	ra,4(sp)
8110048c:	df000015 	stw	fp,0(sp)
81100490:	d839883a 	mov	fp,sp
	write_reg((alt_u32*) COMM_CHANNEL_B_BASE_ADDR,
81100494:	01800044 	movi	r6,1
81100498:	01400144 	movi	r5,5
8110049c:	01204834 	movhi	r4,33056
811004a0:	210a0004 	addi	r4,r4,10240
811004a4:	11015a40 	call	811015a4 <write_reg>
	COMM_INTERRUPT_FLAG_REG_OFFSET, (alt_u32) COMM_INT_BUFFER_EMPTY_FLAG_MASK);
}
811004a8:	0001883a 	nop
811004ac:	e037883a 	mov	sp,fp
811004b0:	dfc00117 	ldw	ra,4(sp)
811004b4:	df000017 	ldw	fp,0(sp)
811004b8:	dec00204 	addi	sp,sp,8
811004bc:	f800283a 	ret

811004c0 <comm_channel_c_int_flag_clear_buffer_empty>:

void comm_channel_c_int_flag_clear_buffer_empty(void) {
811004c0:	defffe04 	addi	sp,sp,-8
811004c4:	dfc00115 	stw	ra,4(sp)
811004c8:	df000015 	stw	fp,0(sp)
811004cc:	d839883a 	mov	fp,sp
	write_reg((alt_u32*) COMM_CHANNEL_C_BASE_ADDR,
811004d0:	01800044 	movi	r6,1
811004d4:	01400144 	movi	r5,5
811004d8:	01204834 	movhi	r4,33056
811004dc:	21090004 	addi	r4,r4,9216
811004e0:	11015a40 	call	811015a4 <write_reg>
	COMM_INTERRUPT_FLAG_REG_OFFSET, (alt_u32) COMM_INT_BUFFER_EMPTY_FLAG_MASK);
}
811004e4:	0001883a 	nop
811004e8:	e037883a 	mov	sp,fp
811004ec:	dfc00117 	ldw	ra,4(sp)
811004f0:	df000017 	ldw	fp,0(sp)
811004f4:	dec00204 	addi	sp,sp,8
811004f8:	f800283a 	ret

811004fc <comm_channel_d_int_flag_clear_buffer_empty>:

void comm_channel_d_int_flag_clear_buffer_empty(void) {
811004fc:	defffe04 	addi	sp,sp,-8
81100500:	dfc00115 	stw	ra,4(sp)
81100504:	df000015 	stw	fp,0(sp)
81100508:	d839883a 	mov	fp,sp
	write_reg((alt_u32*) COMM_CHANNEL_D_BASE_ADDR,
8110050c:	01800044 	movi	r6,1
81100510:	01400144 	movi	r5,5
81100514:	01204834 	movhi	r4,33056
81100518:	21080004 	addi	r4,r4,8192
8110051c:	11015a40 	call	811015a4 <write_reg>
	COMM_INTERRUPT_FLAG_REG_OFFSET, (alt_u32) COMM_INT_BUFFER_EMPTY_FLAG_MASK);
}
81100520:	0001883a 	nop
81100524:	e037883a 	mov	sp,fp
81100528:	dfc00117 	ldw	ra,4(sp)
8110052c:	df000017 	ldw	fp,0(sp)
81100530:	dec00204 	addi	sp,sp,8
81100534:	f800283a 	ret

81100538 <comm_channel_e_int_flag_clear_buffer_empty>:

void comm_channel_e_int_flag_clear_buffer_empty(void) {
81100538:	defffe04 	addi	sp,sp,-8
8110053c:	dfc00115 	stw	ra,4(sp)
81100540:	df000015 	stw	fp,0(sp)
81100544:	d839883a 	mov	fp,sp
	write_reg((alt_u32*) COMM_CHANNEL_E_BASE_ADDR,
81100548:	01800044 	movi	r6,1
8110054c:	01400144 	movi	r5,5
81100550:	01204834 	movhi	r4,33056
81100554:	21070004 	addi	r4,r4,7168
81100558:	11015a40 	call	811015a4 <write_reg>
	COMM_INTERRUPT_FLAG_REG_OFFSET, (alt_u32) COMM_INT_BUFFER_EMPTY_FLAG_MASK);
}
8110055c:	0001883a 	nop
81100560:	e037883a 	mov	sp,fp
81100564:	dfc00117 	ldw	ra,4(sp)
81100568:	df000017 	ldw	fp,0(sp)
8110056c:	dec00204 	addi	sp,sp,8
81100570:	f800283a 	ret

81100574 <comm_channel_f_int_flag_clear_buffer_empty>:

void comm_channel_f_int_flag_clear_buffer_empty(void) {
81100574:	defffe04 	addi	sp,sp,-8
81100578:	dfc00115 	stw	ra,4(sp)
8110057c:	df000015 	stw	fp,0(sp)
81100580:	d839883a 	mov	fp,sp
	write_reg((alt_u32*) COMM_CHANNEL_F_BASE_ADDR,
81100584:	01800044 	movi	r6,1
81100588:	01400144 	movi	r5,5
8110058c:	01204834 	movhi	r4,33056
81100590:	21060004 	addi	r4,r4,6144
81100594:	11015a40 	call	811015a4 <write_reg>
	COMM_INTERRUPT_FLAG_REG_OFFSET, (alt_u32) COMM_INT_BUFFER_EMPTY_FLAG_MASK);
}
81100598:	0001883a 	nop
8110059c:	e037883a 	mov	sp,fp
811005a0:	dfc00117 	ldw	ra,4(sp)
811005a4:	df000017 	ldw	fp,0(sp)
811005a8:	dec00204 	addi	sp,sp,8
811005ac:	f800283a 	ret

811005b0 <comm_channel_g_int_flag_clear_buffer_empty>:

void comm_channel_g_int_flag_clear_buffer_empty(void) {
811005b0:	defffe04 	addi	sp,sp,-8
811005b4:	dfc00115 	stw	ra,4(sp)
811005b8:	df000015 	stw	fp,0(sp)
811005bc:	d839883a 	mov	fp,sp
	write_reg((alt_u32*) COMM_CHANNEL_G_BASE_ADDR,
811005c0:	01800044 	movi	r6,1
811005c4:	01400144 	movi	r5,5
811005c8:	01204834 	movhi	r4,33056
811005cc:	21050004 	addi	r4,r4,5120
811005d0:	11015a40 	call	811015a4 <write_reg>
	COMM_INTERRUPT_FLAG_REG_OFFSET, (alt_u32) COMM_INT_BUFFER_EMPTY_FLAG_MASK);
}
811005d4:	0001883a 	nop
811005d8:	e037883a 	mov	sp,fp
811005dc:	dfc00117 	ldw	ra,4(sp)
811005e0:	df000017 	ldw	fp,0(sp)
811005e4:	dec00204 	addi	sp,sp,8
811005e8:	f800283a 	ret

811005ec <comm_channel_h_int_flag_clear_buffer_empty>:

void comm_channel_h_int_flag_clear_buffer_empty(void) {
811005ec:	defffe04 	addi	sp,sp,-8
811005f0:	dfc00115 	stw	ra,4(sp)
811005f4:	df000015 	stw	fp,0(sp)
811005f8:	d839883a 	mov	fp,sp
	write_reg((alt_u32*) COMM_CHANNEL_H_BASE_ADDR,
811005fc:	01800044 	movi	r6,1
81100600:	01400144 	movi	r5,5
81100604:	01204834 	movhi	r4,33056
81100608:	21040004 	addi	r4,r4,4096
8110060c:	11015a40 	call	811015a4 <write_reg>
	COMM_INTERRUPT_FLAG_REG_OFFSET, (alt_u32) COMM_INT_BUFFER_EMPTY_FLAG_MASK);
}
81100610:	0001883a 	nop
81100614:	e037883a 	mov	sp,fp
81100618:	dfc00117 	ldw	ra,4(sp)
8110061c:	df000017 	ldw	fp,0(sp)
81100620:	dec00204 	addi	sp,sp,8
81100624:	f800283a 	ret

81100628 <comm_channel_a_int_flag_buffer_empty>:

bool comm_channel_a_int_flag_buffer_empty(void) {
81100628:	defffd04 	addi	sp,sp,-12
8110062c:	dfc00215 	stw	ra,8(sp)
81100630:	df000115 	stw	fp,4(sp)
81100634:	df000104 	addi	fp,sp,4
	bool flag;

	if (read_reg((alt_u32*) COMM_CHANNEL_A_BASE_ADDR,
81100638:	01400144 	movi	r5,5
8110063c:	01204834 	movhi	r4,33056
81100640:	210b0004 	addi	r4,r4,11264
81100644:	11015f00 	call	811015f0 <read_reg>
	COMM_INTERRUPT_FLAG_REG_OFFSET) & COMM_INT_BUFFER_EMPTY_FLAG_MASK) {
81100648:	1080004c 	andi	r2,r2,1
}

bool comm_channel_a_int_flag_buffer_empty(void) {
	bool flag;

	if (read_reg((alt_u32*) COMM_CHANNEL_A_BASE_ADDR,
8110064c:	10000326 	beq	r2,zero,8110065c <comm_channel_a_int_flag_buffer_empty+0x34>
	COMM_INTERRUPT_FLAG_REG_OFFSET) & COMM_INT_BUFFER_EMPTY_FLAG_MASK) {
		flag = TRUE;
81100650:	00800044 	movi	r2,1
81100654:	e0bfff15 	stw	r2,-4(fp)
81100658:	00000106 	br	81100660 <comm_channel_a_int_flag_buffer_empty+0x38>
	} else {
		flag = FALSE;
8110065c:	e03fff15 	stw	zero,-4(fp)
	}

	return flag;
81100660:	e0bfff17 	ldw	r2,-4(fp)
}
81100664:	e037883a 	mov	sp,fp
81100668:	dfc00117 	ldw	ra,4(sp)
8110066c:	df000017 	ldw	fp,0(sp)
81100670:	dec00204 	addi	sp,sp,8
81100674:	f800283a 	ret

81100678 <comm_channel_b_int_flag_buffer_empty>:

bool comm_channel_b_int_flag_buffer_empty(void) {
81100678:	defffd04 	addi	sp,sp,-12
8110067c:	dfc00215 	stw	ra,8(sp)
81100680:	df000115 	stw	fp,4(sp)
81100684:	df000104 	addi	fp,sp,4
	bool flag;

	if (read_reg((alt_u32*) COMM_CHANNEL_B_BASE_ADDR,
81100688:	01400144 	movi	r5,5
8110068c:	01204834 	movhi	r4,33056
81100690:	210a0004 	addi	r4,r4,10240
81100694:	11015f00 	call	811015f0 <read_reg>
	COMM_INTERRUPT_FLAG_REG_OFFSET) & COMM_INT_BUFFER_EMPTY_FLAG_MASK) {
81100698:	1080004c 	andi	r2,r2,1
}

bool comm_channel_b_int_flag_buffer_empty(void) {
	bool flag;

	if (read_reg((alt_u32*) COMM_CHANNEL_B_BASE_ADDR,
8110069c:	10000326 	beq	r2,zero,811006ac <comm_channel_b_int_flag_buffer_empty+0x34>
	COMM_INTERRUPT_FLAG_REG_OFFSET) & COMM_INT_BUFFER_EMPTY_FLAG_MASK) {
		flag = TRUE;
811006a0:	00800044 	movi	r2,1
811006a4:	e0bfff15 	stw	r2,-4(fp)
811006a8:	00000106 	br	811006b0 <comm_channel_b_int_flag_buffer_empty+0x38>
	} else {
		flag = FALSE;
811006ac:	e03fff15 	stw	zero,-4(fp)
	}

	return flag;
811006b0:	e0bfff17 	ldw	r2,-4(fp)
}
811006b4:	e037883a 	mov	sp,fp
811006b8:	dfc00117 	ldw	ra,4(sp)
811006bc:	df000017 	ldw	fp,0(sp)
811006c0:	dec00204 	addi	sp,sp,8
811006c4:	f800283a 	ret

811006c8 <comm_channel_c_int_flag_buffer_empty>:

bool comm_channel_c_int_flag_buffer_empty(void) {
811006c8:	defffd04 	addi	sp,sp,-12
811006cc:	dfc00215 	stw	ra,8(sp)
811006d0:	df000115 	stw	fp,4(sp)
811006d4:	df000104 	addi	fp,sp,4
	bool flag;

	if (read_reg((alt_u32*) COMM_CHANNEL_C_BASE_ADDR,
811006d8:	01400144 	movi	r5,5
811006dc:	01204834 	movhi	r4,33056
811006e0:	21090004 	addi	r4,r4,9216
811006e4:	11015f00 	call	811015f0 <read_reg>
	COMM_INTERRUPT_FLAG_REG_OFFSET) & COMM_INT_BUFFER_EMPTY_FLAG_MASK) {
811006e8:	1080004c 	andi	r2,r2,1
}

bool comm_channel_c_int_flag_buffer_empty(void) {
	bool flag;

	if (read_reg((alt_u32*) COMM_CHANNEL_C_BASE_ADDR,
811006ec:	10000326 	beq	r2,zero,811006fc <comm_channel_c_int_flag_buffer_empty+0x34>
	COMM_INTERRUPT_FLAG_REG_OFFSET) & COMM_INT_BUFFER_EMPTY_FLAG_MASK) {
		flag = TRUE;
811006f0:	00800044 	movi	r2,1
811006f4:	e0bfff15 	stw	r2,-4(fp)
811006f8:	00000106 	br	81100700 <comm_channel_c_int_flag_buffer_empty+0x38>
	} else {
		flag = FALSE;
811006fc:	e03fff15 	stw	zero,-4(fp)
	}

	return flag;
81100700:	e0bfff17 	ldw	r2,-4(fp)
}
81100704:	e037883a 	mov	sp,fp
81100708:	dfc00117 	ldw	ra,4(sp)
8110070c:	df000017 	ldw	fp,0(sp)
81100710:	dec00204 	addi	sp,sp,8
81100714:	f800283a 	ret

81100718 <comm_channel_d_int_flag_buffer_empty>:

bool comm_channel_d_int_flag_buffer_empty(void) {
81100718:	defffd04 	addi	sp,sp,-12
8110071c:	dfc00215 	stw	ra,8(sp)
81100720:	df000115 	stw	fp,4(sp)
81100724:	df000104 	addi	fp,sp,4
	bool flag;

	if (read_reg((alt_u32*) COMM_CHANNEL_D_BASE_ADDR,
81100728:	01400144 	movi	r5,5
8110072c:	01204834 	movhi	r4,33056
81100730:	21080004 	addi	r4,r4,8192
81100734:	11015f00 	call	811015f0 <read_reg>
	COMM_INTERRUPT_FLAG_REG_OFFSET) & COMM_INT_BUFFER_EMPTY_FLAG_MASK) {
81100738:	1080004c 	andi	r2,r2,1
}

bool comm_channel_d_int_flag_buffer_empty(void) {
	bool flag;

	if (read_reg((alt_u32*) COMM_CHANNEL_D_BASE_ADDR,
8110073c:	10000326 	beq	r2,zero,8110074c <comm_channel_d_int_flag_buffer_empty+0x34>
	COMM_INTERRUPT_FLAG_REG_OFFSET) & COMM_INT_BUFFER_EMPTY_FLAG_MASK) {
		flag = TRUE;
81100740:	00800044 	movi	r2,1
81100744:	e0bfff15 	stw	r2,-4(fp)
81100748:	00000106 	br	81100750 <comm_channel_d_int_flag_buffer_empty+0x38>
	} else {
		flag = FALSE;
8110074c:	e03fff15 	stw	zero,-4(fp)
	}

	return flag;
81100750:	e0bfff17 	ldw	r2,-4(fp)
}
81100754:	e037883a 	mov	sp,fp
81100758:	dfc00117 	ldw	ra,4(sp)
8110075c:	df000017 	ldw	fp,0(sp)
81100760:	dec00204 	addi	sp,sp,8
81100764:	f800283a 	ret

81100768 <comm_channel_e_int_flag_buffer_empty>:

bool comm_channel_e_int_flag_buffer_empty(void) {
81100768:	defffd04 	addi	sp,sp,-12
8110076c:	dfc00215 	stw	ra,8(sp)
81100770:	df000115 	stw	fp,4(sp)
81100774:	df000104 	addi	fp,sp,4
	bool flag;

	if (read_reg((alt_u32*) COMM_CHANNEL_E_BASE_ADDR,
81100778:	01400144 	movi	r5,5
8110077c:	01204834 	movhi	r4,33056
81100780:	21070004 	addi	r4,r4,7168
81100784:	11015f00 	call	811015f0 <read_reg>
	COMM_INTERRUPT_FLAG_REG_OFFSET) & COMM_INT_BUFFER_EMPTY_FLAG_MASK) {
81100788:	1080004c 	andi	r2,r2,1
}

bool comm_channel_e_int_flag_buffer_empty(void) {
	bool flag;

	if (read_reg((alt_u32*) COMM_CHANNEL_E_BASE_ADDR,
8110078c:	10000326 	beq	r2,zero,8110079c <comm_channel_e_int_flag_buffer_empty+0x34>
	COMM_INTERRUPT_FLAG_REG_OFFSET) & COMM_INT_BUFFER_EMPTY_FLAG_MASK) {
		flag = TRUE;
81100790:	00800044 	movi	r2,1
81100794:	e0bfff15 	stw	r2,-4(fp)
81100798:	00000106 	br	811007a0 <comm_channel_e_int_flag_buffer_empty+0x38>
	} else {
		flag = FALSE;
8110079c:	e03fff15 	stw	zero,-4(fp)
	}

	return flag;
811007a0:	e0bfff17 	ldw	r2,-4(fp)
}
811007a4:	e037883a 	mov	sp,fp
811007a8:	dfc00117 	ldw	ra,4(sp)
811007ac:	df000017 	ldw	fp,0(sp)
811007b0:	dec00204 	addi	sp,sp,8
811007b4:	f800283a 	ret

811007b8 <comm_channel_f_int_flag_buffer_empty>:

bool comm_channel_f_int_flag_buffer_empty(void) {
811007b8:	defffd04 	addi	sp,sp,-12
811007bc:	dfc00215 	stw	ra,8(sp)
811007c0:	df000115 	stw	fp,4(sp)
811007c4:	df000104 	addi	fp,sp,4
	bool flag;

	if (read_reg((alt_u32*) COMM_CHANNEL_F_BASE_ADDR,
811007c8:	01400144 	movi	r5,5
811007cc:	01204834 	movhi	r4,33056
811007d0:	21060004 	addi	r4,r4,6144
811007d4:	11015f00 	call	811015f0 <read_reg>
	COMM_INTERRUPT_FLAG_REG_OFFSET) & COMM_INT_BUFFER_EMPTY_FLAG_MASK) {
811007d8:	1080004c 	andi	r2,r2,1
}

bool comm_channel_f_int_flag_buffer_empty(void) {
	bool flag;

	if (read_reg((alt_u32*) COMM_CHANNEL_F_BASE_ADDR,
811007dc:	10000326 	beq	r2,zero,811007ec <comm_channel_f_int_flag_buffer_empty+0x34>
	COMM_INTERRUPT_FLAG_REG_OFFSET) & COMM_INT_BUFFER_EMPTY_FLAG_MASK) {
		flag = TRUE;
811007e0:	00800044 	movi	r2,1
811007e4:	e0bfff15 	stw	r2,-4(fp)
811007e8:	00000106 	br	811007f0 <comm_channel_f_int_flag_buffer_empty+0x38>
	} else {
		flag = FALSE;
811007ec:	e03fff15 	stw	zero,-4(fp)
	}

	return flag;
811007f0:	e0bfff17 	ldw	r2,-4(fp)
}
811007f4:	e037883a 	mov	sp,fp
811007f8:	dfc00117 	ldw	ra,4(sp)
811007fc:	df000017 	ldw	fp,0(sp)
81100800:	dec00204 	addi	sp,sp,8
81100804:	f800283a 	ret

81100808 <comm_channel_g_int_flag_buffer_empty>:

bool comm_channel_g_int_flag_buffer_empty(void) {
81100808:	defffd04 	addi	sp,sp,-12
8110080c:	dfc00215 	stw	ra,8(sp)
81100810:	df000115 	stw	fp,4(sp)
81100814:	df000104 	addi	fp,sp,4
	bool flag;

	if (read_reg((alt_u32*) COMM_CHANNEL_G_BASE_ADDR,
81100818:	01400144 	movi	r5,5
8110081c:	01204834 	movhi	r4,33056
81100820:	21050004 	addi	r4,r4,5120
81100824:	11015f00 	call	811015f0 <read_reg>
	COMM_INTERRUPT_FLAG_REG_OFFSET) & COMM_INT_BUFFER_EMPTY_FLAG_MASK) {
81100828:	1080004c 	andi	r2,r2,1
}

bool comm_channel_g_int_flag_buffer_empty(void) {
	bool flag;

	if (read_reg((alt_u32*) COMM_CHANNEL_G_BASE_ADDR,
8110082c:	10000326 	beq	r2,zero,8110083c <comm_channel_g_int_flag_buffer_empty+0x34>
	COMM_INTERRUPT_FLAG_REG_OFFSET) & COMM_INT_BUFFER_EMPTY_FLAG_MASK) {
		flag = TRUE;
81100830:	00800044 	movi	r2,1
81100834:	e0bfff15 	stw	r2,-4(fp)
81100838:	00000106 	br	81100840 <comm_channel_g_int_flag_buffer_empty+0x38>
	} else {
		flag = FALSE;
8110083c:	e03fff15 	stw	zero,-4(fp)
	}

	return flag;
81100840:	e0bfff17 	ldw	r2,-4(fp)
}
81100844:	e037883a 	mov	sp,fp
81100848:	dfc00117 	ldw	ra,4(sp)
8110084c:	df000017 	ldw	fp,0(sp)
81100850:	dec00204 	addi	sp,sp,8
81100854:	f800283a 	ret

81100858 <comm_channel_h_int_flag_buffer_empty>:

bool comm_channel_h_int_flag_buffer_empty(void) {
81100858:	defffd04 	addi	sp,sp,-12
8110085c:	dfc00215 	stw	ra,8(sp)
81100860:	df000115 	stw	fp,4(sp)
81100864:	df000104 	addi	fp,sp,4
	bool flag;

	if (read_reg((alt_u32*) COMM_CHANNEL_H_BASE_ADDR,
81100868:	01400144 	movi	r5,5
8110086c:	01204834 	movhi	r4,33056
81100870:	21040004 	addi	r4,r4,4096
81100874:	11015f00 	call	811015f0 <read_reg>
	COMM_INTERRUPT_FLAG_REG_OFFSET) & COMM_INT_BUFFER_EMPTY_FLAG_MASK) {
81100878:	1080004c 	andi	r2,r2,1
}

bool comm_channel_h_int_flag_buffer_empty(void) {
	bool flag;

	if (read_reg((alt_u32*) COMM_CHANNEL_H_BASE_ADDR,
8110087c:	10000326 	beq	r2,zero,8110088c <comm_channel_h_int_flag_buffer_empty+0x34>
	COMM_INTERRUPT_FLAG_REG_OFFSET) & COMM_INT_BUFFER_EMPTY_FLAG_MASK) {
		flag = TRUE;
81100880:	00800044 	movi	r2,1
81100884:	e0bfff15 	stw	r2,-4(fp)
81100888:	00000106 	br	81100890 <comm_channel_h_int_flag_buffer_empty+0x38>
	} else {
		flag = FALSE;
8110088c:	e03fff15 	stw	zero,-4(fp)
	}

	return flag;
81100890:	e0bfff17 	ldw	r2,-4(fp)
}
81100894:	e037883a 	mov	sp,fp
81100898:	dfc00117 	ldw	ra,4(sp)
8110089c:	df000017 	ldw	fp,0(sp)
811008a0:	dec00204 	addi	sp,sp,8
811008a4:	f800283a 	ret

811008a8 <comm_init_interrupt>:

void comm_init_interrupt(alt_u8 spw_channel) {
811008a8:	defffc04 	addi	sp,sp,-16
811008ac:	dfc00315 	stw	ra,12(sp)
811008b0:	df000215 	stw	fp,8(sp)
811008b4:	df000204 	addi	fp,sp,8
811008b8:	2005883a 	mov	r2,r4
811008bc:	e0bfff05 	stb	r2,-4(fp)
	void* hold_context_ptr;
	switch (spw_channel) {
811008c0:	e0bfff03 	ldbu	r2,-4(fp)
811008c4:	10c00268 	cmpgeui	r3,r2,9
811008c8:	18004f1e 	bne	r3,zero,81100a08 <comm_init_interrupt+0x160>
811008cc:	100690ba 	slli	r3,r2,2
811008d0:	00a04434 	movhi	r2,33040
811008d4:	10823904 	addi	r2,r2,2276
811008d8:	1885883a 	add	r2,r3,r2
811008dc:	10800017 	ldw	r2,0(r2)
811008e0:	1000683a 	jmp	r2
811008e4:	81100a08 	cmpgei	r4,r16,16424
811008e8:	81100908 	cmpgei	r4,r16,16420
811008ec:	81100928 	cmpgeui	r4,r16,16420
811008f0:	81100948 	cmpgei	r4,r16,16421
811008f4:	81100968 	cmpgeui	r4,r16,16421
811008f8:	81100988 	cmpgei	r4,r16,16422
811008fc:	811009a8 	cmpgeui	r4,r16,16422
81100900:	811009c8 	cmpgei	r4,r16,16423
81100904:	811009e8 	cmpgeui	r4,r16,16423
	case spacewire_channel_a:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		hold_context_ptr = (void*) &channel_a_hold_context;
81100908:	d0a01c04 	addi	r2,gp,-32656
8110090c:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_PEDREIRO_V1_01_A_IRQ, hold_context_ptr,
81100910:	01a04434 	movhi	r6,33040
81100914:	31809f04 	addi	r6,r6,636
81100918:	e17ffe17 	ldw	r5,-8(fp)
8110091c:	01000084 	movi	r4,2
81100920:	11187700 	call	81118770 <alt_irq_register>
				comm_channel_a_handle_irq);
		break;
81100924:	00003806 	br	81100a08 <comm_init_interrupt+0x160>
	case spacewire_channel_b:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		hold_context_ptr = (void*) &channel_b_hold_context;
81100928:	d0a01d04 	addi	r2,gp,-32652
8110092c:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_PEDREIRO_V1_01_B_IRQ, hold_context_ptr,
81100930:	01a04434 	movhi	r6,33040
81100934:	3180b004 	addi	r6,r6,704
81100938:	e17ffe17 	ldw	r5,-8(fp)
8110093c:	010000c4 	movi	r4,3
81100940:	11187700 	call	81118770 <alt_irq_register>
				comm_channel_b_handle_irq);
		break;
81100944:	00003006 	br	81100a08 <comm_init_interrupt+0x160>
	case spacewire_channel_c:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		hold_context_ptr = (void*) &channel_c_hold_context;
81100948:	d0a01e04 	addi	r2,gp,-32648
8110094c:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_PEDREIRO_V1_01_C_IRQ, hold_context_ptr,
81100950:	01a04434 	movhi	r6,33040
81100954:	3180be04 	addi	r6,r6,760
81100958:	e17ffe17 	ldw	r5,-8(fp)
8110095c:	01000104 	movi	r4,4
81100960:	11187700 	call	81118770 <alt_irq_register>
				comm_channel_c_handle_irq);
		break;
81100964:	00002806 	br	81100a08 <comm_init_interrupt+0x160>
	case spacewire_channel_d:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		hold_context_ptr = (void*) &channel_d_hold_context;
81100968:	d0a01f04 	addi	r2,gp,-32644
8110096c:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_PEDREIRO_V1_01_D_IRQ, hold_context_ptr,
81100970:	01a04434 	movhi	r6,33040
81100974:	3180cc04 	addi	r6,r6,816
81100978:	e17ffe17 	ldw	r5,-8(fp)
8110097c:	01000204 	movi	r4,8
81100980:	11187700 	call	81118770 <alt_irq_register>
				comm_channel_d_handle_irq);
		break;
81100984:	00002006 	br	81100a08 <comm_init_interrupt+0x160>
	case spacewire_channel_e:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		hold_context_ptr = (void*) &channel_e_hold_context;
81100988:	d0a02004 	addi	r2,gp,-32640
8110098c:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_PEDREIRO_V1_01_E_IRQ, hold_context_ptr,
81100990:	01a04434 	movhi	r6,33040
81100994:	3180da04 	addi	r6,r6,872
81100998:	e17ffe17 	ldw	r5,-8(fp)
8110099c:	010001c4 	movi	r4,7
811009a0:	11187700 	call	81118770 <alt_irq_register>
				comm_channel_e_handle_irq);
		break;
811009a4:	00001806 	br	81100a08 <comm_init_interrupt+0x160>
	case spacewire_channel_f:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		hold_context_ptr = (void*) &channel_f_hold_context;
811009a8:	d0a02104 	addi	r2,gp,-32636
811009ac:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_PEDREIRO_V1_01_F_IRQ, hold_context_ptr,
811009b0:	01a04434 	movhi	r6,33040
811009b4:	3180e804 	addi	r6,r6,928
811009b8:	e17ffe17 	ldw	r5,-8(fp)
811009bc:	01000184 	movi	r4,6
811009c0:	11187700 	call	81118770 <alt_irq_register>
				comm_channel_f_handle_irq);
		break;
811009c4:	00001006 	br	81100a08 <comm_init_interrupt+0x160>
	case spacewire_channel_g:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		hold_context_ptr = (void*) &channel_g_hold_context;
811009c8:	d0a02204 	addi	r2,gp,-32632
811009cc:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_PEDREIRO_V1_01_G_IRQ, hold_context_ptr,
811009d0:	01a04434 	movhi	r6,33040
811009d4:	3180f604 	addi	r6,r6,984
811009d8:	e17ffe17 	ldw	r5,-8(fp)
811009dc:	01000144 	movi	r4,5
811009e0:	11187700 	call	81118770 <alt_irq_register>
				comm_channel_g_handle_irq);
		break;
811009e4:	00000806 	br	81100a08 <comm_init_interrupt+0x160>
	case spacewire_channel_h:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		hold_context_ptr = (void*) &channel_h_hold_context;
811009e8:	d0a02304 	addi	r2,gp,-32628
811009ec:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_PEDREIRO_V1_01_H_IRQ, hold_context_ptr,
811009f0:	01a04434 	movhi	r6,33040
811009f4:	31810404 	addi	r6,r6,1040
811009f8:	e17ffe17 	ldw	r5,-8(fp)
811009fc:	01000244 	movi	r4,9
81100a00:	11187700 	call	81118770 <alt_irq_register>
				comm_channel_h_handle_irq);
		break;
81100a04:	0001883a 	nop
	}
}
81100a08:	0001883a 	nop
81100a0c:	e037883a 	mov	sp,fp
81100a10:	dfc00117 	ldw	ra,4(sp)
81100a14:	df000017 	ldw	fp,0(sp)
81100a18:	dec00204 	addi	sp,sp,8
81100a1c:	f800283a 	ret

81100a20 <comm_config_int_control>:

bool comm_config_int_control(comm_channel_t *channel) {
81100a20:	defffb04 	addi	sp,sp,-20
81100a24:	dfc00415 	stw	ra,16(sp)
81100a28:	df000315 	stw	fp,12(sp)
81100a2c:	df000304 	addi	fp,sp,12
81100a30:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100a34:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81100a38:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
81100a3c:	e0bfff17 	ldw	r2,-4(fp)
81100a40:	10002426 	beq	r2,zero,81100ad4 <comm_config_int_control+0xb4>
		reg = read_reg(channel->channel_address,
81100a44:	e0bfff17 	ldw	r2,-4(fp)
81100a48:	10800017 	ldw	r2,0(r2)
81100a4c:	01400104 	movi	r5,4
81100a50:	1009883a 	mov	r4,r2
81100a54:	11015f00 	call	811015f0 <read_reg>
81100a58:	e0bffe15 	stw	r2,-8(fp)
		COMM_INTERRUPT_CONTROL_REG_OFFSET);

		if (channel->int_control.left_buffer_empty_en) {
81100a5c:	e0bfff17 	ldw	r2,-4(fp)
81100a60:	10801017 	ldw	r2,64(r2)
81100a64:	10000426 	beq	r2,zero,81100a78 <comm_config_int_control+0x58>
			reg |= COMM_INT_LEFT_BUFFER_EMPTY_EN_MASK;
81100a68:	e0bffe17 	ldw	r2,-8(fp)
81100a6c:	10804014 	ori	r2,r2,256
81100a70:	e0bffe15 	stw	r2,-8(fp)
81100a74:	00000406 	br	81100a88 <comm_config_int_control+0x68>
		} else {
			reg &= (~COMM_INT_LEFT_BUFFER_EMPTY_EN_MASK);
81100a78:	e0fffe17 	ldw	r3,-8(fp)
81100a7c:	00bfbfc4 	movi	r2,-257
81100a80:	1884703a 	and	r2,r3,r2
81100a84:	e0bffe15 	stw	r2,-8(fp)
		}
		if (channel->int_control.right_buffer_empty_en) {
81100a88:	e0bfff17 	ldw	r2,-4(fp)
81100a8c:	10801117 	ldw	r2,68(r2)
81100a90:	10000426 	beq	r2,zero,81100aa4 <comm_config_int_control+0x84>
			reg |= COMM_INT_RIGHT_BUFFER_EMPTY_EN_MASK;
81100a94:	e0bffe17 	ldw	r2,-8(fp)
81100a98:	10800054 	ori	r2,r2,1
81100a9c:	e0bffe15 	stw	r2,-8(fp)
81100aa0:	00000406 	br	81100ab4 <comm_config_int_control+0x94>
		} else {
			reg &= (~COMM_INT_RIGHT_BUFFER_EMPTY_EN_MASK);
81100aa4:	e0fffe17 	ldw	r3,-8(fp)
81100aa8:	00bfff84 	movi	r2,-2
81100aac:	1884703a 	and	r2,r3,r2
81100ab0:	e0bffe15 	stw	r2,-8(fp)
		}

		write_reg(channel->channel_address, COMM_INTERRUPT_CONTROL_REG_OFFSET,
81100ab4:	e0bfff17 	ldw	r2,-4(fp)
81100ab8:	10800017 	ldw	r2,0(r2)
81100abc:	e1bffe17 	ldw	r6,-8(fp)
81100ac0:	01400104 	movi	r5,4
81100ac4:	1009883a 	mov	r4,r2
81100ac8:	11015a40 	call	811015a4 <write_reg>
				reg);
		status = TRUE;
81100acc:	00800044 	movi	r2,1
81100ad0:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81100ad4:	e0bffd17 	ldw	r2,-12(fp)
}
81100ad8:	e037883a 	mov	sp,fp
81100adc:	dfc00117 	ldw	ra,4(sp)
81100ae0:	df000017 	ldw	fp,0(sp)
81100ae4:	dec00204 	addi	sp,sp,8
81100ae8:	f800283a 	ret

81100aec <comm_update_int_control>:

bool comm_update_int_control(comm_channel_t *channel) {
81100aec:	defffb04 	addi	sp,sp,-20
81100af0:	dfc00415 	stw	ra,16(sp)
81100af4:	df000315 	stw	fp,12(sp)
81100af8:	df000304 	addi	fp,sp,12
81100afc:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100b00:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81100b04:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
81100b08:	e0bfff17 	ldw	r2,-4(fp)
81100b0c:	10001a26 	beq	r2,zero,81100b78 <comm_update_int_control+0x8c>
		reg = read_reg(channel->channel_address,
81100b10:	e0bfff17 	ldw	r2,-4(fp)
81100b14:	10800017 	ldw	r2,0(r2)
81100b18:	01400104 	movi	r5,4
81100b1c:	1009883a 	mov	r4,r2
81100b20:	11015f00 	call	811015f0 <read_reg>
81100b24:	e0bffe15 	stw	r2,-8(fp)
		COMM_INTERRUPT_CONTROL_REG_OFFSET);

		if (reg & COMM_INT_LEFT_BUFFER_EMPTY_EN_MASK) {
81100b28:	e0bffe17 	ldw	r2,-8(fp)
81100b2c:	1080400c 	andi	r2,r2,256
81100b30:	10000426 	beq	r2,zero,81100b44 <comm_update_int_control+0x58>
			channel->int_control.left_buffer_empty_en = TRUE;
81100b34:	e0bfff17 	ldw	r2,-4(fp)
81100b38:	00c00044 	movi	r3,1
81100b3c:	10c01015 	stw	r3,64(r2)
81100b40:	00000206 	br	81100b4c <comm_update_int_control+0x60>
		} else {
			channel->int_control.left_buffer_empty_en = FALSE;
81100b44:	e0bfff17 	ldw	r2,-4(fp)
81100b48:	10001015 	stw	zero,64(r2)
		}
		if (reg & COMM_INT_RIGHT_BUFFER_EMPTY_EN_MASK) {
81100b4c:	e0bffe17 	ldw	r2,-8(fp)
81100b50:	1080004c 	andi	r2,r2,1
81100b54:	10000426 	beq	r2,zero,81100b68 <comm_update_int_control+0x7c>
			channel->int_control.right_buffer_empty_en = TRUE;
81100b58:	e0bfff17 	ldw	r2,-4(fp)
81100b5c:	00c00044 	movi	r3,1
81100b60:	10c01115 	stw	r3,68(r2)
81100b64:	00000206 	br	81100b70 <comm_update_int_control+0x84>
		} else {
			channel->int_control.right_buffer_empty_en = FALSE;
81100b68:	e0bfff17 	ldw	r2,-4(fp)
81100b6c:	10001115 	stw	zero,68(r2)
		}

		status = TRUE;
81100b70:	00800044 	movi	r2,1
81100b74:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81100b78:	e0bffd17 	ldw	r2,-12(fp)
}
81100b7c:	e037883a 	mov	sp,fp
81100b80:	dfc00117 	ldw	ra,4(sp)
81100b84:	df000017 	ldw	fp,0(sp)
81100b88:	dec00204 	addi	sp,sp,8
81100b8c:	f800283a 	ret

81100b90 <comm_update_int_flags>:

bool comm_update_int_flags(comm_channel_t *channel) {
81100b90:	defffb04 	addi	sp,sp,-20
81100b94:	dfc00415 	stw	ra,16(sp)
81100b98:	df000315 	stw	fp,12(sp)
81100b9c:	df000304 	addi	fp,sp,12
81100ba0:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100ba4:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81100ba8:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
81100bac:	e0bfff17 	ldw	r2,-4(fp)
81100bb0:	10001126 	beq	r2,zero,81100bf8 <comm_update_int_flags+0x68>
		reg = read_reg(channel->channel_address,
81100bb4:	e0bfff17 	ldw	r2,-4(fp)
81100bb8:	10800017 	ldw	r2,0(r2)
81100bbc:	01400144 	movi	r5,5
81100bc0:	1009883a 	mov	r4,r2
81100bc4:	11015f00 	call	811015f0 <read_reg>
81100bc8:	e0bffe15 	stw	r2,-8(fp)
		COMM_INTERRUPT_FLAG_REG_OFFSET);

		if (reg & COMM_INT_BUFFER_EMPTY_FLAG_MASK) {
81100bcc:	e0bffe17 	ldw	r2,-8(fp)
81100bd0:	1080004c 	andi	r2,r2,1
81100bd4:	10000426 	beq	r2,zero,81100be8 <comm_update_int_flags+0x58>
			channel->int_flag.buffer_empty_flag = TRUE;
81100bd8:	e0bfff17 	ldw	r2,-4(fp)
81100bdc:	00c00044 	movi	r3,1
81100be0:	10c01215 	stw	r3,72(r2)
81100be4:	00000206 	br	81100bf0 <comm_update_int_flags+0x60>
		} else {
			channel->int_flag.buffer_empty_flag = FALSE;
81100be8:	e0bfff17 	ldw	r2,-4(fp)
81100bec:	10001215 	stw	zero,72(r2)
		}

		status = TRUE;
81100bf0:	00800044 	movi	r2,1
81100bf4:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81100bf8:	e0bffd17 	ldw	r2,-12(fp)
}
81100bfc:	e037883a 	mov	sp,fp
81100c00:	dfc00117 	ldw	ra,4(sp)
81100c04:	df000017 	ldw	fp,0(sp)
81100c08:	dec00204 	addi	sp,sp,8
81100c0c:	f800283a 	ret

81100c10 <comm_config_windowing>:

bool comm_config_windowing(comm_channel_t *channel) {
81100c10:	defffb04 	addi	sp,sp,-20
81100c14:	dfc00415 	stw	ra,16(sp)
81100c18:	df000315 	stw	fp,12(sp)
81100c1c:	df000304 	addi	fp,sp,12
81100c20:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100c24:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81100c28:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
81100c2c:	e0bfff17 	ldw	r2,-4(fp)
81100c30:	10001926 	beq	r2,zero,81100c98 <comm_config_windowing+0x88>
		reg = read_reg(channel->channel_address,
81100c34:	e0bfff17 	ldw	r2,-4(fp)
81100c38:	10800017 	ldw	r2,0(r2)
81100c3c:	000b883a 	mov	r5,zero
81100c40:	1009883a 	mov	r4,r2
81100c44:	11015f00 	call	811015f0 <read_reg>
81100c48:	e0bffe15 	stw	r2,-8(fp)
		COMM_WINDOWING_CONTROL_REG_OFFSET);

		if (channel->windowing_config.masking) {
81100c4c:	e0bfff17 	ldw	r2,-4(fp)
81100c50:	10800117 	ldw	r2,4(r2)
81100c54:	10000426 	beq	r2,zero,81100c68 <comm_config_windowing+0x58>
			reg |= COMM_CONTROL_MASKING_EN_MASK;
81100c58:	e0bffe17 	ldw	r2,-8(fp)
81100c5c:	10804014 	ori	r2,r2,256
81100c60:	e0bffe15 	stw	r2,-8(fp)
81100c64:	00000406 	br	81100c78 <comm_config_windowing+0x68>
		} else {
			reg &= (~COMM_CONTROL_MASKING_EN_MASK);
81100c68:	e0fffe17 	ldw	r3,-8(fp)
81100c6c:	00bfbfc4 	movi	r2,-257
81100c70:	1884703a 	and	r2,r3,r2
81100c74:	e0bffe15 	stw	r2,-8(fp)
		}

		write_reg(channel->channel_address, COMM_WINDOWING_CONTROL_REG_OFFSET,
81100c78:	e0bfff17 	ldw	r2,-4(fp)
81100c7c:	10800017 	ldw	r2,0(r2)
81100c80:	e1bffe17 	ldw	r6,-8(fp)
81100c84:	000b883a 	mov	r5,zero
81100c88:	1009883a 	mov	r4,r2
81100c8c:	11015a40 	call	811015a4 <write_reg>
				reg);
		status = TRUE;
81100c90:	00800044 	movi	r2,1
81100c94:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81100c98:	e0bffd17 	ldw	r2,-12(fp)
}
81100c9c:	e037883a 	mov	sp,fp
81100ca0:	dfc00117 	ldw	ra,4(sp)
81100ca4:	df000017 	ldw	fp,0(sp)
81100ca8:	dec00204 	addi	sp,sp,8
81100cac:	f800283a 	ret

81100cb0 <comm_update_windowing>:

bool comm_update_windowing(comm_channel_t *channel) {
81100cb0:	defffb04 	addi	sp,sp,-20
81100cb4:	dfc00415 	stw	ra,16(sp)
81100cb8:	df000315 	stw	fp,12(sp)
81100cbc:	df000304 	addi	fp,sp,12
81100cc0:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100cc4:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81100cc8:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
81100ccc:	e0bfff17 	ldw	r2,-4(fp)
81100cd0:	10001126 	beq	r2,zero,81100d18 <comm_update_windowing+0x68>
		reg = read_reg(channel->channel_address,
81100cd4:	e0bfff17 	ldw	r2,-4(fp)
81100cd8:	10800017 	ldw	r2,0(r2)
81100cdc:	000b883a 	mov	r5,zero
81100ce0:	1009883a 	mov	r4,r2
81100ce4:	11015f00 	call	811015f0 <read_reg>
81100ce8:	e0bffe15 	stw	r2,-8(fp)
		COMM_WINDOWING_CONTROL_REG_OFFSET);

		if (reg & COMM_CONTROL_MASKING_EN_MASK) {
81100cec:	e0bffe17 	ldw	r2,-8(fp)
81100cf0:	1080400c 	andi	r2,r2,256
81100cf4:	10000426 	beq	r2,zero,81100d08 <comm_update_windowing+0x58>
			channel->windowing_config.masking = TRUE;
81100cf8:	e0bfff17 	ldw	r2,-4(fp)
81100cfc:	00c00044 	movi	r3,1
81100d00:	10c00115 	stw	r3,4(r2)
81100d04:	00000206 	br	81100d10 <comm_update_windowing+0x60>
		} else {
			channel->windowing_config.masking = FALSE;
81100d08:	e0bfff17 	ldw	r2,-4(fp)
81100d0c:	10000115 	stw	zero,4(r2)
		}

		status = TRUE;
81100d10:	00800044 	movi	r2,1
81100d14:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81100d18:	e0bffd17 	ldw	r2,-12(fp)
}
81100d1c:	e037883a 	mov	sp,fp
81100d20:	dfc00117 	ldw	ra,4(sp)
81100d24:	df000017 	ldw	fp,0(sp)
81100d28:	dec00204 	addi	sp,sp,8
81100d2c:	f800283a 	ret

81100d30 <comm_config_link>:

bool comm_config_link(comm_channel_t *channel) {
81100d30:	defffb04 	addi	sp,sp,-20
81100d34:	dfc00415 	stw	ra,16(sp)
81100d38:	df000315 	stw	fp,12(sp)
81100d3c:	df000304 	addi	fp,sp,12
81100d40:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100d44:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81100d48:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
81100d4c:	e0bfff17 	ldw	r2,-4(fp)
81100d50:	10002f26 	beq	r2,zero,81100e10 <comm_config_link+0xe0>
		reg = read_reg(channel->channel_address,
81100d54:	e0bfff17 	ldw	r2,-4(fp)
81100d58:	10800017 	ldw	r2,0(r2)
81100d5c:	000b883a 	mov	r5,zero
81100d60:	1009883a 	mov	r4,r2
81100d64:	11015f00 	call	811015f0 <read_reg>
81100d68:	e0bffe15 	stw	r2,-8(fp)
		COMM_WINDOWING_CONTROL_REG_OFFSET);

		if (channel->link_config.autostart) {
81100d6c:	e0bfff17 	ldw	r2,-4(fp)
81100d70:	10800217 	ldw	r2,8(r2)
81100d74:	10000426 	beq	r2,zero,81100d88 <comm_config_link+0x58>
			reg |= COMM_CONTROL_LINK_AUTOSTART_MASK;
81100d78:	e0bffe17 	ldw	r2,-8(fp)
81100d7c:	10800114 	ori	r2,r2,4
81100d80:	e0bffe15 	stw	r2,-8(fp)
81100d84:	00000406 	br	81100d98 <comm_config_link+0x68>
		} else {
			reg &= (~COMM_CONTROL_LINK_AUTOSTART_MASK);
81100d88:	e0fffe17 	ldw	r3,-8(fp)
81100d8c:	00bffec4 	movi	r2,-5
81100d90:	1884703a 	and	r2,r3,r2
81100d94:	e0bffe15 	stw	r2,-8(fp)
		}
		if (channel->link_config.start) {
81100d98:	e0bfff17 	ldw	r2,-4(fp)
81100d9c:	10800317 	ldw	r2,12(r2)
81100da0:	10000426 	beq	r2,zero,81100db4 <comm_config_link+0x84>
			reg |= COMM_CONTROL_LINK_START_MASK;
81100da4:	e0bffe17 	ldw	r2,-8(fp)
81100da8:	10800094 	ori	r2,r2,2
81100dac:	e0bffe15 	stw	r2,-8(fp)
81100db0:	00000406 	br	81100dc4 <comm_config_link+0x94>
		} else {
			reg &= (~COMM_CONTROL_LINK_START_MASK);
81100db4:	e0fffe17 	ldw	r3,-8(fp)
81100db8:	00bfff44 	movi	r2,-3
81100dbc:	1884703a 	and	r2,r3,r2
81100dc0:	e0bffe15 	stw	r2,-8(fp)
		}
		if (channel->link_config.disconnect) {
81100dc4:	e0bfff17 	ldw	r2,-4(fp)
81100dc8:	10800417 	ldw	r2,16(r2)
81100dcc:	10000426 	beq	r2,zero,81100de0 <comm_config_link+0xb0>
			reg |= COMM_CONTROL_LINK_DISCONNECT_MASK;
81100dd0:	e0bffe17 	ldw	r2,-8(fp)
81100dd4:	10800054 	ori	r2,r2,1
81100dd8:	e0bffe15 	stw	r2,-8(fp)
81100ddc:	00000406 	br	81100df0 <comm_config_link+0xc0>
		} else {
			reg &= (~COMM_CONTROL_LINK_DISCONNECT_MASK);
81100de0:	e0fffe17 	ldw	r3,-8(fp)
81100de4:	00bfff84 	movi	r2,-2
81100de8:	1884703a 	and	r2,r3,r2
81100dec:	e0bffe15 	stw	r2,-8(fp)
		}

		write_reg(channel->channel_address, COMM_WINDOWING_CONTROL_REG_OFFSET,
81100df0:	e0bfff17 	ldw	r2,-4(fp)
81100df4:	10800017 	ldw	r2,0(r2)
81100df8:	e1bffe17 	ldw	r6,-8(fp)
81100dfc:	000b883a 	mov	r5,zero
81100e00:	1009883a 	mov	r4,r2
81100e04:	11015a40 	call	811015a4 <write_reg>
				reg);
		status = TRUE;
81100e08:	00800044 	movi	r2,1
81100e0c:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81100e10:	e0bffd17 	ldw	r2,-12(fp)
}
81100e14:	e037883a 	mov	sp,fp
81100e18:	dfc00117 	ldw	ra,4(sp)
81100e1c:	df000017 	ldw	fp,0(sp)
81100e20:	dec00204 	addi	sp,sp,8
81100e24:	f800283a 	ret

81100e28 <comm_update_link>:

bool comm_update_link(comm_channel_t *channel) {
81100e28:	defffb04 	addi	sp,sp,-20
81100e2c:	dfc00415 	stw	ra,16(sp)
81100e30:	df000315 	stw	fp,12(sp)
81100e34:	df000304 	addi	fp,sp,12
81100e38:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100e3c:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81100e40:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
81100e44:	e0bfff17 	ldw	r2,-4(fp)
81100e48:	10002326 	beq	r2,zero,81100ed8 <comm_update_link+0xb0>
		reg = read_reg(channel->channel_address,
81100e4c:	e0bfff17 	ldw	r2,-4(fp)
81100e50:	10800017 	ldw	r2,0(r2)
81100e54:	000b883a 	mov	r5,zero
81100e58:	1009883a 	mov	r4,r2
81100e5c:	11015f00 	call	811015f0 <read_reg>
81100e60:	e0bffe15 	stw	r2,-8(fp)
		COMM_WINDOWING_CONTROL_REG_OFFSET);

		if (reg & COMM_CONTROL_LINK_AUTOSTART_MASK) {
81100e64:	e0bffe17 	ldw	r2,-8(fp)
81100e68:	1080010c 	andi	r2,r2,4
81100e6c:	10000426 	beq	r2,zero,81100e80 <comm_update_link+0x58>
			channel->link_config.autostart = TRUE;
81100e70:	e0bfff17 	ldw	r2,-4(fp)
81100e74:	00c00044 	movi	r3,1
81100e78:	10c00215 	stw	r3,8(r2)
81100e7c:	00000206 	br	81100e88 <comm_update_link+0x60>
		} else {
			channel->link_config.autostart = FALSE;
81100e80:	e0bfff17 	ldw	r2,-4(fp)
81100e84:	10000215 	stw	zero,8(r2)
		}
		if (reg & COMM_CONTROL_LINK_START_MASK) {
81100e88:	e0bffe17 	ldw	r2,-8(fp)
81100e8c:	1080008c 	andi	r2,r2,2
81100e90:	10000426 	beq	r2,zero,81100ea4 <comm_update_link+0x7c>
			channel->link_config.start = TRUE;
81100e94:	e0bfff17 	ldw	r2,-4(fp)
81100e98:	00c00044 	movi	r3,1
81100e9c:	10c00315 	stw	r3,12(r2)
81100ea0:	00000206 	br	81100eac <comm_update_link+0x84>
		} else {
			channel->link_config.start = FALSE;
81100ea4:	e0bfff17 	ldw	r2,-4(fp)
81100ea8:	10000315 	stw	zero,12(r2)
		}
		if (reg & COMM_CONTROL_LINK_DISCONNECT_MASK) {
81100eac:	e0bffe17 	ldw	r2,-8(fp)
81100eb0:	1080004c 	andi	r2,r2,1
81100eb4:	10000426 	beq	r2,zero,81100ec8 <comm_update_link+0xa0>
			channel->link_config.disconnect = TRUE;
81100eb8:	e0bfff17 	ldw	r2,-4(fp)
81100ebc:	00c00044 	movi	r3,1
81100ec0:	10c00415 	stw	r3,16(r2)
81100ec4:	00000206 	br	81100ed0 <comm_update_link+0xa8>
		} else {
			channel->link_config.disconnect = FALSE;
81100ec8:	e0bfff17 	ldw	r2,-4(fp)
81100ecc:	10000415 	stw	zero,16(r2)
		}

		status = TRUE;
81100ed0:	00800044 	movi	r2,1
81100ed4:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81100ed8:	e0bffd17 	ldw	r2,-12(fp)
}
81100edc:	e037883a 	mov	sp,fp
81100ee0:	dfc00117 	ldw	ra,4(sp)
81100ee4:	df000017 	ldw	fp,0(sp)
81100ee8:	dec00204 	addi	sp,sp,8
81100eec:	f800283a 	ret

81100ef0 <comm_update_link_error>:

bool comm_update_link_error(comm_channel_t *channel) {
81100ef0:	defffb04 	addi	sp,sp,-20
81100ef4:	dfc00415 	stw	ra,16(sp)
81100ef8:	df000315 	stw	fp,12(sp)
81100efc:	df000304 	addi	fp,sp,12
81100f00:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100f04:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81100f08:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
81100f0c:	e0bfff17 	ldw	r2,-4(fp)
81100f10:	10002c26 	beq	r2,zero,81100fc4 <comm_update_link_error+0xd4>
		reg = read_reg(channel->channel_address,
81100f14:	e0bfff17 	ldw	r2,-4(fp)
81100f18:	10800017 	ldw	r2,0(r2)
81100f1c:	01400044 	movi	r5,1
81100f20:	1009883a 	mov	r4,r2
81100f24:	11015f00 	call	811015f0 <read_reg>
81100f28:	e0bffe15 	stw	r2,-8(fp)
		COMM_WINDOWING_STATUS_REG_OFFSET);

		if (reg & COMM_STATUS_LINK_DISC_ERR_MASK) {
81100f2c:	e0bffe17 	ldw	r2,-8(fp)
81100f30:	1082000c 	andi	r2,r2,2048
81100f34:	10000426 	beq	r2,zero,81100f48 <comm_update_link_error+0x58>
			channel->link_error.disconnect = TRUE;
81100f38:	e0bfff17 	ldw	r2,-4(fp)
81100f3c:	00c00044 	movi	r3,1
81100f40:	10c00515 	stw	r3,20(r2)
81100f44:	00000206 	br	81100f50 <comm_update_link_error+0x60>
		} else {
			channel->link_error.disconnect = FALSE;
81100f48:	e0bfff17 	ldw	r2,-4(fp)
81100f4c:	10000515 	stw	zero,20(r2)
		}
		if (reg & COMM_STATUS_LINK_PAR_ERR_MASK) {
81100f50:	e0bffe17 	ldw	r2,-8(fp)
81100f54:	1081000c 	andi	r2,r2,1024
81100f58:	10000426 	beq	r2,zero,81100f6c <comm_update_link_error+0x7c>
			channel->link_error.parity = TRUE;
81100f5c:	e0bfff17 	ldw	r2,-4(fp)
81100f60:	00c00044 	movi	r3,1
81100f64:	10c00615 	stw	r3,24(r2)
81100f68:	00000206 	br	81100f74 <comm_update_link_error+0x84>
		} else {
			channel->link_error.parity = FALSE;
81100f6c:	e0bfff17 	ldw	r2,-4(fp)
81100f70:	10000615 	stw	zero,24(r2)
		}
		if (reg & COMM_STATUS_LINK_ESC_ERR_MASK) {
81100f74:	e0bffe17 	ldw	r2,-8(fp)
81100f78:	1080800c 	andi	r2,r2,512
81100f7c:	10000426 	beq	r2,zero,81100f90 <comm_update_link_error+0xa0>
			channel->link_error.escape = TRUE;
81100f80:	e0bfff17 	ldw	r2,-4(fp)
81100f84:	00c00044 	movi	r3,1
81100f88:	10c00715 	stw	r3,28(r2)
81100f8c:	00000206 	br	81100f98 <comm_update_link_error+0xa8>
		} else {
			channel->link_error.escape = FALSE;
81100f90:	e0bfff17 	ldw	r2,-4(fp)
81100f94:	10000715 	stw	zero,28(r2)
		}
		if (reg & COMM_STATUS_LINK_CRED_ERR_MASK) {
81100f98:	e0bffe17 	ldw	r2,-8(fp)
81100f9c:	1080400c 	andi	r2,r2,256
81100fa0:	10000426 	beq	r2,zero,81100fb4 <comm_update_link_error+0xc4>
			channel->link_error.credit = TRUE;
81100fa4:	e0bfff17 	ldw	r2,-4(fp)
81100fa8:	00c00044 	movi	r3,1
81100fac:	10c00815 	stw	r3,32(r2)
81100fb0:	00000206 	br	81100fbc <comm_update_link_error+0xcc>
		} else {
			channel->link_error.credit = FALSE;
81100fb4:	e0bfff17 	ldw	r2,-4(fp)
81100fb8:	10000815 	stw	zero,32(r2)
		}

		status = TRUE;
81100fbc:	00800044 	movi	r2,1
81100fc0:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81100fc4:	e0bffd17 	ldw	r2,-12(fp)
}
81100fc8:	e037883a 	mov	sp,fp
81100fcc:	dfc00117 	ldw	ra,4(sp)
81100fd0:	df000017 	ldw	fp,0(sp)
81100fd4:	dec00204 	addi	sp,sp,8
81100fd8:	f800283a 	ret

81100fdc <comm_update_link_status>:

bool comm_update_link_status(comm_channel_t *channel) {
81100fdc:	defffb04 	addi	sp,sp,-20
81100fe0:	dfc00415 	stw	ra,16(sp)
81100fe4:	df000315 	stw	fp,12(sp)
81100fe8:	df000304 	addi	fp,sp,12
81100fec:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81100ff0:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81100ff4:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
81100ff8:	e0bfff17 	ldw	r2,-4(fp)
81100ffc:	10002326 	beq	r2,zero,8110108c <comm_update_link_status+0xb0>
		reg = read_reg(channel->channel_address,
81101000:	e0bfff17 	ldw	r2,-4(fp)
81101004:	10800017 	ldw	r2,0(r2)
81101008:	01400044 	movi	r5,1
8110100c:	1009883a 	mov	r4,r2
81101010:	11015f00 	call	811015f0 <read_reg>
81101014:	e0bffe15 	stw	r2,-8(fp)
		COMM_WINDOWING_STATUS_REG_OFFSET);

		if (reg & COMM_STATUS_LINK_STARTED_MASK) {
81101018:	e0bffe17 	ldw	r2,-8(fp)
8110101c:	1080010c 	andi	r2,r2,4
81101020:	10000426 	beq	r2,zero,81101034 <comm_update_link_status+0x58>
			channel->link_status.started = TRUE;
81101024:	e0bfff17 	ldw	r2,-4(fp)
81101028:	00c00044 	movi	r3,1
8110102c:	10c00915 	stw	r3,36(r2)
81101030:	00000206 	br	8110103c <comm_update_link_status+0x60>
		} else {
			channel->link_status.started = FALSE;
81101034:	e0bfff17 	ldw	r2,-4(fp)
81101038:	10000915 	stw	zero,36(r2)
		}
		if (reg & COMM_STATUS_LINK_CONNECTING_MASK) {
8110103c:	e0bffe17 	ldw	r2,-8(fp)
81101040:	1080008c 	andi	r2,r2,2
81101044:	10000426 	beq	r2,zero,81101058 <comm_update_link_status+0x7c>
			channel->link_status.connecting = TRUE;
81101048:	e0bfff17 	ldw	r2,-4(fp)
8110104c:	00c00044 	movi	r3,1
81101050:	10c00a15 	stw	r3,40(r2)
81101054:	00000206 	br	81101060 <comm_update_link_status+0x84>
		} else {
			channel->link_status.connecting = FALSE;
81101058:	e0bfff17 	ldw	r2,-4(fp)
8110105c:	10000a15 	stw	zero,40(r2)
		}
		if (reg & COMM_STATUS_LINK_RUNNING_MASK) {
81101060:	e0bffe17 	ldw	r2,-8(fp)
81101064:	1080004c 	andi	r2,r2,1
81101068:	10000426 	beq	r2,zero,8110107c <comm_update_link_status+0xa0>
			channel->link_status.running = TRUE;
8110106c:	e0bfff17 	ldw	r2,-4(fp)
81101070:	00c00044 	movi	r3,1
81101074:	10c00b15 	stw	r3,44(r2)
81101078:	00000206 	br	81101084 <comm_update_link_status+0xa8>
		} else {
			channel->link_status.running = FALSE;
8110107c:	e0bfff17 	ldw	r2,-4(fp)
81101080:	10000b15 	stw	zero,44(r2)
		}

		status = TRUE;
81101084:	00800044 	movi	r2,1
81101088:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
8110108c:	e0bffd17 	ldw	r2,-12(fp)
}
81101090:	e037883a 	mov	sp,fp
81101094:	dfc00117 	ldw	ra,4(sp)
81101098:	df000017 	ldw	fp,0(sp)
8110109c:	dec00204 	addi	sp,sp,8
811010a0:	f800283a 	ret

811010a4 <comm_update_timecode_rx>:

bool comm_update_timecode_rx(comm_channel_t *channel) {
811010a4:	defffb04 	addi	sp,sp,-20
811010a8:	dfc00415 	stw	ra,16(sp)
811010ac:	df000315 	stw	fp,12(sp)
811010b0:	df000304 	addi	fp,sp,12
811010b4:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
811010b8:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
811010bc:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
811010c0:	e0bfff17 	ldw	r2,-4(fp)
811010c4:	10001d26 	beq	r2,zero,8110113c <comm_update_timecode_rx+0x98>
		reg = read_reg(channel->channel_address,
811010c8:	e0bfff17 	ldw	r2,-4(fp)
811010cc:	10800017 	ldw	r2,0(r2)
811010d0:	01400084 	movi	r5,2
811010d4:	1009883a 	mov	r4,r2
811010d8:	11015f00 	call	811015f0 <read_reg>
811010dc:	e0bffe15 	stw	r2,-8(fp)
		COMM_TIMECODE_RX_REG_OFFSET);

		channel->timecode_rx.control = (alt_u8) ((reg
				& COMM_TIMECODE_RX_CONTROL_MASK) >> 7);
811010e0:	e0bffe17 	ldw	r2,-8(fp)
811010e4:	1080600c 	andi	r2,r2,384
811010e8:	1004d1fa 	srli	r2,r2,7

	if (channel != NULL) {
		reg = read_reg(channel->channel_address,
		COMM_TIMECODE_RX_REG_OFFSET);

		channel->timecode_rx.control = (alt_u8) ((reg
811010ec:	1007883a 	mov	r3,r2
811010f0:	e0bfff17 	ldw	r2,-4(fp)
811010f4:	10c00c05 	stb	r3,48(r2)
				& COMM_TIMECODE_RX_CONTROL_MASK) >> 7);
		channel->timecode_rx.counter = (alt_u8) ((reg
				& COMM_TIMECODE_RX_COUNTER_MASK) >> 1);
811010f8:	e0bffe17 	ldw	r2,-8(fp)
811010fc:	10801f8c 	andi	r2,r2,126
81101100:	1004d07a 	srli	r2,r2,1
		reg = read_reg(channel->channel_address,
		COMM_TIMECODE_RX_REG_OFFSET);

		channel->timecode_rx.control = (alt_u8) ((reg
				& COMM_TIMECODE_RX_CONTROL_MASK) >> 7);
		channel->timecode_rx.counter = (alt_u8) ((reg
81101104:	1007883a 	mov	r3,r2
81101108:	e0bfff17 	ldw	r2,-4(fp)
8110110c:	10c00c45 	stb	r3,49(r2)
				& COMM_TIMECODE_RX_COUNTER_MASK) >> 1);
		if (reg & COMM_TIMECODE_RX_RECEIVED_MASK) {
81101110:	e0bffe17 	ldw	r2,-8(fp)
81101114:	1080004c 	andi	r2,r2,1
81101118:	10000426 	beq	r2,zero,8110112c <comm_update_timecode_rx+0x88>
			channel->timecode_rx.received = TRUE;
8110111c:	e0bfff17 	ldw	r2,-4(fp)
81101120:	00c00044 	movi	r3,1
81101124:	10c00d15 	stw	r3,52(r2)
81101128:	00000206 	br	81101134 <comm_update_timecode_rx+0x90>
		} else {
			channel->timecode_rx.received = FALSE;
8110112c:	e0bfff17 	ldw	r2,-4(fp)
81101130:	10000d15 	stw	zero,52(r2)
		}

		status = TRUE;
81101134:	00800044 	movi	r2,1
81101138:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
8110113c:	e0bffd17 	ldw	r2,-12(fp)
}
81101140:	e037883a 	mov	sp,fp
81101144:	dfc00117 	ldw	ra,4(sp)
81101148:	df000017 	ldw	fp,0(sp)
8110114c:	dec00204 	addi	sp,sp,8
81101150:	f800283a 	ret

81101154 <comm_clear_timecode_rx_received>:

bool comm_clear_timecode_rx_received(comm_channel_t *channel) {
81101154:	defffb04 	addi	sp,sp,-20
81101158:	dfc00415 	stw	ra,16(sp)
8110115c:	df000315 	stw	fp,12(sp)
81101160:	df000304 	addi	fp,sp,12
81101164:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81101168:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
8110116c:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
81101170:	e0bfff17 	ldw	r2,-4(fp)
81101174:	10000a26 	beq	r2,zero,811011a0 <comm_clear_timecode_rx_received+0x4c>
		reg = COMM_TIMECODE_RX_RECEIVED_MASK;
81101178:	00800044 	movi	r2,1
8110117c:	e0bffe15 	stw	r2,-8(fp)

		write_reg(channel->channel_address, COMM_TIMECODE_RX_REG_OFFSET, reg);
81101180:	e0bfff17 	ldw	r2,-4(fp)
81101184:	10800017 	ldw	r2,0(r2)
81101188:	e1bffe17 	ldw	r6,-8(fp)
8110118c:	01400084 	movi	r5,2
81101190:	1009883a 	mov	r4,r2
81101194:	11015a40 	call	811015a4 <write_reg>
		status = TRUE;
81101198:	00800044 	movi	r2,1
8110119c:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
811011a0:	e0bffd17 	ldw	r2,-12(fp)
}
811011a4:	e037883a 	mov	sp,fp
811011a8:	dfc00117 	ldw	ra,4(sp)
811011ac:	df000017 	ldw	fp,0(sp)
811011b0:	dec00204 	addi	sp,sp,8
811011b4:	f800283a 	ret

811011b8 <comm_send_timecode_tx>:

bool comm_send_timecode_tx(comm_channel_t *channel) {
811011b8:	defffb04 	addi	sp,sp,-20
811011bc:	dfc00415 	stw	ra,16(sp)
811011c0:	df000315 	stw	fp,12(sp)
811011c4:	df000304 	addi	fp,sp,12
811011c8:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
811011cc:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
811011d0:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
811011d4:	e0bfff17 	ldw	r2,-4(fp)
811011d8:	10002326 	beq	r2,zero,81101268 <comm_send_timecode_tx+0xb0>
		reg |= (alt_u32) (channel->timecode_tx.control << 7);
811011dc:	e0bfff17 	ldw	r2,-4(fp)
811011e0:	10800e03 	ldbu	r2,56(r2)
811011e4:	10803fcc 	andi	r2,r2,255
811011e8:	100491fa 	slli	r2,r2,7
811011ec:	1007883a 	mov	r3,r2
811011f0:	e0bffe17 	ldw	r2,-8(fp)
811011f4:	10c4b03a 	or	r2,r2,r3
811011f8:	e0bffe15 	stw	r2,-8(fp)
		reg |= (alt_u32) (channel->timecode_tx.counter << 1);
811011fc:	e0bfff17 	ldw	r2,-4(fp)
81101200:	10800e43 	ldbu	r2,57(r2)
81101204:	10803fcc 	andi	r2,r2,255
81101208:	1085883a 	add	r2,r2,r2
8110120c:	1007883a 	mov	r3,r2
81101210:	e0bffe17 	ldw	r2,-8(fp)
81101214:	10c4b03a 	or	r2,r2,r3
81101218:	e0bffe15 	stw	r2,-8(fp)
		if (channel->timecode_tx.send) {
8110121c:	e0bfff17 	ldw	r2,-4(fp)
81101220:	10800f17 	ldw	r2,60(r2)
81101224:	10000426 	beq	r2,zero,81101238 <comm_send_timecode_tx+0x80>
			reg |= COMM_TIMECODE_TX_SEND_MASK;
81101228:	e0bffe17 	ldw	r2,-8(fp)
8110122c:	10800054 	ori	r2,r2,1
81101230:	e0bffe15 	stw	r2,-8(fp)
81101234:	00000406 	br	81101248 <comm_send_timecode_tx+0x90>
		} else {
			reg &= (~COMM_TIMECODE_TX_SEND_MASK);
81101238:	e0fffe17 	ldw	r3,-8(fp)
8110123c:	00bfff84 	movi	r2,-2
81101240:	1884703a 	and	r2,r3,r2
81101244:	e0bffe15 	stw	r2,-8(fp)
		}

		write_reg(channel->channel_address, COMM_TIMECODE_TX_REG_OFFSET, reg);
81101248:	e0bfff17 	ldw	r2,-4(fp)
8110124c:	10800017 	ldw	r2,0(r2)
81101250:	e1bffe17 	ldw	r6,-8(fp)
81101254:	014000c4 	movi	r5,3
81101258:	1009883a 	mov	r4,r2
8110125c:	11015a40 	call	811015a4 <write_reg>
		status = TRUE;
81101260:	00800044 	movi	r2,1
81101264:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81101268:	e0bffd17 	ldw	r2,-12(fp)
}
8110126c:	e037883a 	mov	sp,fp
81101270:	dfc00117 	ldw	ra,4(sp)
81101274:	df000017 	ldw	fp,0(sp)
81101278:	dec00204 	addi	sp,sp,8
8110127c:	f800283a 	ret

81101280 <comm_update_timecode_tx>:

bool comm_update_timecode_tx(comm_channel_t *channel) {
81101280:	defffb04 	addi	sp,sp,-20
81101284:	dfc00415 	stw	ra,16(sp)
81101288:	df000315 	stw	fp,12(sp)
8110128c:	df000304 	addi	fp,sp,12
81101290:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81101294:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81101298:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
8110129c:	e0bfff17 	ldw	r2,-4(fp)
811012a0:	10001d26 	beq	r2,zero,81101318 <comm_update_timecode_tx+0x98>
		reg = read_reg(channel->channel_address,
811012a4:	e0bfff17 	ldw	r2,-4(fp)
811012a8:	10800017 	ldw	r2,0(r2)
811012ac:	014000c4 	movi	r5,3
811012b0:	1009883a 	mov	r4,r2
811012b4:	11015f00 	call	811015f0 <read_reg>
811012b8:	e0bffe15 	stw	r2,-8(fp)
		COMM_TIMECODE_TX_REG_OFFSET);

		channel->timecode_tx.control = (alt_u8) ((reg
				& COMM_TIMECODE_TX_CONTROL_MASK) >> 7);
811012bc:	e0bffe17 	ldw	r2,-8(fp)
811012c0:	1080600c 	andi	r2,r2,384
811012c4:	1004d1fa 	srli	r2,r2,7

	if (channel != NULL) {
		reg = read_reg(channel->channel_address,
		COMM_TIMECODE_TX_REG_OFFSET);

		channel->timecode_tx.control = (alt_u8) ((reg
811012c8:	1007883a 	mov	r3,r2
811012cc:	e0bfff17 	ldw	r2,-4(fp)
811012d0:	10c00e05 	stb	r3,56(r2)
				& COMM_TIMECODE_TX_CONTROL_MASK) >> 7);
		channel->timecode_tx.counter = (alt_u8) ((reg
				& COMM_TIMECODE_TX_COUNTER_MASK) >> 1);
811012d4:	e0bffe17 	ldw	r2,-8(fp)
811012d8:	10801f8c 	andi	r2,r2,126
811012dc:	1004d07a 	srli	r2,r2,1
		reg = read_reg(channel->channel_address,
		COMM_TIMECODE_TX_REG_OFFSET);

		channel->timecode_tx.control = (alt_u8) ((reg
				& COMM_TIMECODE_TX_CONTROL_MASK) >> 7);
		channel->timecode_tx.counter = (alt_u8) ((reg
811012e0:	1007883a 	mov	r3,r2
811012e4:	e0bfff17 	ldw	r2,-4(fp)
811012e8:	10c00e45 	stb	r3,57(r2)
				& COMM_TIMECODE_TX_COUNTER_MASK) >> 1);
		if (reg & COMM_TIMECODE_TX_SEND_MASK) {
811012ec:	e0bffe17 	ldw	r2,-8(fp)
811012f0:	1080004c 	andi	r2,r2,1
811012f4:	10000426 	beq	r2,zero,81101308 <comm_update_timecode_tx+0x88>
			channel->timecode_tx.send = TRUE;
811012f8:	e0bfff17 	ldw	r2,-4(fp)
811012fc:	00c00044 	movi	r3,1
81101300:	10c00f15 	stw	r3,60(r2)
81101304:	00000206 	br	81101310 <comm_update_timecode_tx+0x90>
		} else {
			channel->timecode_tx.send = FALSE;
81101308:	e0bfff17 	ldw	r2,-4(fp)
8110130c:	10000f15 	stw	zero,60(r2)
		}

		status = TRUE;
81101310:	00800044 	movi	r2,1
81101314:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
81101318:	e0bffd17 	ldw	r2,-12(fp)
}
8110131c:	e037883a 	mov	sp,fp
81101320:	dfc00117 	ldw	ra,4(sp)
81101324:	df000017 	ldw	fp,0(sp)
81101328:	dec00204 	addi	sp,sp,8
8110132c:	f800283a 	ret

81101330 <comm_update_buffers_status>:

bool comm_update_buffers_status(comm_channel_t *channel) {
81101330:	defffb04 	addi	sp,sp,-20
81101334:	dfc00415 	stw	ra,16(sp)
81101338:	df000315 	stw	fp,12(sp)
8110133c:	df000304 	addi	fp,sp,12
81101340:	e13fff15 	stw	r4,-4(fp)
	bool status = FALSE;
81101344:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 reg = 0;
81101348:	e03ffe15 	stw	zero,-8(fp)

	if (channel != NULL) {
8110134c:	e0bfff17 	ldw	r2,-4(fp)
81101350:	10001a26 	beq	r2,zero,811013bc <comm_update_buffers_status+0x8c>
		reg = read_reg(channel->channel_address,
81101354:	e0bfff17 	ldw	r2,-4(fp)
81101358:	10800017 	ldw	r2,0(r2)
8110135c:	01400184 	movi	r5,6
81101360:	1009883a 	mov	r4,r2
81101364:	11015f00 	call	811015f0 <read_reg>
81101368:	e0bffe15 	stw	r2,-8(fp)
		COMM_WINDOWING_BUFFER_REG_OFFSET);

		if (reg & COMM_BUFFER_STATUS_LEFT_BUFFER_EMPTY_MASK) {
8110136c:	e0bffe17 	ldw	r2,-8(fp)
81101370:	1080400c 	andi	r2,r2,256
81101374:	10000426 	beq	r2,zero,81101388 <comm_update_buffers_status+0x58>
			channel->buffer_status.left_buffer_empty = TRUE;
81101378:	e0bfff17 	ldw	r2,-4(fp)
8110137c:	00c00044 	movi	r3,1
81101380:	10c01315 	stw	r3,76(r2)
81101384:	00000206 	br	81101390 <comm_update_buffers_status+0x60>
		} else {
			channel->buffer_status.left_buffer_empty = FALSE;
81101388:	e0bfff17 	ldw	r2,-4(fp)
8110138c:	10001315 	stw	zero,76(r2)
		}
		if (reg & COMM_BUFFER_STATUS_RIGHT_BUFFER_EMPTY_MASK) {
81101390:	e0bffe17 	ldw	r2,-8(fp)
81101394:	1080004c 	andi	r2,r2,1
81101398:	10000426 	beq	r2,zero,811013ac <comm_update_buffers_status+0x7c>
			channel->buffer_status.right_buffer_empty = TRUE;
8110139c:	e0bfff17 	ldw	r2,-4(fp)
811013a0:	00c00044 	movi	r3,1
811013a4:	10c01415 	stw	r3,80(r2)
811013a8:	00000206 	br	811013b4 <comm_update_buffers_status+0x84>
		} else {
			channel->buffer_status.right_buffer_empty = FALSE;
811013ac:	e0bfff17 	ldw	r2,-4(fp)
811013b0:	10001415 	stw	zero,80(r2)
		}

		status = TRUE;
811013b4:	00800044 	movi	r2,1
811013b8:	e0bffd15 	stw	r2,-12(fp)
	}

	return status;
811013bc:	e0bffd17 	ldw	r2,-12(fp)
}
811013c0:	e037883a 	mov	sp,fp
811013c4:	dfc00117 	ldw	ra,4(sp)
811013c8:	df000017 	ldw	fp,0(sp)
811013cc:	dec00204 	addi	sp,sp,8
811013d0:	f800283a 	ret

811013d4 <comm_init_channel>:

bool comm_init_channel(comm_channel_t *channel, alt_u8 spw_channel) {
811013d4:	defffb04 	addi	sp,sp,-20
811013d8:	dfc00415 	stw	ra,16(sp)
811013dc:	df000315 	stw	fp,12(sp)
811013e0:	df000304 	addi	fp,sp,12
811013e4:	e13ffe15 	stw	r4,-8(fp)
811013e8:	2805883a 	mov	r2,r5
811013ec:	e0bfff05 	stb	r2,-4(fp)
	bool status = FALSE;
811013f0:	e03ffd15 	stw	zero,-12(fp)

	if (channel != NULL) {
811013f4:	e0bffe17 	ldw	r2,-8(fp)
811013f8:	10006426 	beq	r2,zero,8110158c <comm_init_channel+0x1b8>
		status = TRUE;
811013fc:	00800044 	movi	r2,1
81101400:	e0bffd15 	stw	r2,-12(fp)

		switch (spw_channel) {
81101404:	e0bfff03 	ldbu	r2,-4(fp)
81101408:	10c00268 	cmpgeui	r3,r2,9
8110140c:	1800371e 	bne	r3,zero,811014ec <comm_init_channel+0x118>
81101410:	100690ba 	slli	r3,r2,2
81101414:	00a04434 	movhi	r2,33040
81101418:	10850a04 	addi	r2,r2,5160
8110141c:	1885883a 	add	r2,r3,r2
81101420:	10800017 	ldw	r2,0(r2)
81101424:	1000683a 	jmp	r2
81101428:	811014ec 	andhi	r4,r16,16467
8110142c:	8110144c 	andi	r4,r16,16465
81101430:	81101460 	cmpeqi	r4,r16,16465
81101434:	81101474 	orhi	r4,r16,16465
81101438:	81101488 	cmpgei	r4,r16,16466
8110143c:	8110149c 	xori	r4,r16,16466
81101440:	811014b0 	cmpltui	r4,r16,16466
81101444:	811014c4 	addi	r4,r16,16467
81101448:	811014d8 	cmpnei	r4,r16,16467
		case spacewire_channel_a:
			channel->channel_address = (alt_u32 *) COMM_CHANNEL_A_BASE_ADDR;
8110144c:	e0fffe17 	ldw	r3,-8(fp)
81101450:	00a04834 	movhi	r2,33056
81101454:	108b0004 	addi	r2,r2,11264
81101458:	18800015 	stw	r2,0(r3)
			break;
8110145c:	00002506 	br	811014f4 <comm_init_channel+0x120>
		case spacewire_channel_b:
			channel->channel_address = (alt_u32 *) COMM_CHANNEL_B_BASE_ADDR;
81101460:	e0fffe17 	ldw	r3,-8(fp)
81101464:	00a04834 	movhi	r2,33056
81101468:	108a0004 	addi	r2,r2,10240
8110146c:	18800015 	stw	r2,0(r3)
			break;
81101470:	00002006 	br	811014f4 <comm_init_channel+0x120>
		case spacewire_channel_c:
			channel->channel_address = (alt_u32 *) COMM_CHANNEL_C_BASE_ADDR;
81101474:	e0fffe17 	ldw	r3,-8(fp)
81101478:	00a04834 	movhi	r2,33056
8110147c:	10890004 	addi	r2,r2,9216
81101480:	18800015 	stw	r2,0(r3)
			break;
81101484:	00001b06 	br	811014f4 <comm_init_channel+0x120>
		case spacewire_channel_d:
			channel->channel_address = (alt_u32 *) COMM_CHANNEL_D_BASE_ADDR;
81101488:	e0fffe17 	ldw	r3,-8(fp)
8110148c:	00a04834 	movhi	r2,33056
81101490:	10880004 	addi	r2,r2,8192
81101494:	18800015 	stw	r2,0(r3)
			break;
81101498:	00001606 	br	811014f4 <comm_init_channel+0x120>
		case spacewire_channel_e:
			channel->channel_address = (alt_u32 *) COMM_CHANNEL_E_BASE_ADDR;
8110149c:	e0fffe17 	ldw	r3,-8(fp)
811014a0:	00a04834 	movhi	r2,33056
811014a4:	10870004 	addi	r2,r2,7168
811014a8:	18800015 	stw	r2,0(r3)
			break;
811014ac:	00001106 	br	811014f4 <comm_init_channel+0x120>
		case spacewire_channel_f:
			channel->channel_address = (alt_u32 *) COMM_CHANNEL_F_BASE_ADDR;
811014b0:	e0fffe17 	ldw	r3,-8(fp)
811014b4:	00a04834 	movhi	r2,33056
811014b8:	10860004 	addi	r2,r2,6144
811014bc:	18800015 	stw	r2,0(r3)
			break;
811014c0:	00000c06 	br	811014f4 <comm_init_channel+0x120>
		case spacewire_channel_g:
			channel->channel_address = (alt_u32 *) COMM_CHANNEL_G_BASE_ADDR;
811014c4:	e0fffe17 	ldw	r3,-8(fp)
811014c8:	00a04834 	movhi	r2,33056
811014cc:	10850004 	addi	r2,r2,5120
811014d0:	18800015 	stw	r2,0(r3)
			break;
811014d4:	00000706 	br	811014f4 <comm_init_channel+0x120>
		case spacewire_channel_h:
			channel->channel_address = (alt_u32 *) COMM_CHANNEL_H_BASE_ADDR;
811014d8:	e0fffe17 	ldw	r3,-8(fp)
811014dc:	00a04834 	movhi	r2,33056
811014e0:	10840004 	addi	r2,r2,4096
811014e4:	18800015 	stw	r2,0(r3)
			break;
811014e8:	00000206 	br	811014f4 <comm_init_channel+0x120>
		default:
			status = FALSE;
811014ec:	e03ffd15 	stw	zero,-12(fp)
			break;
811014f0:	0001883a 	nop
		}

		if (status) {
811014f4:	e0bffd17 	ldw	r2,-12(fp)
811014f8:	10002426 	beq	r2,zero,8110158c <comm_init_channel+0x1b8>
			if (!comm_update_windowing(channel)) {
811014fc:	e13ffe17 	ldw	r4,-8(fp)
81101500:	1100cb00 	call	81100cb0 <comm_update_windowing>
81101504:	1000011e 	bne	r2,zero,8110150c <comm_init_channel+0x138>
				status = FALSE;
81101508:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!comm_update_link(channel)) {
8110150c:	e13ffe17 	ldw	r4,-8(fp)
81101510:	1100e280 	call	81100e28 <comm_update_link>
81101514:	1000011e 	bne	r2,zero,8110151c <comm_init_channel+0x148>
				status = FALSE;
81101518:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!comm_update_link_error(channel)) {
8110151c:	e13ffe17 	ldw	r4,-8(fp)
81101520:	1100ef00 	call	81100ef0 <comm_update_link_error>
81101524:	1000011e 	bne	r2,zero,8110152c <comm_init_channel+0x158>
				status = FALSE;
81101528:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!comm_update_link_status(channel)) {
8110152c:	e13ffe17 	ldw	r4,-8(fp)
81101530:	1100fdc0 	call	81100fdc <comm_update_link_status>
81101534:	1000011e 	bne	r2,zero,8110153c <comm_init_channel+0x168>
				status = FALSE;
81101538:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!comm_update_timecode_rx(channel)) {
8110153c:	e13ffe17 	ldw	r4,-8(fp)
81101540:	11010a40 	call	811010a4 <comm_update_timecode_rx>
81101544:	1000011e 	bne	r2,zero,8110154c <comm_init_channel+0x178>
				status = FALSE;
81101548:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!comm_update_timecode_tx(channel)) {
8110154c:	e13ffe17 	ldw	r4,-8(fp)
81101550:	11012800 	call	81101280 <comm_update_timecode_tx>
81101554:	1000011e 	bne	r2,zero,8110155c <comm_init_channel+0x188>
				status = FALSE;
81101558:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!comm_update_int_control(channel)) {
8110155c:	e13ffe17 	ldw	r4,-8(fp)
81101560:	1100aec0 	call	81100aec <comm_update_int_control>
81101564:	1000011e 	bne	r2,zero,8110156c <comm_init_channel+0x198>
				status = FALSE;
81101568:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!comm_update_int_flags(channel)) {
8110156c:	e13ffe17 	ldw	r4,-8(fp)
81101570:	1100b900 	call	81100b90 <comm_update_int_flags>
81101574:	1000011e 	bne	r2,zero,8110157c <comm_init_channel+0x1a8>
				status = FALSE;
81101578:	e03ffd15 	stw	zero,-12(fp)
			}
			if (!comm_update_buffers_status(channel)) {
8110157c:	e13ffe17 	ldw	r4,-8(fp)
81101580:	11013300 	call	81101330 <comm_update_buffers_status>
81101584:	1000011e 	bne	r2,zero,8110158c <comm_init_channel+0x1b8>
				status = FALSE;
81101588:	e03ffd15 	stw	zero,-12(fp)
			}
		}
	}
	return status;
8110158c:	e0bffd17 	ldw	r2,-12(fp)
}
81101590:	e037883a 	mov	sp,fp
81101594:	dfc00117 	ldw	ra,4(sp)
81101598:	df000017 	ldw	fp,0(sp)
8110159c:	dec00204 	addi	sp,sp,8
811015a0:	f800283a 	ret

811015a4 <write_reg>:
//! [public functions]

//! [private functions]
static void write_reg(alt_u32 *address, alt_u32 offset, alt_u32 value) {
811015a4:	defffc04 	addi	sp,sp,-16
811015a8:	df000315 	stw	fp,12(sp)
811015ac:	df000304 	addi	fp,sp,12
811015b0:	e13ffd15 	stw	r4,-12(fp)
811015b4:	e17ffe15 	stw	r5,-8(fp)
811015b8:	e1bfff15 	stw	r6,-4(fp)
	*(address + offset) = value;
811015bc:	e0bffe17 	ldw	r2,-8(fp)
811015c0:	1085883a 	add	r2,r2,r2
811015c4:	1085883a 	add	r2,r2,r2
811015c8:	1007883a 	mov	r3,r2
811015cc:	e0bffd17 	ldw	r2,-12(fp)
811015d0:	10c5883a 	add	r2,r2,r3
811015d4:	e0ffff17 	ldw	r3,-4(fp)
811015d8:	10c00015 	stw	r3,0(r2)
}
811015dc:	0001883a 	nop
811015e0:	e037883a 	mov	sp,fp
811015e4:	df000017 	ldw	fp,0(sp)
811015e8:	dec00104 	addi	sp,sp,4
811015ec:	f800283a 	ret

811015f0 <read_reg>:

static alt_u32 read_reg(alt_u32 *address, alt_u32 offset) {
811015f0:	defffc04 	addi	sp,sp,-16
811015f4:	df000315 	stw	fp,12(sp)
811015f8:	df000304 	addi	fp,sp,12
811015fc:	e13ffe15 	stw	r4,-8(fp)
81101600:	e17fff15 	stw	r5,-4(fp)
	alt_u32 value;

	value = *(address + offset);
81101604:	e0bfff17 	ldw	r2,-4(fp)
81101608:	1085883a 	add	r2,r2,r2
8110160c:	1085883a 	add	r2,r2,r2
81101610:	1007883a 	mov	r3,r2
81101614:	e0bffe17 	ldw	r2,-8(fp)
81101618:	10c5883a 	add	r2,r2,r3
8110161c:	10800017 	ldw	r2,0(r2)
81101620:	e0bffd15 	stw	r2,-12(fp)
	return value;
81101624:	e0bffd17 	ldw	r2,-12(fp)
}
81101628:	e037883a 	mov	sp,fp
8110162c:	df000017 	ldw	fp,0(sp)
81101630:	dec00104 	addi	sp,sp,4
81101634:	f800283a 	ret

81101638 <fee_init_m1_dma>:
#include "fee_buffers.h"

alt_msgdma_dev *dma_m1_dev = NULL;
alt_msgdma_dev *dma_m2_dev = NULL;

bool fee_init_m1_dma(void) {
81101638:	defffc04 	addi	sp,sp,-16
8110163c:	dfc00315 	stw	ra,12(sp)
81101640:	df000215 	stw	fp,8(sp)
81101644:	df000204 	addi	fp,sp,8
	bool status = TRUE;
81101648:	00800044 	movi	r2,1
8110164c:	e0bffe15 	stw	r2,-8(fp)
	alt_u16 counter = 0;
81101650:	e03fff0d 	sth	zero,-4(fp)

	// open dma device
	dma_m1_dev = alt_msgdma_open((char *) FEE_DMA_M1_NAME);
81101654:	012044b4 	movhi	r4,33042
81101658:	2135bd04 	addi	r4,r4,-10508
8110165c:	111c45c0 	call	8111c45c <alt_msgdma_open>
81101660:	d0a02515 	stw	r2,-32620(gp)

	// check if the device was opened
	if (dma_m1_dev == NULL) {
81101664:	d0a02517 	ldw	r2,-32620(gp)
81101668:	1000021e 	bne	r2,zero,81101674 <fee_init_m1_dma+0x3c>
		// device not opened
		status = FALSE;
8110166c:	e03ffe15 	stw	zero,-8(fp)
81101670:	00001506 	br	811016c8 <fee_init_m1_dma+0x90>
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dma_m1_dev->csr_base,
81101674:	d0a02517 	ldw	r2,-32620(gp)
81101678:	10800317 	ldw	r2,12(r2)
8110167c:	10800104 	addi	r2,r2,4
81101680:	00c00084 	movi	r3,2
81101684:	10c00035 	stwio	r3,0(r2)
				ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(dma_m1_dev->csr_base)
81101688:	00000a06 	br	811016b4 <fee_init_m1_dma+0x7c>
				& ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
			usleep(1);
8110168c:	01000044 	movi	r4,1
81101690:	11191fc0 	call	811191fc <usleep>
			counter++;
81101694:	e0bfff0b 	ldhu	r2,-4(fp)
81101698:	10800044 	addi	r2,r2,1
8110169c:	e0bfff0d 	sth	r2,-4(fp)
			if (counter >= 5000) { //wait at most 5ms for the device to be reseted
811016a0:	e0bfff0b 	ldhu	r2,-4(fp)
811016a4:	1084e230 	cmpltui	r2,r2,5000
811016a8:	1000021e 	bne	r2,zero,811016b4 <fee_init_m1_dma+0x7c>
				status = FALSE;
811016ac:	e03ffe15 	stw	zero,-8(fp)
				break;
811016b0:	00000506 	br	811016c8 <fee_init_m1_dma+0x90>
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dma_m1_dev->csr_base,
				ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(dma_m1_dev->csr_base)
811016b4:	d0a02517 	ldw	r2,-32620(gp)
811016b8:	10800317 	ldw	r2,12(r2)
811016bc:	10800037 	ldwio	r2,0(r2)
				& ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
811016c0:	1080100c 	andi	r2,r2,64
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dma_m1_dev->csr_base,
				ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(dma_m1_dev->csr_base)
811016c4:	103ff11e 	bne	r2,zero,8110168c <__reset+0xfb0e168c>
				break;
			}
		}
	}

	return status;
811016c8:	e0bffe17 	ldw	r2,-8(fp)
}
811016cc:	e037883a 	mov	sp,fp
811016d0:	dfc00117 	ldw	ra,4(sp)
811016d4:	df000017 	ldw	fp,0(sp)
811016d8:	dec00204 	addi	sp,sp,8
811016dc:	f800283a 	ret

811016e0 <fee_init_m2_dma>:

bool fee_init_m2_dma(void) {
811016e0:	defffc04 	addi	sp,sp,-16
811016e4:	dfc00315 	stw	ra,12(sp)
811016e8:	df000215 	stw	fp,8(sp)
811016ec:	df000204 	addi	fp,sp,8
	bool status = TRUE;
811016f0:	00800044 	movi	r2,1
811016f4:	e0bffe15 	stw	r2,-8(fp)
	alt_u16 counter = 0;
811016f8:	e03fff0d 	sth	zero,-4(fp)

	// open dma device
	dma_m2_dev = alt_msgdma_open((char *) FEE_DMA_M2_NAME);
811016fc:	012044b4 	movhi	r4,33042
81101700:	2135c204 	addi	r4,r4,-10488
81101704:	111c45c0 	call	8111c45c <alt_msgdma_open>
81101708:	d0a02615 	stw	r2,-32616(gp)

	// check if the device was opened
	if (dma_m2_dev == NULL) {
8110170c:	d0a02617 	ldw	r2,-32616(gp)
81101710:	1000021e 	bne	r2,zero,8110171c <fee_init_m2_dma+0x3c>
		// device not opened
		status = FALSE;
81101714:	e03ffe15 	stw	zero,-8(fp)
81101718:	00001506 	br	81101770 <fee_init_m2_dma+0x90>
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dma_m2_dev->csr_base,
8110171c:	d0a02617 	ldw	r2,-32616(gp)
81101720:	10800317 	ldw	r2,12(r2)
81101724:	10800104 	addi	r2,r2,4
81101728:	00c00084 	movi	r3,2
8110172c:	10c00035 	stwio	r3,0(r2)
				ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(dma_m2_dev->csr_base)
81101730:	00000a06 	br	8110175c <fee_init_m2_dma+0x7c>
				& ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
			usleep(1);
81101734:	01000044 	movi	r4,1
81101738:	11191fc0 	call	811191fc <usleep>
			counter++;
8110173c:	e0bfff0b 	ldhu	r2,-4(fp)
81101740:	10800044 	addi	r2,r2,1
81101744:	e0bfff0d 	sth	r2,-4(fp)
			if (counter >= 5000) { //wait at most 5ms for the device to be reseted
81101748:	e0bfff0b 	ldhu	r2,-4(fp)
8110174c:	1084e230 	cmpltui	r2,r2,5000
81101750:	1000021e 	bne	r2,zero,8110175c <fee_init_m2_dma+0x7c>
				status = FALSE;
81101754:	e03ffe15 	stw	zero,-8(fp)
				break;
81101758:	00000506 	br	81101770 <fee_init_m2_dma+0x90>
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dma_m2_dev->csr_base,
				ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(dma_m2_dev->csr_base)
8110175c:	d0a02617 	ldw	r2,-32616(gp)
81101760:	10800317 	ldw	r2,12(r2)
81101764:	10800037 	ldwio	r2,0(r2)
				& ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
81101768:	1080100c 	andi	r2,r2,64
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dma_m2_dev->csr_base,
				ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(dma_m2_dev->csr_base)
8110176c:	103ff11e 	bne	r2,zero,81101734 <__reset+0xfb0e1734>
				break;
			}
		}
	}

	return status;
81101770:	e0bffe17 	ldw	r2,-8(fp)
}
81101774:	e037883a 	mov	sp,fp
81101778:	dfc00117 	ldw	ra,4(sp)
8110177c:	df000017 	ldw	fp,0(sp)
81101780:	dec00204 	addi	sp,sp,8
81101784:	f800283a 	ret

81101788 <fee_dma_m1_transfer>:

bool fee_dma_m1_transfer(alt_u32 *ddr_initial_address, alt_u16 size_in_blocks,
		alt_u8 buffer_side, alt_u8 channel_buffer_id) {
81101788:	deffe904 	addi	sp,sp,-92
8110178c:	dfc01615 	stw	ra,88(sp)
81101790:	df001515 	stw	fp,84(sp)
81101794:	dc001415 	stw	r16,80(sp)
81101798:	df001504 	addi	fp,sp,84
8110179c:	e13ffb15 	stw	r4,-20(fp)
811017a0:	2809883a 	mov	r4,r5
811017a4:	3007883a 	mov	r3,r6
811017a8:	3805883a 	mov	r2,r7
811017ac:	e13ffc0d 	sth	r4,-16(fp)
811017b0:	e0fffd05 	stb	r3,-12(fp)
811017b4:	e0bffe05 	stb	r2,-8(fp)
811017b8:	defff004 	addi	sp,sp,-64
811017bc:	d8800904 	addi	r2,sp,36
811017c0:	108007c4 	addi	r2,r2,31
811017c4:	1004d17a 	srli	r2,r2,5
811017c8:	1020917a 	slli	r16,r2,5
	bool status = TRUE;
811017cc:	00800044 	movi	r2,1
811017d0:	e0bff415 	stw	r2,-48(fp)
	alt_u16 cnt = 0;
811017d4:	e03ff50d 	sth	zero,-44(fp)

	alt_msgdma_extended_descriptor dma_extended_descriptor;

	alt_u32 dest_addr_low = 0;
811017d8:	e03ff615 	stw	zero,-40(fp)
	alt_u32 dest_addr_high = 0;
811017dc:	e03ff715 	stw	zero,-36(fp)

	alt_u32 src_addr_low = 0;
811017e0:	e03ff815 	stw	zero,-32(fp)
	alt_u32 src_addr_high = 0;
811017e4:	e03ff915 	stw	zero,-28(fp)

	alt_u32 control_bits = 0x00000000;
811017e8:	e03ffa15 	stw	zero,-24(fp)

	switch (channel_buffer_id) {
811017ec:	e0bffe03 	ldbu	r2,-8(fp)
811017f0:	10c00268 	cmpgeui	r3,r2,9
811017f4:	1800a51e 	bne	r3,zero,81101a8c <fee_dma_m1_transfer+0x304>
811017f8:	100690ba 	slli	r3,r2,2
811017fc:	00a04434 	movhi	r2,33040
81101800:	10860404 	addi	r2,r2,6160
81101804:	1885883a 	add	r2,r3,r2
81101808:	10800017 	ldw	r2,0(r2)
8110180c:	1000683a 	jmp	r2
81101810:	81101a8c 	andi	r4,r16,16490
81101814:	81101834 	orhi	r4,r16,16480
81101818:	81101878 	rdprs	r4,r16,16481
8110181c:	811018c4 	addi	r4,r16,16483
81101820:	81101910 	cmplti	r4,r16,16484
81101824:	8110195c 	xori	r4,r16,16485
81101828:	811019a8 	cmpgeui	r4,r16,16486
8110182c:	811019f4 	orhi	r4,r16,16487
81101830:	81101a40 	call	881101a4 <__reset+0x20f01a4>
	case channel_a_buffer:
		switch (buffer_side) {
81101834:	e0bffd03 	ldbu	r2,-12(fp)
81101838:	10000326 	beq	r2,zero,81101848 <fee_dma_m1_transfer+0xc0>
8110183c:	10800060 	cmpeqi	r2,r2,1
81101840:	1000051e 	bne	r2,zero,81101858 <fee_dma_m1_transfer+0xd0>
81101844:	00000906 	br	8110186c <fee_dma_m1_transfer+0xe4>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_A_RIGHT_BUFFER_BASE_ADDR_LOW;
81101848:	e03ff615 	stw	zero,-40(fp)
			dest_addr_high =
8110184c:	00800044 	movi	r2,1
81101850:	e0bff715 	stw	r2,-36(fp)
					(alt_u32) FEE_CHANNEL_A_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101854:	00000706 	br	81101874 <fee_dma_m1_transfer+0xec>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_A_LEFT_BUFFER_BASE_ADDR_LOW;
81101858:	00800074 	movhi	r2,1
8110185c:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_A_LEFT_BUFFER_BASE_ADDR_HIGH;
81101860:	00800044 	movi	r2,1
81101864:	e0bff715 	stw	r2,-36(fp)
			break;
81101868:	00000206 	br	81101874 <fee_dma_m1_transfer+0xec>
		default:
			status = FALSE;
8110186c:	e03ff415 	stw	zero,-48(fp)
			break;
81101870:	0001883a 	nop
		}
		break;
81101874:	00008706 	br	81101a94 <fee_dma_m1_transfer+0x30c>
	case channel_b_buffer:
		switch (buffer_side) {
81101878:	e0bffd03 	ldbu	r2,-12(fp)
8110187c:	10000326 	beq	r2,zero,8110188c <fee_dma_m1_transfer+0x104>
81101880:	10800060 	cmpeqi	r2,r2,1
81101884:	1000061e 	bne	r2,zero,811018a0 <fee_dma_m1_transfer+0x118>
81101888:	00000b06 	br	811018b8 <fee_dma_m1_transfer+0x130>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_B_RIGHT_BUFFER_BASE_ADDR_LOW;
8110188c:	00880004 	movi	r2,8192
81101890:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high =
81101894:	00800044 	movi	r2,1
81101898:	e0bff715 	stw	r2,-36(fp)
					(alt_u32) FEE_CHANNEL_B_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
8110189c:	00000806 	br	811018c0 <fee_dma_m1_transfer+0x138>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_B_LEFT_BUFFER_BASE_ADDR_LOW;
811018a0:	00800074 	movhi	r2,1
811018a4:	10880004 	addi	r2,r2,8192
811018a8:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_B_LEFT_BUFFER_BASE_ADDR_HIGH;
811018ac:	00800044 	movi	r2,1
811018b0:	e0bff715 	stw	r2,-36(fp)
			break;
811018b4:	00000206 	br	811018c0 <fee_dma_m1_transfer+0x138>
		default:
			status = FALSE;
811018b8:	e03ff415 	stw	zero,-48(fp)
			break;
811018bc:	0001883a 	nop
		}
		break;
811018c0:	00007406 	br	81101a94 <fee_dma_m1_transfer+0x30c>
	case channel_c_buffer:
		switch (buffer_side) {
811018c4:	e0bffd03 	ldbu	r2,-12(fp)
811018c8:	10000326 	beq	r2,zero,811018d8 <fee_dma_m1_transfer+0x150>
811018cc:	10800060 	cmpeqi	r2,r2,1
811018d0:	1000061e 	bne	r2,zero,811018ec <fee_dma_m1_transfer+0x164>
811018d4:	00000b06 	br	81101904 <fee_dma_m1_transfer+0x17c>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_C_RIGHT_BUFFER_BASE_ADDR_LOW;
811018d8:	00900004 	movi	r2,16384
811018dc:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high =
811018e0:	00800044 	movi	r2,1
811018e4:	e0bff715 	stw	r2,-36(fp)
					(alt_u32) FEE_CHANNEL_C_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
811018e8:	00000806 	br	8110190c <fee_dma_m1_transfer+0x184>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_C_LEFT_BUFFER_BASE_ADDR_LOW;
811018ec:	00800074 	movhi	r2,1
811018f0:	10900004 	addi	r2,r2,16384
811018f4:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_C_LEFT_BUFFER_BASE_ADDR_HIGH;
811018f8:	00800044 	movi	r2,1
811018fc:	e0bff715 	stw	r2,-36(fp)
			break;
81101900:	00000206 	br	8110190c <fee_dma_m1_transfer+0x184>
		default:
			status = FALSE;
81101904:	e03ff415 	stw	zero,-48(fp)
			break;
81101908:	0001883a 	nop
		}
		break;
8110190c:	00006106 	br	81101a94 <fee_dma_m1_transfer+0x30c>
	case channel_d_buffer:
		switch (buffer_side) {
81101910:	e0bffd03 	ldbu	r2,-12(fp)
81101914:	10000326 	beq	r2,zero,81101924 <fee_dma_m1_transfer+0x19c>
81101918:	10800060 	cmpeqi	r2,r2,1
8110191c:	1000061e 	bne	r2,zero,81101938 <fee_dma_m1_transfer+0x1b0>
81101920:	00000b06 	br	81101950 <fee_dma_m1_transfer+0x1c8>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_D_RIGHT_BUFFER_BASE_ADDR_LOW;
81101924:	00980004 	movi	r2,24576
81101928:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high =
8110192c:	00800044 	movi	r2,1
81101930:	e0bff715 	stw	r2,-36(fp)
					(alt_u32) FEE_CHANNEL_D_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101934:	00000806 	br	81101958 <fee_dma_m1_transfer+0x1d0>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_D_LEFT_BUFFER_BASE_ADDR_LOW;
81101938:	00800074 	movhi	r2,1
8110193c:	10980004 	addi	r2,r2,24576
81101940:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_D_LEFT_BUFFER_BASE_ADDR_HIGH;
81101944:	00800044 	movi	r2,1
81101948:	e0bff715 	stw	r2,-36(fp)
			break;
8110194c:	00000206 	br	81101958 <fee_dma_m1_transfer+0x1d0>
		default:
			status = FALSE;
81101950:	e03ff415 	stw	zero,-48(fp)
			break;
81101954:	0001883a 	nop
		}
		break;
81101958:	00004e06 	br	81101a94 <fee_dma_m1_transfer+0x30c>
	case channel_e_buffer:
		switch (buffer_side) {
8110195c:	e0bffd03 	ldbu	r2,-12(fp)
81101960:	10000326 	beq	r2,zero,81101970 <fee_dma_m1_transfer+0x1e8>
81101964:	10800060 	cmpeqi	r2,r2,1
81101968:	1000061e 	bne	r2,zero,81101984 <fee_dma_m1_transfer+0x1fc>
8110196c:	00000b06 	br	8110199c <fee_dma_m1_transfer+0x214>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_E_RIGHT_BUFFER_BASE_ADDR_LOW;
81101970:	00a00014 	movui	r2,32768
81101974:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high =
81101978:	00800044 	movi	r2,1
8110197c:	e0bff715 	stw	r2,-36(fp)
					(alt_u32) FEE_CHANNEL_E_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101980:	00000806 	br	811019a4 <fee_dma_m1_transfer+0x21c>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_E_LEFT_BUFFER_BASE_ADDR_LOW;
81101984:	008000b4 	movhi	r2,2
81101988:	10a00004 	addi	r2,r2,-32768
8110198c:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_E_LEFT_BUFFER_BASE_ADDR_HIGH;
81101990:	00800044 	movi	r2,1
81101994:	e0bff715 	stw	r2,-36(fp)
			break;
81101998:	00000206 	br	811019a4 <fee_dma_m1_transfer+0x21c>
		default:
			status = FALSE;
8110199c:	e03ff415 	stw	zero,-48(fp)
			break;
811019a0:	0001883a 	nop
		}
		break;
811019a4:	00003b06 	br	81101a94 <fee_dma_m1_transfer+0x30c>
	case channel_f_buffer:
		switch (buffer_side) {
811019a8:	e0bffd03 	ldbu	r2,-12(fp)
811019ac:	10000326 	beq	r2,zero,811019bc <fee_dma_m1_transfer+0x234>
811019b0:	10800060 	cmpeqi	r2,r2,1
811019b4:	1000061e 	bne	r2,zero,811019d0 <fee_dma_m1_transfer+0x248>
811019b8:	00000b06 	br	811019e8 <fee_dma_m1_transfer+0x260>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_F_RIGHT_BUFFER_BASE_ADDR_LOW;
811019bc:	00a80014 	movui	r2,40960
811019c0:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high =
811019c4:	00800044 	movi	r2,1
811019c8:	e0bff715 	stw	r2,-36(fp)
					(alt_u32) FEE_CHANNEL_F_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
811019cc:	00000806 	br	811019f0 <fee_dma_m1_transfer+0x268>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_F_LEFT_BUFFER_BASE_ADDR_LOW;
811019d0:	008000b4 	movhi	r2,2
811019d4:	10a80004 	addi	r2,r2,-24576
811019d8:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_F_LEFT_BUFFER_BASE_ADDR_HIGH;
811019dc:	00800044 	movi	r2,1
811019e0:	e0bff715 	stw	r2,-36(fp)
			break;
811019e4:	00000206 	br	811019f0 <fee_dma_m1_transfer+0x268>
		default:
			status = FALSE;
811019e8:	e03ff415 	stw	zero,-48(fp)
			break;
811019ec:	0001883a 	nop
		}
		break;
811019f0:	00002806 	br	81101a94 <fee_dma_m1_transfer+0x30c>
	case channel_g_buffer:
		switch (buffer_side) {
811019f4:	e0bffd03 	ldbu	r2,-12(fp)
811019f8:	10000326 	beq	r2,zero,81101a08 <fee_dma_m1_transfer+0x280>
811019fc:	10800060 	cmpeqi	r2,r2,1
81101a00:	1000061e 	bne	r2,zero,81101a1c <fee_dma_m1_transfer+0x294>
81101a04:	00000b06 	br	81101a34 <fee_dma_m1_transfer+0x2ac>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_G_RIGHT_BUFFER_BASE_ADDR_LOW;
81101a08:	00b00014 	movui	r2,49152
81101a0c:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high =
81101a10:	00800044 	movi	r2,1
81101a14:	e0bff715 	stw	r2,-36(fp)
					(alt_u32) FEE_CHANNEL_G_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101a18:	00000806 	br	81101a3c <fee_dma_m1_transfer+0x2b4>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_G_LEFT_BUFFER_BASE_ADDR_LOW;
81101a1c:	008000b4 	movhi	r2,2
81101a20:	10b00004 	addi	r2,r2,-16384
81101a24:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_G_LEFT_BUFFER_BASE_ADDR_HIGH;
81101a28:	00800044 	movi	r2,1
81101a2c:	e0bff715 	stw	r2,-36(fp)
			break;
81101a30:	00000206 	br	81101a3c <fee_dma_m1_transfer+0x2b4>
		default:
			status = FALSE;
81101a34:	e03ff415 	stw	zero,-48(fp)
			break;
81101a38:	0001883a 	nop
		}
		break;
81101a3c:	00001506 	br	81101a94 <fee_dma_m1_transfer+0x30c>
	case channel_h_buffer:
		switch (buffer_side) {
81101a40:	e0bffd03 	ldbu	r2,-12(fp)
81101a44:	10000326 	beq	r2,zero,81101a54 <fee_dma_m1_transfer+0x2cc>
81101a48:	10800060 	cmpeqi	r2,r2,1
81101a4c:	1000061e 	bne	r2,zero,81101a68 <fee_dma_m1_transfer+0x2e0>
81101a50:	00000b06 	br	81101a80 <fee_dma_m1_transfer+0x2f8>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_H_RIGHT_BUFFER_BASE_ADDR_LOW;
81101a54:	00b80014 	movui	r2,57344
81101a58:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high =
81101a5c:	00800044 	movi	r2,1
81101a60:	e0bff715 	stw	r2,-36(fp)
					(alt_u32) FEE_CHANNEL_H_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101a64:	00000806 	br	81101a88 <fee_dma_m1_transfer+0x300>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_H_LEFT_BUFFER_BASE_ADDR_LOW;
81101a68:	008000b4 	movhi	r2,2
81101a6c:	10b80004 	addi	r2,r2,-8192
81101a70:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_H_LEFT_BUFFER_BASE_ADDR_HIGH;
81101a74:	00800044 	movi	r2,1
81101a78:	e0bff715 	stw	r2,-36(fp)
			break;
81101a7c:	00000206 	br	81101a88 <fee_dma_m1_transfer+0x300>
		default:
			status = FALSE;
81101a80:	e03ff415 	stw	zero,-48(fp)
			break;
81101a84:	0001883a 	nop
		}
		break;
81101a88:	00000206 	br	81101a94 <fee_dma_m1_transfer+0x30c>
	default:
		status = FALSE;
81101a8c:	e03ff415 	stw	zero,-48(fp)
		break;
81101a90:	0001883a 	nop
	}

	src_addr_low = (alt_u32) FEE_M1_BASE_ADDR_LOW
81101a94:	e0bffb17 	ldw	r2,-20(fp)
81101a98:	e0bff815 	stw	r2,-32(fp)
			+ (alt_u32) ddr_initial_address;
	src_addr_high = (alt_u32) FEE_M1_BASE_ADDR_HIGH;
81101a9c:	e03ff915 	stw	zero,-28(fp)

	if (status) {
81101aa0:	e0bff417 	ldw	r2,-48(fp)
81101aa4:	10003426 	beq	r2,zero,81101b78 <fee_dma_m1_transfer+0x3f0>
		if (dma_m1_dev == NULL) {
81101aa8:	d0a02517 	ldw	r2,-32620(gp)
81101aac:	1000021e 	bne	r2,zero,81101ab8 <fee_dma_m1_transfer+0x330>
			status = FALSE;
81101ab0:	e03ff415 	stw	zero,-48(fp)
81101ab4:	00003006 	br	81101b78 <fee_dma_m1_transfer+0x3f0>
		} else {
			for (cnt = 0; cnt < size_in_blocks; cnt++) {
81101ab8:	e03ff50d 	sth	zero,-44(fp)
81101abc:	00002b06 	br	81101b6c <fee_dma_m1_transfer+0x3e4>
				if (msgdma_construct_extended_mm_to_mm_descriptor(dma_m1_dev,
81101ac0:	d2202517 	ldw	r8,-32620(gp)
81101ac4:	e17ff817 	ldw	r5,-32(fp)
81101ac8:	e1bff617 	ldw	r6,-40(fp)
81101acc:	e0bff917 	ldw	r2,-28(fp)
81101ad0:	e0fff717 	ldw	r3,-36(fp)
81101ad4:	01000044 	movi	r4,1
81101ad8:	d9000815 	stw	r4,32(sp)
81101adc:	01000044 	movi	r4,1
81101ae0:	d9000715 	stw	r4,28(sp)
81101ae4:	01000044 	movi	r4,1
81101ae8:	d9000615 	stw	r4,24(sp)
81101aec:	01000044 	movi	r4,1
81101af0:	d9000515 	stw	r4,20(sp)
81101af4:	01000044 	movi	r4,1
81101af8:	d9000415 	stw	r4,16(sp)
81101afc:	d8c00315 	stw	r3,12(sp)
81101b00:	d8800215 	stw	r2,8(sp)
81101b04:	e0bffa17 	ldw	r2,-24(fp)
81101b08:	d8800115 	stw	r2,4(sp)
81101b0c:	00802204 	movi	r2,136
81101b10:	d8800015 	stw	r2,0(sp)
81101b14:	300f883a 	mov	r7,r6
81101b18:	280d883a 	mov	r6,r5
81101b1c:	800b883a 	mov	r5,r16
81101b20:	4009883a 	mov	r4,r8
81101b24:	11030100 	call	81103010 <msgdma_construct_extended_mm_to_mm_descriptor>
81101b28:	10000226 	beq	r2,zero,81101b34 <fee_dma_m1_transfer+0x3ac>
						&dma_extended_descriptor, (alt_u32 *) src_addr_low,
						(alt_u32 *) dest_addr_low,
						FEE_PIXEL_BLOCK_SIZE_BYTES, control_bits,
						(alt_u32 *) src_addr_high, (alt_u32 *) dest_addr_high,
						1, 1, 1, 1, 1)) {
					status = FALSE;
81101b2c:	e03ff415 	stw	zero,-48(fp)
					break;
81101b30:	00001106 	br	81101b78 <fee_dma_m1_transfer+0x3f0>
				} else {
					if (msgdma_extended_descriptor_sync_transfer(dma_m1_dev,
81101b34:	d0a02517 	ldw	r2,-32620(gp)
81101b38:	800b883a 	mov	r5,r16
81101b3c:	1009883a 	mov	r4,r2
81101b40:	11031040 	call	81103104 <msgdma_extended_descriptor_sync_transfer>
81101b44:	10000226 	beq	r2,zero,81101b50 <fee_dma_m1_transfer+0x3c8>
							&dma_extended_descriptor)) {
						status = FALSE;
81101b48:	e03ff415 	stw	zero,-48(fp)
						break;
81101b4c:	00000a06 	br	81101b78 <fee_dma_m1_transfer+0x3f0>
					}
					src_addr_low += (alt_u32) FEE_PIXEL_BLOCK_SIZE_BYTES;
81101b50:	e0bff817 	ldw	r2,-32(fp)
81101b54:	10802204 	addi	r2,r2,136
81101b58:	e0bff815 	stw	r2,-32(fp)
					src_addr_high = (alt_u32) FEE_M1_BASE_ADDR_HIGH;
81101b5c:	e03ff915 	stw	zero,-28(fp)

	if (status) {
		if (dma_m1_dev == NULL) {
			status = FALSE;
		} else {
			for (cnt = 0; cnt < size_in_blocks; cnt++) {
81101b60:	e0bff50b 	ldhu	r2,-44(fp)
81101b64:	10800044 	addi	r2,r2,1
81101b68:	e0bff50d 	sth	r2,-44(fp)
81101b6c:	e0fff50b 	ldhu	r3,-44(fp)
81101b70:	e0bffc0b 	ldhu	r2,-16(fp)
81101b74:	18bfd236 	bltu	r3,r2,81101ac0 <__reset+0xfb0e1ac0>
					src_addr_high = (alt_u32) FEE_M1_BASE_ADDR_HIGH;
				}
			}
		}
	}
	return status;
81101b78:	e0bff417 	ldw	r2,-48(fp)
}
81101b7c:	e6ffff04 	addi	sp,fp,-4
81101b80:	dfc00217 	ldw	ra,8(sp)
81101b84:	df000117 	ldw	fp,4(sp)
81101b88:	dc000017 	ldw	r16,0(sp)
81101b8c:	dec00304 	addi	sp,sp,12
81101b90:	f800283a 	ret

81101b94 <fee_dma_m2_transfer>:

bool fee_dma_m2_transfer(alt_u32 *ddr_initial_address, alt_u16 size_in_blocks,
		alt_u8 buffer_side, alt_u8 channel_buffer_id) {
81101b94:	deffe904 	addi	sp,sp,-92
81101b98:	dfc01615 	stw	ra,88(sp)
81101b9c:	df001515 	stw	fp,84(sp)
81101ba0:	dc001415 	stw	r16,80(sp)
81101ba4:	df001504 	addi	fp,sp,84
81101ba8:	e13ffb15 	stw	r4,-20(fp)
81101bac:	2809883a 	mov	r4,r5
81101bb0:	3007883a 	mov	r3,r6
81101bb4:	3805883a 	mov	r2,r7
81101bb8:	e13ffc0d 	sth	r4,-16(fp)
81101bbc:	e0fffd05 	stb	r3,-12(fp)
81101bc0:	e0bffe05 	stb	r2,-8(fp)
81101bc4:	defff004 	addi	sp,sp,-64
81101bc8:	d8800904 	addi	r2,sp,36
81101bcc:	108007c4 	addi	r2,r2,31
81101bd0:	1004d17a 	srli	r2,r2,5
81101bd4:	1020917a 	slli	r16,r2,5
	bool status = TRUE;
81101bd8:	00800044 	movi	r2,1
81101bdc:	e0bff415 	stw	r2,-48(fp)
	alt_u16 cnt = 0;
81101be0:	e03ff50d 	sth	zero,-44(fp)

	alt_msgdma_extended_descriptor dma_extended_descriptor;

	alt_u32 dest_addr_low = 0;
81101be4:	e03ff615 	stw	zero,-40(fp)
	alt_u32 dest_addr_high = 0;
81101be8:	e03ff715 	stw	zero,-36(fp)

	alt_u32 src_addr_low = 0;
81101bec:	e03ff815 	stw	zero,-32(fp)
	alt_u32 src_addr_high = 0;
81101bf0:	e03ff915 	stw	zero,-28(fp)

	alt_u32 control_bits = 0x00000000;
81101bf4:	e03ffa15 	stw	zero,-24(fp)

	switch (channel_buffer_id) {
81101bf8:	e0bffe03 	ldbu	r2,-8(fp)
81101bfc:	10c00268 	cmpgeui	r3,r2,9
81101c00:	1800a51e 	bne	r3,zero,81101e98 <fee_dma_m2_transfer+0x304>
81101c04:	100690ba 	slli	r3,r2,2
81101c08:	00a04434 	movhi	r2,33040
81101c0c:	10870704 	addi	r2,r2,7196
81101c10:	1885883a 	add	r2,r3,r2
81101c14:	10800017 	ldw	r2,0(r2)
81101c18:	1000683a 	jmp	r2
81101c1c:	81101e98 	cmpnei	r4,r16,16506
81101c20:	81101c40 	call	881101c4 <__reset+0x20f01c4>
81101c24:	81101c84 	addi	r4,r16,16498
81101c28:	81101cd0 	cmplti	r4,r16,16499
81101c2c:	81101d1c 	xori	r4,r16,16500
81101c30:	81101d68 	cmpgeui	r4,r16,16501
81101c34:	81101db4 	orhi	r4,r16,16502
81101c38:	81101e00 	call	881101e0 <__reset+0x20f01e0>
81101c3c:	81101e4c 	andi	r4,r16,16505
	case channel_a_buffer:
		switch (buffer_side) {
81101c40:	e0bffd03 	ldbu	r2,-12(fp)
81101c44:	10000326 	beq	r2,zero,81101c54 <fee_dma_m2_transfer+0xc0>
81101c48:	10800060 	cmpeqi	r2,r2,1
81101c4c:	1000051e 	bne	r2,zero,81101c64 <fee_dma_m2_transfer+0xd0>
81101c50:	00000906 	br	81101c78 <fee_dma_m2_transfer+0xe4>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_A_RIGHT_BUFFER_BASE_ADDR_LOW;
81101c54:	e03ff615 	stw	zero,-40(fp)
			dest_addr_high =
81101c58:	00800044 	movi	r2,1
81101c5c:	e0bff715 	stw	r2,-36(fp)
					(alt_u32) FEE_CHANNEL_A_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101c60:	00000706 	br	81101c80 <fee_dma_m2_transfer+0xec>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_A_LEFT_BUFFER_BASE_ADDR_LOW;
81101c64:	00800074 	movhi	r2,1
81101c68:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_A_LEFT_BUFFER_BASE_ADDR_HIGH;
81101c6c:	00800044 	movi	r2,1
81101c70:	e0bff715 	stw	r2,-36(fp)
			break;
81101c74:	00000206 	br	81101c80 <fee_dma_m2_transfer+0xec>
		default:
			status = FALSE;
81101c78:	e03ff415 	stw	zero,-48(fp)
			break;
81101c7c:	0001883a 	nop
		}
		break;
81101c80:	00008706 	br	81101ea0 <fee_dma_m2_transfer+0x30c>
	case channel_b_buffer:
		switch (buffer_side) {
81101c84:	e0bffd03 	ldbu	r2,-12(fp)
81101c88:	10000326 	beq	r2,zero,81101c98 <fee_dma_m2_transfer+0x104>
81101c8c:	10800060 	cmpeqi	r2,r2,1
81101c90:	1000061e 	bne	r2,zero,81101cac <fee_dma_m2_transfer+0x118>
81101c94:	00000b06 	br	81101cc4 <fee_dma_m2_transfer+0x130>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_B_RIGHT_BUFFER_BASE_ADDR_LOW;
81101c98:	00880004 	movi	r2,8192
81101c9c:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high =
81101ca0:	00800044 	movi	r2,1
81101ca4:	e0bff715 	stw	r2,-36(fp)
					(alt_u32) FEE_CHANNEL_B_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101ca8:	00000806 	br	81101ccc <fee_dma_m2_transfer+0x138>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_B_LEFT_BUFFER_BASE_ADDR_LOW;
81101cac:	00800074 	movhi	r2,1
81101cb0:	10880004 	addi	r2,r2,8192
81101cb4:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_B_LEFT_BUFFER_BASE_ADDR_HIGH;
81101cb8:	00800044 	movi	r2,1
81101cbc:	e0bff715 	stw	r2,-36(fp)
			break;
81101cc0:	00000206 	br	81101ccc <fee_dma_m2_transfer+0x138>
		default:
			status = FALSE;
81101cc4:	e03ff415 	stw	zero,-48(fp)
			break;
81101cc8:	0001883a 	nop
		}
		break;
81101ccc:	00007406 	br	81101ea0 <fee_dma_m2_transfer+0x30c>
	case channel_c_buffer:
		switch (buffer_side) {
81101cd0:	e0bffd03 	ldbu	r2,-12(fp)
81101cd4:	10000326 	beq	r2,zero,81101ce4 <fee_dma_m2_transfer+0x150>
81101cd8:	10800060 	cmpeqi	r2,r2,1
81101cdc:	1000061e 	bne	r2,zero,81101cf8 <fee_dma_m2_transfer+0x164>
81101ce0:	00000b06 	br	81101d10 <fee_dma_m2_transfer+0x17c>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_C_RIGHT_BUFFER_BASE_ADDR_LOW;
81101ce4:	00900004 	movi	r2,16384
81101ce8:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high =
81101cec:	00800044 	movi	r2,1
81101cf0:	e0bff715 	stw	r2,-36(fp)
					(alt_u32) FEE_CHANNEL_C_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101cf4:	00000806 	br	81101d18 <fee_dma_m2_transfer+0x184>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_C_LEFT_BUFFER_BASE_ADDR_LOW;
81101cf8:	00800074 	movhi	r2,1
81101cfc:	10900004 	addi	r2,r2,16384
81101d00:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_C_LEFT_BUFFER_BASE_ADDR_HIGH;
81101d04:	00800044 	movi	r2,1
81101d08:	e0bff715 	stw	r2,-36(fp)
			break;
81101d0c:	00000206 	br	81101d18 <fee_dma_m2_transfer+0x184>
		default:
			status = FALSE;
81101d10:	e03ff415 	stw	zero,-48(fp)
			break;
81101d14:	0001883a 	nop
		}
		break;
81101d18:	00006106 	br	81101ea0 <fee_dma_m2_transfer+0x30c>
	case channel_d_buffer:
		switch (buffer_side) {
81101d1c:	e0bffd03 	ldbu	r2,-12(fp)
81101d20:	10000326 	beq	r2,zero,81101d30 <fee_dma_m2_transfer+0x19c>
81101d24:	10800060 	cmpeqi	r2,r2,1
81101d28:	1000061e 	bne	r2,zero,81101d44 <fee_dma_m2_transfer+0x1b0>
81101d2c:	00000b06 	br	81101d5c <fee_dma_m2_transfer+0x1c8>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_D_RIGHT_BUFFER_BASE_ADDR_LOW;
81101d30:	00980004 	movi	r2,24576
81101d34:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high =
81101d38:	00800044 	movi	r2,1
81101d3c:	e0bff715 	stw	r2,-36(fp)
					(alt_u32) FEE_CHANNEL_D_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101d40:	00000806 	br	81101d64 <fee_dma_m2_transfer+0x1d0>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_D_LEFT_BUFFER_BASE_ADDR_LOW;
81101d44:	00800074 	movhi	r2,1
81101d48:	10980004 	addi	r2,r2,24576
81101d4c:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_D_LEFT_BUFFER_BASE_ADDR_HIGH;
81101d50:	00800044 	movi	r2,1
81101d54:	e0bff715 	stw	r2,-36(fp)
			break;
81101d58:	00000206 	br	81101d64 <fee_dma_m2_transfer+0x1d0>
		default:
			status = FALSE;
81101d5c:	e03ff415 	stw	zero,-48(fp)
			break;
81101d60:	0001883a 	nop
		}
		break;
81101d64:	00004e06 	br	81101ea0 <fee_dma_m2_transfer+0x30c>
	case channel_e_buffer:
		switch (buffer_side) {
81101d68:	e0bffd03 	ldbu	r2,-12(fp)
81101d6c:	10000326 	beq	r2,zero,81101d7c <fee_dma_m2_transfer+0x1e8>
81101d70:	10800060 	cmpeqi	r2,r2,1
81101d74:	1000061e 	bne	r2,zero,81101d90 <fee_dma_m2_transfer+0x1fc>
81101d78:	00000b06 	br	81101da8 <fee_dma_m2_transfer+0x214>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_E_RIGHT_BUFFER_BASE_ADDR_LOW;
81101d7c:	00a00014 	movui	r2,32768
81101d80:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high =
81101d84:	00800044 	movi	r2,1
81101d88:	e0bff715 	stw	r2,-36(fp)
					(alt_u32) FEE_CHANNEL_E_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101d8c:	00000806 	br	81101db0 <fee_dma_m2_transfer+0x21c>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_E_LEFT_BUFFER_BASE_ADDR_LOW;
81101d90:	008000b4 	movhi	r2,2
81101d94:	10a00004 	addi	r2,r2,-32768
81101d98:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_E_LEFT_BUFFER_BASE_ADDR_HIGH;
81101d9c:	00800044 	movi	r2,1
81101da0:	e0bff715 	stw	r2,-36(fp)
			break;
81101da4:	00000206 	br	81101db0 <fee_dma_m2_transfer+0x21c>
		default:
			status = FALSE;
81101da8:	e03ff415 	stw	zero,-48(fp)
			break;
81101dac:	0001883a 	nop
		}
		break;
81101db0:	00003b06 	br	81101ea0 <fee_dma_m2_transfer+0x30c>
	case channel_f_buffer:
		switch (buffer_side) {
81101db4:	e0bffd03 	ldbu	r2,-12(fp)
81101db8:	10000326 	beq	r2,zero,81101dc8 <fee_dma_m2_transfer+0x234>
81101dbc:	10800060 	cmpeqi	r2,r2,1
81101dc0:	1000061e 	bne	r2,zero,81101ddc <fee_dma_m2_transfer+0x248>
81101dc4:	00000b06 	br	81101df4 <fee_dma_m2_transfer+0x260>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_F_RIGHT_BUFFER_BASE_ADDR_LOW;
81101dc8:	00a80014 	movui	r2,40960
81101dcc:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high =
81101dd0:	00800044 	movi	r2,1
81101dd4:	e0bff715 	stw	r2,-36(fp)
					(alt_u32) FEE_CHANNEL_F_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101dd8:	00000806 	br	81101dfc <fee_dma_m2_transfer+0x268>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_F_LEFT_BUFFER_BASE_ADDR_LOW;
81101ddc:	008000b4 	movhi	r2,2
81101de0:	10a80004 	addi	r2,r2,-24576
81101de4:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_F_LEFT_BUFFER_BASE_ADDR_HIGH;
81101de8:	00800044 	movi	r2,1
81101dec:	e0bff715 	stw	r2,-36(fp)
			break;
81101df0:	00000206 	br	81101dfc <fee_dma_m2_transfer+0x268>
		default:
			status = FALSE;
81101df4:	e03ff415 	stw	zero,-48(fp)
			break;
81101df8:	0001883a 	nop
		}
		break;
81101dfc:	00002806 	br	81101ea0 <fee_dma_m2_transfer+0x30c>
	case channel_g_buffer:
		switch (buffer_side) {
81101e00:	e0bffd03 	ldbu	r2,-12(fp)
81101e04:	10000326 	beq	r2,zero,81101e14 <fee_dma_m2_transfer+0x280>
81101e08:	10800060 	cmpeqi	r2,r2,1
81101e0c:	1000061e 	bne	r2,zero,81101e28 <fee_dma_m2_transfer+0x294>
81101e10:	00000b06 	br	81101e40 <fee_dma_m2_transfer+0x2ac>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_G_RIGHT_BUFFER_BASE_ADDR_LOW;
81101e14:	00b00014 	movui	r2,49152
81101e18:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high =
81101e1c:	00800044 	movi	r2,1
81101e20:	e0bff715 	stw	r2,-36(fp)
					(alt_u32) FEE_CHANNEL_G_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101e24:	00000806 	br	81101e48 <fee_dma_m2_transfer+0x2b4>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_G_LEFT_BUFFER_BASE_ADDR_LOW;
81101e28:	008000b4 	movhi	r2,2
81101e2c:	10b00004 	addi	r2,r2,-16384
81101e30:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_G_LEFT_BUFFER_BASE_ADDR_HIGH;
81101e34:	00800044 	movi	r2,1
81101e38:	e0bff715 	stw	r2,-36(fp)
			break;
81101e3c:	00000206 	br	81101e48 <fee_dma_m2_transfer+0x2b4>
		default:
			status = FALSE;
81101e40:	e03ff415 	stw	zero,-48(fp)
			break;
81101e44:	0001883a 	nop
		}
		break;
81101e48:	00001506 	br	81101ea0 <fee_dma_m2_transfer+0x30c>
	case channel_h_buffer:
		switch (buffer_side) {
81101e4c:	e0bffd03 	ldbu	r2,-12(fp)
81101e50:	10000326 	beq	r2,zero,81101e60 <fee_dma_m2_transfer+0x2cc>
81101e54:	10800060 	cmpeqi	r2,r2,1
81101e58:	1000061e 	bne	r2,zero,81101e74 <fee_dma_m2_transfer+0x2e0>
81101e5c:	00000b06 	br	81101e8c <fee_dma_m2_transfer+0x2f8>
		case right_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_H_RIGHT_BUFFER_BASE_ADDR_LOW;
81101e60:	00b80014 	movui	r2,57344
81101e64:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high =
81101e68:	00800044 	movi	r2,1
81101e6c:	e0bff715 	stw	r2,-36(fp)
					(alt_u32) FEE_CHANNEL_H_RIGHT_BUFFER_BASE_ADDR_HIGH;
			break;
81101e70:	00000806 	br	81101e94 <fee_dma_m2_transfer+0x300>
		case left_buffer:
			dest_addr_low = (alt_u32) FEE_CHANNEL_H_LEFT_BUFFER_BASE_ADDR_LOW;
81101e74:	008000b4 	movhi	r2,2
81101e78:	10b80004 	addi	r2,r2,-8192
81101e7c:	e0bff615 	stw	r2,-40(fp)
			dest_addr_high = (alt_u32) FEE_CHANNEL_H_LEFT_BUFFER_BASE_ADDR_HIGH;
81101e80:	00800044 	movi	r2,1
81101e84:	e0bff715 	stw	r2,-36(fp)
			break;
81101e88:	00000206 	br	81101e94 <fee_dma_m2_transfer+0x300>
		default:
			status = FALSE;
81101e8c:	e03ff415 	stw	zero,-48(fp)
			break;
81101e90:	0001883a 	nop
		}
		break;
81101e94:	00000206 	br	81101ea0 <fee_dma_m2_transfer+0x30c>
	default:
		status = FALSE;
81101e98:	e03ff415 	stw	zero,-48(fp)
		break;
81101e9c:	0001883a 	nop
	}

	src_addr_low = (alt_u32) FEE_M2_BASE_ADDR_LOW
			+ (alt_u32) ddr_initial_address;
81101ea0:	e0fffb17 	ldw	r3,-20(fp)
	default:
		status = FALSE;
		break;
	}

	src_addr_low = (alt_u32) FEE_M2_BASE_ADDR_LOW
81101ea4:	00a00034 	movhi	r2,32768
81101ea8:	1885883a 	add	r2,r3,r2
81101eac:	e0bff815 	stw	r2,-32(fp)
			+ (alt_u32) ddr_initial_address;
	src_addr_high = (alt_u32) FEE_M2_BASE_ADDR_HIGH;
81101eb0:	e03ff915 	stw	zero,-28(fp)

	if (status) {
81101eb4:	e0bff417 	ldw	r2,-48(fp)
81101eb8:	10003426 	beq	r2,zero,81101f8c <fee_dma_m2_transfer+0x3f8>
		if (dma_m2_dev == NULL) {
81101ebc:	d0a02617 	ldw	r2,-32616(gp)
81101ec0:	1000021e 	bne	r2,zero,81101ecc <fee_dma_m2_transfer+0x338>
			status = FALSE;
81101ec4:	e03ff415 	stw	zero,-48(fp)
81101ec8:	00003006 	br	81101f8c <fee_dma_m2_transfer+0x3f8>
		} else {
			for (cnt = 0; cnt < size_in_blocks; cnt++) {
81101ecc:	e03ff50d 	sth	zero,-44(fp)
81101ed0:	00002b06 	br	81101f80 <fee_dma_m2_transfer+0x3ec>
				if (msgdma_construct_extended_mm_to_mm_descriptor(dma_m2_dev,
81101ed4:	d2202617 	ldw	r8,-32616(gp)
81101ed8:	e17ff817 	ldw	r5,-32(fp)
81101edc:	e1bff617 	ldw	r6,-40(fp)
81101ee0:	e0bff917 	ldw	r2,-28(fp)
81101ee4:	e0fff717 	ldw	r3,-36(fp)
81101ee8:	01000044 	movi	r4,1
81101eec:	d9000815 	stw	r4,32(sp)
81101ef0:	01000044 	movi	r4,1
81101ef4:	d9000715 	stw	r4,28(sp)
81101ef8:	01000044 	movi	r4,1
81101efc:	d9000615 	stw	r4,24(sp)
81101f00:	01000044 	movi	r4,1
81101f04:	d9000515 	stw	r4,20(sp)
81101f08:	01000044 	movi	r4,1
81101f0c:	d9000415 	stw	r4,16(sp)
81101f10:	d8c00315 	stw	r3,12(sp)
81101f14:	d8800215 	stw	r2,8(sp)
81101f18:	e0bffa17 	ldw	r2,-24(fp)
81101f1c:	d8800115 	stw	r2,4(sp)
81101f20:	00802204 	movi	r2,136
81101f24:	d8800015 	stw	r2,0(sp)
81101f28:	300f883a 	mov	r7,r6
81101f2c:	280d883a 	mov	r6,r5
81101f30:	800b883a 	mov	r5,r16
81101f34:	4009883a 	mov	r4,r8
81101f38:	11030100 	call	81103010 <msgdma_construct_extended_mm_to_mm_descriptor>
81101f3c:	10000226 	beq	r2,zero,81101f48 <fee_dma_m2_transfer+0x3b4>
						&dma_extended_descriptor, (alt_u32 *) src_addr_low,
						(alt_u32 *) dest_addr_low,
						FEE_PIXEL_BLOCK_SIZE_BYTES, control_bits,
						(alt_u32 *) src_addr_high, (alt_u32 *) dest_addr_high,
						1, 1, 1, 1, 1)) {
					status = FALSE;
81101f40:	e03ff415 	stw	zero,-48(fp)
					break;
81101f44:	00001106 	br	81101f8c <fee_dma_m2_transfer+0x3f8>
				} else {
					if (msgdma_extended_descriptor_sync_transfer(dma_m2_dev,
81101f48:	d0a02617 	ldw	r2,-32616(gp)
81101f4c:	800b883a 	mov	r5,r16
81101f50:	1009883a 	mov	r4,r2
81101f54:	11031040 	call	81103104 <msgdma_extended_descriptor_sync_transfer>
81101f58:	10000226 	beq	r2,zero,81101f64 <fee_dma_m2_transfer+0x3d0>
							&dma_extended_descriptor)) {
						status = FALSE;
81101f5c:	e03ff415 	stw	zero,-48(fp)
						break;
81101f60:	00000a06 	br	81101f8c <fee_dma_m2_transfer+0x3f8>
					}
					src_addr_low += (alt_u32) FEE_PIXEL_BLOCK_SIZE_BYTES;
81101f64:	e0bff817 	ldw	r2,-32(fp)
81101f68:	10802204 	addi	r2,r2,136
81101f6c:	e0bff815 	stw	r2,-32(fp)
					src_addr_high = (alt_u32) FEE_M2_BASE_ADDR_HIGH;
81101f70:	e03ff915 	stw	zero,-28(fp)

	if (status) {
		if (dma_m2_dev == NULL) {
			status = FALSE;
		} else {
			for (cnt = 0; cnt < size_in_blocks; cnt++) {
81101f74:	e0bff50b 	ldhu	r2,-44(fp)
81101f78:	10800044 	addi	r2,r2,1
81101f7c:	e0bff50d 	sth	r2,-44(fp)
81101f80:	e0fff50b 	ldhu	r3,-44(fp)
81101f84:	e0bffc0b 	ldhu	r2,-16(fp)
81101f88:	18bfd236 	bltu	r3,r2,81101ed4 <__reset+0xfb0e1ed4>
					src_addr_high = (alt_u32) FEE_M2_BASE_ADDR_HIGH;
				}
			}
		}
	}
	return status;
81101f8c:	e0bff417 	ldw	r2,-48(fp)
	return status;
}
81101f90:	e6ffff04 	addi	sp,fp,-4
81101f94:	dfc00217 	ldw	ra,8(sp)
81101f98:	df000117 	ldw	fp,4(sp)
81101f9c:	dc000017 	ldw	r16,0(sp)
81101fa0:	dec00304 	addi	sp,sp,12
81101fa4:	f800283a 	ret

81101fa8 <I2C_TestAdress>:
void i2c_start(alt_u32 clk_base, alt_u32 data_base);
void i2c_stop(alt_u32 clk_base, alt_u32 data_base);
bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data);
void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck);

bool I2C_TestAdress(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr){
81101fa8:	defffa04 	addi	sp,sp,-24
81101fac:	dfc00515 	stw	ra,20(sp)
81101fb0:	df000415 	stw	fp,16(sp)
81101fb4:	df000404 	addi	fp,sp,16
81101fb8:	e13ffd15 	stw	r4,-12(fp)
81101fbc:	e17ffe15 	stw	r5,-8(fp)
81101fc0:	3005883a 	mov	r2,r6
81101fc4:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
81101fc8:	00800044 	movi	r2,1
81101fcc:	e0bffc15 	stw	r2,-16(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
81101fd0:	e17ffe17 	ldw	r5,-8(fp)
81101fd4:	e13ffd17 	ldw	r4,-12(fp)
81101fd8:	11023580 	call	81102358 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
81101fdc:	e0bfff03 	ldbu	r2,-4(fp)
81101fe0:	10803fcc 	andi	r2,r2,255
81101fe4:	100d883a 	mov	r6,r2
81101fe8:	e17ffe17 	ldw	r5,-8(fp)
81101fec:	e13ffd17 	ldw	r4,-12(fp)
81101ff0:	110245c0 	call	8110245c <i2c_write>
81101ff4:	1000011e 	bne	r2,zero,81101ffc <I2C_TestAdress+0x54>
        bSuccess = FALSE;
81101ff8:	e03ffc15 	stw	zero,-16(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
81101ffc:	e17ffe17 	ldw	r5,-8(fp)
81102000:	e13ffd17 	ldw	r4,-12(fp)
81102004:	11023e40 	call	811023e4 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
81102008:	0106d604 	movi	r4,7000
8110200c:	11191fc0 	call	811191fc <usleep>
    
    return bSuccess;
81102010:	e0bffc17 	ldw	r2,-16(fp)

}
81102014:	e037883a 	mov	sp,fp
81102018:	dfc00117 	ldw	ra,4(sp)
8110201c:	df000017 	ldw	fp,0(sp)
81102020:	dec00204 	addi	sp,sp,8
81102024:	f800283a 	ret

81102028 <I2C_Write>:

bool I2C_Write(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 ControlData){
81102028:	defff804 	addi	sp,sp,-32
8110202c:	dfc00715 	stw	ra,28(sp)
81102030:	df000615 	stw	fp,24(sp)
81102034:	df000604 	addi	fp,sp,24
81102038:	e13ffb15 	stw	r4,-20(fp)
8110203c:	e17ffc15 	stw	r5,-16(fp)
81102040:	3009883a 	mov	r4,r6
81102044:	3807883a 	mov	r3,r7
81102048:	e0800217 	ldw	r2,8(fp)
8110204c:	e13ffd05 	stb	r4,-12(fp)
81102050:	e0fffe05 	stb	r3,-8(fp)
81102054:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
81102058:	00800044 	movi	r2,1
8110205c:	e0bffa15 	stw	r2,-24(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
81102060:	e17ffc17 	ldw	r5,-16(fp)
81102064:	e13ffb17 	ldw	r4,-20(fp)
81102068:	11023580 	call	81102358 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
8110206c:	e0bffd03 	ldbu	r2,-12(fp)
81102070:	10803fcc 	andi	r2,r2,255
81102074:	100d883a 	mov	r6,r2
81102078:	e17ffc17 	ldw	r5,-16(fp)
8110207c:	e13ffb17 	ldw	r4,-20(fp)
81102080:	110245c0 	call	8110245c <i2c_write>
81102084:	1000011e 	bne	r2,zero,8110208c <I2C_Write+0x64>
        bSuccess = FALSE;
81102088:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
8110208c:	e0bffa17 	ldw	r2,-24(fp)
81102090:	10000726 	beq	r2,zero,811020b0 <I2C_Write+0x88>
81102094:	e0bffe03 	ldbu	r2,-8(fp)
81102098:	100d883a 	mov	r6,r2
8110209c:	e17ffc17 	ldw	r5,-16(fp)
811020a0:	e13ffb17 	ldw	r4,-20(fp)
811020a4:	110245c0 	call	8110245c <i2c_write>
811020a8:	1000011e 	bne	r2,zero,811020b0 <I2C_Write+0x88>
        bSuccess = FALSE;
811020ac:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    if (bSuccess && !i2c_write(clk_base, data_base, ControlData)){  
811020b0:	e0bffa17 	ldw	r2,-24(fp)
811020b4:	10000726 	beq	r2,zero,811020d4 <I2C_Write+0xac>
811020b8:	e0bfff03 	ldbu	r2,-4(fp)
811020bc:	100d883a 	mov	r6,r2
811020c0:	e17ffc17 	ldw	r5,-16(fp)
811020c4:	e13ffb17 	ldw	r4,-20(fp)
811020c8:	110245c0 	call	8110245c <i2c_write>
811020cc:	1000011e 	bne	r2,zero,811020d4 <I2C_Write+0xac>
        bSuccess = FALSE;
811020d0:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: write NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
811020d4:	e17ffc17 	ldw	r5,-16(fp)
811020d8:	e13ffb17 	ldw	r4,-20(fp)
811020dc:	11023e40 	call	811023e4 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
811020e0:	0106d604 	movi	r4,7000
811020e4:	11191fc0 	call	811191fc <usleep>
    
    return bSuccess;
811020e8:	e0bffa17 	ldw	r2,-24(fp)

}
811020ec:	e037883a 	mov	sp,fp
811020f0:	dfc00117 	ldw	ra,4(sp)
811020f4:	df000017 	ldw	fp,0(sp)
811020f8:	dec00204 	addi	sp,sp,8
811020fc:	f800283a 	ret

81102100 <I2C_Read>:

bool I2C_Read(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 *pControlData){
81102100:	defff904 	addi	sp,sp,-28
81102104:	dfc00615 	stw	ra,24(sp)
81102108:	df000515 	stw	fp,20(sp)
8110210c:	df000504 	addi	fp,sp,20
81102110:	e13ffc15 	stw	r4,-16(fp)
81102114:	e17ffd15 	stw	r5,-12(fp)
81102118:	3007883a 	mov	r3,r6
8110211c:	3805883a 	mov	r2,r7
81102120:	e0fffe05 	stb	r3,-8(fp)
81102124:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
81102128:	00800044 	movi	r2,1
8110212c:	e0bffb15 	stw	r2,-20(fp)
    //alt_u8 DeviceAddr;
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
81102130:	e17ffd17 	ldw	r5,-12(fp)
81102134:	e13ffc17 	ldw	r4,-16(fp)
81102138:	11023580 	call	81102358 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
8110213c:	e0bffe03 	ldbu	r2,-8(fp)
81102140:	10803fcc 	andi	r2,r2,255
81102144:	100d883a 	mov	r6,r2
81102148:	e17ffd17 	ldw	r5,-12(fp)
8110214c:	e13ffc17 	ldw	r4,-16(fp)
81102150:	110245c0 	call	8110245c <i2c_write>
81102154:	1000011e 	bne	r2,zero,8110215c <I2C_Read+0x5c>
        bSuccess = FALSE;
81102158:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
8110215c:	e0bffb17 	ldw	r2,-20(fp)
81102160:	10000726 	beq	r2,zero,81102180 <I2C_Read+0x80>
81102164:	e0bfff03 	ldbu	r2,-4(fp)
81102168:	100d883a 	mov	r6,r2
8110216c:	e17ffd17 	ldw	r5,-12(fp)
81102170:	e13ffc17 	ldw	r4,-16(fp)
81102174:	110245c0 	call	8110245c <i2c_write>
81102178:	1000011e 	bne	r2,zero,81102180 <I2C_Read+0x80>
        bSuccess = FALSE;
8110217c:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    i2c_start(clk_base, data_base);  // restart
81102180:	e17ffd17 	ldw	r5,-12(fp)
81102184:	e13ffc17 	ldw	r4,-16(fp)
81102188:	11023580 	call	81102358 <i2c_start>
    DeviceAddr |= 1; // Read
8110218c:	e0bffe03 	ldbu	r2,-8(fp)
81102190:	10800054 	ori	r2,r2,1
81102194:	e0bffe05 	stb	r2,-8(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
81102198:	e0bffb17 	ldw	r2,-20(fp)
8110219c:	10000826 	beq	r2,zero,811021c0 <I2C_Read+0xc0>
811021a0:	e0bffe03 	ldbu	r2,-8(fp)
811021a4:	10803fcc 	andi	r2,r2,255
811021a8:	100d883a 	mov	r6,r2
811021ac:	e17ffd17 	ldw	r5,-12(fp)
811021b0:	e13ffc17 	ldw	r4,-16(fp)
811021b4:	110245c0 	call	8110245c <i2c_write>
811021b8:	1000011e 	bne	r2,zero,811021c0 <I2C_Read+0xc0>
        bSuccess = FALSE;
811021bc:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
811021c0:	e0bffb17 	ldw	r2,-20(fp)
811021c4:	10000526 	beq	r2,zero,811021dc <I2C_Read+0xdc>
        i2c_read(clk_base, data_base, pControlData, FALSE);  // read
811021c8:	000f883a 	mov	r7,zero
811021cc:	e1800217 	ldw	r6,8(fp)
811021d0:	e17ffd17 	ldw	r5,-12(fp)
811021d4:	e13ffc17 	ldw	r4,-16(fp)
811021d8:	110258c0 	call	8110258c <i2c_read>
    }        
    i2c_stop(clk_base, data_base);
811021dc:	e17ffd17 	ldw	r5,-12(fp)
811021e0:	e13ffc17 	ldw	r4,-16(fp)
811021e4:	11023e40 	call	811023e4 <i2c_stop>
    
    return bSuccess;
811021e8:	e0bffb17 	ldw	r2,-20(fp)
}
811021ec:	e037883a 	mov	sp,fp
811021f0:	dfc00117 	ldw	ra,4(sp)
811021f4:	df000017 	ldw	fp,0(sp)
811021f8:	dec00204 	addi	sp,sp,8
811021fc:	f800283a 	ret

81102200 <I2C_MultipleRead>:

bool I2C_MultipleRead(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 szData[], alt_u16 len){
81102200:	defff604 	addi	sp,sp,-40
81102204:	dfc00915 	stw	ra,36(sp)
81102208:	df000815 	stw	fp,32(sp)
8110220c:	df000804 	addi	fp,sp,32
81102210:	e13ffb15 	stw	r4,-20(fp)
81102214:	e17ffc15 	stw	r5,-16(fp)
81102218:	3007883a 	mov	r3,r6
8110221c:	e1fffe15 	stw	r7,-8(fp)
81102220:	e0800217 	ldw	r2,8(fp)
81102224:	e0fffd05 	stb	r3,-12(fp)
81102228:	e0bfff0d 	sth	r2,-4(fp)
    int i;
    bool bSuccess = TRUE;
8110222c:	00800044 	movi	r2,1
81102230:	e0bff915 	stw	r2,-28(fp)
    //alt_u8 DeviceAddr, 
    alt_u8 ControlAddr = 0;
81102234:	e03ffa05 	stb	zero,-24(fp)
    
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
81102238:	e17ffc17 	ldw	r5,-16(fp)
8110223c:	e13ffb17 	ldw	r4,-20(fp)
81102240:	11023580 	call	81102358 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
81102244:	e0bffd03 	ldbu	r2,-12(fp)
81102248:	10803fcc 	andi	r2,r2,255
8110224c:	100d883a 	mov	r6,r2
81102250:	e17ffc17 	ldw	r5,-16(fp)
81102254:	e13ffb17 	ldw	r4,-20(fp)
81102258:	110245c0 	call	8110245c <i2c_write>
8110225c:	1000011e 	bne	r2,zero,81102264 <I2C_MultipleRead+0x64>
        bSuccess = FALSE;
81102260:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
81102264:	e0bff917 	ldw	r2,-28(fp)
81102268:	10000726 	beq	r2,zero,81102288 <I2C_MultipleRead+0x88>
8110226c:	e0bffa03 	ldbu	r2,-24(fp)
81102270:	100d883a 	mov	r6,r2
81102274:	e17ffc17 	ldw	r5,-16(fp)
81102278:	e13ffb17 	ldw	r4,-20(fp)
8110227c:	110245c0 	call	8110245c <i2c_write>
81102280:	1000011e 	bne	r2,zero,81102288 <I2C_MultipleRead+0x88>
        bSuccess = FALSE;
81102284:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }    
    if (bSuccess)        
81102288:	e0bff917 	ldw	r2,-28(fp)
8110228c:	10000326 	beq	r2,zero,8110229c <I2C_MultipleRead+0x9c>
        i2c_start(clk_base, data_base);  // restart
81102290:	e17ffc17 	ldw	r5,-16(fp)
81102294:	e13ffb17 	ldw	r4,-20(fp)
81102298:	11023580 	call	81102358 <i2c_start>
    DeviceAddr |= 1; // Read
8110229c:	e0bffd03 	ldbu	r2,-12(fp)
811022a0:	10800054 	ori	r2,r2,1
811022a4:	e0bffd05 	stb	r2,-12(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
811022a8:	e0bff917 	ldw	r2,-28(fp)
811022ac:	10000826 	beq	r2,zero,811022d0 <I2C_MultipleRead+0xd0>
811022b0:	e0bffd03 	ldbu	r2,-12(fp)
811022b4:	10803fcc 	andi	r2,r2,255
811022b8:	100d883a 	mov	r6,r2
811022bc:	e17ffc17 	ldw	r5,-16(fp)
811022c0:	e13ffb17 	ldw	r4,-20(fp)
811022c4:	110245c0 	call	8110245c <i2c_write>
811022c8:	1000011e 	bne	r2,zero,811022d0 <I2C_MultipleRead+0xd0>
        bSuccess = FALSE;
811022cc:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
811022d0:	e0bff917 	ldw	r2,-28(fp)
811022d4:	10001726 	beq	r2,zero,81102334 <I2C_MultipleRead+0x134>
        for(i=0;i<len && bSuccess;i++){
811022d8:	e03ff815 	stw	zero,-32(fp)
811022dc:	00001006 	br	81102320 <I2C_MultipleRead+0x120>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
811022e0:	e0bff817 	ldw	r2,-32(fp)
811022e4:	e0fffe17 	ldw	r3,-8(fp)
811022e8:	1889883a 	add	r4,r3,r2
811022ec:	e0bfff0b 	ldhu	r2,-4(fp)
811022f0:	10ffffc4 	addi	r3,r2,-1
811022f4:	e0bff817 	ldw	r2,-32(fp)
811022f8:	1884c03a 	cmpne	r2,r3,r2
811022fc:	10803fcc 	andi	r2,r2,255
81102300:	100f883a 	mov	r7,r2
81102304:	200d883a 	mov	r6,r4
81102308:	e17ffc17 	ldw	r5,-16(fp)
8110230c:	e13ffb17 	ldw	r4,-20(fp)
81102310:	110258c0 	call	8110258c <i2c_read>
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
        for(i=0;i<len && bSuccess;i++){
81102314:	e0bff817 	ldw	r2,-32(fp)
81102318:	10800044 	addi	r2,r2,1
8110231c:	e0bff815 	stw	r2,-32(fp)
81102320:	e0bfff0b 	ldhu	r2,-4(fp)
81102324:	e0fff817 	ldw	r3,-32(fp)
81102328:	1880020e 	bge	r3,r2,81102334 <I2C_MultipleRead+0x134>
8110232c:	e0bff917 	ldw	r2,-28(fp)
81102330:	103feb1e 	bne	r2,zero,811022e0 <__reset+0xfb0e22e0>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
        }            
    }        
    i2c_stop(clk_base, data_base);
81102334:	e17ffc17 	ldw	r5,-16(fp)
81102338:	e13ffb17 	ldw	r4,-20(fp)
8110233c:	11023e40 	call	811023e4 <i2c_stop>
    
    return bSuccess;    
81102340:	e0bff917 	ldw	r2,-28(fp)
    
}
81102344:	e037883a 	mov	sp,fp
81102348:	dfc00117 	ldw	ra,4(sp)
8110234c:	df000017 	ldw	fp,0(sp)
81102350:	dec00204 	addi	sp,sp,8
81102354:	f800283a 	ret

81102358 <i2c_start>:
///////////// Interncal function (i2cXXX) body //////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////////////////////////////


//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
81102358:	defffc04 	addi	sp,sp,-16
8110235c:	dfc00315 	stw	ra,12(sp)
81102360:	df000215 	stw	fp,8(sp)
81102364:	df000204 	addi	fp,sp,8
81102368:	e13ffe15 	stw	r4,-8(fp)
8110236c:	e17fff15 	stw	r5,-4(fp)
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
81102370:	e0bfff17 	ldw	r2,-4(fp)
81102374:	10800104 	addi	r2,r2,4
81102378:	1007883a 	mov	r3,r2
8110237c:	00800044 	movi	r2,1
81102380:	18800035 	stwio	r2,0(r3)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
81102384:	e0bfff17 	ldw	r2,-4(fp)
81102388:	00c00044 	movi	r3,1
8110238c:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base);
81102390:	e0bffe17 	ldw	r2,-8(fp)
81102394:	00c00044 	movi	r3,1
81102398:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
8110239c:	01000044 	movi	r4,1
811023a0:	11191fc0 	call	811191fc <usleep>
     
    SDA_LOW(data_base); // data low
811023a4:	e0bfff17 	ldw	r2,-4(fp)
811023a8:	0007883a 	mov	r3,zero
811023ac:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; 
811023b0:	01000044 	movi	r4,1
811023b4:	11191fc0 	call	811191fc <usleep>
    SCL_LOW(clk_base); // clock low
811023b8:	e0bffe17 	ldw	r2,-8(fp)
811023bc:	0007883a 	mov	r3,zero
811023c0:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
811023c4:	01000044 	movi	r4,1
811023c8:	11191fc0 	call	811191fc <usleep>
}
811023cc:	0001883a 	nop
811023d0:	e037883a 	mov	sp,fp
811023d4:	dfc00117 	ldw	ra,4(sp)
811023d8:	df000017 	ldw	fp,0(sp)
811023dc:	dec00204 	addi	sp,sp,8
811023e0:	f800283a 	ret

811023e4 <i2c_stop>:

// SDA 0->1 while SCL=1
void i2c_stop(alt_u32 clk_base, alt_u32 data_base){
811023e4:	defffc04 	addi	sp,sp,-16
811023e8:	dfc00315 	stw	ra,12(sp)
811023ec:	df000215 	stw	fp,8(sp)
811023f0:	df000204 	addi	fp,sp,8
811023f4:	e13ffe15 	stw	r4,-8(fp)
811023f8:	e17fff15 	stw	r5,-4(fp)
    // assume SCL = 0
    
    SDA_DIR_OUT(data_base);  // data output enabled
811023fc:	e0bfff17 	ldw	r2,-4(fp)
81102400:	10800104 	addi	r2,r2,4
81102404:	1007883a 	mov	r3,r2
81102408:	00800044 	movi	r2,1
8110240c:	18800035 	stwio	r2,0(r3)
    SDA_LOW(data_base); // Data Low
81102410:	e0bfff17 	ldw	r2,-4(fp)
81102414:	0007883a 	mov	r3,zero
81102418:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY; 
    SCL_HIGH(clk_base);  // clock high
8110241c:	e0bffe17 	ldw	r2,-8(fp)
81102420:	00c00044 	movi	r3,1
81102424:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high long delay
81102428:	01000044 	movi	r4,1
8110242c:	11191fc0 	call	811191fc <usleep>
    SDA_HIGH(data_base); // data high
81102430:	e0bfff17 	ldw	r2,-4(fp)
81102434:	00c00044 	movi	r3,1
81102438:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data high delay
8110243c:	01000044 	movi	r4,1
81102440:	11191fc0 	call	811191fc <usleep>
    

    
}
81102444:	0001883a 	nop
81102448:	e037883a 	mov	sp,fp
8110244c:	dfc00117 	ldw	ra,4(sp)
81102450:	df000017 	ldw	fp,0(sp)
81102454:	dec00204 	addi	sp,sp,8
81102458:	f800283a 	ret

8110245c <i2c_write>:

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
8110245c:	defff804 	addi	sp,sp,-32
81102460:	dfc00715 	stw	ra,28(sp)
81102464:	df000615 	stw	fp,24(sp)
81102468:	df000604 	addi	fp,sp,24
8110246c:	e13ffd15 	stw	r4,-12(fp)
81102470:	e17ffe15 	stw	r5,-8(fp)
81102474:	3005883a 	mov	r2,r6
81102478:	e0bfff05 	stb	r2,-4(fp)
    alt_u8 Mask = 0x80;
8110247c:	00bfe004 	movi	r2,-128
81102480:	e0bffa05 	stb	r2,-24(fp)
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
81102484:	e0bffe17 	ldw	r2,-8(fp)
81102488:	10800104 	addi	r2,r2,4
8110248c:	1007883a 	mov	r3,r2
81102490:	00800044 	movi	r2,1
81102494:	18800035 	stwio	r2,0(r3)
    
    for(i=0;i<8;i++){
81102498:	e03ffb15 	stw	zero,-20(fp)
8110249c:	00001f06 	br	8110251c <i2c_write+0xc0>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
811024a0:	e0bffd17 	ldw	r2,-12(fp)
811024a4:	0007883a 	mov	r3,zero
811024a8:	10c00035 	stwio	r3,0(r2)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
811024ac:	e0ffff03 	ldbu	r3,-4(fp)
811024b0:	e0bffa03 	ldbu	r2,-24(fp)
811024b4:	1884703a 	and	r2,r3,r2
811024b8:	10803fcc 	andi	r2,r2,255
811024bc:	10000426 	beq	r2,zero,811024d0 <i2c_write+0x74>
            SDA_HIGH(data_base);
811024c0:	e0bffe17 	ldw	r2,-8(fp)
811024c4:	00c00044 	movi	r3,1
811024c8:	10c00035 	stwio	r3,0(r2)
811024cc:	00000306 	br	811024dc <i2c_write+0x80>
        }else{    
            SDA_LOW(data_base);
811024d0:	e0bffe17 	ldw	r2,-8(fp)
811024d4:	0007883a 	mov	r3,zero
811024d8:	10c00035 	stwio	r3,0(r2)
        }
        Mask >>= 1; // there is a delay in this command
811024dc:	e0bffa03 	ldbu	r2,-24(fp)
811024e0:	1004d07a 	srli	r2,r2,1
811024e4:	e0bffa05 	stb	r2,-24(fp)
        // clock high
        SCL_HIGH(clk_base);
811024e8:	e0bffd17 	ldw	r2,-12(fp)
811024ec:	00c00044 	movi	r3,1
811024f0:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
811024f4:	01000044 	movi	r4,1
811024f8:	11191fc0 	call	811191fc <usleep>
        SCL_LOW(clk_base);
811024fc:	e0bffd17 	ldw	r2,-12(fp)
81102500:	0007883a 	mov	r3,zero
81102504:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
81102508:	01000044 	movi	r4,1
8110250c:	11191fc0 	call	811191fc <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
81102510:	e0bffb17 	ldw	r2,-20(fp)
81102514:	10800044 	addi	r2,r2,1
81102518:	e0bffb15 	stw	r2,-20(fp)
8110251c:	e0bffb17 	ldw	r2,-20(fp)
81102520:	10800210 	cmplti	r2,r2,8
81102524:	103fde1e 	bne	r2,zero,811024a0 <__reset+0xfb0e24a0>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
81102528:	e0bffe17 	ldw	r2,-8(fp)
8110252c:	10800104 	addi	r2,r2,4
81102530:	0007883a 	mov	r3,zero
81102534:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
81102538:	e0bffd17 	ldw	r2,-12(fp)
8110253c:	00c00044 	movi	r3,1
81102540:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;  // clock high delay
81102544:	01000044 	movi	r4,1
81102548:	11191fc0 	call	811191fc <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
8110254c:	e0bffe17 	ldw	r2,-8(fp)
81102550:	10800037 	ldwio	r2,0(r2)
81102554:	1005003a 	cmpeq	r2,r2,zero
81102558:	10803fcc 	andi	r2,r2,255
8110255c:	e0bffc15 	stw	r2,-16(fp)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
81102560:	e0bffd17 	ldw	r2,-12(fp)
81102564:	0007883a 	mov	r3,zero
81102568:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
8110256c:	01000044 	movi	r4,1
81102570:	11191fc0 	call	811191fc <usleep>
    return bAck;
81102574:	e0bffc17 	ldw	r2,-16(fp)
}    
81102578:	e037883a 	mov	sp,fp
8110257c:	dfc00117 	ldw	ra,4(sp)
81102580:	df000017 	ldw	fp,0(sp)
81102584:	dec00204 	addi	sp,sp,8
81102588:	f800283a 	ret

8110258c <i2c_read>:

void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck){ // return true if device response ack
8110258c:	defff804 	addi	sp,sp,-32
81102590:	dfc00715 	stw	ra,28(sp)
81102594:	df000615 	stw	fp,24(sp)
81102598:	df000604 	addi	fp,sp,24
8110259c:	e13ffc15 	stw	r4,-16(fp)
811025a0:	e17ffd15 	stw	r5,-12(fp)
811025a4:	e1bffe15 	stw	r6,-8(fp)
811025a8:	e1ffff15 	stw	r7,-4(fp)
    alt_u8 Data=0;
811025ac:	e03ffa05 	stb	zero,-24(fp)
    int i;
    
    // assume SCL = low
    
    SDA_DIR_IN(data_base);  // set data read mode
811025b0:	e0bffd17 	ldw	r2,-12(fp)
811025b4:	10800104 	addi	r2,r2,4
811025b8:	0007883a 	mov	r3,zero
811025bc:	10c00035 	stwio	r3,0(r2)
    SCL_LOW(clk_base); // clock low
811025c0:	e0bffc17 	ldw	r2,-16(fp)
811025c4:	0007883a 	mov	r3,zero
811025c8:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
811025cc:	01000044 	movi	r4,1
811025d0:	11191fc0 	call	811191fc <usleep>

    for(i=0;i<8;i++){
811025d4:	e03ffb15 	stw	zero,-20(fp)
811025d8:	00001606 	br	81102634 <i2c_read+0xa8>
        Data <<= 1;
811025dc:	e0bffa03 	ldbu	r2,-24(fp)
811025e0:	1085883a 	add	r2,r2,r2
811025e4:	e0bffa05 	stb	r2,-24(fp)
        SCL_HIGH(clk_base);  // clock high
811025e8:	e0bffc17 	ldw	r2,-16(fp)
811025ec:	00c00044 	movi	r3,1
811025f0:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
811025f4:	01000044 	movi	r4,1
811025f8:	11191fc0 	call	811191fc <usleep>
        if (SDA_READ(data_base))  // read data   
811025fc:	e0bffd17 	ldw	r2,-12(fp)
81102600:	10800037 	ldwio	r2,0(r2)
81102604:	10000326 	beq	r2,zero,81102614 <i2c_read+0x88>
            Data |= 0x01;
81102608:	e0bffa03 	ldbu	r2,-24(fp)
8110260c:	10800054 	ori	r2,r2,1
81102610:	e0bffa05 	stb	r2,-24(fp)
        SCL_LOW(clk_base);  // clock log  
81102614:	e0bffc17 	ldw	r2,-16(fp)
81102618:	0007883a 	mov	r3,zero
8110261c:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
81102620:	01000044 	movi	r4,1
81102624:	11191fc0 	call	811191fc <usleep>
    
    SDA_DIR_IN(data_base);  // set data read mode
    SCL_LOW(clk_base); // clock low
    SCL_DELAY; // clock low delay

    for(i=0;i<8;i++){
81102628:	e0bffb17 	ldw	r2,-20(fp)
8110262c:	10800044 	addi	r2,r2,1
81102630:	e0bffb15 	stw	r2,-20(fp)
81102634:	e0bffb17 	ldw	r2,-20(fp)
81102638:	10800210 	cmplti	r2,r2,8
8110263c:	103fe71e 	bne	r2,zero,811025dc <__reset+0xfb0e25dc>
        SCL_LOW(clk_base);  // clock log  
        SCL_DELAY;
    }
    
    // send ACK
    SCL_LOW(clk_base);  // new, make sure data change at clk low
81102640:	e0bffc17 	ldw	r2,-16(fp)
81102644:	0007883a 	mov	r3,zero
81102648:	10c00035 	stwio	r3,0(r2)
    SDA_DIR_OUT(data_base);  // set data write mode
8110264c:	e0bffd17 	ldw	r2,-12(fp)
81102650:	10800104 	addi	r2,r2,4
81102654:	1007883a 	mov	r3,r2
81102658:	00800044 	movi	r2,1
8110265c:	18800035 	stwio	r2,0(r3)
    if (bAck)
81102660:	e0bfff17 	ldw	r2,-4(fp)
81102664:	10000426 	beq	r2,zero,81102678 <i2c_read+0xec>
        SDA_LOW(data_base);
81102668:	e0bffd17 	ldw	r2,-12(fp)
8110266c:	0007883a 	mov	r3,zero
81102670:	10c00035 	stwio	r3,0(r2)
81102674:	00000306 	br	81102684 <i2c_read+0xf8>
    else
        SDA_HIGH(data_base);
81102678:	e0bffd17 	ldw	r2,-12(fp)
8110267c:	00c00044 	movi	r3,1
81102680:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base); // clock high
81102684:	e0bffc17 	ldw	r2,-16(fp)
81102688:	00c00044 	movi	r3,1
8110268c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high  delay
81102690:	01000044 	movi	r4,1
81102694:	11191fc0 	call	811191fc <usleep>
    SCL_LOW(clk_base); // clock low
81102698:	e0bffc17 	ldw	r2,-16(fp)
8110269c:	0007883a 	mov	r3,zero
811026a0:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
811026a4:	01000044 	movi	r4,1
811026a8:	11191fc0 	call	811191fc <usleep>
    SDA_LOW(data_base);  // data low
811026ac:	e0bffd17 	ldw	r2,-12(fp)
811026b0:	0007883a 	mov	r3,zero
811026b4:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data low delay
811026b8:	01000044 	movi	r4,1
811026bc:	11191fc0 	call	811191fc <usleep>
//    SDA_DIR_IN;  // set data read mode
    
    *pData = Data;
811026c0:	e0bffe17 	ldw	r2,-8(fp)
811026c4:	e0fffa03 	ldbu	r3,-24(fp)
811026c8:	10c00005 	stb	r3,0(r2)
}
811026cc:	0001883a 	nop
811026d0:	e037883a 	mov	sp,fp
811026d4:	dfc00117 	ldw	ra,4(sp)
811026d8:	df000017 	ldw	fp,0(sp)
811026dc:	dec00204 	addi	sp,sp,8
811026e0:	f800283a 	ret

811026e4 <LEDS_BOARD_DRIVE>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool LEDS_BOARD_DRIVE(bool bDRIVE, alt_u8 LedsMask){
811026e4:	defffd04 	addi	sp,sp,-12
811026e8:	df000215 	stw	fp,8(sp)
811026ec:	df000204 	addi	fp,sp,8
811026f0:	e13ffe15 	stw	r4,-8(fp)
811026f4:	2805883a 	mov	r2,r5
811026f8:	e0bfff05 	stb	r2,-4(fp)

  // Board LEDs state: ON = 0; OFF = 1;

  if (bDRIVE == LEDS_ON){
811026fc:	e0bffe17 	ldw	r2,-8(fp)
81102700:	10800058 	cmpnei	r2,r2,1
81102704:	1000071e 	bne	r2,zero,81102724 <LEDS_BOARD_DRIVE+0x40>
	LedsBoardControl &= (~LedsMask);
81102708:	e0bfff03 	ldbu	r2,-4(fp)
8110270c:	0084303a 	nor	r2,zero,r2
81102710:	1007883a 	mov	r3,r2
81102714:	d0a02a03 	ldbu	r2,-32600(gp)
81102718:	1884703a 	and	r2,r3,r2
8110271c:	d0a02a05 	stb	r2,-32600(gp)
81102720:	00000406 	br	81102734 <LEDS_BOARD_DRIVE+0x50>
  } else {
	LedsBoardControl |= LedsMask;
81102724:	d0e02a03 	ldbu	r3,-32600(gp)
81102728:	e0bfff03 	ldbu	r2,-4(fp)
8110272c:	1884b03a 	or	r2,r3,r2
81102730:	d0a02a05 	stb	r2,-32600(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_BOARD_BASE, LedsBoardControl);
81102734:	d0a02a03 	ldbu	r2,-32600(gp)
81102738:	10c03fcc 	andi	r3,r2,255
8110273c:	00a00034 	movhi	r2,32768
81102740:	10827404 	addi	r2,r2,2512
81102744:	10c00035 	stwio	r3,0(r2)

  return TRUE;
81102748:	00800044 	movi	r2,1
}
8110274c:	e037883a 	mov	sp,fp
81102750:	df000017 	ldw	fp,0(sp)
81102754:	dec00104 	addi	sp,sp,4
81102758:	f800283a 	ret

8110275c <LEDS_PAINEL_DRIVE>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool LEDS_PAINEL_DRIVE(bool bDRIVE, alt_u32 LedsMask){
8110275c:	defffd04 	addi	sp,sp,-12
81102760:	df000215 	stw	fp,8(sp)
81102764:	df000204 	addi	fp,sp,8
81102768:	e13ffe15 	stw	r4,-8(fp)
8110276c:	e17fff15 	stw	r5,-4(fp)

  // Painel LEDs state: ON = 1; OFF = 0;

  if (bDRIVE == LEDS_ON){
81102770:	e0bffe17 	ldw	r2,-8(fp)
81102774:	10800058 	cmpnei	r2,r2,1
81102778:	1000051e 	bne	r2,zero,81102790 <LEDS_PAINEL_DRIVE+0x34>
	LedsPainelControl |= LedsMask;
8110277c:	d0e00017 	ldw	r3,-32768(gp)
81102780:	e0bfff17 	ldw	r2,-4(fp)
81102784:	1884b03a 	or	r2,r3,r2
81102788:	d0a00015 	stw	r2,-32768(gp)
8110278c:	00000506 	br	811027a4 <LEDS_PAINEL_DRIVE+0x48>
  } else {
	LedsPainelControl &= (~LedsMask);
81102790:	e0bfff17 	ldw	r2,-4(fp)
81102794:	0086303a 	nor	r3,zero,r2
81102798:	d0a00017 	ldw	r2,-32768(gp)
8110279c:	1884703a 	and	r2,r3,r2
811027a0:	d0a00015 	stw	r2,-32768(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PAINEL_BASE, LedsPainelControl);
811027a4:	d0a00017 	ldw	r2,-32768(gp)
811027a8:	1007883a 	mov	r3,r2
811027ac:	00a00034 	movhi	r2,32768
811027b0:	10824004 	addi	r2,r2,2304
811027b4:	10c00035 	stwio	r3,0(r2)

  return TRUE;
811027b8:	00800044 	movi	r2,1
}
811027bc:	e037883a 	mov	sp,fp
811027c0:	df000017 	ldw	fp,0(sp)
811027c4:	dec00104 	addi	sp,sp,4
811027c8:	f800283a 	ret

811027cc <msgdma_write_extended_descriptor>:
/*
 * This function is used for writing extended descriptors to the dispatcher.  
 It handles only 32-bit descriptors.
 */
static int msgdma_write_extended_descriptor(alt_u32 *csr_base,
		alt_u32 *descriptor_base, alt_msgdma_extended_descriptor *descriptor) {
811027cc:	defffc04 	addi	sp,sp,-16
811027d0:	df000315 	stw	fp,12(sp)
811027d4:	df000304 	addi	fp,sp,12
811027d8:	e13ffd15 	stw	r4,-12(fp)
811027dc:	e17ffe15 	stw	r5,-8(fp)
811027e0:	e1bfff15 	stw	r6,-4(fp)
	if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) &
811027e4:	e0bffd17 	ldw	r2,-12(fp)
811027e8:	10800037 	ldwio	r2,0(r2)
811027ec:	1080010c 	andi	r2,r2,4
811027f0:	10000226 	beq	r2,zero,811027fc <msgdma_write_extended_descriptor+0x30>
	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
		/*at least one descriptor buffer is full, returning so that this function
		 is non-blocking*/
		return -ENOSPC;
811027f4:	00bff904 	movi	r2,-28
811027f8:	00003d06 	br	811028f0 <msgdma_write_extended_descriptor+0x124>
	}

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base,
811027fc:	e0bfff17 	ldw	r2,-4(fp)
81102800:	10800017 	ldw	r2,0(r2)
81102804:	1007883a 	mov	r3,r2
81102808:	e0bffe17 	ldw	r2,-8(fp)
8110280c:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->read_address_low);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base,
81102810:	e0bffe17 	ldw	r2,-8(fp)
81102814:	10800104 	addi	r2,r2,4
81102818:	e0ffff17 	ldw	r3,-4(fp)
8110281c:	18c00117 	ldw	r3,4(r3)
81102820:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->write_address_low);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base, descriptor->transfer_length);
81102824:	e0bffe17 	ldw	r2,-8(fp)
81102828:	10800204 	addi	r2,r2,8
8110282c:	e0ffff17 	ldw	r3,-4(fp)
81102830:	18c00217 	ldw	r3,8(r3)
81102834:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(descriptor_base,
81102838:	e0bffe17 	ldw	r2,-8(fp)
8110283c:	10800304 	addi	r2,r2,12
81102840:	e0ffff17 	ldw	r3,-4(fp)
81102844:	18c0030b 	ldhu	r3,12(r3)
81102848:	18ffffcc 	andi	r3,r3,65535
8110284c:	10c0002d 	sthio	r3,0(r2)
			descriptor->sequence_number);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(descriptor_base,
81102850:	e0bffe17 	ldw	r2,-8(fp)
81102854:	10800384 	addi	r2,r2,14
81102858:	e0ffff17 	ldw	r3,-4(fp)
8110285c:	18c00383 	ldbu	r3,14(r3)
81102860:	18c03fcc 	andi	r3,r3,255
81102864:	10c00025 	stbio	r3,0(r2)
			descriptor->read_burst_count);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(descriptor_base,
81102868:	e0bffe17 	ldw	r2,-8(fp)
8110286c:	108003c4 	addi	r2,r2,15
81102870:	e0ffff17 	ldw	r3,-4(fp)
81102874:	18c003c3 	ldbu	r3,15(r3)
81102878:	18c03fcc 	andi	r3,r3,255
8110287c:	10c00025 	stbio	r3,0(r2)
			descriptor->write_burst_count);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(descriptor_base,
81102880:	e0bffe17 	ldw	r2,-8(fp)
81102884:	10800404 	addi	r2,r2,16
81102888:	e0ffff17 	ldw	r3,-4(fp)
8110288c:	18c0040b 	ldhu	r3,16(r3)
81102890:	18ffffcc 	andi	r3,r3,65535
81102894:	10c0002d 	sthio	r3,0(r2)
			descriptor->read_stride);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(descriptor_base,
81102898:	e0bffe17 	ldw	r2,-8(fp)
8110289c:	10800484 	addi	r2,r2,18
811028a0:	e0ffff17 	ldw	r3,-4(fp)
811028a4:	18c0048b 	ldhu	r3,18(r3)
811028a8:	18ffffcc 	andi	r3,r3,65535
811028ac:	10c0002d 	sthio	r3,0(r2)
			descriptor->write_stride);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base, descriptor->read_address_high);
811028b0:	e0bffe17 	ldw	r2,-8(fp)
811028b4:	10800504 	addi	r2,r2,20
811028b8:	e0ffff17 	ldw	r3,-4(fp)
811028bc:	18c00517 	ldw	r3,20(r3)
811028c0:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base, descriptor->write_address_high);
811028c4:	e0bffe17 	ldw	r2,-8(fp)
811028c8:	10800604 	addi	r2,r2,24
811028cc:	e0ffff17 	ldw	r3,-4(fp)
811028d0:	18c00617 	ldw	r3,24(r3)
811028d4:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(descriptor_base,
811028d8:	e0bffe17 	ldw	r2,-8(fp)
811028dc:	10800704 	addi	r2,r2,28
811028e0:	e0ffff17 	ldw	r3,-4(fp)
811028e4:	18c00717 	ldw	r3,28(r3)
811028e8:	10c00035 	stwio	r3,0(r2)
			descriptor->control);
	return 0;
811028ec:	0005883a 	mov	r2,zero
}
811028f0:	e037883a 	mov	sp,fp
811028f4:	df000017 	ldw	fp,0(sp)
811028f8:	dec00104 	addi	sp,sp,4
811028fc:	f800283a 	ret

81102900 <msgdma_construct_extended_descriptor>:
static int msgdma_construct_extended_descriptor(alt_msgdma_dev *dev,
		alt_msgdma_extended_descriptor *descriptor, alt_u32 *read_address,
		alt_u32 *write_address, alt_u32 length, alt_u32 control,
		alt_u32 *read_address_high, alt_u32 *write_address_high,
		alt_u16 sequence_number, alt_u8 read_burst_count,
		alt_u8 write_burst_count, alt_u16 read_stride, alt_u16 write_stride) {
81102900:	defff604 	addi	sp,sp,-40
81102904:	df000915 	stw	fp,36(sp)
81102908:	df000904 	addi	fp,sp,36
8110290c:	e13ff715 	stw	r4,-36(fp)
81102910:	e17ff815 	stw	r5,-32(fp)
81102914:	e1bff915 	stw	r6,-28(fp)
81102918:	e1fffa15 	stw	r7,-24(fp)
8110291c:	e1800517 	ldw	r6,20(fp)
81102920:	e1400617 	ldw	r5,24(fp)
81102924:	e1000717 	ldw	r4,28(fp)
81102928:	e0c00817 	ldw	r3,32(fp)
8110292c:	e0800917 	ldw	r2,36(fp)
81102930:	e1bffb0d 	sth	r6,-20(fp)
81102934:	e17ffc05 	stb	r5,-16(fp)
81102938:	e13ffd05 	stb	r4,-12(fp)
8110293c:	e0fffe0d 	sth	r3,-8(fp)
81102940:	e0bfff0d 	sth	r2,-4(fp)
	if (dev->max_byte < length || dev->max_stride < read_stride
81102944:	e0bff717 	ldw	r2,-36(fp)
81102948:	10c01217 	ldw	r3,72(r2)
8110294c:	e0800117 	ldw	r2,4(fp)
81102950:	18801936 	bltu	r3,r2,811029b8 <msgdma_construct_extended_descriptor+0xb8>
81102954:	e13ff717 	ldw	r4,-36(fp)
81102958:	20801317 	ldw	r2,76(r4)
8110295c:	20c01417 	ldw	r3,80(r4)
81102960:	e13ffe0b 	ldhu	r4,-8(fp)
81102964:	213fffcc 	andi	r4,r4,65535
81102968:	2015883a 	mov	r10,r4
8110296c:	0017883a 	mov	r11,zero
81102970:	1ac01136 	bltu	r3,r11,811029b8 <msgdma_construct_extended_descriptor+0xb8>
81102974:	58c0011e 	bne	r11,r3,8110297c <msgdma_construct_extended_descriptor+0x7c>
81102978:	12800f36 	bltu	r2,r10,811029b8 <msgdma_construct_extended_descriptor+0xb8>
			|| dev->max_stride < write_stride || dev->enhanced_features != 1) {
8110297c:	e13ff717 	ldw	r4,-36(fp)
81102980:	20801317 	ldw	r2,76(r4)
81102984:	20c01417 	ldw	r3,80(r4)
81102988:	e13fff0b 	ldhu	r4,-4(fp)
8110298c:	213fffcc 	andi	r4,r4,65535
81102990:	2011883a 	mov	r8,r4
81102994:	0013883a 	mov	r9,zero
81102998:	1a400736 	bltu	r3,r9,811029b8 <msgdma_construct_extended_descriptor+0xb8>
8110299c:	48c0011e 	bne	r9,r3,811029a4 <msgdma_construct_extended_descriptor+0xa4>
811029a0:	12000536 	bltu	r2,r8,811029b8 <msgdma_construct_extended_descriptor+0xb8>
811029a4:	e0bff717 	ldw	r2,-36(fp)
811029a8:	10801703 	ldbu	r2,92(r2)
811029ac:	10803fcc 	andi	r2,r2,255
811029b0:	10800060 	cmpeqi	r2,r2,1
811029b4:	1000021e 	bne	r2,zero,811029c0 <msgdma_construct_extended_descriptor+0xc0>
		return -EINVAL;
811029b8:	00bffa84 	movi	r2,-22
811029bc:	00002306 	br	81102a4c <msgdma_construct_extended_descriptor+0x14c>
	}

	descriptor->read_address_low = read_address;
811029c0:	e0bff817 	ldw	r2,-32(fp)
811029c4:	e0fff917 	ldw	r3,-28(fp)
811029c8:	10c00015 	stw	r3,0(r2)
	descriptor->write_address_low = write_address;
811029cc:	e0bff817 	ldw	r2,-32(fp)
811029d0:	e0fffa17 	ldw	r3,-24(fp)
811029d4:	10c00115 	stw	r3,4(r2)
	descriptor->transfer_length = length;
811029d8:	e0bff817 	ldw	r2,-32(fp)
811029dc:	e0c00117 	ldw	r3,4(fp)
811029e0:	10c00215 	stw	r3,8(r2)
	descriptor->sequence_number = sequence_number;
811029e4:	e0bff817 	ldw	r2,-32(fp)
811029e8:	e0fffb0b 	ldhu	r3,-20(fp)
811029ec:	10c0030d 	sth	r3,12(r2)
	descriptor->read_burst_count = read_burst_count;
811029f0:	e0bff817 	ldw	r2,-32(fp)
811029f4:	e0fffc03 	ldbu	r3,-16(fp)
811029f8:	10c00385 	stb	r3,14(r2)
	descriptor->write_burst_count = write_burst_count;
811029fc:	e0bff817 	ldw	r2,-32(fp)
81102a00:	e0fffd03 	ldbu	r3,-12(fp)
81102a04:	10c003c5 	stb	r3,15(r2)
	descriptor->read_stride = read_stride;
81102a08:	e0bff817 	ldw	r2,-32(fp)
81102a0c:	e0fffe0b 	ldhu	r3,-8(fp)
81102a10:	10c0040d 	sth	r3,16(r2)
	descriptor->write_stride = write_stride;
81102a14:	e0bff817 	ldw	r2,-32(fp)
81102a18:	e0ffff0b 	ldhu	r3,-4(fp)
81102a1c:	10c0048d 	sth	r3,18(r2)
	descriptor->read_address_high = read_address_high;
81102a20:	e0bff817 	ldw	r2,-32(fp)
81102a24:	e0c00317 	ldw	r3,12(fp)
81102a28:	10c00515 	stw	r3,20(r2)
	descriptor->write_address_high = write_address_high;
81102a2c:	e0bff817 	ldw	r2,-32(fp)
81102a30:	e0c00417 	ldw	r3,16(fp)
81102a34:	10c00615 	stw	r3,24(r2)
	descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81102a38:	e0800217 	ldw	r2,8(fp)
81102a3c:	10e00034 	orhi	r3,r2,32768
81102a40:	e0bff817 	ldw	r2,-32(fp)
81102a44:	10c00715 	stw	r3,28(r2)

	return 0;
81102a48:	0005883a 	mov	r2,zero

}
81102a4c:	e037883a 	mov	sp,fp
81102a50:	df000017 	ldw	fp,0(sp)
81102a54:	dec00104 	addi	sp,sp,4
81102a58:	f800283a 	ret

81102a5c <msgdma_descriptor_async_transfer>:
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
static int msgdma_descriptor_async_transfer(alt_msgdma_dev *dev,
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
81102a5c:	defff004 	addi	sp,sp,-64
81102a60:	dfc00f15 	stw	ra,60(sp)
81102a64:	df000e15 	stw	fp,56(sp)
81102a68:	df000e04 	addi	fp,sp,56
81102a6c:	e13ffd15 	stw	r4,-12(fp)
81102a70:	e17ffe15 	stw	r5,-8(fp)
81102a74:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 control = 0;
81102a78:	e03ff315 	stw	zero,-52(fp)
	alt_irq_context context = 0;
81102a7c:	e03ff415 	stw	zero,-48(fp)
	alt_u16 counter = 0;
81102a80:	e03ff20d 	sth	zero,-56(fp)
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
81102a84:	e0bffd17 	ldw	r2,-12(fp)
81102a88:	10800317 	ldw	r2,12(r2)
81102a8c:	10800204 	addi	r2,r2,8
81102a90:	10800037 	ldwio	r2,0(r2)
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
	alt_u32 control = 0;
	alt_irq_context context = 0;
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
81102a94:	10bfffcc 	andi	r2,r2,65535
81102a98:	e0bff515 	stw	r2,-44(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
81102a9c:	e0bffd17 	ldw	r2,-12(fp)
81102aa0:	10800317 	ldw	r2,12(r2)
81102aa4:	10800204 	addi	r2,r2,8
81102aa8:	10800037 	ldwio	r2,0(r2)
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
81102aac:	1004d43a 	srli	r2,r2,16
81102ab0:	e0bff615 	stw	r2,-40(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
81102ab4:	e0bffd17 	ldw	r2,-12(fp)
81102ab8:	10800917 	ldw	r2,36(r2)
81102abc:	e0fff617 	ldw	r3,-40(fp)
81102ac0:	1880042e 	bgeu	r3,r2,81102ad4 <msgdma_descriptor_async_transfer+0x78>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
81102ac4:	e0bffd17 	ldw	r2,-12(fp)
81102ac8:	10800917 	ldw	r2,36(r2)
81102acc:	e0fff517 	ldw	r3,-44(fp)
81102ad0:	18800236 	bltu	r3,r2,81102adc <msgdma_descriptor_async_transfer+0x80>
		/*at least one write or read FIFO descriptor buffer is full,
		 returning so that this function is non-blocking*/
		return -ENOSPC;
81102ad4:	00bff904 	movi	r2,-28
81102ad8:	00007d06 	br	81102cd0 <msgdma_descriptor_async_transfer+0x274>
	ALT_SEM_PEND(dev->regs_lock, 0);

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
81102adc:	00800804 	movi	r2,32
81102ae0:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81102ae4:	0005303a 	rdctl	r2,status
81102ae8:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81102aec:	e0fff717 	ldw	r3,-36(fp)
81102af0:	00bfff84 	movi	r2,-2
81102af4:	1884703a 	and	r2,r3,r2
81102af8:	1001703a 	wrctl	status,r2
  
  return context;
81102afc:	e0bff717 	ldw	r2,-36(fp)
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
81102b00:	e0bff415 	stw	r2,-48(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81102b04:	e0bffd17 	ldw	r2,-12(fp)
81102b08:	10800317 	ldw	r2,12(r2)
81102b0c:	10800104 	addi	r2,r2,4
81102b10:	e0fff317 	ldw	r3,-52(fp)
81102b14:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
81102b18:	e0bffd17 	ldw	r2,-12(fp)
81102b1c:	10800317 	ldw	r2,12(r2)
81102b20:	e0fffd17 	ldw	r3,-12(fp)
81102b24:	18c00317 	ldw	r3,12(r3)
81102b28:	18c00037 	ldwio	r3,0(r3)
81102b2c:	10c00035 	stwio	r3,0(r2)
81102b30:	e0bff417 	ldw	r2,-48(fp)
81102b34:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81102b38:	e0bffc17 	ldw	r2,-16(fp)
81102b3c:	1001703a 	wrctl	status,r2
			IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

	if (NULL != standard_desc && NULL == extended_desc) {
81102b40:	e0bffe17 	ldw	r2,-8(fp)
81102b44:	10000826 	beq	r2,zero,81102b68 <msgdma_descriptor_async_transfer+0x10c>
81102b48:	e0bfff17 	ldw	r2,-4(fp)
81102b4c:	1000061e 	bne	r2,zero,81102b68 <msgdma_descriptor_async_transfer+0x10c>
		counter = 0; /* reset counter */
81102b50:	e03ff20d 	sth	zero,-56(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		alt_printf("invalid dma descriptor option\n");
81102b54:	012044b4 	movhi	r4,33042
81102b58:	2135c704 	addi	r4,r4,-10468
81102b5c:	1118ba40 	call	81118ba4 <alt_printf>
		 * registers semaphore so that other threads can access the
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
81102b60:	00bff084 	movi	r2,-62
81102b64:	00005a06 	br	81102cd0 <msgdma_descriptor_async_transfer+0x274>
	} else if (NULL == standard_desc && NULL != extended_desc) {
81102b68:	e0bffe17 	ldw	r2,-8(fp)
81102b6c:	10001b1e 	bne	r2,zero,81102bdc <msgdma_descriptor_async_transfer+0x180>
81102b70:	e0bfff17 	ldw	r2,-4(fp)
81102b74:	10001926 	beq	r2,zero,81102bdc <msgdma_descriptor_async_transfer+0x180>
		counter = 0; /* reset counter */
81102b78:	e03ff20d 	sth	zero,-56(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
81102b7c:	00000d06 	br	81102bb4 <msgdma_descriptor_async_transfer+0x158>
				!= msgdma_write_extended_descriptor(dev->csr_base,
						dev->descriptor_base, extended_desc)) {
			alt_busy_sleep(1); /* delay 1us */
81102b80:	01000044 	movi	r4,1
81102b84:	11184040 	call	81118404 <alt_busy_sleep>
			if (5000 <= counter) /* time_out if waiting longer than 5 msec */
81102b88:	e0bff20b 	ldhu	r2,-56(fp)
81102b8c:	1084e230 	cmpltui	r2,r2,5000
81102b90:	1000051e 	bne	r2,zero,81102ba8 <msgdma_descriptor_async_transfer+0x14c>
			{
				alt_printf(
81102b94:	012044b4 	movhi	r4,33042
81102b98:	2135cf04 	addi	r4,r4,-10436
81102b9c:	1118ba40 	call	81118ba4 <alt_printf>
				 * registers semaphore so that other threads can access the
				 * registers.
				 */
				ALT_SEM_POST(dev->regs_lock);

				return -ETIME;
81102ba0:	00bff084 	movi	r2,-62
81102ba4:	00004a06 	br	81102cd0 <msgdma_descriptor_async_transfer+0x274>
			}
			counter++;
81102ba8:	e0bff20b 	ldhu	r2,-56(fp)
81102bac:	10800044 	addi	r2,r2,1
81102bb0:	e0bff20d 	sth	r2,-56(fp)
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
				!= msgdma_write_extended_descriptor(dev->csr_base,
81102bb4:	e0bffd17 	ldw	r2,-12(fp)
81102bb8:	10c00317 	ldw	r3,12(r2)
81102bbc:	e0bffd17 	ldw	r2,-12(fp)
81102bc0:	10800417 	ldw	r2,16(r2)
81102bc4:	e1bfff17 	ldw	r6,-4(fp)
81102bc8:	100b883a 	mov	r5,r2
81102bcc:	1809883a 	mov	r4,r3
81102bd0:	11027cc0 	call	811027cc <msgdma_write_extended_descriptor>
		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
81102bd4:	103fea1e 	bne	r2,zero,81102b80 <__reset+0xfb0e2b80>
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
81102bd8:	00000206 	br	81102be4 <msgdma_descriptor_async_transfer+0x188>
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		/* operation not permitted due to descriptor type conflict */
		return -EPERM;
81102bdc:	00bfffc4 	movi	r2,-1
81102be0:	00003b06 	br	81102cd0 <msgdma_descriptor_async_transfer+0x274>
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up controller to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if (dev->callback) {
81102be4:	e0bffd17 	ldw	r2,-12(fp)
81102be8:	10800b17 	ldw	r2,44(r2)
81102bec:	10001c26 	beq	r2,zero,81102c60 <msgdma_descriptor_async_transfer+0x204>

		control |= (dev->control |
81102bf0:	e0bffd17 	ldw	r2,-12(fp)
81102bf4:	10c00d17 	ldw	r3,52(r2)
81102bf8:	e0bff317 	ldw	r2,-52(fp)
81102bfc:	1884b03a 	or	r2,r3,r2
81102c00:	10800514 	ori	r2,r2,20
81102c04:	e0bff315 	stw	r2,-52(fp)
		ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
		ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
81102c08:	e0fff317 	ldw	r3,-52(fp)
81102c0c:	00bff7c4 	movi	r2,-33
81102c10:	1884703a 	and	r2,r3,r2
81102c14:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81102c18:	0005303a 	rdctl	r2,status
81102c1c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81102c20:	e0fff917 	ldw	r3,-28(fp)
81102c24:	00bfff84 	movi	r2,-2
81102c28:	1884703a 	and	r2,r3,r2
81102c2c:	1001703a 	wrctl	status,r2
  
  return context;
81102c30:	e0bff917 	ldw	r2,-28(fp)
		/* making sure the read-modify-write below can't be pre-empted */
		context = alt_irq_disable_all();
81102c34:	e0bff415 	stw	r2,-48(fp)
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81102c38:	e0bffd17 	ldw	r2,-12(fp)
81102c3c:	10800317 	ldw	r2,12(r2)
81102c40:	10800104 	addi	r2,r2,4
81102c44:	e0fff317 	ldw	r3,-52(fp)
81102c48:	10c00035 	stwio	r3,0(r2)
81102c4c:	e0bff417 	ldw	r2,-48(fp)
81102c50:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81102c54:	e0bffb17 	ldw	r2,-20(fp)
81102c58:	1001703a 	wrctl	status,r2
81102c5c:	00001b06 	br	81102ccc <msgdma_descriptor_async_transfer+0x270>
	 *   - Run
	 *   - Stop on an error with any particular descriptor
	 *   - Disable interrupt generation
	 */
	else {
		control |= (dev->control |
81102c60:	e0bffd17 	ldw	r2,-12(fp)
81102c64:	10c00d17 	ldw	r3,52(r2)
81102c68:	e0bff317 	ldw	r2,-52(fp)
81102c6c:	1884b03a 	or	r2,r3,r2
81102c70:	10800114 	ori	r2,r2,4
81102c74:	e0bff315 	stw	r2,-52(fp)
		ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
		control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK)
81102c78:	e0fff317 	ldw	r3,-52(fp)
81102c7c:	00bff3c4 	movi	r2,-49
81102c80:	1884703a 	and	r2,r3,r2
81102c84:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81102c88:	0005303a 	rdctl	r2,status
81102c8c:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81102c90:	e0fffa17 	ldw	r3,-24(fp)
81102c94:	00bfff84 	movi	r2,-2
81102c98:	1884703a 	and	r2,r3,r2
81102c9c:	1001703a 	wrctl	status,r2
  
  return context;
81102ca0:	e0bffa17 	ldw	r2,-24(fp)
				& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		/* making sure the read-modify-write below can't be pre-empted */
		context = alt_irq_disable_all();
81102ca4:	e0bff415 	stw	r2,-48(fp)
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81102ca8:	e0bffd17 	ldw	r2,-12(fp)
81102cac:	10800317 	ldw	r2,12(r2)
81102cb0:	10800104 	addi	r2,r2,4
81102cb4:	e0fff317 	ldw	r3,-52(fp)
81102cb8:	10c00035 	stwio	r3,0(r2)
81102cbc:	e0bff417 	ldw	r2,-48(fp)
81102cc0:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81102cc4:	e0bff817 	ldw	r2,-32(fp)
81102cc8:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
	 * semaphore so that other threads can access the registers.
	 */
	ALT_SEM_POST(dev->regs_lock);

	return 0;
81102ccc:	0005883a 	mov	r2,zero
}
81102cd0:	e037883a 	mov	sp,fp
81102cd4:	dfc00117 	ldw	ra,4(sp)
81102cd8:	df000017 	ldw	fp,0(sp)
81102cdc:	dec00204 	addi	sp,sp,8
81102ce0:	f800283a 	ret

81102ce4 <msgdma_descriptor_sync_transfer>:
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
static int msgdma_descriptor_sync_transfer(alt_msgdma_dev *dev,
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
81102ce4:	defff004 	addi	sp,sp,-64
81102ce8:	dfc00f15 	stw	ra,60(sp)
81102cec:	df000e15 	stw	fp,56(sp)
81102cf0:	df000e04 	addi	fp,sp,56
81102cf4:	e13ffd15 	stw	r4,-12(fp)
81102cf8:	e17ffe15 	stw	r5,-8(fp)
81102cfc:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 control = 0;
81102d00:	e03ff615 	stw	zero,-40(fp)
	alt_irq_context context = 0;
81102d04:	e03ff715 	stw	zero,-36(fp)
	alt_u32 csr_status = 0;
81102d08:	e03ff215 	stw	zero,-56(fp)
	alt_u16 counter = 0;
81102d0c:	e03ff30d 	sth	zero,-52(fp)
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
81102d10:	e0bffd17 	ldw	r2,-12(fp)
81102d14:	10800317 	ldw	r2,12(r2)
81102d18:	10800204 	addi	r2,r2,8
81102d1c:	10800037 	ldwio	r2,0(r2)
		alt_msgdma_extended_descriptor *extended_desc) {
	alt_u32 control = 0;
	alt_irq_context context = 0;
	alt_u32 csr_status = 0;
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
81102d20:	10bfffcc 	andi	r2,r2,65535
81102d24:	e0bff415 	stw	r2,-48(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
81102d28:	e0bffd17 	ldw	r2,-12(fp)
81102d2c:	10800317 	ldw	r2,12(r2)
81102d30:	10800204 	addi	r2,r2,8
81102d34:	10800037 	ldwio	r2,0(r2)
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
81102d38:	1004d43a 	srli	r2,r2,16
81102d3c:	e0bff515 	stw	r2,-44(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
	alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK |
81102d40:	00807804 	movi	r2,480
81102d44:	e0bff815 	stw	r2,-32(fp)
	ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
	ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
	ALTERA_MSGDMA_CSR_RESET_STATE_MASK;

	/* Wait for available FIFO buffer to store new descriptor*/
	while ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
81102d48:	00001906 	br	81102db0 <msgdma_descriptor_sync_transfer+0xcc>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
		alt_busy_sleep(1); /* delay 1us */
81102d4c:	01000044 	movi	r4,1
81102d50:	11184040 	call	81118404 <alt_busy_sleep>
		if (5000 <= counter) /* time_out if waiting longer than 5 msec */
81102d54:	e0bff30b 	ldhu	r2,-52(fp)
81102d58:	1084e230 	cmpltui	r2,r2,5000
81102d5c:	1000051e 	bne	r2,zero,81102d74 <msgdma_descriptor_sync_transfer+0x90>
		{
			alt_printf("time out after 5 msec while waiting free FIFO buffer"
81102d60:	012044b4 	movhi	r4,33042
81102d64:	2135e504 	addi	r4,r4,-10348
81102d68:	1118ba40 	call	81118ba4 <alt_printf>
					" for storing descriptor\n");
			return -ETIME;
81102d6c:	00bff084 	movi	r2,-62
81102d70:	0000a206 	br	81102ffc <msgdma_descriptor_sync_transfer+0x318>
		}
		counter++;
81102d74:	e0bff30b 	ldhu	r2,-52(fp)
81102d78:	10800044 	addi	r2,r2,1
81102d7c:	e0bff30d 	sth	r2,-52(fp)
		fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
81102d80:	e0bffd17 	ldw	r2,-12(fp)
81102d84:	10800317 	ldw	r2,12(r2)
81102d88:	10800204 	addi	r2,r2,8
81102d8c:	10800037 	ldwio	r2,0(r2)
			alt_printf("time out after 5 msec while waiting free FIFO buffer"
					" for storing descriptor\n");
			return -ETIME;
		}
		counter++;
		fifo_read_fill_level = (
81102d90:	10bfffcc 	andi	r2,r2,65535
81102d94:	e0bff415 	stw	r2,-48(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
		fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
81102d98:	e0bffd17 	ldw	r2,-12(fp)
81102d9c:	10800317 	ldw	r2,12(r2)
81102da0:	10800204 	addi	r2,r2,8
81102da4:	10800037 	ldwio	r2,0(r2)
		counter++;
		fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
		fifo_write_fill_level = (
81102da8:	1004d43a 	srli	r2,r2,16
81102dac:	e0bff515 	stw	r2,-44(fp)
	ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
	ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
	ALTERA_MSGDMA_CSR_RESET_STATE_MASK;

	/* Wait for available FIFO buffer to store new descriptor*/
	while ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
81102db0:	e0bffd17 	ldw	r2,-12(fp)
81102db4:	10800917 	ldw	r2,36(r2)
81102db8:	e0fff517 	ldw	r3,-44(fp)
81102dbc:	18bfe32e 	bgeu	r3,r2,81102d4c <__reset+0xfb0e2d4c>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
81102dc0:	e0bffd17 	ldw	r2,-12(fp)
81102dc4:	10800917 	ldw	r2,36(r2)
81102dc8:	e0fff417 	ldw	r3,-48(fp)
81102dcc:	18bfdf2e 	bgeu	r3,r2,81102d4c <__reset+0xfb0e2d4c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81102dd0:	0005303a 	rdctl	r2,status
81102dd4:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81102dd8:	e0fffc17 	ldw	r3,-16(fp)
81102ddc:	00bfff84 	movi	r2,-2
81102de0:	1884703a 	and	r2,r3,r2
81102de4:	1001703a 	wrctl	status,r2
  
  return context;
81102de8:	e0bffc17 	ldw	r2,-16(fp)
	ALT_SEM_PEND(dev->regs_lock, 0);

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
81102dec:	e0bff715 	stw	r2,-36(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
81102df0:	e0bffd17 	ldw	r2,-12(fp)
81102df4:	10800317 	ldw	r2,12(r2)
81102df8:	10800104 	addi	r2,r2,4
81102dfc:	00c00804 	movi	r3,32
81102e00:	10c00035 	stwio	r3,0(r2)
			ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
81102e04:	e0bffd17 	ldw	r2,-12(fp)
81102e08:	10800317 	ldw	r2,12(r2)
81102e0c:	e0fffd17 	ldw	r3,-12(fp)
81102e10:	18c00317 	ldw	r3,12(r3)
81102e14:	18c00037 	ldwio	r3,0(r3)
81102e18:	10c00035 	stwio	r3,0(r2)
			IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

	if (NULL != standard_desc && NULL == extended_desc) {
81102e1c:	e0bffe17 	ldw	r2,-8(fp)
81102e20:	10000826 	beq	r2,zero,81102e44 <msgdma_descriptor_sync_transfer+0x160>
81102e24:	e0bfff17 	ldw	r2,-4(fp)
81102e28:	1000061e 	bne	r2,zero,81102e44 <msgdma_descriptor_sync_transfer+0x160>
		counter = 0; /* reset counter */
81102e2c:	e03ff30d 	sth	zero,-52(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		alt_printf("invalid dma descriptor option\n");
81102e30:	012044b4 	movhi	r4,33042
81102e34:	2135c704 	addi	r4,r4,-10468
81102e38:	1118ba40 	call	81118ba4 <alt_printf>
		 * registers semaphore so that other threads can access the
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
81102e3c:	00bff084 	movi	r2,-62
81102e40:	00006e06 	br	81102ffc <msgdma_descriptor_sync_transfer+0x318>
	} else if (NULL == standard_desc && NULL != extended_desc) {
81102e44:	e0bffe17 	ldw	r2,-8(fp)
81102e48:	10001b1e 	bne	r2,zero,81102eb8 <msgdma_descriptor_sync_transfer+0x1d4>
81102e4c:	e0bfff17 	ldw	r2,-4(fp)
81102e50:	10001926 	beq	r2,zero,81102eb8 <msgdma_descriptor_sync_transfer+0x1d4>
		counter = 0; /* reset counter */
81102e54:	e03ff30d 	sth	zero,-52(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
81102e58:	00000d06 	br	81102e90 <msgdma_descriptor_sync_transfer+0x1ac>
				!= msgdma_write_extended_descriptor(dev->csr_base,
						dev->descriptor_base, extended_desc)) {
			alt_busy_sleep(1); /* delay 1us */
81102e5c:	01000044 	movi	r4,1
81102e60:	11184040 	call	81118404 <alt_busy_sleep>
			if (5000 <= counter) /* time_out if waiting longer than 5 msec */
81102e64:	e0bff30b 	ldhu	r2,-52(fp)
81102e68:	1084e230 	cmpltui	r2,r2,5000
81102e6c:	1000051e 	bne	r2,zero,81102e84 <msgdma_descriptor_sync_transfer+0x1a0>
			{
				alt_printf("time out after 5 msec while writing extended"
81102e70:	012044b4 	movhi	r4,33042
81102e74:	2135f904 	addi	r4,r4,-10268
81102e78:	1118ba40 	call	81118ba4 <alt_printf>
				 * registers semaphore so that other threads can access the
				 * registers.
				 */
				ALT_SEM_POST(dev->regs_lock);

				return -ETIME;
81102e7c:	00bff084 	movi	r2,-62
81102e80:	00005e06 	br	81102ffc <msgdma_descriptor_sync_transfer+0x318>
			}
			counter++;
81102e84:	e0bff30b 	ldhu	r2,-52(fp)
81102e88:	10800044 	addi	r2,r2,1
81102e8c:	e0bff30d 	sth	r2,-52(fp)
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
				!= msgdma_write_extended_descriptor(dev->csr_base,
81102e90:	e0bffd17 	ldw	r2,-12(fp)
81102e94:	10c00317 	ldw	r3,12(r2)
81102e98:	e0bffd17 	ldw	r2,-12(fp)
81102e9c:	10800417 	ldw	r2,16(r2)
81102ea0:	e1bfff17 	ldw	r6,-4(fp)
81102ea4:	100b883a 	mov	r5,r2
81102ea8:	1809883a 	mov	r4,r3
81102eac:	11027cc0 	call	811027cc <msgdma_write_extended_descriptor>
		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
81102eb0:	103fea1e 	bne	r2,zero,81102e5c <__reset+0xfb0e2e5c>
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
81102eb4:	00000206 	br	81102ec0 <msgdma_descriptor_sync_transfer+0x1dc>
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		/* operation not permitted due to descriptor type conflict */
		return -EPERM;
81102eb8:	00bfffc4 	movi	r2,-1
81102ebc:	00004f06 	br	81102ffc <msgdma_descriptor_sync_transfer+0x318>
	 * Set up msgdma controller to:
	 * - Disable interrupt generation
	 * - Run once a valid descriptor is written to controller
	 * - Stop on an error with any particular descriptor
	 */
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
81102ec0:	e0bffd17 	ldw	r2,-12(fp)
81102ec4:	10800317 	ldw	r2,12(r2)
81102ec8:	10800104 	addi	r2,r2,4
81102ecc:	e0fffd17 	ldw	r3,-12(fp)
81102ed0:	19000d17 	ldw	r4,52(r3)
81102ed4:	00fff2c4 	movi	r3,-53
81102ed8:	20c6703a 	and	r3,r4,r3
81102edc:	18c00114 	ori	r3,r3,4
81102ee0:	10c00035 	stwio	r3,0(r2)
81102ee4:	e0bff717 	ldw	r2,-36(fp)
81102ee8:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81102eec:	e0bffb17 	ldw	r2,-20(fp)
81102ef0:	1001703a 	wrctl	status,r2
			(dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK ) & (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK));

	alt_irq_enable_all(context);

	counter = 0; /* reset counter */
81102ef4:	e03ff30d 	sth	zero,-52(fp)

	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
81102ef8:	e0bffd17 	ldw	r2,-12(fp)
81102efc:	10800317 	ldw	r2,12(r2)
81102f00:	10800037 	ldwio	r2,0(r2)
81102f04:	e0bff215 	stw	r2,-56(fp)

	/* Wait for any pending transfers to complete or checking any errors or
	 conditions causing descriptor to stop dispatching */
	while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK)) {
81102f08:	00001106 	br	81102f50 <msgdma_descriptor_sync_transfer+0x26c>
		alt_busy_sleep(1); /* delay 1us */
81102f0c:	01000044 	movi	r4,1
81102f10:	11184040 	call	81118404 <alt_busy_sleep>
		if (5000 <= counter) /* time_out if waiting longer than 5 msec */
81102f14:	e0bff30b 	ldhu	r2,-52(fp)
81102f18:	1084e230 	cmpltui	r2,r2,5000
81102f1c:	1000051e 	bne	r2,zero,81102f34 <msgdma_descriptor_sync_transfer+0x250>
		{
			alt_printf("time out after 5 msec while waiting for any pending"
81102f20:	012044b4 	movhi	r4,33042
81102f24:	21360a04 	addi	r4,r4,-10200
81102f28:	1118ba40 	call	81118ba4 <alt_printf>
			 * Now that access to the registers is complete, release the registers
			 * semaphore so that other threads can access the registers.
			 */
			ALT_SEM_POST(dev->regs_lock);

			return -ETIME;
81102f2c:	00bff084 	movi	r2,-62
81102f30:	00003206 	br	81102ffc <msgdma_descriptor_sync_transfer+0x318>
		}
		counter++;
81102f34:	e0bff30b 	ldhu	r2,-52(fp)
81102f38:	10800044 	addi	r2,r2,1
81102f3c:	e0bff30d 	sth	r2,-52(fp)
		csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
81102f40:	e0bffd17 	ldw	r2,-12(fp)
81102f44:	10800317 	ldw	r2,12(r2)
81102f48:	10800037 	ldwio	r2,0(r2)
81102f4c:	e0bff215 	stw	r2,-56(fp)

	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);

	/* Wait for any pending transfers to complete or checking any errors or
	 conditions causing descriptor to stop dispatching */
	while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK)) {
81102f50:	e0fff217 	ldw	r3,-56(fp)
81102f54:	e0bff817 	ldw	r2,-32(fp)
81102f58:	1884703a 	and	r2,r3,r2
81102f5c:	1000031e 	bne	r2,zero,81102f6c <msgdma_descriptor_sync_transfer+0x288>
81102f60:	e0bff217 	ldw	r2,-56(fp)
81102f64:	1080004c 	andi	r2,r2,1
81102f68:	103fe81e 	bne	r2,zero,81102f0c <__reset+0xfb0e2f0c>
		csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	}

	/*Errors or conditions causing the dispatcher stopping issuing read/write
	 commands to masters*/
	if (0 != (csr_status & error)) {
81102f6c:	e0fff217 	ldw	r3,-56(fp)
81102f70:	e0bff817 	ldw	r2,-32(fp)
81102f74:	1884703a 	and	r2,r3,r2
81102f78:	10000226 	beq	r2,zero,81102f84 <msgdma_descriptor_sync_transfer+0x2a0>
		 * Now that access to the registers is complete, release the registers
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return error;
81102f7c:	e0bff817 	ldw	r2,-32(fp)
81102f80:	00001e06 	br	81102ffc <msgdma_descriptor_sync_transfer+0x318>
	}

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* stop issuing more descriptors */
	control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) |
81102f84:	e0bffd17 	ldw	r2,-12(fp)
81102f88:	10800317 	ldw	r2,12(r2)
81102f8c:	10800104 	addi	r2,r2,4
81102f90:	10800037 	ldwio	r2,0(r2)
81102f94:	10800814 	ori	r2,r2,32
81102f98:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81102f9c:	0005303a 	rdctl	r2,status
81102fa0:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81102fa4:	e0fff917 	ldw	r3,-28(fp)
81102fa8:	00bfff84 	movi	r2,-2
81102fac:	1884703a 	and	r2,r3,r2
81102fb0:	1001703a 	wrctl	status,r2
  
  return context;
81102fb4:	e0bff917 	ldw	r2,-28(fp)
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
81102fb8:	e0bff715 	stw	r2,-36(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81102fbc:	e0bffd17 	ldw	r2,-12(fp)
81102fc0:	10800317 	ldw	r2,12(r2)
81102fc4:	10800104 	addi	r2,r2,4
81102fc8:	e0fff617 	ldw	r3,-40(fp)
81102fcc:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
81102fd0:	e0bffd17 	ldw	r2,-12(fp)
81102fd4:	10800317 	ldw	r2,12(r2)
81102fd8:	e0fffd17 	ldw	r3,-12(fp)
81102fdc:	18c00317 	ldw	r3,12(r3)
81102fe0:	18c00037 	ldwio	r3,0(r3)
81102fe4:	10c00035 	stwio	r3,0(r2)
81102fe8:	e0bff717 	ldw	r2,-36(fp)
81102fec:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81102ff0:	e0bffa17 	ldw	r2,-24(fp)
81102ff4:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
	 * semaphore so that other threads can access the registers.
	 */
	ALT_SEM_POST(dev->regs_lock);

	return 0;
81102ff8:	0005883a 	mov	r2,zero

}
81102ffc:	e037883a 	mov	sp,fp
81103000:	dfc00117 	ldw	ra,4(sp)
81103004:	df000017 	ldw	fp,0(sp)
81103008:	dec00204 	addi	sp,sp,8
8110300c:	f800283a 	ret

81103010 <msgdma_construct_extended_mm_to_mm_descriptor>:
int msgdma_construct_extended_mm_to_mm_descriptor(alt_msgdma_dev *dev,
		alt_msgdma_extended_descriptor *descriptor, alt_u32 *read_address,
		alt_u32 *write_address, alt_u32 length, alt_u32 control,
		alt_u32 *read_address_high, alt_u32 *write_address_high,
		alt_u16 sequence_number, alt_u8 read_burst_count,
		alt_u8 write_burst_count, alt_u16 read_stride, alt_u16 write_stride) {
81103010:	deffec04 	addi	sp,sp,-80
81103014:	dfc01315 	stw	ra,76(sp)
81103018:	df001215 	stw	fp,72(sp)
8110301c:	df001204 	addi	fp,sp,72
81103020:	e13ff715 	stw	r4,-36(fp)
81103024:	e17ff815 	stw	r5,-32(fp)
81103028:	e1bff915 	stw	r6,-28(fp)
8110302c:	e1fffa15 	stw	r7,-24(fp)
81103030:	e1800617 	ldw	r6,24(fp)
81103034:	e1400717 	ldw	r5,28(fp)
81103038:	e1000817 	ldw	r4,32(fp)
8110303c:	e0c00917 	ldw	r3,36(fp)
81103040:	e0800a17 	ldw	r2,40(fp)
81103044:	e1bffb0d 	sth	r6,-20(fp)
81103048:	e17ffc05 	stb	r5,-16(fp)
8110304c:	e13ffd05 	stb	r4,-12(fp)
81103050:	e0fffe0d 	sth	r3,-8(fp)
81103054:	e0bfff0d 	sth	r2,-4(fp)
	return msgdma_construct_extended_descriptor(dev, descriptor, read_address,
81103058:	e0bffb0b 	ldhu	r2,-20(fp)
8110305c:	e0fffc03 	ldbu	r3,-16(fp)
81103060:	e13ffd03 	ldbu	r4,-12(fp)
81103064:	e17ffe0b 	ldhu	r5,-8(fp)
81103068:	e1bfff0b 	ldhu	r6,-4(fp)
8110306c:	d9800815 	stw	r6,32(sp)
81103070:	d9400715 	stw	r5,28(sp)
81103074:	d9000615 	stw	r4,24(sp)
81103078:	d8c00515 	stw	r3,20(sp)
8110307c:	d8800415 	stw	r2,16(sp)
81103080:	e0800517 	ldw	r2,20(fp)
81103084:	d8800315 	stw	r2,12(sp)
81103088:	e0800417 	ldw	r2,16(fp)
8110308c:	d8800215 	stw	r2,8(sp)
81103090:	e0800317 	ldw	r2,12(fp)
81103094:	d8800115 	stw	r2,4(sp)
81103098:	e0800217 	ldw	r2,8(fp)
8110309c:	d8800015 	stw	r2,0(sp)
811030a0:	e1fffa17 	ldw	r7,-24(fp)
811030a4:	e1bff917 	ldw	r6,-28(fp)
811030a8:	e17ff817 	ldw	r5,-32(fp)
811030ac:	e13ff717 	ldw	r4,-36(fp)
811030b0:	11029000 	call	81102900 <msgdma_construct_extended_descriptor>
			write_address, length, control, read_address_high,
			write_address_high, sequence_number, read_burst_count,
			write_burst_count, read_stride, write_stride);

}
811030b4:	e037883a 	mov	sp,fp
811030b8:	dfc00117 	ldw	ra,4(sp)
811030bc:	df000017 	ldw	fp,0(sp)
811030c0:	dec00204 	addi	sp,sp,8
811030c4:	f800283a 	ret

811030c8 <msgdma_extended_descriptor_async_transfer>:
 * -ENOSPC -> FIFO descriptor buffer is full
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int msgdma_extended_descriptor_async_transfer(alt_msgdma_dev *dev,
		alt_msgdma_extended_descriptor *desc) {
811030c8:	defffc04 	addi	sp,sp,-16
811030cc:	dfc00315 	stw	ra,12(sp)
811030d0:	df000215 	stw	fp,8(sp)
811030d4:	df000204 	addi	fp,sp,8
811030d8:	e13ffe15 	stw	r4,-8(fp)
811030dc:	e17fff15 	stw	r5,-4(fp)
	/*
	 * Error detection/handling should be performed at the application
	 * or callback level as appropriate.
	 */
	return msgdma_descriptor_async_transfer(dev, NULL, desc);
811030e0:	e1bfff17 	ldw	r6,-4(fp)
811030e4:	000b883a 	mov	r5,zero
811030e8:	e13ffe17 	ldw	r4,-8(fp)
811030ec:	1102a5c0 	call	81102a5c <msgdma_descriptor_async_transfer>
}
811030f0:	e037883a 	mov	sp,fp
811030f4:	dfc00117 	ldw	ra,4(sp)
811030f8:	df000017 	ldw	fp,0(sp)
811030fc:	dec00204 	addi	sp,sp,8
81103100:	f800283a 	ret

81103104 <msgdma_extended_descriptor_sync_transfer>:
 *           return -EPERM (operation not permitted due to descriptor type 
 *		conflict)
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int msgdma_extended_descriptor_sync_transfer(alt_msgdma_dev *dev,
		alt_msgdma_extended_descriptor *desc) {
81103104:	defffc04 	addi	sp,sp,-16
81103108:	dfc00315 	stw	ra,12(sp)
8110310c:	df000215 	stw	fp,8(sp)
81103110:	df000204 	addi	fp,sp,8
81103114:	e13ffe15 	stw	r4,-8(fp)
81103118:	e17fff15 	stw	r5,-4(fp)
	return msgdma_descriptor_sync_transfer(dev, NULL, desc);
8110311c:	e1bfff17 	ldw	r6,-4(fp)
81103120:	000b883a 	mov	r5,zero
81103124:	e13ffe17 	ldw	r4,-8(fp)
81103128:	1102ce40 	call	81102ce4 <msgdma_descriptor_sync_transfer>
}
8110312c:	e037883a 	mov	sp,fp
81103130:	dfc00117 	ldw	ra,4(sp)
81103134:	df000017 	ldw	fp,0(sp)
81103138:	dec00204 	addi	sp,sp,8
8110313c:	f800283a 	ret

81103140 <POWER_SPI_RW>:
#define SPI_DELAY     usleep(15)  // based on 50MHZ of CPU clock


// Note. SCK: typical 19.2KHZ (53 ms)
bool POWER_SPI_RW(alt_u8 IcIndex, alt_u8 NextChannel, bool bEN, bool bSIGN, bool bSGL, alt_u32 *pValue)
{
81103140:	defff204 	addi	sp,sp,-56
81103144:	dfc00d15 	stw	ra,52(sp)
81103148:	df000c15 	stw	fp,48(sp)
8110314c:	df000c04 	addi	fp,sp,48
81103150:	2007883a 	mov	r3,r4
81103154:	2805883a 	mov	r2,r5
81103158:	e1bffe15 	stw	r6,-8(fp)
8110315c:	e1ffff15 	stw	r7,-4(fp)
81103160:	e0fffc05 	stb	r3,-16(fp)
81103164:	e0bffd05 	stb	r2,-12(fp)
    bool bSuccess;
    alt_u8 Config8;
    alt_u32 Value32=0, Mask32;
81103168:	e03ff515 	stw	zero,-44(fp)
    int i, nWait = 0, nZeroCnt;
8110316c:	e03ff815 	stw	zero,-32(fp)
    const int nMaxWait = 1000000;
81103170:	008003f4 	movhi	r2,15
81103174:	10909004 	addi	r2,r2,16960
81103178:	e0bffa15 	stw	r2,-24(fp)
    
    //
    Config8 = 0x80; 
8110317c:	00bfe004 	movi	r2,-128
81103180:	e0bff405 	stb	r2,-48(fp)
    Config8 |= (bEN)?0x20:0x00;
81103184:	e0bffe17 	ldw	r2,-8(fp)
81103188:	10000226 	beq	r2,zero,81103194 <POWER_SPI_RW+0x54>
8110318c:	00800804 	movi	r2,32
81103190:	00000106 	br	81103198 <POWER_SPI_RW+0x58>
81103194:	0005883a 	mov	r2,zero
81103198:	e0fff403 	ldbu	r3,-48(fp)
8110319c:	10c4b03a 	or	r2,r2,r3
811031a0:	e0bff405 	stb	r2,-48(fp)
    Config8 |= (bSGL)?0x10:0x00;
811031a4:	e0800217 	ldw	r2,8(fp)
811031a8:	10000226 	beq	r2,zero,811031b4 <POWER_SPI_RW+0x74>
811031ac:	00800404 	movi	r2,16
811031b0:	00000106 	br	811031b8 <POWER_SPI_RW+0x78>
811031b4:	0005883a 	mov	r2,zero
811031b8:	e0fff403 	ldbu	r3,-48(fp)
811031bc:	10c4b03a 	or	r2,r2,r3
811031c0:	e0bff405 	stb	r2,-48(fp)
    Config8 |= (bSIGN)?0x08:0x00;
811031c4:	e0bfff17 	ldw	r2,-4(fp)
811031c8:	10000226 	beq	r2,zero,811031d4 <POWER_SPI_RW+0x94>
811031cc:	00800204 	movi	r2,8
811031d0:	00000106 	br	811031d8 <POWER_SPI_RW+0x98>
811031d4:	0005883a 	mov	r2,zero
811031d8:	e0fff403 	ldbu	r3,-48(fp)
811031dc:	10c4b03a 	or	r2,r2,r3
811031e0:	e0bff405 	stb	r2,-48(fp)
    Config8 |= NextChannel & 0x07; // channel
811031e4:	e0bffd03 	ldbu	r2,-12(fp)
811031e8:	108001cc 	andi	r2,r2,7
811031ec:	1007883a 	mov	r3,r2
811031f0:	e0bff403 	ldbu	r2,-48(fp)
811031f4:	1884b03a 	or	r2,r3,r2
811031f8:	e0bff405 	stb	r2,-48(fp)
    
    SPI_FO(0); // use internal conversion clock
811031fc:	0007883a 	mov	r3,zero
81103200:	00a00034 	movhi	r2,32768
81103204:	10824404 	addi	r2,r2,2320
81103208:	10c00035 	stwio	r3,0(r2)
    SPI_SCK(0);  // set low to active extenal serial clock mode.
8110320c:	0007883a 	mov	r3,zero
81103210:	00a00034 	movhi	r2,32768
81103214:	10824c04 	addi	r2,r2,2352
81103218:	10c00035 	stwio	r3,0(r2)
    SPI_CS_N(IcIndex, 0);  // chip select: active
8110321c:	e0bffc03 	ldbu	r2,-16(fp)
81103220:	1000021e 	bne	r2,zero,8110322c <POWER_SPI_RW+0xec>
81103224:	00c00084 	movi	r3,2
81103228:	00000106 	br	81103230 <POWER_SPI_RW+0xf0>
8110322c:	00c00044 	movi	r3,1
81103230:	00a00034 	movhi	r2,32768
81103234:	10824804 	addi	r2,r2,2336
81103238:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
8110323c:	010003c4 	movi	r4,15
81103240:	11191fc0 	call	811191fc <usleep>
    
    // wait for converion end (when conversion done, SPI_SDO is low)
    while(SPI_SDO && nWait < nMaxWait){
81103244:	00000306 	br	81103254 <POWER_SPI_RW+0x114>
        nWait++;
81103248:	e0bff817 	ldw	r2,-32(fp)
8110324c:	10800044 	addi	r2,r2,1
81103250:	e0bff815 	stw	r2,-32(fp)
    SPI_SCK(0);  // set low to active extenal serial clock mode.
    SPI_CS_N(IcIndex, 0);  // chip select: active
    SPI_DELAY;
    
    // wait for converion end (when conversion done, SPI_SDO is low)
    while(SPI_SDO && nWait < nMaxWait){
81103254:	00a00034 	movhi	r2,32768
81103258:	10825404 	addi	r2,r2,2384
8110325c:	10800037 	ldwio	r2,0(r2)
81103260:	1080004c 	andi	r2,r2,1
81103264:	10000326 	beq	r2,zero,81103274 <POWER_SPI_RW+0x134>
81103268:	e0fff817 	ldw	r3,-32(fp)
8110326c:	e0bffa17 	ldw	r2,-24(fp)
81103270:	18bff516 	blt	r3,r2,81103248 <__reset+0xfb0e3248>
        nWait++;
    }
    
    if (SPI_SDO){
81103274:	00a00034 	movhi	r2,32768
81103278:	10825404 	addi	r2,r2,2384
8110327c:	10800037 	ldwio	r2,0(r2)
81103280:	1080004c 	andi	r2,r2,1
81103284:	10000626 	beq	r2,zero,811032a0 <POWER_SPI_RW+0x160>
        SPI_CS_N(IcIndex, 1);  // chip select: inactive
81103288:	00c000c4 	movi	r3,3
8110328c:	00a00034 	movhi	r2,32768
81103290:	10824804 	addi	r2,r2,2336
81103294:	10c00035 	stwio	r3,0(r2)
//        printf("Timeout \r\n");
        return FALSE;
81103298:	0005883a 	mov	r2,zero
8110329c:	0000db06 	br	8110360c <POWER_SPI_RW+0x4cc>
    }
    
    for(i=0;i<2;i++) // send config bits 7:6,
811032a0:	e03ff715 	stw	zero,-36(fp)
811032a4:	00002406 	br	81103338 <POWER_SPI_RW+0x1f8>
    // ignore EOC/ and DMY bits
    {
        SPI_SDI((Config8 & 0x80)?1:0);//sdi=nextch.7; // put data on pin
811032a8:	e0bff403 	ldbu	r2,-48(fp)
811032ac:	10803fcc 	andi	r2,r2,255
811032b0:	1004d1fa 	srli	r2,r2,7
811032b4:	10c03fcc 	andi	r3,r2,255
811032b8:	00a00034 	movhi	r2,32768
811032bc:	10825004 	addi	r2,r2,2368
811032c0:	10c00035 	stwio	r3,0(r2)
        Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
811032c4:	e0bff403 	ldbu	r2,-48(fp)
811032c8:	1085883a 	add	r2,r2,r2
811032cc:	e0bff405 	stb	r2,-48(fp)
        Value32 <<= 1;//result_0 = rl(result_0);// get ready to load lsb
811032d0:	e0bff517 	ldw	r2,-44(fp)
811032d4:	1085883a 	add	r2,r2,r2
811032d8:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO;//result_0.0 = sdo; // load lsb
811032dc:	00a00034 	movhi	r2,32768
811032e0:	10825404 	addi	r2,r2,2384
811032e4:	10800037 	ldwio	r2,0(r2)
811032e8:	1080004c 	andi	r2,r2,1
811032ec:	1007883a 	mov	r3,r2
811032f0:	e0bff517 	ldw	r2,-44(fp)
811032f4:	10c4b03a 	or	r2,r2,r3
811032f8:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
811032fc:	00c00044 	movi	r3,1
81103300:	00a00034 	movhi	r2,32768
81103304:	10824c04 	addi	r2,r2,2352
81103308:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
8110330c:	010003c4 	movi	r4,15
81103310:	11191fc0 	call	811191fc <usleep>
        SPI_SCK(0);//sck=0; // clock low
81103314:	0007883a 	mov	r3,zero
81103318:	00a00034 	movhi	r2,32768
8110331c:	10824c04 	addi	r2,r2,2352
81103320:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81103324:	010003c4 	movi	r4,15
81103328:	11191fc0 	call	811191fc <usleep>
        SPI_CS_N(IcIndex, 1);  // chip select: inactive
//        printf("Timeout \r\n");
        return FALSE;
    }
    
    for(i=0;i<2;i++) // send config bits 7:6,
8110332c:	e0bff717 	ldw	r2,-36(fp)
81103330:	10800044 	addi	r2,r2,1
81103334:	e0bff715 	stw	r2,-36(fp)
81103338:	e0bff717 	ldw	r2,-36(fp)
8110333c:	10800090 	cmplti	r2,r2,2
81103340:	103fd91e 	bne	r2,zero,811032a8 <__reset+0xfb0e32a8>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // send config, read byte 3
81103344:	e03ff715 	stw	zero,-36(fp)
81103348:	00002406 	br	811033dc <POWER_SPI_RW+0x29c>
    {
        SPI_SDI((Config8 & 0x80)?1:0);//sdi=nextch.7; // put data on pin
8110334c:	e0bff403 	ldbu	r2,-48(fp)
81103350:	10803fcc 	andi	r2,r2,255
81103354:	1004d1fa 	srli	r2,r2,7
81103358:	10c03fcc 	andi	r3,r2,255
8110335c:	00a00034 	movhi	r2,32768
81103360:	10825004 	addi	r2,r2,2368
81103364:	10c00035 	stwio	r3,0(r2)
        Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
81103368:	e0bff403 	ldbu	r2,-48(fp)
8110336c:	1085883a 	add	r2,r2,r2
81103370:	e0bff405 	stb	r2,-48(fp)
        
        Value32 <<= 1; //result_3 = rl(result_3);// get ready to load lsb
81103374:	e0bff517 	ldw	r2,-44(fp)
81103378:	1085883a 	add	r2,r2,r2
8110337c:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO; //result_3.0 = sdo; // load lsb
81103380:	00a00034 	movhi	r2,32768
81103384:	10825404 	addi	r2,r2,2384
81103388:	10800037 	ldwio	r2,0(r2)
8110338c:	1080004c 	andi	r2,r2,1
81103390:	1007883a 	mov	r3,r2
81103394:	e0bff517 	ldw	r2,-44(fp)
81103398:	10c4b03a 	or	r2,r2,r3
8110339c:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
811033a0:	00c00044 	movi	r3,1
811033a4:	00a00034 	movhi	r2,32768
811033a8:	10824c04 	addi	r2,r2,2352
811033ac:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
811033b0:	010003c4 	movi	r4,15
811033b4:	11191fc0 	call	811191fc <usleep>
        SPI_SCK(0);//sck=0; // clock low
811033b8:	0007883a 	mov	r3,zero
811033bc:	00a00034 	movhi	r2,32768
811033c0:	10824c04 	addi	r2,r2,2352
811033c4:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
811033c8:	010003c4 	movi	r4,15
811033cc:	11191fc0 	call	811191fc <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // send config, read byte 3
811033d0:	e0bff717 	ldw	r2,-36(fp)
811033d4:	10800044 	addi	r2,r2,1
811033d8:	e0bff715 	stw	r2,-36(fp)
811033dc:	e0bff717 	ldw	r2,-36(fp)
811033e0:	10800210 	cmplti	r2,r2,8
811033e4:	103fd91e 	bne	r2,zero,8110334c <__reset+0xfb0e334c>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 2
811033e8:	e03ff715 	stw	zero,-36(fp)
811033ec:	00001a06 	br	81103458 <POWER_SPI_RW+0x318>
    {
        Value32 <<= 1; //result_2 = rl(result_2);// get ready to load lsb
811033f0:	e0bff517 	ldw	r2,-44(fp)
811033f4:	1085883a 	add	r2,r2,r2
811033f8:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO; //result_2.0 = sdo; // load lsb
811033fc:	00a00034 	movhi	r2,32768
81103400:	10825404 	addi	r2,r2,2384
81103404:	10800037 	ldwio	r2,0(r2)
81103408:	1080004c 	andi	r2,r2,1
8110340c:	1007883a 	mov	r3,r2
81103410:	e0bff517 	ldw	r2,-44(fp)
81103414:	10c4b03a 	or	r2,r2,r3
81103418:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
8110341c:	00c00044 	movi	r3,1
81103420:	00a00034 	movhi	r2,32768
81103424:	10824c04 	addi	r2,r2,2352
81103428:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
8110342c:	010003c4 	movi	r4,15
81103430:	11191fc0 	call	811191fc <usleep>
        SPI_SCK(0);//sck=0; // clock low
81103434:	0007883a 	mov	r3,zero
81103438:	00a00034 	movhi	r2,32768
8110343c:	10824c04 	addi	r2,r2,2352
81103440:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81103444:	010003c4 	movi	r4,15
81103448:	11191fc0 	call	811191fc <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 2
8110344c:	e0bff717 	ldw	r2,-36(fp)
81103450:	10800044 	addi	r2,r2,1
81103454:	e0bff715 	stw	r2,-36(fp)
81103458:	e0bff717 	ldw	r2,-36(fp)
8110345c:	10800210 	cmplti	r2,r2,8
81103460:	103fe31e 	bne	r2,zero,811033f0 <__reset+0xfb0e33f0>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 1
81103464:	e03ff715 	stw	zero,-36(fp)
81103468:	00001a06 	br	811034d4 <POWER_SPI_RW+0x394>
    {
        Value32 <<= 1; //result_1 = rl(result_1);// get ready to load lsb
8110346c:	e0bff517 	ldw	r2,-44(fp)
81103470:	1085883a 	add	r2,r2,r2
81103474:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO;//result_1.0 = sdo; // load lsb
81103478:	00a00034 	movhi	r2,32768
8110347c:	10825404 	addi	r2,r2,2384
81103480:	10800037 	ldwio	r2,0(r2)
81103484:	1080004c 	andi	r2,r2,1
81103488:	1007883a 	mov	r3,r2
8110348c:	e0bff517 	ldw	r2,-44(fp)
81103490:	10c4b03a 	or	r2,r2,r3
81103494:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
81103498:	00c00044 	movi	r3,1
8110349c:	00a00034 	movhi	r2,32768
811034a0:	10824c04 	addi	r2,r2,2352
811034a4:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
811034a8:	010003c4 	movi	r4,15
811034ac:	11191fc0 	call	811191fc <usleep>
        SPI_SCK(0);//sck=0; // clock low
811034b0:	0007883a 	mov	r3,zero
811034b4:	00a00034 	movhi	r2,32768
811034b8:	10824c04 	addi	r2,r2,2352
811034bc:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
811034c0:	010003c4 	movi	r4,15
811034c4:	11191fc0 	call	811191fc <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 1
811034c8:	e0bff717 	ldw	r2,-36(fp)
811034cc:	10800044 	addi	r2,r2,1
811034d0:	e0bff715 	stw	r2,-36(fp)
811034d4:	e0bff717 	ldw	r2,-36(fp)
811034d8:	10800210 	cmplti	r2,r2,8
811034dc:	103fe31e 	bne	r2,zero,8110346c <__reset+0xfb0e346c>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<6;i++) // read byte 0
811034e0:	e03ff715 	stw	zero,-36(fp)
811034e4:	00001a06 	br	81103550 <POWER_SPI_RW+0x410>
    {
        Value32 <<= 1;//result_0 = rl(result_0);// get ready to load lsb
811034e8:	e0bff517 	ldw	r2,-44(fp)
811034ec:	1085883a 	add	r2,r2,r2
811034f0:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO;//result_0.0 = sdo; // load lsb
811034f4:	00a00034 	movhi	r2,32768
811034f8:	10825404 	addi	r2,r2,2384
811034fc:	10800037 	ldwio	r2,0(r2)
81103500:	1080004c 	andi	r2,r2,1
81103504:	1007883a 	mov	r3,r2
81103508:	e0bff517 	ldw	r2,-44(fp)
8110350c:	10c4b03a 	or	r2,r2,r3
81103510:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
81103514:	00c00044 	movi	r3,1
81103518:	00a00034 	movhi	r2,32768
8110351c:	10824c04 	addi	r2,r2,2352
81103520:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81103524:	010003c4 	movi	r4,15
81103528:	11191fc0 	call	811191fc <usleep>
        SPI_SCK(0);//sck=0; // clock low
8110352c:	0007883a 	mov	r3,zero
81103530:	00a00034 	movhi	r2,32768
81103534:	10824c04 	addi	r2,r2,2352
81103538:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
8110353c:	010003c4 	movi	r4,15
81103540:	11191fc0 	call	811191fc <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<6;i++) // read byte 0
81103544:	e0bff717 	ldw	r2,-36(fp)
81103548:	10800044 	addi	r2,r2,1
8110354c:	e0bff715 	stw	r2,-36(fp)
81103550:	e0bff717 	ldw	r2,-36(fp)
81103554:	10800190 	cmplti	r2,r2,6
81103558:	103fe31e 	bne	r2,zero,811034e8 <__reset+0xfb0e34e8>
        SPI_SCK(1);//sck=1; // clock high
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    SPI_SCK(1);
8110355c:	00c00044 	movi	r3,1
81103560:	00a00034 	movhi	r2,32768
81103564:	10824c04 	addi	r2,r2,2352
81103568:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
8110356c:	010003c4 	movi	r4,15
81103570:	11191fc0 	call	811191fc <usleep>
    SPI_CS_N(IcIndex, 1);  // chip select: inactive
81103574:	00c000c4 	movi	r3,3
81103578:	00a00034 	movhi	r2,32768
8110357c:	10824804 	addi	r2,r2,2336
81103580:	10c00035 	stwio	r3,0(r2)
    
    // check parity
    nZeroCnt = 0;
81103584:	e03ff915 	stw	zero,-28(fp)
    Mask32 = 0x01;
81103588:	00800044 	movi	r2,1
8110358c:	e0bff615 	stw	r2,-40(fp)
    for(i=0;i<32;i++){
81103590:	e03ff715 	stw	zero,-36(fp)
81103594:	00000d06 	br	811035cc <POWER_SPI_RW+0x48c>
        if ((Value32 & Mask32) == 0x00){
81103598:	e0fff517 	ldw	r3,-44(fp)
8110359c:	e0bff617 	ldw	r2,-40(fp)
811035a0:	1884703a 	and	r2,r3,r2
811035a4:	1000031e 	bne	r2,zero,811035b4 <POWER_SPI_RW+0x474>
            nZeroCnt++;
811035a8:	e0bff917 	ldw	r2,-28(fp)
811035ac:	10800044 	addi	r2,r2,1
811035b0:	e0bff915 	stw	r2,-28(fp)
        }
        Mask32 <<= 1;
811035b4:	e0bff617 	ldw	r2,-40(fp)
811035b8:	1085883a 	add	r2,r2,r2
811035bc:	e0bff615 	stw	r2,-40(fp)
    SPI_CS_N(IcIndex, 1);  // chip select: inactive
    
    // check parity
    nZeroCnt = 0;
    Mask32 = 0x01;
    for(i=0;i<32;i++){
811035c0:	e0bff717 	ldw	r2,-36(fp)
811035c4:	10800044 	addi	r2,r2,1
811035c8:	e0bff715 	stw	r2,-36(fp)
811035cc:	e0bff717 	ldw	r2,-36(fp)
811035d0:	10800810 	cmplti	r2,r2,32
811035d4:	103ff01e 	bne	r2,zero,81103598 <__reset+0xfb0e3598>
        if ((Value32 & Mask32) == 0x00){
            nZeroCnt++;
        }
        Mask32 <<= 1;
    }
    bSuccess = (nZeroCnt&0x01)?FALSE:TRUE;
811035d8:	e0bff917 	ldw	r2,-28(fp)
811035dc:	1080004c 	andi	r2,r2,1
811035e0:	1005003a 	cmpeq	r2,r2,zero
811035e4:	10803fcc 	andi	r2,r2,255
811035e8:	e0bffb15 	stw	r2,-20(fp)
    if (!bSuccess){
811035ec:	e0bffb17 	ldw	r2,-20(fp)
811035f0:	1000021e 	bne	r2,zero,811035fc <POWER_SPI_RW+0x4bc>
//        printf("Parity Check Error \r\n");
        return FALSE;
811035f4:	0005883a 	mov	r2,zero
811035f8:	00000406 	br	8110360c <POWER_SPI_RW+0x4cc>
    }        
    
    
    *pValue = Value32;
811035fc:	e0800317 	ldw	r2,12(fp)
81103600:	e0fff517 	ldw	r3,-44(fp)
81103604:	10c00015 	stw	r3,0(r2)
    
    return bSuccess;
81103608:	e0bffb17 	ldw	r2,-20(fp)
}
8110360c:	e037883a 	mov	sp,fp
81103610:	dfc00117 	ldw	ra,4(sp)
81103614:	df000017 	ldw	fp,0(sp)
81103618:	dec00204 	addi	sp,sp,8
8110361c:	f800283a 	ret

81103620 <rstc_simucam_reset>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
void rstc_simucam_reset(alt_u16 rst_cnt) {
81103620:	defffc04 	addi	sp,sp,-16
81103624:	dfc00315 	stw	ra,12(sp)
81103628:	df000215 	stw	fp,8(sp)
8110362c:	df000204 	addi	fp,sp,8
81103630:	2005883a 	mov	r2,r4
81103634:	e0bfff0d 	sth	r2,-4(fp)
	alt_u32 reg = 0;
81103638:	e03ffe15 	stw	zero,-8(fp)

	reg |= (alt_u32) (rst_cnt & RSTC_SIMUCAM_RST_TIMER_MASK);
8110363c:	e0bfff0b 	ldhu	r2,-4(fp)
81103640:	e0fffe17 	ldw	r3,-8(fp)
81103644:	1884b03a 	or	r2,r3,r2
81103648:	e0bffe15 	stw	r2,-8(fp)
	reg |= (alt_u32) RSTC_SIMUCAM_RST_CONTROL_MASK;
8110364c:	e0bffe17 	ldw	r2,-8(fp)
81103650:	10800074 	orhi	r2,r2,1
81103654:	e0bffe15 	stw	r2,-8(fp)
	write_reg((alt_u32*) RSTC_CONTROLLER_BASE_ADDR,
81103658:	e1bffe17 	ldw	r6,-8(fp)
8110365c:	000b883a 	mov	r5,zero
81103660:	01200034 	movhi	r4,32768
81103664:	21020004 	addi	r4,r4,2048
81103668:	11037580 	call	81103758 <write_reg>
			RSTC_SIMUCAM_RESET_REG_OFFSET, reg);
}
8110366c:	0001883a 	nop
81103670:	e037883a 	mov	sp,fp
81103674:	dfc00117 	ldw	ra,4(sp)
81103678:	df000017 	ldw	fp,0(sp)
8110367c:	dec00204 	addi	sp,sp,8
81103680:	f800283a 	ret

81103684 <rstc_release_device_reset>:

void rstc_release_device_reset(alt_u32 rst_mask) {
81103684:	defffc04 	addi	sp,sp,-16
81103688:	dfc00315 	stw	ra,12(sp)
8110368c:	df000215 	stw	fp,8(sp)
81103690:	df000204 	addi	fp,sp,8
81103694:	e13fff15 	stw	r4,-4(fp)
	alt_u32 reg = 0;
81103698:	e03ffe15 	stw	zero,-8(fp)

	reg = read_reg((alt_u32*) RSTC_CONTROLLER_BASE_ADDR,
8110369c:	01400044 	movi	r5,1
811036a0:	01200034 	movhi	r4,32768
811036a4:	21020004 	addi	r4,r4,2048
811036a8:	11037a40 	call	811037a4 <read_reg>
811036ac:	e0bffe15 	stw	r2,-8(fp)
			RSTC_DEVICE_RESET_REG_OFFSET);
	reg &= ~((alt_u32) rst_mask);
811036b0:	e0bfff17 	ldw	r2,-4(fp)
811036b4:	0084303a 	nor	r2,zero,r2
811036b8:	e0fffe17 	ldw	r3,-8(fp)
811036bc:	1884703a 	and	r2,r3,r2
811036c0:	e0bffe15 	stw	r2,-8(fp)
	write_reg((alt_u32*) RSTC_CONTROLLER_BASE_ADDR,
811036c4:	e1bffe17 	ldw	r6,-8(fp)
811036c8:	01400044 	movi	r5,1
811036cc:	01200034 	movhi	r4,32768
811036d0:	21020004 	addi	r4,r4,2048
811036d4:	11037580 	call	81103758 <write_reg>
			RSTC_DEVICE_RESET_REG_OFFSET, reg);
}
811036d8:	0001883a 	nop
811036dc:	e037883a 	mov	sp,fp
811036e0:	dfc00117 	ldw	ra,4(sp)
811036e4:	df000017 	ldw	fp,0(sp)
811036e8:	dec00204 	addi	sp,sp,8
811036ec:	f800283a 	ret

811036f0 <rstc_hold_device_reset>:

void rstc_hold_device_reset(alt_u32 rst_mask) {
811036f0:	defffc04 	addi	sp,sp,-16
811036f4:	dfc00315 	stw	ra,12(sp)
811036f8:	df000215 	stw	fp,8(sp)
811036fc:	df000204 	addi	fp,sp,8
81103700:	e13fff15 	stw	r4,-4(fp)
	alt_u32 reg = 0;
81103704:	e03ffe15 	stw	zero,-8(fp)

	reg = read_reg((alt_u32*) RSTC_CONTROLLER_BASE_ADDR,
81103708:	01400044 	movi	r5,1
8110370c:	01200034 	movhi	r4,32768
81103710:	21020004 	addi	r4,r4,2048
81103714:	11037a40 	call	811037a4 <read_reg>
81103718:	e0bffe15 	stw	r2,-8(fp)
			RSTC_DEVICE_RESET_REG_OFFSET);
	reg |= (alt_u32) rst_mask;
8110371c:	e0fffe17 	ldw	r3,-8(fp)
81103720:	e0bfff17 	ldw	r2,-4(fp)
81103724:	1884b03a 	or	r2,r3,r2
81103728:	e0bffe15 	stw	r2,-8(fp)
	write_reg((alt_u32*) RSTC_CONTROLLER_BASE_ADDR,
8110372c:	e1bffe17 	ldw	r6,-8(fp)
81103730:	01400044 	movi	r5,1
81103734:	01200034 	movhi	r4,32768
81103738:	21020004 	addi	r4,r4,2048
8110373c:	11037580 	call	81103758 <write_reg>
			RSTC_DEVICE_RESET_REG_OFFSET, reg);
}
81103740:	0001883a 	nop
81103744:	e037883a 	mov	sp,fp
81103748:	dfc00117 	ldw	ra,4(sp)
8110374c:	df000017 	ldw	fp,0(sp)
81103750:	dec00204 	addi	sp,sp,8
81103754:	f800283a 	ret

81103758 <write_reg>:
//! [public functions]

//! [private functions]
static void write_reg(alt_u32 *address, alt_u32 offset, alt_u32 value) {
81103758:	defffc04 	addi	sp,sp,-16
8110375c:	df000315 	stw	fp,12(sp)
81103760:	df000304 	addi	fp,sp,12
81103764:	e13ffd15 	stw	r4,-12(fp)
81103768:	e17ffe15 	stw	r5,-8(fp)
8110376c:	e1bfff15 	stw	r6,-4(fp)
	*(address + offset) = value;
81103770:	e0bffe17 	ldw	r2,-8(fp)
81103774:	1085883a 	add	r2,r2,r2
81103778:	1085883a 	add	r2,r2,r2
8110377c:	1007883a 	mov	r3,r2
81103780:	e0bffd17 	ldw	r2,-12(fp)
81103784:	10c5883a 	add	r2,r2,r3
81103788:	e0ffff17 	ldw	r3,-4(fp)
8110378c:	10c00015 	stw	r3,0(r2)
}
81103790:	0001883a 	nop
81103794:	e037883a 	mov	sp,fp
81103798:	df000017 	ldw	fp,0(sp)
8110379c:	dec00104 	addi	sp,sp,4
811037a0:	f800283a 	ret

811037a4 <read_reg>:

static alt_u32 read_reg(alt_u32 *address, alt_u32 offset) {
811037a4:	defffc04 	addi	sp,sp,-16
811037a8:	df000315 	stw	fp,12(sp)
811037ac:	df000304 	addi	fp,sp,12
811037b0:	e13ffe15 	stw	r4,-8(fp)
811037b4:	e17fff15 	stw	r5,-4(fp)
	alt_u32 value;

	value = *(address + offset);
811037b8:	e0bfff17 	ldw	r2,-4(fp)
811037bc:	1085883a 	add	r2,r2,r2
811037c0:	1085883a 	add	r2,r2,r2
811037c4:	1007883a 	mov	r3,r2
811037c8:	e0bffe17 	ldw	r2,-8(fp)
811037cc:	10c5883a 	add	r2,r2,r3
811037d0:	10800017 	ldw	r2,0(r2)
811037d4:	e0bffd15 	stw	r2,-12(fp)
	return value;
811037d8:	e0bffd17 	ldw	r2,-12(fp)
}
811037dc:	e037883a 	mov	sp,fp
811037e0:	df000017 	ldw	fp,0(sp)
811037e4:	dec00104 	addi	sp,sp,4
811037e8:	f800283a 	ret

811037ec <v_spi_start>:
#define SPI_CS_N(x) IOWR_ALTERA_AVALON_PIO_DATA(RTCC_CS_N_BASE,x)
#define SPI_SDI(x)    IOWR_ALTERA_AVALON_PIO_DATA(RTCC_SDI_BASE,x)
#define SPI_SDO       (IORD_ALTERA_AVALON_PIO_DATA(RTCC_SDO_BASE) & 0x01)
#define SPI_DELAY     usleep(150)  // based on 50MHZ of CPU clock

void v_spi_start(void){
811037ec:	defffe04 	addi	sp,sp,-8
811037f0:	dfc00115 	stw	ra,4(sp)
811037f4:	df000015 	stw	fp,0(sp)
811037f8:	d839883a 	mov	fp,sp
    //Pull CS_n Low to start communication
    SPI_SCK(0);
811037fc:	0007883a 	mov	r3,zero
81103800:	00a00034 	movhi	r2,32768
81103804:	10823004 	addi	r2,r2,2240
81103808:	10c00035 	stwio	r3,0(r2)
    SPI_CS_N(0);
8110380c:	0007883a 	mov	r3,zero
81103810:	00a00034 	movhi	r2,32768
81103814:	10822c04 	addi	r2,r2,2224
81103818:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
8110381c:	01002584 	movi	r4,150
81103820:	11191fc0 	call	811191fc <usleep>
}
81103824:	0001883a 	nop
81103828:	e037883a 	mov	sp,fp
8110382c:	dfc00117 	ldw	ra,4(sp)
81103830:	df000017 	ldw	fp,0(sp)
81103834:	dec00204 	addi	sp,sp,8
81103838:	f800283a 	ret

8110383c <v_spi_send_byte>:

void v_spi_send_byte(alt_u8 uc_data){
8110383c:	defffc04 	addi	sp,sp,-16
81103840:	dfc00315 	stw	ra,12(sp)
81103844:	df000215 	stw	fp,8(sp)
81103848:	df000204 	addi	fp,sp,8
8110384c:	2005883a 	mov	r2,r4
81103850:	e0bfff05 	stb	r2,-4(fp)

    alt_u8 i = 0;
81103854:	e03ffe05 	stb	zero,-8(fp)
    alt_u8 uc_data_mask = 0x80;
81103858:	00bfe004 	movi	r2,-128
8110385c:	e0bffe45 	stb	r2,-7(fp)

    for(i=0;i<8;i++)
81103860:	e03ffe05 	stb	zero,-8(fp)
81103864:	00001b06 	br	811038d4 <v_spi_send_byte+0x98>
    {
        SPI_SDI((uc_data & uc_data_mask)?1:0);
81103868:	e0ffff03 	ldbu	r3,-4(fp)
8110386c:	e0bffe43 	ldbu	r2,-7(fp)
81103870:	1884703a 	and	r2,r3,r2
81103874:	10803fcc 	andi	r2,r2,255
81103878:	1004c03a 	cmpne	r2,r2,zero
8110387c:	10c03fcc 	andi	r3,r2,255
81103880:	00a00034 	movhi	r2,32768
81103884:	10823404 	addi	r2,r2,2256
81103888:	10c00035 	stwio	r3,0(r2)
        uc_data_mask >>= 1;
8110388c:	e0bffe43 	ldbu	r2,-7(fp)
81103890:	1004d07a 	srli	r2,r2,1
81103894:	e0bffe45 	stb	r2,-7(fp)

        SPI_SCK(1);//sck=1; // clock high
81103898:	00c00044 	movi	r3,1
8110389c:	00a00034 	movhi	r2,32768
811038a0:	10823004 	addi	r2,r2,2240
811038a4:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
811038a8:	01002584 	movi	r4,150
811038ac:	11191fc0 	call	811191fc <usleep>
        SPI_SCK(0);//sck=0; // clock low
811038b0:	0007883a 	mov	r3,zero
811038b4:	00a00034 	movhi	r2,32768
811038b8:	10823004 	addi	r2,r2,2240
811038bc:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
811038c0:	01002584 	movi	r4,150
811038c4:	11191fc0 	call	811191fc <usleep>
void v_spi_send_byte(alt_u8 uc_data){

    alt_u8 i = 0;
    alt_u8 uc_data_mask = 0x80;

    for(i=0;i<8;i++)
811038c8:	e0bffe03 	ldbu	r2,-8(fp)
811038cc:	10800044 	addi	r2,r2,1
811038d0:	e0bffe05 	stb	r2,-8(fp)
811038d4:	e0bffe03 	ldbu	r2,-8(fp)
811038d8:	10800230 	cmpltui	r2,r2,8
811038dc:	103fe21e 	bne	r2,zero,81103868 <__reset+0xfb0e3868>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }

}
811038e0:	0001883a 	nop
811038e4:	e037883a 	mov	sp,fp
811038e8:	dfc00117 	ldw	ra,4(sp)
811038ec:	df000017 	ldw	fp,0(sp)
811038f0:	dec00204 	addi	sp,sp,8
811038f4:	f800283a 	ret

811038f8 <uc_spi_get_byte>:

alt_u8 uc_spi_get_byte(void){
811038f8:	defffd04 	addi	sp,sp,-12
811038fc:	dfc00215 	stw	ra,8(sp)
81103900:	df000115 	stw	fp,4(sp)
81103904:	df000104 	addi	fp,sp,4

    alt_u8 i = 0;
81103908:	e03fff05 	stb	zero,-4(fp)
    alt_u8 uc_data = 0;
8110390c:	e03fff45 	stb	zero,-3(fp)

    for(i=0;i<8;i++) // read byte
81103910:	e03fff05 	stb	zero,-4(fp)
81103914:	00001a06 	br	81103980 <uc_spi_get_byte+0x88>
    {
        uc_data <<= 1;
81103918:	e0bfff43 	ldbu	r2,-3(fp)
8110391c:	1085883a 	add	r2,r2,r2
81103920:	e0bfff45 	stb	r2,-3(fp)
        uc_data |= SPI_SDO;
81103924:	00a00034 	movhi	r2,32768
81103928:	10823804 	addi	r2,r2,2272
8110392c:	10800037 	ldwio	r2,0(r2)
81103930:	1080004c 	andi	r2,r2,1
81103934:	1007883a 	mov	r3,r2
81103938:	e0bfff43 	ldbu	r2,-3(fp)
8110393c:	1884b03a 	or	r2,r3,r2
81103940:	e0bfff45 	stb	r2,-3(fp)

        SPI_SCK(1);//sck=1; // clock high
81103944:	00c00044 	movi	r3,1
81103948:	00a00034 	movhi	r2,32768
8110394c:	10823004 	addi	r2,r2,2240
81103950:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
81103954:	01002584 	movi	r4,150
81103958:	11191fc0 	call	811191fc <usleep>
        SPI_SCK(0);//sck=0; // clock low
8110395c:	0007883a 	mov	r3,zero
81103960:	00a00034 	movhi	r2,32768
81103964:	10823004 	addi	r2,r2,2240
81103968:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
8110396c:	01002584 	movi	r4,150
81103970:	11191fc0 	call	811191fc <usleep>
alt_u8 uc_spi_get_byte(void){

    alt_u8 i = 0;
    alt_u8 uc_data = 0;

    for(i=0;i<8;i++) // read byte
81103974:	e0bfff03 	ldbu	r2,-4(fp)
81103978:	10800044 	addi	r2,r2,1
8110397c:	e0bfff05 	stb	r2,-4(fp)
81103980:	e0bfff03 	ldbu	r2,-4(fp)
81103984:	10800230 	cmpltui	r2,r2,8
81103988:	103fe31e 	bne	r2,zero,81103918 <__reset+0xfb0e3918>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }

    return uc_data;
8110398c:	e0bfff43 	ldbu	r2,-3(fp)
}
81103990:	e037883a 	mov	sp,fp
81103994:	dfc00117 	ldw	ra,4(sp)
81103998:	df000017 	ldw	fp,0(sp)
8110399c:	dec00204 	addi	sp,sp,8
811039a0:	f800283a 	ret

811039a4 <v_spi_end>:

void v_spi_end(void){
811039a4:	defffe04 	addi	sp,sp,-8
811039a8:	dfc00115 	stw	ra,4(sp)
811039ac:	df000015 	stw	fp,0(sp)
811039b0:	d839883a 	mov	fp,sp
    //Set CS_n to end communication
    SPI_SCK(0);
811039b4:	0007883a 	mov	r3,zero
811039b8:	00a00034 	movhi	r2,32768
811039bc:	10823004 	addi	r2,r2,2240
811039c0:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
811039c4:	01002584 	movi	r4,150
811039c8:	11191fc0 	call	811191fc <usleep>
    SPI_CS_N(1);
811039cc:	00c00044 	movi	r3,1
811039d0:	00a00034 	movhi	r2,32768
811039d4:	10822c04 	addi	r2,r2,2224
811039d8:	10c00035 	stwio	r3,0(r2)
}
811039dc:	0001883a 	nop
811039e0:	e037883a 	mov	sp,fp
811039e4:	dfc00117 	ldw	ra,4(sp)
811039e8:	df000017 	ldw	fp,0(sp)
811039ec:	dec00204 	addi	sp,sp,8
811039f0:	f800283a 	ret

811039f4 <RTCC_SPI_R_MAC>:

// Note. SCK: typical 19.2KHZ (53 ms)
bool RTCC_SPI_R_MAC(alt_u8 uc_EUI48_array[6])
{
811039f4:	defff404 	addi	sp,sp,-48
811039f8:	dfc00b15 	stw	ra,44(sp)
811039fc:	df000a15 	stw	fp,40(sp)
81103a00:	df000a04 	addi	fp,sp,40
81103a04:	e13fff15 	stw	r4,-4(fp)
    bool bSuccess = FALSE;
81103a08:	e03ff915 	stw	zero,-28(fp)

    alt_u8 uc_EUI48_B0 = 0;
81103a0c:	e03ffa05 	stb	zero,-24(fp)
    alt_u8 uc_EUI48_B1 = 0;
81103a10:	e03ffa45 	stb	zero,-23(fp)
    alt_u8 uc_EUI48_B2 = 0;
81103a14:	e03ffa85 	stb	zero,-22(fp)
    alt_u8 uc_EUI48_B3 = 0;
81103a18:	e03ffac5 	stb	zero,-21(fp)
    alt_u8 uc_EUI48_B4 = 0;
81103a1c:	e03ffb05 	stb	zero,-20(fp)
    alt_u8 uc_EUI48_B5 = 0;
81103a20:	e03ffb45 	stb	zero,-19(fp)

    alt_u8 uc_sdi_mask;

    const alt_u8 uc_EUI48_B0_addr = 0x02;
81103a24:	00800084 	movi	r2,2
81103a28:	e0bffb85 	stb	r2,-18(fp)
    const alt_u8 uc_EUI48_B1_addr = 0x03;
81103a2c:	008000c4 	movi	r2,3
81103a30:	e0bffbc5 	stb	r2,-17(fp)
    const alt_u8 uc_EUI48_B2_addr = 0x04;
81103a34:	00800104 	movi	r2,4
81103a38:	e0bffc05 	stb	r2,-16(fp)
    const alt_u8 uc_EUI48_B3_addr = 0x05;
81103a3c:	00800144 	movi	r2,5
81103a40:	e0bffc45 	stb	r2,-15(fp)
    const alt_u8 uc_EUI48_B4_addr = 0x06;
81103a44:	00800184 	movi	r2,6
81103a48:	e0bffc85 	stb	r2,-14(fp)
    const alt_u8 uc_EUI48_B5_addr = 0x07;
81103a4c:	008001c4 	movi	r2,7
81103a50:	e0bffcc5 	stb	r2,-13(fp)

    const alt_u8 uc_IDREAD_cmd = 0x33;
81103a54:	00800cc4 	movi	r2,51
81103a58:	e0bffd05 	stb	r2,-12(fp)

    int i = 0;
81103a5c:	e03ffe15 	stw	zero,-8(fp)
    
    // Start Communication
    v_spi_start();
81103a60:	11037ec0 	call	811037ec <v_spi_start>

    //Send IDREAD (0011 0011)
    v_spi_send_byte(uc_IDREAD_cmd);
81103a64:	e0bffd03 	ldbu	r2,-12(fp)
81103a68:	1009883a 	mov	r4,r2
81103a6c:	110383c0 	call	8110383c <v_spi_send_byte>

    //Send Address (0x02 - 0x07)
    v_spi_send_byte(uc_EUI48_B0_addr);
81103a70:	e0bffb83 	ldbu	r2,-18(fp)
81103a74:	1009883a 	mov	r4,r2
81103a78:	110383c0 	call	8110383c <v_spi_send_byte>

    //Read MAC (EUI-48, 6 bytes)
    uc_EUI48_B0 = uc_spi_get_byte();
81103a7c:	11038f80 	call	811038f8 <uc_spi_get_byte>
81103a80:	e0bffa05 	stb	r2,-24(fp)
    uc_EUI48_B1 = uc_spi_get_byte();
81103a84:	11038f80 	call	811038f8 <uc_spi_get_byte>
81103a88:	e0bffa45 	stb	r2,-23(fp)
    uc_EUI48_B2 = uc_spi_get_byte();
81103a8c:	11038f80 	call	811038f8 <uc_spi_get_byte>
81103a90:	e0bffa85 	stb	r2,-22(fp)
    uc_EUI48_B3 = uc_spi_get_byte();
81103a94:	11038f80 	call	811038f8 <uc_spi_get_byte>
81103a98:	e0bffac5 	stb	r2,-21(fp)
    uc_EUI48_B4 = uc_spi_get_byte();
81103a9c:	11038f80 	call	811038f8 <uc_spi_get_byte>
81103aa0:	e0bffb05 	stb	r2,-20(fp)
    uc_EUI48_B5 = uc_spi_get_byte();
81103aa4:	11038f80 	call	811038f8 <uc_spi_get_byte>
81103aa8:	e0bffb45 	stb	r2,-19(fp)

    // End communication
    v_spi_end();
81103aac:	11039a40 	call	811039a4 <v_spi_end>

    bSuccess = TRUE;
81103ab0:	00800044 	movi	r2,1
81103ab4:	e0bff915 	stw	r2,-28(fp)
    
    uc_EUI48_array[0] = uc_EUI48_B0;
81103ab8:	e0bfff17 	ldw	r2,-4(fp)
81103abc:	e0fffa03 	ldbu	r3,-24(fp)
81103ac0:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[1] = uc_EUI48_B1;
81103ac4:	e0bfff17 	ldw	r2,-4(fp)
81103ac8:	10800044 	addi	r2,r2,1
81103acc:	e0fffa43 	ldbu	r3,-23(fp)
81103ad0:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[2] = uc_EUI48_B2;
81103ad4:	e0bfff17 	ldw	r2,-4(fp)
81103ad8:	10800084 	addi	r2,r2,2
81103adc:	e0fffa83 	ldbu	r3,-22(fp)
81103ae0:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[3] = uc_EUI48_B3;
81103ae4:	e0bfff17 	ldw	r2,-4(fp)
81103ae8:	108000c4 	addi	r2,r2,3
81103aec:	e0fffac3 	ldbu	r3,-21(fp)
81103af0:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[4] = uc_EUI48_B4;
81103af4:	e0bfff17 	ldw	r2,-4(fp)
81103af8:	10800104 	addi	r2,r2,4
81103afc:	e0fffb03 	ldbu	r3,-20(fp)
81103b00:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[5] = uc_EUI48_B5;
81103b04:	e0bfff17 	ldw	r2,-4(fp)
81103b08:	10800144 	addi	r2,r2,5
81103b0c:	e0fffb43 	ldbu	r3,-19(fp)
81103b10:	10c00005 	stb	r3,0(r2)

    printf("RTCC EUI-48 MAC Address: 0x%02x:%02x:%02x:%02x:%02x:%02x \n", uc_EUI48_B0, uc_EUI48_B1, uc_EUI48_B2, uc_EUI48_B3, uc_EUI48_B4, uc_EUI48_B5);
81103b14:	e17ffa03 	ldbu	r5,-24(fp)
81103b18:	e1bffa43 	ldbu	r6,-23(fp)
81103b1c:	e1fffa83 	ldbu	r7,-22(fp)
81103b20:	e0bffac3 	ldbu	r2,-21(fp)
81103b24:	e0fffb03 	ldbu	r3,-20(fp)
81103b28:	e13ffb43 	ldbu	r4,-19(fp)
81103b2c:	d9000215 	stw	r4,8(sp)
81103b30:	d8c00115 	stw	r3,4(sp)
81103b34:	d8800015 	stw	r2,0(sp)
81103b38:	012044b4 	movhi	r4,33042
81103b3c:	21361c04 	addi	r4,r4,-10128
81103b40:	110bfd80 	call	8110bfd8 <printf>

    return bSuccess;
81103b44:	e0bff917 	ldw	r2,-28(fp)
}
81103b48:	e037883a 	mov	sp,fp
81103b4c:	dfc00117 	ldw	ra,4(sp)
81103b50:	df000017 	ldw	fp,0(sp)
81103b54:	dec00204 	addi	sp,sp,8
81103b58:	f800283a 	ret

81103b5c <SSDP_CONFIG>:
 *
 * @retval TRUE : Sucesso
 * @retval FALSE : Configuração não especificada
 *
 */
bool SSDP_CONFIG(alt_u8 SsdpConfig){
81103b5c:	defffd04 	addi	sp,sp,-12
81103b60:	df000215 	stw	fp,8(sp)
81103b64:	df000204 	addi	fp,sp,8
81103b68:	2005883a 	mov	r2,r4
81103b6c:	e0bfff05 	stb	r2,-4(fp)

    switch(SsdpConfig){
81103b70:	e0bfff03 	ldbu	r2,-4(fp)
81103b74:	10c00168 	cmpgeui	r3,r2,5
81103b78:	18001c1e 	bne	r3,zero,81103bec <SSDP_CONFIG+0x90>
81103b7c:	100690ba 	slli	r3,r2,2
81103b80:	00a04434 	movhi	r2,33040
81103b84:	108ee504 	addi	r2,r2,15252
81103b88:	1885883a 	add	r2,r3,r2
81103b8c:	10800017 	ldw	r2,0(r2)
81103b90:	1000683a 	jmp	r2
81103b94:	81103ba8 	cmpgeui	r4,r16,16622
81103b98:	81103bb4 	orhi	r4,r16,16622
81103b9c:	81103bc0 	call	881103bc <__reset+0x20f03bc>
81103ba0:	81103bd4 	ori	r4,r16,16623
81103ba4:	81103be4 	muli	r4,r16,16623
	    case SSDP_NORMAL_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_UNLOCK_MASK);
81103ba8:	00800cc4 	movi	r2,51
81103bac:	d0a02a45 	stb	r2,-32599(gp)
	    break;
81103bb0:	00001006 	br	81103bf4 <SSDP_CONFIG+0x98>
		
	    case SSDP_TEST_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_TEST_MASK);
81103bb4:	00801544 	movi	r2,85
81103bb8:	d0a02a45 	stb	r2,-32599(gp)
	    break;
81103bbc:	00000d06 	br	81103bf4 <SSDP_CONFIG+0x98>
		
	    case SSDP_LOCK:
	        SspdConfigControl &= (~SSDP_UNLOCK_MASK);
81103bc0:	d0e02a43 	ldbu	r3,-32599(gp)
81103bc4:	00bff744 	movi	r2,-35
81103bc8:	1884703a 	and	r2,r3,r2
81103bcc:	d0a02a45 	stb	r2,-32599(gp)
	    break;
81103bd0:	00000806 	br	81103bf4 <SSDP_CONFIG+0x98>
		
	    case SSDP_UNLOCK:
	        SspdConfigControl |= SSDP_UNLOCK_MASK;
81103bd4:	d0a02a43 	ldbu	r2,-32599(gp)
81103bd8:	10800894 	ori	r2,r2,34
81103bdc:	d0a02a45 	stb	r2,-32599(gp)
	    break;
81103be0:	00000406 	br	81103bf4 <SSDP_CONFIG+0x98>
		
	    case SSDP_OFF:
	        SspdConfigControl = SSDP_OFF_MASK;
81103be4:	d0202a45 	stb	zero,-32599(gp)
	    break;
81103be8:	00000206 	br	81103bf4 <SSDP_CONFIG+0x98>
		
		default:
		    return FALSE;
81103bec:	0005883a 	mov	r2,zero
81103bf0:	00000806 	br	81103c14 <SSDP_CONFIG+0xb8>
	}

	alt_u32 *pSsdpAddr = SSDP_BASE;
81103bf4:	00a00034 	movhi	r2,32768
81103bf8:	10828404 	addi	r2,r2,2576
81103bfc:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_CONTROL_REG_OFFSET) = (alt_u32) SspdConfigControl;
81103c00:	d0a02a43 	ldbu	r2,-32599(gp)
81103c04:	10c03fcc 	andi	r3,r2,255
81103c08:	e0bffe17 	ldw	r2,-8(fp)
81103c0c:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
81103c10:	00800044 	movi	r2,1
}
81103c14:	e037883a 	mov	sp,fp
81103c18:	df000017 	ldw	fp,0(sp)
81103c1c:	dec00104 	addi	sp,sp,4
81103c20:	f800283a 	ret

81103c24 <SSDP_UPDATE>:
 * @param [in] SsdpData Dado a ser colocado no display de sete segmentos, do tipo unsigned char (alt_u8)
 *
 * @retval TRUE : Sucesso
 *
 */
bool SSDP_UPDATE(alt_u8 SsdpData){
81103c24:	defffd04 	addi	sp,sp,-12
81103c28:	df000215 	stw	fp,8(sp)
81103c2c:	df000204 	addi	fp,sp,8
81103c30:	2005883a 	mov	r2,r4
81103c34:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 *pSsdpAddr = SSDP_BASE;
81103c38:	00a00034 	movhi	r2,32768
81103c3c:	10828404 	addi	r2,r2,2576
81103c40:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_DATA_REG_OFFSET) = (alt_u32) SsdpData;
81103c44:	e0bffe17 	ldw	r2,-8(fp)
81103c48:	10800104 	addi	r2,r2,4
81103c4c:	e0ffff03 	ldbu	r3,-4(fp)
81103c50:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
81103c54:	00800044 	movi	r2,1
}
81103c58:	e037883a 	mov	sp,fp
81103c5c:	df000017 	ldw	fp,0(sp)
81103c60:	dec00104 	addi	sp,sp,4
81103c64:	f800283a 	ret

81103c68 <SPWC_WRITE_REG32>:
	alt_u32 ul_spwc_g_interface_control_status_register_value      = 0x00000000;
	alt_u32 ul_spwc_g_spacewire_link_control_status_register_value = 0x00000400;
	alt_u32 ul_spwc_h_interface_control_status_register_value      = 0x00000000;
	alt_u32 ul_spwc_h_spacewire_link_control_status_register_value = 0x00000400;

	void SPWC_WRITE_REG32(char c_SpwID, alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue){
81103c68:	defffb04 	addi	sp,sp,-20
81103c6c:	df000415 	stw	fp,16(sp)
81103c70:	df000404 	addi	fp,sp,16
81103c74:	2007883a 	mov	r3,r4
81103c78:	2805883a 	mov	r2,r5
81103c7c:	e1bfff15 	stw	r6,-4(fp)
81103c80:	e0fffd05 	stb	r3,-12(fp)
81103c84:	e0bffe05 	stb	r2,-8(fp)
		alt_u32 *pSpwcAddr = (alt_u32 *)SPWC_A_BASE;
81103c88:	e03ffc15 	stw	zero,-16(fp)
		switch (c_SpwID) {
81103c8c:	e0bffd07 	ldb	r2,-12(fp)
81103c90:	10bfefc4 	addi	r2,r2,-65
81103c94:	10c00228 	cmpgeui	r3,r2,8
81103c98:	18001e1e 	bne	r3,zero,81103d14 <SPWC_WRITE_REG32+0xac>
81103c9c:	100690ba 	slli	r3,r2,2
81103ca0:	00a04434 	movhi	r2,33040
81103ca4:	108f2d04 	addi	r2,r2,15540
81103ca8:	1885883a 	add	r2,r3,r2
81103cac:	10800017 	ldw	r2,0(r2)
81103cb0:	1000683a 	jmp	r2
81103cb4:	81103cd4 	ori	r4,r16,16627
81103cb8:	81103cdc 	xori	r4,r16,16627
81103cbc:	81103ce4 	muli	r4,r16,16627
81103cc0:	81103cec 	andhi	r4,r16,16627
81103cc4:	81103cf4 	orhi	r4,r16,16627
81103cc8:	81103cfc 	xorhi	r4,r16,16627
81103ccc:	81103d04 	addi	r4,r16,16628
81103cd0:	81103d0c 	andi	r4,r16,16628
			case 'A':
				pSpwcAddr = (alt_u32 *)SPWC_A_BASE;
81103cd4:	e03ffc15 	stw	zero,-16(fp)
			break;
81103cd8:	00000e06 	br	81103d14 <SPWC_WRITE_REG32+0xac>
			case 'B':
				pSpwcAddr = (alt_u32 *)SPWC_B_BASE;
81103cdc:	e03ffc15 	stw	zero,-16(fp)
			break;
81103ce0:	00000c06 	br	81103d14 <SPWC_WRITE_REG32+0xac>
			case 'C':
				pSpwcAddr = (alt_u32 *)SPWC_C_BASE;
81103ce4:	e03ffc15 	stw	zero,-16(fp)
			break;
81103ce8:	00000a06 	br	81103d14 <SPWC_WRITE_REG32+0xac>
			case 'D':
				pSpwcAddr = (alt_u32 *)SPWC_D_BASE;
81103cec:	e03ffc15 	stw	zero,-16(fp)
			break;
81103cf0:	00000806 	br	81103d14 <SPWC_WRITE_REG32+0xac>
			case 'E':
				pSpwcAddr = (alt_u32 *)SPWC_E_BASE;
81103cf4:	e03ffc15 	stw	zero,-16(fp)
			break;
81103cf8:	00000606 	br	81103d14 <SPWC_WRITE_REG32+0xac>
			case 'F':
				pSpwcAddr = (alt_u32 *)SPWC_F_BASE;
81103cfc:	e03ffc15 	stw	zero,-16(fp)
			break;
81103d00:	00000406 	br	81103d14 <SPWC_WRITE_REG32+0xac>
			case 'G':
				pSpwcAddr = (alt_u32 *)SPWC_G_BASE;
81103d04:	e03ffc15 	stw	zero,-16(fp)
			break;
81103d08:	00000206 	br	81103d14 <SPWC_WRITE_REG32+0xac>
			case 'H':
				pSpwcAddr = (alt_u32 *)SPWC_H_BASE;
81103d0c:	e03ffc15 	stw	zero,-16(fp)
			break;
81103d10:	0001883a 	nop
		}
		*(pSpwcAddr + (alt_u32)uc_RegisterAddress) = (alt_u32) ul_RegisterValue;
81103d14:	e0bffe03 	ldbu	r2,-8(fp)
81103d18:	1085883a 	add	r2,r2,r2
81103d1c:	1085883a 	add	r2,r2,r2
81103d20:	1007883a 	mov	r3,r2
81103d24:	e0bffc17 	ldw	r2,-16(fp)
81103d28:	10c5883a 	add	r2,r2,r3
81103d2c:	e0ffff17 	ldw	r3,-4(fp)
81103d30:	10c00015 	stw	r3,0(r2)
	}
81103d34:	0001883a 	nop
81103d38:	e037883a 	mov	sp,fp
81103d3c:	df000017 	ldw	fp,0(sp)
81103d40:	dec00104 	addi	sp,sp,4
81103d44:	f800283a 	ret

81103d48 <SPWC_READ_REG32>:

	alt_u32 SPWC_READ_REG32(char c_SpwID, alt_u8 uc_RegisterAddress){
81103d48:	defffb04 	addi	sp,sp,-20
81103d4c:	df000415 	stw	fp,16(sp)
81103d50:	df000404 	addi	fp,sp,16
81103d54:	2007883a 	mov	r3,r4
81103d58:	2805883a 	mov	r2,r5
81103d5c:	e0fffe05 	stb	r3,-8(fp)
81103d60:	e0bfff05 	stb	r2,-4(fp)
		alt_u32 RegisterValue = 0;
81103d64:	e03ffd15 	stw	zero,-12(fp)
		alt_u32 *pSpwcAddr = (alt_u32 *)SPWC_A_BASE;
81103d68:	e03ffc15 	stw	zero,-16(fp)
		switch (c_SpwID) {
81103d6c:	e0bffe07 	ldb	r2,-8(fp)
81103d70:	10bfefc4 	addi	r2,r2,-65
81103d74:	10c00228 	cmpgeui	r3,r2,8
81103d78:	18001e1e 	bne	r3,zero,81103df4 <SPWC_READ_REG32+0xac>
81103d7c:	100690ba 	slli	r3,r2,2
81103d80:	00a04434 	movhi	r2,33040
81103d84:	108f6504 	addi	r2,r2,15764
81103d88:	1885883a 	add	r2,r3,r2
81103d8c:	10800017 	ldw	r2,0(r2)
81103d90:	1000683a 	jmp	r2
81103d94:	81103db4 	orhi	r4,r16,16630
81103d98:	81103dbc 	xorhi	r4,r16,16630
81103d9c:	81103dc4 	addi	r4,r16,16631
81103da0:	81103dcc 	andi	r4,r16,16631
81103da4:	81103dd4 	ori	r4,r16,16631
81103da8:	81103ddc 	xori	r4,r16,16631
81103dac:	81103de4 	muli	r4,r16,16631
81103db0:	81103dec 	andhi	r4,r16,16631
			case 'A':
				pSpwcAddr = (alt_u32 *)SPWC_A_BASE;
81103db4:	e03ffc15 	stw	zero,-16(fp)
			break;
81103db8:	00000e06 	br	81103df4 <SPWC_READ_REG32+0xac>
			case 'B':
				pSpwcAddr = (alt_u32 *)SPWC_B_BASE;
81103dbc:	e03ffc15 	stw	zero,-16(fp)
			break;
81103dc0:	00000c06 	br	81103df4 <SPWC_READ_REG32+0xac>
			case 'C':
				pSpwcAddr = (alt_u32 *)SPWC_C_BASE;
81103dc4:	e03ffc15 	stw	zero,-16(fp)
			break;
81103dc8:	00000a06 	br	81103df4 <SPWC_READ_REG32+0xac>
			case 'D':
				pSpwcAddr = (alt_u32 *)SPWC_D_BASE;
81103dcc:	e03ffc15 	stw	zero,-16(fp)
			break;
81103dd0:	00000806 	br	81103df4 <SPWC_READ_REG32+0xac>
			case 'E':
				pSpwcAddr = (alt_u32 *)SPWC_E_BASE;
81103dd4:	e03ffc15 	stw	zero,-16(fp)
			break;
81103dd8:	00000606 	br	81103df4 <SPWC_READ_REG32+0xac>
			case 'F':
				pSpwcAddr = (alt_u32 *)SPWC_F_BASE;
81103ddc:	e03ffc15 	stw	zero,-16(fp)
			break;
81103de0:	00000406 	br	81103df4 <SPWC_READ_REG32+0xac>
			case 'G':
				pSpwcAddr = (alt_u32 *)SPWC_G_BASE;
81103de4:	e03ffc15 	stw	zero,-16(fp)
			break;
81103de8:	00000206 	br	81103df4 <SPWC_READ_REG32+0xac>
			case 'H':
				pSpwcAddr = (alt_u32 *)SPWC_H_BASE;
81103dec:	e03ffc15 	stw	zero,-16(fp)
			break;
81103df0:	0001883a 	nop
		}
		RegisterValue = *(pSpwcAddr + (alt_u32)uc_RegisterAddress);
81103df4:	e0bfff03 	ldbu	r2,-4(fp)
81103df8:	1085883a 	add	r2,r2,r2
81103dfc:	1085883a 	add	r2,r2,r2
81103e00:	1007883a 	mov	r3,r2
81103e04:	e0bffc17 	ldw	r2,-16(fp)
81103e08:	10c5883a 	add	r2,r2,r3
81103e0c:	10800017 	ldw	r2,0(r2)
81103e10:	e0bffd15 	stw	r2,-12(fp)
		return RegisterValue;
81103e14:	e0bffd17 	ldw	r2,-12(fp)
	}
81103e18:	e037883a 	mov	sp,fp
81103e1c:	df000017 	ldw	fp,0(sp)
81103e20:	dec00104 	addi	sp,sp,4
81103e24:	f800283a 	ret

81103e28 <b_SpaceWire_Interface_Write_Register>:

	bool b_SpaceWire_Interface_Write_Register(char c_SpwID, alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue){
81103e28:	defffa04 	addi	sp,sp,-24
81103e2c:	dfc00515 	stw	ra,20(sp)
81103e30:	df000415 	stw	fp,16(sp)
81103e34:	df000404 	addi	fp,sp,16
81103e38:	2007883a 	mov	r3,r4
81103e3c:	2805883a 	mov	r2,r5
81103e40:	e1bfff15 	stw	r6,-4(fp)
81103e44:	e0fffd05 	stb	r3,-12(fp)
81103e48:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
81103e4c:	e03ffc15 	stw	zero,-16(fp)

		if (uc_RegisterAddress <= 0x02) {
81103e50:	e0bffe03 	ldbu	r2,-8(fp)
81103e54:	108000e8 	cmpgeui	r2,r2,3
81103e58:	1000081e 	bne	r2,zero,81103e7c <b_SpaceWire_Interface_Write_Register+0x54>
			SPWC_WRITE_REG32(c_SpwID, uc_RegisterAddress, ul_RegisterValue);
81103e5c:	e0bffd07 	ldb	r2,-12(fp)
81103e60:	e0fffe03 	ldbu	r3,-8(fp)
81103e64:	e1bfff17 	ldw	r6,-4(fp)
81103e68:	180b883a 	mov	r5,r3
81103e6c:	1009883a 	mov	r4,r2
81103e70:	1103c680 	call	81103c68 <SPWC_WRITE_REG32>
			bSuccess = TRUE;
81103e74:	00800044 	movi	r2,1
81103e78:	e0bffc15 	stw	r2,-16(fp)
		}

		return bSuccess;
81103e7c:	e0bffc17 	ldw	r2,-16(fp)
	}
81103e80:	e037883a 	mov	sp,fp
81103e84:	dfc00117 	ldw	ra,4(sp)
81103e88:	df000017 	ldw	fp,0(sp)
81103e8c:	dec00204 	addi	sp,sp,8
81103e90:	f800283a 	ret

81103e94 <ul_SpaceWire_Interface_Read_Register>:

	alt_u32 ul_SpaceWire_Interface_Read_Register(char c_SpwID, alt_u8 uc_RegisterAddress){
81103e94:	defffb04 	addi	sp,sp,-20
81103e98:	dfc00415 	stw	ra,16(sp)
81103e9c:	df000315 	stw	fp,12(sp)
81103ea0:	df000304 	addi	fp,sp,12
81103ea4:	2007883a 	mov	r3,r4
81103ea8:	2805883a 	mov	r2,r5
81103eac:	e0fffe05 	stb	r3,-8(fp)
81103eb0:	e0bfff05 	stb	r2,-4(fp)

		alt_u32 ul_RegisterValue = 0;
81103eb4:	e03ffd15 	stw	zero,-12(fp)

		if (uc_RegisterAddress <= 0x02) {
81103eb8:	e0bfff03 	ldbu	r2,-4(fp)
81103ebc:	108000e8 	cmpgeui	r2,r2,3
81103ec0:	1000061e 	bne	r2,zero,81103edc <ul_SpaceWire_Interface_Read_Register+0x48>
			ul_RegisterValue = SPWC_READ_REG32(c_SpwID, uc_RegisterAddress);
81103ec4:	e0bffe07 	ldb	r2,-8(fp)
81103ec8:	e0ffff03 	ldbu	r3,-4(fp)
81103ecc:	180b883a 	mov	r5,r3
81103ed0:	1009883a 	mov	r4,r2
81103ed4:	1103d480 	call	81103d48 <SPWC_READ_REG32>
81103ed8:	e0bffd15 	stw	r2,-12(fp)
		}

		return ul_RegisterValue;
81103edc:	e0bffd17 	ldw	r2,-12(fp)
	}
81103ee0:	e037883a 	mov	sp,fp
81103ee4:	dfc00117 	ldw	ra,4(sp)
81103ee8:	df000017 	ldw	fp,0(sp)
81103eec:	dec00204 	addi	sp,sp,8
81103ef0:	f800283a 	ret

81103ef4 <b_SpaceWire_Interface_Enable_Control>:

	bool b_SpaceWire_Interface_Enable_Control(char c_SpwID, alt_u8 uc_RegisterOperation, alt_u32 ul_EnableMask){
81103ef4:	defff804 	addi	sp,sp,-32
81103ef8:	dfc00715 	stw	ra,28(sp)
81103efc:	df000615 	stw	fp,24(sp)
81103f00:	df000604 	addi	fp,sp,24
81103f04:	2007883a 	mov	r3,r4
81103f08:	2805883a 	mov	r2,r5
81103f0c:	e1bfff15 	stw	r6,-4(fp)
81103f10:	e0fffd05 	stb	r3,-12(fp)
81103f14:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
81103f18:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_spwc_mask = SPWC_CODEC_ENABLE_CONTROL_BIT_MASK | SPWC_CODEC_RX_ENABLE_CONTROL_BIT_MASK | SPWC_CODEC_TX_ENABLE_CONTROL_BIT_MASK;
81103f1c:	0081c004 	movi	r2,1792
81103f20:	e0bffc15 	stw	r2,-16(fp)
		alt_u32 *ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81103f24:	d0a02b04 	addi	r2,gp,-32596
81103f28:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
81103f2c:	e0bffd07 	ldb	r2,-12(fp)
81103f30:	10bfefc4 	addi	r2,r2,-65
81103f34:	10c00228 	cmpgeui	r3,r2,8
81103f38:	1800361e 	bne	r3,zero,81104014 <b_SpaceWire_Interface_Enable_Control+0x120>
81103f3c:	100690ba 	slli	r3,r2,2
81103f40:	00a04434 	movhi	r2,33040
81103f44:	108fd504 	addi	r2,r2,16212
81103f48:	1885883a 	add	r2,r3,r2
81103f4c:	10800017 	ldw	r2,0(r2)
81103f50:	1000683a 	jmp	r2
81103f54:	81103f74 	orhi	r4,r16,16637
81103f58:	81103f88 	cmpgei	r4,r16,16638
81103f5c:	81103f9c 	xori	r4,r16,16638
81103f60:	81103fb0 	cmpltui	r4,r16,16638
81103f64:	81103fc4 	addi	r4,r16,16639
81103f68:	81103fd8 	cmpnei	r4,r16,16639
81103f6c:	81103fec 	andhi	r4,r16,16639
81103f70:	81104000 	call	88110400 <__reset+0x20f0400>
			case 'A':
				ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81103f74:	d0a02b04 	addi	r2,gp,-32596
81103f78:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81103f7c:	00800044 	movi	r2,1
81103f80:	e0bffa15 	stw	r2,-24(fp)
			break;
81103f84:	00002306 	br	81104014 <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'B':
				ul_spwc_interface_control_status_register_value = &ul_spwc_b_interface_control_status_register_value;
81103f88:	d0a02c04 	addi	r2,gp,-32592
81103f8c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81103f90:	00800044 	movi	r2,1
81103f94:	e0bffa15 	stw	r2,-24(fp)
			break;
81103f98:	00001e06 	br	81104014 <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'C':
				ul_spwc_interface_control_status_register_value = &ul_spwc_c_interface_control_status_register_value;
81103f9c:	d0a02d04 	addi	r2,gp,-32588
81103fa0:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81103fa4:	00800044 	movi	r2,1
81103fa8:	e0bffa15 	stw	r2,-24(fp)
			break;
81103fac:	00001906 	br	81104014 <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'D':
				ul_spwc_interface_control_status_register_value = &ul_spwc_d_interface_control_status_register_value;
81103fb0:	d0a02e04 	addi	r2,gp,-32584
81103fb4:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81103fb8:	00800044 	movi	r2,1
81103fbc:	e0bffa15 	stw	r2,-24(fp)
			break;
81103fc0:	00001406 	br	81104014 <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'E':
				ul_spwc_interface_control_status_register_value = &ul_spwc_e_interface_control_status_register_value;
81103fc4:	d0a02f04 	addi	r2,gp,-32580
81103fc8:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81103fcc:	00800044 	movi	r2,1
81103fd0:	e0bffa15 	stw	r2,-24(fp)
			break;
81103fd4:	00000f06 	br	81104014 <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'F':
				ul_spwc_interface_control_status_register_value = &ul_spwc_f_interface_control_status_register_value;
81103fd8:	d0a03004 	addi	r2,gp,-32576
81103fdc:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81103fe0:	00800044 	movi	r2,1
81103fe4:	e0bffa15 	stw	r2,-24(fp)
			break;
81103fe8:	00000a06 	br	81104014 <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'G':
				ul_spwc_interface_control_status_register_value = &ul_spwc_g_interface_control_status_register_value;
81103fec:	d0a03104 	addi	r2,gp,-32572
81103ff0:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81103ff4:	00800044 	movi	r2,1
81103ff8:	e0bffa15 	stw	r2,-24(fp)
			break;
81103ffc:	00000506 	br	81104014 <b_SpaceWire_Interface_Enable_Control+0x120>
			case 'H':
				ul_spwc_interface_control_status_register_value = &ul_spwc_h_interface_control_status_register_value;
81104000:	d0a03204 	addi	r2,gp,-32568
81104004:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104008:	00800044 	movi	r2,1
8110400c:	e0bffa15 	stw	r2,-24(fp)
			break;
81104010:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_EnableMask & ul_spwc_mask) != 0)){
81104014:	e0bffa17 	ldw	r2,-24(fp)
81104018:	10800058 	cmpnei	r2,r2,1
8110401c:	10002b1e 	bne	r2,zero,811040cc <b_SpaceWire_Interface_Enable_Control+0x1d8>
81104020:	e0ffff17 	ldw	r3,-4(fp)
81104024:	e0bffc17 	ldw	r2,-16(fp)
81104028:	1884703a 	and	r2,r3,r2
8110402c:	10002726 	beq	r2,zero,811040cc <b_SpaceWire_Interface_Enable_Control+0x1d8>
			switch (uc_RegisterOperation){
81104030:	e0bffe03 	ldbu	r2,-8(fp)
81104034:	10000326 	beq	r2,zero,81104044 <b_SpaceWire_Interface_Enable_Control+0x150>
81104038:	10800060 	cmpeqi	r2,r2,1
8110403c:	1000121e 	bne	r2,zero,81104088 <b_SpaceWire_Interface_Enable_Control+0x194>
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
					bSuccess = TRUE;
				break;

			}
		} else {
81104040:	00002306 	br	811040d0 <b_SpaceWire_Interface_Enable_Control+0x1dc>
		}
		if ((bSuccess == TRUE) && ((ul_EnableMask & ul_spwc_mask) != 0)){
			switch (uc_RegisterOperation){

				case SPWC_REG_CLEAR:
					*ul_spwc_interface_control_status_register_value &= ~ul_EnableMask;
81104044:	e0bffb17 	ldw	r2,-20(fp)
81104048:	10c00017 	ldw	r3,0(r2)
8110404c:	e0bfff17 	ldw	r2,-4(fp)
81104050:	0084303a 	nor	r2,zero,r2
81104054:	1886703a 	and	r3,r3,r2
81104058:	e0bffb17 	ldw	r2,-20(fp)
8110405c:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
81104060:	e0fffd07 	ldb	r3,-12(fp)
81104064:	e0bffb17 	ldw	r2,-20(fp)
81104068:	10800017 	ldw	r2,0(r2)
8110406c:	100d883a 	mov	r6,r2
81104070:	000b883a 	mov	r5,zero
81104074:	1809883a 	mov	r4,r3
81104078:	1103c680 	call	81103c68 <SPWC_WRITE_REG32>
					bSuccess = TRUE;
8110407c:	00800044 	movi	r2,1
81104080:	e0bffa15 	stw	r2,-24(fp)
				break;
81104084:	00001006 	br	811040c8 <b_SpaceWire_Interface_Enable_Control+0x1d4>

				case SPWC_REG_SET:
					*ul_spwc_interface_control_status_register_value |= ul_EnableMask;
81104088:	e0bffb17 	ldw	r2,-20(fp)
8110408c:	10c00017 	ldw	r3,0(r2)
81104090:	e0bfff17 	ldw	r2,-4(fp)
81104094:	1886b03a 	or	r3,r3,r2
81104098:	e0bffb17 	ldw	r2,-20(fp)
8110409c:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
811040a0:	e0fffd07 	ldb	r3,-12(fp)
811040a4:	e0bffb17 	ldw	r2,-20(fp)
811040a8:	10800017 	ldw	r2,0(r2)
811040ac:	100d883a 	mov	r6,r2
811040b0:	000b883a 	mov	r5,zero
811040b4:	1809883a 	mov	r4,r3
811040b8:	1103c680 	call	81103c68 <SPWC_WRITE_REG32>
					bSuccess = TRUE;
811040bc:	00800044 	movi	r2,1
811040c0:	e0bffa15 	stw	r2,-24(fp)
				break;
811040c4:	0001883a 	nop

			}
		} else {
811040c8:	00000106 	br	811040d0 <b_SpaceWire_Interface_Enable_Control+0x1dc>
			bSuccess = FALSE;
811040cc:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
811040d0:	e0bffa17 	ldw	r2,-24(fp)
	}
811040d4:	e037883a 	mov	sp,fp
811040d8:	dfc00117 	ldw	ra,4(sp)
811040dc:	df000017 	ldw	fp,0(sp)
811040e0:	dec00204 	addi	sp,sp,8
811040e4:	f800283a 	ret

811040e8 <b_SpaceWire_Interface_Mode_Control>:

	bool b_SpaceWire_Interface_Mode_Control(char c_SpwID, alt_u8 uc_InterfaceMode){
811040e8:	defffa04 	addi	sp,sp,-24
811040ec:	dfc00515 	stw	ra,20(sp)
811040f0:	df000415 	stw	fp,16(sp)
811040f4:	df000404 	addi	fp,sp,16
811040f8:	2007883a 	mov	r3,r4
811040fc:	2805883a 	mov	r2,r5
81104100:	e0fffe05 	stb	r3,-8(fp)
81104104:	e0bfff05 	stb	r2,-4(fp)
		bool bSuccess = FALSE;
81104108:	e03ffc15 	stw	zero,-16(fp)

		alt_u32 *ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
8110410c:	d0a02b04 	addi	r2,gp,-32596
81104110:	e0bffd15 	stw	r2,-12(fp)
		switch (c_SpwID) {
81104114:	e0bffe07 	ldb	r2,-8(fp)
81104118:	10bfefc4 	addi	r2,r2,-65
8110411c:	10c00228 	cmpgeui	r3,r2,8
81104120:	1800361e 	bne	r3,zero,811041fc <b_SpaceWire_Interface_Mode_Control+0x114>
81104124:	100690ba 	slli	r3,r2,2
81104128:	00a04434 	movhi	r2,33040
8110412c:	10904f04 	addi	r2,r2,16700
81104130:	1885883a 	add	r2,r3,r2
81104134:	10800017 	ldw	r2,0(r2)
81104138:	1000683a 	jmp	r2
8110413c:	8110415c 	xori	r4,r16,16645
81104140:	81104170 	cmpltui	r4,r16,16645
81104144:	81104184 	addi	r4,r16,16646
81104148:	81104198 	cmpnei	r4,r16,16646
8110414c:	811041ac 	andhi	r4,r16,16646
81104150:	811041c0 	call	8811041c <__reset+0x20f041c>
81104154:	811041d4 	ori	r4,r16,16647
81104158:	811041e8 	cmpgeui	r4,r16,16647
			case 'A':
				ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
8110415c:	d0a02b04 	addi	r2,gp,-32596
81104160:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
81104164:	00800044 	movi	r2,1
81104168:	e0bffc15 	stw	r2,-16(fp)
			break;
8110416c:	00002306 	br	811041fc <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'B':
				ul_spwc_interface_control_status_register_value = &ul_spwc_b_interface_control_status_register_value;
81104170:	d0a02c04 	addi	r2,gp,-32592
81104174:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
81104178:	00800044 	movi	r2,1
8110417c:	e0bffc15 	stw	r2,-16(fp)
			break;
81104180:	00001e06 	br	811041fc <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'C':
				ul_spwc_interface_control_status_register_value = &ul_spwc_c_interface_control_status_register_value;
81104184:	d0a02d04 	addi	r2,gp,-32588
81104188:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
8110418c:	00800044 	movi	r2,1
81104190:	e0bffc15 	stw	r2,-16(fp)
			break;
81104194:	00001906 	br	811041fc <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'D':
				ul_spwc_interface_control_status_register_value = &ul_spwc_d_interface_control_status_register_value;
81104198:	d0a02e04 	addi	r2,gp,-32584
8110419c:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
811041a0:	00800044 	movi	r2,1
811041a4:	e0bffc15 	stw	r2,-16(fp)
			break;
811041a8:	00001406 	br	811041fc <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'E':
				ul_spwc_interface_control_status_register_value = &ul_spwc_e_interface_control_status_register_value;
811041ac:	d0a02f04 	addi	r2,gp,-32580
811041b0:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
811041b4:	00800044 	movi	r2,1
811041b8:	e0bffc15 	stw	r2,-16(fp)
			break;
811041bc:	00000f06 	br	811041fc <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'F':
				ul_spwc_interface_control_status_register_value = &ul_spwc_f_interface_control_status_register_value;
811041c0:	d0a03004 	addi	r2,gp,-32576
811041c4:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
811041c8:	00800044 	movi	r2,1
811041cc:	e0bffc15 	stw	r2,-16(fp)
			break;
811041d0:	00000a06 	br	811041fc <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'G':
				ul_spwc_interface_control_status_register_value = &ul_spwc_g_interface_control_status_register_value;
811041d4:	d0a03104 	addi	r2,gp,-32572
811041d8:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
811041dc:	00800044 	movi	r2,1
811041e0:	e0bffc15 	stw	r2,-16(fp)
			break;
811041e4:	00000506 	br	811041fc <b_SpaceWire_Interface_Mode_Control+0x114>
			case 'H':
				ul_spwc_interface_control_status_register_value = &ul_spwc_h_interface_control_status_register_value;
811041e8:	d0a03204 	addi	r2,gp,-32568
811041ec:	e0bffd15 	stw	r2,-12(fp)
				bSuccess = TRUE;
811041f0:	00800044 	movi	r2,1
811041f4:	e0bffc15 	stw	r2,-16(fp)
			break;
811041f8:	0001883a 	nop
		}
		if (bSuccess == TRUE){
811041fc:	e0bffc17 	ldw	r2,-16(fp)
81104200:	10800058 	cmpnei	r2,r2,1
81104204:	10007b1e 	bne	r2,zero,811043f4 <b_SpaceWire_Interface_Mode_Control+0x30c>
			switch (uc_InterfaceMode){
81104208:	e0bfff03 	ldbu	r2,-4(fp)
8110420c:	10c00060 	cmpeqi	r3,r2,1
81104210:	1800241e 	bne	r3,zero,811042a4 <b_SpaceWire_Interface_Mode_Control+0x1bc>
81104214:	10c00088 	cmpgei	r3,r2,2
81104218:	1800021e 	bne	r3,zero,81104224 <b_SpaceWire_Interface_Mode_Control+0x13c>
8110421c:	10000626 	beq	r2,zero,81104238 <b_SpaceWire_Interface_Mode_Control+0x150>
81104220:	00007206 	br	811043ec <b_SpaceWire_Interface_Mode_Control+0x304>
81104224:	10c000a0 	cmpeqi	r3,r2,2
81104228:	1800391e 	bne	r3,zero,81104310 <b_SpaceWire_Interface_Mode_Control+0x228>
8110422c:	108000e0 	cmpeqi	r2,r2,3
81104230:	1000521e 	bne	r2,zero,8110437c <b_SpaceWire_Interface_Mode_Control+0x294>
81104234:	00006d06 	br	811043ec <b_SpaceWire_Interface_Mode_Control+0x304>

				case SPWC_INTERFACE_BACKDOOR_MODE:
					*ul_spwc_interface_control_status_register_value |= (alt_u32)SPWC_BACKDOOR_MODE_CONTROL_BIT_MASK;
81104238:	e0bffd17 	ldw	r2,-12(fp)
8110423c:	10800017 	ldw	r2,0(r2)
81104240:	10c40014 	ori	r3,r2,4096
81104244:	e0bffd17 	ldw	r2,-12(fp)
81104248:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_EXTERNAL_LOOPBACK_MODE_CONTROL_BIT_MASK);
8110424c:	e0bffd17 	ldw	r2,-12(fp)
81104250:	10c00017 	ldw	r3,0(r2)
81104254:	00bdffc4 	movi	r2,-2049
81104258:	1886703a 	and	r3,r3,r2
8110425c:	e0bffd17 	ldw	r2,-12(fp)
81104260:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_LOOPBACK_MODE_CONTROL_BIT_MASK);
81104264:	e0bffd17 	ldw	r2,-12(fp)
81104268:	10c00017 	ldw	r3,0(r2)
8110426c:	00bfdfc4 	movi	r2,-129
81104270:	1886703a 	and	r3,r3,r2
81104274:	e0bffd17 	ldw	r2,-12(fp)
81104278:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
8110427c:	e0fffe07 	ldb	r3,-8(fp)
81104280:	e0bffd17 	ldw	r2,-12(fp)
81104284:	10800017 	ldw	r2,0(r2)
81104288:	100d883a 	mov	r6,r2
8110428c:	000b883a 	mov	r5,zero
81104290:	1809883a 	mov	r4,r3
81104294:	1103c680 	call	81103c68 <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81104298:	00800044 	movi	r2,1
8110429c:	e0bffc15 	stw	r2,-16(fp)
				break;
811042a0:	00005506 	br	811043f8 <b_SpaceWire_Interface_Mode_Control+0x310>

				case SPWC_INTERFACE_EXTERNAL_LOOPBACK_MODE:
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_BACKDOOR_MODE_CONTROL_BIT_MASK);
811042a4:	e0bffd17 	ldw	r2,-12(fp)
811042a8:	10c00017 	ldw	r3,0(r2)
811042ac:	00bbffc4 	movi	r2,-4097
811042b0:	1886703a 	and	r3,r3,r2
811042b4:	e0bffd17 	ldw	r2,-12(fp)
811042b8:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value |= (alt_u32)SPWC_EXTERNAL_LOOPBACK_MODE_CONTROL_BIT_MASK;
811042bc:	e0bffd17 	ldw	r2,-12(fp)
811042c0:	10800017 	ldw	r2,0(r2)
811042c4:	10c20014 	ori	r3,r2,2048
811042c8:	e0bffd17 	ldw	r2,-12(fp)
811042cc:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_LOOPBACK_MODE_CONTROL_BIT_MASK);
811042d0:	e0bffd17 	ldw	r2,-12(fp)
811042d4:	10c00017 	ldw	r3,0(r2)
811042d8:	00bfdfc4 	movi	r2,-129
811042dc:	1886703a 	and	r3,r3,r2
811042e0:	e0bffd17 	ldw	r2,-12(fp)
811042e4:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
811042e8:	e0fffe07 	ldb	r3,-8(fp)
811042ec:	e0bffd17 	ldw	r2,-12(fp)
811042f0:	10800017 	ldw	r2,0(r2)
811042f4:	100d883a 	mov	r6,r2
811042f8:	000b883a 	mov	r5,zero
811042fc:	1809883a 	mov	r4,r3
81104300:	1103c680 	call	81103c68 <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81104304:	00800044 	movi	r2,1
81104308:	e0bffc15 	stw	r2,-16(fp)
				break;
8110430c:	00003a06 	br	811043f8 <b_SpaceWire_Interface_Mode_Control+0x310>

				case SPWC_INTERFACE_LOOPBACK_MODE:
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_BACKDOOR_MODE_CONTROL_BIT_MASK);
81104310:	e0bffd17 	ldw	r2,-12(fp)
81104314:	10c00017 	ldw	r3,0(r2)
81104318:	00bbffc4 	movi	r2,-4097
8110431c:	1886703a 	and	r3,r3,r2
81104320:	e0bffd17 	ldw	r2,-12(fp)
81104324:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_EXTERNAL_LOOPBACK_MODE_CONTROL_BIT_MASK);
81104328:	e0bffd17 	ldw	r2,-12(fp)
8110432c:	10c00017 	ldw	r3,0(r2)
81104330:	00bdffc4 	movi	r2,-2049
81104334:	1886703a 	and	r3,r3,r2
81104338:	e0bffd17 	ldw	r2,-12(fp)
8110433c:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value |= (alt_u32)SPWC_LOOPBACK_MODE_CONTROL_BIT_MASK;
81104340:	e0bffd17 	ldw	r2,-12(fp)
81104344:	10800017 	ldw	r2,0(r2)
81104348:	10c02014 	ori	r3,r2,128
8110434c:	e0bffd17 	ldw	r2,-12(fp)
81104350:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
81104354:	e0fffe07 	ldb	r3,-8(fp)
81104358:	e0bffd17 	ldw	r2,-12(fp)
8110435c:	10800017 	ldw	r2,0(r2)
81104360:	100d883a 	mov	r6,r2
81104364:	000b883a 	mov	r5,zero
81104368:	1809883a 	mov	r4,r3
8110436c:	1103c680 	call	81103c68 <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81104370:	00800044 	movi	r2,1
81104374:	e0bffc15 	stw	r2,-16(fp)
				break;
81104378:	00001f06 	br	811043f8 <b_SpaceWire_Interface_Mode_Control+0x310>

				case SPWC_INTERFACE_NORMAL_MODE:
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_BACKDOOR_MODE_CONTROL_BIT_MASK);
8110437c:	e0bffd17 	ldw	r2,-12(fp)
81104380:	10c00017 	ldw	r3,0(r2)
81104384:	00bbffc4 	movi	r2,-4097
81104388:	1886703a 	and	r3,r3,r2
8110438c:	e0bffd17 	ldw	r2,-12(fp)
81104390:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_EXTERNAL_LOOPBACK_MODE_CONTROL_BIT_MASK);
81104394:	e0bffd17 	ldw	r2,-12(fp)
81104398:	10c00017 	ldw	r3,0(r2)
8110439c:	00bdffc4 	movi	r2,-2049
811043a0:	1886703a 	and	r3,r3,r2
811043a4:	e0bffd17 	ldw	r2,-12(fp)
811043a8:	10c00015 	stw	r3,0(r2)
					*ul_spwc_interface_control_status_register_value &= ~((alt_u32)SPWC_LOOPBACK_MODE_CONTROL_BIT_MASK);
811043ac:	e0bffd17 	ldw	r2,-12(fp)
811043b0:	10c00017 	ldw	r3,0(r2)
811043b4:	00bfdfc4 	movi	r2,-129
811043b8:	1886703a 	and	r3,r3,r2
811043bc:	e0bffd17 	ldw	r2,-12(fp)
811043c0:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
811043c4:	e0fffe07 	ldb	r3,-8(fp)
811043c8:	e0bffd17 	ldw	r2,-12(fp)
811043cc:	10800017 	ldw	r2,0(r2)
811043d0:	100d883a 	mov	r6,r2
811043d4:	000b883a 	mov	r5,zero
811043d8:	1809883a 	mov	r4,r3
811043dc:	1103c680 	call	81103c68 <SPWC_WRITE_REG32>
					bSuccess = TRUE;
811043e0:	00800044 	movi	r2,1
811043e4:	e0bffc15 	stw	r2,-16(fp)
				break;
811043e8:	00000306 	br	811043f8 <b_SpaceWire_Interface_Mode_Control+0x310>
				
				default:
					bSuccess = FALSE;
811043ec:	e03ffc15 	stw	zero,-16(fp)
811043f0:	00000106 	br	811043f8 <b_SpaceWire_Interface_Mode_Control+0x310>
	
			}
		} else {
			bSuccess = FALSE;
811043f4:	e03ffc15 	stw	zero,-16(fp)
		}

		return bSuccess;
811043f8:	e0bffc17 	ldw	r2,-16(fp)
	}
811043fc:	e037883a 	mov	sp,fp
81104400:	dfc00117 	ldw	ra,4(sp)
81104404:	df000017 	ldw	fp,0(sp)
81104408:	dec00204 	addi	sp,sp,8
8110440c:	f800283a 	ret

81104410 <v_SpaceWire_Interface_Force_Reset>:

	void v_SpaceWire_Interface_Force_Reset(char c_SpwID){
81104410:	defffc04 	addi	sp,sp,-16
81104414:	dfc00315 	stw	ra,12(sp)
81104418:	df000215 	stw	fp,8(sp)
8110441c:	df000204 	addi	fp,sp,8
81104420:	2005883a 	mov	r2,r4
81104424:	e0bfff05 	stb	r2,-4(fp)

		alt_u32 *ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81104428:	d0a02b04 	addi	r2,gp,-32596
8110442c:	e0bffe15 	stw	r2,-8(fp)
		switch (c_SpwID) {
81104430:	e0bfff07 	ldb	r2,-4(fp)
81104434:	10bfefc4 	addi	r2,r2,-65
81104438:	10c00228 	cmpgeui	r3,r2,8
8110443c:	1800261e 	bne	r3,zero,811044d8 <v_SpaceWire_Interface_Force_Reset+0xc8>
81104440:	100690ba 	slli	r3,r2,2
81104444:	00a04434 	movhi	r2,33040
81104448:	10911604 	addi	r2,r2,17496
8110444c:	1885883a 	add	r2,r3,r2
81104450:	10800017 	ldw	r2,0(r2)
81104454:	1000683a 	jmp	r2
81104458:	81104478 	rdprs	r4,r16,16657
8110445c:	81104484 	addi	r4,r16,16658
81104460:	81104490 	cmplti	r4,r16,16658
81104464:	8110449c 	xori	r4,r16,16658
81104468:	811044a8 	cmpgeui	r4,r16,16658
8110446c:	811044b4 	orhi	r4,r16,16658
81104470:	811044c0 	call	8811044c <__reset+0x20f044c>
81104474:	811044cc 	andi	r4,r16,16659
			case 'A':
				ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81104478:	d0a02b04 	addi	r2,gp,-32596
8110447c:	e0bffe15 	stw	r2,-8(fp)
			break;
81104480:	00001506 	br	811044d8 <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'B':
				ul_spwc_interface_control_status_register_value = &ul_spwc_b_interface_control_status_register_value;
81104484:	d0a02c04 	addi	r2,gp,-32592
81104488:	e0bffe15 	stw	r2,-8(fp)
			break;
8110448c:	00001206 	br	811044d8 <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'C':
				ul_spwc_interface_control_status_register_value = &ul_spwc_c_interface_control_status_register_value;
81104490:	d0a02d04 	addi	r2,gp,-32588
81104494:	e0bffe15 	stw	r2,-8(fp)
			break;
81104498:	00000f06 	br	811044d8 <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'D':
				ul_spwc_interface_control_status_register_value = &ul_spwc_d_interface_control_status_register_value;
8110449c:	d0a02e04 	addi	r2,gp,-32584
811044a0:	e0bffe15 	stw	r2,-8(fp)
			break;
811044a4:	00000c06 	br	811044d8 <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'E':
				ul_spwc_interface_control_status_register_value = &ul_spwc_e_interface_control_status_register_value;
811044a8:	d0a02f04 	addi	r2,gp,-32580
811044ac:	e0bffe15 	stw	r2,-8(fp)
			break;
811044b0:	00000906 	br	811044d8 <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'F':
				ul_spwc_interface_control_status_register_value = &ul_spwc_f_interface_control_status_register_value;
811044b4:	d0a03004 	addi	r2,gp,-32576
811044b8:	e0bffe15 	stw	r2,-8(fp)
			break;
811044bc:	00000606 	br	811044d8 <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'G':
				ul_spwc_interface_control_status_register_value = &ul_spwc_g_interface_control_status_register_value;
811044c0:	d0a03104 	addi	r2,gp,-32572
811044c4:	e0bffe15 	stw	r2,-8(fp)
			break;
811044c8:	00000306 	br	811044d8 <v_SpaceWire_Interface_Force_Reset+0xc8>
			case 'H':
				ul_spwc_interface_control_status_register_value = &ul_spwc_h_interface_control_status_register_value;
811044cc:	d0a03204 	addi	r2,gp,-32568
811044d0:	e0bffe15 	stw	r2,-8(fp)
			break;
811044d4:	0001883a 	nop
		}
		SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value | SPWC_CODEC_FORCE_RESET_CONTROL_BIT_MASK);
811044d8:	e0ffff07 	ldb	r3,-4(fp)
811044dc:	e0bffe17 	ldw	r2,-8(fp)
811044e0:	10800017 	ldw	r2,0(r2)
811044e4:	10801014 	ori	r2,r2,64
811044e8:	100d883a 	mov	r6,r2
811044ec:	000b883a 	mov	r5,zero
811044f0:	1809883a 	mov	r4,r3
811044f4:	1103c680 	call	81103c68 <SPWC_WRITE_REG32>

	}
811044f8:	0001883a 	nop
811044fc:	e037883a 	mov	sp,fp
81104500:	dfc00117 	ldw	ra,4(sp)
81104504:	df000017 	ldw	fp,0(sp)
81104508:	dec00204 	addi	sp,sp,8
8110450c:	f800283a 	ret

81104510 <v_SpaceWire_Interface_Interrupts_Enable_Control>:

	bool v_SpaceWire_Interface_Interrupts_Enable_Control(char c_SpwID, alt_u8 uc_RegisterOperation, alt_u32 ul_InterruptMask){
81104510:	defff804 	addi	sp,sp,-32
81104514:	dfc00715 	stw	ra,28(sp)
81104518:	df000615 	stw	fp,24(sp)
8110451c:	df000604 	addi	fp,sp,24
81104520:	2007883a 	mov	r3,r4
81104524:	2805883a 	mov	r2,r5
81104528:	e1bfff15 	stw	r6,-4(fp)
8110452c:	e0fffd05 	stb	r3,-12(fp)
81104530:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
81104534:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_spwc_mask = SPWC_LINK_ERROR_INTERRUPT_ENABLE_BIT_MASK | SPWC_TIMECODE_RECEIVED_INTERRUPT_ENABLE_BIT_MASK | SPWC_LINK_RUNNING_INTERRUPT_ENABLE_BIT_MASK;
81104538:	00800e04 	movi	r2,56
8110453c:	e0bffc15 	stw	r2,-16(fp)
		alt_u32 *ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81104540:	d0a02b04 	addi	r2,gp,-32596
81104544:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
81104548:	e0bffd07 	ldb	r2,-12(fp)
8110454c:	10bfefc4 	addi	r2,r2,-65
81104550:	10c00228 	cmpgeui	r3,r2,8
81104554:	1800361e 	bne	r3,zero,81104630 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
81104558:	100690ba 	slli	r3,r2,2
8110455c:	00a04434 	movhi	r2,33040
81104560:	10915c04 	addi	r2,r2,17776
81104564:	1885883a 	add	r2,r3,r2
81104568:	10800017 	ldw	r2,0(r2)
8110456c:	1000683a 	jmp	r2
81104570:	81104590 	cmplti	r4,r16,16662
81104574:	811045a4 	muli	r4,r16,16662
81104578:	811045b8 	rdprs	r4,r16,16662
8110457c:	811045cc 	andi	r4,r16,16663
81104580:	811045e0 	cmpeqi	r4,r16,16663
81104584:	811045f4 	orhi	r4,r16,16663
81104588:	81104608 	cmpgei	r4,r16,16664
8110458c:	8110461c 	xori	r4,r16,16664
			case 'A':
				ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81104590:	d0a02b04 	addi	r2,gp,-32596
81104594:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104598:	00800044 	movi	r2,1
8110459c:	e0bffa15 	stw	r2,-24(fp)
			break;
811045a0:	00002306 	br	81104630 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'B':
				ul_spwc_interface_control_status_register_value = &ul_spwc_b_interface_control_status_register_value;
811045a4:	d0a02c04 	addi	r2,gp,-32592
811045a8:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811045ac:	00800044 	movi	r2,1
811045b0:	e0bffa15 	stw	r2,-24(fp)
			break;
811045b4:	00001e06 	br	81104630 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'C':
				ul_spwc_interface_control_status_register_value = &ul_spwc_c_interface_control_status_register_value;
811045b8:	d0a02d04 	addi	r2,gp,-32588
811045bc:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811045c0:	00800044 	movi	r2,1
811045c4:	e0bffa15 	stw	r2,-24(fp)
			break;
811045c8:	00001906 	br	81104630 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'D':
				ul_spwc_interface_control_status_register_value = &ul_spwc_d_interface_control_status_register_value;
811045cc:	d0a02e04 	addi	r2,gp,-32584
811045d0:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811045d4:	00800044 	movi	r2,1
811045d8:	e0bffa15 	stw	r2,-24(fp)
			break;
811045dc:	00001406 	br	81104630 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'E':
				ul_spwc_interface_control_status_register_value = &ul_spwc_e_interface_control_status_register_value;
811045e0:	d0a02f04 	addi	r2,gp,-32580
811045e4:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811045e8:	00800044 	movi	r2,1
811045ec:	e0bffa15 	stw	r2,-24(fp)
			break;
811045f0:	00000f06 	br	81104630 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'F':
				ul_spwc_interface_control_status_register_value = &ul_spwc_f_interface_control_status_register_value;
811045f4:	d0a03004 	addi	r2,gp,-32576
811045f8:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811045fc:	00800044 	movi	r2,1
81104600:	e0bffa15 	stw	r2,-24(fp)
			break;
81104604:	00000a06 	br	81104630 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'G':
				ul_spwc_interface_control_status_register_value = &ul_spwc_g_interface_control_status_register_value;
81104608:	d0a03104 	addi	r2,gp,-32572
8110460c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104610:	00800044 	movi	r2,1
81104614:	e0bffa15 	stw	r2,-24(fp)
			break;
81104618:	00000506 	br	81104630 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x120>
			case 'H':
				ul_spwc_interface_control_status_register_value = &ul_spwc_h_interface_control_status_register_value;
8110461c:	d0a03204 	addi	r2,gp,-32568
81104620:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104624:	00800044 	movi	r2,1
81104628:	e0bffa15 	stw	r2,-24(fp)
			break;
8110462c:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_spwc_mask) != 0)){
81104630:	e0bffa17 	ldw	r2,-24(fp)
81104634:	10800058 	cmpnei	r2,r2,1
81104638:	10002b1e 	bne	r2,zero,811046e8 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x1d8>
8110463c:	e0ffff17 	ldw	r3,-4(fp)
81104640:	e0bffc17 	ldw	r2,-16(fp)
81104644:	1884703a 	and	r2,r3,r2
81104648:	10002726 	beq	r2,zero,811046e8 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x1d8>
			switch (uc_RegisterOperation){
8110464c:	e0bffe03 	ldbu	r2,-8(fp)
81104650:	10000326 	beq	r2,zero,81104660 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x150>
81104654:	10800060 	cmpeqi	r2,r2,1
81104658:	1000121e 	bne	r2,zero,811046a4 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x194>
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
					bSuccess = TRUE;
				break;

			}
		} else {
8110465c:	00002306 	br	811046ec <v_SpaceWire_Interface_Interrupts_Enable_Control+0x1dc>
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_spwc_mask) != 0)){
			switch (uc_RegisterOperation){

				case SPWC_REG_CLEAR:
					*ul_spwc_interface_control_status_register_value &= ~ul_InterruptMask;
81104660:	e0bffb17 	ldw	r2,-20(fp)
81104664:	10c00017 	ldw	r3,0(r2)
81104668:	e0bfff17 	ldw	r2,-4(fp)
8110466c:	0084303a 	nor	r2,zero,r2
81104670:	1886703a 	and	r3,r3,r2
81104674:	e0bffb17 	ldw	r2,-20(fp)
81104678:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
8110467c:	e0fffd07 	ldb	r3,-12(fp)
81104680:	e0bffb17 	ldw	r2,-20(fp)
81104684:	10800017 	ldw	r2,0(r2)
81104688:	100d883a 	mov	r6,r2
8110468c:	000b883a 	mov	r5,zero
81104690:	1809883a 	mov	r4,r3
81104694:	1103c680 	call	81103c68 <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81104698:	00800044 	movi	r2,1
8110469c:	e0bffa15 	stw	r2,-24(fp)
				break;
811046a0:	00001006 	br	811046e4 <v_SpaceWire_Interface_Interrupts_Enable_Control+0x1d4>

				case SPWC_REG_SET:
					*ul_spwc_interface_control_status_register_value |= ul_InterruptMask;
811046a4:	e0bffb17 	ldw	r2,-20(fp)
811046a8:	10c00017 	ldw	r3,0(r2)
811046ac:	e0bfff17 	ldw	r2,-4(fp)
811046b0:	1886b03a 	or	r3,r3,r2
811046b4:	e0bffb17 	ldw	r2,-20(fp)
811046b8:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_interface_control_status_register_value);
811046bc:	e0fffd07 	ldb	r3,-12(fp)
811046c0:	e0bffb17 	ldw	r2,-20(fp)
811046c4:	10800017 	ldw	r2,0(r2)
811046c8:	100d883a 	mov	r6,r2
811046cc:	000b883a 	mov	r5,zero
811046d0:	1809883a 	mov	r4,r3
811046d4:	1103c680 	call	81103c68 <SPWC_WRITE_REG32>
					bSuccess = TRUE;
811046d8:	00800044 	movi	r2,1
811046dc:	e0bffa15 	stw	r2,-24(fp)
				break;
811046e0:	0001883a 	nop

			}
		} else {
811046e4:	00000106 	br	811046ec <v_SpaceWire_Interface_Interrupts_Enable_Control+0x1dc>
			bSuccess = FALSE;
811046e8:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
811046ec:	e0bffa17 	ldw	r2,-24(fp)
	}
811046f0:	e037883a 	mov	sp,fp
811046f4:	dfc00117 	ldw	ra,4(sp)
811046f8:	df000017 	ldw	fp,0(sp)
811046fc:	dec00204 	addi	sp,sp,8
81104700:	f800283a 	ret

81104704 <ul_SpaceWire_Interface_Interrupts_Flags_Read>:

	alt_u32 ul_SpaceWire_Interface_Interrupts_Flags_Read(char c_SpwID){
81104704:	defffb04 	addi	sp,sp,-20
81104708:	dfc00415 	stw	ra,16(sp)
8110470c:	df000315 	stw	fp,12(sp)
81104710:	df000304 	addi	fp,sp,12
81104714:	2005883a 	mov	r2,r4
81104718:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_spwc_mask = SPWC_LINK_ERROR_INTERRUPT_FLAG_MASK | SPWC_TIMECODE_RECEIVED_INTERRUPT_FLAG_MASK | SPWC_LINK_RUNNING_INTERRUPT_FLAG_MASK;
8110471c:	008001c4 	movi	r2,7
81104720:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_spwc_interrupts_flags_value = SPWC_READ_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS) & ul_spwc_mask;
81104724:	e0bfff07 	ldb	r2,-4(fp)
81104728:	000b883a 	mov	r5,zero
8110472c:	1009883a 	mov	r4,r2
81104730:	1103d480 	call	81103d48 <SPWC_READ_REG32>
81104734:	1007883a 	mov	r3,r2
81104738:	e0bffd17 	ldw	r2,-12(fp)
8110473c:	1884703a 	and	r2,r3,r2
81104740:	e0bffe15 	stw	r2,-8(fp)

		return ul_spwc_interrupts_flags_value;
81104744:	e0bffe17 	ldw	r2,-8(fp)
	}
81104748:	e037883a 	mov	sp,fp
8110474c:	dfc00117 	ldw	ra,4(sp)
81104750:	df000017 	ldw	fp,0(sp)
81104754:	dec00204 	addi	sp,sp,8
81104758:	f800283a 	ret

8110475c <v_SpaceWire_Interface_Interrupts_Flags_Clear>:

	void v_SpaceWire_Interface_Interrupts_Flags_Clear(char c_SpwID, alt_u32 ul_InterruptMask){
8110475c:	defff904 	addi	sp,sp,-28
81104760:	dfc00615 	stw	ra,24(sp)
81104764:	df000515 	stw	fp,20(sp)
81104768:	df000504 	addi	fp,sp,20
8110476c:	2005883a 	mov	r2,r4
81104770:	e17fff15 	stw	r5,-4(fp)
81104774:	e0bffe05 	stb	r2,-8(fp)
		bool bSuccess = FALSE;
81104778:	e03ffb15 	stw	zero,-20(fp)

		const alt_u32 ul_spwc_mask = SPWC_LINK_ERROR_INTERRUPT_FLAG_MASK | SPWC_TIMECODE_RECEIVED_INTERRUPT_FLAG_MASK | SPWC_LINK_RUNNING_INTERRUPT_FLAG_MASK;
8110477c:	008001c4 	movi	r2,7
81104780:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 *ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
81104784:	d0a02b04 	addi	r2,gp,-32596
81104788:	e0bffc15 	stw	r2,-16(fp)
		switch (c_SpwID) {
8110478c:	e0bffe07 	ldb	r2,-8(fp)
81104790:	10bfefc4 	addi	r2,r2,-65
81104794:	10c00228 	cmpgeui	r3,r2,8
81104798:	1800361e 	bne	r3,zero,81104874 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
8110479c:	100690ba 	slli	r3,r2,2
811047a0:	00a04434 	movhi	r2,33040
811047a4:	1091ed04 	addi	r2,r2,18356
811047a8:	1885883a 	add	r2,r3,r2
811047ac:	10800017 	ldw	r2,0(r2)
811047b0:	1000683a 	jmp	r2
811047b4:	811047d4 	ori	r4,r16,16671
811047b8:	811047e8 	cmpgeui	r4,r16,16671
811047bc:	811047fc 	xorhi	r4,r16,16671
811047c0:	81104810 	cmplti	r4,r16,16672
811047c4:	81104824 	muli	r4,r16,16672
811047c8:	81104838 	rdprs	r4,r16,16672
811047cc:	8110484c 	andi	r4,r16,16673
811047d0:	81104860 	cmpeqi	r4,r16,16673
			case 'A':
				ul_spwc_interface_control_status_register_value = &ul_spwc_a_interface_control_status_register_value;
811047d4:	d0a02b04 	addi	r2,gp,-32596
811047d8:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
811047dc:	00800044 	movi	r2,1
811047e0:	e0bffb15 	stw	r2,-20(fp)
			break;
811047e4:	00002306 	br	81104874 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'B':
				ul_spwc_interface_control_status_register_value = &ul_spwc_b_interface_control_status_register_value;
811047e8:	d0a02c04 	addi	r2,gp,-32592
811047ec:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
811047f0:	00800044 	movi	r2,1
811047f4:	e0bffb15 	stw	r2,-20(fp)
			break;
811047f8:	00001e06 	br	81104874 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'C':
				ul_spwc_interface_control_status_register_value = &ul_spwc_c_interface_control_status_register_value;
811047fc:	d0a02d04 	addi	r2,gp,-32588
81104800:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81104804:	00800044 	movi	r2,1
81104808:	e0bffb15 	stw	r2,-20(fp)
			break;
8110480c:	00001906 	br	81104874 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'D':
				ul_spwc_interface_control_status_register_value = &ul_spwc_d_interface_control_status_register_value;
81104810:	d0a02e04 	addi	r2,gp,-32584
81104814:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81104818:	00800044 	movi	r2,1
8110481c:	e0bffb15 	stw	r2,-20(fp)
			break;
81104820:	00001406 	br	81104874 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'E':
				ul_spwc_interface_control_status_register_value = &ul_spwc_e_interface_control_status_register_value;
81104824:	d0a02f04 	addi	r2,gp,-32580
81104828:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
8110482c:	00800044 	movi	r2,1
81104830:	e0bffb15 	stw	r2,-20(fp)
			break;
81104834:	00000f06 	br	81104874 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'F':
				ul_spwc_interface_control_status_register_value = &ul_spwc_f_interface_control_status_register_value;
81104838:	d0a03004 	addi	r2,gp,-32576
8110483c:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81104840:	00800044 	movi	r2,1
81104844:	e0bffb15 	stw	r2,-20(fp)
			break;
81104848:	00000a06 	br	81104874 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'G':
				ul_spwc_interface_control_status_register_value = &ul_spwc_g_interface_control_status_register_value;
8110484c:	d0a03104 	addi	r2,gp,-32572
81104850:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81104854:	00800044 	movi	r2,1
81104858:	e0bffb15 	stw	r2,-20(fp)
			break;
8110485c:	00000506 	br	81104874 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x118>
			case 'H':
				ul_spwc_interface_control_status_register_value = &ul_spwc_h_interface_control_status_register_value;
81104860:	d0a03204 	addi	r2,gp,-32568
81104864:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81104868:	00800044 	movi	r2,1
8110486c:	e0bffb15 	stw	r2,-20(fp)
			break;
81104870:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_spwc_mask) != 0)){
81104874:	e0bffb17 	ldw	r2,-20(fp)
81104878:	10800058 	cmpnei	r2,r2,1
8110487c:	10000d1e 	bne	r2,zero,811048b4 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x158>
81104880:	e0ffff17 	ldw	r3,-4(fp)
81104884:	e0bffd17 	ldw	r2,-12(fp)
81104888:	1884703a 	and	r2,r3,r2
8110488c:	10000926 	beq	r2,zero,811048b4 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x158>
			SPWC_WRITE_REG32(c_SpwID, SPWC_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, (*ul_spwc_interface_control_status_register_value | ul_spwc_mask));
81104890:	e13ffe07 	ldb	r4,-8(fp)
81104894:	e0bffc17 	ldw	r2,-16(fp)
81104898:	10c00017 	ldw	r3,0(r2)
8110489c:	e0bffd17 	ldw	r2,-12(fp)
811048a0:	1884b03a 	or	r2,r3,r2
811048a4:	100d883a 	mov	r6,r2
811048a8:	000b883a 	mov	r5,zero
811048ac:	1103c680 	call	81103c68 <SPWC_WRITE_REG32>
811048b0:	00000106 	br	811048b8 <v_SpaceWire_Interface_Interrupts_Flags_Clear+0x15c>
		} else {
			bSuccess = FALSE;
811048b4:	e03ffb15 	stw	zero,-20(fp)
		}
	}
811048b8:	0001883a 	nop
811048bc:	e037883a 	mov	sp,fp
811048c0:	dfc00117 	ldw	ra,4(sp)
811048c4:	df000017 	ldw	fp,0(sp)
811048c8:	dec00204 	addi	sp,sp,8
811048cc:	f800283a 	ret

811048d0 <v_SpaceWire_Interface_Link_Control>:

	bool v_SpaceWire_Interface_Link_Control(char c_SpwID, alt_u8 uc_RegisterOperation, alt_u32 ul_ControlMask){
811048d0:	defff804 	addi	sp,sp,-32
811048d4:	dfc00715 	stw	ra,28(sp)
811048d8:	df000615 	stw	fp,24(sp)
811048dc:	df000604 	addi	fp,sp,24
811048e0:	2007883a 	mov	r3,r4
811048e4:	2805883a 	mov	r2,r5
811048e8:	e1bfff15 	stw	r6,-4(fp)
811048ec:	e0fffd05 	stb	r3,-12(fp)
811048f0:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
811048f4:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_spwc_mask = SPWC_AUTOSTART_CONTROL_BIT_MASK | SPWC_LINK_START_CONTROL_BIT_MASK | SPWC_LINK_DISCONNECT_CONTROL_BIT_MASK;
811048f8:	0080e004 	movi	r2,896
811048fc:	e0bffc15 	stw	r2,-16(fp)
		alt_u32 *ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_a_spacewire_link_control_status_register_value;
81104900:	d0a00104 	addi	r2,gp,-32764
81104904:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
81104908:	e0bffd07 	ldb	r2,-12(fp)
8110490c:	10bfefc4 	addi	r2,r2,-65
81104910:	10c00228 	cmpgeui	r3,r2,8
81104914:	1800361e 	bne	r3,zero,811049f0 <v_SpaceWire_Interface_Link_Control+0x120>
81104918:	100690ba 	slli	r3,r2,2
8110491c:	00a04434 	movhi	r2,33040
81104920:	10924c04 	addi	r2,r2,18736
81104924:	1885883a 	add	r2,r3,r2
81104928:	10800017 	ldw	r2,0(r2)
8110492c:	1000683a 	jmp	r2
81104930:	81104950 	cmplti	r4,r16,16677
81104934:	81104964 	muli	r4,r16,16677
81104938:	81104978 	rdprs	r4,r16,16677
8110493c:	8110498c 	andi	r4,r16,16678
81104940:	811049a0 	cmpeqi	r4,r16,16678
81104944:	811049b4 	orhi	r4,r16,16678
81104948:	811049c8 	cmpgei	r4,r16,16679
8110494c:	811049dc 	xori	r4,r16,16679
			case 'A':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_a_spacewire_link_control_status_register_value;
81104950:	d0a00104 	addi	r2,gp,-32764
81104954:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104958:	00800044 	movi	r2,1
8110495c:	e0bffa15 	stw	r2,-24(fp)
			break;
81104960:	00002306 	br	811049f0 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'B':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_b_spacewire_link_control_status_register_value;
81104964:	d0a00204 	addi	r2,gp,-32760
81104968:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
8110496c:	00800044 	movi	r2,1
81104970:	e0bffa15 	stw	r2,-24(fp)
			break;
81104974:	00001e06 	br	811049f0 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'C':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_c_spacewire_link_control_status_register_value;
81104978:	d0a00304 	addi	r2,gp,-32756
8110497c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104980:	00800044 	movi	r2,1
81104984:	e0bffa15 	stw	r2,-24(fp)
			break;
81104988:	00001906 	br	811049f0 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'D':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_d_spacewire_link_control_status_register_value;
8110498c:	d0a00404 	addi	r2,gp,-32752
81104990:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104994:	00800044 	movi	r2,1
81104998:	e0bffa15 	stw	r2,-24(fp)
			break;
8110499c:	00001406 	br	811049f0 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'E':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_e_spacewire_link_control_status_register_value;
811049a0:	d0a00504 	addi	r2,gp,-32748
811049a4:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811049a8:	00800044 	movi	r2,1
811049ac:	e0bffa15 	stw	r2,-24(fp)
			break;
811049b0:	00000f06 	br	811049f0 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'F':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_f_spacewire_link_control_status_register_value;
811049b4:	d0a00604 	addi	r2,gp,-32744
811049b8:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811049bc:	00800044 	movi	r2,1
811049c0:	e0bffa15 	stw	r2,-24(fp)
			break;
811049c4:	00000a06 	br	811049f0 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'G':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_g_spacewire_link_control_status_register_value;
811049c8:	d0a00704 	addi	r2,gp,-32740
811049cc:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811049d0:	00800044 	movi	r2,1
811049d4:	e0bffa15 	stw	r2,-24(fp)
			break;
811049d8:	00000506 	br	811049f0 <v_SpaceWire_Interface_Link_Control+0x120>
			case 'H':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_h_spacewire_link_control_status_register_value;
811049dc:	d0a00804 	addi	r2,gp,-32736
811049e0:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811049e4:	00800044 	movi	r2,1
811049e8:	e0bffa15 	stw	r2,-24(fp)
			break;
811049ec:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_ControlMask & ul_spwc_mask) != 0)){
811049f0:	e0bffa17 	ldw	r2,-24(fp)
811049f4:	10800058 	cmpnei	r2,r2,1
811049f8:	10002b1e 	bne	r2,zero,81104aa8 <v_SpaceWire_Interface_Link_Control+0x1d8>
811049fc:	e0ffff17 	ldw	r3,-4(fp)
81104a00:	e0bffc17 	ldw	r2,-16(fp)
81104a04:	1884703a 	and	r2,r3,r2
81104a08:	10002726 	beq	r2,zero,81104aa8 <v_SpaceWire_Interface_Link_Control+0x1d8>
			switch (uc_RegisterOperation){
81104a0c:	e0bffe03 	ldbu	r2,-8(fp)
81104a10:	10000326 	beq	r2,zero,81104a20 <v_SpaceWire_Interface_Link_Control+0x150>
81104a14:	10800060 	cmpeqi	r2,r2,1
81104a18:	1000121e 	bne	r2,zero,81104a64 <v_SpaceWire_Interface_Link_Control+0x194>
					SPWC_WRITE_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_spacewire_link_control_status_register_value);
					bSuccess = TRUE;
				break;

			}
		} else {
81104a1c:	00002306 	br	81104aac <v_SpaceWire_Interface_Link_Control+0x1dc>
		}
		if ((bSuccess == TRUE) && ((ul_ControlMask & ul_spwc_mask) != 0)){
			switch (uc_RegisterOperation){

				case SPWC_REG_CLEAR:
					*ul_spwc_spacewire_link_control_status_register_value &= ~ul_ControlMask;
81104a20:	e0bffb17 	ldw	r2,-20(fp)
81104a24:	10c00017 	ldw	r3,0(r2)
81104a28:	e0bfff17 	ldw	r2,-4(fp)
81104a2c:	0084303a 	nor	r2,zero,r2
81104a30:	1886703a 	and	r3,r3,r2
81104a34:	e0bffb17 	ldw	r2,-20(fp)
81104a38:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_spacewire_link_control_status_register_value);
81104a3c:	e0fffd07 	ldb	r3,-12(fp)
81104a40:	e0bffb17 	ldw	r2,-20(fp)
81104a44:	10800017 	ldw	r2,0(r2)
81104a48:	100d883a 	mov	r6,r2
81104a4c:	01400044 	movi	r5,1
81104a50:	1809883a 	mov	r4,r3
81104a54:	1103c680 	call	81103c68 <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81104a58:	00800044 	movi	r2,1
81104a5c:	e0bffa15 	stw	r2,-24(fp)
				break;
81104a60:	00001006 	br	81104aa4 <v_SpaceWire_Interface_Link_Control+0x1d4>

				case SPWC_REG_SET:
					*ul_spwc_spacewire_link_control_status_register_value |= ul_ControlMask;
81104a64:	e0bffb17 	ldw	r2,-20(fp)
81104a68:	10c00017 	ldw	r3,0(r2)
81104a6c:	e0bfff17 	ldw	r2,-4(fp)
81104a70:	1886b03a 	or	r3,r3,r2
81104a74:	e0bffb17 	ldw	r2,-20(fp)
81104a78:	10c00015 	stw	r3,0(r2)
					SPWC_WRITE_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_spacewire_link_control_status_register_value);
81104a7c:	e0fffd07 	ldb	r3,-12(fp)
81104a80:	e0bffb17 	ldw	r2,-20(fp)
81104a84:	10800017 	ldw	r2,0(r2)
81104a88:	100d883a 	mov	r6,r2
81104a8c:	01400044 	movi	r5,1
81104a90:	1809883a 	mov	r4,r3
81104a94:	1103c680 	call	81103c68 <SPWC_WRITE_REG32>
					bSuccess = TRUE;
81104a98:	00800044 	movi	r2,1
81104a9c:	e0bffa15 	stw	r2,-24(fp)
				break;
81104aa0:	0001883a 	nop

			}
		} else {
81104aa4:	00000106 	br	81104aac <v_SpaceWire_Interface_Link_Control+0x1dc>
			bSuccess = FALSE;
81104aa8:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
81104aac:	e0bffa17 	ldw	r2,-24(fp)
	}
81104ab0:	e037883a 	mov	sp,fp
81104ab4:	dfc00117 	ldw	ra,4(sp)
81104ab8:	df000017 	ldw	fp,0(sp)
81104abc:	dec00204 	addi	sp,sp,8
81104ac0:	f800283a 	ret

81104ac4 <ul_SpaceWire_Interface_Link_Error_Read>:

	alt_u32 ul_SpaceWire_Interface_Link_Error_Read(char c_SpwID){
81104ac4:	defffb04 	addi	sp,sp,-20
81104ac8:	dfc00415 	stw	ra,16(sp)
81104acc:	df000315 	stw	fp,12(sp)
81104ad0:	df000304 	addi	fp,sp,12
81104ad4:	2005883a 	mov	r2,r4
81104ad8:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_spwc_mask = SPWC_LINK_DISCONNECT_ERROR_BIT_MASK | SPWC_LINK_PARITY_ERROR_BIT_MASK | SPWC_LINK_ESCAPE_ERROR_BIT_MASK | SPWC_LINK_CREDIT_ERROR_BIT_MASK;
81104adc:	00801e04 	movi	r2,120
81104ae0:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_spwc_link_error_value = SPWC_READ_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS) & ul_spwc_mask;
81104ae4:	e0bfff07 	ldb	r2,-4(fp)
81104ae8:	01400044 	movi	r5,1
81104aec:	1009883a 	mov	r4,r2
81104af0:	1103d480 	call	81103d48 <SPWC_READ_REG32>
81104af4:	1007883a 	mov	r3,r2
81104af8:	e0bffd17 	ldw	r2,-12(fp)
81104afc:	1884703a 	and	r2,r3,r2
81104b00:	e0bffe15 	stw	r2,-8(fp)

		return ul_spwc_link_error_value;
81104b04:	e0bffe17 	ldw	r2,-8(fp)
	}
81104b08:	e037883a 	mov	sp,fp
81104b0c:	dfc00117 	ldw	ra,4(sp)
81104b10:	df000017 	ldw	fp,0(sp)
81104b14:	dec00204 	addi	sp,sp,8
81104b18:	f800283a 	ret

81104b1c <ul_SpaceWire_Interface_Link_Status_Read>:

	alt_u32 ul_SpaceWire_Interface_Link_Status_Read(char c_SpwID){
81104b1c:	defffb04 	addi	sp,sp,-20
81104b20:	dfc00415 	stw	ra,16(sp)
81104b24:	df000315 	stw	fp,12(sp)
81104b28:	df000304 	addi	fp,sp,12
81104b2c:	2005883a 	mov	r2,r4
81104b30:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_spwc_mask = SPWC_LINK_STARTED_STATUS_BIT_MASK | SPWC_LINK_CONNECTING_STATUS_BIT_MASK | SPWC_LINK_RUNNING_STATUS_BIT_MASK;
81104b34:	008001c4 	movi	r2,7
81104b38:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_spwc_link_status_value = SPWC_READ_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS) & ul_spwc_mask;
81104b3c:	e0bfff07 	ldb	r2,-4(fp)
81104b40:	01400044 	movi	r5,1
81104b44:	1009883a 	mov	r4,r2
81104b48:	1103d480 	call	81103d48 <SPWC_READ_REG32>
81104b4c:	1007883a 	mov	r3,r2
81104b50:	e0bffd17 	ldw	r2,-12(fp)
81104b54:	1884703a 	and	r2,r3,r2
81104b58:	e0bffe15 	stw	r2,-8(fp)

		return ul_spwc_link_status_value;
81104b5c:	e0bffe17 	ldw	r2,-8(fp)
	}
81104b60:	e037883a 	mov	sp,fp
81104b64:	dfc00117 	ldw	ra,4(sp)
81104b68:	df000017 	ldw	fp,0(sp)
81104b6c:	dec00204 	addi	sp,sp,8
81104b70:	f800283a 	ret

81104b74 <v_SpaceWire_Interface_Send_TimeCode>:

	void v_SpaceWire_Interface_Send_TimeCode(char c_SpwID, alt_u8 TimeCode){
81104b74:	defffb04 	addi	sp,sp,-20
81104b78:	dfc00415 	stw	ra,16(sp)
81104b7c:	df000315 	stw	fp,12(sp)
81104b80:	df000304 	addi	fp,sp,12
81104b84:	2007883a 	mov	r3,r4
81104b88:	2805883a 	mov	r2,r5
81104b8c:	e0fffe05 	stb	r3,-8(fp)
81104b90:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_spwc_mask = (((alt_u32)TimeCode) << 1) | SPWC_TX_TIMECODE_CONTROL_BIT_MASK;
81104b94:	e0bfff03 	ldbu	r2,-4(fp)
81104b98:	1085883a 	add	r2,r2,r2
81104b9c:	10800054 	ori	r2,r2,1
81104ba0:	e0bffd15 	stw	r2,-12(fp)
		SPWC_WRITE_REG32(c_SpwID, SPWC_TIMECODE_CONTROL_REGISTER_ADDRESS, ul_spwc_mask);
81104ba4:	e0bffe07 	ldb	r2,-8(fp)
81104ba8:	e1bffd17 	ldw	r6,-12(fp)
81104bac:	01400084 	movi	r5,2
81104bb0:	1009883a 	mov	r4,r2
81104bb4:	1103c680 	call	81103c68 <SPWC_WRITE_REG32>

	}
81104bb8:	0001883a 	nop
81104bbc:	e037883a 	mov	sp,fp
81104bc0:	dfc00117 	ldw	ra,4(sp)
81104bc4:	df000017 	ldw	fp,0(sp)
81104bc8:	dec00204 	addi	sp,sp,8
81104bcc:	f800283a 	ret

81104bd0 <b_SpaceWire_Interface_TimeCode_Arrived>:

	bool b_SpaceWire_Interface_TimeCode_Arrived(char c_SpwID){
81104bd0:	defffc04 	addi	sp,sp,-16
81104bd4:	dfc00315 	stw	ra,12(sp)
81104bd8:	df000215 	stw	fp,8(sp)
81104bdc:	df000204 	addi	fp,sp,8
81104be0:	2005883a 	mov	r2,r4
81104be4:	e0bfff05 	stb	r2,-4(fp)
		
		bool b_timecode_arrived = FALSE;
81104be8:	e03ffe15 	stw	zero,-8(fp)
		
		if (SPWC_READ_REG32(c_SpwID, SPWC_TIMECODE_CONTROL_REGISTER_ADDRESS) & SPWC_RX_TIMECODE_STATUS_BIT_MASK) {
81104bec:	e0bfff07 	ldb	r2,-4(fp)
81104bf0:	01400084 	movi	r5,2
81104bf4:	1009883a 	mov	r4,r2
81104bf8:	1103d480 	call	81103d48 <SPWC_READ_REG32>
81104bfc:	1080006c 	andhi	r2,r2,1
81104c00:	10000226 	beq	r2,zero,81104c0c <b_SpaceWire_Interface_TimeCode_Arrived+0x3c>
			b_timecode_arrived = TRUE;
81104c04:	00800044 	movi	r2,1
81104c08:	e0bffe15 	stw	r2,-8(fp)
		}
		
		return b_timecode_arrived;
81104c0c:	e0bffe17 	ldw	r2,-8(fp)
	}
81104c10:	e037883a 	mov	sp,fp
81104c14:	dfc00117 	ldw	ra,4(sp)
81104c18:	df000017 	ldw	fp,0(sp)
81104c1c:	dec00204 	addi	sp,sp,8
81104c20:	f800283a 	ret

81104c24 <uc_SpaceWire_Interface_Get_TimeCode>:
	
	alt_u8 uc_SpaceWire_Interface_Get_TimeCode(char c_SpwID){
81104c24:	defffb04 	addi	sp,sp,-20
81104c28:	dfc00415 	stw	ra,16(sp)
81104c2c:	df000315 	stw	fp,12(sp)
81104c30:	df000304 	addi	fp,sp,12
81104c34:	2005883a 	mov	r2,r4
81104c38:	e0bfff05 	stb	r2,-4(fp)

		alt_u32 ul_timecode_register = SPWC_READ_REG32(c_SpwID, SPWC_TIMECODE_CONTROL_REGISTER_ADDRESS);
81104c3c:	e0bfff07 	ldb	r2,-4(fp)
81104c40:	01400084 	movi	r5,2
81104c44:	1009883a 	mov	r4,r2
81104c48:	1103d480 	call	81103d48 <SPWC_READ_REG32>
81104c4c:	e0bffd15 	stw	r2,-12(fp)
		
		alt_u8 uc_timecode_value = (alt_u8)((ul_timecode_register & (SPWC_RX_TIMECODE_CONTROL_BITS_MASK | SPWC_RX_TIMECODE_COUNTER_VALUE_MASK)) >> 17);
81104c50:	e0bffd17 	ldw	r2,-12(fp)
81104c54:	10807fac 	andhi	r2,r2,510
81104c58:	1004d47a 	srli	r2,r2,17
81104c5c:	e0bffe05 	stb	r2,-8(fp)
	
		SPWC_WRITE_REG32(c_SpwID, SPWC_TIMECODE_CONTROL_REGISTER_ADDRESS, (ul_timecode_register | SPWC_RX_TIMECODE_STATUS_BIT_MASK));
81104c60:	e0ffff07 	ldb	r3,-4(fp)
81104c64:	e0bffd17 	ldw	r2,-12(fp)
81104c68:	10800074 	orhi	r2,r2,1
81104c6c:	100d883a 	mov	r6,r2
81104c70:	01400084 	movi	r5,2
81104c74:	1809883a 	mov	r4,r3
81104c78:	1103c680 	call	81103c68 <SPWC_WRITE_REG32>

		return uc_timecode_value;
81104c7c:	e0bffe03 	ldbu	r2,-8(fp)
	}
81104c80:	e037883a 	mov	sp,fp
81104c84:	dfc00117 	ldw	ra,4(sp)
81104c88:	df000017 	ldw	fp,0(sp)
81104c8c:	dec00204 	addi	sp,sp,8
81104c90:	f800283a 	ret

81104c94 <uc_SpaceWire_Interface_Get_TX_Div>:

	alt_u8 uc_SpaceWire_Interface_Get_TX_Div(char c_SpwID){
81104c94:	defffb04 	addi	sp,sp,-20
81104c98:	dfc00415 	stw	ra,16(sp)
81104c9c:	df000315 	stw	fp,12(sp)
81104ca0:	df000304 	addi	fp,sp,12
81104ca4:	2005883a 	mov	r2,r4
81104ca8:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_spwc_mask = SPWC_TX_CLOCK_DIVISOR_VALUE_MASK;
81104cac:	00800134 	movhi	r2,4
81104cb0:	10bf0004 	addi	r2,r2,-1024
81104cb4:	e0bffd15 	stw	r2,-12(fp)
		alt_u8 uc_txdiv_value = (alt_u8)((SPWC_READ_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS) & ul_spwc_mask) >> 10);
81104cb8:	e0bfff07 	ldb	r2,-4(fp)
81104cbc:	01400044 	movi	r5,1
81104cc0:	1009883a 	mov	r4,r2
81104cc4:	1103d480 	call	81103d48 <SPWC_READ_REG32>
81104cc8:	1007883a 	mov	r3,r2
81104ccc:	e0bffd17 	ldw	r2,-12(fp)
81104cd0:	1884703a 	and	r2,r3,r2
81104cd4:	1004d2ba 	srli	r2,r2,10
81104cd8:	e0bffe05 	stb	r2,-8(fp)

		return uc_txdiv_value;
81104cdc:	e0bffe03 	ldbu	r2,-8(fp)
	}
81104ce0:	e037883a 	mov	sp,fp
81104ce4:	dfc00117 	ldw	ra,4(sp)
81104ce8:	df000017 	ldw	fp,0(sp)
81104cec:	dec00204 	addi	sp,sp,8
81104cf0:	f800283a 	ret

81104cf4 <b_SpaceWire_Interface_Set_TX_Div>:

	bool b_SpaceWire_Interface_Set_TX_Div(char c_SpwID, alt_u8 uc_TxDiv){
81104cf4:	defff804 	addi	sp,sp,-32
81104cf8:	dfc00715 	stw	ra,28(sp)
81104cfc:	df000615 	stw	fp,24(sp)
81104d00:	df000604 	addi	fp,sp,24
81104d04:	2007883a 	mov	r3,r4
81104d08:	2805883a 	mov	r2,r5
81104d0c:	e0fffe05 	stb	r3,-8(fp)
81104d10:	e0bfff05 	stb	r2,-4(fp)

		bool bSuccess = FALSE;
81104d14:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_spwc_mask = SPWC_TX_CLOCK_DIVISOR_VALUE_MASK;
81104d18:	00800134 	movhi	r2,4
81104d1c:	10bf0004 	addi	r2,r2,-1024
81104d20:	e0bffc15 	stw	r2,-16(fp)
		const alt_u32 ul_txdiv_mask = (alt_u32)(uc_TxDiv << 10);
81104d24:	e0bfff03 	ldbu	r2,-4(fp)
81104d28:	100492ba 	slli	r2,r2,10
81104d2c:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 *ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_a_spacewire_link_control_status_register_value;
81104d30:	d0a00104 	addi	r2,gp,-32764
81104d34:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
81104d38:	e0bffe07 	ldb	r2,-8(fp)
81104d3c:	10bfefc4 	addi	r2,r2,-65
81104d40:	10c00228 	cmpgeui	r3,r2,8
81104d44:	1800361e 	bne	r3,zero,81104e20 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
81104d48:	100690ba 	slli	r3,r2,2
81104d4c:	00a04434 	movhi	r2,33040
81104d50:	10935804 	addi	r2,r2,19808
81104d54:	1885883a 	add	r2,r3,r2
81104d58:	10800017 	ldw	r2,0(r2)
81104d5c:	1000683a 	jmp	r2
81104d60:	81104d80 	call	881104d8 <__reset+0x20f04d8>
81104d64:	81104d94 	ori	r4,r16,16694
81104d68:	81104da8 	cmpgeui	r4,r16,16694
81104d6c:	81104dbc 	xorhi	r4,r16,16694
81104d70:	81104dd0 	cmplti	r4,r16,16695
81104d74:	81104de4 	muli	r4,r16,16695
81104d78:	81104df8 	rdprs	r4,r16,16695
81104d7c:	81104e0c 	andi	r4,r16,16696
			case 'A':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_a_spacewire_link_control_status_register_value;
81104d80:	d0a00104 	addi	r2,gp,-32764
81104d84:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104d88:	00800044 	movi	r2,1
81104d8c:	e0bffa15 	stw	r2,-24(fp)
			break;
81104d90:	00002306 	br	81104e20 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
			case 'B':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_b_spacewire_link_control_status_register_value;
81104d94:	d0a00204 	addi	r2,gp,-32760
81104d98:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104d9c:	00800044 	movi	r2,1
81104da0:	e0bffa15 	stw	r2,-24(fp)
			break;
81104da4:	00001e06 	br	81104e20 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
			case 'C':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_c_spacewire_link_control_status_register_value;
81104da8:	d0a00304 	addi	r2,gp,-32756
81104dac:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104db0:	00800044 	movi	r2,1
81104db4:	e0bffa15 	stw	r2,-24(fp)
			break;
81104db8:	00001906 	br	81104e20 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
			case 'D':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_d_spacewire_link_control_status_register_value;
81104dbc:	d0a00404 	addi	r2,gp,-32752
81104dc0:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104dc4:	00800044 	movi	r2,1
81104dc8:	e0bffa15 	stw	r2,-24(fp)
			break;
81104dcc:	00001406 	br	81104e20 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
			case 'E':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_e_spacewire_link_control_status_register_value;
81104dd0:	d0a00504 	addi	r2,gp,-32748
81104dd4:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104dd8:	00800044 	movi	r2,1
81104ddc:	e0bffa15 	stw	r2,-24(fp)
			break;
81104de0:	00000f06 	br	81104e20 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
			case 'F':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_f_spacewire_link_control_status_register_value;
81104de4:	d0a00604 	addi	r2,gp,-32744
81104de8:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104dec:	00800044 	movi	r2,1
81104df0:	e0bffa15 	stw	r2,-24(fp)
			break;
81104df4:	00000a06 	br	81104e20 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
			case 'G':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_g_spacewire_link_control_status_register_value;
81104df8:	d0a00704 	addi	r2,gp,-32740
81104dfc:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104e00:	00800044 	movi	r2,1
81104e04:	e0bffa15 	stw	r2,-24(fp)
			break;
81104e08:	00000506 	br	81104e20 <b_SpaceWire_Interface_Set_TX_Div+0x12c>
			case 'H':
				ul_spwc_spacewire_link_control_status_register_value = &ul_spwc_h_spacewire_link_control_status_register_value;
81104e0c:	d0a00804 	addi	r2,gp,-32736
81104e10:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81104e14:	00800044 	movi	r2,1
81104e18:	e0bffa15 	stw	r2,-24(fp)
			break;
81104e1c:	0001883a 	nop
		}
		if (bSuccess == TRUE){
81104e20:	e0bffa17 	ldw	r2,-24(fp)
81104e24:	10800058 	cmpnei	r2,r2,1
81104e28:	1000171e 	bne	r2,zero,81104e88 <b_SpaceWire_Interface_Set_TX_Div+0x194>
			*ul_spwc_spacewire_link_control_status_register_value &= ~(ul_spwc_mask);
81104e2c:	e0bffb17 	ldw	r2,-20(fp)
81104e30:	10c00017 	ldw	r3,0(r2)
81104e34:	e0bffc17 	ldw	r2,-16(fp)
81104e38:	0084303a 	nor	r2,zero,r2
81104e3c:	1886703a 	and	r3,r3,r2
81104e40:	e0bffb17 	ldw	r2,-20(fp)
81104e44:	10c00015 	stw	r3,0(r2)
			*ul_spwc_spacewire_link_control_status_register_value |= ul_txdiv_mask;
81104e48:	e0bffb17 	ldw	r2,-20(fp)
81104e4c:	10c00017 	ldw	r3,0(r2)
81104e50:	e0bffd17 	ldw	r2,-12(fp)
81104e54:	1886b03a 	or	r3,r3,r2
81104e58:	e0bffb17 	ldw	r2,-20(fp)
81104e5c:	10c00015 	stw	r3,0(r2)
			SPWC_WRITE_REG32(c_SpwID, SPWC_SPACEWIRE_LINK_CONTROL_STATUS_REGISTER_ADDRESS, *ul_spwc_spacewire_link_control_status_register_value);
81104e60:	e0fffe07 	ldb	r3,-8(fp)
81104e64:	e0bffb17 	ldw	r2,-20(fp)
81104e68:	10800017 	ldw	r2,0(r2)
81104e6c:	100d883a 	mov	r6,r2
81104e70:	01400044 	movi	r5,1
81104e74:	1809883a 	mov	r4,r3
81104e78:	1103c680 	call	81103c68 <SPWC_WRITE_REG32>
			bSuccess = TRUE;
81104e7c:	00800044 	movi	r2,1
81104e80:	e0bffa15 	stw	r2,-24(fp)
81104e84:	00000106 	br	81104e8c <b_SpaceWire_Interface_Set_TX_Div+0x198>
		} else {
			bSuccess = FALSE;
81104e88:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
81104e8c:	e0bffa17 	ldw	r2,-24(fp)
	}
81104e90:	e037883a 	mov	sp,fp
81104e94:	dfc00117 	ldw	ra,4(sp)
81104e98:	df000017 	ldw	fp,0(sp)
81104e9c:	dec00204 	addi	sp,sp,8
81104ea0:	f800283a 	ret

81104ea4 <b_SpaceWire_Interface_Write_TX_Data>:

	bool b_SpaceWire_Interface_Write_TX_Data(char c_SpwID, alt_u8 uc_TxFlag, alt_u8 uc_TxData){
81104ea4:	defffa04 	addi	sp,sp,-24
81104ea8:	dfc00515 	stw	ra,20(sp)
81104eac:	df000415 	stw	fp,16(sp)
81104eb0:	df000404 	addi	fp,sp,16
81104eb4:	2807883a 	mov	r3,r5
81104eb8:	3005883a 	mov	r2,r6
81104ebc:	e13ffd05 	stb	r4,-12(fp)
81104ec0:	e0fffe05 	stb	r3,-8(fp)
81104ec4:	e0bfff05 	stb	r2,-4(fp)

		bool bSuccess = FALSE;
81104ec8:	e03ffc15 	stw	zero,-16(fp)
		if (SPWC_READ_REG32(c_SpwID, SPWC_BACKDOOR_CONTROL_REGISTER_ADDRESS) & SPWC_TX_CODEC_TX_READY_STATUS_BIT_MASK) {
81104ecc:	e0bffd07 	ldb	r2,-12(fp)
81104ed0:	014000c4 	movi	r5,3
81104ed4:	1009883a 	mov	r4,r2
81104ed8:	1103d480 	call	81103d48 <SPWC_READ_REG32>
81104edc:	1081000c 	andi	r2,r2,1024
81104ee0:	10000c26 	beq	r2,zero,81104f14 <b_SpaceWire_Interface_Write_TX_Data+0x70>
			SPWC_WRITE_REG32(c_SpwID,
81104ee4:	e13ffd07 	ldb	r4,-12(fp)
					         SPWC_BACKDOOR_CONTROL_REGISTER_ADDRESS,
					         (alt_u32)(SPWC_TX_CODEC_TX_WRITE_CONTROL_BIT_MASK | ((uc_TxFlag & 0x01) << 8) | uc_TxData));
81104ee8:	e0bffe03 	ldbu	r2,-8(fp)
81104eec:	1080004c 	andi	r2,r2,1
81104ef0:	1004923a 	slli	r2,r2,8
81104ef4:	10c08014 	ori	r3,r2,512
81104ef8:	e0bfff03 	ldbu	r2,-4(fp)
81104efc:	1884b03a 	or	r2,r3,r2

	bool b_SpaceWire_Interface_Write_TX_Data(char c_SpwID, alt_u8 uc_TxFlag, alt_u8 uc_TxData){

		bool bSuccess = FALSE;
		if (SPWC_READ_REG32(c_SpwID, SPWC_BACKDOOR_CONTROL_REGISTER_ADDRESS) & SPWC_TX_CODEC_TX_READY_STATUS_BIT_MASK) {
			SPWC_WRITE_REG32(c_SpwID,
81104f00:	100d883a 	mov	r6,r2
81104f04:	014000c4 	movi	r5,3
81104f08:	1103c680 	call	81103c68 <SPWC_WRITE_REG32>
					         SPWC_BACKDOOR_CONTROL_REGISTER_ADDRESS,
					         (alt_u32)(SPWC_TX_CODEC_TX_WRITE_CONTROL_BIT_MASK | ((uc_TxFlag & 0x01) << 8) | uc_TxData));
			bSuccess = TRUE;
81104f0c:	00800044 	movi	r2,1
81104f10:	e0bffc15 	stw	r2,-16(fp)
		}

		return bSuccess;
81104f14:	e0bffc17 	ldw	r2,-16(fp)
	}
81104f18:	e037883a 	mov	sp,fp
81104f1c:	dfc00117 	ldw	ra,4(sp)
81104f20:	df000017 	ldw	fp,0(sp)
81104f24:	dec00204 	addi	sp,sp,8
81104f28:	f800283a 	ret

81104f2c <b_SpaceWire_Interface_Send_SpaceWire_Data>:

	bool b_SpaceWire_Interface_Send_SpaceWire_Data(char c_SpwID, alt_u8 *data_buffer, alt_u16 data_size){
81104f2c:	defff904 	addi	sp,sp,-28
81104f30:	dfc00615 	stw	ra,24(sp)
81104f34:	df000515 	stw	fp,20(sp)
81104f38:	df000504 	addi	fp,sp,20
81104f3c:	2007883a 	mov	r3,r4
81104f40:	e17ffe15 	stw	r5,-8(fp)
81104f44:	3005883a 	mov	r2,r6
81104f48:	e0fffd05 	stb	r3,-12(fp)
81104f4c:	e0bfff0d 	sth	r2,-4(fp)
		bool bSuccess = FALSE;
81104f50:	e03ffb15 	stw	zero,-20(fp)

		alt_u16 cnt = 0;
81104f54:	e03ffc0d 	sth	zero,-16(fp)
		while ((b_SpaceWire_Interface_Write_TX_Data(c_SpwID, 0, data_buffer[cnt])) && (cnt < (data_size - 1))) {
81104f58:	00000306 	br	81104f68 <b_SpaceWire_Interface_Send_SpaceWire_Data+0x3c>
			cnt++;
81104f5c:	e0bffc0b 	ldhu	r2,-16(fp)
81104f60:	10800044 	addi	r2,r2,1
81104f64:	e0bffc0d 	sth	r2,-16(fp)

	bool b_SpaceWire_Interface_Send_SpaceWire_Data(char c_SpwID, alt_u8 *data_buffer, alt_u16 data_size){
		bool bSuccess = FALSE;

		alt_u16 cnt = 0;
		while ((b_SpaceWire_Interface_Write_TX_Data(c_SpwID, 0, data_buffer[cnt])) && (cnt < (data_size - 1))) {
81104f68:	e13ffd07 	ldb	r4,-12(fp)
81104f6c:	e0bffc0b 	ldhu	r2,-16(fp)
81104f70:	e0fffe17 	ldw	r3,-8(fp)
81104f74:	1885883a 	add	r2,r3,r2
81104f78:	10800003 	ldbu	r2,0(r2)
81104f7c:	10803fcc 	andi	r2,r2,255
81104f80:	100d883a 	mov	r6,r2
81104f84:	000b883a 	mov	r5,zero
81104f88:	1104ea40 	call	81104ea4 <b_SpaceWire_Interface_Write_TX_Data>
81104f8c:	10000426 	beq	r2,zero,81104fa0 <b_SpaceWire_Interface_Send_SpaceWire_Data+0x74>
81104f90:	e0fffc0b 	ldhu	r3,-16(fp)
81104f94:	e0bfff0b 	ldhu	r2,-4(fp)
81104f98:	10bfffc4 	addi	r2,r2,-1
81104f9c:	18bfef16 	blt	r3,r2,81104f5c <__reset+0xfb0e4f5c>
			cnt++;
		}
		if (cnt == (data_size - 1)) {
81104fa0:	e0fffc0b 	ldhu	r3,-16(fp)
81104fa4:	e0bfff0b 	ldhu	r2,-4(fp)
81104fa8:	10bfffc4 	addi	r2,r2,-1
81104fac:	1880081e 	bne	r3,r2,81104fd0 <b_SpaceWire_Interface_Send_SpaceWire_Data+0xa4>
			if (b_SpaceWire_Interface_Write_TX_Data(c_SpwID, 1, 0)){
81104fb0:	e0bffd07 	ldb	r2,-12(fp)
81104fb4:	000d883a 	mov	r6,zero
81104fb8:	01400044 	movi	r5,1
81104fbc:	1009883a 	mov	r4,r2
81104fc0:	1104ea40 	call	81104ea4 <b_SpaceWire_Interface_Write_TX_Data>
81104fc4:	10000226 	beq	r2,zero,81104fd0 <b_SpaceWire_Interface_Send_SpaceWire_Data+0xa4>
				bSuccess = TRUE;
81104fc8:	00800044 	movi	r2,1
81104fcc:	e0bffb15 	stw	r2,-20(fp)
			}
		}

		return bSuccess;
81104fd0:	e0bffb17 	ldw	r2,-20(fp)
	}
81104fd4:	e037883a 	mov	sp,fp
81104fd8:	dfc00117 	ldw	ra,4(sp)
81104fdc:	df000017 	ldw	fp,0(sp)
81104fe0:	dec00204 	addi	sp,sp,8
81104fe4:	f800283a 	ret

81104fe8 <b_SpaceWire_Interface_Read_RX_Data>:

	bool b_SpaceWire_Interface_Read_RX_Data(char c_SpwID, alt_u8 *uc_RxFlag, alt_u8 *uc_RxData){
81104fe8:	defff904 	addi	sp,sp,-28
81104fec:	dfc00615 	stw	ra,24(sp)
81104ff0:	df000515 	stw	fp,20(sp)
81104ff4:	df000504 	addi	fp,sp,20
81104ff8:	2005883a 	mov	r2,r4
81104ffc:	e17ffe15 	stw	r5,-8(fp)
81105000:	e1bfff15 	stw	r6,-4(fp)
81105004:	e0bffd05 	stb	r2,-12(fp)

		bool bSuccess = FALSE;
81105008:	e03ffb15 	stw	zero,-20(fp)
		alt_u32 backdoor_register = 0;
8110500c:	e03ffc15 	stw	zero,-16(fp)

		backdoor_register = SPWC_READ_REG32(c_SpwID, SPWC_BACKDOOR_CONTROL_REGISTER_ADDRESS);
81105010:	e0bffd07 	ldb	r2,-12(fp)
81105014:	014000c4 	movi	r5,3
81105018:	1009883a 	mov	r4,r2
8110501c:	1103d480 	call	81103d48 <SPWC_READ_REG32>
81105020:	e0bffc15 	stw	r2,-16(fp)
		if (backdoor_register & SPWC_RX_CODEC_RX_DATAVALID_STATUS_BIT_MASK) {
81105024:	e0bffc17 	ldw	r2,-16(fp)
81105028:	1081002c 	andhi	r2,r2,1024
8110502c:	10001326 	beq	r2,zero,8110507c <b_SpaceWire_Interface_Read_RX_Data+0x94>

			*uc_RxFlag = (alt_u8)((backdoor_register & SPWC_RX_CODEC_SPACEWIRE_FLAG_VALUE_MASK) >> 24);
81105030:	e0bffc17 	ldw	r2,-16(fp)
81105034:	1080402c 	andhi	r2,r2,256
81105038:	1004d63a 	srli	r2,r2,24
8110503c:	1007883a 	mov	r3,r2
81105040:	e0bffe17 	ldw	r2,-8(fp)
81105044:	10c00005 	stb	r3,0(r2)
			*uc_RxData = (alt_u8)((backdoor_register & SPWC_RX_CODEC_SPACEWIRE_DATA_VALUE_MASK) >> 16);
81105048:	e0bffc17 	ldw	r2,-16(fp)
8110504c:	10803fec 	andhi	r2,r2,255
81105050:	1004d43a 	srli	r2,r2,16
81105054:	1007883a 	mov	r3,r2
81105058:	e0bfff17 	ldw	r2,-4(fp)
8110505c:	10c00005 	stb	r3,0(r2)

			SPWC_WRITE_REG32(c_SpwID,
81105060:	e0bffd07 	ldb	r2,-12(fp)
81105064:	01808034 	movhi	r6,512
81105068:	014000c4 	movi	r5,3
8110506c:	1009883a 	mov	r4,r2
81105070:	1103c680 	call	81103c68 <SPWC_WRITE_REG32>
					         SPWC_BACKDOOR_CONTROL_REGISTER_ADDRESS,
					         (alt_u32)(SPWC_RX_CODEC_RX_READ_CONTROL_BIT_MASK));
			bSuccess = TRUE;
81105074:	00800044 	movi	r2,1
81105078:	e0bffb15 	stw	r2,-20(fp)
		}

		return bSuccess;
8110507c:	e0bffb17 	ldw	r2,-20(fp)
	}
81105080:	e037883a 	mov	sp,fp
81105084:	dfc00117 	ldw	ra,4(sp)
81105088:	df000017 	ldw	fp,0(sp)
8110508c:	dec00204 	addi	sp,sp,8
81105090:	f800283a 	ret

81105094 <ui_SpaceWire_Interface_Get_SpaceWire_Data>:

	alt_u16 ui_SpaceWire_Interface_Get_SpaceWire_Data(char c_SpwID, alt_u8 *data_buffer, alt_u16 buffer_size){
81105094:	defffa04 	addi	sp,sp,-24
81105098:	dfc00515 	stw	ra,20(sp)
8110509c:	df000415 	stw	fp,16(sp)
811050a0:	df000404 	addi	fp,sp,16
811050a4:	2007883a 	mov	r3,r4
811050a8:	e17ffe15 	stw	r5,-8(fp)
811050ac:	3005883a 	mov	r2,r6
811050b0:	e0fffd05 	stb	r3,-12(fp)
811050b4:	e0bfff0d 	sth	r2,-4(fp)

		alt_u16 ui_rx_data_size = 0;
811050b8:	e03ffc0d 	sth	zero,-16(fp)

		alt_u8 spw_flag = 0;
811050bc:	e03ffc85 	stb	zero,-14(fp)
		alt_u8 spw_data = 0;
811050c0:	e03ffcc5 	stb	zero,-13(fp)

		while ((b_SpaceWire_Interface_Read_RX_Data(c_SpwID, &spw_flag, &spw_data)) && (ui_rx_data_size < (buffer_size - 1))) {
811050c4:	00000b06 	br	811050f4 <ui_SpaceWire_Interface_Get_SpaceWire_Data+0x60>
			if (spw_flag == 0) {
811050c8:	e0bffc83 	ldbu	r2,-14(fp)
811050cc:	10803fcc 	andi	r2,r2,255
811050d0:	1000081e 	bne	r2,zero,811050f4 <ui_SpaceWire_Interface_Get_SpaceWire_Data+0x60>
				data_buffer[ui_rx_data_size] = spw_data;
811050d4:	e0bffc0b 	ldhu	r2,-16(fp)
811050d8:	e0fffe17 	ldw	r3,-8(fp)
811050dc:	1885883a 	add	r2,r3,r2
811050e0:	e0fffcc3 	ldbu	r3,-13(fp)
811050e4:	10c00005 	stb	r3,0(r2)
				ui_rx_data_size++;
811050e8:	e0bffc0b 	ldhu	r2,-16(fp)
811050ec:	10800044 	addi	r2,r2,1
811050f0:	e0bffc0d 	sth	r2,-16(fp)
		alt_u16 ui_rx_data_size = 0;

		alt_u8 spw_flag = 0;
		alt_u8 spw_data = 0;

		while ((b_SpaceWire_Interface_Read_RX_Data(c_SpwID, &spw_flag, &spw_data)) && (ui_rx_data_size < (buffer_size - 1))) {
811050f4:	e0bffd07 	ldb	r2,-12(fp)
811050f8:	e13ffcc4 	addi	r4,fp,-13
811050fc:	e0fffc84 	addi	r3,fp,-14
81105100:	200d883a 	mov	r6,r4
81105104:	180b883a 	mov	r5,r3
81105108:	1009883a 	mov	r4,r2
8110510c:	1104fe80 	call	81104fe8 <b_SpaceWire_Interface_Read_RX_Data>
81105110:	10000426 	beq	r2,zero,81105124 <ui_SpaceWire_Interface_Get_SpaceWire_Data+0x90>
81105114:	e0fffc0b 	ldhu	r3,-16(fp)
81105118:	e0bfff0b 	ldhu	r2,-4(fp)
8110511c:	10bfffc4 	addi	r2,r2,-1
81105120:	18bfe916 	blt	r3,r2,811050c8 <__reset+0xfb0e50c8>
				data_buffer[ui_rx_data_size] = spw_data;
				ui_rx_data_size++;
			}
		}

		return ui_rx_data_size;
81105124:	e0bffc0b 	ldhu	r2,-16(fp)
	}
81105128:	e037883a 	mov	sp,fp
8110512c:	dfc00117 	ldw	ra,4(sp)
81105130:	df000017 	ldw	fp,0(sp)
81105134:	dec00204 	addi	sp,sp,8
81105138:	f800283a 	ret

8110513c <TRAN_WRITE_REG32>:
	alt_u32 ul_tran_e_interface_control_status_register_value = 0x00000000;
	alt_u32 ul_tran_f_interface_control_status_register_value = 0x00000000;
	alt_u32 ul_tran_g_interface_control_status_register_value = 0x00000000;
	alt_u32 ul_tran_h_interface_control_status_register_value = 0x00000000;

	void TRAN_WRITE_REG32(char c_SpwID, alt_u8 RegisterOffset, alt_u32 RegisterValue){
8110513c:	defffb04 	addi	sp,sp,-20
81105140:	df000415 	stw	fp,16(sp)
81105144:	df000404 	addi	fp,sp,16
81105148:	2007883a 	mov	r3,r4
8110514c:	2805883a 	mov	r2,r5
81105150:	e1bfff15 	stw	r6,-4(fp)
81105154:	e0fffd05 	stb	r3,-12(fp)
81105158:	e0bffe05 	stb	r2,-8(fp)
		alt_u32 *pTranAddr = (alt_u32 *)TRAN_A_BASE;
8110515c:	e03ffc15 	stw	zero,-16(fp)
		switch (c_SpwID) {
81105160:	e0bffd07 	ldb	r2,-12(fp)
81105164:	10bfefc4 	addi	r2,r2,-65
81105168:	10c00228 	cmpgeui	r3,r2,8
8110516c:	18001e1e 	bne	r3,zero,811051e8 <TRAN_WRITE_REG32+0xac>
81105170:	100690ba 	slli	r3,r2,2
81105174:	00a04434 	movhi	r2,33040
81105178:	10946204 	addi	r2,r2,20872
8110517c:	1885883a 	add	r2,r3,r2
81105180:	10800017 	ldw	r2,0(r2)
81105184:	1000683a 	jmp	r2
81105188:	811051a8 	cmpgeui	r4,r16,16710
8110518c:	811051b0 	cmpltui	r4,r16,16710
81105190:	811051b8 	rdprs	r4,r16,16710
81105194:	811051c0 	call	8811051c <__reset+0x20f051c>
81105198:	811051c8 	cmpgei	r4,r16,16711
8110519c:	811051d0 	cmplti	r4,r16,16711
811051a0:	811051d8 	cmpnei	r4,r16,16711
811051a4:	811051e0 	cmpeqi	r4,r16,16711
			case 'A':
				pTranAddr = (alt_u32 *)TRAN_A_BASE;
811051a8:	e03ffc15 	stw	zero,-16(fp)
			break;
811051ac:	00000e06 	br	811051e8 <TRAN_WRITE_REG32+0xac>
			case 'B':
				pTranAddr = (alt_u32 *)TRAN_B_BASE;
811051b0:	e03ffc15 	stw	zero,-16(fp)
			break;
811051b4:	00000c06 	br	811051e8 <TRAN_WRITE_REG32+0xac>
			case 'C':
				pTranAddr = (alt_u32 *)TRAN_C_BASE;
811051b8:	e03ffc15 	stw	zero,-16(fp)
			break;
811051bc:	00000a06 	br	811051e8 <TRAN_WRITE_REG32+0xac>
			case 'D':
				pTranAddr = (alt_u32 *)TRAN_D_BASE;
811051c0:	e03ffc15 	stw	zero,-16(fp)
			break;
811051c4:	00000806 	br	811051e8 <TRAN_WRITE_REG32+0xac>
			case 'E':
				pTranAddr = (alt_u32 *)TRAN_E_BASE;
811051c8:	e03ffc15 	stw	zero,-16(fp)
			break;
811051cc:	00000606 	br	811051e8 <TRAN_WRITE_REG32+0xac>
			case 'F':
				pTranAddr = (alt_u32 *)TRAN_F_BASE;
811051d0:	e03ffc15 	stw	zero,-16(fp)
			break;
811051d4:	00000406 	br	811051e8 <TRAN_WRITE_REG32+0xac>
			case 'G':
				pTranAddr = (alt_u32 *)TRAN_G_BASE;
811051d8:	e03ffc15 	stw	zero,-16(fp)
			break;
811051dc:	00000206 	br	811051e8 <TRAN_WRITE_REG32+0xac>
			case 'H':
				pTranAddr = (alt_u32 *)TRAN_H_BASE;
811051e0:	e03ffc15 	stw	zero,-16(fp)
			break;
811051e4:	0001883a 	nop
		}
		*(pTranAddr + (alt_u32)RegisterOffset) = (alt_u32) RegisterValue;
811051e8:	e0bffe03 	ldbu	r2,-8(fp)
811051ec:	1085883a 	add	r2,r2,r2
811051f0:	1085883a 	add	r2,r2,r2
811051f4:	1007883a 	mov	r3,r2
811051f8:	e0bffc17 	ldw	r2,-16(fp)
811051fc:	10c5883a 	add	r2,r2,r3
81105200:	e0ffff17 	ldw	r3,-4(fp)
81105204:	10c00015 	stw	r3,0(r2)
	}
81105208:	0001883a 	nop
8110520c:	e037883a 	mov	sp,fp
81105210:	df000017 	ldw	fp,0(sp)
81105214:	dec00104 	addi	sp,sp,4
81105218:	f800283a 	ret

8110521c <TRAN_READ_REG32>:

	alt_u32 TRAN_READ_REG32(char c_SpwID, alt_u8 RegisterOffset){
8110521c:	defffb04 	addi	sp,sp,-20
81105220:	df000415 	stw	fp,16(sp)
81105224:	df000404 	addi	fp,sp,16
81105228:	2007883a 	mov	r3,r4
8110522c:	2805883a 	mov	r2,r5
81105230:	e0fffe05 	stb	r3,-8(fp)
81105234:	e0bfff05 	stb	r2,-4(fp)
		alt_u32 RegisterValue = 0;
81105238:	e03ffd15 	stw	zero,-12(fp)
		alt_u32 *pTranAddr = (alt_u32 *)TRAN_A_BASE;
8110523c:	e03ffc15 	stw	zero,-16(fp)
		switch (c_SpwID) {
81105240:	e0bffe07 	ldb	r2,-8(fp)
81105244:	10bfefc4 	addi	r2,r2,-65
81105248:	10c00228 	cmpgeui	r3,r2,8
8110524c:	18001e1e 	bne	r3,zero,811052c8 <TRAN_READ_REG32+0xac>
81105250:	100690ba 	slli	r3,r2,2
81105254:	00a04434 	movhi	r2,33040
81105258:	10949a04 	addi	r2,r2,21096
8110525c:	1885883a 	add	r2,r3,r2
81105260:	10800017 	ldw	r2,0(r2)
81105264:	1000683a 	jmp	r2
81105268:	81105288 	cmpgei	r4,r16,16714
8110526c:	81105290 	cmplti	r4,r16,16714
81105270:	81105298 	cmpnei	r4,r16,16714
81105274:	811052a0 	cmpeqi	r4,r16,16714
81105278:	811052a8 	cmpgeui	r4,r16,16714
8110527c:	811052b0 	cmpltui	r4,r16,16714
81105280:	811052b8 	rdprs	r4,r16,16714
81105284:	811052c0 	call	8811052c <__reset+0x20f052c>
			case 'A':
				pTranAddr = (alt_u32 *)TRAN_A_BASE;
81105288:	e03ffc15 	stw	zero,-16(fp)
			break;
8110528c:	00000e06 	br	811052c8 <TRAN_READ_REG32+0xac>
			case 'B':
				pTranAddr = (alt_u32 *)TRAN_B_BASE;
81105290:	e03ffc15 	stw	zero,-16(fp)
			break;
81105294:	00000c06 	br	811052c8 <TRAN_READ_REG32+0xac>
			case 'C':
				pTranAddr = (alt_u32 *)TRAN_C_BASE;
81105298:	e03ffc15 	stw	zero,-16(fp)
			break;
8110529c:	00000a06 	br	811052c8 <TRAN_READ_REG32+0xac>
			case 'D':
				pTranAddr = (alt_u32 *)TRAN_D_BASE;
811052a0:	e03ffc15 	stw	zero,-16(fp)
			break;
811052a4:	00000806 	br	811052c8 <TRAN_READ_REG32+0xac>
			case 'E':
				pTranAddr = (alt_u32 *)TRAN_E_BASE;
811052a8:	e03ffc15 	stw	zero,-16(fp)
			break;
811052ac:	00000606 	br	811052c8 <TRAN_READ_REG32+0xac>
			case 'F':
				pTranAddr = (alt_u32 *)TRAN_F_BASE;
811052b0:	e03ffc15 	stw	zero,-16(fp)
			break;
811052b4:	00000406 	br	811052c8 <TRAN_READ_REG32+0xac>
			case 'G':
				pTranAddr = (alt_u32 *)TRAN_G_BASE;
811052b8:	e03ffc15 	stw	zero,-16(fp)
			break;
811052bc:	00000206 	br	811052c8 <TRAN_READ_REG32+0xac>
			case 'H':
				pTranAddr = (alt_u32 *)TRAN_H_BASE;
811052c0:	e03ffc15 	stw	zero,-16(fp)
			break;
811052c4:	0001883a 	nop
		}
		RegisterValue = *(pTranAddr + (alt_u32)RegisterOffset);
811052c8:	e0bfff03 	ldbu	r2,-4(fp)
811052cc:	1085883a 	add	r2,r2,r2
811052d0:	1085883a 	add	r2,r2,r2
811052d4:	1007883a 	mov	r3,r2
811052d8:	e0bffc17 	ldw	r2,-16(fp)
811052dc:	10c5883a 	add	r2,r2,r3
811052e0:	10800017 	ldw	r2,0(r2)
811052e4:	e0bffd15 	stw	r2,-12(fp)
		return RegisterValue;
811052e8:	e0bffd17 	ldw	r2,-12(fp)
	}
811052ec:	e037883a 	mov	sp,fp
811052f0:	df000017 	ldw	fp,0(sp)
811052f4:	dec00104 	addi	sp,sp,4
811052f8:	f800283a 	ret

811052fc <b_Transparent_Interface_Write_Register>:

	bool b_Transparent_Interface_Write_Register(char c_SpwID, alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue){
811052fc:	defffa04 	addi	sp,sp,-24
81105300:	dfc00515 	stw	ra,20(sp)
81105304:	df000415 	stw	fp,16(sp)
81105308:	df000404 	addi	fp,sp,16
8110530c:	2007883a 	mov	r3,r4
81105310:	2805883a 	mov	r2,r5
81105314:	e1bfff15 	stw	r6,-4(fp)
81105318:	e0fffd05 	stb	r3,-12(fp)
8110531c:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
81105320:	e03ffc15 	stw	zero,-16(fp)

		if (uc_RegisterAddress <= 0x02) {
81105324:	e0bffe03 	ldbu	r2,-8(fp)
81105328:	108000e8 	cmpgeui	r2,r2,3
8110532c:	1000081e 	bne	r2,zero,81105350 <b_Transparent_Interface_Write_Register+0x54>
			TRAN_WRITE_REG32(c_SpwID, uc_RegisterAddress, ul_RegisterValue);
81105330:	e0bffd07 	ldb	r2,-12(fp)
81105334:	e0fffe03 	ldbu	r3,-8(fp)
81105338:	e1bfff17 	ldw	r6,-4(fp)
8110533c:	180b883a 	mov	r5,r3
81105340:	1009883a 	mov	r4,r2
81105344:	110513c0 	call	8110513c <TRAN_WRITE_REG32>
			bSuccess = TRUE;
81105348:	00800044 	movi	r2,1
8110534c:	e0bffc15 	stw	r2,-16(fp)
		}

		return bSuccess;
81105350:	e0bffc17 	ldw	r2,-16(fp)
	}
81105354:	e037883a 	mov	sp,fp
81105358:	dfc00117 	ldw	ra,4(sp)
8110535c:	df000017 	ldw	fp,0(sp)
81105360:	dec00204 	addi	sp,sp,8
81105364:	f800283a 	ret

81105368 <ul_Transparent_Interface_Read_Register>:

	alt_u32 ul_Transparent_Interface_Read_Register(char c_SpwID, alt_u8 uc_RegisterAddress){
81105368:	defffb04 	addi	sp,sp,-20
8110536c:	dfc00415 	stw	ra,16(sp)
81105370:	df000315 	stw	fp,12(sp)
81105374:	df000304 	addi	fp,sp,12
81105378:	2007883a 	mov	r3,r4
8110537c:	2805883a 	mov	r2,r5
81105380:	e0fffe05 	stb	r3,-8(fp)
81105384:	e0bfff05 	stb	r2,-4(fp)

		alt_u32 ul_RegisterValue = 0;
81105388:	e03ffd15 	stw	zero,-12(fp)

		if (uc_RegisterAddress <= 0x02) {
8110538c:	e0bfff03 	ldbu	r2,-4(fp)
81105390:	108000e8 	cmpgeui	r2,r2,3
81105394:	1000061e 	bne	r2,zero,811053b0 <ul_Transparent_Interface_Read_Register+0x48>
			ul_RegisterValue = TRAN_READ_REG32(c_SpwID, uc_RegisterAddress);
81105398:	e0bffe07 	ldb	r2,-8(fp)
8110539c:	e0ffff03 	ldbu	r3,-4(fp)
811053a0:	180b883a 	mov	r5,r3
811053a4:	1009883a 	mov	r4,r2
811053a8:	110521c0 	call	8110521c <TRAN_READ_REG32>
811053ac:	e0bffd15 	stw	r2,-12(fp)
		}

		return ul_RegisterValue;
811053b0:	e0bffd17 	ldw	r2,-12(fp)
	}
811053b4:	e037883a 	mov	sp,fp
811053b8:	dfc00117 	ldw	ra,4(sp)
811053bc:	df000017 	ldw	fp,0(sp)
811053c0:	dec00204 	addi	sp,sp,8
811053c4:	f800283a 	ret

811053c8 <v_Transparent_Interface_Enable_Control>:

	bool v_Transparent_Interface_Enable_Control(char c_SpwID, alt_u8 uc_RegisterOperation, alt_u32 ul_EnableMask){
811053c8:	defff804 	addi	sp,sp,-32
811053cc:	dfc00715 	stw	ra,28(sp)
811053d0:	df000615 	stw	fp,24(sp)
811053d4:	df000604 	addi	fp,sp,24
811053d8:	2007883a 	mov	r3,r4
811053dc:	2805883a 	mov	r2,r5
811053e0:	e1bfff15 	stw	r6,-4(fp)
811053e4:	e0fffd05 	stb	r3,-12(fp)
811053e8:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
811053ec:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_tran_mask = TRAN_INTERFACE_ENABLE_CONTROL_BIT_MASK | TRAN_INTERFACE_RX_ENABLE_CONTROL_BIT_MASK | TRAN_INTERFACE_TX_ENABLE_CONTROL_BIT_MASK;
811053f0:	0081c004 	movi	r2,1792
811053f4:	e0bffc15 	stw	r2,-16(fp)
		alt_u32 *ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
811053f8:	d0a03304 	addi	r2,gp,-32564
811053fc:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
81105400:	e0bffd07 	ldb	r2,-12(fp)
81105404:	10bfefc4 	addi	r2,r2,-65
81105408:	10c00228 	cmpgeui	r3,r2,8
8110540c:	1800361e 	bne	r3,zero,811054e8 <v_Transparent_Interface_Enable_Control+0x120>
81105410:	100690ba 	slli	r3,r2,2
81105414:	00a04434 	movhi	r2,33040
81105418:	10950a04 	addi	r2,r2,21544
8110541c:	1885883a 	add	r2,r3,r2
81105420:	10800017 	ldw	r2,0(r2)
81105424:	1000683a 	jmp	r2
81105428:	81105448 	cmpgei	r4,r16,16721
8110542c:	8110545c 	xori	r4,r16,16721
81105430:	81105470 	cmpltui	r4,r16,16721
81105434:	81105484 	addi	r4,r16,16722
81105438:	81105498 	cmpnei	r4,r16,16722
8110543c:	811054ac 	andhi	r4,r16,16722
81105440:	811054c0 	call	8811054c <__reset+0x20f054c>
81105444:	811054d4 	ori	r4,r16,16723
			case 'A':
				ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
81105448:	d0a03304 	addi	r2,gp,-32564
8110544c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81105450:	00800044 	movi	r2,1
81105454:	e0bffa15 	stw	r2,-24(fp)
			break;
81105458:	00002306 	br	811054e8 <v_Transparent_Interface_Enable_Control+0x120>
			case 'B':
				ul_tran_interface_control_status_register_value = &ul_tran_b_interface_control_status_register_value;
8110545c:	d0a03404 	addi	r2,gp,-32560
81105460:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81105464:	00800044 	movi	r2,1
81105468:	e0bffa15 	stw	r2,-24(fp)
			break;
8110546c:	00001e06 	br	811054e8 <v_Transparent_Interface_Enable_Control+0x120>
			case 'C':
				ul_tran_interface_control_status_register_value = &ul_tran_c_interface_control_status_register_value;
81105470:	d0a03504 	addi	r2,gp,-32556
81105474:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81105478:	00800044 	movi	r2,1
8110547c:	e0bffa15 	stw	r2,-24(fp)
			break;
81105480:	00001906 	br	811054e8 <v_Transparent_Interface_Enable_Control+0x120>
			case 'D':
				ul_tran_interface_control_status_register_value = &ul_tran_d_interface_control_status_register_value;
81105484:	d0a03604 	addi	r2,gp,-32552
81105488:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
8110548c:	00800044 	movi	r2,1
81105490:	e0bffa15 	stw	r2,-24(fp)
			break;
81105494:	00001406 	br	811054e8 <v_Transparent_Interface_Enable_Control+0x120>
			case 'E':
				ul_tran_interface_control_status_register_value = &ul_tran_e_interface_control_status_register_value;
81105498:	d0a03704 	addi	r2,gp,-32548
8110549c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811054a0:	00800044 	movi	r2,1
811054a4:	e0bffa15 	stw	r2,-24(fp)
			break;
811054a8:	00000f06 	br	811054e8 <v_Transparent_Interface_Enable_Control+0x120>
			case 'F':
				ul_tran_interface_control_status_register_value = &ul_tran_f_interface_control_status_register_value;
811054ac:	d0a03804 	addi	r2,gp,-32544
811054b0:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811054b4:	00800044 	movi	r2,1
811054b8:	e0bffa15 	stw	r2,-24(fp)
			break;
811054bc:	00000a06 	br	811054e8 <v_Transparent_Interface_Enable_Control+0x120>
			case 'G':
				ul_tran_interface_control_status_register_value = &ul_tran_g_interface_control_status_register_value;
811054c0:	d0a03904 	addi	r2,gp,-32540
811054c4:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811054c8:	00800044 	movi	r2,1
811054cc:	e0bffa15 	stw	r2,-24(fp)
			break;
811054d0:	00000506 	br	811054e8 <v_Transparent_Interface_Enable_Control+0x120>
			case 'H':
				ul_tran_interface_control_status_register_value = &ul_tran_h_interface_control_status_register_value;
811054d4:	d0a03a04 	addi	r2,gp,-32536
811054d8:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811054dc:	00800044 	movi	r2,1
811054e0:	e0bffa15 	stw	r2,-24(fp)
			break;
811054e4:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_EnableMask & ul_tran_mask) != 0)){
811054e8:	e0bffa17 	ldw	r2,-24(fp)
811054ec:	10800058 	cmpnei	r2,r2,1
811054f0:	10002b1e 	bne	r2,zero,811055a0 <v_Transparent_Interface_Enable_Control+0x1d8>
811054f4:	e0ffff17 	ldw	r3,-4(fp)
811054f8:	e0bffc17 	ldw	r2,-16(fp)
811054fc:	1884703a 	and	r2,r3,r2
81105500:	10002726 	beq	r2,zero,811055a0 <v_Transparent_Interface_Enable_Control+0x1d8>
			switch (uc_RegisterOperation){
81105504:	e0bffe03 	ldbu	r2,-8(fp)
81105508:	10000326 	beq	r2,zero,81105518 <v_Transparent_Interface_Enable_Control+0x150>
8110550c:	10800060 	cmpeqi	r2,r2,1
81105510:	1000121e 	bne	r2,zero,8110555c <v_Transparent_Interface_Enable_Control+0x194>
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
					bSuccess = TRUE;
				break;

			}
		} else {
81105514:	00002306 	br	811055a4 <v_Transparent_Interface_Enable_Control+0x1dc>
		}
		if ((bSuccess == TRUE) && ((ul_EnableMask & ul_tran_mask) != 0)){
			switch (uc_RegisterOperation){
			
				case TRAN_REG_CLEAR:
					*ul_tran_interface_control_status_register_value &= ~ul_EnableMask;
81105518:	e0bffb17 	ldw	r2,-20(fp)
8110551c:	10c00017 	ldw	r3,0(r2)
81105520:	e0bfff17 	ldw	r2,-4(fp)
81105524:	0084303a 	nor	r2,zero,r2
81105528:	1886703a 	and	r3,r3,r2
8110552c:	e0bffb17 	ldw	r2,-20(fp)
81105530:	10c00015 	stw	r3,0(r2)
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
81105534:	e0fffd07 	ldb	r3,-12(fp)
81105538:	e0bffb17 	ldw	r2,-20(fp)
8110553c:	10800017 	ldw	r2,0(r2)
81105540:	100d883a 	mov	r6,r2
81105544:	01400804 	movi	r5,32
81105548:	1809883a 	mov	r4,r3
8110554c:	110513c0 	call	8110513c <TRAN_WRITE_REG32>
					bSuccess = TRUE;
81105550:	00800044 	movi	r2,1
81105554:	e0bffa15 	stw	r2,-24(fp)
				break;
81105558:	00001006 	br	8110559c <v_Transparent_Interface_Enable_Control+0x1d4>

				case TRAN_REG_SET:
					*ul_tran_interface_control_status_register_value |= ul_EnableMask;
8110555c:	e0bffb17 	ldw	r2,-20(fp)
81105560:	10c00017 	ldw	r3,0(r2)
81105564:	e0bfff17 	ldw	r2,-4(fp)
81105568:	1886b03a 	or	r3,r3,r2
8110556c:	e0bffb17 	ldw	r2,-20(fp)
81105570:	10c00015 	stw	r3,0(r2)
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
81105574:	e0fffd07 	ldb	r3,-12(fp)
81105578:	e0bffb17 	ldw	r2,-20(fp)
8110557c:	10800017 	ldw	r2,0(r2)
81105580:	100d883a 	mov	r6,r2
81105584:	01400804 	movi	r5,32
81105588:	1809883a 	mov	r4,r3
8110558c:	110513c0 	call	8110513c <TRAN_WRITE_REG32>
					bSuccess = TRUE;
81105590:	00800044 	movi	r2,1
81105594:	e0bffa15 	stw	r2,-24(fp)
				break;
81105598:	0001883a 	nop

			}
		} else {
8110559c:	00000106 	br	811055a4 <v_Transparent_Interface_Enable_Control+0x1dc>
			bSuccess = FALSE;
811055a0:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
811055a4:	e0bffa17 	ldw	r2,-24(fp)
	}
811055a8:	e037883a 	mov	sp,fp
811055ac:	dfc00117 	ldw	ra,4(sp)
811055b0:	df000017 	ldw	fp,0(sp)
811055b4:	dec00204 	addi	sp,sp,8
811055b8:	f800283a 	ret

811055bc <v_Transparent_Interface_Interrupts_Enable_Control>:

	bool v_Transparent_Interface_Interrupts_Enable_Control(char c_SpwID, alt_u8 uc_RegisterOperation, alt_u32 ul_InterruptMask){
811055bc:	defff804 	addi	sp,sp,-32
811055c0:	dfc00715 	stw	ra,28(sp)
811055c4:	df000615 	stw	fp,24(sp)
811055c8:	df000604 	addi	fp,sp,24
811055cc:	2007883a 	mov	r3,r4
811055d0:	2805883a 	mov	r2,r5
811055d4:	e1bfff15 	stw	r6,-4(fp)
811055d8:	e0fffd05 	stb	r3,-12(fp)
811055dc:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
811055e0:	e03ffa15 	stw	zero,-24(fp)

		const alt_u32 ul_tran_mask = TRAN_INTERFACE_ERROR_INTERRUPT_ENABLE_BIT_MASK | TRAN_DATA_RECEIVED_INTERRUPT_ENABLE_BIT_MASK | TRAN_RX_FIFO_FULL_INTERRUPT_ENABLE_BIT_MASK | TRAN_TX_FIFO_EMPTY_INTERRUPT_ENABLE_BIT_MASK;
811055e4:	00803c04 	movi	r2,240
811055e8:	e0bffc15 	stw	r2,-16(fp)
		alt_u32 *ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
811055ec:	d0a03304 	addi	r2,gp,-32564
811055f0:	e0bffb15 	stw	r2,-20(fp)
		switch (c_SpwID) {
811055f4:	e0bffd07 	ldb	r2,-12(fp)
811055f8:	10bfefc4 	addi	r2,r2,-65
811055fc:	10c00228 	cmpgeui	r3,r2,8
81105600:	1800361e 	bne	r3,zero,811056dc <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
81105604:	100690ba 	slli	r3,r2,2
81105608:	00a04434 	movhi	r2,33040
8110560c:	10958704 	addi	r2,r2,22044
81105610:	1885883a 	add	r2,r3,r2
81105614:	10800017 	ldw	r2,0(r2)
81105618:	1000683a 	jmp	r2
8110561c:	8110563c 	xorhi	r4,r16,16728
81105620:	81105650 	cmplti	r4,r16,16729
81105624:	81105664 	muli	r4,r16,16729
81105628:	81105678 	rdprs	r4,r16,16729
8110562c:	8110568c 	andi	r4,r16,16730
81105630:	811056a0 	cmpeqi	r4,r16,16730
81105634:	811056b4 	orhi	r4,r16,16730
81105638:	811056c8 	cmpgei	r4,r16,16731
			case 'A':
				ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
8110563c:	d0a03304 	addi	r2,gp,-32564
81105640:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81105644:	00800044 	movi	r2,1
81105648:	e0bffa15 	stw	r2,-24(fp)
			break;
8110564c:	00002306 	br	811056dc <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'B':
				ul_tran_interface_control_status_register_value = &ul_tran_b_interface_control_status_register_value;
81105650:	d0a03404 	addi	r2,gp,-32560
81105654:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81105658:	00800044 	movi	r2,1
8110565c:	e0bffa15 	stw	r2,-24(fp)
			break;
81105660:	00001e06 	br	811056dc <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'C':
				ul_tran_interface_control_status_register_value = &ul_tran_c_interface_control_status_register_value;
81105664:	d0a03504 	addi	r2,gp,-32556
81105668:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
8110566c:	00800044 	movi	r2,1
81105670:	e0bffa15 	stw	r2,-24(fp)
			break;
81105674:	00001906 	br	811056dc <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'D':
				ul_tran_interface_control_status_register_value = &ul_tran_d_interface_control_status_register_value;
81105678:	d0a03604 	addi	r2,gp,-32552
8110567c:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81105680:	00800044 	movi	r2,1
81105684:	e0bffa15 	stw	r2,-24(fp)
			break;
81105688:	00001406 	br	811056dc <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'E':
				ul_tran_interface_control_status_register_value = &ul_tran_e_interface_control_status_register_value;
8110568c:	d0a03704 	addi	r2,gp,-32548
81105690:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
81105694:	00800044 	movi	r2,1
81105698:	e0bffa15 	stw	r2,-24(fp)
			break;
8110569c:	00000f06 	br	811056dc <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'F':
				ul_tran_interface_control_status_register_value = &ul_tran_f_interface_control_status_register_value;
811056a0:	d0a03804 	addi	r2,gp,-32544
811056a4:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811056a8:	00800044 	movi	r2,1
811056ac:	e0bffa15 	stw	r2,-24(fp)
			break;
811056b0:	00000a06 	br	811056dc <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'G':
				ul_tran_interface_control_status_register_value = &ul_tran_g_interface_control_status_register_value;
811056b4:	d0a03904 	addi	r2,gp,-32540
811056b8:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811056bc:	00800044 	movi	r2,1
811056c0:	e0bffa15 	stw	r2,-24(fp)
			break;
811056c4:	00000506 	br	811056dc <v_Transparent_Interface_Interrupts_Enable_Control+0x120>
			case 'H':
				ul_tran_interface_control_status_register_value = &ul_tran_h_interface_control_status_register_value;
811056c8:	d0a03a04 	addi	r2,gp,-32536
811056cc:	e0bffb15 	stw	r2,-20(fp)
				bSuccess = TRUE;
811056d0:	00800044 	movi	r2,1
811056d4:	e0bffa15 	stw	r2,-24(fp)
			break;
811056d8:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_tran_mask) != 0)){
811056dc:	e0bffa17 	ldw	r2,-24(fp)
811056e0:	10800058 	cmpnei	r2,r2,1
811056e4:	10002b1e 	bne	r2,zero,81105794 <v_Transparent_Interface_Interrupts_Enable_Control+0x1d8>
811056e8:	e0ffff17 	ldw	r3,-4(fp)
811056ec:	e0bffc17 	ldw	r2,-16(fp)
811056f0:	1884703a 	and	r2,r3,r2
811056f4:	10002726 	beq	r2,zero,81105794 <v_Transparent_Interface_Interrupts_Enable_Control+0x1d8>
			switch (uc_RegisterOperation){
811056f8:	e0bffe03 	ldbu	r2,-8(fp)
811056fc:	10000326 	beq	r2,zero,8110570c <v_Transparent_Interface_Interrupts_Enable_Control+0x150>
81105700:	10800060 	cmpeqi	r2,r2,1
81105704:	1000121e 	bne	r2,zero,81105750 <v_Transparent_Interface_Interrupts_Enable_Control+0x194>
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
					bSuccess = TRUE;
				break;

			}
		} else {
81105708:	00002306 	br	81105798 <v_Transparent_Interface_Interrupts_Enable_Control+0x1dc>
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_tran_mask) != 0)){
			switch (uc_RegisterOperation){

				case TRAN_REG_CLEAR:
					*ul_tran_interface_control_status_register_value &= ~ul_InterruptMask;
8110570c:	e0bffb17 	ldw	r2,-20(fp)
81105710:	10c00017 	ldw	r3,0(r2)
81105714:	e0bfff17 	ldw	r2,-4(fp)
81105718:	0084303a 	nor	r2,zero,r2
8110571c:	1886703a 	and	r3,r3,r2
81105720:	e0bffb17 	ldw	r2,-20(fp)
81105724:	10c00015 	stw	r3,0(r2)
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
81105728:	e0fffd07 	ldb	r3,-12(fp)
8110572c:	e0bffb17 	ldw	r2,-20(fp)
81105730:	10800017 	ldw	r2,0(r2)
81105734:	100d883a 	mov	r6,r2
81105738:	01400804 	movi	r5,32
8110573c:	1809883a 	mov	r4,r3
81105740:	110513c0 	call	8110513c <TRAN_WRITE_REG32>
					bSuccess = TRUE;
81105744:	00800044 	movi	r2,1
81105748:	e0bffa15 	stw	r2,-24(fp)
				break;
8110574c:	00001006 	br	81105790 <v_Transparent_Interface_Interrupts_Enable_Control+0x1d4>

				case TRAN_REG_SET:
					*ul_tran_interface_control_status_register_value |= ul_InterruptMask;
81105750:	e0bffb17 	ldw	r2,-20(fp)
81105754:	10c00017 	ldw	r3,0(r2)
81105758:	e0bfff17 	ldw	r2,-4(fp)
8110575c:	1886b03a 	or	r3,r3,r2
81105760:	e0bffb17 	ldw	r2,-20(fp)
81105764:	10c00015 	stw	r3,0(r2)
					TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, *ul_tran_interface_control_status_register_value);
81105768:	e0fffd07 	ldb	r3,-12(fp)
8110576c:	e0bffb17 	ldw	r2,-20(fp)
81105770:	10800017 	ldw	r2,0(r2)
81105774:	100d883a 	mov	r6,r2
81105778:	01400804 	movi	r5,32
8110577c:	1809883a 	mov	r4,r3
81105780:	110513c0 	call	8110513c <TRAN_WRITE_REG32>
					bSuccess = TRUE;
81105784:	00800044 	movi	r2,1
81105788:	e0bffa15 	stw	r2,-24(fp)
				break;
8110578c:	0001883a 	nop

			}
		} else {
81105790:	00000106 	br	81105798 <v_Transparent_Interface_Interrupts_Enable_Control+0x1dc>
			bSuccess = FALSE;
81105794:	e03ffa15 	stw	zero,-24(fp)
		}

		return bSuccess;
81105798:	e0bffa17 	ldw	r2,-24(fp)
	}
8110579c:	e037883a 	mov	sp,fp
811057a0:	dfc00117 	ldw	ra,4(sp)
811057a4:	df000017 	ldw	fp,0(sp)
811057a8:	dec00204 	addi	sp,sp,8
811057ac:	f800283a 	ret

811057b0 <ul_Transparent_Interface_Interrupts_Flags_Read>:

	alt_u32 ul_Transparent_Interface_Interrupts_Flags_Read(char c_SpwID){
811057b0:	defffb04 	addi	sp,sp,-20
811057b4:	dfc00415 	stw	ra,16(sp)
811057b8:	df000315 	stw	fp,12(sp)
811057bc:	df000304 	addi	fp,sp,12
811057c0:	2005883a 	mov	r2,r4
811057c4:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_tran_mask = TRAN_INTERFACE_ERROR_INTERRUPT_FLAG_MASK | TRAN_DATA_RECEIVED_INTERRUPT_FLAG_MASK | TRAN_RX_FIFO_FULL_INTERRUPT_FLAG_MASK | TRAN_TX_FIFO_EMPTY_INTERRUPT_FLAG_MASK;
811057c8:	008003c4 	movi	r2,15
811057cc:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_tran_interrupts_flags_value = TRAN_READ_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS) & ul_tran_mask;
811057d0:	e0bfff07 	ldb	r2,-4(fp)
811057d4:	01400804 	movi	r5,32
811057d8:	1009883a 	mov	r4,r2
811057dc:	110521c0 	call	8110521c <TRAN_READ_REG32>
811057e0:	1007883a 	mov	r3,r2
811057e4:	e0bffd17 	ldw	r2,-12(fp)
811057e8:	1884703a 	and	r2,r3,r2
811057ec:	e0bffe15 	stw	r2,-8(fp)

		return ul_tran_interrupts_flags_value;
811057f0:	e0bffe17 	ldw	r2,-8(fp)
	}
811057f4:	e037883a 	mov	sp,fp
811057f8:	dfc00117 	ldw	ra,4(sp)
811057fc:	df000017 	ldw	fp,0(sp)
81105800:	dec00204 	addi	sp,sp,8
81105804:	f800283a 	ret

81105808 <v_Transparent_Interface_Interrupts_Flags_Clear>:

	void v_Transparent_Interface_Interrupts_Flags_Clear(char c_SpwID, alt_u32 ul_InterruptMask){
81105808:	defff904 	addi	sp,sp,-28
8110580c:	dfc00615 	stw	ra,24(sp)
81105810:	df000515 	stw	fp,20(sp)
81105814:	df000504 	addi	fp,sp,20
81105818:	2005883a 	mov	r2,r4
8110581c:	e17fff15 	stw	r5,-4(fp)
81105820:	e0bffe05 	stb	r2,-8(fp)
		bool bSuccess = FALSE;
81105824:	e03ffb15 	stw	zero,-20(fp)

		const alt_u32 ul_tran_mask = TRAN_INTERFACE_ERROR_INTERRUPT_FLAG_MASK | TRAN_DATA_RECEIVED_INTERRUPT_FLAG_MASK | TRAN_RX_FIFO_FULL_INTERRUPT_FLAG_MASK | TRAN_TX_FIFO_EMPTY_INTERRUPT_FLAG_MASK;
81105828:	008003c4 	movi	r2,15
8110582c:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 *ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
81105830:	d0a03304 	addi	r2,gp,-32564
81105834:	e0bffc15 	stw	r2,-16(fp)
		switch (c_SpwID) {
81105838:	e0bffe07 	ldb	r2,-8(fp)
8110583c:	10bfefc4 	addi	r2,r2,-65
81105840:	10c00228 	cmpgeui	r3,r2,8
81105844:	1800361e 	bne	r3,zero,81105920 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
81105848:	100690ba 	slli	r3,r2,2
8110584c:	00a04434 	movhi	r2,33040
81105850:	10961804 	addi	r2,r2,22624
81105854:	1885883a 	add	r2,r3,r2
81105858:	10800017 	ldw	r2,0(r2)
8110585c:	1000683a 	jmp	r2
81105860:	81105880 	call	88110588 <__reset+0x20f0588>
81105864:	81105894 	ori	r4,r16,16738
81105868:	811058a8 	cmpgeui	r4,r16,16738
8110586c:	811058bc 	xorhi	r4,r16,16738
81105870:	811058d0 	cmplti	r4,r16,16739
81105874:	811058e4 	muli	r4,r16,16739
81105878:	811058f8 	rdprs	r4,r16,16739
8110587c:	8110590c 	andi	r4,r16,16740
			case 'A':
				ul_tran_interface_control_status_register_value = &ul_tran_a_interface_control_status_register_value;
81105880:	d0a03304 	addi	r2,gp,-32564
81105884:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81105888:	00800044 	movi	r2,1
8110588c:	e0bffb15 	stw	r2,-20(fp)
			break;
81105890:	00002306 	br	81105920 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'B':
				ul_tran_interface_control_status_register_value = &ul_tran_b_interface_control_status_register_value;
81105894:	d0a03404 	addi	r2,gp,-32560
81105898:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
8110589c:	00800044 	movi	r2,1
811058a0:	e0bffb15 	stw	r2,-20(fp)
			break;
811058a4:	00001e06 	br	81105920 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'C':
				ul_tran_interface_control_status_register_value = &ul_tran_c_interface_control_status_register_value;
811058a8:	d0a03504 	addi	r2,gp,-32556
811058ac:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
811058b0:	00800044 	movi	r2,1
811058b4:	e0bffb15 	stw	r2,-20(fp)
			break;
811058b8:	00001906 	br	81105920 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'D':
				ul_tran_interface_control_status_register_value = &ul_tran_d_interface_control_status_register_value;
811058bc:	d0a03604 	addi	r2,gp,-32552
811058c0:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
811058c4:	00800044 	movi	r2,1
811058c8:	e0bffb15 	stw	r2,-20(fp)
			break;
811058cc:	00001406 	br	81105920 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'E':
				ul_tran_interface_control_status_register_value = &ul_tran_e_interface_control_status_register_value;
811058d0:	d0a03704 	addi	r2,gp,-32548
811058d4:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
811058d8:	00800044 	movi	r2,1
811058dc:	e0bffb15 	stw	r2,-20(fp)
			break;
811058e0:	00000f06 	br	81105920 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'F':
				ul_tran_interface_control_status_register_value = &ul_tran_f_interface_control_status_register_value;
811058e4:	d0a03804 	addi	r2,gp,-32544
811058e8:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
811058ec:	00800044 	movi	r2,1
811058f0:	e0bffb15 	stw	r2,-20(fp)
			break;
811058f4:	00000a06 	br	81105920 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'G':
				ul_tran_interface_control_status_register_value = &ul_tran_g_interface_control_status_register_value;
811058f8:	d0a03904 	addi	r2,gp,-32540
811058fc:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81105900:	00800044 	movi	r2,1
81105904:	e0bffb15 	stw	r2,-20(fp)
			break;
81105908:	00000506 	br	81105920 <v_Transparent_Interface_Interrupts_Flags_Clear+0x118>
			case 'H':
				ul_tran_interface_control_status_register_value = &ul_tran_h_interface_control_status_register_value;
8110590c:	d0a03a04 	addi	r2,gp,-32536
81105910:	e0bffc15 	stw	r2,-16(fp)
				bSuccess = TRUE;
81105914:	00800044 	movi	r2,1
81105918:	e0bffb15 	stw	r2,-20(fp)
			break;
8110591c:	0001883a 	nop
		}
		if ((bSuccess == TRUE) && ((ul_InterruptMask & ul_tran_mask) != 0)){
81105920:	e0bffb17 	ldw	r2,-20(fp)
81105924:	10800058 	cmpnei	r2,r2,1
81105928:	10000d1e 	bne	r2,zero,81105960 <v_Transparent_Interface_Interrupts_Flags_Clear+0x158>
8110592c:	e0ffff17 	ldw	r3,-4(fp)
81105930:	e0bffd17 	ldw	r2,-12(fp)
81105934:	1884703a 	and	r2,r3,r2
81105938:	10000926 	beq	r2,zero,81105960 <v_Transparent_Interface_Interrupts_Flags_Clear+0x158>
			TRAN_WRITE_REG32(c_SpwID, TRAN_INTERFACE_CONTROL_STATUS_REGISTER_ADDRESS, (*ul_tran_interface_control_status_register_value | ul_InterruptMask));
8110593c:	e13ffe07 	ldb	r4,-8(fp)
81105940:	e0bffc17 	ldw	r2,-16(fp)
81105944:	10c00017 	ldw	r3,0(r2)
81105948:	e0bfff17 	ldw	r2,-4(fp)
8110594c:	1884b03a 	or	r2,r3,r2
81105950:	100d883a 	mov	r6,r2
81105954:	01400804 	movi	r5,32
81105958:	110513c0 	call	8110513c <TRAN_WRITE_REG32>
8110595c:	00000106 	br	81105964 <v_Transparent_Interface_Interrupts_Flags_Clear+0x15c>
		} else {
			bSuccess = FALSE;
81105960:	e03ffb15 	stw	zero,-20(fp)
		}
	}
81105964:	0001883a 	nop
81105968:	e037883a 	mov	sp,fp
8110596c:	dfc00117 	ldw	ra,4(sp)
81105970:	df000017 	ldw	fp,0(sp)
81105974:	dec00204 	addi	sp,sp,8
81105978:	f800283a 	ret

8110597c <v_Transparent_Interface_RX_FIFO_Reset>:

	void v_Transparent_Interface_RX_FIFO_Reset(char c_SpwID){
8110597c:	defffd04 	addi	sp,sp,-12
81105980:	dfc00215 	stw	ra,8(sp)
81105984:	df000115 	stw	fp,4(sp)
81105988:	df000104 	addi	fp,sp,4
8110598c:	2005883a 	mov	r2,r4
81105990:	e0bfff05 	stb	r2,-4(fp)

		TRAN_WRITE_REG32(c_SpwID, TRAN_RX_MODE_CONTROL_REGISTER_ADDRESS, (alt_u32)TRAN_RX_FIFO_RESET_CONTROL_BIT_MASK);
81105994:	e0bfff07 	ldb	r2,-4(fp)
81105998:	01800104 	movi	r6,4
8110599c:	01400844 	movi	r5,33
811059a0:	1009883a 	mov	r4,r2
811059a4:	110513c0 	call	8110513c <TRAN_WRITE_REG32>

	}
811059a8:	0001883a 	nop
811059ac:	e037883a 	mov	sp,fp
811059b0:	dfc00117 	ldw	ra,4(sp)
811059b4:	df000017 	ldw	fp,0(sp)
811059b8:	dec00204 	addi	sp,sp,8
811059bc:	f800283a 	ret

811059c0 <ul_Transparent_Interface_RX_FIFO_Status_Read>:

	alt_u32 ul_Transparent_Interface_RX_FIFO_Status_Read(char c_SpwID){
811059c0:	defffb04 	addi	sp,sp,-20
811059c4:	dfc00415 	stw	ra,16(sp)
811059c8:	df000315 	stw	fp,12(sp)
811059cc:	df000304 	addi	fp,sp,12
811059d0:	2005883a 	mov	r2,r4
811059d4:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_tran_mask = TRAN_RX_FIFO_USED_SPACE_VALUE_MASK | TRAN_RX_FIFO_EMPTY_STATUS_BIT_MASK | TRAN_RX_FIFO_FULL_STATUS_BIT_MASK;
811059d8:	0081fec4 	movi	r2,2043
811059dc:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_tran_rx_fifo_status_value = TRAN_READ_REG32(c_SpwID, TRAN_RX_MODE_CONTROL_REGISTER_ADDRESS) & ul_tran_mask;
811059e0:	e0bfff07 	ldb	r2,-4(fp)
811059e4:	01400844 	movi	r5,33
811059e8:	1009883a 	mov	r4,r2
811059ec:	110521c0 	call	8110521c <TRAN_READ_REG32>
811059f0:	1007883a 	mov	r3,r2
811059f4:	e0bffd17 	ldw	r2,-12(fp)
811059f8:	1884703a 	and	r2,r3,r2
811059fc:	e0bffe15 	stw	r2,-8(fp)

		return ul_tran_rx_fifo_status_value;
81105a00:	e0bffe17 	ldw	r2,-8(fp)
	}
81105a04:	e037883a 	mov	sp,fp
81105a08:	dfc00117 	ldw	ra,4(sp)
81105a0c:	df000017 	ldw	fp,0(sp)
81105a10:	dec00204 	addi	sp,sp,8
81105a14:	f800283a 	ret

81105a18 <b_Transparent_Interface_RX_FIFO_Status_Empty>:

	bool b_Transparent_Interface_RX_FIFO_Status_Empty(char c_SpwID){
81105a18:	defffc04 	addi	sp,sp,-16
81105a1c:	dfc00315 	stw	ra,12(sp)
81105a20:	df000215 	stw	fp,8(sp)
81105a24:	df000204 	addi	fp,sp,8
81105a28:	2005883a 	mov	r2,r4
81105a2c:	e0bfff05 	stb	r2,-4(fp)
		
		bool b_rx_fifo_empty = FALSE;
81105a30:	e03ffe15 	stw	zero,-8(fp)
		
		if (TRAN_READ_REG32(c_SpwID, TRAN_RX_MODE_CONTROL_REGISTER_ADDRESS) & TRAN_RX_FIFO_EMPTY_STATUS_BIT_MASK) {
81105a34:	e0bfff07 	ldb	r2,-4(fp)
81105a38:	01400844 	movi	r5,33
81105a3c:	1009883a 	mov	r4,r2
81105a40:	110521c0 	call	8110521c <TRAN_READ_REG32>
81105a44:	1080008c 	andi	r2,r2,2
81105a48:	10000226 	beq	r2,zero,81105a54 <b_Transparent_Interface_RX_FIFO_Status_Empty+0x3c>
			b_rx_fifo_empty = TRUE;
81105a4c:	00800044 	movi	r2,1
81105a50:	e0bffe15 	stw	r2,-8(fp)
		}
		
		return b_rx_fifo_empty;		
81105a54:	e0bffe17 	ldw	r2,-8(fp)
	}
81105a58:	e037883a 	mov	sp,fp
81105a5c:	dfc00117 	ldw	ra,4(sp)
81105a60:	df000017 	ldw	fp,0(sp)
81105a64:	dec00204 	addi	sp,sp,8
81105a68:	f800283a 	ret

81105a6c <b_Transparent_Interface_RX_FIFO_Status_Full>:
	
	bool b_Transparent_Interface_RX_FIFO_Status_Full(char c_SpwID){
81105a6c:	defffc04 	addi	sp,sp,-16
81105a70:	dfc00315 	stw	ra,12(sp)
81105a74:	df000215 	stw	fp,8(sp)
81105a78:	df000204 	addi	fp,sp,8
81105a7c:	2005883a 	mov	r2,r4
81105a80:	e0bfff05 	stb	r2,-4(fp)
		
		bool b_rx_fifo_full = FALSE;
81105a84:	e03ffe15 	stw	zero,-8(fp)
		
		if (TRAN_READ_REG32(c_SpwID, TRAN_RX_MODE_CONTROL_REGISTER_ADDRESS) & TRAN_RX_FIFO_FULL_STATUS_BIT_MASK) {
81105a88:	e0bfff07 	ldb	r2,-4(fp)
81105a8c:	01400844 	movi	r5,33
81105a90:	1009883a 	mov	r4,r2
81105a94:	110521c0 	call	8110521c <TRAN_READ_REG32>
81105a98:	1080004c 	andi	r2,r2,1
81105a9c:	10000226 	beq	r2,zero,81105aa8 <b_Transparent_Interface_RX_FIFO_Status_Full+0x3c>
			b_rx_fifo_full = TRUE;
81105aa0:	00800044 	movi	r2,1
81105aa4:	e0bffe15 	stw	r2,-8(fp)
		}
		
		return b_rx_fifo_full;
81105aa8:	e0bffe17 	ldw	r2,-8(fp)
	}
81105aac:	e037883a 	mov	sp,fp
81105ab0:	dfc00117 	ldw	ra,4(sp)
81105ab4:	df000017 	ldw	fp,0(sp)
81105ab8:	dec00204 	addi	sp,sp,8
81105abc:	f800283a 	ret

81105ac0 <uc_Transparent_Interface_RX_FIFO_Status_Used>:

	alt_u8 uc_Transparent_Interface_RX_FIFO_Status_Used(char c_SpwID){
81105ac0:	defffc04 	addi	sp,sp,-16
81105ac4:	dfc00315 	stw	ra,12(sp)
81105ac8:	df000215 	stw	fp,8(sp)
81105acc:	df000204 	addi	fp,sp,8
81105ad0:	2005883a 	mov	r2,r4
81105ad4:	e0bfff05 	stb	r2,-4(fp)
		
		alt_u8 uc_rx_fifo_used = 0;
81105ad8:	e03ffe05 	stb	zero,-8(fp)
		
		uc_rx_fifo_used = (alt_u8)((TRAN_READ_REG32(c_SpwID, TRAN_RX_MODE_CONTROL_REGISTER_ADDRESS) & TRAN_RX_FIFO_USED_SPACE_VALUE_MASK) >> 3);
81105adc:	e0bfff07 	ldb	r2,-4(fp)
81105ae0:	01400844 	movi	r5,33
81105ae4:	1009883a 	mov	r4,r2
81105ae8:	110521c0 	call	8110521c <TRAN_READ_REG32>
81105aec:	1081fe0c 	andi	r2,r2,2040
81105af0:	1004d0fa 	srli	r2,r2,3
81105af4:	e0bffe05 	stb	r2,-8(fp)
		
		return uc_rx_fifo_used;
81105af8:	e0bffe03 	ldbu	r2,-8(fp)
	}
81105afc:	e037883a 	mov	sp,fp
81105b00:	dfc00117 	ldw	ra,4(sp)
81105b04:	df000017 	ldw	fp,0(sp)
81105b08:	dec00204 	addi	sp,sp,8
81105b0c:	f800283a 	ret

81105b10 <v_Transparent_Interface_TX_FIFO_Reset>:
	
	
	void v_Transparent_Interface_TX_FIFO_Reset(char c_SpwID){
81105b10:	defffd04 	addi	sp,sp,-12
81105b14:	dfc00215 	stw	ra,8(sp)
81105b18:	df000115 	stw	fp,4(sp)
81105b1c:	df000104 	addi	fp,sp,4
81105b20:	2005883a 	mov	r2,r4
81105b24:	e0bfff05 	stb	r2,-4(fp)

		TRAN_WRITE_REG32(c_SpwID, TRAN_TX_MODE_CONTROL_REGISTER_ADDRESS, (alt_u32)TRAN_TX_FIFO_RESET_CONTROL_BIT_MASK);
81105b28:	e0bfff07 	ldb	r2,-4(fp)
81105b2c:	01800104 	movi	r6,4
81105b30:	01400884 	movi	r5,34
81105b34:	1009883a 	mov	r4,r2
81105b38:	110513c0 	call	8110513c <TRAN_WRITE_REG32>

	}
81105b3c:	0001883a 	nop
81105b40:	e037883a 	mov	sp,fp
81105b44:	dfc00117 	ldw	ra,4(sp)
81105b48:	df000017 	ldw	fp,0(sp)
81105b4c:	dec00204 	addi	sp,sp,8
81105b50:	f800283a 	ret

81105b54 <ul_Transparent_Interface_TX_FIFO_Status_Read>:

	alt_u32 ul_Transparent_Interface_TX_FIFO_Status_Read(char c_SpwID){
81105b54:	defffb04 	addi	sp,sp,-20
81105b58:	dfc00415 	stw	ra,16(sp)
81105b5c:	df000315 	stw	fp,12(sp)
81105b60:	df000304 	addi	fp,sp,12
81105b64:	2005883a 	mov	r2,r4
81105b68:	e0bfff05 	stb	r2,-4(fp)

		const alt_u32 ul_tran_mask = TRAN_TX_FIFO_USED_SPACE_VALUE_MASK | TRAN_TX_FIFO_EMPTY_STATUS_BIT_MASK | TRAN_TX_FIFO_FULL_STATUS_BIT_MASK;
81105b6c:	0081fec4 	movi	r2,2043
81105b70:	e0bffd15 	stw	r2,-12(fp)
		alt_u32 ul_tran_tx_fifo_status_value = TRAN_READ_REG32(c_SpwID, TRAN_TX_MODE_CONTROL_REGISTER_ADDRESS) & ul_tran_mask;
81105b74:	e0bfff07 	ldb	r2,-4(fp)
81105b78:	01400884 	movi	r5,34
81105b7c:	1009883a 	mov	r4,r2
81105b80:	110521c0 	call	8110521c <TRAN_READ_REG32>
81105b84:	1007883a 	mov	r3,r2
81105b88:	e0bffd17 	ldw	r2,-12(fp)
81105b8c:	1884703a 	and	r2,r3,r2
81105b90:	e0bffe15 	stw	r2,-8(fp)

		return ul_tran_tx_fifo_status_value;
81105b94:	e0bffe17 	ldw	r2,-8(fp)
	}
81105b98:	e037883a 	mov	sp,fp
81105b9c:	dfc00117 	ldw	ra,4(sp)
81105ba0:	df000017 	ldw	fp,0(sp)
81105ba4:	dec00204 	addi	sp,sp,8
81105ba8:	f800283a 	ret

81105bac <b_Transparent_Interface_TX_FIFO_Status_Full>:

	bool b_Transparent_Interface_TX_FIFO_Status_Full(char c_SpwID){
81105bac:	defffc04 	addi	sp,sp,-16
81105bb0:	dfc00315 	stw	ra,12(sp)
81105bb4:	df000215 	stw	fp,8(sp)
81105bb8:	df000204 	addi	fp,sp,8
81105bbc:	2005883a 	mov	r2,r4
81105bc0:	e0bfff05 	stb	r2,-4(fp)
		
		bool b_tx_fifo_empty = FALSE;
81105bc4:	e03ffe15 	stw	zero,-8(fp)
		
		if (TRAN_READ_REG32(c_SpwID, TRAN_TX_MODE_CONTROL_REGISTER_ADDRESS) & TRAN_TX_FIFO_EMPTY_STATUS_BIT_MASK) {
81105bc8:	e0bfff07 	ldb	r2,-4(fp)
81105bcc:	01400884 	movi	r5,34
81105bd0:	1009883a 	mov	r4,r2
81105bd4:	110521c0 	call	8110521c <TRAN_READ_REG32>
81105bd8:	1080008c 	andi	r2,r2,2
81105bdc:	10000226 	beq	r2,zero,81105be8 <b_Transparent_Interface_TX_FIFO_Status_Full+0x3c>
			b_tx_fifo_empty = TRUE;
81105be0:	00800044 	movi	r2,1
81105be4:	e0bffe15 	stw	r2,-8(fp)
		}
		
		return b_tx_fifo_empty;		
81105be8:	e0bffe17 	ldw	r2,-8(fp)
	}
81105bec:	e037883a 	mov	sp,fp
81105bf0:	dfc00117 	ldw	ra,4(sp)
81105bf4:	df000017 	ldw	fp,0(sp)
81105bf8:	dec00204 	addi	sp,sp,8
81105bfc:	f800283a 	ret

81105c00 <b_Transparent_Interface_TX_FIFO_Status_Empty>:
	
	bool b_Transparent_Interface_TX_FIFO_Status_Empty(char c_SpwID){
81105c00:	defffc04 	addi	sp,sp,-16
81105c04:	dfc00315 	stw	ra,12(sp)
81105c08:	df000215 	stw	fp,8(sp)
81105c0c:	df000204 	addi	fp,sp,8
81105c10:	2005883a 	mov	r2,r4
81105c14:	e0bfff05 	stb	r2,-4(fp)
		
		bool b_tx_fifo_full = FALSE;
81105c18:	e03ffe15 	stw	zero,-8(fp)
		
		if (TRAN_READ_REG32(c_SpwID, TRAN_TX_MODE_CONTROL_REGISTER_ADDRESS) & TRAN_TX_FIFO_FULL_STATUS_BIT_MASK) {
81105c1c:	e0bfff07 	ldb	r2,-4(fp)
81105c20:	01400884 	movi	r5,34
81105c24:	1009883a 	mov	r4,r2
81105c28:	110521c0 	call	8110521c <TRAN_READ_REG32>
81105c2c:	1080004c 	andi	r2,r2,1
81105c30:	10000226 	beq	r2,zero,81105c3c <b_Transparent_Interface_TX_FIFO_Status_Empty+0x3c>
			b_tx_fifo_full = TRUE;
81105c34:	00800044 	movi	r2,1
81105c38:	e0bffe15 	stw	r2,-8(fp)
		}
		
		return b_tx_fifo_full;
81105c3c:	e0bffe17 	ldw	r2,-8(fp)
	}
81105c40:	e037883a 	mov	sp,fp
81105c44:	dfc00117 	ldw	ra,4(sp)
81105c48:	df000017 	ldw	fp,0(sp)
81105c4c:	dec00204 	addi	sp,sp,8
81105c50:	f800283a 	ret

81105c54 <uc_Transparent_Interface_TX_FIFO_Status_Used>:
	
	alt_u8 uc_Transparent_Interface_TX_FIFO_Status_Used(char c_SpwID){
81105c54:	defffc04 	addi	sp,sp,-16
81105c58:	dfc00315 	stw	ra,12(sp)
81105c5c:	df000215 	stw	fp,8(sp)
81105c60:	df000204 	addi	fp,sp,8
81105c64:	2005883a 	mov	r2,r4
81105c68:	e0bfff05 	stb	r2,-4(fp)
		
		alt_u8 uc_tx_fifo_used = 0;
81105c6c:	e03ffe05 	stb	zero,-8(fp)
		
		uc_tx_fifo_used = (alt_u8)((TRAN_READ_REG32(c_SpwID, TRAN_TX_MODE_CONTROL_REGISTER_ADDRESS) & TRAN_TX_FIFO_USED_SPACE_VALUE_MASK) >> 3);
81105c70:	e0bfff07 	ldb	r2,-4(fp)
81105c74:	01400884 	movi	r5,34
81105c78:	1009883a 	mov	r4,r2
81105c7c:	110521c0 	call	8110521c <TRAN_READ_REG32>
81105c80:	1081fe0c 	andi	r2,r2,2040
81105c84:	1004d0fa 	srli	r2,r2,3
81105c88:	e0bffe05 	stb	r2,-8(fp)
		
		return uc_tx_fifo_used;
81105c8c:	e0bffe03 	ldbu	r2,-8(fp)
	}
81105c90:	e037883a 	mov	sp,fp
81105c94:	dfc00117 	ldw	ra,4(sp)
81105c98:	df000017 	ldw	fp,0(sp)
81105c9c:	dec00204 	addi	sp,sp,8
81105ca0:	f800283a 	ret

81105ca4 <b_Transparent_Interface_Switch_Channel>:
	
	bool b_Transparent_Interface_Switch_Channel(char c_SpwID){
81105ca4:	defffb04 	addi	sp,sp,-20
81105ca8:	dfc00415 	stw	ra,16(sp)
81105cac:	df000315 	stw	fp,12(sp)
81105cb0:	df000304 	addi	fp,sp,12
81105cb4:	2005883a 	mov	r2,r4
81105cb8:	e0bfff05 	stb	r2,-4(fp)

		bool bSuccess;
		alt_u32 *pTranAddr = DDR2_ADDRESS_SPAN_EXTENDER_CNTL_BASE;
81105cbc:	00a04834 	movhi	r2,33056
81105cc0:	108c2204 	addi	r2,r2,12424
81105cc4:	e0bffe15 	stw	r2,-8(fp)

		  bSuccess = TRUE;
81105cc8:	00800044 	movi	r2,1
81105ccc:	e0bffd15 	stw	r2,-12(fp)
		  switch (c_SpwID) {
81105cd0:	e0bfff07 	ldb	r2,-4(fp)
81105cd4:	10bfefc4 	addi	r2,r2,-65
81105cd8:	10c00228 	cmpgeui	r3,r2,8
81105cdc:	18004d1e 	bne	r3,zero,81105e14 <b_Transparent_Interface_Switch_Channel+0x170>
81105ce0:	100690ba 	slli	r3,r2,2
81105ce4:	00a04434 	movhi	r2,33040
81105ce8:	10973e04 	addi	r2,r2,23800
81105cec:	1885883a 	add	r2,r3,r2
81105cf0:	10800017 	ldw	r2,0(r2)
81105cf4:	1000683a 	jmp	r2
81105cf8:	81105d18 	cmpnei	r4,r16,16756
81105cfc:	81105d38 	rdprs	r4,r16,16756
81105d00:	81105d58 	cmpnei	r4,r16,16757
81105d04:	81105d78 	rdprs	r4,r16,16757
81105d08:	81105d98 	cmpnei	r4,r16,16758
81105d0c:	81105db8 	rdprs	r4,r16,16758
81105d10:	81105dd8 	cmpnei	r4,r16,16759
81105d14:	81105df8 	rdprs	r4,r16,16759
			  case 'A':
				*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_A_CHANNEL_WINDOWED_OFFSET);
81105d18:	e0bffe17 	ldw	r2,-8(fp)
81105d1c:	00f80034 	movhi	r3,57344
81105d20:	10c00015 	stw	r3,0(r2)
				*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_A_CHANNEL_WINDOWED_OFFSET) >> 32);
81105d24:	e0bffe17 	ldw	r2,-8(fp)
81105d28:	10800104 	addi	r2,r2,4
81105d2c:	00c00044 	movi	r3,1
81105d30:	10c00015 	stw	r3,0(r2)
			  break;
81105d34:	00003b06 	br	81105e24 <b_Transparent_Interface_Switch_Channel+0x180>
			  case 'B':
					*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_B_CHANNEL_WINDOWED_OFFSET);
81105d38:	e0bffe17 	ldw	r2,-8(fp)
81105d3c:	00f00034 	movhi	r3,49152
81105d40:	10c00015 	stw	r3,0(r2)
					*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_B_CHANNEL_WINDOWED_OFFSET) >> 32);
81105d44:	e0bffe17 	ldw	r2,-8(fp)
81105d48:	10800104 	addi	r2,r2,4
81105d4c:	00c00044 	movi	r3,1
81105d50:	10c00015 	stw	r3,0(r2)
				  break;
81105d54:	00003306 	br	81105e24 <b_Transparent_Interface_Switch_Channel+0x180>
			  case 'C':
					*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_C_CHANNEL_WINDOWED_OFFSET);
81105d58:	e0bffe17 	ldw	r2,-8(fp)
81105d5c:	00e80034 	movhi	r3,40960
81105d60:	10c00015 	stw	r3,0(r2)
					*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_C_CHANNEL_WINDOWED_OFFSET) >> 32);
81105d64:	e0bffe17 	ldw	r2,-8(fp)
81105d68:	10800104 	addi	r2,r2,4
81105d6c:	00c00044 	movi	r3,1
81105d70:	10c00015 	stw	r3,0(r2)
				  break;
81105d74:	00002b06 	br	81105e24 <b_Transparent_Interface_Switch_Channel+0x180>
			  case 'D':
					*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_E_CHANNEL_WINDOWED_OFFSET);
81105d78:	e0bffe17 	ldw	r2,-8(fp)
81105d7c:	00d80034 	movhi	r3,24576
81105d80:	10c00015 	stw	r3,0(r2)
					*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_E_CHANNEL_WINDOWED_OFFSET) >> 32);
81105d84:	e0bffe17 	ldw	r2,-8(fp)
81105d88:	10800104 	addi	r2,r2,4
81105d8c:	00c00044 	movi	r3,1
81105d90:	10c00015 	stw	r3,0(r2)
				  break;
81105d94:	00002306 	br	81105e24 <b_Transparent_Interface_Switch_Channel+0x180>
			  case 'E':
					*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_D_CHANNEL_WINDOWED_OFFSET);
81105d98:	e0bffe17 	ldw	r2,-8(fp)
81105d9c:	00e00034 	movhi	r3,32768
81105da0:	10c00015 	stw	r3,0(r2)
					*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_D_CHANNEL_WINDOWED_OFFSET) >> 32);
81105da4:	e0bffe17 	ldw	r2,-8(fp)
81105da8:	10800104 	addi	r2,r2,4
81105dac:	00c00044 	movi	r3,1
81105db0:	10c00015 	stw	r3,0(r2)
				  break;
81105db4:	00001b06 	br	81105e24 <b_Transparent_Interface_Switch_Channel+0x180>
			  case 'F':
					*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_F_CHANNEL_WINDOWED_OFFSET);
81105db8:	e0bffe17 	ldw	r2,-8(fp)
81105dbc:	00d00034 	movhi	r3,16384
81105dc0:	10c00015 	stw	r3,0(r2)
					*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_F_CHANNEL_WINDOWED_OFFSET) >> 32);
81105dc4:	e0bffe17 	ldw	r2,-8(fp)
81105dc8:	10800104 	addi	r2,r2,4
81105dcc:	00c00044 	movi	r3,1
81105dd0:	10c00015 	stw	r3,0(r2)
				  break;
81105dd4:	00001306 	br	81105e24 <b_Transparent_Interface_Switch_Channel+0x180>
			  case 'G':
					*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_G_CHANNEL_WINDOWED_OFFSET);
81105dd8:	e0bffe17 	ldw	r2,-8(fp)
81105ddc:	00c80034 	movhi	r3,8192
81105de0:	10c00015 	stw	r3,0(r2)
					*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_G_CHANNEL_WINDOWED_OFFSET) >> 32);
81105de4:	e0bffe17 	ldw	r2,-8(fp)
81105de8:	10800104 	addi	r2,r2,4
81105dec:	00c00044 	movi	r3,1
81105df0:	10c00015 	stw	r3,0(r2)
				  break;
81105df4:	00000b06 	br	81105e24 <b_Transparent_Interface_Switch_Channel+0x180>
			  case 'H':
					*(pTranAddr)     = (alt_u32)( 0x00000000FFFFFFFF & TRAN_H_CHANNEL_WINDOWED_OFFSET);
81105df8:	e0bffe17 	ldw	r2,-8(fp)
81105dfc:	10000015 	stw	zero,0(r2)
					*(pTranAddr + 1) = (alt_u32)((0xFFFFFFFF00000000 & TRAN_H_CHANNEL_WINDOWED_OFFSET) >> 32);
81105e00:	e0bffe17 	ldw	r2,-8(fp)
81105e04:	10800104 	addi	r2,r2,4
81105e08:	00c00044 	movi	r3,1
81105e0c:	10c00015 	stw	r3,0(r2)
				  break;
81105e10:	00000406 	br	81105e24 <b_Transparent_Interface_Switch_Channel+0x180>
			  default:
				  bSuccess = FALSE;
81105e14:	e03ffd15 	stw	zero,-12(fp)
				  printf("SpW Channel not identified!! Error switching channels!! \n");
81105e18:	012044b4 	movhi	r4,33042
81105e1c:	21362b04 	addi	r4,r4,-10068
81105e20:	110c0f40 	call	8110c0f4 <puts>
		  }

		  return bSuccess;
81105e24:	e0bffd17 	ldw	r2,-12(fp)
	}
81105e28:	e037883a 	mov	sp,fp
81105e2c:	dfc00117 	ldw	ra,4(sp)
81105e30:	df000017 	ldw	fp,0(sp)
81105e34:	dec00204 	addi	sp,sp,8
81105e38:	f800283a 	ret

81105e3c <b_Transparent_Interface_Send_SpaceWire_Data>:


	bool b_Transparent_Interface_Send_SpaceWire_Data(char c_SpwID, alt_u8 *data_buffer, alt_u16 data_size){
81105e3c:	defff704 	addi	sp,sp,-36
81105e40:	dfc00815 	stw	ra,32(sp)
81105e44:	df000715 	stw	fp,28(sp)
81105e48:	df000704 	addi	fp,sp,28
81105e4c:	2007883a 	mov	r3,r4
81105e50:	e17ffe15 	stw	r5,-8(fp)
81105e54:	3005883a 	mov	r2,r6
81105e58:	e0fffd05 	stb	r3,-12(fp)
81105e5c:	e0bfff0d 	sth	r2,-4(fp)
		
		bool bSuccess = FALSE;
81105e60:	e03ff915 	stw	zero,-28(fp)
		
		alt_u32 *memory_location = DDR2_ADDRESS_SPAN_EXTENDER_WINDOWED_SLAVE_BASE;
81105e64:	e03ffb15 	stw	zero,-20(fp)
		printf("memory_location = %u \n", memory_location);
81105e68:	e17ffb17 	ldw	r5,-20(fp)
81105e6c:	012044b4 	movhi	r4,33042
81105e70:	21363a04 	addi	r4,r4,-10008
81105e74:	110bfd80 	call	8110bfd8 <printf>
		memory_location += (TRAN_BURST_REGISTERS_OFFSET + TRAN_TX_REGISTER_OFFSET)*2;
81105e78:	e0bffb17 	ldw	r2,-20(fp)
81105e7c:	10804204 	addi	r2,r2,264
81105e80:	e0bffb15 	stw	r2,-20(fp)
		printf("memory_location = %u \n", memory_location);
81105e84:	e17ffb17 	ldw	r5,-20(fp)
81105e88:	012044b4 	movhi	r4,33042
81105e8c:	21363a04 	addi	r4,r4,-10008
81105e90:	110bfd80 	call	8110bfd8 <printf>

		alt_u16 cnt = 0;
81105e94:	e03ffa0d 	sth	zero,-24(fp)
		alt_u8 resto = 0;
81105e98:	e03ffc05 	stb	zero,-16(fp)
		
		/* Initiate the Channel Memory Location for the Transparent Interface */
		if ((c_SpwID >= 'A') && (c_SpwID <= 'H')) {
81105e9c:	e0bffd07 	ldb	r2,-12(fp)
81105ea0:	10801050 	cmplti	r2,r2,65
81105ea4:	1000081e 	bne	r2,zero,81105ec8 <b_Transparent_Interface_Send_SpaceWire_Data+0x8c>
81105ea8:	e0bffd07 	ldb	r2,-12(fp)
81105eac:	10801248 	cmpgei	r2,r2,73
81105eb0:	1000051e 	bne	r2,zero,81105ec8 <b_Transparent_Interface_Send_SpaceWire_Data+0x8c>
			b_Transparent_Interface_Switch_Channel(c_SpwID);
81105eb4:	e0bffd07 	ldb	r2,-12(fp)
81105eb8:	1009883a 	mov	r4,r2
81105ebc:	1105ca40 	call	81105ca4 <b_Transparent_Interface_Switch_Channel>
			bSuccess          = TRUE;
81105ec0:	00800044 	movi	r2,1
81105ec4:	e0bff915 	stw	r2,-28(fp)
		}

		/* Check if the TX Buffer has enough space for the data */
		/* Each word in TX buffer can hold 4 bytes of data, but a space for the EOP must be left*/
		if ((bSuccess) && (256 - (uc_Transparent_Interface_TX_FIFO_Status_Used(c_SpwID)) >= ((data_size >> 2) + 1))) {
81105ec8:	e0bff917 	ldw	r2,-28(fp)
81105ecc:	10002626 	beq	r2,zero,81105f68 <b_Transparent_Interface_Send_SpaceWire_Data+0x12c>
81105ed0:	e0bffd07 	ldb	r2,-12(fp)
81105ed4:	1009883a 	mov	r4,r2
81105ed8:	1105c540 	call	81105c54 <uc_Transparent_Interface_TX_FIFO_Status_Used>
81105edc:	10803fcc 	andi	r2,r2,255
81105ee0:	00c04004 	movi	r3,256
81105ee4:	1887c83a 	sub	r3,r3,r2
81105ee8:	e0bfff0b 	ldhu	r2,-4(fp)
81105eec:	1004d0ba 	srli	r2,r2,2
81105ef0:	10bfffcc 	andi	r2,r2,65535
81105ef4:	10800044 	addi	r2,r2,1
81105ef8:	18801b16 	blt	r3,r2,81105f68 <b_Transparent_Interface_Send_SpaceWire_Data+0x12c>
			/* Write the data_buffer data in the correct format to be send by the Transparent Interface in the Channel Memory Location */
			for (cnt = 0; cnt < data_size; cnt++){
81105efc:	e03ffa0d 	sth	zero,-24(fp)
81105f00:	00000b06 	br	81105f30 <b_Transparent_Interface_Send_SpaceWire_Data+0xf4>
				*memory_location = (alt_u64)(0xFFFFFFFFFFFF0000 | data_buffer[cnt]);
81105f04:	e0bffa0b 	ldhu	r2,-24(fp)
81105f08:	e0fffe17 	ldw	r3,-8(fp)
81105f0c:	1885883a 	add	r2,r3,r2
81105f10:	10800003 	ldbu	r2,0(r2)
81105f14:	10803fcc 	andi	r2,r2,255
81105f18:	10fffff4 	orhi	r3,r2,65535
81105f1c:	e0bffb17 	ldw	r2,-20(fp)
81105f20:	10c00015 	stw	r3,0(r2)

		/* Check if the TX Buffer has enough space for the data */
		/* Each word in TX buffer can hold 4 bytes of data, but a space for the EOP must be left*/
		if ((bSuccess) && (256 - (uc_Transparent_Interface_TX_FIFO_Status_Used(c_SpwID)) >= ((data_size >> 2) + 1))) {
			/* Write the data_buffer data in the correct format to be send by the Transparent Interface in the Channel Memory Location */
			for (cnt = 0; cnt < data_size; cnt++){
81105f24:	e0bffa0b 	ldhu	r2,-24(fp)
81105f28:	10800044 	addi	r2,r2,1
81105f2c:	e0bffa0d 	sth	r2,-24(fp)
81105f30:	e0fffa0b 	ldhu	r3,-24(fp)
81105f34:	e0bfff0b 	ldhu	r2,-4(fp)
81105f38:	18bff236 	bltu	r3,r2,81105f04 <__reset+0xfb0e5f04>
				*memory_location = (alt_u64)(0xFFFFFFFFFFFF0000 | data_buffer[cnt]);
			}
			/* Append an EOP to the end of the data in the Channel Memory Location */
			*memory_location = (alt_u64)(0xFFFFFFFFFFFF0000 | 0x0100 | (alt_u16)data_buffer[data_size]);
81105f3c:	e0bfff0b 	ldhu	r2,-4(fp)
81105f40:	e0fffe17 	ldw	r3,-8(fp)
81105f44:	1885883a 	add	r2,r3,r2
81105f48:	10800003 	ldbu	r2,0(r2)
81105f4c:	10c03fcc 	andi	r3,r2,255
81105f50:	00bffff4 	movhi	r2,65535
81105f54:	10804004 	addi	r2,r2,256
81105f58:	1886b03a 	or	r3,r3,r2
81105f5c:	e0bffb17 	ldw	r2,-20(fp)
81105f60:	10c00015 	stw	r3,0(r2)
81105f64:	00000106 	br	81105f6c <b_Transparent_Interface_Send_SpaceWire_Data+0x130>
			
		} else {
			bSuccess = FALSE;
81105f68:	e03ff915 	stw	zero,-28(fp)
		}
		
		return bSuccess;
81105f6c:	e0bff917 	ldw	r2,-28(fp)
	}
81105f70:	e037883a 	mov	sp,fp
81105f74:	dfc00117 	ldw	ra,4(sp)
81105f78:	df000017 	ldw	fp,0(sp)
81105f7c:	dec00204 	addi	sp,sp,8
81105f80:	f800283a 	ret

81105f84 <ui_Transparent_Interface_Get_SpaceWire_Data>:
	
	alt_u16 ui_Transparent_Interface_Get_SpaceWire_Data(char c_SpwID, alt_u8 *data_buffer){
81105f84:	deffeb04 	addi	sp,sp,-84
81105f88:	dfc01415 	stw	ra,80(sp)
81105f8c:	df001315 	stw	fp,76(sp)
81105f90:	ddc01215 	stw	r23,72(sp)
81105f94:	dd801115 	stw	r22,68(sp)
81105f98:	dd401015 	stw	r21,64(sp)
81105f9c:	dd000f15 	stw	r20,60(sp)
81105fa0:	dcc00e15 	stw	r19,56(sp)
81105fa4:	dc800d15 	stw	r18,52(sp)
81105fa8:	dc400c15 	stw	r17,48(sp)
81105fac:	dc000b15 	stw	r16,44(sp)
81105fb0:	df001304 	addi	fp,sp,76
81105fb4:	2005883a 	mov	r2,r4
81105fb8:	e17ff515 	stw	r5,-44(fp)
81105fbc:	e0bff405 	stb	r2,-48(fp)
		
		alt_u16 ui_rx_data_size = 0;
81105fc0:	e03fed0d 	sth	zero,-76(fp)
		
		alt_u64 *memory_location = 0;
81105fc4:	e03fef15 	stw	zero,-68(fp)
		memory_location += TRAN_BURST_REGISTERS_OFFSET + TRAN_RX_REGISTER_OFFSET;
81105fc8:	e0bfef17 	ldw	r2,-68(fp)
81105fcc:	10804004 	addi	r2,r2,256
81105fd0:	e0bfef15 	stw	r2,-68(fp)

		alt_u16 cnt = 0;
81105fd4:	e03fed8d 	sth	zero,-74(fp)
		alt_u16 rx_buffer_data_size = 0;
81105fd8:	e03fee0d 	sth	zero,-72(fp)
		alt_u64 rx_data = 0;
81105fdc:	e03ff015 	stw	zero,-64(fp)
81105fe0:	e03ff115 	stw	zero,-60(fp)
		alt_u16 rx_data_buffer[4] = {0,0,0,0};
81105fe4:	e03ff20d 	sth	zero,-56(fp)
81105fe8:	e03ff28d 	sth	zero,-54(fp)
81105fec:	e03ff30d 	sth	zero,-52(fp)
81105ff0:	e03ff38d 	sth	zero,-50(fp)

		/* Initiate the Channel Memory Location for the Transparent Interface */
		if ((c_SpwID >= 'A') && (c_SpwID <= 'H')) {
81105ff4:	e0bff407 	ldb	r2,-48(fp)
81105ff8:	10801050 	cmplti	r2,r2,65
81105ffc:	1000081e 	bne	r2,zero,81106020 <ui_Transparent_Interface_Get_SpaceWire_Data+0x9c>
81106000:	e0bff407 	ldb	r2,-48(fp)
81106004:	10801248 	cmpgei	r2,r2,73
81106008:	1000051e 	bne	r2,zero,81106020 <ui_Transparent_Interface_Get_SpaceWire_Data+0x9c>
			b_Transparent_Interface_Switch_Channel(c_SpwID);
8110600c:	e0bff407 	ldb	r2,-48(fp)
81106010:	1009883a 	mov	r4,r2
81106014:	1105ca40 	call	81105ca4 <b_Transparent_Interface_Switch_Channel>
			rx_buffer_data_size = 0xFFFF;
81106018:	00bfffc4 	movi	r2,-1
8110601c:	e0bfee0d 	sth	r2,-72(fp)
		}
		
		if (0xFFFF == rx_buffer_data_size) {
81106020:	e0ffee0b 	ldhu	r3,-72(fp)
81106024:	00bfffd4 	movui	r2,65535
81106028:	1880711e 	bne	r3,r2,811061f0 <ui_Transparent_Interface_Get_SpaceWire_Data+0x26c>
			/* Check the amount of data in the RX Buffer*/
			rx_buffer_data_size = (alt_u16)(uc_Transparent_Interface_TX_FIFO_Status_Used(c_SpwID));
8110602c:	e0bff407 	ldb	r2,-48(fp)
81106030:	1009883a 	mov	r4,r2
81106034:	1105c540 	call	81105c54 <uc_Transparent_Interface_TX_FIFO_Status_Used>
81106038:	10803fcc 	andi	r2,r2,255
8110603c:	e0bfee0d 	sth	r2,-72(fp)
			if (rx_buffer_data_size > 0) {
81106040:	e0bfee0b 	ldhu	r2,-72(fp)
81106044:	10006826 	beq	r2,zero,811061e8 <ui_Transparent_Interface_Get_SpaceWire_Data+0x264>
				/* Transfer the available data to the Channel Memory Location */
				
				/* Convert all the available data in the Channel Memory Location to the data_buffer */
				for (cnt = 0; cnt < rx_buffer_data_size; cnt++) {
81106048:	e03fed8d 	sth	zero,-74(fp)
8110604c:	00006206 	br	811061d8 <ui_Transparent_Interface_Get_SpaceWire_Data+0x254>

					rx_data = *memory_location;
81106050:	e0bfef17 	ldw	r2,-68(fp)
81106054:	10c00017 	ldw	r3,0(r2)
81106058:	e0fff015 	stw	r3,-64(fp)
8110605c:	10800117 	ldw	r2,4(r2)
81106060:	e0bff115 	stw	r2,-60(fp)

					rx_data_buffer[0] = (alt_u16)(0x000000000000FFFF & rx_data);
81106064:	e0bff017 	ldw	r2,-64(fp)
81106068:	e0bff20d 	sth	r2,-56(fp)
					rx_data_buffer[1] = (alt_u16)((0x00000000FFFF0000 & rx_data) >> 16);
8110606c:	e0bff017 	ldw	r2,-64(fp)
81106070:	143fffec 	andhi	r16,r2,65535
81106074:	e0bff117 	ldw	r2,-60(fp)
81106078:	1022703a 	and	r17,r2,zero
8110607c:	8804943a 	slli	r2,r17,16
81106080:	8024d43a 	srli	r18,r16,16
81106084:	14a4b03a 	or	r18,r2,r18
81106088:	8826d43a 	srli	r19,r17,16
8110608c:	9005883a 	mov	r2,r18
81106090:	e0bff28d 	sth	r2,-54(fp)
					rx_data_buffer[2] = (alt_u16)((0x0000FFFF00000000 & rx_data) >> 32);
81106094:	e0bff017 	ldw	r2,-64(fp)
81106098:	1028703a 	and	r20,r2,zero
8110609c:	e0bff117 	ldw	r2,-60(fp)
811060a0:	157fffcc 	andi	r21,r2,65535
811060a4:	a82cd83a 	srl	r22,r21,zero
811060a8:	002f883a 	mov	r23,zero
811060ac:	b005883a 	mov	r2,r22
811060b0:	e0bff30d 	sth	r2,-52(fp)
					rx_data_buffer[3] = (alt_u16)((0xFFFF000000000000 & rx_data) >> 48);
811060b4:	e0bff117 	ldw	r2,-60(fp)
811060b8:	1004d43a 	srli	r2,r2,16
811060bc:	e0bff615 	stw	r2,-40(fp)
811060c0:	e03ff715 	stw	zero,-36(fp)
811060c4:	e0bff60b 	ldhu	r2,-40(fp)
811060c8:	e0bff38d 	sth	r2,-50(fp)

					/* check if the data is not an eop or invalid */
					if (!((rx_data_buffer[0] & 0x0100) || (rx_data_buffer[0] == 0xFFFF))) {
811060cc:	e0bff20b 	ldhu	r2,-56(fp)
811060d0:	10bfffcc 	andi	r2,r2,65535
811060d4:	1080400c 	andi	r2,r2,256
811060d8:	10000c1e 	bne	r2,zero,8110610c <ui_Transparent_Interface_Get_SpaceWire_Data+0x188>
811060dc:	e0bff20b 	ldhu	r2,-56(fp)
811060e0:	10ffffcc 	andi	r3,r2,65535
811060e4:	00bfffd4 	movui	r2,65535
811060e8:	18800826 	beq	r3,r2,8110610c <ui_Transparent_Interface_Get_SpaceWire_Data+0x188>
						data_buffer[ui_rx_data_size] = (alt_u8)(0x00FF & rx_data_buffer[0]);
811060ec:	e0bfed0b 	ldhu	r2,-76(fp)
811060f0:	e0fff517 	ldw	r3,-44(fp)
811060f4:	1885883a 	add	r2,r3,r2
811060f8:	e0fff20b 	ldhu	r3,-56(fp)
811060fc:	10c00005 	stb	r3,0(r2)
						ui_rx_data_size++;
81106100:	e0bfed0b 	ldhu	r2,-76(fp)
81106104:	10800044 	addi	r2,r2,1
81106108:	e0bfed0d 	sth	r2,-76(fp)
					}

					/* check if the data is not an eop or invalid */
					if (!((rx_data_buffer[1] & 0x0100) || (rx_data_buffer[1] == 0xFFFF))) {
8110610c:	e0bff28b 	ldhu	r2,-54(fp)
81106110:	10bfffcc 	andi	r2,r2,65535
81106114:	1080400c 	andi	r2,r2,256
81106118:	10000c1e 	bne	r2,zero,8110614c <ui_Transparent_Interface_Get_SpaceWire_Data+0x1c8>
8110611c:	e0bff28b 	ldhu	r2,-54(fp)
81106120:	10ffffcc 	andi	r3,r2,65535
81106124:	00bfffd4 	movui	r2,65535
81106128:	18800826 	beq	r3,r2,8110614c <ui_Transparent_Interface_Get_SpaceWire_Data+0x1c8>
						data_buffer[ui_rx_data_size] = (alt_u8)(0x00FF & rx_data_buffer[1]);
8110612c:	e0bfed0b 	ldhu	r2,-76(fp)
81106130:	e0fff517 	ldw	r3,-44(fp)
81106134:	1885883a 	add	r2,r3,r2
81106138:	e0fff28b 	ldhu	r3,-54(fp)
8110613c:	10c00005 	stb	r3,0(r2)
						ui_rx_data_size++;
81106140:	e0bfed0b 	ldhu	r2,-76(fp)
81106144:	10800044 	addi	r2,r2,1
81106148:	e0bfed0d 	sth	r2,-76(fp)
					}

					/* check if the data is not an eop or invalid */
					if (!((rx_data_buffer[2] & 0x0100) || (rx_data_buffer[2] == 0xFFFF))) {
8110614c:	e0bff30b 	ldhu	r2,-52(fp)
81106150:	10bfffcc 	andi	r2,r2,65535
81106154:	1080400c 	andi	r2,r2,256
81106158:	10000c1e 	bne	r2,zero,8110618c <ui_Transparent_Interface_Get_SpaceWire_Data+0x208>
8110615c:	e0bff30b 	ldhu	r2,-52(fp)
81106160:	10ffffcc 	andi	r3,r2,65535
81106164:	00bfffd4 	movui	r2,65535
81106168:	18800826 	beq	r3,r2,8110618c <ui_Transparent_Interface_Get_SpaceWire_Data+0x208>
						data_buffer[ui_rx_data_size] = (alt_u8)(0x00FF & rx_data_buffer[2]);
8110616c:	e0bfed0b 	ldhu	r2,-76(fp)
81106170:	e0fff517 	ldw	r3,-44(fp)
81106174:	1885883a 	add	r2,r3,r2
81106178:	e0fff30b 	ldhu	r3,-52(fp)
8110617c:	10c00005 	stb	r3,0(r2)
						ui_rx_data_size++;
81106180:	e0bfed0b 	ldhu	r2,-76(fp)
81106184:	10800044 	addi	r2,r2,1
81106188:	e0bfed0d 	sth	r2,-76(fp)
					}

					/* check if the data is not an eop or invalid */
					if (!((rx_data_buffer[3] & 0x0100) || (rx_data_buffer[3] == 0xFFFF))) {
8110618c:	e0bff38b 	ldhu	r2,-50(fp)
81106190:	10bfffcc 	andi	r2,r2,65535
81106194:	1080400c 	andi	r2,r2,256
81106198:	10000c1e 	bne	r2,zero,811061cc <ui_Transparent_Interface_Get_SpaceWire_Data+0x248>
8110619c:	e0bff38b 	ldhu	r2,-50(fp)
811061a0:	10ffffcc 	andi	r3,r2,65535
811061a4:	00bfffd4 	movui	r2,65535
811061a8:	18800826 	beq	r3,r2,811061cc <ui_Transparent_Interface_Get_SpaceWire_Data+0x248>
						data_buffer[ui_rx_data_size] = (alt_u8)(0x00FF & rx_data_buffer[3]);
811061ac:	e0bfed0b 	ldhu	r2,-76(fp)
811061b0:	e0fff517 	ldw	r3,-44(fp)
811061b4:	1885883a 	add	r2,r3,r2
811061b8:	e0fff38b 	ldhu	r3,-50(fp)
811061bc:	10c00005 	stb	r3,0(r2)
						ui_rx_data_size++;
811061c0:	e0bfed0b 	ldhu	r2,-76(fp)
811061c4:	10800044 	addi	r2,r2,1
811061c8:	e0bfed0d 	sth	r2,-76(fp)
			rx_buffer_data_size = (alt_u16)(uc_Transparent_Interface_TX_FIFO_Status_Used(c_SpwID));
			if (rx_buffer_data_size > 0) {
				/* Transfer the available data to the Channel Memory Location */
				
				/* Convert all the available data in the Channel Memory Location to the data_buffer */
				for (cnt = 0; cnt < rx_buffer_data_size; cnt++) {
811061cc:	e0bfed8b 	ldhu	r2,-74(fp)
811061d0:	10800044 	addi	r2,r2,1
811061d4:	e0bfed8d 	sth	r2,-74(fp)
811061d8:	e0ffed8b 	ldhu	r3,-74(fp)
811061dc:	e0bfee0b 	ldhu	r2,-72(fp)
811061e0:	18bf9b36 	bltu	r3,r2,81106050 <__reset+0xfb0e6050>
811061e4:	00000306 	br	811061f4 <ui_Transparent_Interface_Get_SpaceWire_Data+0x270>
						ui_rx_data_size++;
					}

				}
			} else {
				ui_rx_data_size = 0;
811061e8:	e03fed0d 	sth	zero,-76(fp)
811061ec:	00000106 	br	811061f4 <ui_Transparent_Interface_Get_SpaceWire_Data+0x270>
			}
		} else {
			ui_rx_data_size = 0;
811061f0:	e03fed0d 	sth	zero,-76(fp)
		}
	
		return ui_rx_data_size;
811061f4:	e0bfed0b 	ldhu	r2,-76(fp)
	}
811061f8:	e6fff804 	addi	sp,fp,-32
811061fc:	dfc00917 	ldw	ra,36(sp)
81106200:	df000817 	ldw	fp,32(sp)
81106204:	ddc00717 	ldw	r23,28(sp)
81106208:	dd800617 	ldw	r22,24(sp)
8110620c:	dd400517 	ldw	r21,20(sp)
81106210:	dd000417 	ldw	r20,16(sp)
81106214:	dcc00317 	ldw	r19,12(sp)
81106218:	dc800217 	ldw	r18,8(sp)
8110621c:	dc400117 	ldw	r17,4(sp)
81106220:	dc000017 	ldw	r16,0(sp)
81106224:	dec00a04 	addi	sp,sp,40
81106228:	f800283a 	ret

8110622c <DDR2_EEPROM_TEST>:
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_EEPROM_TEST(alt_u8 MemoryId){
8110622c:	defff604 	addi	sp,sp,-40
81106230:	dfc00915 	stw	ra,36(sp)
81106234:	df000815 	stw	fp,32(sp)
81106238:	df000804 	addi	fp,sp,32
8110623c:	2005883a 	mov	r2,r4
81106240:	e0bfff05 	stb	r2,-4(fp)

  printf("===== DE4 DDR2 EEPROM Test =====\n");
81106244:	012044b4 	movhi	r4,33042
81106248:	21364004 	addi	r4,r4,-9984
8110624c:	110c0f40 	call	8110c0f4 <puts>
  const alt_u8 DeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
81106250:	00bfe804 	movi	r2,-96
81106254:	e0bffd05 	stb	r2,-12(fp)
  bool bSuccess;
  alt_u32 I2cSclBase;
  alt_u32 I2cSdaBase;
  int i;
  
  bSuccess = TRUE;
81106258:	00800044 	movi	r2,1
8110625c:	e0bff915 	stw	r2,-28(fp)
  switch (MemoryId) {
81106260:	e0bfff03 	ldbu	r2,-4(fp)
81106264:	10c00060 	cmpeqi	r3,r2,1
81106268:	1800031e 	bne	r3,zero,81106278 <DDR2_EEPROM_TEST+0x4c>
8110626c:	108000a0 	cmpeqi	r2,r2,2
81106270:	1000081e 	bne	r2,zero,81106294 <DDR2_EEPROM_TEST+0x68>
81106274:	00000e06 	br	811062b0 <DDR2_EEPROM_TEST+0x84>
    case DDR2_M1_ID:
      I2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
81106278:	00a00034 	movhi	r2,32768
8110627c:	10827c04 	addi	r2,r2,2544
81106280:	e0bffa15 	stw	r2,-24(fp)
      I2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
81106284:	00a00034 	movhi	r2,32768
81106288:	10828004 	addi	r2,r2,2560
8110628c:	e0bffb15 	stw	r2,-20(fp)
    break;
81106290:	00000d06 	br	811062c8 <DDR2_EEPROM_TEST+0x9c>
    case DDR2_M2_ID:
      I2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
81106294:	00a00034 	movhi	r2,32768
81106298:	10825804 	addi	r2,r2,2400
8110629c:	e0bffa15 	stw	r2,-24(fp)
      I2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;      
811062a0:	00a00034 	movhi	r2,32768
811062a4:	10825c04 	addi	r2,r2,2416
811062a8:	e0bffb15 	stw	r2,-20(fp)
    break;
811062ac:	00000606 	br	811062c8 <DDR2_EEPROM_TEST+0x9c>
    default:
      bSuccess = FALSE;
811062b0:	e03ff915 	stw	zero,-28(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
811062b4:	012044b4 	movhi	r4,33042
811062b8:	21364904 	addi	r4,r4,-9948
811062bc:	110c0f40 	call	8110c0f4 <puts>
      return bSuccess;
811062c0:	e0bff917 	ldw	r2,-28(fp)
811062c4:	00007d06 	br	811064bc <DDR2_EEPROM_TEST+0x290>
  }
  
  alt_u8 ControlAddr, Value;
  printf("DDR2 EEPROM Read Test\n");
811062c8:	012044b4 	movhi	r4,33042
811062cc:	21365504 	addi	r4,r4,-9900
811062d0:	110c0f40 	call	8110c0f4 <puts>
  usleep(20*1000);
811062d4:	01138804 	movi	r4,20000
811062d8:	11191fc0 	call	811191fc <usleep>
  for(i = 0; i < 256 && bSuccess; i++){
811062dc:	e03ffc15 	stw	zero,-16(fp)
811062e0:	00002006 	br	81106364 <DDR2_EEPROM_TEST+0x138>
    ControlAddr = i;
811062e4:	e0bffc17 	ldw	r2,-16(fp)
811062e8:	e0bffd45 	stb	r2,-11(fp)
    bSuccess = I2C_Read(I2cSclBase, I2cSdaBase, DeviceAddr, ControlAddr, &Value);
811062ec:	e0bffd03 	ldbu	r2,-12(fp)
811062f0:	10c03fcc 	andi	r3,r2,255
811062f4:	18c0201c 	xori	r3,r3,128
811062f8:	18ffe004 	addi	r3,r3,-128
811062fc:	e13ffd43 	ldbu	r4,-11(fp)
81106300:	e0bffe04 	addi	r2,fp,-8
81106304:	d8800015 	stw	r2,0(sp)
81106308:	200f883a 	mov	r7,r4
8110630c:	180d883a 	mov	r6,r3
81106310:	e17ffb17 	ldw	r5,-20(fp)
81106314:	e13ffa17 	ldw	r4,-24(fp)
81106318:	11021000 	call	81102100 <I2C_Read>
8110631c:	e0bff915 	stw	r2,-28(fp)
    if (bSuccess){
81106320:	e0bff917 	ldw	r2,-28(fp)
81106324:	10000926 	beq	r2,zero,8110634c <DDR2_EEPROM_TEST+0x120>
      printf("EEPROM[%03d]=%02Xh\n", ControlAddr, Value);
81106328:	e0bffd43 	ldbu	r2,-11(fp)
8110632c:	e0fffe03 	ldbu	r3,-8(fp)
81106330:	18c03fcc 	andi	r3,r3,255
81106334:	180d883a 	mov	r6,r3
81106338:	100b883a 	mov	r5,r2
8110633c:	012044b4 	movhi	r4,33042
81106340:	21365b04 	addi	r4,r4,-9876
81106344:	110bfd80 	call	8110bfd8 <printf>
81106348:	00000306 	br	81106358 <DDR2_EEPROM_TEST+0x12c>
    }else{
      printf("Failed to read EEPROM\n");
8110634c:	012044b4 	movhi	r4,33042
81106350:	21366004 	addi	r4,r4,-9856
81106354:	110c0f40 	call	8110c0f4 <puts>
  }
  
  alt_u8 ControlAddr, Value;
  printf("DDR2 EEPROM Read Test\n");
  usleep(20*1000);
  for(i = 0; i < 256 && bSuccess; i++){
81106358:	e0bffc17 	ldw	r2,-16(fp)
8110635c:	10800044 	addi	r2,r2,1
81106360:	e0bffc15 	stw	r2,-16(fp)
81106364:	e0bffc17 	ldw	r2,-16(fp)
81106368:	10804008 	cmpgei	r2,r2,256
8110636c:	1000021e 	bne	r2,zero,81106378 <DDR2_EEPROM_TEST+0x14c>
81106370:	e0bff917 	ldw	r2,-28(fp)
81106374:	103fdb1e 	bne	r2,zero,811062e4 <__reset+0xfb0e62e4>
      printf("EEPROM[%03d]=%02Xh\n", ControlAddr, Value);
    }else{
      printf("Failed to read EEPROM\n");
    }
  }
  if (bSuccess){
81106378:	e0bff917 	ldw	r2,-28(fp)
8110637c:	10000426 	beq	r2,zero,81106390 <DDR2_EEPROM_TEST+0x164>
    printf("DDR2 EEPROM Read Test Completed\n\n");
81106380:	012044b4 	movhi	r4,33042
81106384:	21366604 	addi	r4,r4,-9832
81106388:	110c0f40 	call	8110c0f4 <puts>
8110638c:	00000306 	br	8110639c <DDR2_EEPROM_TEST+0x170>
  } else {
    printf("DDR2 EEPROM Read Test Failed\n\n");
81106390:	012044b4 	movhi	r4,33042
81106394:	21366f04 	addi	r4,r4,-9796
81106398:	110c0f40 	call	8110c0f4 <puts>
  }
  
  printf("DDR2 EEPROM Write Test\n");
8110639c:	012044b4 	movhi	r4,33042
811063a0:	21367704 	addi	r4,r4,-9764
811063a4:	110c0f40 	call	8110c0f4 <puts>
  alt_u8 WriteData = 0x12, TestAddr = 128;
811063a8:	00800484 	movi	r2,18
811063ac:	e0bffd85 	stb	r2,-10(fp)
811063b0:	00bfe004 	movi	r2,-128
811063b4:	e0bffdc5 	stb	r2,-9(fp)
  alt_u8 ReadData;
  usleep(20*1000);
811063b8:	01138804 	movi	r4,20000
811063bc:	11191fc0 	call	811191fc <usleep>
  bSuccess = I2C_Write(I2cSclBase, I2cSdaBase, DeviceAddr, TestAddr, WriteData);
811063c0:	e0bffd03 	ldbu	r2,-12(fp)
811063c4:	10c03fcc 	andi	r3,r2,255
811063c8:	18c0201c 	xori	r3,r3,128
811063cc:	18ffe004 	addi	r3,r3,-128
811063d0:	e13ffdc3 	ldbu	r4,-9(fp)
811063d4:	e0bffd83 	ldbu	r2,-10(fp)
811063d8:	d8800015 	stw	r2,0(sp)
811063dc:	200f883a 	mov	r7,r4
811063e0:	180d883a 	mov	r6,r3
811063e4:	e17ffb17 	ldw	r5,-20(fp)
811063e8:	e13ffa17 	ldw	r4,-24(fp)
811063ec:	11020280 	call	81102028 <I2C_Write>
811063f0:	e0bff915 	stw	r2,-28(fp)
  if (!bSuccess){
811063f4:	e0bff917 	ldw	r2,-28(fp)
811063f8:	1000041e 	bne	r2,zero,8110640c <DDR2_EEPROM_TEST+0x1e0>
    printf("Failed to write EEPROM\n");            
811063fc:	012044b4 	movhi	r4,33042
81106400:	21367d04 	addi	r4,r4,-9740
81106404:	110c0f40 	call	8110c0f4 <puts>
81106408:	00002006 	br	8110648c <DDR2_EEPROM_TEST+0x260>
  } else {
    bSuccess = I2C_Read(I2cSclBase, I2cSdaBase, DeviceAddr, TestAddr, &ReadData);
8110640c:	e0bffd03 	ldbu	r2,-12(fp)
81106410:	10c03fcc 	andi	r3,r2,255
81106414:	18c0201c 	xori	r3,r3,128
81106418:	18ffe004 	addi	r3,r3,-128
8110641c:	e13ffdc3 	ldbu	r4,-9(fp)
81106420:	e0bffe44 	addi	r2,fp,-7
81106424:	d8800015 	stw	r2,0(sp)
81106428:	200f883a 	mov	r7,r4
8110642c:	180d883a 	mov	r6,r3
81106430:	e17ffb17 	ldw	r5,-20(fp)
81106434:	e13ffa17 	ldw	r4,-24(fp)
81106438:	11021000 	call	81102100 <I2C_Read>
8110643c:	e0bff915 	stw	r2,-28(fp)
    if (!bSuccess){
81106440:	e0bff917 	ldw	r2,-28(fp)
81106444:	1000041e 	bne	r2,zero,81106458 <DDR2_EEPROM_TEST+0x22c>
      printf("Failed to read EEPROM for verify\n");            
81106448:	012044b4 	movhi	r4,33042
8110644c:	21368304 	addi	r4,r4,-9716
81106450:	110c0f40 	call	8110c0f4 <puts>
81106454:	00000d06 	br	8110648c <DDR2_EEPROM_TEST+0x260>
    } else {
      if (ReadData != WriteData){
81106458:	e0bffe43 	ldbu	r2,-7(fp)
8110645c:	10c03fcc 	andi	r3,r2,255
81106460:	e0bffd83 	ldbu	r2,-10(fp)
81106464:	18800926 	beq	r3,r2,8110648c <DDR2_EEPROM_TEST+0x260>
        bSuccess = FALSE;
81106468:	e03ff915 	stw	zero,-28(fp)
        printf("Verify EEPROM write fail, ReadData=%02Xh, WriteData=%02Xh\n", ReadData, WriteData);
8110646c:	e0bffe43 	ldbu	r2,-7(fp)
81106470:	10803fcc 	andi	r2,r2,255
81106474:	e0fffd83 	ldbu	r3,-10(fp)
81106478:	180d883a 	mov	r6,r3
8110647c:	100b883a 	mov	r5,r2
81106480:	012044b4 	movhi	r4,33042
81106484:	21368c04 	addi	r4,r4,-9680
81106488:	110bfd80 	call	8110bfd8 <printf>
      }
    }
  }
  if (bSuccess){
8110648c:	e0bff917 	ldw	r2,-28(fp)
81106490:	10000426 	beq	r2,zero,811064a4 <DDR2_EEPROM_TEST+0x278>
    printf("DDR2 EEPROM Write Test Completed\n\n");
81106494:	012044b4 	movhi	r4,33042
81106498:	21369b04 	addi	r4,r4,-9620
8110649c:	110c0f40 	call	8110c0f4 <puts>
811064a0:	00000306 	br	811064b0 <DDR2_EEPROM_TEST+0x284>
  } else {
    printf("DDR2 EEPROM Write Test Failed\n\n");
811064a4:	012044b4 	movhi	r4,33042
811064a8:	2136a404 	addi	r4,r4,-9584
811064ac:	110c0f40 	call	8110c0f4 <puts>
  }
  printf("\n");
811064b0:	01000284 	movi	r4,10
811064b4:	110c01c0 	call	8110c01c <putchar>

  return bSuccess;
811064b8:	e0bff917 	ldw	r2,-28(fp)
}
811064bc:	e037883a 	mov	sp,fp
811064c0:	dfc00117 	ldw	ra,4(sp)
811064c4:	df000017 	ldw	fp,0(sp)
811064c8:	dec00204 	addi	sp,sp,8
811064cc:	f800283a 	ret

811064d0 <DDR2_EEPROM_DUMP>:
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_EEPROM_DUMP(alt_u8 MemoryId){
811064d0:	deffb704 	addi	sp,sp,-292
811064d4:	dfc04815 	stw	ra,288(sp)
811064d8:	df004715 	stw	fp,284(sp)
811064dc:	df004704 	addi	fp,sp,284
811064e0:	2005883a 	mov	r2,r4
811064e4:	e0bfff05 	stb	r2,-4(fp)
 
  printf("===== DE4 DDR2 EEPROM Dump =====\n");
811064e8:	012044b4 	movhi	r4,33042
811064ec:	2136ac04 	addi	r4,r4,-9552
811064f0:	110c0f40 	call	8110c0f4 <puts>
  const alt_u8 DeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
811064f4:	00bfe804 	movi	r2,-96
811064f8:	e0bfbd05 	stb	r2,-268(fp)
  bool bSuccess;
  alt_u32 I2cSclBase;
  alt_u32 I2cSdaBase;
  int i;
  
  bSuccess = TRUE;
811064fc:	00800044 	movi	r2,1
81106500:	e0bfbe15 	stw	r2,-264(fp)
  switch (MemoryId) {
81106504:	e0bfff03 	ldbu	r2,-4(fp)
81106508:	10c00060 	cmpeqi	r3,r2,1
8110650c:	1800031e 	bne	r3,zero,8110651c <DDR2_EEPROM_DUMP+0x4c>
81106510:	108000a0 	cmpeqi	r2,r2,2
81106514:	1000081e 	bne	r2,zero,81106538 <DDR2_EEPROM_DUMP+0x68>
81106518:	00000e06 	br	81106554 <DDR2_EEPROM_DUMP+0x84>
    case DDR2_M1_ID:
      I2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
8110651c:	00a00034 	movhi	r2,32768
81106520:	10827c04 	addi	r2,r2,2544
81106524:	e0bfba15 	stw	r2,-280(fp)
      I2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
81106528:	00a00034 	movhi	r2,32768
8110652c:	10828004 	addi	r2,r2,2560
81106530:	e0bfbb15 	stw	r2,-276(fp)
    break;
81106534:	00000d06 	br	8110656c <DDR2_EEPROM_DUMP+0x9c>
    case DDR2_M2_ID:
      I2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
81106538:	00a00034 	movhi	r2,32768
8110653c:	10825804 	addi	r2,r2,2400
81106540:	e0bfba15 	stw	r2,-280(fp)
      I2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;      
81106544:	00a00034 	movhi	r2,32768
81106548:	10825c04 	addi	r2,r2,2416
8110654c:	e0bfbb15 	stw	r2,-276(fp)
    break;
81106550:	00000606 	br	8110656c <DDR2_EEPROM_DUMP+0x9c>
    default:
      bSuccess = FALSE;
81106554:	e03fbe15 	stw	zero,-264(fp)
	  printf("DR2 Memory ID not identified!! Aborting Dump \n");
81106558:	012044b4 	movhi	r4,33042
8110655c:	2136b504 	addi	r4,r4,-9516
81106560:	110c0f40 	call	8110c0f4 <puts>
      return bSuccess;
81106564:	e0bfbe17 	ldw	r2,-264(fp)
81106568:	00012006 	br	811069ec <DDR2_EEPROM_DUMP+0x51c>
  }

  alt_u8 szData[256];
  bSuccess = I2C_MultipleRead(I2cSclBase, I2cSdaBase, DeviceAddr, szData, sizeof(szData));
8110656c:	e0bfbd03 	ldbu	r2,-268(fp)
81106570:	10c03fcc 	andi	r3,r2,255
81106574:	18c0201c 	xori	r3,r3,128
81106578:	18ffe004 	addi	r3,r3,-128
8110657c:	e13fbf04 	addi	r4,fp,-260
81106580:	00804004 	movi	r2,256
81106584:	d8800015 	stw	r2,0(sp)
81106588:	200f883a 	mov	r7,r4
8110658c:	180d883a 	mov	r6,r3
81106590:	e17fbb17 	ldw	r5,-276(fp)
81106594:	e13fba17 	ldw	r4,-280(fp)
81106598:	11022000 	call	81102200 <I2C_MultipleRead>
8110659c:	e0bfbe15 	stw	r2,-264(fp)
  if (bSuccess){
811065a0:	e0bfbe17 	ldw	r2,-264(fp)
811065a4:	10010b26 	beq	r2,zero,811069d4 <DDR2_EEPROM_DUMP+0x504>
    for(i = 0; i < 256 && bSuccess; i++){
811065a8:	e03fbc15 	stw	zero,-272(fp)
811065ac:	00010306 	br	811069bc <DDR2_EEPROM_DUMP+0x4ec>
      printf("EEPROM[%03d]=%02Xh ", i, szData[i]);
811065b0:	e0ffbf04 	addi	r3,fp,-260
811065b4:	e0bfbc17 	ldw	r2,-272(fp)
811065b8:	1885883a 	add	r2,r3,r2
811065bc:	10800003 	ldbu	r2,0(r2)
811065c0:	10803fcc 	andi	r2,r2,255
811065c4:	100d883a 	mov	r6,r2
811065c8:	e17fbc17 	ldw	r5,-272(fp)
811065cc:	012044b4 	movhi	r4,33042
811065d0:	2136c104 	addi	r4,r4,-9468
811065d4:	110bfd80 	call	8110bfd8 <printf>
      if (i == 0)
811065d8:	e0bfbc17 	ldw	r2,-272(fp)
811065dc:	1000041e 	bne	r2,zero,811065f0 <DDR2_EEPROM_DUMP+0x120>
        printf("(Number of SPD Bytes Used)\n");
811065e0:	012044b4 	movhi	r4,33042
811065e4:	2136c604 	addi	r4,r4,-9448
811065e8:	110c0f40 	call	8110c0f4 <puts>
811065ec:	0000f006 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 1)
811065f0:	e0bfbc17 	ldw	r2,-272(fp)
811065f4:	10800058 	cmpnei	r2,r2,1
811065f8:	1000041e 	bne	r2,zero,8110660c <DDR2_EEPROM_DUMP+0x13c>
        printf("(Total Number of Bytes in SPD Device, Log2(N))\n");
811065fc:	012044b4 	movhi	r4,33042
81106600:	2136cd04 	addi	r4,r4,-9420
81106604:	110c0f40 	call	8110c0f4 <puts>
81106608:	0000e906 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 2)
8110660c:	e0bfbc17 	ldw	r2,-272(fp)
81106610:	10800098 	cmpnei	r2,r2,2
81106614:	1000041e 	bne	r2,zero,81106628 <DDR2_EEPROM_DUMP+0x158>
        printf("(Basic Memory Type[08h:DDR2])\n");
81106618:	012044b4 	movhi	r4,33042
8110661c:	2136d904 	addi	r4,r4,-9372
81106620:	110c0f40 	call	8110c0f4 <puts>
81106624:	0000e206 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 3)
81106628:	e0bfbc17 	ldw	r2,-272(fp)
8110662c:	108000d8 	cmpnei	r2,r2,3
81106630:	1000041e 	bne	r2,zero,81106644 <DDR2_EEPROM_DUMP+0x174>
        printf("(Number of Row Addresses on Assembly)\n");
81106634:	012044b4 	movhi	r4,33042
81106638:	2136e104 	addi	r4,r4,-9340
8110663c:	110c0f40 	call	8110c0f4 <puts>
81106640:	0000db06 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 4)
81106644:	e0bfbc17 	ldw	r2,-272(fp)
81106648:	10800118 	cmpnei	r2,r2,4
8110664c:	1000041e 	bne	r2,zero,81106660 <DDR2_EEPROM_DUMP+0x190>
        printf("(Number of Column Addresses on Assembly)\n");
81106650:	012044b4 	movhi	r4,33042
81106654:	2136eb04 	addi	r4,r4,-9300
81106658:	110c0f40 	call	8110c0f4 <puts>
8110665c:	0000d406 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 5)
81106660:	e0bfbc17 	ldw	r2,-272(fp)
81106664:	10800158 	cmpnei	r2,r2,5
81106668:	1000041e 	bne	r2,zero,8110667c <DDR2_EEPROM_DUMP+0x1ac>
        printf("(DIMM Height and Module Rank Number[b2b1b0+1])\n");
8110666c:	012044b4 	movhi	r4,33042
81106670:	2136f604 	addi	r4,r4,-9256
81106674:	110c0f40 	call	8110c0f4 <puts>
81106678:	0000cd06 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 6)
8110667c:	e0bfbc17 	ldw	r2,-272(fp)
81106680:	10800198 	cmpnei	r2,r2,6
81106684:	1000041e 	bne	r2,zero,81106698 <DDR2_EEPROM_DUMP+0x1c8>
        printf("(Module Data Width)\n");
81106688:	012044b4 	movhi	r4,33042
8110668c:	21370204 	addi	r4,r4,-9208
81106690:	110c0f40 	call	8110c0f4 <puts>
81106694:	0000c606 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 7)
81106698:	e0bfbc17 	ldw	r2,-272(fp)
8110669c:	108001d8 	cmpnei	r2,r2,7
811066a0:	1000041e 	bne	r2,zero,811066b4 <DDR2_EEPROM_DUMP+0x1e4>
        printf("(Module Data Width, Continued)\n");
811066a4:	012044b4 	movhi	r4,33042
811066a8:	21370704 	addi	r4,r4,-9188
811066ac:	110c0f40 	call	8110c0f4 <puts>
811066b0:	0000bf06 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 16)
811066b4:	e0bfbc17 	ldw	r2,-272(fp)
811066b8:	10800418 	cmpnei	r2,r2,16
811066bc:	1000041e 	bne	r2,zero,811066d0 <DDR2_EEPROM_DUMP+0x200>
        printf("(Burst Lengths Supported[bitmap: x x x x 8 4 x x])\n");
811066c0:	012044b4 	movhi	r4,33042
811066c4:	21370f04 	addi	r4,r4,-9156
811066c8:	110c0f40 	call	8110c0f4 <puts>
811066cc:	0000b806 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 13)
811066d0:	e0bfbc17 	ldw	r2,-272(fp)
811066d4:	10800358 	cmpnei	r2,r2,13
811066d8:	1000041e 	bne	r2,zero,811066ec <DDR2_EEPROM_DUMP+0x21c>
        printf("(Primary SDRAM width)\n");
811066dc:	012044b4 	movhi	r4,33042
811066e0:	21371c04 	addi	r4,r4,-9104
811066e4:	110c0f40 	call	8110c0f4 <puts>
811066e8:	0000b106 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 14)
811066ec:	e0bfbc17 	ldw	r2,-272(fp)
811066f0:	10800398 	cmpnei	r2,r2,14
811066f4:	1000041e 	bne	r2,zero,81106708 <DDR2_EEPROM_DUMP+0x238>
        printf("(ECC SDRAM width)\n");
811066f8:	012044b4 	movhi	r4,33042
811066fc:	21372204 	addi	r4,r4,-9080
81106700:	110c0f40 	call	8110c0f4 <puts>
81106704:	0000aa06 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 17)
81106708:	e0bfbc17 	ldw	r2,-272(fp)
8110670c:	10800458 	cmpnei	r2,r2,17
81106710:	1000041e 	bne	r2,zero,81106724 <DDR2_EEPROM_DUMP+0x254>
        printf("(Banks per SDRAM device)\n");
81106714:	012044b4 	movhi	r4,33042
81106718:	21372704 	addi	r4,r4,-9060
8110671c:	110c0f40 	call	8110c0f4 <puts>
81106720:	0000a306 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 18)
81106724:	e0bfbc17 	ldw	r2,-272(fp)
81106728:	10800498 	cmpnei	r2,r2,18
8110672c:	1000041e 	bne	r2,zero,81106740 <DDR2_EEPROM_DUMP+0x270>
        printf("(CAS lantencies supported[bitmap: x x 5 4 3 2 x x])\n");
81106730:	012044b4 	movhi	r4,33042
81106734:	21372e04 	addi	r4,r4,-9032
81106738:	110c0f40 	call	8110c0f4 <puts>
8110673c:	00009c06 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 20)
81106740:	e0bfbc17 	ldw	r2,-272(fp)
81106744:	10800518 	cmpnei	r2,r2,20
81106748:	1000041e 	bne	r2,zero,8110675c <DDR2_EEPROM_DUMP+0x28c>
        printf("(DIMM Type: x x Mini-UDIMM Mini-RDIMM Micro-DIMM SO-DIMM UDIMMM RDIMM)\n");
8110674c:	012044b4 	movhi	r4,33042
81106750:	21373b04 	addi	r4,r4,-8980
81106754:	110c0f40 	call	8110c0f4 <puts>
81106758:	00009506 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 22)
8110675c:	e0bfbc17 	ldw	r2,-272(fp)
81106760:	10800598 	cmpnei	r2,r2,22
81106764:	1000041e 	bne	r2,zero,81106778 <DDR2_EEPROM_DUMP+0x2a8>
        printf("(Memory Chip feature bitmap)\n");
81106768:	012044b4 	movhi	r4,33042
8110676c:	21374d04 	addi	r4,r4,-8908
81106770:	110c0f40 	call	8110c0f4 <puts>
81106774:	00008e06 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 27)
81106778:	e0bfbc17 	ldw	r2,-272(fp)
8110677c:	108006d8 	cmpnei	r2,r2,27
81106780:	1000041e 	bne	r2,zero,81106794 <DDR2_EEPROM_DUMP+0x2c4>
        printf("(Minimun row precharge time[tRP;nsx4])\n");
81106784:	012044b4 	movhi	r4,33042
81106788:	21375504 	addi	r4,r4,-8876
8110678c:	110c0f40 	call	8110c0f4 <puts>
81106790:	00008706 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 28)
81106794:	e0bfbc17 	ldw	r2,-272(fp)
81106798:	10800718 	cmpnei	r2,r2,28
8110679c:	1000041e 	bne	r2,zero,811067b0 <DDR2_EEPROM_DUMP+0x2e0>
        printf("(Minimun row active-row activce delay[tRRD;nsx4])\n");
811067a0:	012044b4 	movhi	r4,33042
811067a4:	21375f04 	addi	r4,r4,-8836
811067a8:	110c0f40 	call	8110c0f4 <puts>
811067ac:	00008006 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 29)
811067b0:	e0bfbc17 	ldw	r2,-272(fp)
811067b4:	10800758 	cmpnei	r2,r2,29
811067b8:	1000041e 	bne	r2,zero,811067cc <DDR2_EEPROM_DUMP+0x2fc>
        printf("(Minimun RAS to CAS delay[tRCD;nsx4])\n");
811067bc:	012044b4 	movhi	r4,33042
811067c0:	21376c04 	addi	r4,r4,-8784
811067c4:	110c0f40 	call	8110c0f4 <puts>
811067c8:	00007906 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 30)
811067cc:	e0bfbc17 	ldw	r2,-272(fp)
811067d0:	10800798 	cmpnei	r2,r2,30
811067d4:	1000041e 	bne	r2,zero,811067e8 <DDR2_EEPROM_DUMP+0x318>
        printf("(Minimun acive to precharge time[tRAS;ns])\n");
811067d8:	012044b4 	movhi	r4,33042
811067dc:	21377604 	addi	r4,r4,-8744
811067e0:	110c0f40 	call	8110c0f4 <puts>
811067e4:	00007206 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 31)
811067e8:	e0bfbc17 	ldw	r2,-272(fp)
811067ec:	108007d8 	cmpnei	r2,r2,31
811067f0:	1000041e 	bne	r2,zero,81106804 <DDR2_EEPROM_DUMP+0x334>
        printf("(Size of each rank[bitmap:512MB,256MB,128MB,16GB,8GB,4GB,2GB,1GB)\n");
811067f4:	012044b4 	movhi	r4,33042
811067f8:	21378104 	addi	r4,r4,-8700
811067fc:	110c0f40 	call	8110c0f4 <puts>
81106800:	00006b06 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 36)
81106804:	e0bfbc17 	ldw	r2,-272(fp)
81106808:	10800918 	cmpnei	r2,r2,36
8110680c:	1000041e 	bne	r2,zero,81106820 <DDR2_EEPROM_DUMP+0x350>
        printf("(Minimun write receovery time[tWR;nsx4])\n");
81106810:	012044b4 	movhi	r4,33042
81106814:	21379204 	addi	r4,r4,-8632
81106818:	110c0f40 	call	8110c0f4 <puts>
8110681c:	00006406 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 37)
81106820:	e0bfbc17 	ldw	r2,-272(fp)
81106824:	10800958 	cmpnei	r2,r2,37
81106828:	1000041e 	bne	r2,zero,8110683c <DDR2_EEPROM_DUMP+0x36c>
        printf("(Internal write to read command delay[tWTR;nsx4])\n");
8110682c:	012044b4 	movhi	r4,33042
81106830:	21379d04 	addi	r4,r4,-8588
81106834:	110c0f40 	call	8110c0f4 <puts>
81106838:	00005d06 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 38)
8110683c:	e0bfbc17 	ldw	r2,-272(fp)
81106840:	10800998 	cmpnei	r2,r2,38
81106844:	1000041e 	bne	r2,zero,81106858 <DDR2_EEPROM_DUMP+0x388>
        printf("(Internal read to precharge command delay[tRTP;nsx4])\n");
81106848:	012044b4 	movhi	r4,33042
8110684c:	2137aa04 	addi	r4,r4,-8536
81106850:	110c0f40 	call	8110c0f4 <puts>
81106854:	00005606 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 41)
81106858:	e0bfbc17 	ldw	r2,-272(fp)
8110685c:	10800a58 	cmpnei	r2,r2,41
81106860:	1000041e 	bne	r2,zero,81106874 <DDR2_EEPROM_DUMP+0x3a4>
        printf("(Minimun activce to active/refresh time[tRC;ns])\n");
81106864:	012044b4 	movhi	r4,33042
81106868:	2137b804 	addi	r4,r4,-8480
8110686c:	110c0f40 	call	8110c0f4 <puts>
81106870:	00004f06 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 42)
81106874:	e0bfbc17 	ldw	r2,-272(fp)
81106878:	10800a98 	cmpnei	r2,r2,42
8110687c:	1000041e 	bne	r2,zero,81106890 <DDR2_EEPROM_DUMP+0x3c0>
        printf("(Minimun refresh to active/refresh time[tRFC;ns])\n");
81106880:	012044b4 	movhi	r4,33042
81106884:	2137c504 	addi	r4,r4,-8428
81106888:	110c0f40 	call	8110c0f4 <puts>
8110688c:	00004806 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 62)
81106890:	e0bfbc17 	ldw	r2,-272(fp)
81106894:	10800f98 	cmpnei	r2,r2,62
81106898:	1000041e 	bne	r2,zero,811068ac <DDR2_EEPROM_DUMP+0x3dc>
        printf("(SPD Revision)\n");
8110689c:	012044b4 	movhi	r4,33042
811068a0:	2137d204 	addi	r4,r4,-8376
811068a4:	110c0f40 	call	8110c0f4 <puts>
811068a8:	00004106 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 63)
811068ac:	e0bfbc17 	ldw	r2,-272(fp)
811068b0:	10800fd8 	cmpnei	r2,r2,63
811068b4:	1000041e 	bne	r2,zero,811068c8 <DDR2_EEPROM_DUMP+0x3f8>
        printf("(Checksum)\n");
811068b8:	012044b4 	movhi	r4,33042
811068bc:	2137d604 	addi	r4,r4,-8360
811068c0:	110c0f40 	call	8110c0f4 <puts>
811068c4:	00003a06 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 64)
811068c8:	e0bfbc17 	ldw	r2,-272(fp)
811068cc:	10801018 	cmpnei	r2,r2,64
811068d0:	1000041e 	bne	r2,zero,811068e4 <DDR2_EEPROM_DUMP+0x414>
        printf("(64~71: Manufacturer JEDEC ID)\n");
811068d4:	012044b4 	movhi	r4,33042
811068d8:	2137d904 	addi	r4,r4,-8348
811068dc:	110c0f40 	call	8110c0f4 <puts>
811068e0:	00003306 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 72)
811068e4:	e0bfbc17 	ldw	r2,-272(fp)
811068e8:	10801218 	cmpnei	r2,r2,72
811068ec:	1000041e 	bne	r2,zero,81106900 <DDR2_EEPROM_DUMP+0x430>
        printf("(Module manufacturing location[Vendor-specific code])\n");
811068f0:	012044b4 	movhi	r4,33042
811068f4:	2137e104 	addi	r4,r4,-8316
811068f8:	110c0f40 	call	8110c0f4 <puts>
811068fc:	00002c06 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 73)
81106900:	e0bfbc17 	ldw	r2,-272(fp)
81106904:	10801258 	cmpnei	r2,r2,73
81106908:	1000041e 	bne	r2,zero,8110691c <DDR2_EEPROM_DUMP+0x44c>
        printf("(73~90: Moduloe part number)\n");
8110690c:	012044b4 	movhi	r4,33042
81106910:	2137ef04 	addi	r4,r4,-8260
81106914:	110c0f40 	call	8110c0f4 <puts>
81106918:	00002506 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 91)
8110691c:	e0bfbc17 	ldw	r2,-272(fp)
81106920:	108016d8 	cmpnei	r2,r2,91
81106924:	1000041e 	bne	r2,zero,81106938 <DDR2_EEPROM_DUMP+0x468>
        printf("(91~92: Moduloe revision code)\n");
81106928:	012044b4 	movhi	r4,33042
8110692c:	2137f704 	addi	r4,r4,-8228
81106930:	110c0f40 	call	8110c0f4 <puts>
81106934:	00001e06 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 93)
81106938:	e0bfbc17 	ldw	r2,-272(fp)
8110693c:	10801758 	cmpnei	r2,r2,93
81106940:	1000041e 	bne	r2,zero,81106954 <DDR2_EEPROM_DUMP+0x484>
        printf("(Manufacture Years since 2000[0-255])\n");
81106944:	012044b4 	movhi	r4,33042
81106948:	2137ff04 	addi	r4,r4,-8196
8110694c:	110c0f40 	call	8110c0f4 <puts>
81106950:	00001706 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 94)
81106954:	e0bfbc17 	ldw	r2,-272(fp)
81106958:	10801798 	cmpnei	r2,r2,94
8110695c:	1000041e 	bne	r2,zero,81106970 <DDR2_EEPROM_DUMP+0x4a0>
        printf("(Manufacture Weeks[1-52])\n");
81106960:	012044b4 	movhi	r4,33042
81106964:	21380904 	addi	r4,r4,-8156
81106968:	110c0f40 	call	8110c0f4 <puts>
8110696c:	00001006 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 95)
81106970:	e0bfbc17 	ldw	r2,-272(fp)
81106974:	108017d8 	cmpnei	r2,r2,95
81106978:	1000041e 	bne	r2,zero,8110698c <DDR2_EEPROM_DUMP+0x4bc>
        printf("(95~98[4-bytes]: Module serial number)\n");
8110697c:	012044b4 	movhi	r4,33042
81106980:	21381004 	addi	r4,r4,-8128
81106984:	110c0f40 	call	8110c0f4 <puts>
81106988:	00000906 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 99)
8110698c:	e0bfbc17 	ldw	r2,-272(fp)
81106990:	108018d8 	cmpnei	r2,r2,99
81106994:	1000041e 	bne	r2,zero,811069a8 <DDR2_EEPROM_DUMP+0x4d8>
        printf("(99~128: Manufacturer-specific data)\n");
81106998:	012044b4 	movhi	r4,33042
8110699c:	21381a04 	addi	r4,r4,-8088
811069a0:	110c0f40 	call	8110c0f4 <puts>
811069a4:	00000206 	br	811069b0 <DDR2_EEPROM_DUMP+0x4e0>
      else
        printf("\n");
811069a8:	01000284 	movi	r4,10
811069ac:	110c01c0 	call	8110c01c <putchar>
  }

  alt_u8 szData[256];
  bSuccess = I2C_MultipleRead(I2cSclBase, I2cSdaBase, DeviceAddr, szData, sizeof(szData));
  if (bSuccess){
    for(i = 0; i < 256 && bSuccess; i++){
811069b0:	e0bfbc17 	ldw	r2,-272(fp)
811069b4:	10800044 	addi	r2,r2,1
811069b8:	e0bfbc15 	stw	r2,-272(fp)
811069bc:	e0bfbc17 	ldw	r2,-272(fp)
811069c0:	10804008 	cmpgei	r2,r2,256
811069c4:	1000061e 	bne	r2,zero,811069e0 <DDR2_EEPROM_DUMP+0x510>
811069c8:	e0bfbe17 	ldw	r2,-264(fp)
811069cc:	103ef81e 	bne	r2,zero,811065b0 <__reset+0xfb0e65b0>
811069d0:	00000306 	br	811069e0 <DDR2_EEPROM_DUMP+0x510>
        printf("(99~128: Manufacturer-specific data)\n");
      else
        printf("\n");
    }
  } else {
    printf("Failed to dump EEPROM\n"); 
811069d4:	012044b4 	movhi	r4,33042
811069d8:	21382404 	addi	r4,r4,-8048
811069dc:	110c0f40 	call	8110c0f4 <puts>
  }
  printf("\n");
811069e0:	01000284 	movi	r4,10
811069e4:	110c01c0 	call	8110c01c <putchar>

  return bSuccess;  
811069e8:	e0bfbe17 	ldw	r2,-264(fp)
}
811069ec:	e037883a 	mov	sp,fp
811069f0:	dfc00117 	ldw	ra,4(sp)
811069f4:	df000017 	ldw	fp,0(sp)
811069f8:	dec00204 	addi	sp,sp,8
811069fc:	f800283a 	ret

81106a00 <DDR2_SWITCH_MEMORY>:

bool DDR2_SWITCH_MEMORY(alt_u8 MemoryId){
81106a00:	defffb04 	addi	sp,sp,-20
81106a04:	dfc00415 	stw	ra,16(sp)
81106a08:	df000315 	stw	fp,12(sp)
81106a0c:	df000304 	addi	fp,sp,12
81106a10:	2005883a 	mov	r2,r4
81106a14:	e0bfff05 	stb	r2,-4(fp)

	bool bSuccess;
	alt_u32 *pDdr2MemAddr = DDR2_EXTENDED_ADDRESS_CONTROL_BASE;
81106a18:	00a04834 	movhi	r2,33056
81106a1c:	108c2204 	addi	r2,r2,12424
81106a20:	e0bffe15 	stw	r2,-8(fp)

	  bSuccess = TRUE;
81106a24:	00800044 	movi	r2,1
81106a28:	e0bffd15 	stw	r2,-12(fp)
	  switch (MemoryId) {
81106a2c:	e0bfff03 	ldbu	r2,-4(fp)
81106a30:	10c00060 	cmpeqi	r3,r2,1
81106a34:	1800031e 	bne	r3,zero,81106a44 <DDR2_SWITCH_MEMORY+0x44>
81106a38:	108000a0 	cmpeqi	r2,r2,2
81106a3c:	1000041e 	bne	r2,zero,81106a50 <DDR2_SWITCH_MEMORY+0x50>
81106a40:	00000706 	br	81106a60 <DDR2_SWITCH_MEMORY+0x60>
	    case DDR2_M1_ID:
	  	  *(pDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
81106a44:	e0bffe17 	ldw	r2,-8(fp)
81106a48:	10000015 	stw	zero,0(r2)
	    break;
81106a4c:	00000806 	br	81106a70 <DDR2_SWITCH_MEMORY+0x70>
	    case DDR2_M2_ID:
		  *(pDdr2MemAddr) = (alt_u32) DDR2_M2_MEMORY_WINDOWED_OFFSET;
81106a50:	e0bffe17 	ldw	r2,-8(fp)
81106a54:	00e00034 	movhi	r3,32768
81106a58:	10c00015 	stw	r3,0(r2)
	    break;
81106a5c:	00000406 	br	81106a70 <DDR2_SWITCH_MEMORY+0x70>
	    default:
	      bSuccess = FALSE;
81106a60:	e03ffd15 	stw	zero,-12(fp)
		  printf("DR2 Memory ID not identified!! Error switching memories!! \n");
81106a64:	012044b4 	movhi	r4,33042
81106a68:	21382a04 	addi	r4,r4,-8024
81106a6c:	110c0f40 	call	8110c0f4 <puts>
	  }

	  return bSuccess;
81106a70:	e0bffd17 	ldw	r2,-12(fp)
}
81106a74:	e037883a 	mov	sp,fp
81106a78:	dfc00117 	ldw	ra,4(sp)
81106a7c:	df000017 	ldw	fp,0(sp)
81106a80:	dec00204 	addi	sp,sp,8
81106a84:	f800283a 	ret

81106a88 <DDR2_MEMORY_WRITE_TEST>:
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_WRITE_TEST(alt_u8 MemoryId){
81106a88:	deffe304 	addi	sp,sp,-116
81106a8c:	dfc01c15 	stw	ra,112(sp)
81106a90:	df001b15 	stw	fp,108(sp)
81106a94:	dc401a15 	stw	r17,104(sp)
81106a98:	dc001915 	stw	r16,100(sp)
81106a9c:	df001b04 	addi	fp,sp,108
81106aa0:	2005883a 	mov	r2,r4
81106aa4:	e0bffd05 	stb	r2,-12(fp)

  printf("===== DE4 DDR2 Memory Write Test =====\n");
81106aa8:	012044b4 	movhi	r4,33042
81106aac:	21383904 	addi	r4,r4,-7964
81106ab0:	110c0f40 	call	8110c0f4 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
81106ab4:	00800044 	movi	r2,1
81106ab8:	e0bfed15 	stw	r2,-76(fp)
  switch (MemoryId) {
81106abc:	e0bffd03 	ldbu	r2,-12(fp)
81106ac0:	10c00060 	cmpeqi	r3,r2,1
81106ac4:	1800031e 	bne	r3,zero,81106ad4 <DDR2_MEMORY_WRITE_TEST+0x4c>
81106ac8:	108000a0 	cmpeqi	r2,r2,2
81106acc:	1000081e 	bne	r2,zero,81106af0 <DDR2_MEMORY_WRITE_TEST+0x68>
81106ad0:	00000e06 	br	81106b0c <DDR2_MEMORY_WRITE_TEST+0x84>
    case DDR2_M1_ID:
      DDR2_SWITCH_MEMORY(MemoryId);
81106ad4:	e0bffd03 	ldbu	r2,-12(fp)
81106ad8:	1009883a 	mov	r4,r2
81106adc:	1106a000 	call	81106a00 <DDR2_SWITCH_MEMORY>
      Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81106ae0:	e03fe515 	stw	zero,-108(fp)
      ByteLen = DDR2_M1_MEMORY_SIZE;
81106ae4:	00a00034 	movhi	r2,32768
81106ae8:	e0bfe615 	stw	r2,-104(fp)
    break;
81106aec:	00000d06 	br	81106b24 <DDR2_MEMORY_WRITE_TEST+0x9c>
    case DDR2_M2_ID:
      DDR2_SWITCH_MEMORY(MemoryId);
81106af0:	e0bffd03 	ldbu	r2,-12(fp)
81106af4:	1009883a 	mov	r4,r2
81106af8:	1106a000 	call	81106a00 <DDR2_SWITCH_MEMORY>
      Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81106afc:	e03fe515 	stw	zero,-108(fp)
      ByteLen = DDR2_M2_MEMORY_SIZE;
81106b00:	00a00034 	movhi	r2,32768
81106b04:	e0bfe615 	stw	r2,-104(fp)
    break;
81106b08:	00000606 	br	81106b24 <DDR2_MEMORY_WRITE_TEST+0x9c>
    default:
      bSuccess = FALSE;
81106b0c:	e03fed15 	stw	zero,-76(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
81106b10:	012044b4 	movhi	r4,33042
81106b14:	21364904 	addi	r4,r4,-9948
81106b18:	110c0f40 	call	8110c0f4 <puts>
      return bSuccess;
81106b1c:	e0bfed17 	ldw	r2,-76(fp)
81106b20:	0000db06 	br	81106e90 <DDR2_MEMORY_WRITE_TEST+0x408>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
81106b24:	e0bfe617 	ldw	r2,-104(fp)
81106b28:	1004d53a 	srli	r2,r2,20
81106b2c:	100b883a 	mov	r5,r2
81106b30:	012044b4 	movhi	r4,33042
81106b34:	21384304 	addi	r4,r4,-7924
81106b38:	110bfd80 	call	8110bfd8 <printf>

  int i, nRemainedLen, nAccessLen;
  my_data *pDes;
  
  int nItemNum, nPos;
  const int my_data_size = sizeof(my_data);
81106b3c:	00800104 	movi	r2,4
81106b40:	e0bfee15 	stw	r2,-72(fp)
  int nProgressIndex = 0;
81106b44:	e03fec15 	stw	zero,-80(fp)
  alt_u32 InitValue;
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;
81106b48:	e03fef15 	stw	zero,-68(fp)
  
  for(i = 0; i < 10; i++){
81106b4c:	e03fe715 	stw	zero,-100(fp)
81106b50:	00001506 	br	81106ba8 <DDR2_MEMORY_WRITE_TEST+0x120>
    szProgress[i] = ByteLen/10*(i+1);
81106b54:	e0ffe617 	ldw	r3,-104(fp)
81106b58:	00b33374 	movhi	r2,52429
81106b5c:	10b33344 	addi	r2,r2,-13107
81106b60:	1888383a 	mulxuu	r4,r3,r2
81106b64:	1885383a 	mul	r2,r3,r2
81106b68:	1021883a 	mov	r16,r2
81106b6c:	2023883a 	mov	r17,r4
81106b70:	8804d0fa 	srli	r2,r17,3
81106b74:	e0ffe717 	ldw	r3,-100(fp)
81106b78:	18c00044 	addi	r3,r3,1
81106b7c:	10c7383a 	mul	r3,r2,r3
81106b80:	e0bfe717 	ldw	r2,-100(fp)
81106b84:	1085883a 	add	r2,r2,r2
81106b88:	1085883a 	add	r2,r2,r2
81106b8c:	e13fe504 	addi	r4,fp,-108
81106b90:	2085883a 	add	r2,r4,r2
81106b94:	10800e04 	addi	r2,r2,56
81106b98:	10c00015 	stw	r3,0(r2)
  int nProgressIndex = 0;
  alt_u32 InitValue;
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;
  
  for(i = 0; i < 10; i++){
81106b9c:	e0bfe717 	ldw	r2,-100(fp)
81106ba0:	10800044 	addi	r2,r2,1
81106ba4:	e0bfe715 	stw	r2,-100(fp)
81106ba8:	e0bfe717 	ldw	r2,-100(fp)
81106bac:	10800290 	cmplti	r2,r2,10
81106bb0:	103fe81e 	bne	r2,zero,81106b54 <__reset+0xfb0e6b54>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81106bb4:	d0a04817 	ldw	r2,-32480(gp)
    szProgress[i] = ByteLen/10*(i+1);
  }
  InitValue = alt_nticks();
81106bb8:	e0bff015 	stw	r2,-64(fp)
  nItemNum = sizeof(szData)/sizeof(szData[0]);
81106bbc:	00804004 	movi	r2,256
81106bc0:	e0bfea15 	stw	r2,-88(fp)
  for(i = 0; i < nItemNum; i++){
81106bc4:	e03fe715 	stw	zero,-100(fp)
81106bc8:	00001e06 	br	81106c44 <DDR2_MEMORY_WRITE_TEST+0x1bc>
    if (i == 0) {
81106bcc:	e0bfe717 	ldw	r2,-100(fp)
81106bd0:	1000091e 	bne	r2,zero,81106bf8 <DDR2_MEMORY_WRITE_TEST+0x170>
      szData[i] = InitValue;
81106bd4:	00a044b4 	movhi	r2,33042
81106bd8:	10833904 	addi	r2,r2,3300
81106bdc:	e0ffe717 	ldw	r3,-100(fp)
81106be0:	18c7883a 	add	r3,r3,r3
81106be4:	18c7883a 	add	r3,r3,r3
81106be8:	10c5883a 	add	r2,r2,r3
81106bec:	e0fff017 	ldw	r3,-64(fp)
81106bf0:	10c00015 	stw	r3,0(r2)
81106bf4:	00001006 	br	81106c38 <DDR2_MEMORY_WRITE_TEST+0x1b0>
    } else {
      szData[i] = szData[i-1] * 13;
81106bf8:	e0bfe717 	ldw	r2,-100(fp)
81106bfc:	10ffffc4 	addi	r3,r2,-1
81106c00:	00a044b4 	movhi	r2,33042
81106c04:	10833904 	addi	r2,r2,3300
81106c08:	18c7883a 	add	r3,r3,r3
81106c0c:	18c7883a 	add	r3,r3,r3
81106c10:	10c5883a 	add	r2,r2,r3
81106c14:	10800017 	ldw	r2,0(r2)
81106c18:	11000364 	muli	r4,r2,13
81106c1c:	00a044b4 	movhi	r2,33042
81106c20:	10833904 	addi	r2,r2,3300
81106c24:	e0ffe717 	ldw	r3,-100(fp)
81106c28:	18c7883a 	add	r3,r3,r3
81106c2c:	18c7883a 	add	r3,r3,r3
81106c30:	10c5883a 	add	r2,r2,r3
81106c34:	11000015 	stw	r4,0(r2)
  for(i = 0; i < 10; i++){
    szProgress[i] = ByteLen/10*(i+1);
  }
  InitValue = alt_nticks();
  nItemNum = sizeof(szData)/sizeof(szData[0]);
  for(i = 0; i < nItemNum; i++){
81106c38:	e0bfe717 	ldw	r2,-100(fp)
81106c3c:	10800044 	addi	r2,r2,1
81106c40:	e0bfe715 	stw	r2,-100(fp)
81106c44:	e0ffe717 	ldw	r3,-100(fp)
81106c48:	e0bfea17 	ldw	r2,-88(fp)
81106c4c:	18bfdf16 	blt	r3,r2,81106bcc <__reset+0xfb0e6bcc>
      szData[i] = InitValue;
    } else {
      szData[i] = szData[i-1] * 13;
    }
  }
  szData[nItemNum-1] = 0xAAAAAAAA;
81106c50:	e0bfea17 	ldw	r2,-88(fp)
81106c54:	10ffffc4 	addi	r3,r2,-1
81106c58:	00a044b4 	movhi	r2,33042
81106c5c:	10833904 	addi	r2,r2,3300
81106c60:	18c7883a 	add	r3,r3,r3
81106c64:	18c7883a 	add	r3,r3,r3
81106c68:	10c7883a 	add	r3,r2,r3
81106c6c:	00aaaaf4 	movhi	r2,43691
81106c70:	10aaaa84 	addi	r2,r2,-21846
81106c74:	18800015 	stw	r2,0(r3)
  szData[nItemNum-2] = 0x55555555;
81106c78:	e0bfea17 	ldw	r2,-88(fp)
81106c7c:	10ffff84 	addi	r3,r2,-2
81106c80:	00a044b4 	movhi	r2,33042
81106c84:	10833904 	addi	r2,r2,3300
81106c88:	18c7883a 	add	r3,r3,r3
81106c8c:	18c7883a 	add	r3,r3,r3
81106c90:	10c7883a 	add	r3,r2,r3
81106c94:	00955574 	movhi	r2,21845
81106c98:	10955544 	addi	r2,r2,21845
81106c9c:	18800015 	stw	r2,0(r3)
  szData[nItemNum-3] = 0x00000000;
81106ca0:	e0bfea17 	ldw	r2,-88(fp)
81106ca4:	10ffff44 	addi	r3,r2,-3
81106ca8:	00a044b4 	movhi	r2,33042
81106cac:	10833904 	addi	r2,r2,3300
81106cb0:	18c7883a 	add	r3,r3,r3
81106cb4:	18c7883a 	add	r3,r3,r3
81106cb8:	10c5883a 	add	r2,r2,r3
81106cbc:	10000015 	stw	zero,0(r2)
  szData[nItemNum-4] = 0xFFFFFFFF;
81106cc0:	e0bfea17 	ldw	r2,-88(fp)
81106cc4:	10ffff04 	addi	r3,r2,-4
81106cc8:	00a044b4 	movhi	r2,33042
81106ccc:	10833904 	addi	r2,r2,3300
81106cd0:	18c7883a 	add	r3,r3,r3
81106cd4:	18c7883a 	add	r3,r3,r3
81106cd8:	10c5883a 	add	r2,r2,r3
81106cdc:	00ffffc4 	movi	r3,-1
81106ce0:	10c00015 	stw	r3,0(r2)

  printf("Writing data...\n");
81106ce4:	012044b4 	movhi	r4,33042
81106ce8:	21384904 	addi	r4,r4,-7900
81106cec:	110c0f40 	call	8110c0f4 <puts>
81106cf0:	d0a04817 	ldw	r2,-32480(gp)
  TimeStart = alt_nticks();
81106cf4:	e0bff115 	stw	r2,-60(fp)
  pDes = (my_data *)Ddr2Base;
81106cf8:	e0bfe517 	ldw	r2,-108(fp)
81106cfc:	e0bfe915 	stw	r2,-92(fp)
  nAccessLen = sizeof(szData);
81106d00:	00810004 	movi	r2,1024
81106d04:	e0bfe815 	stw	r2,-96(fp)
  nItemNum = nAccessLen / my_data_size;
81106d08:	e0ffe817 	ldw	r3,-96(fp)
81106d0c:	e0bfee17 	ldw	r2,-72(fp)
81106d10:	1885283a 	div	r2,r3,r2
81106d14:	e0bfea15 	stw	r2,-88(fp)
  nPos = 0;
81106d18:	e03feb15 	stw	zero,-84(fp)
  while(nPos < ByteLen){
81106d1c:	00003306 	br	81106dec <DDR2_MEMORY_WRITE_TEST+0x364>
    nRemainedLen = ByteLen - nPos;
81106d20:	e0bfeb17 	ldw	r2,-84(fp)
81106d24:	e0ffe617 	ldw	r3,-104(fp)
81106d28:	1885c83a 	sub	r2,r3,r2
81106d2c:	e0bff215 	stw	r2,-56(fp)
    if (nAccessLen > nRemainedLen){
81106d30:	e0bfe817 	ldw	r2,-96(fp)
81106d34:	e0fff217 	ldw	r3,-56(fp)
81106d38:	1880060e 	bge	r3,r2,81106d54 <DDR2_MEMORY_WRITE_TEST+0x2cc>
      nAccessLen = nRemainedLen;
81106d3c:	e0bff217 	ldw	r2,-56(fp)
81106d40:	e0bfe815 	stw	r2,-96(fp)
      nItemNum = nAccessLen / my_data_size;
81106d44:	e0ffe817 	ldw	r3,-96(fp)
81106d48:	e0bfee17 	ldw	r2,-72(fp)
81106d4c:	1885283a 	div	r2,r3,r2
81106d50:	e0bfea15 	stw	r2,-88(fp)
    }
    memcpy(pDes, szData, nAccessLen);
81106d54:	e0bfe817 	ldw	r2,-96(fp)
81106d58:	100d883a 	mov	r6,r2
81106d5c:	016044b4 	movhi	r5,33042
81106d60:	29433904 	addi	r5,r5,3300
81106d64:	e13fe917 	ldw	r4,-92(fp)
81106d68:	110be600 	call	8110be60 <memcpy>
    pDes += nItemNum;
81106d6c:	e0bfea17 	ldw	r2,-88(fp)
81106d70:	1085883a 	add	r2,r2,r2
81106d74:	1085883a 	add	r2,r2,r2
81106d78:	1007883a 	mov	r3,r2
81106d7c:	e0bfe917 	ldw	r2,-92(fp)
81106d80:	10c5883a 	add	r2,r2,r3
81106d84:	e0bfe915 	stw	r2,-92(fp)
    nPos += nAccessLen;
81106d88:	e0ffeb17 	ldw	r3,-84(fp)
81106d8c:	e0bfe817 	ldw	r2,-96(fp)
81106d90:	1885883a 	add	r2,r3,r2
81106d94:	e0bfeb15 	stw	r2,-84(fp)
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
81106d98:	e0bfec17 	ldw	r2,-80(fp)
81106d9c:	10800288 	cmpgei	r2,r2,10
81106da0:	1000121e 	bne	r2,zero,81106dec <DDR2_MEMORY_WRITE_TEST+0x364>
81106da4:	e0bfec17 	ldw	r2,-80(fp)
81106da8:	1085883a 	add	r2,r2,r2
81106dac:	1085883a 	add	r2,r2,r2
81106db0:	e0ffe504 	addi	r3,fp,-108
81106db4:	1885883a 	add	r2,r3,r2
81106db8:	10800e04 	addi	r2,r2,56
81106dbc:	10800017 	ldw	r2,0(r2)
81106dc0:	e0ffeb17 	ldw	r3,-84(fp)
81106dc4:	18800936 	bltu	r3,r2,81106dec <DDR2_MEMORY_WRITE_TEST+0x364>
      nProgressIndex++;
81106dc8:	e0bfec17 	ldw	r2,-80(fp)
81106dcc:	10800044 	addi	r2,r2,1
81106dd0:	e0bfec15 	stw	r2,-80(fp)
      printf("%02d%% ", nProgressIndex*10);
81106dd4:	e0bfec17 	ldw	r2,-80(fp)
81106dd8:	108002a4 	muli	r2,r2,10
81106ddc:	100b883a 	mov	r5,r2
81106de0:	012044b4 	movhi	r4,33042
81106de4:	21384d04 	addi	r4,r4,-7884
81106de8:	110bfd80 	call	8110bfd8 <printf>
  TimeStart = alt_nticks();
  pDes = (my_data *)Ddr2Base;
  nAccessLen = sizeof(szData);
  nItemNum = nAccessLen / my_data_size;
  nPos = 0;
  while(nPos < ByteLen){
81106dec:	e0ffeb17 	ldw	r3,-84(fp)
81106df0:	e0bfe617 	ldw	r2,-104(fp)
81106df4:	18bfca36 	bltu	r3,r2,81106d20 <__reset+0xfb0e6d20>
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
      nProgressIndex++;
      printf("%02d%% ", nProgressIndex*10);
    }
  }
  alt_dcache_flush_all();
81106df8:	11186380 	call	81118638 <alt_dcache_flush_all>
  printf("\n");
81106dfc:	01000284 	movi	r4,10
81106e00:	110c01c0 	call	8110c01c <putchar>
81106e04:	d0e04817 	ldw	r3,-32480(gp)

  TimeElapsed = alt_nticks() - TimeStart;
81106e08:	e0bff117 	ldw	r2,-60(fp)
81106e0c:	1885c83a 	sub	r2,r3,r2
81106e10:	e0bfef15 	stw	r2,-68(fp)
  if (bSuccess){
81106e14:	e0bfed17 	ldw	r2,-76(fp)
81106e18:	10001726 	beq	r2,zero,81106e78 <DDR2_MEMORY_WRITE_TEST+0x3f0>
    printf("DDR2 write test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
81106e1c:	e13fef17 	ldw	r4,-68(fp)
81106e20:	110b1200 	call	8110b120 <__floatsisf>
81106e24:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81106e28:	d0a04717 	ldw	r2,-32484(gp)
81106e2c:	1009883a 	mov	r4,r2
81106e30:	110b2440 	call	8110b244 <__floatunsisf>
81106e34:	1007883a 	mov	r3,r2
81106e38:	180b883a 	mov	r5,r3
81106e3c:	8009883a 	mov	r4,r16
81106e40:	110a8e40 	call	8110a8e4 <__divsf3>
81106e44:	1007883a 	mov	r3,r2
81106e48:	1805883a 	mov	r2,r3
81106e4c:	1009883a 	mov	r4,r2
81106e50:	110ba4c0 	call	8110ba4c <__extendsfdf2>
81106e54:	1009883a 	mov	r4,r2
81106e58:	180b883a 	mov	r5,r3
81106e5c:	200d883a 	mov	r6,r4
81106e60:	280f883a 	mov	r7,r5
81106e64:	e17fe617 	ldw	r5,-104(fp)
81106e68:	012044b4 	movhi	r4,33042
81106e6c:	21384f04 	addi	r4,r4,-7876
81106e70:	110bfd80 	call	8110bfd8 <printf>
81106e74:	00000306 	br	81106e84 <DDR2_MEMORY_WRITE_TEST+0x3fc>
  } else {
    printf("DDR2 write test fail\n");
81106e78:	012044b4 	movhi	r4,33042
81106e7c:	21385b04 	addi	r4,r4,-7828
81106e80:	110c0f40 	call	8110c0f4 <puts>
  }
  printf("\n");
81106e84:	01000284 	movi	r4,10
81106e88:	110c01c0 	call	8110c01c <putchar>

  return bSuccess;
81106e8c:	e0bfed17 	ldw	r2,-76(fp)
}
81106e90:	e6fffe04 	addi	sp,fp,-8
81106e94:	dfc00317 	ldw	ra,12(sp)
81106e98:	df000217 	ldw	fp,8(sp)
81106e9c:	dc400117 	ldw	r17,4(sp)
81106ea0:	dc000017 	ldw	r16,0(sp)
81106ea4:	dec00404 	addi	sp,sp,16
81106ea8:	f800283a 	ret

81106eac <DDR2_MEMORY_READ_TEST>:
 * @param [in] MemoryId  ID da mémoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_READ_TEST(alt_u8 MemoryId){
81106eac:	deffe304 	addi	sp,sp,-116
81106eb0:	dfc01c15 	stw	ra,112(sp)
81106eb4:	df001b15 	stw	fp,108(sp)
81106eb8:	dc401a15 	stw	r17,104(sp)
81106ebc:	dc001915 	stw	r16,100(sp)
81106ec0:	df001b04 	addi	fp,sp,108
81106ec4:	2005883a 	mov	r2,r4
81106ec8:	e0bffd05 	stb	r2,-12(fp)

  printf("===== DE4 DDR2 Memory Read Test =====\n");
81106ecc:	012044b4 	movhi	r4,33042
81106ed0:	21386104 	addi	r4,r4,-7804
81106ed4:	110c0f40 	call	8110c0f4 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
81106ed8:	00800044 	movi	r2,1
81106edc:	e0bfe515 	stw	r2,-108(fp)
  switch (MemoryId) {
81106ee0:	e0bffd03 	ldbu	r2,-12(fp)
81106ee4:	10c00060 	cmpeqi	r3,r2,1
81106ee8:	1800031e 	bne	r3,zero,81106ef8 <DDR2_MEMORY_READ_TEST+0x4c>
81106eec:	108000a0 	cmpeqi	r2,r2,2
81106ef0:	1000081e 	bne	r2,zero,81106f14 <DDR2_MEMORY_READ_TEST+0x68>
81106ef4:	00000e06 	br	81106f30 <DDR2_MEMORY_READ_TEST+0x84>
    case DDR2_M1_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
81106ef8:	e0bffd03 	ldbu	r2,-12(fp)
81106efc:	1009883a 	mov	r4,r2
81106f00:	1106a000 	call	81106a00 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81106f04:	e03fe615 	stw	zero,-104(fp)
        ByteLen = DDR2_M1_MEMORY_SIZE;
81106f08:	00a00034 	movhi	r2,32768
81106f0c:	e0bfe715 	stw	r2,-100(fp)
    break;
81106f10:	00000d06 	br	81106f48 <DDR2_MEMORY_READ_TEST+0x9c>
    case DDR2_M2_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
81106f14:	e0bffd03 	ldbu	r2,-12(fp)
81106f18:	1009883a 	mov	r4,r2
81106f1c:	1106a000 	call	81106a00 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81106f20:	e03fe615 	stw	zero,-104(fp)
        ByteLen = DDR2_M2_MEMORY_SIZE;
81106f24:	00a00034 	movhi	r2,32768
81106f28:	e0bfe715 	stw	r2,-100(fp)
    break;
81106f2c:	00000606 	br	81106f48 <DDR2_MEMORY_READ_TEST+0x9c>
    default:
      bSuccess = FALSE;
81106f30:	e03fe515 	stw	zero,-108(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
81106f34:	012044b4 	movhi	r4,33042
81106f38:	21364904 	addi	r4,r4,-9948
81106f3c:	110c0f40 	call	8110c0f4 <puts>
      return bSuccess;
81106f40:	e0bfe517 	ldw	r2,-108(fp)
81106f44:	0000b806 	br	81107228 <DDR2_MEMORY_READ_TEST+0x37c>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
81106f48:	e0bfe717 	ldw	r2,-100(fp)
81106f4c:	1004d53a 	srli	r2,r2,20
81106f50:	100b883a 	mov	r5,r2
81106f54:	012044b4 	movhi	r4,33042
81106f58:	21384304 	addi	r4,r4,-7924
81106f5c:	110bfd80 	call	8110bfd8 <printf>

  int i, nRemainedLen, nAccessLen;
  my_data *pDes, *pSrc;
  int nItemNum, nPos;
  nItemNum = sizeof(szData)/sizeof(szData[0]);
81106f60:	00804004 	movi	r2,256
81106f64:	e0bfec15 	stw	r2,-80(fp)
  const int my_data_size = sizeof(my_data);
81106f68:	00800104 	movi	r2,4
81106f6c:	e0bfef15 	stw	r2,-68(fp)
  nAccessLen = nItemNum * my_data_size;
81106f70:	e0ffec17 	ldw	r3,-80(fp)
81106f74:	e0bfef17 	ldw	r2,-68(fp)
81106f78:	1885383a 	mul	r2,r3,r2
81106f7c:	e0bfe915 	stw	r2,-92(fp)
  int nProgressIndex = 0;
81106f80:	e03fee15 	stw	zero,-72(fp)
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;
81106f84:	e03ff015 	stw	zero,-64(fp)

  for(i=0;i<10;i++){
81106f88:	e03fe815 	stw	zero,-96(fp)
81106f8c:	00001506 	br	81106fe4 <DDR2_MEMORY_READ_TEST+0x138>
    szProgress[i] = ByteLen/10*(i+1);
81106f90:	e0ffe717 	ldw	r3,-100(fp)
81106f94:	00b33374 	movhi	r2,52429
81106f98:	10b33344 	addi	r2,r2,-13107
81106f9c:	1888383a 	mulxuu	r4,r3,r2
81106fa0:	1885383a 	mul	r2,r3,r2
81106fa4:	1021883a 	mov	r16,r2
81106fa8:	2023883a 	mov	r17,r4
81106fac:	8804d0fa 	srli	r2,r17,3
81106fb0:	e0ffe817 	ldw	r3,-96(fp)
81106fb4:	18c00044 	addi	r3,r3,1
81106fb8:	10c7383a 	mul	r3,r2,r3
81106fbc:	e0bfe817 	ldw	r2,-96(fp)
81106fc0:	1085883a 	add	r2,r2,r2
81106fc4:	1085883a 	add	r2,r2,r2
81106fc8:	e13fe504 	addi	r4,fp,-108
81106fcc:	2085883a 	add	r2,r4,r2
81106fd0:	10800e04 	addi	r2,r2,56
81106fd4:	10c00015 	stw	r3,0(r2)
  nAccessLen = nItemNum * my_data_size;
  int nProgressIndex = 0;
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;

  for(i=0;i<10;i++){
81106fd8:	e0bfe817 	ldw	r2,-96(fp)
81106fdc:	10800044 	addi	r2,r2,1
81106fe0:	e0bfe815 	stw	r2,-96(fp)
81106fe4:	e0bfe817 	ldw	r2,-96(fp)
81106fe8:	10800290 	cmplti	r2,r2,10
81106fec:	103fe81e 	bne	r2,zero,81106f90 <__reset+0xfb0e6f90>
    szProgress[i] = ByteLen/10*(i+1);
  }

  nProgressIndex = 0;
81106ff0:	e03fee15 	stw	zero,-72(fp)
  printf("Reading/Verifying Data...\n");
81106ff4:	012044b4 	movhi	r4,33042
81106ff8:	21386b04 	addi	r4,r4,-7764
81106ffc:	110c0f40 	call	8110c0f4 <puts>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81107000:	d0a04817 	ldw	r2,-32480(gp)
  TimeStart = alt_nticks();
81107004:	e0bff115 	stw	r2,-60(fp)

  pSrc = (my_data *)Ddr2Base;
81107008:	e0bfe617 	ldw	r2,-104(fp)
8110700c:	e0bfeb15 	stw	r2,-84(fp)
  nAccessLen = sizeof(szData);
81107010:	00810004 	movi	r2,1024
81107014:	e0bfe915 	stw	r2,-92(fp)
  nItemNum = nAccessLen / my_data_size;
81107018:	e0ffe917 	ldw	r3,-92(fp)
8110701c:	e0bfef17 	ldw	r2,-68(fp)
81107020:	1885283a 	div	r2,r3,r2
81107024:	e0bfec15 	stw	r2,-80(fp)
  nPos = 0;
81107028:	e03fed15 	stw	zero,-76(fp)
  while(bSuccess && nPos < ByteLen){
8110702c:	00005406 	br	81107180 <DDR2_MEMORY_READ_TEST+0x2d4>
    nRemainedLen = ByteLen - nPos;
81107030:	e0bfed17 	ldw	r2,-76(fp)
81107034:	e0ffe717 	ldw	r3,-100(fp)
81107038:	1885c83a 	sub	r2,r3,r2
8110703c:	e0bff215 	stw	r2,-56(fp)
    if (nAccessLen > nRemainedLen){
81107040:	e0bfe917 	ldw	r2,-92(fp)
81107044:	e0fff217 	ldw	r3,-56(fp)
81107048:	1880060e 	bge	r3,r2,81107064 <DDR2_MEMORY_READ_TEST+0x1b8>
      nAccessLen = nRemainedLen;
8110704c:	e0bff217 	ldw	r2,-56(fp)
81107050:	e0bfe915 	stw	r2,-92(fp)
      nItemNum = nAccessLen / my_data_size;
81107054:	e0ffe917 	ldw	r3,-92(fp)
81107058:	e0bfef17 	ldw	r2,-68(fp)
8110705c:	1885283a 	div	r2,r3,r2
81107060:	e0bfec15 	stw	r2,-80(fp)
    }
    pDes = szData;
81107064:	00a044b4 	movhi	r2,33042
81107068:	10833904 	addi	r2,r2,3300
8110706c:	e0bfea15 	stw	r2,-88(fp)
    for(i=0 ; i < nItemNum && bSuccess; i++){
81107070:	e03fe815 	stw	zero,-96(fp)
81107074:	00002406 	br	81107108 <DDR2_MEMORY_READ_TEST+0x25c>
      if (*pSrc++ != *pDes++){
81107078:	e0bfeb17 	ldw	r2,-84(fp)
8110707c:	10c00104 	addi	r3,r2,4
81107080:	e0ffeb15 	stw	r3,-84(fp)
81107084:	10c00017 	ldw	r3,0(r2)
81107088:	e0bfea17 	ldw	r2,-88(fp)
8110708c:	11000104 	addi	r4,r2,4
81107090:	e13fea15 	stw	r4,-88(fp)
81107094:	10800017 	ldw	r2,0(r2)
81107098:	18801826 	beq	r3,r2,811070fc <DDR2_MEMORY_READ_TEST+0x250>
        printf("verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n", (int)*(pSrc-1), (int)szData[i], (nPos/my_data_size)+i);
8110709c:	e0bfeb17 	ldw	r2,-84(fp)
811070a0:	10bfff04 	addi	r2,r2,-4
811070a4:	10800017 	ldw	r2,0(r2)
811070a8:	1009883a 	mov	r4,r2
811070ac:	00a044b4 	movhi	r2,33042
811070b0:	10833904 	addi	r2,r2,3300
811070b4:	e0ffe817 	ldw	r3,-96(fp)
811070b8:	18c7883a 	add	r3,r3,r3
811070bc:	18c7883a 	add	r3,r3,r3
811070c0:	10c5883a 	add	r2,r2,r3
811070c4:	10800017 	ldw	r2,0(r2)
811070c8:	100b883a 	mov	r5,r2
811070cc:	e0ffed17 	ldw	r3,-76(fp)
811070d0:	e0bfef17 	ldw	r2,-68(fp)
811070d4:	1887283a 	div	r3,r3,r2
811070d8:	e0bfe817 	ldw	r2,-96(fp)
811070dc:	1885883a 	add	r2,r3,r2
811070e0:	100f883a 	mov	r7,r2
811070e4:	280d883a 	mov	r6,r5
811070e8:	200b883a 	mov	r5,r4
811070ec:	012044b4 	movhi	r4,33042
811070f0:	21387204 	addi	r4,r4,-7736
811070f4:	110bfd80 	call	8110bfd8 <printf>
        bSuccess = FALSE;
811070f8:	e03fe515 	stw	zero,-108(fp)
    if (nAccessLen > nRemainedLen){
      nAccessLen = nRemainedLen;
      nItemNum = nAccessLen / my_data_size;
    }
    pDes = szData;
    for(i=0 ; i < nItemNum && bSuccess; i++){
811070fc:	e0bfe817 	ldw	r2,-96(fp)
81107100:	10800044 	addi	r2,r2,1
81107104:	e0bfe815 	stw	r2,-96(fp)
81107108:	e0ffe817 	ldw	r3,-96(fp)
8110710c:	e0bfec17 	ldw	r2,-80(fp)
81107110:	1880020e 	bge	r3,r2,8110711c <DDR2_MEMORY_READ_TEST+0x270>
81107114:	e0bfe517 	ldw	r2,-108(fp)
81107118:	103fd71e 	bne	r2,zero,81107078 <__reset+0xfb0e7078>
      if (*pSrc++ != *pDes++){
        printf("verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n", (int)*(pSrc-1), (int)szData[i], (nPos/my_data_size)+i);
        bSuccess = FALSE;
      }
    }
    nPos += nAccessLen;
8110711c:	e0ffed17 	ldw	r3,-76(fp)
81107120:	e0bfe917 	ldw	r2,-92(fp)
81107124:	1885883a 	add	r2,r3,r2
81107128:	e0bfed15 	stw	r2,-76(fp)
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
8110712c:	e0bfee17 	ldw	r2,-72(fp)
81107130:	10800288 	cmpgei	r2,r2,10
81107134:	1000121e 	bne	r2,zero,81107180 <DDR2_MEMORY_READ_TEST+0x2d4>
81107138:	e0bfee17 	ldw	r2,-72(fp)
8110713c:	1085883a 	add	r2,r2,r2
81107140:	1085883a 	add	r2,r2,r2
81107144:	e0ffe504 	addi	r3,fp,-108
81107148:	1885883a 	add	r2,r3,r2
8110714c:	10800e04 	addi	r2,r2,56
81107150:	10800017 	ldw	r2,0(r2)
81107154:	e0ffed17 	ldw	r3,-76(fp)
81107158:	18800936 	bltu	r3,r2,81107180 <DDR2_MEMORY_READ_TEST+0x2d4>
      nProgressIndex++;
8110715c:	e0bfee17 	ldw	r2,-72(fp)
81107160:	10800044 	addi	r2,r2,1
81107164:	e0bfee15 	stw	r2,-72(fp)
      printf("%02d%% ", nProgressIndex*10);
81107168:	e0bfee17 	ldw	r2,-72(fp)
8110716c:	108002a4 	muli	r2,r2,10
81107170:	100b883a 	mov	r5,r2
81107174:	012044b4 	movhi	r4,33042
81107178:	21384d04 	addi	r4,r4,-7884
8110717c:	110bfd80 	call	8110bfd8 <printf>

  pSrc = (my_data *)Ddr2Base;
  nAccessLen = sizeof(szData);
  nItemNum = nAccessLen / my_data_size;
  nPos = 0;
  while(bSuccess && nPos < ByteLen){
81107180:	e0bfe517 	ldw	r2,-108(fp)
81107184:	10000326 	beq	r2,zero,81107194 <DDR2_MEMORY_READ_TEST+0x2e8>
81107188:	e0ffed17 	ldw	r3,-76(fp)
8110718c:	e0bfe717 	ldw	r2,-100(fp)
81107190:	18bfa736 	bltu	r3,r2,81107030 <__reset+0xfb0e7030>
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
      nProgressIndex++;
      printf("%02d%% ", nProgressIndex*10);
    }
  }
  printf("\n");
81107194:	01000284 	movi	r4,10
81107198:	110c01c0 	call	8110c01c <putchar>
8110719c:	d0e04817 	ldw	r3,-32480(gp)

  TimeElapsed = alt_nticks() - TimeStart;
811071a0:	e0bff117 	ldw	r2,-60(fp)
811071a4:	1885c83a 	sub	r2,r3,r2
811071a8:	e0bff015 	stw	r2,-64(fp)
  if (bSuccess){
811071ac:	e0bfe517 	ldw	r2,-108(fp)
811071b0:	10001726 	beq	r2,zero,81107210 <DDR2_MEMORY_READ_TEST+0x364>
    printf("DDR2 read test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
811071b4:	e13ff017 	ldw	r4,-64(fp)
811071b8:	110b1200 	call	8110b120 <__floatsisf>
811071bc:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
811071c0:	d0a04717 	ldw	r2,-32484(gp)
811071c4:	1009883a 	mov	r4,r2
811071c8:	110b2440 	call	8110b244 <__floatunsisf>
811071cc:	1007883a 	mov	r3,r2
811071d0:	180b883a 	mov	r5,r3
811071d4:	8009883a 	mov	r4,r16
811071d8:	110a8e40 	call	8110a8e4 <__divsf3>
811071dc:	1007883a 	mov	r3,r2
811071e0:	1805883a 	mov	r2,r3
811071e4:	1009883a 	mov	r4,r2
811071e8:	110ba4c0 	call	8110ba4c <__extendsfdf2>
811071ec:	1009883a 	mov	r4,r2
811071f0:	180b883a 	mov	r5,r3
811071f4:	200d883a 	mov	r6,r4
811071f8:	280f883a 	mov	r7,r5
811071fc:	e17fe717 	ldw	r5,-100(fp)
81107200:	012044b4 	movhi	r4,33042
81107204:	21388004 	addi	r4,r4,-7680
81107208:	110bfd80 	call	8110bfd8 <printf>
8110720c:	00000306 	br	8110721c <DDR2_MEMORY_READ_TEST+0x370>
  } else {
    printf("DDR2 read test fail\n");
81107210:	012044b4 	movhi	r4,33042
81107214:	21388c04 	addi	r4,r4,-7632
81107218:	110c0f40 	call	8110c0f4 <puts>
  }
  printf("\n");
8110721c:	01000284 	movi	r4,10
81107220:	110c01c0 	call	8110c01c <putchar>

  return bSuccess;
81107224:	e0bfe517 	ldw	r2,-108(fp)
}
81107228:	e6fffe04 	addi	sp,fp,-8
8110722c:	dfc00317 	ldw	ra,12(sp)
81107230:	df000217 	ldw	fp,8(sp)
81107234:	dc400117 	ldw	r17,4(sp)
81107238:	dc000017 	ldw	r16,0(sp)
8110723c:	dec00404 	addi	sp,sp,16
81107240:	f800283a 	ret

81107244 <DDR2_MEMORY_RANDOM_WRITE_TEST>:
 * @param [in] bTime  Controla se a duração da função será medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_RANDOM_WRITE_TEST(alt_u8 MemoryId, bool bVerbose, bool bTime){
81107244:	deffed04 	addi	sp,sp,-76
81107248:	dfc01215 	stw	ra,72(sp)
8110724c:	df001115 	stw	fp,68(sp)
81107250:	dcc01015 	stw	r19,64(sp)
81107254:	dc800f15 	stw	r18,60(sp)
81107258:	dc400e15 	stw	r17,56(sp)
8110725c:	dc000d15 	stw	r16,52(sp)
81107260:	df001104 	addi	fp,sp,68
81107264:	2005883a 	mov	r2,r4
81107268:	e17ffa15 	stw	r5,-24(fp)
8110726c:	e1bffb15 	stw	r6,-20(fp)
81107270:	e0bff905 	stb	r2,-28(fp)

  printf("===== DE4 DDR2 Memory Random Write Test =====\n");
81107274:	012044b4 	movhi	r4,33042
81107278:	21389104 	addi	r4,r4,-7612
8110727c:	110c0f40 	call	8110c0f4 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
81107280:	00800044 	movi	r2,1
81107284:	e0bff415 	stw	r2,-48(fp)
  switch (MemoryId) {
81107288:	e0bff903 	ldbu	r2,-28(fp)
8110728c:	10c00060 	cmpeqi	r3,r2,1
81107290:	1800031e 	bne	r3,zero,811072a0 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x5c>
81107294:	108000a0 	cmpeqi	r2,r2,2
81107298:	1000081e 	bne	r2,zero,811072bc <DDR2_MEMORY_RANDOM_WRITE_TEST+0x78>
8110729c:	00000e06 	br	811072d8 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x94>
    case DDR2_M1_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
811072a0:	e0bff903 	ldbu	r2,-28(fp)
811072a4:	1009883a 	mov	r4,r2
811072a8:	1106a000 	call	81106a00 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
811072ac:	e03fef15 	stw	zero,-68(fp)
        ByteLen = DDR2_M1_MEMORY_SIZE;
811072b0:	00a00034 	movhi	r2,32768
811072b4:	e0bff015 	stw	r2,-64(fp)
    break;
811072b8:	00000d06 	br	811072f0 <DDR2_MEMORY_RANDOM_WRITE_TEST+0xac>
    case DDR2_M2_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
811072bc:	e0bff903 	ldbu	r2,-28(fp)
811072c0:	1009883a 	mov	r4,r2
811072c4:	1106a000 	call	81106a00 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
811072c8:	e03fef15 	stw	zero,-68(fp)
        ByteLen = DDR2_M2_MEMORY_SIZE;
811072cc:	00a00034 	movhi	r2,32768
811072d0:	e0bff015 	stw	r2,-64(fp)
    break;
811072d4:	00000606 	br	811072f0 <DDR2_MEMORY_RANDOM_WRITE_TEST+0xac>
    default:
      bSuccess = FALSE;
811072d8:	e03ff415 	stw	zero,-48(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
811072dc:	012044b4 	movhi	r4,33042
811072e0:	21364904 	addi	r4,r4,-9948
811072e4:	110c0f40 	call	8110c0f4 <puts>
      return bSuccess;
811072e8:	e0bff417 	ldw	r2,-48(fp)
811072ec:	00008406 	br	81107500 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2bc>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
811072f0:	e0bff017 	ldw	r2,-64(fp)
811072f4:	1004d53a 	srli	r2,r2,20
811072f8:	100b883a 	mov	r5,r2
811072fc:	012044b4 	movhi	r4,33042
81107300:	21384304 	addi	r4,r4,-7924
81107304:	110bfd80 	call	8110bfd8 <printf>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81107308:	d0a04817 	ldw	r2,-32480(gp)
  alt_u32 CurrentState;
  alt_u32 MemoryEndAddress;
  alt_u32 NextMilestone;
  alt_u8 Percentage;
  
  InitialState = alt_nticks();
8110730c:	d0a03b15 	stw	r2,-32532(gp)
  CurrentState = InitialState;
81107310:	d0a03b17 	ldw	r2,-32532(gp)
81107314:	e0bff815 	stw	r2,-32(fp)
  MemoryEndAddress = Ddr2Base + ByteLen;
81107318:	e0ffef17 	ldw	r3,-68(fp)
8110731c:	e0bff017 	ldw	r2,-64(fp)
81107320:	1885883a 	add	r2,r3,r2
81107324:	e0bff515 	stw	r2,-44(fp)
  NextMilestone = Ddr2Base + ByteLen/20;
81107328:	e0fff017 	ldw	r3,-64(fp)
8110732c:	00b33374 	movhi	r2,52429
81107330:	10b33344 	addi	r2,r2,-13107
81107334:	1888383a 	mulxuu	r4,r3,r2
81107338:	1885383a 	mul	r2,r3,r2
8110733c:	1025883a 	mov	r18,r2
81107340:	2027883a 	mov	r19,r4
81107344:	9806d13a 	srli	r3,r19,4
81107348:	e0bfef17 	ldw	r2,-68(fp)
8110734c:	1885883a 	add	r2,r3,r2
81107350:	e0bff215 	stw	r2,-56(fp)
  Percentage = 5;
81107354:	00800144 	movi	r2,5
81107358:	e0bff305 	stb	r2,-52(fp)
  printf("Writing to memory...\n");
8110735c:	012044b4 	movhi	r4,33042
81107360:	21389d04 	addi	r4,r4,-7564
81107364:	110c0f40 	call	8110c0f4 <puts>
  if (bVerbose == DDR2_VERBOSE) {
81107368:	e0bffa17 	ldw	r2,-24(fp)
8110736c:	10800058 	cmpnei	r2,r2,1
81107370:	1000031e 	bne	r2,zero,81107380 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x13c>
    printf("00%%..");
81107374:	012044b4 	movhi	r4,33042
81107378:	2138a304 	addi	r4,r4,-7540
8110737c:	110bfd80 	call	8110bfd8 <printf>
  }
  int TimeStart, TimeElapsed = 0;
81107380:	e03ff615 	stw	zero,-40(fp)
81107384:	d0a04817 	ldw	r2,-32480(gp)

  TimeStart = alt_nticks();
81107388:	e0bff715 	stw	r2,-36(fp)
  for (pDestination = (alt_u32*)Ddr2Base; (alt_u32)pDestination < MemoryEndAddress; pDestination++){
8110738c:	e0bfef17 	ldw	r2,-68(fp)
81107390:	e0bff115 	stw	r2,-60(fp)
81107394:	00002506 	br	8110742c <DDR2_MEMORY_RANDOM_WRITE_TEST+0x1e8>
    *pDestination = xorshift32(&CurrentState);
81107398:	e0bff804 	addi	r2,fp,-32
8110739c:	1009883a 	mov	r4,r2
811073a0:	11077f40 	call	811077f4 <xorshift32>
811073a4:	1007883a 	mov	r3,r2
811073a8:	e0bff117 	ldw	r2,-60(fp)
811073ac:	10c00015 	stw	r3,0(r2)
    if ((bVerbose == DDR2_VERBOSE) & ((alt_u32)pDestination > NextMilestone)){
811073b0:	e0bffa17 	ldw	r2,-24(fp)
811073b4:	10800060 	cmpeqi	r2,r2,1
811073b8:	1009883a 	mov	r4,r2
811073bc:	e0bff117 	ldw	r2,-60(fp)
811073c0:	e0fff217 	ldw	r3,-56(fp)
811073c4:	1885803a 	cmpltu	r2,r3,r2
811073c8:	2084703a 	and	r2,r4,r2
811073cc:	10803fcc 	andi	r2,r2,255
811073d0:	10001326 	beq	r2,zero,81107420 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x1dc>
      printf("..%02d%%..",Percentage);
811073d4:	e0bff303 	ldbu	r2,-52(fp)
811073d8:	100b883a 	mov	r5,r2
811073dc:	012044b4 	movhi	r4,33042
811073e0:	2138a504 	addi	r4,r4,-7532
811073e4:	110bfd80 	call	8110bfd8 <printf>
	  NextMilestone += ByteLen/20;
811073e8:	e0fff017 	ldw	r3,-64(fp)
811073ec:	00b33374 	movhi	r2,52429
811073f0:	10b33344 	addi	r2,r2,-13107
811073f4:	1888383a 	mulxuu	r4,r3,r2
811073f8:	1885383a 	mul	r2,r3,r2
811073fc:	1021883a 	mov	r16,r2
81107400:	2023883a 	mov	r17,r4
81107404:	8804d13a 	srli	r2,r17,4
81107408:	e0fff217 	ldw	r3,-56(fp)
8110740c:	1885883a 	add	r2,r3,r2
81107410:	e0bff215 	stw	r2,-56(fp)
	  Percentage += 5;
81107414:	e0bff303 	ldbu	r2,-52(fp)
81107418:	10800144 	addi	r2,r2,5
8110741c:	e0bff305 	stb	r2,-52(fp)
    printf("00%%..");
  }
  int TimeStart, TimeElapsed = 0;

  TimeStart = alt_nticks();
  for (pDestination = (alt_u32*)Ddr2Base; (alt_u32)pDestination < MemoryEndAddress; pDestination++){
81107420:	e0bff117 	ldw	r2,-60(fp)
81107424:	10800104 	addi	r2,r2,4
81107428:	e0bff115 	stw	r2,-60(fp)
8110742c:	e0fff117 	ldw	r3,-60(fp)
81107430:	e0bff517 	ldw	r2,-44(fp)
81107434:	18bfd836 	bltu	r3,r2,81107398 <__reset+0xfb0e7398>
      printf("..%02d%%..",Percentage);
	  NextMilestone += ByteLen/20;
	  Percentage += 5;
	}
  }
  alt_dcache_flush_all();
81107438:	11186380 	call	81118638 <alt_dcache_flush_all>
  if (bVerbose == DDR2_VERBOSE) {
8110743c:	e0bffa17 	ldw	r2,-24(fp)
81107440:	10800058 	cmpnei	r2,r2,1
81107444:	1000031e 	bne	r2,zero,81107454 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x210>
    printf("..100%%\n");
81107448:	012044b4 	movhi	r4,33042
8110744c:	2138a804 	addi	r4,r4,-7520
81107450:	110bfd80 	call	8110bfd8 <printf>
  }

  if (bSuccess){
81107454:	e0bff417 	ldw	r2,-48(fp)
81107458:	10002326 	beq	r2,zero,811074e8 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2a4>
    if (bTime == TRUE){
8110745c:	e0bffb17 	ldw	r2,-20(fp)
81107460:	10800058 	cmpnei	r2,r2,1
81107464:	10001b1e 	bne	r2,zero,811074d4 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x290>
81107468:	d0e04817 	ldw	r3,-32480(gp)
      TimeElapsed = alt_nticks() - TimeStart;
8110746c:	e0bff717 	ldw	r2,-36(fp)
81107470:	1885c83a 	sub	r2,r3,r2
81107474:	e0bff615 	stw	r2,-40(fp)
      printf("DDR2 write test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
81107478:	e13ff617 	ldw	r4,-40(fp)
8110747c:	110b1200 	call	8110b120 <__floatsisf>
81107480:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81107484:	d0a04717 	ldw	r2,-32484(gp)
81107488:	1009883a 	mov	r4,r2
8110748c:	110b2440 	call	8110b244 <__floatunsisf>
81107490:	1007883a 	mov	r3,r2
81107494:	180b883a 	mov	r5,r3
81107498:	8009883a 	mov	r4,r16
8110749c:	110a8e40 	call	8110a8e4 <__divsf3>
811074a0:	1007883a 	mov	r3,r2
811074a4:	1805883a 	mov	r2,r3
811074a8:	1009883a 	mov	r4,r2
811074ac:	110ba4c0 	call	8110ba4c <__extendsfdf2>
811074b0:	1009883a 	mov	r4,r2
811074b4:	180b883a 	mov	r5,r3
811074b8:	200d883a 	mov	r6,r4
811074bc:	280f883a 	mov	r7,r5
811074c0:	e17ff017 	ldw	r5,-64(fp)
811074c4:	012044b4 	movhi	r4,33042
811074c8:	21384f04 	addi	r4,r4,-7876
811074cc:	110bfd80 	call	8110bfd8 <printf>
811074d0:	00000806 	br	811074f4 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2b0>
    } else {
      printf("DDR2 write test pass, size=%d bytes\n", ByteLen);
811074d4:	e17ff017 	ldw	r5,-64(fp)
811074d8:	012044b4 	movhi	r4,33042
811074dc:	2138ab04 	addi	r4,r4,-7508
811074e0:	110bfd80 	call	8110bfd8 <printf>
811074e4:	00000306 	br	811074f4 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2b0>
    }
  } else {
    printf("DDR2 write test fail\n");
811074e8:	012044b4 	movhi	r4,33042
811074ec:	21385b04 	addi	r4,r4,-7828
811074f0:	110c0f40 	call	8110c0f4 <puts>
  }
  printf("\n");
811074f4:	01000284 	movi	r4,10
811074f8:	110c01c0 	call	8110c01c <putchar>

  return bSuccess;
811074fc:	e0bff417 	ldw	r2,-48(fp)
}
81107500:	e6fffc04 	addi	sp,fp,-16
81107504:	dfc00517 	ldw	ra,20(sp)
81107508:	df000417 	ldw	fp,16(sp)
8110750c:	dcc00317 	ldw	r19,12(sp)
81107510:	dc800217 	ldw	r18,8(sp)
81107514:	dc400117 	ldw	r17,4(sp)
81107518:	dc000017 	ldw	r16,0(sp)
8110751c:	dec00604 	addi	sp,sp,24
81107520:	f800283a 	ret

81107524 <DDR2_MEMORY_RANDOM_READ_TEST>:
 * @param [in] bTime  Controla se a duração da função será medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_RANDOM_READ_TEST(alt_u8 MemoryId, bool bVerbose, bool bTime){
81107524:	deffed04 	addi	sp,sp,-76
81107528:	dfc01215 	stw	ra,72(sp)
8110752c:	df001115 	stw	fp,68(sp)
81107530:	dcc01015 	stw	r19,64(sp)
81107534:	dc800f15 	stw	r18,60(sp)
81107538:	dc400e15 	stw	r17,56(sp)
8110753c:	dc000d15 	stw	r16,52(sp)
81107540:	df001104 	addi	fp,sp,68
81107544:	2005883a 	mov	r2,r4
81107548:	e17ffa15 	stw	r5,-24(fp)
8110754c:	e1bffb15 	stw	r6,-20(fp)
81107550:	e0bff905 	stb	r2,-28(fp)

  printf("===== DE4 DDR2 Memory Random Read Test =====\n");
81107554:	012044b4 	movhi	r4,33042
81107558:	2138b504 	addi	r4,r4,-7468
8110755c:	110c0f40 	call	8110c0f4 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
81107560:	00800044 	movi	r2,1
81107564:	e0bfef15 	stw	r2,-68(fp)
  switch (MemoryId) {
81107568:	e0bff903 	ldbu	r2,-28(fp)
8110756c:	10c00060 	cmpeqi	r3,r2,1
81107570:	1800031e 	bne	r3,zero,81107580 <DDR2_MEMORY_RANDOM_READ_TEST+0x5c>
81107574:	108000a0 	cmpeqi	r2,r2,2
81107578:	1000081e 	bne	r2,zero,8110759c <DDR2_MEMORY_RANDOM_READ_TEST+0x78>
8110757c:	00000e06 	br	811075b8 <DDR2_MEMORY_RANDOM_READ_TEST+0x94>
    case DDR2_M1_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
81107580:	e0bff903 	ldbu	r2,-28(fp)
81107584:	1009883a 	mov	r4,r2
81107588:	1106a000 	call	81106a00 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
8110758c:	e03ff015 	stw	zero,-64(fp)
        ByteLen = DDR2_M1_MEMORY_SIZE;
81107590:	00a00034 	movhi	r2,32768
81107594:	e0bff115 	stw	r2,-60(fp)
    break;
81107598:	00000d06 	br	811075d0 <DDR2_MEMORY_RANDOM_READ_TEST+0xac>
    case DDR2_M2_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
8110759c:	e0bff903 	ldbu	r2,-28(fp)
811075a0:	1009883a 	mov	r4,r2
811075a4:	1106a000 	call	81106a00 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
811075a8:	e03ff015 	stw	zero,-64(fp)
        ByteLen = DDR2_M2_MEMORY_SIZE;
811075ac:	00a00034 	movhi	r2,32768
811075b0:	e0bff115 	stw	r2,-60(fp)
    break;
811075b4:	00000606 	br	811075d0 <DDR2_MEMORY_RANDOM_READ_TEST+0xac>
    default:
      bSuccess = FALSE;
811075b8:	e03fef15 	stw	zero,-68(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
811075bc:	012044b4 	movhi	r4,33042
811075c0:	21364904 	addi	r4,r4,-9948
811075c4:	110c0f40 	call	8110c0f4 <puts>
      return bSuccess;
811075c8:	e0bfef17 	ldw	r2,-68(fp)
811075cc:	00008006 	br	811077d0 <DDR2_MEMORY_RANDOM_READ_TEST+0x2ac>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
811075d0:	e0bff117 	ldw	r2,-60(fp)
811075d4:	1004d53a 	srli	r2,r2,20
811075d8:	100b883a 	mov	r5,r2
811075dc:	012044b4 	movhi	r4,33042
811075e0:	21384304 	addi	r4,r4,-7924
811075e4:	110bfd80 	call	8110bfd8 <printf>
  alt_u32 CurrentState;
  alt_u32 MemoryEndAddress;
  alt_u32 NextMilestone;
  alt_u8 Percentage;
  
  CurrentState = InitialState;
811075e8:	d0a03b17 	ldw	r2,-32532(gp)
811075ec:	e0bff815 	stw	r2,-32(fp)
  MemoryEndAddress = Ddr2Base + ByteLen;
811075f0:	e0fff017 	ldw	r3,-64(fp)
811075f4:	e0bff117 	ldw	r2,-60(fp)
811075f8:	1885883a 	add	r2,r3,r2
811075fc:	e0bff515 	stw	r2,-44(fp)
  NextMilestone = Ddr2Base + ByteLen/20;
81107600:	e0fff117 	ldw	r3,-60(fp)
81107604:	00b33374 	movhi	r2,52429
81107608:	10b33344 	addi	r2,r2,-13107
8110760c:	1888383a 	mulxuu	r4,r3,r2
81107610:	1885383a 	mul	r2,r3,r2
81107614:	1025883a 	mov	r18,r2
81107618:	2027883a 	mov	r19,r4
8110761c:	9806d13a 	srli	r3,r19,4
81107620:	e0bff017 	ldw	r2,-64(fp)
81107624:	1885883a 	add	r2,r3,r2
81107628:	e0bff315 	stw	r2,-52(fp)
  Percentage = 5;
8110762c:	00800144 	movi	r2,5
81107630:	e0bff405 	stb	r2,-48(fp)
  printf("Reading from memory...\n");
81107634:	012044b4 	movhi	r4,33042
81107638:	2138c104 	addi	r4,r4,-7420
8110763c:	110c0f40 	call	8110c0f4 <puts>
  if (bVerbose == DDR2_VERBOSE) {
81107640:	e0bffa17 	ldw	r2,-24(fp)
81107644:	10800058 	cmpnei	r2,r2,1
81107648:	1000031e 	bne	r2,zero,81107658 <DDR2_MEMORY_RANDOM_READ_TEST+0x134>
    printf("00%%..");
8110764c:	012044b4 	movhi	r4,33042
81107650:	2138a304 	addi	r4,r4,-7540
81107654:	110bfd80 	call	8110bfd8 <printf>
  }
  
  int TimeStart, TimeElapsed = 0;
81107658:	e03ff615 	stw	zero,-40(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
8110765c:	d0a04817 	ldw	r2,-32480(gp)

  TimeStart = alt_nticks();
81107660:	e0bff715 	stw	r2,-36(fp)
  for (pSource = (alt_u32*)Ddr2Base; (alt_u32)pSource < MemoryEndAddress; pSource++){
81107664:	e0bff017 	ldw	r2,-64(fp)
81107668:	e0bff215 	stw	r2,-56(fp)
8110766c:	00002406 	br	81107700 <DDR2_MEMORY_RANDOM_READ_TEST+0x1dc>
    if (xorshift32(&CurrentState) != *pSource){
81107670:	e0bff804 	addi	r2,fp,-32
81107674:	1009883a 	mov	r4,r2
81107678:	11077f40 	call	811077f4 <xorshift32>
8110767c:	1007883a 	mov	r3,r2
81107680:	e0bff217 	ldw	r2,-56(fp)
81107684:	10800017 	ldw	r2,0(r2)
81107688:	18800126 	beq	r3,r2,81107690 <DDR2_MEMORY_RANDOM_READ_TEST+0x16c>
      bSuccess = FALSE;
8110768c:	e03fef15 	stw	zero,-68(fp)
	  if (bVerbose == DDR2_VERBOSE) {
        //printf("Failed to read adress 0x%08X\n", pSource);
      }
    }
    if ((bVerbose == DDR2_VERBOSE) && ((alt_u32)pSource > NextMilestone)){
81107690:	e0bffa17 	ldw	r2,-24(fp)
81107694:	10800058 	cmpnei	r2,r2,1
81107698:	1000161e 	bne	r2,zero,811076f4 <DDR2_MEMORY_RANDOM_READ_TEST+0x1d0>
8110769c:	e0bff217 	ldw	r2,-56(fp)
811076a0:	e0fff317 	ldw	r3,-52(fp)
811076a4:	1880132e 	bgeu	r3,r2,811076f4 <DDR2_MEMORY_RANDOM_READ_TEST+0x1d0>
      printf("..%02d%%..",Percentage);
811076a8:	e0bff403 	ldbu	r2,-48(fp)
811076ac:	100b883a 	mov	r5,r2
811076b0:	012044b4 	movhi	r4,33042
811076b4:	2138a504 	addi	r4,r4,-7532
811076b8:	110bfd80 	call	8110bfd8 <printf>
	  NextMilestone += ByteLen/20;
811076bc:	e0fff117 	ldw	r3,-60(fp)
811076c0:	00b33374 	movhi	r2,52429
811076c4:	10b33344 	addi	r2,r2,-13107
811076c8:	1888383a 	mulxuu	r4,r3,r2
811076cc:	1885383a 	mul	r2,r3,r2
811076d0:	1021883a 	mov	r16,r2
811076d4:	2023883a 	mov	r17,r4
811076d8:	8804d13a 	srli	r2,r17,4
811076dc:	e0fff317 	ldw	r3,-52(fp)
811076e0:	1885883a 	add	r2,r3,r2
811076e4:	e0bff315 	stw	r2,-52(fp)
	  Percentage += 5;
811076e8:	e0bff403 	ldbu	r2,-48(fp)
811076ec:	10800144 	addi	r2,r2,5
811076f0:	e0bff405 	stb	r2,-48(fp)
  }
  
  int TimeStart, TimeElapsed = 0;

  TimeStart = alt_nticks();
  for (pSource = (alt_u32*)Ddr2Base; (alt_u32)pSource < MemoryEndAddress; pSource++){
811076f4:	e0bff217 	ldw	r2,-56(fp)
811076f8:	10800104 	addi	r2,r2,4
811076fc:	e0bff215 	stw	r2,-56(fp)
81107700:	e0fff217 	ldw	r3,-56(fp)
81107704:	e0bff517 	ldw	r2,-44(fp)
81107708:	18bfd936 	bltu	r3,r2,81107670 <__reset+0xfb0e7670>
      printf("..%02d%%..",Percentage);
	  NextMilestone += ByteLen/20;
	  Percentage += 5;
	}
  }
  if (bVerbose == DDR2_VERBOSE) {
8110770c:	e0bffa17 	ldw	r2,-24(fp)
81107710:	10800058 	cmpnei	r2,r2,1
81107714:	1000031e 	bne	r2,zero,81107724 <DDR2_MEMORY_RANDOM_READ_TEST+0x200>
    printf("..100%%\n");
81107718:	012044b4 	movhi	r4,33042
8110771c:	2138a804 	addi	r4,r4,-7520
81107720:	110bfd80 	call	8110bfd8 <printf>
  }

  if (bSuccess){
81107724:	e0bfef17 	ldw	r2,-68(fp)
81107728:	10002326 	beq	r2,zero,811077b8 <DDR2_MEMORY_RANDOM_READ_TEST+0x294>
    if (bTime == TRUE){
8110772c:	e0bffb17 	ldw	r2,-20(fp)
81107730:	10800058 	cmpnei	r2,r2,1
81107734:	10001b1e 	bne	r2,zero,811077a4 <DDR2_MEMORY_RANDOM_READ_TEST+0x280>
81107738:	d0e04817 	ldw	r3,-32480(gp)
      TimeElapsed = alt_nticks() - TimeStart;
8110773c:	e0bff717 	ldw	r2,-36(fp)
81107740:	1885c83a 	sub	r2,r3,r2
81107744:	e0bff615 	stw	r2,-40(fp)
      printf("DDR2 read test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
81107748:	e13ff617 	ldw	r4,-40(fp)
8110774c:	110b1200 	call	8110b120 <__floatsisf>
81107750:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81107754:	d0a04717 	ldw	r2,-32484(gp)
81107758:	1009883a 	mov	r4,r2
8110775c:	110b2440 	call	8110b244 <__floatunsisf>
81107760:	1007883a 	mov	r3,r2
81107764:	180b883a 	mov	r5,r3
81107768:	8009883a 	mov	r4,r16
8110776c:	110a8e40 	call	8110a8e4 <__divsf3>
81107770:	1007883a 	mov	r3,r2
81107774:	1805883a 	mov	r2,r3
81107778:	1009883a 	mov	r4,r2
8110777c:	110ba4c0 	call	8110ba4c <__extendsfdf2>
81107780:	1009883a 	mov	r4,r2
81107784:	180b883a 	mov	r5,r3
81107788:	200d883a 	mov	r6,r4
8110778c:	280f883a 	mov	r7,r5
81107790:	e17ff117 	ldw	r5,-60(fp)
81107794:	012044b4 	movhi	r4,33042
81107798:	21388004 	addi	r4,r4,-7680
8110779c:	110bfd80 	call	8110bfd8 <printf>
811077a0:	00000806 	br	811077c4 <DDR2_MEMORY_RANDOM_READ_TEST+0x2a0>
    } else {
      printf("DDR2 read test pass, size=%d bytes\n", ByteLen);
811077a4:	e17ff117 	ldw	r5,-60(fp)
811077a8:	012044b4 	movhi	r4,33042
811077ac:	2138c704 	addi	r4,r4,-7396
811077b0:	110bfd80 	call	8110bfd8 <printf>
811077b4:	00000306 	br	811077c4 <DDR2_MEMORY_RANDOM_READ_TEST+0x2a0>
    }
  } else {
    printf("DDR2 read test fail\n");
811077b8:	012044b4 	movhi	r4,33042
811077bc:	21388c04 	addi	r4,r4,-7632
811077c0:	110c0f40 	call	8110c0f4 <puts>
  }
  printf("\n");
811077c4:	01000284 	movi	r4,10
811077c8:	110c01c0 	call	8110c01c <putchar>

  return bSuccess;
811077cc:	e0bfef17 	ldw	r2,-68(fp)
}
811077d0:	e6fffc04 	addi	sp,fp,-16
811077d4:	dfc00517 	ldw	ra,20(sp)
811077d8:	df000417 	ldw	fp,16(sp)
811077dc:	dcc00317 	ldw	r19,12(sp)
811077e0:	dc800217 	ldw	r18,8(sp)
811077e4:	dc400117 	ldw	r17,4(sp)
811077e8:	dc000017 	ldw	r16,0(sp)
811077ec:	dec00604 	addi	sp,sp,24
811077f0:	f800283a 	ret

811077f4 <xorshift32>:
 * @param [in] bDRIVE  Estado atual do RNG
  *
 * @retval Número aleatório resultate do RNG
 *
 */
alt_u32 xorshift32(alt_u32 *State){
811077f4:	defffd04 	addi	sp,sp,-12
811077f8:	df000215 	stw	fp,8(sp)
811077fc:	df000204 	addi	fp,sp,8
81107800:	e13fff15 	stw	r4,-4(fp)

  alt_u32 x = *State;
81107804:	e0bfff17 	ldw	r2,-4(fp)
81107808:	10800017 	ldw	r2,0(r2)
8110780c:	e0bffe15 	stw	r2,-8(fp)
  x ^= x << 13;
81107810:	e0bffe17 	ldw	r2,-8(fp)
81107814:	1004937a 	slli	r2,r2,13
81107818:	e0fffe17 	ldw	r3,-8(fp)
8110781c:	1884f03a 	xor	r2,r3,r2
81107820:	e0bffe15 	stw	r2,-8(fp)
  x ^= x >> 17;
81107824:	e0bffe17 	ldw	r2,-8(fp)
81107828:	1004d47a 	srli	r2,r2,17
8110782c:	e0fffe17 	ldw	r3,-8(fp)
81107830:	1884f03a 	xor	r2,r3,r2
81107834:	e0bffe15 	stw	r2,-8(fp)
  x ^= x << 5;
81107838:	e0bffe17 	ldw	r2,-8(fp)
8110783c:	1004917a 	slli	r2,r2,5
81107840:	e0fffe17 	ldw	r3,-8(fp)
81107844:	1884f03a 	xor	r2,r3,r2
81107848:	e0bffe15 	stw	r2,-8(fp)
  *State = x;
8110784c:	e0bfff17 	ldw	r2,-4(fp)
81107850:	e0fffe17 	ldw	r3,-8(fp)
81107854:	10c00015 	stw	r3,0(r2)

  return x;
81107858:	e0bffe17 	ldw	r2,-8(fp)
}
8110785c:	e037883a 	mov	sp,fp
81107860:	df000017 	ldw	fp,0(sp)
81107864:	dec00104 	addi	sp,sp,4
81107868:	f800283a 	ret

8110786c <DMA_OPEN_DEVICE>:
 * @param [in] DmaName  String com o nome do DMA (XXX_CSR_NAME)
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_OPEN_DEVICE(alt_msgdma_dev **DmaDevice, const char* DmaName){
8110786c:	defffb04 	addi	sp,sp,-20
81107870:	dfc00415 	stw	ra,16(sp)
81107874:	df000315 	stw	fp,12(sp)
81107878:	df000304 	addi	fp,sp,12
8110787c:	e13ffe15 	stw	r4,-8(fp)
81107880:	e17fff15 	stw	r5,-4(fp)
  bool bSuccess = TRUE;
81107884:	00800044 	movi	r2,1
81107888:	e0bffd15 	stw	r2,-12(fp)
  
  //Open DMA based on name

  *DmaDevice = alt_msgdma_open((char *)DmaName);
8110788c:	e13fff17 	ldw	r4,-4(fp)
81107890:	111c45c0 	call	8111c45c <alt_msgdma_open>
81107894:	1007883a 	mov	r3,r2
81107898:	e0bffe17 	ldw	r2,-8(fp)
8110789c:	10c00015 	stw	r3,0(r2)
  
  //Check if DMA opened correctly;
  if(*DmaDevice == NULL){
811078a0:	e0bffe17 	ldw	r2,-8(fp)
811078a4:	10800017 	ldw	r2,0(r2)
811078a8:	1000011e 	bne	r2,zero,811078b0 <DMA_OPEN_DEVICE+0x44>
    bSuccess = FALSE;
811078ac:	e03ffd15 	stw	zero,-12(fp)
  }
  
  return bSuccess;
811078b0:	e0bffd17 	ldw	r2,-12(fp)
}
811078b4:	e037883a 	mov	sp,fp
811078b8:	dfc00117 	ldw	ra,4(sp)
811078bc:	df000017 	ldw	fp,0(sp)
811078c0:	dec00204 	addi	sp,sp,8
811078c4:	f800283a 	ret

811078c8 <DMA_CONFIG>:
 * @param [in] ConfigMask  Mascara com as configurações do DMA (overwrite)
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_CONFIG(alt_msgdma_dev *DmaDevice, alt_u32 ConfigMask){
811078c8:	defffc04 	addi	sp,sp,-16
811078cc:	df000315 	stw	fp,12(sp)
811078d0:	df000304 	addi	fp,sp,12
811078d4:	e13ffe15 	stw	r4,-8(fp)
811078d8:	e17fff15 	stw	r5,-4(fp)
  bool bSuccess = TRUE;
811078dc:	00800044 	movi	r2,1
811078e0:	e0bffd15 	stw	r2,-12(fp)
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ConfigMask);
811078e4:	e0bffe17 	ldw	r2,-8(fp)
811078e8:	10800317 	ldw	r2,12(r2)
811078ec:	10800104 	addi	r2,r2,4
811078f0:	e0ffff17 	ldw	r3,-4(fp)
811078f4:	10c00035 	stwio	r3,0(r2)
  return bSuccess;
811078f8:	e0bffd17 	ldw	r2,-12(fp)
}
811078fc:	e037883a 	mov	sp,fp
81107900:	df000017 	ldw	fp,0(sp)
81107904:	dec00104 	addi	sp,sp,4
81107908:	f800283a 	ret

8110790c <DMA_BUSY>:
 * @param [in] DmaDevice  Ponteiro para o Device do DMA a ser utilizado
 *
 * @retval TRUE : DMA Ocupado
 *
 */
bool DMA_BUSY(alt_msgdma_dev *DmaDevice){
8110790c:	defffd04 	addi	sp,sp,-12
81107910:	df000215 	stw	fp,8(sp)
81107914:	df000204 	addi	fp,sp,8
81107918:	e13fff15 	stw	r4,-4(fp)
  bool bBusy = FALSE;
8110791c:	e03ffe15 	stw	zero,-8(fp)
  if (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK){
81107920:	e0bfff17 	ldw	r2,-4(fp)
81107924:	10800317 	ldw	r2,12(r2)
81107928:	10800037 	ldwio	r2,0(r2)
8110792c:	1080004c 	andi	r2,r2,1
81107930:	10000226 	beq	r2,zero,8110793c <DMA_BUSY+0x30>
    bBusy = TRUE;
81107934:	00800044 	movi	r2,1
81107938:	e0bffe15 	stw	r2,-8(fp)
  }
  return bBusy;
8110793c:	e0bffe17 	ldw	r2,-8(fp)
}
81107940:	e037883a 	mov	sp,fp
81107944:	df000017 	ldw	fp,0(sp)
81107948:	dec00104 	addi	sp,sp,4
8110794c:	f800283a 	ret

81107950 <DMA_DESCRIPTOR_BUFFER_FULL>:
 * @param [in] DmaDevice  Ponteiro para o Device do DMA a ser utilizado
 *
 * @retval TRUE : Buffer Cheio
 *
 */
bool DMA_DESCRIPTOR_BUFFER_FULL(alt_msgdma_dev *DmaDevice){
81107950:	defffd04 	addi	sp,sp,-12
81107954:	df000215 	stw	fp,8(sp)
81107958:	df000204 	addi	fp,sp,8
8110795c:	e13fff15 	stw	r4,-4(fp)
  bool bFull = FALSE;
81107960:	e03ffe15 	stw	zero,-8(fp)
  if (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK){
81107964:	e0bfff17 	ldw	r2,-4(fp)
81107968:	10800317 	ldw	r2,12(r2)
8110796c:	10800037 	ldwio	r2,0(r2)
81107970:	1080010c 	andi	r2,r2,4
81107974:	10000226 	beq	r2,zero,81107980 <DMA_DESCRIPTOR_BUFFER_FULL+0x30>
    bFull = TRUE;
81107978:	00800044 	movi	r2,1
8110797c:	e0bffe15 	stw	r2,-8(fp)
  }
  return bFull;
81107980:	e0bffe17 	ldw	r2,-8(fp)
}
81107984:	e037883a 	mov	sp,fp
81107988:	df000017 	ldw	fp,0(sp)
8110798c:	dec00104 	addi	sp,sp,4
81107990:	f800283a 	ret

81107994 <DMA_DESCRIPTOR_BUFFER_EMPTY>:
 * @param [in] DmaDevice  Ponteiro para o Device do DMA a ser utilizado
 *
 * @retval TRUE : Buffer Vazio
 *
 */
bool DMA_DESCRIPTOR_BUFFER_EMPTY(alt_msgdma_dev *DmaDevice){
81107994:	defffd04 	addi	sp,sp,-12
81107998:	df000215 	stw	fp,8(sp)
8110799c:	df000204 	addi	fp,sp,8
811079a0:	e13fff15 	stw	r4,-4(fp)
  bool bEmpty = FALSE;
811079a4:	e03ffe15 	stw	zero,-8(fp)
  if (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_EMPTY_MASK){
811079a8:	e0bfff17 	ldw	r2,-4(fp)
811079ac:	10800317 	ldw	r2,12(r2)
811079b0:	10800037 	ldwio	r2,0(r2)
811079b4:	1080008c 	andi	r2,r2,2
811079b8:	10000226 	beq	r2,zero,811079c4 <DMA_DESCRIPTOR_BUFFER_EMPTY+0x30>
    bEmpty = TRUE;
811079bc:	00800044 	movi	r2,1
811079c0:	e0bffe15 	stw	r2,-8(fp)
  }
  return bEmpty;
811079c4:	e0bffe17 	ldw	r2,-8(fp)
}
811079c8:	e037883a 	mov	sp,fp
811079cc:	df000017 	ldw	fp,0(sp)
811079d0:	dec00104 	addi	sp,sp,4
811079d4:	f800283a 	ret

811079d8 <DMA_DISPATCHER_STOP>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a função irá verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_DISPATCHER_STOP(alt_msgdma_dev *DmaDevice, bool bWait, alt_32 WaitPeriodUs){
811079d8:	defffa04 	addi	sp,sp,-24
811079dc:	dfc00515 	stw	ra,20(sp)
811079e0:	df000415 	stw	fp,16(sp)
811079e4:	df000404 	addi	fp,sp,16
811079e8:	e13ffd15 	stw	r4,-12(fp)
811079ec:	e17ffe15 	stw	r5,-8(fp)
811079f0:	e1bfff15 	stw	r6,-4(fp)
  bool bSuccess = TRUE;
811079f4:	00800044 	movi	r2,1
811079f8:	e0bffc15 	stw	r2,-16(fp)
  
  //Send stop command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_STOP_MASK);
811079fc:	e0bffd17 	ldw	r2,-12(fp)
81107a00:	10800317 	ldw	r2,12(r2)
81107a04:	10800104 	addi	r2,r2,4
81107a08:	00c00044 	movi	r3,1
81107a0c:	10c00035 	stwio	r3,0(r2)
  
  if (bWait == DMA_WAIT) {
81107a10:	e0bffe17 	ldw	r2,-8(fp)
81107a14:	10800058 	cmpnei	r2,r2,1
81107a18:	10000f1e 	bne	r2,zero,81107a58 <DMA_DISPATCHER_STOP+0x80>
    //Wait stop to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_STOP_STATE_MASK) {
81107a1c:	00000806 	br	81107a40 <DMA_DISPATCHER_STOP+0x68>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
81107a20:	e0bfff17 	ldw	r2,-4(fp)
81107a24:	1000031e 	bne	r2,zero,81107a34 <DMA_DISPATCHER_STOP+0x5c>
        usleep(1);
81107a28:	01000044 	movi	r4,1
81107a2c:	11191fc0 	call	811191fc <usleep>
81107a30:	00000306 	br	81107a40 <DMA_DISPATCHER_STOP+0x68>
      } else {
        usleep(WaitPeriodUs);
81107a34:	e0bfff17 	ldw	r2,-4(fp)
81107a38:	1009883a 	mov	r4,r2
81107a3c:	11191fc0 	call	811191fc <usleep>
  //Send stop command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_STOP_MASK);
  
  if (bWait == DMA_WAIT) {
    //Wait stop to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_STOP_STATE_MASK) {
81107a40:	e0bffd17 	ldw	r2,-12(fp)
81107a44:	10800317 	ldw	r2,12(r2)
81107a48:	10800037 	ldwio	r2,0(r2)
81107a4c:	1080080c 	andi	r2,r2,32
81107a50:	103ff31e 	bne	r2,zero,81107a20 <__reset+0xfb0e7a20>
81107a54:	00000206 	br	81107a60 <DMA_DISPATCHER_STOP+0x88>
      } else {
        usleep(WaitPeriodUs);
      }
    }
  } else {
    return bSuccess;
81107a58:	e0bffc17 	ldw	r2,-16(fp)
81107a5c:	00000106 	br	81107a64 <DMA_DISPATCHER_STOP+0x8c>
  }
  
  return bSuccess;
81107a60:	e0bffc17 	ldw	r2,-16(fp)
}
81107a64:	e037883a 	mov	sp,fp
81107a68:	dfc00117 	ldw	ra,4(sp)
81107a6c:	df000017 	ldw	fp,0(sp)
81107a70:	dec00204 	addi	sp,sp,8
81107a74:	f800283a 	ret

81107a78 <DMA_DISPATCHER_RESET>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a função irá verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_DISPATCHER_RESET(alt_msgdma_dev *DmaDevice, bool bWait, alt_32 WaitPeriodUs){
81107a78:	defffa04 	addi	sp,sp,-24
81107a7c:	dfc00515 	stw	ra,20(sp)
81107a80:	df000415 	stw	fp,16(sp)
81107a84:	df000404 	addi	fp,sp,16
81107a88:	e13ffd15 	stw	r4,-12(fp)
81107a8c:	e17ffe15 	stw	r5,-8(fp)
81107a90:	e1bfff15 	stw	r6,-4(fp)
  bool bSuccess = TRUE;
81107a94:	00800044 	movi	r2,1
81107a98:	e0bffc15 	stw	r2,-16(fp)
  
  //Send reset command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
81107a9c:	e0bffd17 	ldw	r2,-12(fp)
81107aa0:	10800317 	ldw	r2,12(r2)
81107aa4:	10800104 	addi	r2,r2,4
81107aa8:	00c00084 	movi	r3,2
81107aac:	10c00035 	stwio	r3,0(r2)
  
  if (bWait == DMA_WAIT) {
81107ab0:	e0bffe17 	ldw	r2,-8(fp)
81107ab4:	10800058 	cmpnei	r2,r2,1
81107ab8:	10000f1e 	bne	r2,zero,81107af8 <DMA_DISPATCHER_RESET+0x80>
    //Wait reset to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
81107abc:	00000806 	br	81107ae0 <DMA_DISPATCHER_RESET+0x68>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
81107ac0:	e0bfff17 	ldw	r2,-4(fp)
81107ac4:	1000031e 	bne	r2,zero,81107ad4 <DMA_DISPATCHER_RESET+0x5c>
        usleep(1);
81107ac8:	01000044 	movi	r4,1
81107acc:	11191fc0 	call	811191fc <usleep>
81107ad0:	00000306 	br	81107ae0 <DMA_DISPATCHER_RESET+0x68>
      } else {
        usleep(WaitPeriodUs);
81107ad4:	e0bfff17 	ldw	r2,-4(fp)
81107ad8:	1009883a 	mov	r4,r2
81107adc:	11191fc0 	call	811191fc <usleep>
  //Send reset command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
  
  if (bWait == DMA_WAIT) {
    //Wait reset to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
81107ae0:	e0bffd17 	ldw	r2,-12(fp)
81107ae4:	10800317 	ldw	r2,12(r2)
81107ae8:	10800037 	ldwio	r2,0(r2)
81107aec:	1080100c 	andi	r2,r2,64
81107af0:	103ff31e 	bne	r2,zero,81107ac0 <__reset+0xfb0e7ac0>
81107af4:	00000206 	br	81107b00 <DMA_DISPATCHER_RESET+0x88>
      } else {
        usleep(WaitPeriodUs);
      }
    }
  } else {
    return bSuccess;
81107af8:	e0bffc17 	ldw	r2,-16(fp)
81107afc:	00000106 	br	81107b04 <DMA_DISPATCHER_RESET+0x8c>
  }
  
  return bSuccess;
81107b00:	e0bffc17 	ldw	r2,-16(fp)
}
81107b04:	e037883a 	mov	sp,fp
81107b08:	dfc00117 	ldw	ra,4(sp)
81107b0c:	df000017 	ldw	fp,0(sp)
81107b10:	dec00204 	addi	sp,sp,8
81107b14:	f800283a 	ret

81107b18 <DMA_SINGLE_TRANSFER>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a função irá verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_SINGLE_TRANSFER(alt_msgdma_dev *DmaDevice, alt_u32 SourceAddress, alt_u32 DestinationAddress, alt_u32 TransferSize, alt_u32 ControlBits, bool bWait, alt_32 WaitPeriodUs){
81107b18:	defff604 	addi	sp,sp,-40
81107b1c:	dfc00915 	stw	ra,36(sp)
81107b20:	df000815 	stw	fp,32(sp)
81107b24:	dc000715 	stw	r16,28(sp)
81107b28:	df000804 	addi	fp,sp,32
81107b2c:	e13ffb15 	stw	r4,-20(fp)
81107b30:	e17ffc15 	stw	r5,-16(fp)
81107b34:	e1bffd15 	stw	r6,-12(fp)
81107b38:	e1fffe15 	stw	r7,-8(fp)
81107b3c:	defff804 	addi	sp,sp,-32
81107b40:	d8800204 	addi	r2,sp,8
81107b44:	108003c4 	addi	r2,r2,15
81107b48:	1004d13a 	srli	r2,r2,4
81107b4c:	1020913a 	slli	r16,r2,4
  bool bSuccess = TRUE;
81107b50:	00800044 	movi	r2,1
81107b54:	e0bffa15 	stw	r2,-24(fp)
  alt_msgdma_standard_descriptor DmaDescriptor;

  if (alt_msgdma_construct_standard_mm_to_mm_descriptor(DmaDevice, &DmaDescriptor, (alt_u32 *)SourceAddress, (alt_u32 *)DestinationAddress, TransferSize, ControlBits) != 0){
81107b58:	e0fffc17 	ldw	r3,-16(fp)
81107b5c:	e13ffd17 	ldw	r4,-12(fp)
81107b60:	e0800217 	ldw	r2,8(fp)
81107b64:	d8800115 	stw	r2,4(sp)
81107b68:	e0bffe17 	ldw	r2,-8(fp)
81107b6c:	d8800015 	stw	r2,0(sp)
81107b70:	200f883a 	mov	r7,r4
81107b74:	180d883a 	mov	r6,r3
81107b78:	800b883a 	mov	r5,r16
81107b7c:	e13ffb17 	ldw	r4,-20(fp)
81107b80:	111b5400 	call	8111b540 <alt_msgdma_construct_standard_mm_to_mm_descriptor>
81107b84:	10000326 	beq	r2,zero,81107b94 <DMA_SINGLE_TRANSFER+0x7c>
    bSuccess = FALSE;
81107b88:	e03ffa15 	stw	zero,-24(fp)
    return bSuccess;
81107b8c:	e0bffa17 	ldw	r2,-24(fp)
81107b90:	00001e06 	br	81107c0c <DMA_SINGLE_TRANSFER+0xf4>
  } else {
    if (alt_msgdma_standard_descriptor_async_transfer(DmaDevice, &DmaDescriptor) != 0) {
81107b94:	800b883a 	mov	r5,r16
81107b98:	e13ffb17 	ldw	r4,-20(fp)
81107b9c:	111c6740 	call	8111c674 <alt_msgdma_standard_descriptor_async_transfer>
81107ba0:	10000326 	beq	r2,zero,81107bb0 <DMA_SINGLE_TRANSFER+0x98>
      bSuccess = FALSE;
81107ba4:	e03ffa15 	stw	zero,-24(fp)
      return bSuccess;
81107ba8:	e0bffa17 	ldw	r2,-24(fp)
81107bac:	00001706 	br	81107c0c <DMA_SINGLE_TRANSFER+0xf4>
    }
  }
  
  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
81107bb0:	e0bffa17 	ldw	r2,-24(fp)
81107bb4:	10800060 	cmpeqi	r2,r2,1
81107bb8:	1007883a 	mov	r3,r2
81107bbc:	e0800317 	ldw	r2,12(fp)
81107bc0:	10800060 	cmpeqi	r2,r2,1
81107bc4:	1884703a 	and	r2,r3,r2
81107bc8:	10803fcc 	andi	r2,r2,255
81107bcc:	10000e26 	beq	r2,zero,81107c08 <DMA_SINGLE_TRANSFER+0xf0>
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
81107bd0:	00000806 	br	81107bf4 <DMA_SINGLE_TRANSFER+0xdc>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
81107bd4:	e0800417 	ldw	r2,16(fp)
81107bd8:	1000031e 	bne	r2,zero,81107be8 <DMA_SINGLE_TRANSFER+0xd0>
        usleep(1000);
81107bdc:	0100fa04 	movi	r4,1000
81107be0:	11191fc0 	call	811191fc <usleep>
81107be4:	00000306 	br	81107bf4 <DMA_SINGLE_TRANSFER+0xdc>
      } else {
        usleep(WaitPeriodUs);
81107be8:	e0800417 	ldw	r2,16(fp)
81107bec:	1009883a 	mov	r4,r2
81107bf0:	11191fc0 	call	811191fc <usleep>
      return bSuccess;
    }
  }
  
  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
81107bf4:	e0bffb17 	ldw	r2,-20(fp)
81107bf8:	10800317 	ldw	r2,12(r2)
81107bfc:	10800037 	ldwio	r2,0(r2)
81107c00:	1080004c 	andi	r2,r2,1
81107c04:	103ff31e 	bne	r2,zero,81107bd4 <__reset+0xfb0e7bd4>
        usleep(WaitPeriodUs);
      }
    }
  }
  
  return bSuccess;
81107c08:	e0bffa17 	ldw	r2,-24(fp)
}
81107c0c:	e6ffff04 	addi	sp,fp,-4
81107c10:	dfc00217 	ldw	ra,8(sp)
81107c14:	df000117 	ldw	fp,4(sp)
81107c18:	dc000017 	ldw	r16,0(sp)
81107c1c:	dec00304 	addi	sp,sp,12
81107c20:	f800283a 	ret

81107c24 <DMA_MULTIPLE_TRANSFER>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a função irá verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_MULTIPLE_TRANSFER(alt_msgdma_dev *DmaDevice, alt_u32 SourceAddressArray[], alt_u32 DestinationAddressArray[], alt_u8 TransferNumber, alt_u32 TransferSize, alt_u32 ControlBits, bool bWait, alt_32 WaitPeriodUs){
81107c24:	defff504 	addi	sp,sp,-44
81107c28:	dfc00a15 	stw	ra,40(sp)
81107c2c:	df000915 	stw	fp,36(sp)
81107c30:	dc000815 	stw	r16,32(sp)
81107c34:	df000904 	addi	fp,sp,36
81107c38:	e13ffb15 	stw	r4,-20(fp)
81107c3c:	e17ffc15 	stw	r5,-16(fp)
81107c40:	e1bffd15 	stw	r6,-12(fp)
81107c44:	3805883a 	mov	r2,r7
81107c48:	e0bffe05 	stb	r2,-8(fp)
81107c4c:	defff804 	addi	sp,sp,-32
81107c50:	d8800204 	addi	r2,sp,8
81107c54:	108003c4 	addi	r2,r2,15
81107c58:	1004d13a 	srli	r2,r2,4
81107c5c:	1020913a 	slli	r16,r2,4
  bool bSuccess = TRUE;
81107c60:	00800044 	movi	r2,1
81107c64:	e0bff915 	stw	r2,-28(fp)
  alt_msgdma_standard_descriptor DmaDescriptor;
  alt_u8 i = 0;
81107c68:	e03ffa05 	stb	zero,-24(fp)

  while ((bSuccess == TRUE) & (i < (TransferNumber - 1))){
81107c6c:	00002506 	br	81107d04 <DMA_MULTIPLE_TRANSFER+0xe0>
    if (alt_msgdma_construct_standard_mm_to_mm_descriptor(DmaDevice, &DmaDescriptor, (alt_u32 *)SourceAddressArray[i], (alt_u32 *)DestinationAddressArray[i], TransferSize, (ControlBits | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_EARLY_DONE_ENABLE_MASK)) != 0){
81107c70:	e0bffa03 	ldbu	r2,-24(fp)
81107c74:	1085883a 	add	r2,r2,r2
81107c78:	1085883a 	add	r2,r2,r2
81107c7c:	1007883a 	mov	r3,r2
81107c80:	e0bffc17 	ldw	r2,-16(fp)
81107c84:	10c5883a 	add	r2,r2,r3
81107c88:	10800017 	ldw	r2,0(r2)
81107c8c:	1009883a 	mov	r4,r2
81107c90:	e0bffa03 	ldbu	r2,-24(fp)
81107c94:	1085883a 	add	r2,r2,r2
81107c98:	1085883a 	add	r2,r2,r2
81107c9c:	1007883a 	mov	r3,r2
81107ca0:	e0bffd17 	ldw	r2,-12(fp)
81107ca4:	10c5883a 	add	r2,r2,r3
81107ca8:	10800017 	ldw	r2,0(r2)
81107cac:	1007883a 	mov	r3,r2
81107cb0:	e0800317 	ldw	r2,12(fp)
81107cb4:	10804034 	orhi	r2,r2,256
81107cb8:	d8800115 	stw	r2,4(sp)
81107cbc:	e0800217 	ldw	r2,8(fp)
81107cc0:	d8800015 	stw	r2,0(sp)
81107cc4:	180f883a 	mov	r7,r3
81107cc8:	200d883a 	mov	r6,r4
81107ccc:	800b883a 	mov	r5,r16
81107cd0:	e13ffb17 	ldw	r4,-20(fp)
81107cd4:	111b5400 	call	8111b540 <alt_msgdma_construct_standard_mm_to_mm_descriptor>
81107cd8:	10000226 	beq	r2,zero,81107ce4 <DMA_MULTIPLE_TRANSFER+0xc0>
      bSuccess = FALSE;
81107cdc:	e03ff915 	stw	zero,-28(fp)
81107ce0:	00000506 	br	81107cf8 <DMA_MULTIPLE_TRANSFER+0xd4>
    } else {
      if (alt_msgdma_standard_descriptor_async_transfer(DmaDevice, &DmaDescriptor) != 0) {
81107ce4:	800b883a 	mov	r5,r16
81107ce8:	e13ffb17 	ldw	r4,-20(fp)
81107cec:	111c6740 	call	8111c674 <alt_msgdma_standard_descriptor_async_transfer>
81107cf0:	10000126 	beq	r2,zero,81107cf8 <DMA_MULTIPLE_TRANSFER+0xd4>
        bSuccess = FALSE;
81107cf4:	e03ff915 	stw	zero,-28(fp)
      }
    }
	i++;
81107cf8:	e0bffa03 	ldbu	r2,-24(fp)
81107cfc:	10800044 	addi	r2,r2,1
81107d00:	e0bffa05 	stb	r2,-24(fp)
bool DMA_MULTIPLE_TRANSFER(alt_msgdma_dev *DmaDevice, alt_u32 SourceAddressArray[], alt_u32 DestinationAddressArray[], alt_u8 TransferNumber, alt_u32 TransferSize, alt_u32 ControlBits, bool bWait, alt_32 WaitPeriodUs){
  bool bSuccess = TRUE;
  alt_msgdma_standard_descriptor DmaDescriptor;
  alt_u8 i = 0;

  while ((bSuccess == TRUE) & (i < (TransferNumber - 1))){
81107d04:	e0bff917 	ldw	r2,-28(fp)
81107d08:	10800060 	cmpeqi	r2,r2,1
81107d0c:	1009883a 	mov	r4,r2
81107d10:	e0fffa03 	ldbu	r3,-24(fp)
81107d14:	e0bffe03 	ldbu	r2,-8(fp)
81107d18:	10bfffc4 	addi	r2,r2,-1
81107d1c:	1884803a 	cmplt	r2,r3,r2
81107d20:	2084703a 	and	r2,r4,r2
81107d24:	10803fcc 	andi	r2,r2,255
81107d28:	103fd11e 	bne	r2,zero,81107c70 <__reset+0xfb0e7c70>
        bSuccess = FALSE;
      }
    }
	i++;
  }
  if (bSuccess == TRUE){
81107d2c:	e0bff917 	ldw	r2,-28(fp)
81107d30:	10800058 	cmpnei	r2,r2,1
81107d34:	1000211e 	bne	r2,zero,81107dbc <DMA_MULTIPLE_TRANSFER+0x198>
    if (alt_msgdma_construct_standard_mm_to_mm_descriptor(DmaDevice, &DmaDescriptor, (alt_u32 *)SourceAddressArray[i], (alt_u32 *)DestinationAddressArray[i], TransferSize, ControlBits) != 0){
81107d38:	e0bffa03 	ldbu	r2,-24(fp)
81107d3c:	1085883a 	add	r2,r2,r2
81107d40:	1085883a 	add	r2,r2,r2
81107d44:	1007883a 	mov	r3,r2
81107d48:	e0bffc17 	ldw	r2,-16(fp)
81107d4c:	10c5883a 	add	r2,r2,r3
81107d50:	10800017 	ldw	r2,0(r2)
81107d54:	1009883a 	mov	r4,r2
81107d58:	e0bffa03 	ldbu	r2,-24(fp)
81107d5c:	1085883a 	add	r2,r2,r2
81107d60:	1085883a 	add	r2,r2,r2
81107d64:	1007883a 	mov	r3,r2
81107d68:	e0bffd17 	ldw	r2,-12(fp)
81107d6c:	10c5883a 	add	r2,r2,r3
81107d70:	10800017 	ldw	r2,0(r2)
81107d74:	1007883a 	mov	r3,r2
81107d78:	e0800317 	ldw	r2,12(fp)
81107d7c:	d8800115 	stw	r2,4(sp)
81107d80:	e0800217 	ldw	r2,8(fp)
81107d84:	d8800015 	stw	r2,0(sp)
81107d88:	180f883a 	mov	r7,r3
81107d8c:	200d883a 	mov	r6,r4
81107d90:	800b883a 	mov	r5,r16
81107d94:	e13ffb17 	ldw	r4,-20(fp)
81107d98:	111b5400 	call	8111b540 <alt_msgdma_construct_standard_mm_to_mm_descriptor>
81107d9c:	10000226 	beq	r2,zero,81107da8 <DMA_MULTIPLE_TRANSFER+0x184>
      bSuccess = FALSE;
81107da0:	e03ff915 	stw	zero,-28(fp)
81107da4:	00000506 	br	81107dbc <DMA_MULTIPLE_TRANSFER+0x198>
    } else {
      if (alt_msgdma_standard_descriptor_async_transfer(DmaDevice, &DmaDescriptor) != 0) {
81107da8:	800b883a 	mov	r5,r16
81107dac:	e13ffb17 	ldw	r4,-20(fp)
81107db0:	111c6740 	call	8111c674 <alt_msgdma_standard_descriptor_async_transfer>
81107db4:	10000126 	beq	r2,zero,81107dbc <DMA_MULTIPLE_TRANSFER+0x198>
        bSuccess = FALSE;
81107db8:	e03ff915 	stw	zero,-28(fp)
      }
    }
  }

  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
81107dbc:	e0bff917 	ldw	r2,-28(fp)
81107dc0:	10800060 	cmpeqi	r2,r2,1
81107dc4:	1007883a 	mov	r3,r2
81107dc8:	e0800417 	ldw	r2,16(fp)
81107dcc:	10800060 	cmpeqi	r2,r2,1
81107dd0:	1884703a 	and	r2,r3,r2
81107dd4:	10803fcc 	andi	r2,r2,255
81107dd8:	10000e26 	beq	r2,zero,81107e14 <DMA_MULTIPLE_TRANSFER+0x1f0>
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
81107ddc:	00000806 	br	81107e00 <DMA_MULTIPLE_TRANSFER+0x1dc>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
81107de0:	e0800517 	ldw	r2,20(fp)
81107de4:	1000031e 	bne	r2,zero,81107df4 <DMA_MULTIPLE_TRANSFER+0x1d0>
    	usleep(1000);
81107de8:	0100fa04 	movi	r4,1000
81107dec:	11191fc0 	call	811191fc <usleep>
81107df0:	00000306 	br	81107e00 <DMA_MULTIPLE_TRANSFER+0x1dc>
      } else {
    	usleep(WaitPeriodUs);
81107df4:	e0800517 	ldw	r2,20(fp)
81107df8:	1009883a 	mov	r4,r2
81107dfc:	11191fc0 	call	811191fc <usleep>
      }
    }
  }

  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
81107e00:	e0bffb17 	ldw	r2,-20(fp)
81107e04:	10800317 	ldw	r2,12(r2)
81107e08:	10800037 	ldwio	r2,0(r2)
81107e0c:	1080004c 	andi	r2,r2,1
81107e10:	103ff31e 	bne	r2,zero,81107de0 <__reset+0xfb0e7de0>
    	usleep(WaitPeriodUs);
      }
    }
  }
  
  return bSuccess;
81107e14:	e0bff917 	ldw	r2,-28(fp)
}
81107e18:	e6ffff04 	addi	sp,fp,-4
81107e1c:	dfc00217 	ldw	ra,8(sp)
81107e20:	df000117 	ldw	fp,4(sp)
81107e24:	dc000017 	ldw	r16,0(sp)
81107e28:	dec00304 	addi	sp,sp,12
81107e2c:	f800283a 	ret

81107e30 <DMA_EXTENDED_SINGLE_TRANSFER>:

bool DMA_EXTENDED_SINGLE_TRANSFER(alt_msgdma_dev *DmaDevice, alt_u32 SourceAddressHigh, alt_u32 SourceAddressLow, alt_u32 DestinationAddressHigh, alt_u32 DestinationAddressLow, alt_u32 TransferSizeBytes, alt_u32 ControlBits, bool bWait, alt_32 WaitPeriodUs){
81107e30:	deffef04 	addi	sp,sp,-68
81107e34:	dfc01015 	stw	ra,64(sp)
81107e38:	df000f15 	stw	fp,60(sp)
81107e3c:	dc000e15 	stw	r16,56(sp)
81107e40:	df000f04 	addi	fp,sp,60
81107e44:	e13ffb15 	stw	r4,-20(fp)
81107e48:	e17ffc15 	stw	r5,-16(fp)
81107e4c:	e1bffd15 	stw	r6,-12(fp)
81107e50:	e1fffe15 	stw	r7,-8(fp)
81107e54:	defff004 	addi	sp,sp,-64
81107e58:	d8800904 	addi	r2,sp,36
81107e5c:	108007c4 	addi	r2,r2,31
81107e60:	1004d17a 	srli	r2,r2,5
81107e64:	1020917a 	slli	r16,r2,5
  bool bSuccess = TRUE;
81107e68:	00800044 	movi	r2,1
81107e6c:	e0bffa15 	stw	r2,-24(fp)
  alt_msgdma_extended_descriptor DmaExtendedDescriptor;

  if (msgdma_construct_extended_mm_to_mm_descriptor (DmaDevice,
81107e70:	e17ffd17 	ldw	r5,-12(fp)
81107e74:	e1800217 	ldw	r6,8(fp)
81107e78:	e0bffc17 	ldw	r2,-16(fp)
81107e7c:	e0fffe17 	ldw	r3,-8(fp)
81107e80:	01000044 	movi	r4,1
81107e84:	d9000815 	stw	r4,32(sp)
81107e88:	01000044 	movi	r4,1
81107e8c:	d9000715 	stw	r4,28(sp)
81107e90:	01000044 	movi	r4,1
81107e94:	d9000615 	stw	r4,24(sp)
81107e98:	01000044 	movi	r4,1
81107e9c:	d9000515 	stw	r4,20(sp)
81107ea0:	01000044 	movi	r4,1
81107ea4:	d9000415 	stw	r4,16(sp)
81107ea8:	d8c00315 	stw	r3,12(sp)
81107eac:	d8800215 	stw	r2,8(sp)
81107eb0:	e0800417 	ldw	r2,16(fp)
81107eb4:	d8800115 	stw	r2,4(sp)
81107eb8:	e0800317 	ldw	r2,12(fp)
81107ebc:	d8800015 	stw	r2,0(sp)
81107ec0:	300f883a 	mov	r7,r6
81107ec4:	280d883a 	mov	r6,r5
81107ec8:	800b883a 	mov	r5,r16
81107ecc:	e13ffb17 	ldw	r4,-20(fp)
81107ed0:	11030100 	call	81103010 <msgdma_construct_extended_mm_to_mm_descriptor>
81107ed4:	10000326 	beq	r2,zero,81107ee4 <DMA_EXTENDED_SINGLE_TRANSFER+0xb4>
  		                                                 1,
  		                                                 1,
  		                                                 1,
  		                                                 1,
  		                                                 1) != 0){
	  bSuccess = FALSE;
81107ed8:	e03ffa15 	stw	zero,-24(fp)
	return bSuccess;
81107edc:	e0bffa17 	ldw	r2,-24(fp)
81107ee0:	00001e06 	br	81107f5c <DMA_EXTENDED_SINGLE_TRANSFER+0x12c>
  } else {
	if (msgdma_extended_descriptor_sync_transfer(DmaDevice, &DmaExtendedDescriptor) != 0) {
81107ee4:	800b883a 	mov	r5,r16
81107ee8:	e13ffb17 	ldw	r4,-20(fp)
81107eec:	11031040 	call	81103104 <msgdma_extended_descriptor_sync_transfer>
81107ef0:	10000326 	beq	r2,zero,81107f00 <DMA_EXTENDED_SINGLE_TRANSFER+0xd0>
	  bSuccess = FALSE;
81107ef4:	e03ffa15 	stw	zero,-24(fp)
	  return bSuccess;
81107ef8:	e0bffa17 	ldw	r2,-24(fp)
81107efc:	00001706 	br	81107f5c <DMA_EXTENDED_SINGLE_TRANSFER+0x12c>
	}
  }

  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
81107f00:	e0bffa17 	ldw	r2,-24(fp)
81107f04:	10800060 	cmpeqi	r2,r2,1
81107f08:	1007883a 	mov	r3,r2
81107f0c:	e0800517 	ldw	r2,20(fp)
81107f10:	10800060 	cmpeqi	r2,r2,1
81107f14:	1884703a 	and	r2,r3,r2
81107f18:	10803fcc 	andi	r2,r2,255
81107f1c:	10000e26 	beq	r2,zero,81107f58 <DMA_EXTENDED_SINGLE_TRANSFER+0x128>
	while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
81107f20:	00000806 	br	81107f44 <DMA_EXTENDED_SINGLE_TRANSFER+0x114>
	  if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
81107f24:	e0800617 	ldw	r2,24(fp)
81107f28:	1000031e 	bne	r2,zero,81107f38 <DMA_EXTENDED_SINGLE_TRANSFER+0x108>
		usleep(1000);
81107f2c:	0100fa04 	movi	r4,1000
81107f30:	11191fc0 	call	811191fc <usleep>
81107f34:	00000306 	br	81107f44 <DMA_EXTENDED_SINGLE_TRANSFER+0x114>
	  } else {
		usleep(WaitPeriodUs);
81107f38:	e0800617 	ldw	r2,24(fp)
81107f3c:	1009883a 	mov	r4,r2
81107f40:	11191fc0 	call	811191fc <usleep>
	  return bSuccess;
	}
  }

  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
	while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
81107f44:	e0bffb17 	ldw	r2,-20(fp)
81107f48:	10800317 	ldw	r2,12(r2)
81107f4c:	10800037 	ldwio	r2,0(r2)
81107f50:	1080004c 	andi	r2,r2,1
81107f54:	103ff31e 	bne	r2,zero,81107f24 <__reset+0xfb0e7f24>
		usleep(WaitPeriodUs);
	  }
	}
  }

  return bSuccess;
81107f58:	e0bffa17 	ldw	r2,-24(fp)
}
81107f5c:	e6ffff04 	addi	sp,fp,-4
81107f60:	dfc00217 	ldw	ra,8(sp)
81107f64:	df000117 	ldw	fp,4(sp)
81107f68:	dc000017 	ldw	r16,0(sp)
81107f6c:	dec00304 	addi	sp,sp,12
81107f70:	f800283a 	ret

81107f74 <v_Eth_Hold_Reset>:
 *      Author: rfranca
 */

	#include "eth.h"

	void v_Eth_Hold_Reset(void){
81107f74:	defffe04 	addi	sp,sp,-8
81107f78:	df000115 	stw	fp,4(sp)
81107f7c:	df000104 	addi	fp,sp,4

		alt_u32 *pEthAddr = (alt_u32 *)ETH_RST_BASE;
81107f80:	e03fff15 	stw	zero,-4(fp)
		*pEthAddr = (alt_u32) 0x00000000;
81107f84:	e0bfff17 	ldw	r2,-4(fp)
81107f88:	10000015 	stw	zero,0(r2)

	}
81107f8c:	0001883a 	nop
81107f90:	e037883a 	mov	sp,fp
81107f94:	df000017 	ldw	fp,0(sp)
81107f98:	dec00104 	addi	sp,sp,4
81107f9c:	f800283a 	ret

81107fa0 <v_Eth_Release_Reset>:

	void v_Eth_Release_Reset(void){
81107fa0:	defffe04 	addi	sp,sp,-8
81107fa4:	df000115 	stw	fp,4(sp)
81107fa8:	df000104 	addi	fp,sp,4

		alt_u32 *pEthAddr = (alt_u32 *)ETH_RST_BASE;
81107fac:	e03fff15 	stw	zero,-4(fp)
		*pEthAddr = (alt_u32) 0x00000001;
81107fb0:	e0bfff17 	ldw	r2,-4(fp)
81107fb4:	00c00044 	movi	r3,1
81107fb8:	10c00015 	stw	r3,0(r2)

	}
81107fbc:	0001883a 	nop
81107fc0:	e037883a 	mov	sp,fp
81107fc4:	df000017 	ldw	fp,0(sp)
81107fc8:	dec00104 	addi	sp,sp,4
81107fcc:	f800283a 	ret

81107fd0 <PGEN_WRITE_REG32>:
 */

	#include "pgen.h"
	#include "pgen_registers.h"

	void PGEN_WRITE_REG32(alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue){
81107fd0:	defffc04 	addi	sp,sp,-16
81107fd4:	df000315 	stw	fp,12(sp)
81107fd8:	df000304 	addi	fp,sp,12
81107fdc:	2005883a 	mov	r2,r4
81107fe0:	e17fff15 	stw	r5,-4(fp)
81107fe4:	e0bffe05 	stb	r2,-8(fp)
		alt_u32 *pPgenAddr = PGEN_BASE;
81107fe8:	e03ffd15 	stw	zero,-12(fp)
		*(pPgenAddr + (alt_u32)uc_RegisterAddress) = (alt_u32) ul_RegisterValue;
81107fec:	e0bffe03 	ldbu	r2,-8(fp)
81107ff0:	1085883a 	add	r2,r2,r2
81107ff4:	1085883a 	add	r2,r2,r2
81107ff8:	1007883a 	mov	r3,r2
81107ffc:	e0bffd17 	ldw	r2,-12(fp)
81108000:	10c5883a 	add	r2,r2,r3
81108004:	e0ffff17 	ldw	r3,-4(fp)
81108008:	10c00015 	stw	r3,0(r2)
	}
8110800c:	0001883a 	nop
81108010:	e037883a 	mov	sp,fp
81108014:	df000017 	ldw	fp,0(sp)
81108018:	dec00104 	addi	sp,sp,4
8110801c:	f800283a 	ret

81108020 <PGEN_READ_REG32>:

	alt_u32 PGEN_READ_REG32(alt_u8 uc_RegisterAddress){
81108020:	defffc04 	addi	sp,sp,-16
81108024:	df000315 	stw	fp,12(sp)
81108028:	df000304 	addi	fp,sp,12
8110802c:	2005883a 	mov	r2,r4
81108030:	e0bfff05 	stb	r2,-4(fp)
		alt_u32 RegisterValue = 0;
81108034:	e03ffd15 	stw	zero,-12(fp)
		alt_u32 *pPgenAddr = PGEN_BASE;
81108038:	e03ffe15 	stw	zero,-8(fp)
		RegisterValue = *(pPgenAddr + (alt_u32)uc_RegisterAddress);
8110803c:	e0bfff03 	ldbu	r2,-4(fp)
81108040:	1085883a 	add	r2,r2,r2
81108044:	1085883a 	add	r2,r2,r2
81108048:	1007883a 	mov	r3,r2
8110804c:	e0bffe17 	ldw	r2,-8(fp)
81108050:	10c5883a 	add	r2,r2,r3
81108054:	10800017 	ldw	r2,0(r2)
81108058:	e0bffd15 	stw	r2,-12(fp)
		return RegisterValue;
8110805c:	e0bffd17 	ldw	r2,-12(fp)
	}
81108060:	e037883a 	mov	sp,fp
81108064:	df000017 	ldw	fp,0(sp)
81108068:	dec00104 	addi	sp,sp,4
8110806c:	f800283a 	ret

81108070 <b_Pattern_Generator_Write_Register>:

	bool b_Pattern_Generator_Write_Register(alt_u8 uc_RegisterAddress, alt_u32 ul_RegisterValue){
81108070:	defffb04 	addi	sp,sp,-20
81108074:	dfc00415 	stw	ra,16(sp)
81108078:	df000315 	stw	fp,12(sp)
8110807c:	df000304 	addi	fp,sp,12
81108080:	2005883a 	mov	r2,r4
81108084:	e17fff15 	stw	r5,-4(fp)
81108088:	e0bffe05 	stb	r2,-8(fp)

		bool bSuccess = FALSE;
8110808c:	e03ffd15 	stw	zero,-12(fp)

		if (uc_RegisterAddress <= 0x01) {
81108090:	e0bffe03 	ldbu	r2,-8(fp)
81108094:	108000a8 	cmpgeui	r2,r2,2
81108098:	1000061e 	bne	r2,zero,811080b4 <b_Pattern_Generator_Write_Register+0x44>
			PGEN_WRITE_REG32(uc_RegisterAddress, ul_RegisterValue);
8110809c:	e0bffe03 	ldbu	r2,-8(fp)
811080a0:	e17fff17 	ldw	r5,-4(fp)
811080a4:	1009883a 	mov	r4,r2
811080a8:	1107fd00 	call	81107fd0 <PGEN_WRITE_REG32>
			bSuccess = TRUE;
811080ac:	00800044 	movi	r2,1
811080b0:	e0bffd15 	stw	r2,-12(fp)
		}

		return bSuccess;
811080b4:	e0bffd17 	ldw	r2,-12(fp)
	}
811080b8:	e037883a 	mov	sp,fp
811080bc:	dfc00117 	ldw	ra,4(sp)
811080c0:	df000017 	ldw	fp,0(sp)
811080c4:	dec00204 	addi	sp,sp,8
811080c8:	f800283a 	ret

811080cc <ul_Pattern_Generator_Read_Register>:

	alt_u32 ul_Pattern_Generator_Read_Register(alt_u8 uc_RegisterAddress){
811080cc:	defffc04 	addi	sp,sp,-16
811080d0:	dfc00315 	stw	ra,12(sp)
811080d4:	df000215 	stw	fp,8(sp)
811080d8:	df000204 	addi	fp,sp,8
811080dc:	2005883a 	mov	r2,r4
811080e0:	e0bfff05 	stb	r2,-4(fp)

		alt_u32 ul_RegisterValue = 0;
811080e4:	e03ffe15 	stw	zero,-8(fp)

		if (uc_RegisterAddress <= 0x01) {
811080e8:	e0bfff03 	ldbu	r2,-4(fp)
811080ec:	108000a8 	cmpgeui	r2,r2,2
811080f0:	1000041e 	bne	r2,zero,81108104 <ul_Pattern_Generator_Read_Register+0x38>
			ul_RegisterValue = PGEN_READ_REG32(uc_RegisterAddress);
811080f4:	e0bfff03 	ldbu	r2,-4(fp)
811080f8:	1009883a 	mov	r4,r2
811080fc:	11080200 	call	81108020 <PGEN_READ_REG32>
81108100:	e0bffe15 	stw	r2,-8(fp)
		}

		return ul_RegisterValue;
81108104:	e0bffe17 	ldw	r2,-8(fp)
	}
81108108:	e037883a 	mov	sp,fp
8110810c:	dfc00117 	ldw	ra,4(sp)
81108110:	df000017 	ldw	fp,0(sp)
81108114:	dec00204 	addi	sp,sp,8
81108118:	f800283a 	ret

8110811c <v_Pattern_Generator_Start>:

	void v_Pattern_Generator_Start(void){
8110811c:	defffe04 	addi	sp,sp,-8
81108120:	dfc00115 	stw	ra,4(sp)
81108124:	df000015 	stw	fp,0(sp)
81108128:	d839883a 	mov	fp,sp

		PGEN_WRITE_REG32(PGEN_GENERATOR_CONTROL_STATUS_REGISTER_ADDRESS, (alt_u32)PGEN_START_CONTROL_BIT_MASK);
8110812c:	01400404 	movi	r5,16
81108130:	0009883a 	mov	r4,zero
81108134:	1107fd00 	call	81107fd0 <PGEN_WRITE_REG32>

	}
81108138:	0001883a 	nop
8110813c:	e037883a 	mov	sp,fp
81108140:	dfc00117 	ldw	ra,4(sp)
81108144:	df000017 	ldw	fp,0(sp)
81108148:	dec00204 	addi	sp,sp,8
8110814c:	f800283a 	ret

81108150 <v_Pattern_Generator_Stop>:

	void v_Pattern_Generator_Stop(void){
81108150:	defffe04 	addi	sp,sp,-8
81108154:	dfc00115 	stw	ra,4(sp)
81108158:	df000015 	stw	fp,0(sp)
8110815c:	d839883a 	mov	fp,sp

		PGEN_WRITE_REG32(PGEN_GENERATOR_CONTROL_STATUS_REGISTER_ADDRESS, (alt_u32)PGEN_STOP_CONTROL_BIT_MASK);
81108160:	01400204 	movi	r5,8
81108164:	0009883a 	mov	r4,zero
81108168:	1107fd00 	call	81107fd0 <PGEN_WRITE_REG32>

	}
8110816c:	0001883a 	nop
81108170:	e037883a 	mov	sp,fp
81108174:	dfc00117 	ldw	ra,4(sp)
81108178:	df000017 	ldw	fp,0(sp)
8110817c:	dec00204 	addi	sp,sp,8
81108180:	f800283a 	ret

81108184 <v_Pattern_Generator_Reset>:

	void v_Pattern_Generator_Reset(void){
81108184:	defffe04 	addi	sp,sp,-8
81108188:	dfc00115 	stw	ra,4(sp)
8110818c:	df000015 	stw	fp,0(sp)
81108190:	d839883a 	mov	fp,sp

		PGEN_WRITE_REG32(PGEN_GENERATOR_CONTROL_STATUS_REGISTER_ADDRESS, (alt_u32)PGEN_RESET_CONTROL_BIT_MASK);
81108194:	01400104 	movi	r5,4
81108198:	0009883a 	mov	r4,zero
8110819c:	1107fd00 	call	81107fd0 <PGEN_WRITE_REG32>

	}
811081a0:	0001883a 	nop
811081a4:	e037883a 	mov	sp,fp
811081a8:	dfc00117 	ldw	ra,4(sp)
811081ac:	df000017 	ldw	fp,0(sp)
811081b0:	dec00204 	addi	sp,sp,8
811081b4:	f800283a 	ret

811081b8 <Pattern_Generator_Status>:

	alt_u32 Pattern_Generator_Status(void){
811081b8:	defffc04 	addi	sp,sp,-16
811081bc:	dfc00315 	stw	ra,12(sp)
811081c0:	df000215 	stw	fp,8(sp)
811081c4:	df000204 	addi	fp,sp,8

		const alt_u32 ul_pgen_mask = PGEN_RESETED_STATUS_BIT_MASK | PGEN_STOPPED_STATUS_BIT_MASK;
811081c8:	008000c4 	movi	r2,3
811081cc:	e0bffe15 	stw	r2,-8(fp)
		alt_u32 ul_pgen_status_value = PGEN_READ_REG32(PGEN_GENERATOR_CONTROL_STATUS_REGISTER_ADDRESS) & ul_pgen_mask;
811081d0:	0009883a 	mov	r4,zero
811081d4:	11080200 	call	81108020 <PGEN_READ_REG32>
811081d8:	1007883a 	mov	r3,r2
811081dc:	e0bffe17 	ldw	r2,-8(fp)
811081e0:	1884703a 	and	r2,r3,r2
811081e4:	e0bfff15 	stw	r2,-4(fp)

		return ul_pgen_status_value;
811081e8:	e0bfff17 	ldw	r2,-4(fp)
	}
811081ec:	e037883a 	mov	sp,fp
811081f0:	dfc00117 	ldw	ra,4(sp)
811081f4:	df000017 	ldw	fp,0(sp)
811081f8:	dec00204 	addi	sp,sp,8
811081fc:	f800283a 	ret

81108200 <Pattern_Generator_Configure_Initial_State>:

	bool Pattern_Generator_Configure_Initial_State(alt_u8 uc_Initial_CCD_ID, alt_u8 uc_Initial_CCD_SIDE, alt_u8 uc_Initial_TimeCode){
81108200:	defff904 	addi	sp,sp,-28
81108204:	dfc00615 	stw	ra,24(sp)
81108208:	df000515 	stw	fp,20(sp)
8110820c:	df000504 	addi	fp,sp,20
81108210:	2807883a 	mov	r3,r5
81108214:	3005883a 	mov	r2,r6
81108218:	e13ffd05 	stb	r4,-12(fp)
8110821c:	e0fffe05 	stb	r3,-8(fp)
81108220:	e0bfff05 	stb	r2,-4(fp)

		bool bSuccess = FALSE;
81108224:	e03ffb15 	stw	zero,-20(fp)

		alt_u32 initial_state_config_value;
		if ((uc_Initial_CCD_ID < 4) && (uc_Initial_CCD_SIDE < 2)) {
81108228:	e0bffd03 	ldbu	r2,-12(fp)
8110822c:	10800128 	cmpgeui	r2,r2,4
81108230:	1000101e 	bne	r2,zero,81108274 <Pattern_Generator_Configure_Initial_State+0x74>
81108234:	e0bffe03 	ldbu	r2,-8(fp)
81108238:	108000a8 	cmpgeui	r2,r2,2
8110823c:	10000d1e 	bne	r2,zero,81108274 <Pattern_Generator_Configure_Initial_State+0x74>
			initial_state_config_value = (((alt_u32)uc_Initial_CCD_ID) << 9) | (((alt_u32)uc_Initial_CCD_SIDE) << 8) | ((alt_u32)uc_Initial_TimeCode);
81108240:	e0bffd03 	ldbu	r2,-12(fp)
81108244:	1006927a 	slli	r3,r2,9
81108248:	e0bffe03 	ldbu	r2,-8(fp)
8110824c:	1004923a 	slli	r2,r2,8
81108250:	1886b03a 	or	r3,r3,r2
81108254:	e0bfff03 	ldbu	r2,-4(fp)
81108258:	1884b03a 	or	r2,r3,r2
8110825c:	e0bffc15 	stw	r2,-16(fp)
			PGEN_WRITE_REG32(PGEN_INITIAL_TRANSMISSION_STATE_REGISTER_ADDRESS, initial_state_config_value);
81108260:	e17ffc17 	ldw	r5,-16(fp)
81108264:	01000044 	movi	r4,1
81108268:	1107fd00 	call	81107fd0 <PGEN_WRITE_REG32>
			bSuccess = TRUE;
8110826c:	00800044 	movi	r2,1
81108270:	e0bffb15 	stw	r2,-20(fp)
		}

		return bSuccess;
81108274:	e0bffb17 	ldw	r2,-20(fp)
	}
81108278:	e037883a 	mov	sp,fp
8110827c:	dfc00117 	ldw	ra,4(sp)
81108280:	df000017 	ldw	fp,0(sp)
81108284:	dec00204 	addi	sp,sp,8
81108288:	f800283a 	ret

8110828c <POWER_Read>:
#include "sense.h"

bool POWER_Read(alt_u32 szVol[POWER_PORT_NUM]){
8110828c:	deffef04 	addi	sp,sp,-68
81108290:	dfc01015 	stw	ra,64(sp)
81108294:	df000f15 	stw	fp,60(sp)
81108298:	df000f04 	addi	fp,sp,60
8110829c:	e13fff15 	stw	r4,-4(fp)
    bool bSuccess = TRUE;
811082a0:	00800044 	movi	r2,1
811082a4:	e0bff315 	stw	r2,-52(fp)
    int i,c, nPortIndex=0;
811082a8:	e03ff615 	stw	zero,-40(fp)
    int szPortNum[] = {POWER_DEVICE0_PORT_NUM, POWER_DEVICE1_PORT_NUM};
811082ac:	00800204 	movi	r2,8
811082b0:	e0bffc15 	stw	r2,-16(fp)
811082b4:	00800104 	movi	r2,4
811082b8:	e0bffd15 	stw	r2,-12(fp)
    alt_u32 Value32;
    alt_u8 NextChannel,Channel, HEAD, SIGN, SGL, PARITY;
    const bool bEN=TRUE; // alwasy update next conversion channel
811082bc:	00800044 	movi	r2,1
811082c0:	e0bff715 	stw	r2,-36(fp)
    const bool bSIGN=TRUE; // VolDrop = CH1-CH0
811082c4:	00800044 	movi	r2,1
811082c8:	e0bff815 	stw	r2,-32(fp)
    const bool bSGL=FALSE; // GSGL=FALSE: Diff
811082cc:	e03ff915 	stw	zero,-28(fp)
    for(c=0;c<POWER_DEVICE_NUM && bSuccess;c++){
811082d0:	e03ff515 	stw	zero,-44(fp)
811082d4:	00007106 	br	8110849c <POWER_Read+0x210>
        NextChannel = 0;
811082d8:	e03ffa05 	stb	zero,-24(fp)
        bSuccess = POWER_SPI_RW(c, NextChannel, bEN, bSIGN, bSGL, &szVol[0]); // set conversion channel: 0
811082dc:	e0bff517 	ldw	r2,-44(fp)
811082e0:	10c03fcc 	andi	r3,r2,255
811082e4:	e13ffa03 	ldbu	r4,-24(fp)
811082e8:	e0bfff17 	ldw	r2,-4(fp)
811082ec:	d8800115 	stw	r2,4(sp)
811082f0:	e0bff917 	ldw	r2,-28(fp)
811082f4:	d8800015 	stw	r2,0(sp)
811082f8:	e1fff817 	ldw	r7,-32(fp)
811082fc:	e1bff717 	ldw	r6,-36(fp)
81108300:	200b883a 	mov	r5,r4
81108304:	1809883a 	mov	r4,r3
81108308:	11031400 	call	81103140 <POWER_SPI_RW>
8110830c:	e0bff315 	stw	r2,-52(fp)
        for(i=0;i<szPortNum[c] && bSuccess;i++){
81108310:	e03ff415 	stw	zero,-48(fp)
81108314:	00005306 	br	81108464 <POWER_Read+0x1d8>
            NextChannel = i + 1;
81108318:	e0bff417 	ldw	r2,-48(fp)
8110831c:	10800044 	addi	r2,r2,1
81108320:	e0bffa05 	stb	r2,-24(fp)
            bSuccess = POWER_SPI_RW(c, NextChannel, bEN, bSIGN, bSGL, &Value32);
81108324:	e0bff517 	ldw	r2,-44(fp)
81108328:	10c03fcc 	andi	r3,r2,255
8110832c:	e13ffa03 	ldbu	r4,-24(fp)
81108330:	e0bffe04 	addi	r2,fp,-8
81108334:	d8800115 	stw	r2,4(sp)
81108338:	e0bff917 	ldw	r2,-28(fp)
8110833c:	d8800015 	stw	r2,0(sp)
81108340:	e1fff817 	ldw	r7,-32(fp)
81108344:	e1bff717 	ldw	r6,-36(fp)
81108348:	200b883a 	mov	r5,r4
8110834c:	1809883a 	mov	r4,r3
81108350:	11031400 	call	81103140 <POWER_SPI_RW>
81108354:	e0bff315 	stw	r2,-52(fp)
            if (bSuccess){
81108358:	e0bff317 	ldw	r2,-52(fp)
8110835c:	10003b26 	beq	r2,zero,8110844c <POWER_Read+0x1c0>
                HEAD = (Value32 >> 30) & 0x03;
81108360:	e0bffe17 	ldw	r2,-8(fp)
81108364:	1004d7ba 	srli	r2,r2,30
81108368:	e0bffa45 	stb	r2,-23(fp)
                Channel = (Value32 >> 1) & 0x07;
8110836c:	e0bffe17 	ldw	r2,-8(fp)
81108370:	1004d07a 	srli	r2,r2,1
81108374:	108001cc 	andi	r2,r2,7
81108378:	e0bffa85 	stb	r2,-22(fp)
                SIGN = (Value32 >> 4 ) & 0x01;
8110837c:	e0bffe17 	ldw	r2,-8(fp)
81108380:	1004d13a 	srli	r2,r2,4
81108384:	1080004c 	andi	r2,r2,1
81108388:	e0bffac5 	stb	r2,-21(fp)
                SGL = (Value32 >> 5 ) & 0x01;
8110838c:	e0bffe17 	ldw	r2,-8(fp)
81108390:	1004d17a 	srli	r2,r2,5
81108394:	1080004c 	andi	r2,r2,1
81108398:	e0bffb05 	stb	r2,-20(fp)
                PARITY = Value32 & 0x01;
8110839c:	e0bffe17 	ldw	r2,-8(fp)
811083a0:	1080004c 	andi	r2,r2,1
811083a4:	e0bffb45 	stb	r2,-19(fp)
                if (HEAD != 0){
811083a8:	e0bffa43 	ldbu	r2,-23(fp)
811083ac:	10000626 	beq	r2,zero,811083c8 <POWER_Read+0x13c>
                    printf("[%d]Unexpected HEAD\r\n",i);
811083b0:	e17ff417 	ldw	r5,-48(fp)
811083b4:	012044b4 	movhi	r4,33042
811083b8:	2138d004 	addi	r4,r4,-7360
811083bc:	110bfd80 	call	8110bfd8 <printf>
                    bSuccess = FALSE;
811083c0:	e03ff315 	stw	zero,-52(fp)
811083c4:	00001406 	br	81108418 <POWER_Read+0x18c>
                }else if (Channel != i){
811083c8:	e0fffa83 	ldbu	r3,-22(fp)
811083cc:	e0bff417 	ldw	r2,-48(fp)
811083d0:	18800926 	beq	r3,r2,811083f8 <POWER_Read+0x16c>
                    printf("[%d]Unexpected Channel. Expected:%d, Read:%d\r\n", i, i, Channel);
811083d4:	e0bffa83 	ldbu	r2,-22(fp)
811083d8:	100f883a 	mov	r7,r2
811083dc:	e1bff417 	ldw	r6,-48(fp)
811083e0:	e17ff417 	ldw	r5,-48(fp)
811083e4:	012044b4 	movhi	r4,33042
811083e8:	2138d604 	addi	r4,r4,-7336
811083ec:	110bfd80 	call	8110bfd8 <printf>
                    bSuccess = FALSE;
811083f0:	e03ff315 	stw	zero,-52(fp)
811083f4:	00000806 	br	81108418 <POWER_Read+0x18c>
                }else if (SIGN ^ bSIGN){
811083f8:	e0fffac3 	ldbu	r3,-21(fp)
811083fc:	e0bff817 	ldw	r2,-32(fp)
81108400:	18800526 	beq	r3,r2,81108418 <POWER_Read+0x18c>
                    printf("[%d]Unexpected SIGN\r\n",i);
81108404:	e17ff417 	ldw	r5,-48(fp)
81108408:	012044b4 	movhi	r4,33042
8110840c:	2138e204 	addi	r4,r4,-7288
81108410:	110bfd80 	call	8110bfd8 <printf>
                    bSuccess = FALSE;
81108414:	e03ff315 	stw	zero,-52(fp)
                }else if (SGL ^ SGL){
                    printf("[%d]Unexpected SGL\r\n",i);
                    bSuccess = FALSE;
                }
                if (bSuccess)
81108418:	e0bff317 	ldw	r2,-52(fp)
8110841c:	10000e26 	beq	r2,zero,81108458 <POWER_Read+0x1cc>
                    szVol[nPortIndex++] = Value32; //(Value32 >> 6) & 0xFFFFFF; // 24 bits
81108420:	e0bff617 	ldw	r2,-40(fp)
81108424:	10c00044 	addi	r3,r2,1
81108428:	e0fff615 	stw	r3,-40(fp)
8110842c:	1085883a 	add	r2,r2,r2
81108430:	1085883a 	add	r2,r2,r2
81108434:	1007883a 	mov	r3,r2
81108438:	e0bfff17 	ldw	r2,-4(fp)
8110843c:	10c5883a 	add	r2,r2,r3
81108440:	e0fffe17 	ldw	r3,-8(fp)
81108444:	10c00015 	stw	r3,0(r2)
81108448:	00000306 	br	81108458 <POWER_Read+0x1cc>
            }else{
                printf("SPI Read Error\r\n");
8110844c:	012044b4 	movhi	r4,33042
81108450:	2138e804 	addi	r4,r4,-7264
81108454:	110c0f40 	call	8110c0f4 <puts>
    const bool bSIGN=TRUE; // VolDrop = CH1-CH0
    const bool bSGL=FALSE; // GSGL=FALSE: Diff
    for(c=0;c<POWER_DEVICE_NUM && bSuccess;c++){
        NextChannel = 0;
        bSuccess = POWER_SPI_RW(c, NextChannel, bEN, bSIGN, bSGL, &szVol[0]); // set conversion channel: 0
        for(i=0;i<szPortNum[c] && bSuccess;i++){
81108458:	e0bff417 	ldw	r2,-48(fp)
8110845c:	10800044 	addi	r2,r2,1
81108460:	e0bff415 	stw	r2,-48(fp)
81108464:	e0bff517 	ldw	r2,-44(fp)
81108468:	1085883a 	add	r2,r2,r2
8110846c:	1085883a 	add	r2,r2,r2
81108470:	e0fff304 	addi	r3,fp,-52
81108474:	1885883a 	add	r2,r3,r2
81108478:	10800904 	addi	r2,r2,36
8110847c:	10800017 	ldw	r2,0(r2)
81108480:	e0fff417 	ldw	r3,-48(fp)
81108484:	1880020e 	bge	r3,r2,81108490 <POWER_Read+0x204>
81108488:	e0bff317 	ldw	r2,-52(fp)
8110848c:	103fa21e 	bne	r2,zero,81108318 <__reset+0xfb0e8318>
    alt_u32 Value32;
    alt_u8 NextChannel,Channel, HEAD, SIGN, SGL, PARITY;
    const bool bEN=TRUE; // alwasy update next conversion channel
    const bool bSIGN=TRUE; // VolDrop = CH1-CH0
    const bool bSGL=FALSE; // GSGL=FALSE: Diff
    for(c=0;c<POWER_DEVICE_NUM && bSuccess;c++){
81108490:	e0bff517 	ldw	r2,-44(fp)
81108494:	10800044 	addi	r2,r2,1
81108498:	e0bff515 	stw	r2,-44(fp)
8110849c:	e0bff517 	ldw	r2,-44(fp)
811084a0:	10800088 	cmpgei	r2,r2,2
811084a4:	1000021e 	bne	r2,zero,811084b0 <POWER_Read+0x224>
811084a8:	e0bff317 	ldw	r2,-52(fp)
811084ac:	103f8a1e 	bne	r2,zero,811082d8 <__reset+0xfb0e82d8>
            }else{
                printf("SPI Read Error\r\n");
            }
        } // for i
    } // for c
    return bSuccess;
811084b0:	e0bff317 	ldw	r2,-52(fp)
 }
811084b4:	e037883a 	mov	sp,fp
811084b8:	dfc00117 	ldw	ra,4(sp)
811084bc:	df000017 	ldw	fp,0(sp)
811084c0:	dec00204 	addi	sp,sp,8
811084c4:	f800283a 	ret

811084c8 <TEMP_Read>:

 bool TEMP_Read(alt_8 *pFpgaTemp, alt_8 *pBoardTemp){
811084c8:	defff904 	addi	sp,sp,-28
811084cc:	dfc00615 	stw	ra,24(sp)
811084d0:	df000515 	stw	fp,20(sp)
811084d4:	df000504 	addi	fp,sp,20
811084d8:	e13ffe15 	stw	r4,-8(fp)
811084dc:	e17fff15 	stw	r5,-4(fp)
        bool bSuccess;
        const alt_u8 DeviceAddr = 0x30;
811084e0:	00800c04 	movi	r2,48
811084e4:	e0bffd85 	stb	r2,-10(fp)
        alt_8 FpgaTemp, BoardTemp;
        char Data;

        // read local temp
        bSuccess = I2C_Read(TEMP_SCL_BASE, TEMP_SDA_BASE, DeviceAddr, 0x00, &Data);
811084e8:	e0bffd83 	ldbu	r2,-10(fp)
811084ec:	10c03fcc 	andi	r3,r2,255
811084f0:	18c0201c 	xori	r3,r3,128
811084f4:	18ffe004 	addi	r3,r3,-128
811084f8:	e0bffdc4 	addi	r2,fp,-9
811084fc:	d8800015 	stw	r2,0(sp)
81108500:	000f883a 	mov	r7,zero
81108504:	180d883a 	mov	r6,r3
81108508:	01600034 	movhi	r5,32768
8110850c:	29426004 	addi	r5,r5,2432
81108510:	01200034 	movhi	r4,32768
81108514:	21026404 	addi	r4,r4,2448
81108518:	11021000 	call	81102100 <I2C_Read>
8110851c:	e0bffc15 	stw	r2,-16(fp)
        if (bSuccess)
81108520:	e0bffc17 	ldw	r2,-16(fp)
81108524:	10000226 	beq	r2,zero,81108530 <TEMP_Read+0x68>
            BoardTemp = Data;
81108528:	e0bffdc3 	ldbu	r2,-9(fp)
8110852c:	e0bffd45 	stb	r2,-11(fp)

        // read remote temp
        if (bSuccess){
81108530:	e0bffc17 	ldw	r2,-16(fp)
81108534:	10001226 	beq	r2,zero,81108580 <TEMP_Read+0xb8>
            bSuccess = I2C_Read(TEMP_SCL_BASE, TEMP_SDA_BASE, DeviceAddr, 0x01, &Data);
81108538:	e0bffd83 	ldbu	r2,-10(fp)
8110853c:	10c03fcc 	andi	r3,r2,255
81108540:	18c0201c 	xori	r3,r3,128
81108544:	18ffe004 	addi	r3,r3,-128
81108548:	e0bffdc4 	addi	r2,fp,-9
8110854c:	d8800015 	stw	r2,0(sp)
81108550:	01c00044 	movi	r7,1
81108554:	180d883a 	mov	r6,r3
81108558:	01600034 	movhi	r5,32768
8110855c:	29426004 	addi	r5,r5,2432
81108560:	01200034 	movhi	r4,32768
81108564:	21026404 	addi	r4,r4,2448
81108568:	11021000 	call	81102100 <I2C_Read>
8110856c:	e0bffc15 	stw	r2,-16(fp)
            if (bSuccess)
81108570:	e0bffc17 	ldw	r2,-16(fp)
81108574:	10000226 	beq	r2,zero,81108580 <TEMP_Read+0xb8>
                FpgaTemp = Data;
81108578:	e0bffdc3 	ldbu	r2,-9(fp)
8110857c:	e0bffd05 	stb	r2,-12(fp)
        }
        //
        if (bSuccess){
81108580:	e0bffc17 	ldw	r2,-16(fp)
81108584:	10000626 	beq	r2,zero,811085a0 <TEMP_Read+0xd8>
           *pFpgaTemp = FpgaTemp;
81108588:	e0bffe17 	ldw	r2,-8(fp)
8110858c:	e0fffd03 	ldbu	r3,-12(fp)
81108590:	10c00005 	stb	r3,0(r2)
           *pBoardTemp = BoardTemp;
81108594:	e0bfff17 	ldw	r2,-4(fp)
81108598:	e0fffd43 	ldbu	r3,-11(fp)
8110859c:	10c00005 	stb	r3,0(r2)
        }

        return bSuccess;
811085a0:	e0bffc17 	ldw	r2,-16(fp)
 }
811085a4:	e037883a 	mov	sp,fp
811085a8:	dfc00117 	ldw	ra,4(sp)
811085ac:	df000017 	ldw	fp,0(sp)
811085b0:	dec00204 	addi	sp,sp,8
811085b4:	f800283a 	ret

811085b8 <sense_log_temp>:


 bool sense_log_temp(alt_u8 *FpgaTemp, alt_u8 *BoardTemp){
811085b8:	defffb04 	addi	sp,sp,-20
811085bc:	dfc00415 	stw	ra,16(sp)
811085c0:	df000315 	stw	fp,12(sp)
811085c4:	df000304 	addi	fp,sp,12
811085c8:	e13ffe15 	stw	r4,-8(fp)
811085cc:	e17fff15 	stw	r5,-4(fp)
	bool bSuccess;

	 // show temp
	 bSuccess = TEMP_Read(FpgaTemp, BoardTemp);
811085d0:	e17fff17 	ldw	r5,-4(fp)
811085d4:	e13ffe17 	ldw	r4,-8(fp)
811085d8:	11084c80 	call	811084c8 <TEMP_Read>
811085dc:	e0bffd15 	stw	r2,-12(fp)

	 return(bSuccess);
811085e0:	e0bffd17 	ldw	r2,-12(fp)
 }
811085e4:	e037883a 	mov	sp,fp
811085e8:	dfc00117 	ldw	ra,4(sp)
811085ec:	df000017 	ldw	fp,0(sp)
811085f0:	dec00204 	addi	sp,sp,8
811085f4:	f800283a 	ret

811085f8 <sense_log>:


 void sense_log(void){
811085f8:	deff0504 	addi	sp,sp,-1004
811085fc:	dfc0fa15 	stw	ra,1000(sp)
81108600:	df00f915 	stw	fp,996(sp)
81108604:	dd40f815 	stw	r21,992(sp)
81108608:	dd00f715 	stw	r20,988(sp)
8110860c:	dcc0f615 	stw	r19,984(sp)
81108610:	dc80f515 	stw	r18,980(sp)
81108614:	dc40f415 	stw	r17,976(sp)
81108618:	dc00f315 	stw	r16,972(sp)
8110861c:	df00f904 	addi	fp,sp,996
 	  bool bSuccess;
 	    int i;
 	    const float fRef = 5.0; // 5.0V
81108620:	00902834 	movhi	r2,16544
81108624:	e0bf0e15 	stw	r2,-968(fp)
 	    float fVolDrop, fCurrent, fPower, fVol;
 	    alt_u32 szVol[POWER_PORT_NUM];
 	    alt_u32 SIG, MSB, RESULT;
 	    float szRes[] = {0.003, 0.001, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003};
81108628:	008ed174 	movhi	r2,15173
8110862c:	10a6e984 	addi	r2,r2,-25690
81108630:	e0bf2215 	stw	r2,-888(fp)
81108634:	008ea0f4 	movhi	r2,14979
81108638:	10849bc4 	addi	r2,r2,4719
8110863c:	e0bf2315 	stw	r2,-884(fp)
81108640:	008ed174 	movhi	r2,15173
81108644:	10a6e984 	addi	r2,r2,-25690
81108648:	e0bf2415 	stw	r2,-880(fp)
8110864c:	008ed174 	movhi	r2,15173
81108650:	10a6e984 	addi	r2,r2,-25690
81108654:	e0bf2515 	stw	r2,-876(fp)
81108658:	008ed174 	movhi	r2,15173
8110865c:	10a6e984 	addi	r2,r2,-25690
81108660:	e0bf2615 	stw	r2,-872(fp)
81108664:	008ed174 	movhi	r2,15173
81108668:	10a6e984 	addi	r2,r2,-25690
8110866c:	e0bf2715 	stw	r2,-868(fp)
81108670:	008ed174 	movhi	r2,15173
81108674:	10a6e984 	addi	r2,r2,-25690
81108678:	e0bf2815 	stw	r2,-864(fp)
8110867c:	008ed174 	movhi	r2,15173
81108680:	10a6e984 	addi	r2,r2,-25690
81108684:	e0bf2915 	stw	r2,-860(fp)
81108688:	008ed174 	movhi	r2,15173
8110868c:	10a6e984 	addi	r2,r2,-25690
81108690:	e0bf2a15 	stw	r2,-856(fp)
81108694:	008ed174 	movhi	r2,15173
81108698:	10a6e984 	addi	r2,r2,-25690
8110869c:	e0bf2b15 	stw	r2,-852(fp)
811086a0:	008ed174 	movhi	r2,15173
811086a4:	10a6e984 	addi	r2,r2,-25690
811086a8:	e0bf2c15 	stw	r2,-848(fp)
811086ac:	008ed174 	movhi	r2,15173
811086b0:	10a6e984 	addi	r2,r2,-25690
811086b4:	e0bf2d15 	stw	r2,-844(fp)
 	    float szRefVol[] = {0.9, 0.9, 3.0, 0.9, 1.8, 2.5, 1.8, 2.5, 1.1, 1.4, 3.3, 2.5};
811086b8:	008fd9b4 	movhi	r2,16230
811086bc:	10999984 	addi	r2,r2,26214
811086c0:	e0bf2e15 	stw	r2,-840(fp)
811086c4:	008fd9b4 	movhi	r2,16230
811086c8:	10999984 	addi	r2,r2,26214
811086cc:	e0bf2f15 	stw	r2,-836(fp)
811086d0:	00901034 	movhi	r2,16448
811086d4:	e0bf3015 	stw	r2,-832(fp)
811086d8:	008fd9b4 	movhi	r2,16230
811086dc:	10999984 	addi	r2,r2,26214
811086e0:	e0bf3115 	stw	r2,-828(fp)
811086e4:	008ff9b4 	movhi	r2,16358
811086e8:	10999984 	addi	r2,r2,26214
811086ec:	e0bf3215 	stw	r2,-824(fp)
811086f0:	00900834 	movhi	r2,16416
811086f4:	e0bf3315 	stw	r2,-820(fp)
811086f8:	008ff9b4 	movhi	r2,16358
811086fc:	10999984 	addi	r2,r2,26214
81108700:	e0bf3415 	stw	r2,-816(fp)
81108704:	00900834 	movhi	r2,16416
81108708:	e0bf3515 	stw	r2,-812(fp)
8110870c:	008fe374 	movhi	r2,16269
81108710:	10b33344 	addi	r2,r2,-13107
81108714:	e0bf3615 	stw	r2,-808(fp)
81108718:	008fecf4 	movhi	r2,16307
8110871c:	108cccc4 	addi	r2,r2,13107
81108720:	e0bf3715 	stw	r2,-804(fp)
81108724:	009014f4 	movhi	r2,16467
81108728:	108cccc4 	addi	r2,r2,13107
8110872c:	e0bf3815 	stw	r2,-800(fp)
81108730:	00900834 	movhi	r2,16416
81108734:	e0bf3915 	stw	r2,-796(fp)
 	    char szName[][64] = {
81108738:	00a044b4 	movhi	r2,33042
8110873c:	10b920c4 	addi	r2,r2,-7037
81108740:	e0ff3a04 	addi	r3,fp,-792
81108744:	1009883a 	mov	r4,r2
81108748:	0080c004 	movi	r2,768
8110874c:	100d883a 	mov	r6,r2
81108750:	200b883a 	mov	r5,r4
81108754:	1809883a 	mov	r4,r3
81108758:	110be600 	call	8110be60 <memcpy>
 	        "VCC3P3_HSMC",
 	        "HSMB_VCCIO",
 	    };

 	        // show power
 	        bSuccess = POWER_Read(szVol);
8110875c:	e0bf1604 	addi	r2,fp,-936
81108760:	1009883a 	mov	r4,r2
81108764:	110828c0 	call	8110828c <POWER_Read>
81108768:	e0bf0f15 	stw	r2,-964(fp)
 	        if (bSuccess){
8110876c:	e0bf0f17 	ldw	r2,-964(fp)
81108770:	10013b26 	beq	r2,zero,81108c60 <sense_log+0x668>
 	            for(i=0;i<POWER_PORT_NUM && bSuccess;i++){
81108774:	e03f0c15 	stw	zero,-976(fp)
81108778:	00013006 	br	81108c3c <sense_log+0x644>
 	                SIG = (szVol[i] >> 29) & 0x01;
8110877c:	e0bf0c17 	ldw	r2,-976(fp)
81108780:	1085883a 	add	r2,r2,r2
81108784:	1085883a 	add	r2,r2,r2
81108788:	e0ff0c04 	addi	r3,fp,-976
8110878c:	1885883a 	add	r2,r3,r2
81108790:	10800a04 	addi	r2,r2,40
81108794:	10800017 	ldw	r2,0(r2)
81108798:	1004d77a 	srli	r2,r2,29
8110879c:	1080004c 	andi	r2,r2,1
811087a0:	e0bf1015 	stw	r2,-960(fp)
 	                MSB = (szVol[i] >> 28) & 0x01;
811087a4:	e0bf0c17 	ldw	r2,-976(fp)
811087a8:	1085883a 	add	r2,r2,r2
811087ac:	1085883a 	add	r2,r2,r2
811087b0:	e0ff0c04 	addi	r3,fp,-976
811087b4:	1885883a 	add	r2,r3,r2
811087b8:	10800a04 	addi	r2,r2,40
811087bc:	10800017 	ldw	r2,0(r2)
811087c0:	1004d73a 	srli	r2,r2,28
811087c4:	1080004c 	andi	r2,r2,1
811087c8:	e0bf1115 	stw	r2,-956(fp)
 	                RESULT = (szVol[i] >> 6) & 0x3FFFFF; // 22 bits
811087cc:	e0bf0c17 	ldw	r2,-976(fp)
811087d0:	1085883a 	add	r2,r2,r2
811087d4:	1085883a 	add	r2,r2,r2
811087d8:	e0ff0c04 	addi	r3,fp,-976
811087dc:	1885883a 	add	r2,r3,r2
811087e0:	10800a04 	addi	r2,r2,40
811087e4:	10800017 	ldw	r2,0(r2)
811087e8:	1006d1ba 	srli	r3,r2,6
811087ec:	00801034 	movhi	r2,64
811087f0:	10bfffc4 	addi	r2,r2,-1
811087f4:	1884703a 	and	r2,r3,r2
811087f8:	e0bf1215 	stw	r2,-952(fp)
 	                if (MSB == 0)
811087fc:	e0bf1117 	ldw	r2,-956(fp)
81108800:	1000091e 	bne	r2,zero,81108828 <sense_log+0x230>
 	                    fVolDrop = (float)(RESULT)/(float)0x400000;
81108804:	e13f1217 	ldw	r4,-952(fp)
81108808:	110b2440 	call	8110b244 <__floatunsisf>
8110880c:	1007883a 	mov	r3,r2
81108810:	0152a034 	movhi	r5,19072
81108814:	1809883a 	mov	r4,r3
81108818:	110a8e40 	call	8110a8e4 <__divsf3>
8110881c:	1007883a 	mov	r3,r2
81108820:	e0ff0d15 	stw	r3,-972(fp)
81108824:	00000106 	br	8110882c <sense_log+0x234>
 	                else
 	                    fVolDrop = 0.0; //always be positive in schematic // -(float)(0x400000-RESULT)/(float)0x400000;
81108828:	e03f0d15 	stw	zero,-972(fp)
 	                if (SIG && MSB){
8110882c:	e0bf1017 	ldw	r2,-960(fp)
81108830:	10001f26 	beq	r2,zero,811088b0 <sense_log+0x2b8>
81108834:	e0bf1117 	ldw	r2,-956(fp)
81108838:	10001d26 	beq	r2,zero,811088b0 <sense_log+0x2b8>
 	                    fVol = fRef*0.5;
8110883c:	014fc034 	movhi	r5,16128
81108840:	e13f0e17 	ldw	r4,-968(fp)
81108844:	110ad240 	call	8110ad24 <__mulsf3>
81108848:	1007883a 	mov	r3,r2
8110884c:	e0ff1315 	stw	r3,-948(fp)
 	                    printf("[%s:%06XH,Over]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
81108850:	e0ff3a04 	addi	r3,fp,-792
81108854:	e0bf0c17 	ldw	r2,-976(fp)
81108858:	100491ba 	slli	r2,r2,6
8110885c:	18a1883a 	add	r16,r3,r2
81108860:	e0bf0c17 	ldw	r2,-976(fp)
81108864:	1085883a 	add	r2,r2,r2
81108868:	1085883a 	add	r2,r2,r2
8110886c:	e0ff0c04 	addi	r3,fp,-976
81108870:	1885883a 	add	r2,r3,r2
81108874:	10800a04 	addi	r2,r2,40
81108878:	10800017 	ldw	r2,0(r2)
8110887c:	1023883a 	mov	r17,r2
81108880:	e13f1317 	ldw	r4,-948(fp)
81108884:	110ba4c0 	call	8110ba4c <__extendsfdf2>
81108888:	1009883a 	mov	r4,r2
8110888c:	180b883a 	mov	r5,r3
81108890:	d9400015 	stw	r5,0(sp)
81108894:	200f883a 	mov	r7,r4
81108898:	880d883a 	mov	r6,r17
8110889c:	800b883a 	mov	r5,r16
811088a0:	012044b4 	movhi	r4,33042
811088a4:	2138ec04 	addi	r4,r4,-7248
811088a8:	110bfd80 	call	8110bfd8 <printf>
811088ac:	0000e006 	br	81108c30 <sense_log+0x638>
 	                }else if (SIG && !MSB){
811088b0:	e0bf1017 	ldw	r2,-960(fp)
811088b4:	10005d26 	beq	r2,zero,81108a2c <sense_log+0x434>
811088b8:	e0bf1117 	ldw	r2,-956(fp)
811088bc:	10005b1e 	bne	r2,zero,81108a2c <sense_log+0x434>
 	                    fVol = fRef*0.5*fVolDrop;
811088c0:	e13f0e17 	ldw	r4,-968(fp)
811088c4:	110ba4c0 	call	8110ba4c <__extendsfdf2>
811088c8:	1011883a 	mov	r8,r2
811088cc:	1813883a 	mov	r9,r3
811088d0:	000d883a 	mov	r6,zero
811088d4:	01cff834 	movhi	r7,16352
811088d8:	4009883a 	mov	r4,r8
811088dc:	480b883a 	mov	r5,r9
811088e0:	110b3340 	call	8110b334 <__muldf3>
811088e4:	1009883a 	mov	r4,r2
811088e8:	180b883a 	mov	r5,r3
811088ec:	2021883a 	mov	r16,r4
811088f0:	2823883a 	mov	r17,r5
811088f4:	e13f0d17 	ldw	r4,-972(fp)
811088f8:	110ba4c0 	call	8110ba4c <__extendsfdf2>
811088fc:	1009883a 	mov	r4,r2
81108900:	180b883a 	mov	r5,r3
81108904:	200d883a 	mov	r6,r4
81108908:	280f883a 	mov	r7,r5
8110890c:	8009883a 	mov	r4,r16
81108910:	880b883a 	mov	r5,r17
81108914:	110b3340 	call	8110b334 <__muldf3>
81108918:	1009883a 	mov	r4,r2
8110891c:	180b883a 	mov	r5,r3
81108920:	2005883a 	mov	r2,r4
81108924:	2807883a 	mov	r3,r5
81108928:	1009883a 	mov	r4,r2
8110892c:	180b883a 	mov	r5,r3
81108930:	110bb5c0 	call	8110bb5c <__truncdfsf2>
81108934:	1007883a 	mov	r3,r2
81108938:	e0ff1315 	stw	r3,-948(fp)
 	                    fCurrent = fVolDrop / szRes[i];
8110893c:	e0bf0c17 	ldw	r2,-976(fp)
81108940:	1085883a 	add	r2,r2,r2
81108944:	1085883a 	add	r2,r2,r2
81108948:	e0ff0c04 	addi	r3,fp,-976
8110894c:	1885883a 	add	r2,r3,r2
81108950:	10801604 	addi	r2,r2,88
81108954:	10c00017 	ldw	r3,0(r2)
81108958:	180b883a 	mov	r5,r3
8110895c:	e13f0d17 	ldw	r4,-972(fp)
81108960:	110a8e40 	call	8110a8e4 <__divsf3>
81108964:	1007883a 	mov	r3,r2
81108968:	e0ff1415 	stw	r3,-944(fp)
 	                    fPower = szRefVol[i] * fCurrent;
8110896c:	e0bf0c17 	ldw	r2,-976(fp)
81108970:	1085883a 	add	r2,r2,r2
81108974:	1085883a 	add	r2,r2,r2
81108978:	e0ff0c04 	addi	r3,fp,-976
8110897c:	1885883a 	add	r2,r3,r2
81108980:	10802204 	addi	r2,r2,136
81108984:	10c00017 	ldw	r3,0(r2)
81108988:	e17f1417 	ldw	r5,-944(fp)
8110898c:	1809883a 	mov	r4,r3
81108990:	110ad240 	call	8110ad24 <__mulsf3>
81108994:	1007883a 	mov	r3,r2
81108998:	e0ff1515 	stw	r3,-940(fp)
 	                    printf("[%s:%06XH,Pos]\r\n  VolDrop:%f(V), Current:%f(A), Power:%f(W)\r\n", szName[i], (int)szVol[i], fVolDrop, fCurrent, fPower);
8110899c:	e0ff3a04 	addi	r3,fp,-792
811089a0:	e0bf0c17 	ldw	r2,-976(fp)
811089a4:	100491ba 	slli	r2,r2,6
811089a8:	18a9883a 	add	r20,r3,r2
811089ac:	e0bf0c17 	ldw	r2,-976(fp)
811089b0:	1085883a 	add	r2,r2,r2
811089b4:	1085883a 	add	r2,r2,r2
811089b8:	e0ff0c04 	addi	r3,fp,-976
811089bc:	1885883a 	add	r2,r3,r2
811089c0:	10800a04 	addi	r2,r2,40
811089c4:	10800017 	ldw	r2,0(r2)
811089c8:	102b883a 	mov	r21,r2
811089cc:	e13f0d17 	ldw	r4,-972(fp)
811089d0:	110ba4c0 	call	8110ba4c <__extendsfdf2>
811089d4:	1025883a 	mov	r18,r2
811089d8:	1827883a 	mov	r19,r3
811089dc:	e13f1417 	ldw	r4,-944(fp)
811089e0:	110ba4c0 	call	8110ba4c <__extendsfdf2>
811089e4:	1021883a 	mov	r16,r2
811089e8:	1823883a 	mov	r17,r3
811089ec:	e13f1517 	ldw	r4,-940(fp)
811089f0:	110ba4c0 	call	8110ba4c <__extendsfdf2>
811089f4:	1009883a 	mov	r4,r2
811089f8:	180b883a 	mov	r5,r3
811089fc:	d9000315 	stw	r4,12(sp)
81108a00:	d9400415 	stw	r5,16(sp)
81108a04:	dc000115 	stw	r16,4(sp)
81108a08:	dc400215 	stw	r17,8(sp)
81108a0c:	dcc00015 	stw	r19,0(sp)
81108a10:	900f883a 	mov	r7,r18
81108a14:	a80d883a 	mov	r6,r21
81108a18:	a00b883a 	mov	r5,r20
81108a1c:	012044b4 	movhi	r4,33042
81108a20:	2138f504 	addi	r4,r4,-7212
81108a24:	110bfd80 	call	8110bfd8 <printf>
81108a28:	00008106 	br	81108c30 <sense_log+0x638>
 	                }else if (!SIG && MSB){
81108a2c:	e0bf1017 	ldw	r2,-960(fp)
81108a30:	10005d1e 	bne	r2,zero,81108ba8 <sense_log+0x5b0>
81108a34:	e0bf1117 	ldw	r2,-956(fp)
81108a38:	10005b26 	beq	r2,zero,81108ba8 <sense_log+0x5b0>
 	                    fVol = fRef*0.5*fVolDrop;
81108a3c:	e13f0e17 	ldw	r4,-968(fp)
81108a40:	110ba4c0 	call	8110ba4c <__extendsfdf2>
81108a44:	1011883a 	mov	r8,r2
81108a48:	1813883a 	mov	r9,r3
81108a4c:	000d883a 	mov	r6,zero
81108a50:	01cff834 	movhi	r7,16352
81108a54:	4009883a 	mov	r4,r8
81108a58:	480b883a 	mov	r5,r9
81108a5c:	110b3340 	call	8110b334 <__muldf3>
81108a60:	1009883a 	mov	r4,r2
81108a64:	180b883a 	mov	r5,r3
81108a68:	2021883a 	mov	r16,r4
81108a6c:	2823883a 	mov	r17,r5
81108a70:	e13f0d17 	ldw	r4,-972(fp)
81108a74:	110ba4c0 	call	8110ba4c <__extendsfdf2>
81108a78:	1009883a 	mov	r4,r2
81108a7c:	180b883a 	mov	r5,r3
81108a80:	200d883a 	mov	r6,r4
81108a84:	280f883a 	mov	r7,r5
81108a88:	8009883a 	mov	r4,r16
81108a8c:	880b883a 	mov	r5,r17
81108a90:	110b3340 	call	8110b334 <__muldf3>
81108a94:	1009883a 	mov	r4,r2
81108a98:	180b883a 	mov	r5,r3
81108a9c:	2005883a 	mov	r2,r4
81108aa0:	2807883a 	mov	r3,r5
81108aa4:	1009883a 	mov	r4,r2
81108aa8:	180b883a 	mov	r5,r3
81108aac:	110bb5c0 	call	8110bb5c <__truncdfsf2>
81108ab0:	1007883a 	mov	r3,r2
81108ab4:	e0ff1315 	stw	r3,-948(fp)
 	                    fCurrent = fVolDrop / szRes[i];
81108ab8:	e0bf0c17 	ldw	r2,-976(fp)
81108abc:	1085883a 	add	r2,r2,r2
81108ac0:	1085883a 	add	r2,r2,r2
81108ac4:	e0ff0c04 	addi	r3,fp,-976
81108ac8:	1885883a 	add	r2,r3,r2
81108acc:	10801604 	addi	r2,r2,88
81108ad0:	10c00017 	ldw	r3,0(r2)
81108ad4:	180b883a 	mov	r5,r3
81108ad8:	e13f0d17 	ldw	r4,-972(fp)
81108adc:	110a8e40 	call	8110a8e4 <__divsf3>
81108ae0:	1007883a 	mov	r3,r2
81108ae4:	e0ff1415 	stw	r3,-944(fp)
 	                    fPower = szRefVol[i] * fCurrent;
81108ae8:	e0bf0c17 	ldw	r2,-976(fp)
81108aec:	1085883a 	add	r2,r2,r2
81108af0:	1085883a 	add	r2,r2,r2
81108af4:	e0ff0c04 	addi	r3,fp,-976
81108af8:	1885883a 	add	r2,r3,r2
81108afc:	10802204 	addi	r2,r2,136
81108b00:	10c00017 	ldw	r3,0(r2)
81108b04:	e17f1417 	ldw	r5,-944(fp)
81108b08:	1809883a 	mov	r4,r3
81108b0c:	110ad240 	call	8110ad24 <__mulsf3>
81108b10:	1007883a 	mov	r3,r2
81108b14:	e0ff1515 	stw	r3,-940(fp)
 	                    printf("[%s:%06XH,Neg]\r\n  VolDrop:%f(V), Current:%f(A), Power:%f(W)\r\n", szName[i], (int)szVol[i], fVolDrop, fCurrent, fPower);
81108b18:	e0ff3a04 	addi	r3,fp,-792
81108b1c:	e0bf0c17 	ldw	r2,-976(fp)
81108b20:	100491ba 	slli	r2,r2,6
81108b24:	18a9883a 	add	r20,r3,r2
81108b28:	e0bf0c17 	ldw	r2,-976(fp)
81108b2c:	1085883a 	add	r2,r2,r2
81108b30:	1085883a 	add	r2,r2,r2
81108b34:	e0ff0c04 	addi	r3,fp,-976
81108b38:	1885883a 	add	r2,r3,r2
81108b3c:	10800a04 	addi	r2,r2,40
81108b40:	10800017 	ldw	r2,0(r2)
81108b44:	102b883a 	mov	r21,r2
81108b48:	e13f0d17 	ldw	r4,-972(fp)
81108b4c:	110ba4c0 	call	8110ba4c <__extendsfdf2>
81108b50:	1025883a 	mov	r18,r2
81108b54:	1827883a 	mov	r19,r3
81108b58:	e13f1417 	ldw	r4,-944(fp)
81108b5c:	110ba4c0 	call	8110ba4c <__extendsfdf2>
81108b60:	1021883a 	mov	r16,r2
81108b64:	1823883a 	mov	r17,r3
81108b68:	e13f1517 	ldw	r4,-940(fp)
81108b6c:	110ba4c0 	call	8110ba4c <__extendsfdf2>
81108b70:	1009883a 	mov	r4,r2
81108b74:	180b883a 	mov	r5,r3
81108b78:	d9000315 	stw	r4,12(sp)
81108b7c:	d9400415 	stw	r5,16(sp)
81108b80:	dc000115 	stw	r16,4(sp)
81108b84:	dc400215 	stw	r17,8(sp)
81108b88:	dcc00015 	stw	r19,0(sp)
81108b8c:	900f883a 	mov	r7,r18
81108b90:	a80d883a 	mov	r6,r21
81108b94:	a00b883a 	mov	r5,r20
81108b98:	012044b4 	movhi	r4,33042
81108b9c:	21390504 	addi	r4,r4,-7148
81108ba0:	110bfd80 	call	8110bfd8 <printf>
81108ba4:	00002206 	br	81108c30 <sense_log+0x638>
 	                }else if (!SIG && !MSB){
81108ba8:	e0bf1017 	ldw	r2,-960(fp)
81108bac:	1000201e 	bne	r2,zero,81108c30 <sense_log+0x638>
81108bb0:	e0bf1117 	ldw	r2,-956(fp)
81108bb4:	10001e1e 	bne	r2,zero,81108c30 <sense_log+0x638>
 	                    fVol = -fRef*0.5;
81108bb8:	e0bf0e17 	ldw	r2,-968(fp)
81108bbc:	10a0003c 	xorhi	r2,r2,32768
81108bc0:	014fc034 	movhi	r5,16128
81108bc4:	1009883a 	mov	r4,r2
81108bc8:	110ad240 	call	8110ad24 <__mulsf3>
81108bcc:	1007883a 	mov	r3,r2
81108bd0:	e0ff1315 	stw	r3,-948(fp)
 	                    printf("[%s:%06XH,Under]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
81108bd4:	e0ff3a04 	addi	r3,fp,-792
81108bd8:	e0bf0c17 	ldw	r2,-976(fp)
81108bdc:	100491ba 	slli	r2,r2,6
81108be0:	18a1883a 	add	r16,r3,r2
81108be4:	e0bf0c17 	ldw	r2,-976(fp)
81108be8:	1085883a 	add	r2,r2,r2
81108bec:	1085883a 	add	r2,r2,r2
81108bf0:	e0ff0c04 	addi	r3,fp,-976
81108bf4:	1885883a 	add	r2,r3,r2
81108bf8:	10800a04 	addi	r2,r2,40
81108bfc:	10800017 	ldw	r2,0(r2)
81108c00:	1023883a 	mov	r17,r2
81108c04:	e13f1317 	ldw	r4,-948(fp)
81108c08:	110ba4c0 	call	8110ba4c <__extendsfdf2>
81108c0c:	1009883a 	mov	r4,r2
81108c10:	180b883a 	mov	r5,r3
81108c14:	d9400015 	stw	r5,0(sp)
81108c18:	200f883a 	mov	r7,r4
81108c1c:	880d883a 	mov	r6,r17
81108c20:	800b883a 	mov	r5,r16
81108c24:	012044b4 	movhi	r4,33042
81108c28:	21391504 	addi	r4,r4,-7084
81108c2c:	110bfd80 	call	8110bfd8 <printf>
 	    };

 	        // show power
 	        bSuccess = POWER_Read(szVol);
 	        if (bSuccess){
 	            for(i=0;i<POWER_PORT_NUM && bSuccess;i++){
81108c30:	e0bf0c17 	ldw	r2,-976(fp)
81108c34:	10800044 	addi	r2,r2,1
81108c38:	e0bf0c15 	stw	r2,-976(fp)
81108c3c:	e0bf0c17 	ldw	r2,-976(fp)
81108c40:	10800308 	cmpgei	r2,r2,12
81108c44:	1000021e 	bne	r2,zero,81108c50 <sense_log+0x658>
81108c48:	e0bf0f17 	ldw	r2,-964(fp)
81108c4c:	103ecb1e 	bne	r2,zero,8110877c <__reset+0xfb0e877c>
 	                }else if (!SIG && !MSB){
 	                    fVol = -fRef*0.5;
 	                    printf("[%s:%06XH,Under]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
 	                }
 	            }
 	            printf("\r\n");
81108c50:	012044b4 	movhi	r4,33042
81108c54:	21391e04 	addi	r4,r4,-7048
81108c58:	110c0f40 	call	8110c0f4 <puts>
 	        }else{
 	            printf("Error\r\n");
 	        }
 }
81108c5c:	00000306 	br	81108c6c <sense_log+0x674>
 	                    printf("[%s:%06XH,Under]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
 	                }
 	            }
 	            printf("\r\n");
 	        }else{
 	            printf("Error\r\n");
81108c60:	012044b4 	movhi	r4,33042
81108c64:	21391f04 	addi	r4,r4,-7044
81108c68:	110c0f40 	call	8110c0f4 <puts>
 	        }
 }
81108c6c:	0001883a 	nop
81108c70:	e6fffa04 	addi	sp,fp,-24
81108c74:	dfc00717 	ldw	ra,28(sp)
81108c78:	df000617 	ldw	fp,24(sp)
81108c7c:	dd400517 	ldw	r21,20(sp)
81108c80:	dd000417 	ldw	r20,16(sp)
81108c84:	dcc00317 	ldw	r19,12(sp)
81108c88:	dc800217 	ldw	r18,8(sp)
81108c8c:	dc400117 	ldw	r17,4(sp)
81108c90:	dc000017 	ldw	r16,0(sp)
81108c94:	dec00804 	addi	sp,sp,32
81108c98:	f800283a 	ret

81108c9c <main>:

void TestLeds(void);
bool TestDMA_M1_M2(void);
bool TestDMA_M2_M1(void);

int main(void) {
81108c9c:	defff704 	addi	sp,sp,-36
81108ca0:	dfc00815 	stw	ra,32(sp)
81108ca4:	df000715 	stw	fp,28(sp)
81108ca8:	df000704 	addi	fp,sp,28

	rstc_release_device_reset(RSTC_DEVICE_ALL_MASK);
81108cac:	0101ffc4 	movi	r4,2047
81108cb0:	11036840 	call	81103684 <rstc_release_device_reset>

	alt_8 tempFPGA = 0;
81108cb4:	e03fff05 	stb	zero,-4(fp)
	alt_8 tempBoard = 0;
81108cb8:	e03fff45 	stb	zero,-3(fp)

	printf(" \n Nucleo de Sistemas Eletronicos Embarcados - MebX\n\n");
81108cbc:	012044b4 	movhi	r4,33042
81108cc0:	2139e104 	addi	r4,r4,-6268
81108cc4:	110c0f40 	call	8110c0f4 <puts>

	//Configura Display de 7 segmentos
	SSDP_CONFIG(SSDP_NORMAL_MODE);
81108cc8:	0009883a 	mov	r4,zero
81108ccc:	1103b5c0 	call	81103b5c <SSDP_CONFIG>

	comm_init_channel(&spw_a, spacewire_channel_a);
81108cd0:	01400044 	movi	r5,1
81108cd4:	012044b4 	movhi	r4,33042
81108cd8:	2104b704 	addi	r4,r4,4828
81108cdc:	11013d40 	call	811013d4 <comm_init_channel>
	comm_init_channel(&spw_b, spacewire_channel_b);
81108ce0:	01400084 	movi	r5,2
81108ce4:	012044b4 	movhi	r4,33042
81108ce8:	21044e04 	addi	r4,r4,4408
81108cec:	11013d40 	call	811013d4 <comm_init_channel>
	comm_init_channel(&spw_c, spacewire_channel_c);
81108cf0:	014000c4 	movi	r5,3
81108cf4:	012044b4 	movhi	r4,33042
81108cf8:	2104cc04 	addi	r4,r4,4912
81108cfc:	11013d40 	call	811013d4 <comm_init_channel>
	comm_init_channel(&spw_d, spacewire_channel_d);
81108d00:	01400104 	movi	r5,4
81108d04:	012044b4 	movhi	r4,33042
81108d08:	21047804 	addi	r4,r4,4576
81108d0c:	11013d40 	call	811013d4 <comm_init_channel>
	comm_init_channel(&spw_e, spacewire_channel_e);
81108d10:	01400144 	movi	r5,5
81108d14:	012044b4 	movhi	r4,33042
81108d18:	21043904 	addi	r4,r4,4324
81108d1c:	11013d40 	call	811013d4 <comm_init_channel>
	comm_init_channel(&spw_f, spacewire_channel_f);
81108d20:	01400184 	movi	r5,6
81108d24:	012044b4 	movhi	r4,33042
81108d28:	21048d04 	addi	r4,r4,4660
81108d2c:	11013d40 	call	811013d4 <comm_init_channel>
	comm_init_channel(&spw_g, spacewire_channel_g);
81108d30:	014001c4 	movi	r5,7
81108d34:	012044b4 	movhi	r4,33042
81108d38:	21046304 	addi	r4,r4,4492
81108d3c:	11013d40 	call	811013d4 <comm_init_channel>
	comm_init_channel(&spw_h, spacewire_channel_h);
81108d40:	01400204 	movi	r5,8
81108d44:	012044b4 	movhi	r4,33042
81108d48:	2104a204 	addi	r4,r4,4744
81108d4c:	11013d40 	call	811013d4 <comm_init_channel>

	comm_init_interrupt(spacewire_channel_a);
81108d50:	01000044 	movi	r4,1
81108d54:	11008a80 	call	811008a8 <comm_init_interrupt>
	int_cnt = 0;
81108d58:	d0201b05 	stb	zero,-32660(gp)
	printf("int_cnt: %u \n", int_cnt);
81108d5c:	d0a01b03 	ldbu	r2,-32660(gp)
81108d60:	10803fcc 	andi	r2,r2,255
81108d64:	100b883a 	mov	r5,r2
81108d68:	012044b4 	movhi	r4,33042
81108d6c:	2139ef04 	addi	r4,r4,-6212
81108d70:	110bfd80 	call	8110bfd8 <printf>

	spw_a.int_control.right_buffer_empty_en = FALSE;
81108d74:	00a044b4 	movhi	r2,33042
81108d78:	1084b704 	addi	r2,r2,4828
81108d7c:	10001115 	stw	zero,68(r2)
	comm_config_int_control(&spw_a);
81108d80:	012044b4 	movhi	r4,33042
81108d84:	2104b704 	addi	r4,r4,4828
81108d88:	1100a200 	call	81100a20 <comm_config_int_control>

	spw_a.link_config.autostart = FALSE;
81108d8c:	00a044b4 	movhi	r2,33042
81108d90:	1084b704 	addi	r2,r2,4828
81108d94:	10000215 	stw	zero,8(r2)
	spw_a.link_config.start = FALSE;
81108d98:	00a044b4 	movhi	r2,33042
81108d9c:	1084b704 	addi	r2,r2,4828
81108da0:	10000315 	stw	zero,12(r2)
	spw_a.link_config.disconnect = TRUE;
81108da4:	00a044b4 	movhi	r2,33042
81108da8:	1084b704 	addi	r2,r2,4828
81108dac:	00c00044 	movi	r3,1
81108db0:	10c00415 	stw	r3,16(r2)
	comm_config_link(&spw_a);
81108db4:	012044b4 	movhi	r4,33042
81108db8:	2104b704 	addi	r4,r4,4828
81108dbc:	1100d300 	call	81100d30 <comm_config_link>
	usleep(5000);
81108dc0:	0104e204 	movi	r4,5000
81108dc4:	11191fc0 	call	811191fc <usleep>
	spw_a.windowing_config.masking = TRUE;
81108dc8:	00a044b4 	movhi	r2,33042
81108dcc:	1084b704 	addi	r2,r2,4828
81108dd0:	00c00044 	movi	r3,1
81108dd4:	10c00115 	stw	r3,4(r2)
//	spw_a.windowing_config.masking = FALSE;
	spw_a.link_config.autostart = TRUE;
81108dd8:	00a044b4 	movhi	r2,33042
81108ddc:	1084b704 	addi	r2,r2,4828
81108de0:	00c00044 	movi	r3,1
81108de4:	10c00215 	stw	r3,8(r2)
	spw_a.link_config.start = TRUE;
81108de8:	00a044b4 	movhi	r2,33042
81108dec:	1084b704 	addi	r2,r2,4828
81108df0:	00c00044 	movi	r3,1
81108df4:	10c00315 	stw	r3,12(r2)
	spw_a.link_config.disconnect = FALSE;
81108df8:	00a044b4 	movhi	r2,33042
81108dfc:	1084b704 	addi	r2,r2,4828
81108e00:	10000415 	stw	zero,16(r2)
	comm_config_windowing(&spw_a);
81108e04:	012044b4 	movhi	r4,33042
81108e08:	2104b704 	addi	r4,r4,4828
81108e0c:	1100c100 	call	81100c10 <comm_config_windowing>
	comm_config_link(&spw_a);
81108e10:	012044b4 	movhi	r4,33042
81108e14:	2104b704 	addi	r4,r4,4828
81108e18:	1100d300 	call	81100d30 <comm_config_link>

//	spw_a.windowing_config.masking = TRUE;
//	comm_config_windowing(&spw_a);


	spw_h.link_config.autostart = TRUE;
81108e1c:	00a044b4 	movhi	r2,33042
81108e20:	1084a204 	addi	r2,r2,4744
81108e24:	00c00044 	movi	r3,1
81108e28:	10c00215 	stw	r3,8(r2)
	comm_config_link(&spw_h);
81108e2c:	012044b4 	movhi	r4,33042
81108e30:	2104a204 	addi	r4,r4,4744
81108e34:	1100d300 	call	81100d30 <comm_config_link>

	comm_update_link(&spw_h);
81108e38:	012044b4 	movhi	r4,33042
81108e3c:	2104a204 	addi	r4,r4,4744
81108e40:	1100e280 	call	81100e28 <comm_update_link>
	printf("empty r: %u \n", spw_h.link_config.autostart);
81108e44:	00a044b4 	movhi	r2,33042
81108e48:	1084a204 	addi	r2,r2,4744
81108e4c:	10800217 	ldw	r2,8(r2)
81108e50:	100b883a 	mov	r5,r2
81108e54:	012044b4 	movhi	r4,33042
81108e58:	2139f304 	addi	r4,r4,-6196
81108e5c:	110bfd80 	call	8110bfd8 <printf>
	rstc_hold_device_reset(RSTC_DEVICE_COMM_CH8_RST_CONTROL_MASK);
81108e60:	01002004 	movi	r4,128
81108e64:	11036f00 	call	811036f0 <rstc_hold_device_reset>
	usleep(5000);
81108e68:	0104e204 	movi	r4,5000
81108e6c:	11191fc0 	call	811191fc <usleep>
	rstc_release_device_reset(RSTC_DEVICE_COMM_CH8_RST_CONTROL_MASK);
81108e70:	01002004 	movi	r4,128
81108e74:	11036840 	call	81103684 <rstc_release_device_reset>
	comm_update_link(&spw_h);
81108e78:	012044b4 	movhi	r4,33042
81108e7c:	2104a204 	addi	r4,r4,4744
81108e80:	1100e280 	call	81100e28 <comm_update_link>
	printf("empty r: %u \n", spw_h.link_config.autostart);
81108e84:	00a044b4 	movhi	r2,33042
81108e88:	1084a204 	addi	r2,r2,4744
81108e8c:	10800217 	ldw	r2,8(r2)
81108e90:	100b883a 	mov	r5,r2
81108e94:	012044b4 	movhi	r4,33042
81108e98:	2139f304 	addi	r4,r4,-6196
81108e9c:	110bfd80 	call	8110bfd8 <printf>

	spw_h.link_config.autostart = TRUE;
81108ea0:	00a044b4 	movhi	r2,33042
81108ea4:	1084a204 	addi	r2,r2,4744
81108ea8:	00c00044 	movi	r3,1
81108eac:	10c00215 	stw	r3,8(r2)
	comm_config_link(&spw_h);
81108eb0:	012044b4 	movhi	r4,33042
81108eb4:	2104a204 	addi	r4,r4,4744
81108eb8:	1100d300 	call	81100d30 <comm_config_link>

	comm_update_link(&spw_h);
81108ebc:	012044b4 	movhi	r4,33042
81108ec0:	2104a204 	addi	r4,r4,4744
81108ec4:	1100e280 	call	81100e28 <comm_update_link>
	printf("empty r: %u \n", spw_h.link_config.autostart);
81108ec8:	00a044b4 	movhi	r2,33042
81108ecc:	1084a204 	addi	r2,r2,4744
81108ed0:	10800217 	ldw	r2,8(r2)
81108ed4:	100b883a 	mov	r5,r2
81108ed8:	012044b4 	movhi	r4,33042
81108edc:	2139f304 	addi	r4,r4,-6196
81108ee0:	110bfd80 	call	8110bfd8 <printf>

	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_POWER_MASK);
81108ee4:	01400074 	movhi	r5,1
81108ee8:	01000044 	movi	r4,1
81108eec:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>

	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_1G_MASK);
81108ef0:	01400044 	movi	r5,1
81108ef4:	0009883a 	mov	r4,zero
81108ef8:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_1R_MASK);
81108efc:	01400084 	movi	r5,2
81108f00:	01000044 	movi	r4,1
81108f04:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_2G_MASK);
81108f08:	01400104 	movi	r5,4
81108f0c:	0009883a 	mov	r4,zero
81108f10:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_2R_MASK);
81108f14:	01400204 	movi	r5,8
81108f18:	01000044 	movi	r4,1
81108f1c:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_3G_MASK);
81108f20:	01400404 	movi	r5,16
81108f24:	0009883a 	mov	r4,zero
81108f28:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_3R_MASK);
81108f2c:	01400804 	movi	r5,32
81108f30:	01000044 	movi	r4,1
81108f34:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_4G_MASK);
81108f38:	01401004 	movi	r5,64
81108f3c:	0009883a 	mov	r4,zero
81108f40:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_4R_MASK);
81108f44:	01402004 	movi	r5,128
81108f48:	01000044 	movi	r4,1
81108f4c:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_5G_MASK);
81108f50:	01404004 	movi	r5,256
81108f54:	0009883a 	mov	r4,zero
81108f58:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_5R_MASK);
81108f5c:	01408004 	movi	r5,512
81108f60:	01000044 	movi	r4,1
81108f64:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_6G_MASK);
81108f68:	01410004 	movi	r5,1024
81108f6c:	0009883a 	mov	r4,zero
81108f70:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_6R_MASK);
81108f74:	01420004 	movi	r5,2048
81108f78:	01000044 	movi	r4,1
81108f7c:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_7G_MASK);
81108f80:	01440004 	movi	r5,4096
81108f84:	0009883a 	mov	r4,zero
81108f88:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_7R_MASK);
81108f8c:	01480004 	movi	r5,8192
81108f90:	01000044 	movi	r4,1
81108f94:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_8G_MASK);
81108f98:	01500004 	movi	r5,16384
81108f9c:	0009883a 	mov	r4,zero
81108fa0:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8R_MASK);
81108fa4:	01600014 	movui	r5,32768
81108fa8:	01000044 	movi	r4,1
81108fac:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
//	default:
//		printf("errou \n");
//		break;
//	}

	usleep(5000);
81108fb0:	0104e204 	movi	r4,5000
81108fb4:	11191fc0 	call	811191fc <usleep>
	if (spw_a.link_status.running) {
81108fb8:	00a044b4 	movhi	r2,33042
81108fbc:	1084b704 	addi	r2,r2,4828
81108fc0:	10800b17 	ldw	r2,44(r2)
81108fc4:	10000626 	beq	r2,zero,81108fe0 <main+0x344>
		LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_1R_MASK);
81108fc8:	01400084 	movi	r5,2
81108fcc:	0009883a 	mov	r4,zero
81108fd0:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
		LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_1G_MASK);
81108fd4:	01400044 	movi	r5,1
81108fd8:	01000044 	movi	r4,1
81108fdc:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
	}

	if (spw_h.link_status.running) {
81108fe0:	00a044b4 	movhi	r2,33042
81108fe4:	1084a204 	addi	r2,r2,4744
81108fe8:	10800b17 	ldw	r2,44(r2)
81108fec:	10000626 	beq	r2,zero,81109008 <main+0x36c>
		LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_8R_MASK);
81108ff0:	01600014 	movui	r5,32768
81108ff4:	0009883a 	mov	r4,zero
81108ff8:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
		LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8G_MASK);
81108ffc:	01500004 	movi	r5,16384
81109000:	01000044 	movi	r4,1
81109004:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
	}

	printf("esperando \n");
81109008:	012044b4 	movhi	r4,33042
8110900c:	2139f704 	addi	r4,r4,-6180
81109010:	110c0f40 	call	8110c0f4 <puts>
	getchar();
81109014:	d0a00a17 	ldw	r2,-32728(gp)
81109018:	10800117 	ldw	r2,4(r2)
8110901c:	1009883a 	mov	r4,r2
81109020:	110bdd80 	call	8110bdd8 <getc>
	printf("foi \n");
81109024:	012044b4 	movhi	r4,33042
81109028:	2139fa04 	addi	r4,r4,-6168
8110902c:	110c0f40 	call	8110c0f4 <puts>

	DDR2_SWITCH_MEMORY(DDR2_M2_ID);
81109030:	01000084 	movi	r4,2
81109034:	1106a000 	call	81106a00 <DDR2_SWITCH_MEMORY>
	alt_u32 Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
81109038:	e03ffb15 	stw	zero,-20(fp)

	alt_u32 *pDDR;
	pDDR = (alt_u32 *) Ddr2Base;
8110903c:	e0bffb17 	ldw	r2,-20(fp)
81109040:	e0bffc15 	stw	r2,-16(fp)
//	pDDR++;
//	printf("add : %u \n", *pDDR);

// buffer: 2176 B -> 544 dwords

	int data_counter = 0;
81109044:	e03ffd15 	stw	zero,-12(fp)

	fee_buffer_data_block_t *buffer_data = (fee_buffer_data_block_t *) Ddr2Base;
81109048:	e0bffb17 	ldw	r2,-20(fp)
8110904c:	e0bffe15 	stw	r2,-8(fp)

	buffer_data->pixel_data_block[0].pixel[0] = 0x0100;
81109050:	e0bffe17 	ldw	r2,-8(fp)
81109054:	00c04004 	movi	r3,256
81109058:	10c0000d 	sth	r3,0(r2)
	buffer_data->pixel_data_block[0].pixel[1] = 0x0302;
8110905c:	e0bffe17 	ldw	r2,-8(fp)
81109060:	00c0c084 	movi	r3,770
81109064:	10c0008d 	sth	r3,2(r2)
	buffer_data->pixel_data_block[0].pixel[2] = 0x0504;
81109068:	e0bffe17 	ldw	r2,-8(fp)
8110906c:	00c14104 	movi	r3,1284
81109070:	10c0010d 	sth	r3,4(r2)
	buffer_data->pixel_data_block[0].pixel[3] = 0x0706;
81109074:	e0bffe17 	ldw	r2,-8(fp)
81109078:	00c1c184 	movi	r3,1798
8110907c:	10c0018d 	sth	r3,6(r2)
	buffer_data->pixel_data_block[0].pixel[4] = 0x0908;
81109080:	e0bffe17 	ldw	r2,-8(fp)
81109084:	00c24204 	movi	r3,2312
81109088:	10c0020d 	sth	r3,8(r2)
	buffer_data->pixel_data_block[0].pixel[5] = 0x0B0A;
8110908c:	e0bffe17 	ldw	r2,-8(fp)
81109090:	00c2c284 	movi	r3,2826
81109094:	10c0028d 	sth	r3,10(r2)
	buffer_data->pixel_data_block[0].pixel[6] = 0x0D0C;
81109098:	e0bffe17 	ldw	r2,-8(fp)
8110909c:	00c34304 	movi	r3,3340
811090a0:	10c0030d 	sth	r3,12(r2)
	buffer_data->pixel_data_block[0].pixel[7] = 0x0F0E;
811090a4:	e0bffe17 	ldw	r2,-8(fp)
811090a8:	00c3c384 	movi	r3,3854
811090ac:	10c0038d 	sth	r3,14(r2)
	buffer_data->pixel_data_block[0].pixel[8] = 0x1110;
811090b0:	e0bffe17 	ldw	r2,-8(fp)
811090b4:	00c44404 	movi	r3,4368
811090b8:	10c0040d 	sth	r3,16(r2)
	buffer_data->pixel_data_block[0].pixel[9] = 0x1312;
811090bc:	e0bffe17 	ldw	r2,-8(fp)
811090c0:	00c4c484 	movi	r3,4882
811090c4:	10c0048d 	sth	r3,18(r2)
	buffer_data->pixel_data_block[0].pixel[10] = 0x1514;
811090c8:	e0bffe17 	ldw	r2,-8(fp)
811090cc:	00c54504 	movi	r3,5396
811090d0:	10c0050d 	sth	r3,20(r2)
	buffer_data->pixel_data_block[0].pixel[11] = 0x1716;
811090d4:	e0bffe17 	ldw	r2,-8(fp)
811090d8:	00c5c584 	movi	r3,5910
811090dc:	10c0058d 	sth	r3,22(r2)
	buffer_data->pixel_data_block[0].pixel[12] = 0x1918;
811090e0:	e0bffe17 	ldw	r2,-8(fp)
811090e4:	00c64604 	movi	r3,6424
811090e8:	10c0060d 	sth	r3,24(r2)
	buffer_data->pixel_data_block[0].pixel[13] = 0x1B1A;
811090ec:	e0bffe17 	ldw	r2,-8(fp)
811090f0:	00c6c684 	movi	r3,6938
811090f4:	10c0068d 	sth	r3,26(r2)
	buffer_data->pixel_data_block[0].pixel[14] = 0x1D1C;
811090f8:	e0bffe17 	ldw	r2,-8(fp)
811090fc:	00c74704 	movi	r3,7452
81109100:	10c0070d 	sth	r3,28(r2)
	buffer_data->pixel_data_block[0].pixel[15] = 0x1F1E;
81109104:	e0bffe17 	ldw	r2,-8(fp)
81109108:	00c7c784 	movi	r3,7966
8110910c:	10c0078d 	sth	r3,30(r2)
	buffer_data->pixel_data_block[0].pixel[16] = 0x2120;
81109110:	e0bffe17 	ldw	r2,-8(fp)
81109114:	00c84804 	movi	r3,8480
81109118:	10c0080d 	sth	r3,32(r2)
	buffer_data->pixel_data_block[0].pixel[17] = 0x2322;
8110911c:	e0bffe17 	ldw	r2,-8(fp)
81109120:	00c8c884 	movi	r3,8994
81109124:	10c0088d 	sth	r3,34(r2)
	buffer_data->pixel_data_block[0].pixel[18] = 0x2524;
81109128:	e0bffe17 	ldw	r2,-8(fp)
8110912c:	00c94904 	movi	r3,9508
81109130:	10c0090d 	sth	r3,36(r2)
	buffer_data->pixel_data_block[0].pixel[19] = 0x2726;
81109134:	e0bffe17 	ldw	r2,-8(fp)
81109138:	00c9c984 	movi	r3,10022
8110913c:	10c0098d 	sth	r3,38(r2)
	buffer_data->pixel_data_block[0].pixel[20] = 0x2928;
81109140:	e0bffe17 	ldw	r2,-8(fp)
81109144:	00ca4a04 	movi	r3,10536
81109148:	10c00a0d 	sth	r3,40(r2)
	buffer_data->pixel_data_block[0].pixel[21] = 0x2B2A;
8110914c:	e0bffe17 	ldw	r2,-8(fp)
81109150:	00caca84 	movi	r3,11050
81109154:	10c00a8d 	sth	r3,42(r2)
	buffer_data->pixel_data_block[0].pixel[22] = 0x2D2C;
81109158:	e0bffe17 	ldw	r2,-8(fp)
8110915c:	00cb4b04 	movi	r3,11564
81109160:	10c00b0d 	sth	r3,44(r2)
	buffer_data->pixel_data_block[0].pixel[23] = 0x2F2E;
81109164:	e0bffe17 	ldw	r2,-8(fp)
81109168:	00cbcb84 	movi	r3,12078
8110916c:	10c00b8d 	sth	r3,46(r2)
	buffer_data->pixel_data_block[0].pixel[24] = 0x3130;
81109170:	e0bffe17 	ldw	r2,-8(fp)
81109174:	00cc4c04 	movi	r3,12592
81109178:	10c00c0d 	sth	r3,48(r2)
	buffer_data->pixel_data_block[0].pixel[25] = 0x3332;
8110917c:	e0bffe17 	ldw	r2,-8(fp)
81109180:	00cccc84 	movi	r3,13106
81109184:	10c00c8d 	sth	r3,50(r2)
	buffer_data->pixel_data_block[0].pixel[26] = 0x3534;
81109188:	e0bffe17 	ldw	r2,-8(fp)
8110918c:	00cd4d04 	movi	r3,13620
81109190:	10c00d0d 	sth	r3,52(r2)
	buffer_data->pixel_data_block[0].pixel[27] = 0x3736;
81109194:	e0bffe17 	ldw	r2,-8(fp)
81109198:	00cdcd84 	movi	r3,14134
8110919c:	10c00d8d 	sth	r3,54(r2)
	buffer_data->pixel_data_block[0].pixel[28] = 0x3938;
811091a0:	e0bffe17 	ldw	r2,-8(fp)
811091a4:	00ce4e04 	movi	r3,14648
811091a8:	10c00e0d 	sth	r3,56(r2)
	buffer_data->pixel_data_block[0].pixel[29] = 0x3B3A;
811091ac:	e0bffe17 	ldw	r2,-8(fp)
811091b0:	00cece84 	movi	r3,15162
811091b4:	10c00e8d 	sth	r3,58(r2)
	buffer_data->pixel_data_block[0].pixel[30] = 0x3D3C;
811091b8:	e0bffe17 	ldw	r2,-8(fp)
811091bc:	00cf4f04 	movi	r3,15676
811091c0:	10c00f0d 	sth	r3,60(r2)
	buffer_data->pixel_data_block[0].pixel[31] = 0x3F3E;
811091c4:	e0bffe17 	ldw	r2,-8(fp)
811091c8:	00cfcf84 	movi	r3,16190
811091cc:	10c00f8d 	sth	r3,62(r2)
	buffer_data->pixel_data_block[0].pixel[32] = 0x4140;
811091d0:	e0bffe17 	ldw	r2,-8(fp)
811091d4:	00d05004 	movi	r3,16704
811091d8:	10c0100d 	sth	r3,64(r2)
	buffer_data->pixel_data_block[0].pixel[33] = 0x4342;
811091dc:	e0bffe17 	ldw	r2,-8(fp)
811091e0:	00d0d084 	movi	r3,17218
811091e4:	10c0108d 	sth	r3,66(r2)
	buffer_data->pixel_data_block[0].pixel[34] = 0x4544;
811091e8:	e0bffe17 	ldw	r2,-8(fp)
811091ec:	00d15104 	movi	r3,17732
811091f0:	10c0110d 	sth	r3,68(r2)
	buffer_data->pixel_data_block[0].pixel[35] = 0x4746;
811091f4:	e0bffe17 	ldw	r2,-8(fp)
811091f8:	00d1d184 	movi	r3,18246
811091fc:	10c0118d 	sth	r3,70(r2)
	buffer_data->pixel_data_block[0].pixel[36] = 0x4948;
81109200:	e0bffe17 	ldw	r2,-8(fp)
81109204:	00d25204 	movi	r3,18760
81109208:	10c0120d 	sth	r3,72(r2)
	buffer_data->pixel_data_block[0].pixel[37] = 0x4B4A;
8110920c:	e0bffe17 	ldw	r2,-8(fp)
81109210:	00d2d284 	movi	r3,19274
81109214:	10c0128d 	sth	r3,74(r2)
	buffer_data->pixel_data_block[0].pixel[38] = 0x4D4C;
81109218:	e0bffe17 	ldw	r2,-8(fp)
8110921c:	00d35304 	movi	r3,19788
81109220:	10c0130d 	sth	r3,76(r2)
	buffer_data->pixel_data_block[0].pixel[39] = 0x4F4E;
81109224:	e0bffe17 	ldw	r2,-8(fp)
81109228:	00d3d384 	movi	r3,20302
8110922c:	10c0138d 	sth	r3,78(r2)
	buffer_data->pixel_data_block[0].pixel[40] = 0x5150;
81109230:	e0bffe17 	ldw	r2,-8(fp)
81109234:	00d45404 	movi	r3,20816
81109238:	10c0140d 	sth	r3,80(r2)
	buffer_data->pixel_data_block[0].pixel[41] = 0x5352;
8110923c:	e0bffe17 	ldw	r2,-8(fp)
81109240:	00d4d484 	movi	r3,21330
81109244:	10c0148d 	sth	r3,82(r2)
	buffer_data->pixel_data_block[0].pixel[42] = 0x5554;
81109248:	e0bffe17 	ldw	r2,-8(fp)
8110924c:	00d55504 	movi	r3,21844
81109250:	10c0150d 	sth	r3,84(r2)
	buffer_data->pixel_data_block[0].pixel[43] = 0x5756;
81109254:	e0bffe17 	ldw	r2,-8(fp)
81109258:	00d5d584 	movi	r3,22358
8110925c:	10c0158d 	sth	r3,86(r2)
	buffer_data->pixel_data_block[0].pixel[44] = 0x5958;
81109260:	e0bffe17 	ldw	r2,-8(fp)
81109264:	00d65604 	movi	r3,22872
81109268:	10c0160d 	sth	r3,88(r2)
	buffer_data->pixel_data_block[0].pixel[45] = 0x5B5A;
8110926c:	e0bffe17 	ldw	r2,-8(fp)
81109270:	00d6d684 	movi	r3,23386
81109274:	10c0168d 	sth	r3,90(r2)
	buffer_data->pixel_data_block[0].pixel[46] = 0x5D5C;
81109278:	e0bffe17 	ldw	r2,-8(fp)
8110927c:	00d75704 	movi	r3,23900
81109280:	10c0170d 	sth	r3,92(r2)
	buffer_data->pixel_data_block[0].pixel[47] = 0x5F5E;
81109284:	e0bffe17 	ldw	r2,-8(fp)
81109288:	00d7d784 	movi	r3,24414
8110928c:	10c0178d 	sth	r3,94(r2)
	buffer_data->pixel_data_block[0].pixel[48] = 0x6160;
81109290:	e0bffe17 	ldw	r2,-8(fp)
81109294:	00d85804 	movi	r3,24928
81109298:	10c0180d 	sth	r3,96(r2)
	buffer_data->pixel_data_block[0].pixel[49] = 0x6362;
8110929c:	e0bffe17 	ldw	r2,-8(fp)
811092a0:	00d8d884 	movi	r3,25442
811092a4:	10c0188d 	sth	r3,98(r2)
	buffer_data->pixel_data_block[0].pixel[50] = 0x6564;
811092a8:	e0bffe17 	ldw	r2,-8(fp)
811092ac:	00d95904 	movi	r3,25956
811092b0:	10c0190d 	sth	r3,100(r2)
	buffer_data->pixel_data_block[0].pixel[51] = 0x6766;
811092b4:	e0bffe17 	ldw	r2,-8(fp)
811092b8:	00d9d984 	movi	r3,26470
811092bc:	10c0198d 	sth	r3,102(r2)
	buffer_data->pixel_data_block[0].pixel[52] = 0x6968;
811092c0:	e0bffe17 	ldw	r2,-8(fp)
811092c4:	00da5a04 	movi	r3,26984
811092c8:	10c01a0d 	sth	r3,104(r2)
	buffer_data->pixel_data_block[0].pixel[53] = 0x6B6A;
811092cc:	e0bffe17 	ldw	r2,-8(fp)
811092d0:	00dada84 	movi	r3,27498
811092d4:	10c01a8d 	sth	r3,106(r2)
	buffer_data->pixel_data_block[0].pixel[54] = 0x6D6C;
811092d8:	e0bffe17 	ldw	r2,-8(fp)
811092dc:	00db5b04 	movi	r3,28012
811092e0:	10c01b0d 	sth	r3,108(r2)
	buffer_data->pixel_data_block[0].pixel[55] = 0x6F6E;
811092e4:	e0bffe17 	ldw	r2,-8(fp)
811092e8:	00dbdb84 	movi	r3,28526
811092ec:	10c01b8d 	sth	r3,110(r2)
	buffer_data->pixel_data_block[0].pixel[56] = 0x7170;
811092f0:	e0bffe17 	ldw	r2,-8(fp)
811092f4:	00dc5c04 	movi	r3,29040
811092f8:	10c01c0d 	sth	r3,112(r2)
	buffer_data->pixel_data_block[0].pixel[57] = 0x7372;
811092fc:	e0bffe17 	ldw	r2,-8(fp)
81109300:	00dcdc84 	movi	r3,29554
81109304:	10c01c8d 	sth	r3,114(r2)
	buffer_data->pixel_data_block[0].pixel[58] = 0x7574;
81109308:	e0bffe17 	ldw	r2,-8(fp)
8110930c:	00dd5d04 	movi	r3,30068
81109310:	10c01d0d 	sth	r3,116(r2)
	buffer_data->pixel_data_block[0].pixel[59] = 0x7776;
81109314:	e0bffe17 	ldw	r2,-8(fp)
81109318:	00dddd84 	movi	r3,30582
8110931c:	10c01d8d 	sth	r3,118(r2)
	buffer_data->pixel_data_block[0].pixel[60] = 0x7978;
81109320:	e0bffe17 	ldw	r2,-8(fp)
81109324:	00de5e04 	movi	r3,31096
81109328:	10c01e0d 	sth	r3,120(r2)
	buffer_data->pixel_data_block[0].pixel[61] = 0x7B7A;
8110932c:	e0bffe17 	ldw	r2,-8(fp)
81109330:	00dede84 	movi	r3,31610
81109334:	10c01e8d 	sth	r3,122(r2)
	buffer_data->pixel_data_block[0].pixel[62] = 0x7D7C;
81109338:	e0bffe17 	ldw	r2,-8(fp)
8110933c:	00df5f04 	movi	r3,32124
81109340:	10c01f0d 	sth	r3,124(r2)
	buffer_data->pixel_data_block[0].pixel[63] = 0x7F7E;
81109344:	e0bffe17 	ldw	r2,-8(fp)
81109348:	00dfdf84 	movi	r3,32638
8110934c:	10c01f8d 	sth	r3,126(r2)
	buffer_data->pixel_data_block[0].mask = 0xFFFFFFFFFFFFFFFF;
81109350:	e0bffe17 	ldw	r2,-8(fp)
81109354:	00ffffc4 	movi	r3,-1
81109358:	10c02015 	stw	r3,128(r2)
8110935c:	00ffffc4 	movi	r3,-1
81109360:	10c02115 	stw	r3,132(r2)

	buffer_data->pixel_data_block[1].pixel[0] = 0x8180;
81109364:	e0bffe17 	ldw	r2,-8(fp)
81109368:	00e06004 	movi	r3,-32384
8110936c:	10c0220d 	sth	r3,136(r2)
	buffer_data->pixel_data_block[1].pixel[1] = 0x8382;
81109370:	e0bffe17 	ldw	r2,-8(fp)
81109374:	00e0e084 	movi	r3,-31870
81109378:	10c0228d 	sth	r3,138(r2)
	buffer_data->pixel_data_block[1].pixel[2] = 0x8584;
8110937c:	e0bffe17 	ldw	r2,-8(fp)
81109380:	00e16104 	movi	r3,-31356
81109384:	10c0230d 	sth	r3,140(r2)
	buffer_data->pixel_data_block[1].pixel[3] = 0x8786;
81109388:	e0bffe17 	ldw	r2,-8(fp)
8110938c:	00e1e184 	movi	r3,-30842
81109390:	10c0238d 	sth	r3,142(r2)
	buffer_data->pixel_data_block[1].pixel[4] = 0x8988;
81109394:	e0bffe17 	ldw	r2,-8(fp)
81109398:	00e26204 	movi	r3,-30328
8110939c:	10c0240d 	sth	r3,144(r2)
	buffer_data->pixel_data_block[1].pixel[5] = 0x8B8A;
811093a0:	e0bffe17 	ldw	r2,-8(fp)
811093a4:	00e2e284 	movi	r3,-29814
811093a8:	10c0248d 	sth	r3,146(r2)
	buffer_data->pixel_data_block[1].pixel[6] = 0x8D8C;
811093ac:	e0bffe17 	ldw	r2,-8(fp)
811093b0:	00e36304 	movi	r3,-29300
811093b4:	10c0250d 	sth	r3,148(r2)
	buffer_data->pixel_data_block[1].pixel[7] = 0x8F8E;
811093b8:	e0bffe17 	ldw	r2,-8(fp)
811093bc:	00e3e384 	movi	r3,-28786
811093c0:	10c0258d 	sth	r3,150(r2)
	buffer_data->pixel_data_block[1].pixel[8] = 0x9190;
811093c4:	e0bffe17 	ldw	r2,-8(fp)
811093c8:	00e46404 	movi	r3,-28272
811093cc:	10c0260d 	sth	r3,152(r2)
	buffer_data->pixel_data_block[1].pixel[9] = 0x9392;
811093d0:	e0bffe17 	ldw	r2,-8(fp)
811093d4:	00e4e484 	movi	r3,-27758
811093d8:	10c0268d 	sth	r3,154(r2)
	buffer_data->pixel_data_block[1].pixel[10] = 0x9594;
811093dc:	e0bffe17 	ldw	r2,-8(fp)
811093e0:	00e56504 	movi	r3,-27244
811093e4:	10c0270d 	sth	r3,156(r2)
	buffer_data->pixel_data_block[1].pixel[11] = 0x9796;
811093e8:	e0bffe17 	ldw	r2,-8(fp)
811093ec:	00e5e584 	movi	r3,-26730
811093f0:	10c0278d 	sth	r3,158(r2)
	buffer_data->pixel_data_block[1].pixel[12] = 0x9998;
811093f4:	e0bffe17 	ldw	r2,-8(fp)
811093f8:	00e66604 	movi	r3,-26216
811093fc:	10c0280d 	sth	r3,160(r2)
	buffer_data->pixel_data_block[1].pixel[13] = 0x9B9A;
81109400:	e0bffe17 	ldw	r2,-8(fp)
81109404:	00e6e684 	movi	r3,-25702
81109408:	10c0288d 	sth	r3,162(r2)
	buffer_data->pixel_data_block[1].pixel[14] = 0x9D9C;
8110940c:	e0bffe17 	ldw	r2,-8(fp)
81109410:	00e76704 	movi	r3,-25188
81109414:	10c0290d 	sth	r3,164(r2)
	buffer_data->pixel_data_block[1].pixel[15] = 0x9F9E;
81109418:	e0bffe17 	ldw	r2,-8(fp)
8110941c:	00e7e784 	movi	r3,-24674
81109420:	10c0298d 	sth	r3,166(r2)
	buffer_data->pixel_data_block[1].pixel[16] = 0xA1A0;
81109424:	e0bffe17 	ldw	r2,-8(fp)
81109428:	00e86804 	movi	r3,-24160
8110942c:	10c02a0d 	sth	r3,168(r2)
	buffer_data->pixel_data_block[1].pixel[17] = 0xA3A2;
81109430:	e0bffe17 	ldw	r2,-8(fp)
81109434:	00e8e884 	movi	r3,-23646
81109438:	10c02a8d 	sth	r3,170(r2)
	buffer_data->pixel_data_block[1].pixel[18] = 0xA5A4;
8110943c:	e0bffe17 	ldw	r2,-8(fp)
81109440:	00e96904 	movi	r3,-23132
81109444:	10c02b0d 	sth	r3,172(r2)
	buffer_data->pixel_data_block[1].pixel[19] = 0xA7A6;
81109448:	e0bffe17 	ldw	r2,-8(fp)
8110944c:	00e9e984 	movi	r3,-22618
81109450:	10c02b8d 	sth	r3,174(r2)
	buffer_data->pixel_data_block[1].pixel[20] = 0xA9A8;
81109454:	e0bffe17 	ldw	r2,-8(fp)
81109458:	00ea6a04 	movi	r3,-22104
8110945c:	10c02c0d 	sth	r3,176(r2)
	buffer_data->pixel_data_block[1].pixel[21] = 0xABAA;
81109460:	e0bffe17 	ldw	r2,-8(fp)
81109464:	00eaea84 	movi	r3,-21590
81109468:	10c02c8d 	sth	r3,178(r2)
	buffer_data->pixel_data_block[1].pixel[22] = 0xADAC;
8110946c:	e0bffe17 	ldw	r2,-8(fp)
81109470:	00eb6b04 	movi	r3,-21076
81109474:	10c02d0d 	sth	r3,180(r2)
	buffer_data->pixel_data_block[1].pixel[23] = 0xAFAE;
81109478:	e0bffe17 	ldw	r2,-8(fp)
8110947c:	00ebeb84 	movi	r3,-20562
81109480:	10c02d8d 	sth	r3,182(r2)
	buffer_data->pixel_data_block[1].pixel[24] = 0xB1B0;
81109484:	e0bffe17 	ldw	r2,-8(fp)
81109488:	00ec6c04 	movi	r3,-20048
8110948c:	10c02e0d 	sth	r3,184(r2)
	buffer_data->pixel_data_block[1].pixel[25] = 0xB3B2;
81109490:	e0bffe17 	ldw	r2,-8(fp)
81109494:	00ecec84 	movi	r3,-19534
81109498:	10c02e8d 	sth	r3,186(r2)
	buffer_data->pixel_data_block[1].pixel[26] = 0xB5B4;
8110949c:	e0bffe17 	ldw	r2,-8(fp)
811094a0:	00ed6d04 	movi	r3,-19020
811094a4:	10c02f0d 	sth	r3,188(r2)
	buffer_data->pixel_data_block[1].pixel[27] = 0xB7B6;
811094a8:	e0bffe17 	ldw	r2,-8(fp)
811094ac:	00eded84 	movi	r3,-18506
811094b0:	10c02f8d 	sth	r3,190(r2)
	buffer_data->pixel_data_block[1].pixel[28] = 0xB9B8;
811094b4:	e0bffe17 	ldw	r2,-8(fp)
811094b8:	00ee6e04 	movi	r3,-17992
811094bc:	10c0300d 	sth	r3,192(r2)
	buffer_data->pixel_data_block[1].pixel[29] = 0xBBBA;
811094c0:	e0bffe17 	ldw	r2,-8(fp)
811094c4:	00eeee84 	movi	r3,-17478
811094c8:	10c0308d 	sth	r3,194(r2)
	buffer_data->pixel_data_block[1].pixel[30] = 0xBDBC;
811094cc:	e0bffe17 	ldw	r2,-8(fp)
811094d0:	00ef6f04 	movi	r3,-16964
811094d4:	10c0310d 	sth	r3,196(r2)
	buffer_data->pixel_data_block[1].pixel[31] = 0xBFBE;
811094d8:	e0bffe17 	ldw	r2,-8(fp)
811094dc:	00efef84 	movi	r3,-16450
811094e0:	10c0318d 	sth	r3,198(r2)
	buffer_data->pixel_data_block[1].pixel[32] = 0xC1C0;
811094e4:	e0bffe17 	ldw	r2,-8(fp)
811094e8:	00f07004 	movi	r3,-15936
811094ec:	10c0320d 	sth	r3,200(r2)
	buffer_data->pixel_data_block[1].pixel[33] = 0xC3C2;
811094f0:	e0bffe17 	ldw	r2,-8(fp)
811094f4:	00f0f084 	movi	r3,-15422
811094f8:	10c0328d 	sth	r3,202(r2)
	buffer_data->pixel_data_block[1].pixel[34] = 0xC5C4;
811094fc:	e0bffe17 	ldw	r2,-8(fp)
81109500:	00f17104 	movi	r3,-14908
81109504:	10c0330d 	sth	r3,204(r2)
	buffer_data->pixel_data_block[1].pixel[35] = 0xC7C6;
81109508:	e0bffe17 	ldw	r2,-8(fp)
8110950c:	00f1f184 	movi	r3,-14394
81109510:	10c0338d 	sth	r3,206(r2)
	buffer_data->pixel_data_block[1].pixel[36] = 0xC9C8;
81109514:	e0bffe17 	ldw	r2,-8(fp)
81109518:	00f27204 	movi	r3,-13880
8110951c:	10c0340d 	sth	r3,208(r2)
	buffer_data->pixel_data_block[1].pixel[37] = 0xCBCA;
81109520:	e0bffe17 	ldw	r2,-8(fp)
81109524:	00f2f284 	movi	r3,-13366
81109528:	10c0348d 	sth	r3,210(r2)
	buffer_data->pixel_data_block[1].pixel[38] = 0xCDCC;
8110952c:	e0bffe17 	ldw	r2,-8(fp)
81109530:	00f37304 	movi	r3,-12852
81109534:	10c0350d 	sth	r3,212(r2)
	buffer_data->pixel_data_block[1].pixel[39] = 0xCFCE;
81109538:	e0bffe17 	ldw	r2,-8(fp)
8110953c:	00f3f384 	movi	r3,-12338
81109540:	10c0358d 	sth	r3,214(r2)
	buffer_data->pixel_data_block[1].pixel[40] = 0xD1D0;
81109544:	e0bffe17 	ldw	r2,-8(fp)
81109548:	00f47404 	movi	r3,-11824
8110954c:	10c0360d 	sth	r3,216(r2)
	buffer_data->pixel_data_block[1].pixel[41] = 0xD3D2;
81109550:	e0bffe17 	ldw	r2,-8(fp)
81109554:	00f4f484 	movi	r3,-11310
81109558:	10c0368d 	sth	r3,218(r2)
	buffer_data->pixel_data_block[1].pixel[42] = 0xD5D4;
8110955c:	e0bffe17 	ldw	r2,-8(fp)
81109560:	00f57504 	movi	r3,-10796
81109564:	10c0370d 	sth	r3,220(r2)
	buffer_data->pixel_data_block[1].pixel[43] = 0xD7D6;
81109568:	e0bffe17 	ldw	r2,-8(fp)
8110956c:	00f5f584 	movi	r3,-10282
81109570:	10c0378d 	sth	r3,222(r2)
	buffer_data->pixel_data_block[1].pixel[44] = 0xD9D8;
81109574:	e0bffe17 	ldw	r2,-8(fp)
81109578:	00f67604 	movi	r3,-9768
8110957c:	10c0380d 	sth	r3,224(r2)
	buffer_data->pixel_data_block[1].pixel[45] = 0xDBDA;
81109580:	e0bffe17 	ldw	r2,-8(fp)
81109584:	00f6f684 	movi	r3,-9254
81109588:	10c0388d 	sth	r3,226(r2)
	buffer_data->pixel_data_block[1].pixel[46] = 0xDDDC;
8110958c:	e0bffe17 	ldw	r2,-8(fp)
81109590:	00f77704 	movi	r3,-8740
81109594:	10c0390d 	sth	r3,228(r2)
	buffer_data->pixel_data_block[1].pixel[47] = 0xDFDE;
81109598:	e0bffe17 	ldw	r2,-8(fp)
8110959c:	00f7f784 	movi	r3,-8226
811095a0:	10c0398d 	sth	r3,230(r2)
	buffer_data->pixel_data_block[1].pixel[48] = 0xE1E0;
811095a4:	e0bffe17 	ldw	r2,-8(fp)
811095a8:	00f87804 	movi	r3,-7712
811095ac:	10c03a0d 	sth	r3,232(r2)
	buffer_data->pixel_data_block[1].pixel[49] = 0xE3E2;
811095b0:	e0bffe17 	ldw	r2,-8(fp)
811095b4:	00f8f884 	movi	r3,-7198
811095b8:	10c03a8d 	sth	r3,234(r2)
	buffer_data->pixel_data_block[1].pixel[50] = 0xE5E4;
811095bc:	e0bffe17 	ldw	r2,-8(fp)
811095c0:	00f97904 	movi	r3,-6684
811095c4:	10c03b0d 	sth	r3,236(r2)
	buffer_data->pixel_data_block[1].pixel[51] = 0xE7E6;
811095c8:	e0bffe17 	ldw	r2,-8(fp)
811095cc:	00f9f984 	movi	r3,-6170
811095d0:	10c03b8d 	sth	r3,238(r2)
	buffer_data->pixel_data_block[1].pixel[52] = 0xE9E8;
811095d4:	e0bffe17 	ldw	r2,-8(fp)
811095d8:	00fa7a04 	movi	r3,-5656
811095dc:	10c03c0d 	sth	r3,240(r2)
	buffer_data->pixel_data_block[1].pixel[53] = 0xEBEA;
811095e0:	e0bffe17 	ldw	r2,-8(fp)
811095e4:	00fafa84 	movi	r3,-5142
811095e8:	10c03c8d 	sth	r3,242(r2)
	buffer_data->pixel_data_block[1].pixel[54] = 0xEDEC;
811095ec:	e0bffe17 	ldw	r2,-8(fp)
811095f0:	00fb7b04 	movi	r3,-4628
811095f4:	10c03d0d 	sth	r3,244(r2)
	buffer_data->pixel_data_block[1].pixel[55] = 0xEFEE;
811095f8:	e0bffe17 	ldw	r2,-8(fp)
811095fc:	00fbfb84 	movi	r3,-4114
81109600:	10c03d8d 	sth	r3,246(r2)
	buffer_data->pixel_data_block[1].pixel[56] = 0xF1F0;
81109604:	e0bffe17 	ldw	r2,-8(fp)
81109608:	00fc7c04 	movi	r3,-3600
8110960c:	10c03e0d 	sth	r3,248(r2)
	buffer_data->pixel_data_block[1].pixel[57] = 0xF3F2;
81109610:	e0bffe17 	ldw	r2,-8(fp)
81109614:	00fcfc84 	movi	r3,-3086
81109618:	10c03e8d 	sth	r3,250(r2)
	buffer_data->pixel_data_block[1].pixel[58] = 0xF5F4;
8110961c:	e0bffe17 	ldw	r2,-8(fp)
81109620:	00fd7d04 	movi	r3,-2572
81109624:	10c03f0d 	sth	r3,252(r2)
	buffer_data->pixel_data_block[1].pixel[59] = 0xF7F6;
81109628:	e0bffe17 	ldw	r2,-8(fp)
8110962c:	00fdfd84 	movi	r3,-2058
81109630:	10c03f8d 	sth	r3,254(r2)
	buffer_data->pixel_data_block[1].pixel[60] = 0xF9F8;
81109634:	e0bffe17 	ldw	r2,-8(fp)
81109638:	00fe7e04 	movi	r3,-1544
8110963c:	10c0400d 	sth	r3,256(r2)
	buffer_data->pixel_data_block[1].pixel[61] = 0xFBFA;
81109640:	e0bffe17 	ldw	r2,-8(fp)
81109644:	00fefe84 	movi	r3,-1030
81109648:	10c0408d 	sth	r3,258(r2)
	buffer_data->pixel_data_block[1].pixel[62] = 0xFDFC;
8110964c:	e0bffe17 	ldw	r2,-8(fp)
81109650:	00ff7f04 	movi	r3,-516
81109654:	10c0410d 	sth	r3,260(r2)
	buffer_data->pixel_data_block[1].pixel[63] = 0xFFFE;
81109658:	e0bffe17 	ldw	r2,-8(fp)
8110965c:	00ffff84 	movi	r3,-2
81109660:	10c0418d 	sth	r3,262(r2)
	buffer_data->pixel_data_block[1].mask = 0xFFFFFFFFFFFFFFFF;
81109664:	e0bffe17 	ldw	r2,-8(fp)
81109668:	00ffffc4 	movi	r3,-1
8110966c:	10c04215 	stw	r3,264(r2)
81109670:	00ffffc4 	movi	r3,-1
81109674:	10c04315 	stw	r3,268(r2)

	buffer_data->pixel_data_block[2] = buffer_data->pixel_data_block[0];
81109678:	e0bffe17 	ldw	r2,-8(fp)
8110967c:	e0fffe17 	ldw	r3,-8(fp)
81109680:	10804404 	addi	r2,r2,272
81109684:	1809883a 	mov	r4,r3
81109688:	00c02204 	movi	r3,136
8110968c:	180d883a 	mov	r6,r3
81109690:	200b883a 	mov	r5,r4
81109694:	1009883a 	mov	r4,r2
81109698:	110be600 	call	8110be60 <memcpy>
	buffer_data->pixel_data_block[3] = buffer_data->pixel_data_block[1];
8110969c:	e0fffe17 	ldw	r3,-8(fp)
811096a0:	e0bffe17 	ldw	r2,-8(fp)
811096a4:	18c06604 	addi	r3,r3,408
811096a8:	10802204 	addi	r2,r2,136
811096ac:	01002204 	movi	r4,136
811096b0:	200d883a 	mov	r6,r4
811096b4:	100b883a 	mov	r5,r2
811096b8:	1809883a 	mov	r4,r3
811096bc:	110be600 	call	8110be60 <memcpy>
	buffer_data->pixel_data_block[4] = buffer_data->pixel_data_block[2];
811096c0:	e0fffe17 	ldw	r3,-8(fp)
811096c4:	e0bffe17 	ldw	r2,-8(fp)
811096c8:	18c08804 	addi	r3,r3,544
811096cc:	10804404 	addi	r2,r2,272
811096d0:	01002204 	movi	r4,136
811096d4:	200d883a 	mov	r6,r4
811096d8:	100b883a 	mov	r5,r2
811096dc:	1809883a 	mov	r4,r3
811096e0:	110be600 	call	8110be60 <memcpy>
	buffer_data->pixel_data_block[5] = buffer_data->pixel_data_block[3];
811096e4:	e0fffe17 	ldw	r3,-8(fp)
811096e8:	e0bffe17 	ldw	r2,-8(fp)
811096ec:	18c0aa04 	addi	r3,r3,680
811096f0:	10806604 	addi	r2,r2,408
811096f4:	01002204 	movi	r4,136
811096f8:	200d883a 	mov	r6,r4
811096fc:	100b883a 	mov	r5,r2
81109700:	1809883a 	mov	r4,r3
81109704:	110be600 	call	8110be60 <memcpy>
	buffer_data->pixel_data_block[6] = buffer_data->pixel_data_block[4];
81109708:	e0fffe17 	ldw	r3,-8(fp)
8110970c:	e0bffe17 	ldw	r2,-8(fp)
81109710:	18c0cc04 	addi	r3,r3,816
81109714:	10808804 	addi	r2,r2,544
81109718:	01002204 	movi	r4,136
8110971c:	200d883a 	mov	r6,r4
81109720:	100b883a 	mov	r5,r2
81109724:	1809883a 	mov	r4,r3
81109728:	110be600 	call	8110be60 <memcpy>
	buffer_data->pixel_data_block[7] = buffer_data->pixel_data_block[5];
8110972c:	e0fffe17 	ldw	r3,-8(fp)
81109730:	e0bffe17 	ldw	r2,-8(fp)
81109734:	18c0ee04 	addi	r3,r3,952
81109738:	1080aa04 	addi	r2,r2,680
8110973c:	01002204 	movi	r4,136
81109740:	200d883a 	mov	r6,r4
81109744:	100b883a 	mov	r5,r2
81109748:	1809883a 	mov	r4,r3
8110974c:	110be600 	call	8110be60 <memcpy>
	buffer_data->pixel_data_block[8] = buffer_data->pixel_data_block[6];
81109750:	e0fffe17 	ldw	r3,-8(fp)
81109754:	e0bffe17 	ldw	r2,-8(fp)
81109758:	18c11004 	addi	r3,r3,1088
8110975c:	1080cc04 	addi	r2,r2,816
81109760:	01002204 	movi	r4,136
81109764:	200d883a 	mov	r6,r4
81109768:	100b883a 	mov	r5,r2
8110976c:	1809883a 	mov	r4,r3
81109770:	110be600 	call	8110be60 <memcpy>
	buffer_data->pixel_data_block[9] = buffer_data->pixel_data_block[7];
81109774:	e0fffe17 	ldw	r3,-8(fp)
81109778:	e0bffe17 	ldw	r2,-8(fp)
8110977c:	18c13204 	addi	r3,r3,1224
81109780:	1080ee04 	addi	r2,r2,952
81109784:	01002204 	movi	r4,136
81109788:	200d883a 	mov	r6,r4
8110978c:	100b883a 	mov	r5,r2
81109790:	1809883a 	mov	r4,r3
81109794:	110be600 	call	8110be60 <memcpy>
	buffer_data->pixel_data_block[10] = buffer_data->pixel_data_block[8];
81109798:	e0fffe17 	ldw	r3,-8(fp)
8110979c:	e0bffe17 	ldw	r2,-8(fp)
811097a0:	18c15404 	addi	r3,r3,1360
811097a4:	10811004 	addi	r2,r2,1088
811097a8:	01002204 	movi	r4,136
811097ac:	200d883a 	mov	r6,r4
811097b0:	100b883a 	mov	r5,r2
811097b4:	1809883a 	mov	r4,r3
811097b8:	110be600 	call	8110be60 <memcpy>
	buffer_data->pixel_data_block[11] = buffer_data->pixel_data_block[9];
811097bc:	e0fffe17 	ldw	r3,-8(fp)
811097c0:	e0bffe17 	ldw	r2,-8(fp)
811097c4:	18c17604 	addi	r3,r3,1496
811097c8:	10813204 	addi	r2,r2,1224
811097cc:	01002204 	movi	r4,136
811097d0:	200d883a 	mov	r6,r4
811097d4:	100b883a 	mov	r5,r2
811097d8:	1809883a 	mov	r4,r3
811097dc:	110be600 	call	8110be60 <memcpy>
	buffer_data->pixel_data_block[12] = buffer_data->pixel_data_block[10];
811097e0:	e0fffe17 	ldw	r3,-8(fp)
811097e4:	e0bffe17 	ldw	r2,-8(fp)
811097e8:	18c19804 	addi	r3,r3,1632
811097ec:	10815404 	addi	r2,r2,1360
811097f0:	01002204 	movi	r4,136
811097f4:	200d883a 	mov	r6,r4
811097f8:	100b883a 	mov	r5,r2
811097fc:	1809883a 	mov	r4,r3
81109800:	110be600 	call	8110be60 <memcpy>
	buffer_data->pixel_data_block[13] = buffer_data->pixel_data_block[11];
81109804:	e0fffe17 	ldw	r3,-8(fp)
81109808:	e0bffe17 	ldw	r2,-8(fp)
8110980c:	18c1ba04 	addi	r3,r3,1768
81109810:	10817604 	addi	r2,r2,1496
81109814:	01002204 	movi	r4,136
81109818:	200d883a 	mov	r6,r4
8110981c:	100b883a 	mov	r5,r2
81109820:	1809883a 	mov	r4,r3
81109824:	110be600 	call	8110be60 <memcpy>
	buffer_data->pixel_data_block[14] = buffer_data->pixel_data_block[12];
81109828:	e0fffe17 	ldw	r3,-8(fp)
8110982c:	e0bffe17 	ldw	r2,-8(fp)
81109830:	18c1dc04 	addi	r3,r3,1904
81109834:	10819804 	addi	r2,r2,1632
81109838:	01002204 	movi	r4,136
8110983c:	200d883a 	mov	r6,r4
81109840:	100b883a 	mov	r5,r2
81109844:	1809883a 	mov	r4,r3
81109848:	110be600 	call	8110be60 <memcpy>
	buffer_data->pixel_data_block[15] = buffer_data->pixel_data_block[13];
8110984c:	e0fffe17 	ldw	r3,-8(fp)
81109850:	e0bffe17 	ldw	r2,-8(fp)
81109854:	18c1fe04 	addi	r3,r3,2040
81109858:	1081ba04 	addi	r2,r2,1768
8110985c:	01002204 	movi	r4,136
81109860:	200d883a 	mov	r6,r4
81109864:	100b883a 	mov	r5,r2
81109868:	1809883a 	mov	r4,r3
8110986c:	110be600 	call	8110be60 <memcpy>
//		pDDR++;
//	}

// init DMA

	if (fee_init_m1_dma()) {
81109870:	11016380 	call	81101638 <fee_init_m1_dma>
81109874:	10000326 	beq	r2,zero,81109884 <main+0xbe8>
		printf("dma_m1 iniciado corretamente \n");
81109878:	012044b4 	movhi	r4,33042
8110987c:	2139fc04 	addi	r4,r4,-6160
81109880:	110c0f40 	call	8110c0f4 <puts>
	}

	if (fee_init_m2_dma()) {
81109884:	11016e00 	call	811016e0 <fee_init_m2_dma>
81109888:	10000326 	beq	r2,zero,81109898 <main+0xbfc>
		printf("dma_m2 iniciado corretamente \n");
8110988c:	012044b4 	movhi	r4,33042
81109890:	213a0404 	addi	r4,r4,-6128
81109894:	110c0f40 	call	8110c0f4 <puts>
	}

	bool loop = TRUE;
81109898:	00800044 	movi	r2,1
8110989c:	e0bff915 	stw	r2,-28(fp)

	comm_update_link_status(&spw_a);
811098a0:	012044b4 	movhi	r4,33042
811098a4:	2104b704 	addi	r4,r4,4828
811098a8:	1100fdc0 	call	81100fdc <comm_update_link_status>
	if (spw_a.link_status.running) {
811098ac:	00a044b4 	movhi	r2,33042
811098b0:	1084b704 	addi	r2,r2,4828
811098b4:	10800b17 	ldw	r2,44(r2)
811098b8:	10000726 	beq	r2,zero,811098d8 <main+0xc3c>
		LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_1R_MASK);
811098bc:	01400084 	movi	r5,2
811098c0:	0009883a 	mov	r4,zero
811098c4:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
		LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_1G_MASK);
811098c8:	01400044 	movi	r5,1
811098cc:	01000044 	movi	r4,1
811098d0:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
811098d4:	00000606 	br	811098f0 <main+0xc54>
	} else {
		LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_1G_MASK);
811098d8:	01400044 	movi	r5,1
811098dc:	0009883a 	mov	r4,zero
811098e0:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
		LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_1R_MASK);
811098e4:	01400084 	movi	r5,2
811098e8:	01000044 	movi	r4,1
811098ec:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
	}

	comm_update_link_status(&spw_h);
811098f0:	012044b4 	movhi	r4,33042
811098f4:	2104a204 	addi	r4,r4,4744
811098f8:	1100fdc0 	call	81100fdc <comm_update_link_status>
	if (spw_h.link_status.running) {
811098fc:	00a044b4 	movhi	r2,33042
81109900:	1084a204 	addi	r2,r2,4744
81109904:	10800b17 	ldw	r2,44(r2)
81109908:	10000726 	beq	r2,zero,81109928 <main+0xc8c>
		LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_8R_MASK);
8110990c:	01600014 	movui	r5,32768
81109910:	0009883a 	mov	r4,zero
81109914:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
		LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8G_MASK);
81109918:	01500004 	movi	r5,16384
8110991c:	01000044 	movi	r4,1
81109920:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
81109924:	00005606 	br	81109a80 <main+0xde4>
	} else {
		LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_8G_MASK);
81109928:	01500004 	movi	r5,16384
8110992c:	0009883a 	mov	r4,zero
81109930:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
		LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8R_MASK);
81109934:	01600014 	movui	r5,32768
81109938:	01000044 	movi	r4,1
8110993c:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
	}

	while (loop) {
81109940:	00004f06 	br	81109a80 <main+0xde4>
		printf("selecione memoria \n");
81109944:	012044b4 	movhi	r4,33042
81109948:	213a0c04 	addi	r4,r4,-6096
8110994c:	110c0f40 	call	8110c0f4 <puts>
		switch (getchar()) {
81109950:	d0a00a17 	ldw	r2,-32728(gp)
81109954:	10800117 	ldw	r2,4(r2)
81109958:	1009883a 	mov	r4,r2
8110995c:	110bdd80 	call	8110bdd8 <getc>
81109960:	10c00ca0 	cmpeqi	r3,r2,50
81109964:	1800171e 	bne	r3,zero,811099c4 <main+0xd28>
81109968:	10c00cc8 	cmpgei	r3,r2,51
8110996c:	1800031e 	bne	r3,zero,8110997c <main+0xce0>
81109970:	10800c60 	cmpeqi	r2,r2,49
81109974:	1000061e 	bne	r2,zero,81109990 <main+0xcf4>
81109978:	00003d06 	br	81109a70 <main+0xdd4>
8110997c:	10c01860 	cmpeqi	r3,r2,97
81109980:	18001d1e 	bne	r3,zero,811099f8 <main+0xd5c>
81109984:	10801ca0 	cmpeqi	r2,r2,114
81109988:	1000341e 	bne	r2,zero,81109a5c <main+0xdc0>
8110998c:	00003806 	br	81109a70 <main+0xdd4>
		case '1':
			printf("m2 R \n");
81109990:	012044b4 	movhi	r4,33042
81109994:	213a1104 	addi	r4,r4,-6076
81109998:	110c0f40 	call	8110c0f4 <puts>
			if (fee_dma_m2_transfer(0, 16, right_buffer, channel_a_buffer)) {
8110999c:	01c00044 	movi	r7,1
811099a0:	000d883a 	mov	r6,zero
811099a4:	01400404 	movi	r5,16
811099a8:	0009883a 	mov	r4,zero
811099ac:	1101b940 	call	81101b94 <fee_dma_m2_transfer>
811099b0:	10003326 	beq	r2,zero,81109a80 <main+0xde4>
				printf("dma_m2 transferido corretamente \n");
811099b4:	012044b4 	movhi	r4,33042
811099b8:	213a1304 	addi	r4,r4,-6068
811099bc:	110c0f40 	call	8110c0f4 <puts>
			}
			break;
811099c0:	00002f06 	br	81109a80 <main+0xde4>

		case '2':
			printf("m2 L \n");
811099c4:	012044b4 	movhi	r4,33042
811099c8:	213a1c04 	addi	r4,r4,-6032
811099cc:	110c0f40 	call	8110c0f4 <puts>
			if (fee_dma_m2_transfer(0, 16, left_buffer, channel_a_buffer)) {
811099d0:	01c00044 	movi	r7,1
811099d4:	01800044 	movi	r6,1
811099d8:	01400404 	movi	r5,16
811099dc:	0009883a 	mov	r4,zero
811099e0:	1101b940 	call	81101b94 <fee_dma_m2_transfer>
811099e4:	10002626 	beq	r2,zero,81109a80 <main+0xde4>
				printf("dma_m2 transferido corretamente \n");
811099e8:	012044b4 	movhi	r4,33042
811099ec:	213a1304 	addi	r4,r4,-6068
811099f0:	110c0f40 	call	8110c0f4 <puts>
			}
			break;
811099f4:	00002206 	br	81109a80 <main+0xde4>

		case 'a':
			printf("a \n");
811099f8:	012044b4 	movhi	r4,33042
811099fc:	213a1e04 	addi	r4,r4,-6024
81109a00:	110c0f40 	call	8110c0f4 <puts>
			if (fee_dma_m2_transfer(0, 16, right_buffer, channel_a_buffer)) {
81109a04:	01c00044 	movi	r7,1
81109a08:	000d883a 	mov	r6,zero
81109a0c:	01400404 	movi	r5,16
81109a10:	0009883a 	mov	r4,zero
81109a14:	1101b940 	call	81101b94 <fee_dma_m2_transfer>
81109a18:	10000326 	beq	r2,zero,81109a28 <main+0xd8c>
				printf("dma_m2 transferido corretamente \n");
81109a1c:	012044b4 	movhi	r4,33042
81109a20:	213a1304 	addi	r4,r4,-6068
81109a24:	110c0f40 	call	8110c0f4 <puts>
			}
//			if (fee_dma_m1_transfer(0, 16, left_buffer, channel_a_buffer)) {
//				printf("dma_m1 transferido corretamente \n");
//			}
			usleep(500);
81109a28:	01007d04 	movi	r4,500
81109a2c:	11191fc0 	call	811191fc <usleep>
			comm_update_buffers_status(&spw_a);
81109a30:	012044b4 	movhi	r4,33042
81109a34:	2104b704 	addi	r4,r4,4828
81109a38:	11013300 	call	81101330 <comm_update_buffers_status>
			printf("empty: %u \n", spw_a.buffer_status.right_buffer_empty);
81109a3c:	00a044b4 	movhi	r2,33042
81109a40:	1084b704 	addi	r2,r2,4828
81109a44:	10801417 	ldw	r2,80(r2)
81109a48:	100b883a 	mov	r5,r2
81109a4c:	012044b4 	movhi	r4,33042
81109a50:	213a1f04 	addi	r4,r4,-6020
81109a54:	110bfd80 	call	8110bfd8 <printf>
			break;
81109a58:	00000906 	br	81109a80 <main+0xde4>

		case 'r':
			printf("r \n");
81109a5c:	012044b4 	movhi	r4,33042
81109a60:	213a2204 	addi	r4,r4,-6008
81109a64:	110c0f40 	call	8110c0f4 <puts>
			loop = FALSE;
81109a68:	e03ff915 	stw	zero,-28(fp)
			break;
81109a6c:	00000406 	br	81109a80 <main+0xde4>

		default:
			printf("errou \n");
81109a70:	012044b4 	movhi	r4,33042
81109a74:	213a2304 	addi	r4,r4,-6004
81109a78:	110c0f40 	call	8110c0f4 <puts>
			break;
81109a7c:	0001883a 	nop
	} else {
		LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_8G_MASK);
		LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8R_MASK);
	}

	while (loop) {
81109a80:	e0bff917 	ldw	r2,-28(fp)
81109a84:	103faf1e 	bne	r2,zero,81109944 <__reset+0xfb0e9944>
			printf("errou \n");
			break;
		}
	}

	comm_config_link(&spw_a);
81109a88:	012044b4 	movhi	r4,33042
81109a8c:	2104b704 	addi	r4,r4,4828
81109a90:	1100d300 	call	81100d30 <comm_config_link>
	comm_config_link(&spw_h);
81109a94:	012044b4 	movhi	r4,33042
81109a98:	2104a204 	addi	r4,r4,4744
81109a9c:	1100d300 	call	81100d30 <comm_config_link>

	//*spw_a.channel_address = 0x102;
	printf("%08X", *(spw_a.channel_address));
81109aa0:	00a044b4 	movhi	r2,33042
81109aa4:	1084b704 	addi	r2,r2,4828
81109aa8:	10800017 	ldw	r2,0(r2)
81109aac:	10800017 	ldw	r2,0(r2)
81109ab0:	100b883a 	mov	r5,r2
81109ab4:	012044b4 	movhi	r4,33042
81109ab8:	213a2504 	addi	r4,r4,-5996
81109abc:	110bfd80 	call	8110bfd8 <printf>

	usleep(10000);
81109ac0:	0109c404 	movi	r4,10000
81109ac4:	11191fc0 	call	811191fc <usleep>

	comm_update_link_status(&spw_a);
81109ac8:	012044b4 	movhi	r4,33042
81109acc:	2104b704 	addi	r4,r4,4828
81109ad0:	1100fdc0 	call	81100fdc <comm_update_link_status>
	if (spw_a.link_status.running) {
81109ad4:	00a044b4 	movhi	r2,33042
81109ad8:	1084b704 	addi	r2,r2,4828
81109adc:	10800b17 	ldw	r2,44(r2)
81109ae0:	10000726 	beq	r2,zero,81109b00 <main+0xe64>
		LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_1R_MASK);
81109ae4:	01400084 	movi	r5,2
81109ae8:	0009883a 	mov	r4,zero
81109aec:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
		LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_1G_MASK);
81109af0:	01400044 	movi	r5,1
81109af4:	01000044 	movi	r4,1
81109af8:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
81109afc:	00000606 	br	81109b18 <main+0xe7c>
	} else {
		LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_1G_MASK);
81109b00:	01400044 	movi	r5,1
81109b04:	0009883a 	mov	r4,zero
81109b08:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
		LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_1R_MASK);
81109b0c:	01400084 	movi	r5,2
81109b10:	01000044 	movi	r4,1
81109b14:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
	}

	comm_update_link_status(&spw_h);
81109b18:	012044b4 	movhi	r4,33042
81109b1c:	2104a204 	addi	r4,r4,4744
81109b20:	1100fdc0 	call	81100fdc <comm_update_link_status>
	if (spw_h.link_status.running) {
81109b24:	00a044b4 	movhi	r2,33042
81109b28:	1084a204 	addi	r2,r2,4744
81109b2c:	10800b17 	ldw	r2,44(r2)
81109b30:	10000726 	beq	r2,zero,81109b50 <main+0xeb4>
		LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_8R_MASK);
81109b34:	01600014 	movui	r5,32768
81109b38:	0009883a 	mov	r4,zero
81109b3c:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
		LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8G_MASK);
81109b40:	01500004 	movi	r5,16384
81109b44:	01000044 	movi	r4,1
81109b48:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
81109b4c:	00000606 	br	81109b68 <main+0xecc>
	} else {
		LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_8G_MASK);
81109b50:	01500004 	movi	r5,16384
81109b54:	0009883a 	mov	r4,zero
81109b58:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
		LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8R_MASK);
81109b5c:	01600014 	movui	r5,32768
81109b60:	01000044 	movi	r4,1
81109b64:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
	}

	int i = 0;
81109b68:	e03ffa15 	stw	zero,-24(fp)
	loop = TRUE;
81109b6c:	00800044 	movi	r2,1
81109b70:	e0bff915 	stw	r2,-28(fp)
	while (loop) {
81109b74:	00002106 	br	81109bfc <main+0xf60>
		for (i = 0; i < 1000; i++) {
81109b78:	e03ffa15 	stw	zero,-24(fp)
81109b7c:	00000506 	br	81109b94 <main+0xef8>
			usleep(1000);
81109b80:	0100fa04 	movi	r4,1000
81109b84:	11191fc0 	call	811191fc <usleep>
	}

	int i = 0;
	loop = TRUE;
	while (loop) {
		for (i = 0; i < 1000; i++) {
81109b88:	e0bffa17 	ldw	r2,-24(fp)
81109b8c:	10800044 	addi	r2,r2,1
81109b90:	e0bffa15 	stw	r2,-24(fp)
81109b94:	e0bffa17 	ldw	r2,-24(fp)
81109b98:	1080fa10 	cmplti	r2,r2,1000
81109b9c:	103ff81e 	bne	r2,zero,81109b80 <__reset+0xfb0e9b80>
			usleep(1000);
		}
		comm_update_buffers_status(&spw_a);
81109ba0:	012044b4 	movhi	r4,33042
81109ba4:	2104b704 	addi	r4,r4,4828
81109ba8:	11013300 	call	81101330 <comm_update_buffers_status>
		printf("empty r: %u \n", spw_a.buffer_status.right_buffer_empty);
81109bac:	00a044b4 	movhi	r2,33042
81109bb0:	1084b704 	addi	r2,r2,4828
81109bb4:	10801417 	ldw	r2,80(r2)
81109bb8:	100b883a 	mov	r5,r2
81109bbc:	012044b4 	movhi	r4,33042
81109bc0:	2139f304 	addi	r4,r4,-6196
81109bc4:	110bfd80 	call	8110bfd8 <printf>
		printf("empty l: %u \n", spw_a.buffer_status.left_buffer_empty);
81109bc8:	00a044b4 	movhi	r2,33042
81109bcc:	1084b704 	addi	r2,r2,4828
81109bd0:	10801317 	ldw	r2,76(r2)
81109bd4:	100b883a 	mov	r5,r2
81109bd8:	012044b4 	movhi	r4,33042
81109bdc:	213a2704 	addi	r4,r4,-5988
81109be0:	110bfd80 	call	8110bfd8 <printf>
		printf("int_cnt: %u \n", int_cnt);
81109be4:	d0a01b03 	ldbu	r2,-32660(gp)
81109be8:	10803fcc 	andi	r2,r2,255
81109bec:	100b883a 	mov	r5,r2
81109bf0:	012044b4 	movhi	r4,33042
81109bf4:	2139ef04 	addi	r4,r4,-6212
81109bf8:	110bfd80 	call	8110bfd8 <printf>
		LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8R_MASK);
	}

	int i = 0;
	loop = TRUE;
	while (loop) {
81109bfc:	e0bff917 	ldw	r2,-28(fp)
81109c00:	103fdd1e 	bne	r2,zero,81109b78 <__reset+0xfb0e9b78>
	}

//}

//getchar();
	printf("passou 1 \n");
81109c04:	012044b4 	movhi	r4,33042
81109c08:	213a2b04 	addi	r4,r4,-5972
81109c0c:	110c0f40 	call	8110c0f4 <puts>
//printf("%d \n", data);

//if (*pSrc++ != *pDes++){

//Realiza teste dos LEDS, entra em um loop infinito.
	TestLeds();
81109c10:	1109c540 	call	81109c54 <TestLeds>

	//Teste de transferencia com DMA (M2 -> M1);
	//TestDMA_M2_M1();

	//Acende os leds de status e atualiza a temperatura da FPGA no display de 7 segmentos a cada 1 segundo
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_ALL_MASK);
81109c14:	014007f4 	movhi	r5,31
81109c18:	01000044 	movi	r4,1
81109c1c:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>

	//FTDI_WRITE_REG(FTDI_BYTE_ENABLE_BURST_REG_OFFSET, 0b00001111);
	//FTDI_WRITE_REG(FTDI_DATA_BURST_REG_OFFSET, 0xF0A0B0C0);

	while (1) {
		TEMP_Read(&tempFPGA, &tempBoard);
81109c20:	e0ffff44 	addi	r3,fp,-3
81109c24:	e0bfff04 	addi	r2,fp,-4
81109c28:	180b883a 	mov	r5,r3
81109c2c:	1009883a 	mov	r4,r2
81109c30:	11084c80 	call	811084c8 <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
81109c34:	e0bfff03 	ldbu	r2,-4(fp)
81109c38:	10803fcc 	andi	r2,r2,255
81109c3c:	1009883a 	mov	r4,r2
81109c40:	1103c240 	call	81103c24 <SSDP_UPDATE>
		usleep(1000 * 1000);
81109c44:	010003f4 	movhi	r4,15
81109c48:	21109004 	addi	r4,r4,16960
81109c4c:	11191fc0 	call	811191fc <usleep>
		// TESTE EPC - Write
		//ConfigFTDIWrite();
		//WriteCicle();

//DummyWrite();
	}
81109c50:	003ff306 	br	81109c20 <__reset+0xfb0e9c20>

81109c54 <TestLeds>:
 usleep(5*1000);
 }
 }
 */

void TestLeds(void) {
81109c54:	defffd04 	addi	sp,sp,-12
81109c58:	dfc00215 	stw	ra,8(sp)
81109c5c:	df000115 	stw	fp,4(sp)
81109c60:	df000104 	addi	fp,sp,4
	alt_8 led = 1;
81109c64:	00800044 	movi	r2,1
81109c68:	e0bfff05 	stb	r2,-4(fp)
	//SSDP_CONFIG(SSDP_TEST_MODE);

	alt_8 tempFPGA = 0;
81109c6c:	e03fff85 	stb	zero,-2(fp)
	alt_8 tempBoard = 0;
81109c70:	e03fffc5 	stb	zero,-1(fp)

	alt_u8 red = 0;
81109c74:	e03fff45 	stb	zero,-3(fp)

	TEMP_Read(&tempFPGA, &tempBoard);
81109c78:	e0ffffc4 	addi	r3,fp,-1
81109c7c:	e0bfff84 	addi	r2,fp,-2
81109c80:	180b883a 	mov	r5,r3
81109c84:	1009883a 	mov	r4,r2
81109c88:	11084c80 	call	811084c8 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
81109c8c:	e0bfff83 	ldbu	r2,-2(fp)
81109c90:	10803fcc 	andi	r2,r2,255
81109c94:	1009883a 	mov	r4,r2
81109c98:	1103c240 	call	81103c24 <SSDP_UPDATE>

	while (1) {
		switch (led) {
81109c9c:	e0bfff07 	ldb	r2,-4(fp)
81109ca0:	10c00268 	cmpgeui	r3,r2,9
81109ca4:	1800ac1e 	bne	r3,zero,81109f58 <TestLeds+0x304>
81109ca8:	100690ba 	slli	r3,r2,2
81109cac:	00a04474 	movhi	r2,33041
81109cb0:	10a73004 	addi	r2,r2,-25408
81109cb4:	1885883a 	add	r2,r3,r2
81109cb8:	10800017 	ldw	r2,0(r2)
81109cbc:	1000683a 	jmp	r2
81109cc0:	81109f58 	cmpnei	r4,r16,17021
81109cc4:	81109ce4 	muli	r4,r16,17011
81109cc8:	81109d30 	cmpltui	r4,r16,17012
81109ccc:	81109d7c 	xorhi	r4,r16,17013
81109cd0:	81109dc8 	cmpgei	r4,r16,17015
81109cd4:	81109e14 	ori	r4,r16,17016
81109cd8:	81109e60 	cmpeqi	r4,r16,17017
81109cdc:	81109eac 	andhi	r4,r16,17018
81109ce0:	81109ef8 	rdprs	r4,r16,17019
		case 1:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_0_MASK);
81109ce4:	01400044 	movi	r5,1
81109ce8:	01000044 	movi	r4,1
81109cec:	11026e40 	call	811026e4 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_1_MASK);
81109cf0:	014000b4 	movhi	r5,2
81109cf4:	01000044 	movi	r4,1
81109cf8:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
			if (red) {
81109cfc:	e0bfff43 	ldbu	r2,-3(fp)
81109d00:	10000426 	beq	r2,zero,81109d14 <TestLeds+0xc0>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_1R_MASK);
81109d04:	01400084 	movi	r5,2
81109d08:	01000044 	movi	r4,1
81109d0c:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
81109d10:	00000306 	br	81109d20 <TestLeds+0xcc>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_1G_MASK);
81109d14:	01400044 	movi	r5,1
81109d18:	01000044 	movi	r4,1
81109d1c:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
			}
			led++;
81109d20:	e0bfff03 	ldbu	r2,-4(fp)
81109d24:	10800044 	addi	r2,r2,1
81109d28:	e0bfff05 	stb	r2,-4(fp)
			break;
81109d2c:	00008b06 	br	81109f5c <TestLeds+0x308>
		case 2:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_1_MASK);
81109d30:	01400084 	movi	r5,2
81109d34:	01000044 	movi	r4,1
81109d38:	11026e40 	call	811026e4 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_2_MASK);
81109d3c:	01400134 	movhi	r5,4
81109d40:	01000044 	movi	r4,1
81109d44:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
			if (red) {
81109d48:	e0bfff43 	ldbu	r2,-3(fp)
81109d4c:	10000426 	beq	r2,zero,81109d60 <TestLeds+0x10c>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_2R_MASK);
81109d50:	01400204 	movi	r5,8
81109d54:	01000044 	movi	r4,1
81109d58:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
81109d5c:	00000306 	br	81109d6c <TestLeds+0x118>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_2G_MASK);
81109d60:	01400104 	movi	r5,4
81109d64:	01000044 	movi	r4,1
81109d68:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
			}
			led++;
81109d6c:	e0bfff03 	ldbu	r2,-4(fp)
81109d70:	10800044 	addi	r2,r2,1
81109d74:	e0bfff05 	stb	r2,-4(fp)
			break;
81109d78:	00007806 	br	81109f5c <TestLeds+0x308>
		case 3:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_2_MASK);
81109d7c:	01400104 	movi	r5,4
81109d80:	01000044 	movi	r4,1
81109d84:	11026e40 	call	811026e4 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_3_MASK);
81109d88:	01400234 	movhi	r5,8
81109d8c:	01000044 	movi	r4,1
81109d90:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
			if (red) {
81109d94:	e0bfff43 	ldbu	r2,-3(fp)
81109d98:	10000426 	beq	r2,zero,81109dac <TestLeds+0x158>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_3R_MASK);
81109d9c:	01400804 	movi	r5,32
81109da0:	01000044 	movi	r4,1
81109da4:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
81109da8:	00000306 	br	81109db8 <TestLeds+0x164>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_3G_MASK);
81109dac:	01400404 	movi	r5,16
81109db0:	01000044 	movi	r4,1
81109db4:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
			}
			led++;
81109db8:	e0bfff03 	ldbu	r2,-4(fp)
81109dbc:	10800044 	addi	r2,r2,1
81109dc0:	e0bfff05 	stb	r2,-4(fp)
			break;
81109dc4:	00006506 	br	81109f5c <TestLeds+0x308>
		case 4:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_3_MASK);
81109dc8:	01400204 	movi	r5,8
81109dcc:	01000044 	movi	r4,1
81109dd0:	11026e40 	call	811026e4 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_4_MASK);
81109dd4:	01400434 	movhi	r5,16
81109dd8:	01000044 	movi	r4,1
81109ddc:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
			if (red) {
81109de0:	e0bfff43 	ldbu	r2,-3(fp)
81109de4:	10000426 	beq	r2,zero,81109df8 <TestLeds+0x1a4>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_4R_MASK);
81109de8:	01402004 	movi	r5,128
81109dec:	01000044 	movi	r4,1
81109df0:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
81109df4:	00000306 	br	81109e04 <TestLeds+0x1b0>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_4G_MASK);
81109df8:	01401004 	movi	r5,64
81109dfc:	01000044 	movi	r4,1
81109e00:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
			}
			led++;
81109e04:	e0bfff03 	ldbu	r2,-4(fp)
81109e08:	10800044 	addi	r2,r2,1
81109e0c:	e0bfff05 	stb	r2,-4(fp)
			break;
81109e10:	00005206 	br	81109f5c <TestLeds+0x308>
		case 5:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_4_MASK);
81109e14:	01400404 	movi	r5,16
81109e18:	01000044 	movi	r4,1
81109e1c:	11026e40 	call	811026e4 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_1_MASK);
81109e20:	014000b4 	movhi	r5,2
81109e24:	01000044 	movi	r4,1
81109e28:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
			if (red) {
81109e2c:	e0bfff43 	ldbu	r2,-3(fp)
81109e30:	10000426 	beq	r2,zero,81109e44 <TestLeds+0x1f0>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_5R_MASK);
81109e34:	01408004 	movi	r5,512
81109e38:	01000044 	movi	r4,1
81109e3c:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
81109e40:	00000306 	br	81109e50 <TestLeds+0x1fc>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_5G_MASK);
81109e44:	01404004 	movi	r5,256
81109e48:	01000044 	movi	r4,1
81109e4c:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
			}
			led++;
81109e50:	e0bfff03 	ldbu	r2,-4(fp)
81109e54:	10800044 	addi	r2,r2,1
81109e58:	e0bfff05 	stb	r2,-4(fp)
			break;
81109e5c:	00003f06 	br	81109f5c <TestLeds+0x308>
		case 6:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_5_MASK);
81109e60:	01400804 	movi	r5,32
81109e64:	01000044 	movi	r4,1
81109e68:	11026e40 	call	811026e4 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_2_MASK);
81109e6c:	01400134 	movhi	r5,4
81109e70:	01000044 	movi	r4,1
81109e74:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
			if (red) {
81109e78:	e0bfff43 	ldbu	r2,-3(fp)
81109e7c:	10000426 	beq	r2,zero,81109e90 <TestLeds+0x23c>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_6R_MASK);
81109e80:	01420004 	movi	r5,2048
81109e84:	01000044 	movi	r4,1
81109e88:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
81109e8c:	00000306 	br	81109e9c <TestLeds+0x248>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_6G_MASK);
81109e90:	01410004 	movi	r5,1024
81109e94:	01000044 	movi	r4,1
81109e98:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
			}
			led++;
81109e9c:	e0bfff03 	ldbu	r2,-4(fp)
81109ea0:	10800044 	addi	r2,r2,1
81109ea4:	e0bfff05 	stb	r2,-4(fp)
			break;
81109ea8:	00002c06 	br	81109f5c <TestLeds+0x308>
		case 7:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_6_MASK);
81109eac:	01401004 	movi	r5,64
81109eb0:	01000044 	movi	r4,1
81109eb4:	11026e40 	call	811026e4 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_3_MASK);
81109eb8:	01400234 	movhi	r5,8
81109ebc:	01000044 	movi	r4,1
81109ec0:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
			if (red) {
81109ec4:	e0bfff43 	ldbu	r2,-3(fp)
81109ec8:	10000426 	beq	r2,zero,81109edc <TestLeds+0x288>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_7R_MASK);
81109ecc:	01480004 	movi	r5,8192
81109ed0:	01000044 	movi	r4,1
81109ed4:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
81109ed8:	00000306 	br	81109ee8 <TestLeds+0x294>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_7G_MASK);
81109edc:	01440004 	movi	r5,4096
81109ee0:	01000044 	movi	r4,1
81109ee4:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
			}
			led++;
81109ee8:	e0bfff03 	ldbu	r2,-4(fp)
81109eec:	10800044 	addi	r2,r2,1
81109ef0:	e0bfff05 	stb	r2,-4(fp)
			break;
81109ef4:	00001906 	br	81109f5c <TestLeds+0x308>
		case 8:
			LEDS_BOARD_DRIVE(LEDS_ON, LEDS_BOARD_7_MASK);
81109ef8:	01402004 	movi	r5,128
81109efc:	01000044 	movi	r4,1
81109f00:	11026e40 	call	811026e4 <LEDS_BOARD_DRIVE>
			LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_4_MASK);
81109f04:	01400434 	movhi	r5,16
81109f08:	01000044 	movi	r4,1
81109f0c:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
			if (red) {
81109f10:	e0bfff43 	ldbu	r2,-3(fp)
81109f14:	10000426 	beq	r2,zero,81109f28 <TestLeds+0x2d4>
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8R_MASK);
81109f18:	01600014 	movui	r5,32768
81109f1c:	01000044 	movi	r4,1
81109f20:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
81109f24:	00000306 	br	81109f34 <TestLeds+0x2e0>
			} else {
				LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8G_MASK);
81109f28:	01500004 	movi	r5,16384
81109f2c:	01000044 	movi	r4,1
81109f30:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
			}
			led = 1;
81109f34:	00800044 	movi	r2,1
81109f38:	e0bfff05 	stb	r2,-4(fp)
			if (red) {
81109f3c:	e0bfff43 	ldbu	r2,-3(fp)
81109f40:	10000226 	beq	r2,zero,81109f4c <TestLeds+0x2f8>
				red = 0;
81109f44:	e03fff45 	stb	zero,-3(fp)
			} else {
				red = 1;
			}
			break;
81109f48:	00000406 	br	81109f5c <TestLeds+0x308>
			}
			led = 1;
			if (red) {
				red = 0;
			} else {
				red = 1;
81109f4c:	00800044 	movi	r2,1
81109f50:	e0bfff45 	stb	r2,-3(fp)
			}
			break;
81109f54:	00000106 	br	81109f5c <TestLeds+0x308>
		default:
			led = 0;
81109f58:	e03fff05 	stb	zero,-4(fp)
		}

		usleep(1000 * 1000);
81109f5c:	010003f4 	movhi	r4,15
81109f60:	21109004 	addi	r4,r4,16960
81109f64:	11191fc0 	call	811191fc <usleep>

		LEDS_BOARD_DRIVE(LEDS_OFF, LEDS_BOARD_ALL_MASK);
81109f68:	01403fc4 	movi	r5,255
81109f6c:	0009883a 	mov	r4,zero
81109f70:	11026e40 	call	811026e4 <LEDS_BOARD_DRIVE>
		LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_ST_ALL_MASK);
81109f74:	014007f4 	movhi	r5,31
81109f78:	0009883a 	mov	r4,zero
81109f7c:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>
		LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_GR_ALL_MASK);
81109f80:	017fffd4 	movui	r5,65535
81109f84:	0009883a 	mov	r4,zero
81109f88:	110275c0 	call	8110275c <LEDS_PAINEL_DRIVE>

		TEMP_Read(&tempFPGA, &tempBoard);
81109f8c:	e0ffffc4 	addi	r3,fp,-1
81109f90:	e0bfff84 	addi	r2,fp,-2
81109f94:	180b883a 	mov	r5,r3
81109f98:	1009883a 	mov	r4,r2
81109f9c:	11084c80 	call	811084c8 <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
81109fa0:	e0bfff83 	ldbu	r2,-2(fp)
81109fa4:	10803fcc 	andi	r2,r2,255
81109fa8:	1009883a 	mov	r4,r2
81109fac:	1103c240 	call	81103c24 <SSDP_UPDATE>

	}
81109fb0:	003f3a06 	br	81109c9c <__reset+0xfb0e9c9c>

81109fb4 <TestDMA_M1_M2>:
}

bool TestDMA_M1_M2(void) {
81109fb4:	deffd404 	addi	sp,sp,-176
81109fb8:	dfc02b15 	stw	ra,172(sp)
81109fbc:	df002a15 	stw	fp,168(sp)
81109fc0:	dc002915 	stw	r16,164(sp)
81109fc4:	df002a04 	addi	fp,sp,168

	alt_msgdma_dev *DMADev = NULL;
81109fc8:	e03fde15 	stw	zero,-136(fp)

	if (DMA_OPEN_DEVICE(&DMADev, (char *) DMA_DDR_M1_CSR_BASE) == FALSE) {
81109fcc:	e0bfde04 	addi	r2,fp,-136
81109fd0:	01604834 	movhi	r5,33056
81109fd4:	294c1804 	addi	r5,r5,12384
81109fd8:	1009883a 	mov	r4,r2
81109fdc:	110786c0 	call	8110786c <DMA_OPEN_DEVICE>
81109fe0:	1000051e 	bne	r2,zero,81109ff8 <TestDMA_M1_M2+0x44>
		printf("Error Opening DMA Device");
81109fe4:	012044b4 	movhi	r4,33042
81109fe8:	213a2e04 	addi	r4,r4,-5960
81109fec:	110bfd80 	call	8110bfd8 <printf>
		return FALSE;
81109ff0:	0005883a 	mov	r2,zero
81109ff4:	0000cd06 	br	8110a32c <TestDMA_M1_M2+0x378>
	}

	if (DMA_DISPATCHER_RESET(DMADev, DMA_WAIT, DMA_DEFAULT_WAIT_PERIOD) == FALSE) {
81109ff8:	e0bfde17 	ldw	r2,-136(fp)
81109ffc:	000d883a 	mov	r6,zero
8110a000:	01400044 	movi	r5,1
8110a004:	1009883a 	mov	r4,r2
8110a008:	1107a780 	call	81107a78 <DMA_DISPATCHER_RESET>
8110a00c:	1000051e 	bne	r2,zero,8110a024 <TestDMA_M1_M2+0x70>
		printf("Error Reseting Dispatcher");
8110a010:	012044b4 	movhi	r4,33042
8110a014:	213a3504 	addi	r4,r4,-5932
8110a018:	110bfd80 	call	8110bfd8 <printf>
		return FALSE;
8110a01c:	0005883a 	mov	r2,zero
8110a020:	0000c206 	br	8110a32c <TestDMA_M1_M2+0x378>
	}

	alt_u32 control_bits = 0x00000000;
8110a024:	e03fda15 	stw	zero,-152(fp)

	const alt_u32 step = DDR2_M1_MEMORY_SIZE / 16;
8110a028:	00820034 	movhi	r2,2048
8110a02c:	e0bfdb15 	stw	r2,-148(fp)
	alt_u32 read_addr_arr[16];
	read_addr_arr[0] = DDR2_M1_MEMORY_BASE;
8110a030:	e03fdf15 	stw	zero,-132(fp)
	read_addr_arr[1] = read_addr_arr[0] + step;
8110a034:	e0ffdf17 	ldw	r3,-132(fp)
8110a038:	e0bfdb17 	ldw	r2,-148(fp)
8110a03c:	1885883a 	add	r2,r3,r2
8110a040:	e0bfe015 	stw	r2,-128(fp)
	read_addr_arr[2] = read_addr_arr[1] + step;
8110a044:	e0ffe017 	ldw	r3,-128(fp)
8110a048:	e0bfdb17 	ldw	r2,-148(fp)
8110a04c:	1885883a 	add	r2,r3,r2
8110a050:	e0bfe115 	stw	r2,-124(fp)
	read_addr_arr[3] = read_addr_arr[2] + step;
8110a054:	e0ffe117 	ldw	r3,-124(fp)
8110a058:	e0bfdb17 	ldw	r2,-148(fp)
8110a05c:	1885883a 	add	r2,r3,r2
8110a060:	e0bfe215 	stw	r2,-120(fp)
	read_addr_arr[4] = read_addr_arr[3] + step;
8110a064:	e0ffe217 	ldw	r3,-120(fp)
8110a068:	e0bfdb17 	ldw	r2,-148(fp)
8110a06c:	1885883a 	add	r2,r3,r2
8110a070:	e0bfe315 	stw	r2,-116(fp)
	read_addr_arr[5] = read_addr_arr[4] + step;
8110a074:	e0ffe317 	ldw	r3,-116(fp)
8110a078:	e0bfdb17 	ldw	r2,-148(fp)
8110a07c:	1885883a 	add	r2,r3,r2
8110a080:	e0bfe415 	stw	r2,-112(fp)
	read_addr_arr[6] = read_addr_arr[5] + step;
8110a084:	e0ffe417 	ldw	r3,-112(fp)
8110a088:	e0bfdb17 	ldw	r2,-148(fp)
8110a08c:	1885883a 	add	r2,r3,r2
8110a090:	e0bfe515 	stw	r2,-108(fp)
	read_addr_arr[7] = read_addr_arr[6] + step;
8110a094:	e0ffe517 	ldw	r3,-108(fp)
8110a098:	e0bfdb17 	ldw	r2,-148(fp)
8110a09c:	1885883a 	add	r2,r3,r2
8110a0a0:	e0bfe615 	stw	r2,-104(fp)
	read_addr_arr[8] = read_addr_arr[7] + step;
8110a0a4:	e0ffe617 	ldw	r3,-104(fp)
8110a0a8:	e0bfdb17 	ldw	r2,-148(fp)
8110a0ac:	1885883a 	add	r2,r3,r2
8110a0b0:	e0bfe715 	stw	r2,-100(fp)
	read_addr_arr[9] = read_addr_arr[8] + step;
8110a0b4:	e0ffe717 	ldw	r3,-100(fp)
8110a0b8:	e0bfdb17 	ldw	r2,-148(fp)
8110a0bc:	1885883a 	add	r2,r3,r2
8110a0c0:	e0bfe815 	stw	r2,-96(fp)
	read_addr_arr[10] = read_addr_arr[9] + step;
8110a0c4:	e0ffe817 	ldw	r3,-96(fp)
8110a0c8:	e0bfdb17 	ldw	r2,-148(fp)
8110a0cc:	1885883a 	add	r2,r3,r2
8110a0d0:	e0bfe915 	stw	r2,-92(fp)
	read_addr_arr[11] = read_addr_arr[10] + step;
8110a0d4:	e0ffe917 	ldw	r3,-92(fp)
8110a0d8:	e0bfdb17 	ldw	r2,-148(fp)
8110a0dc:	1885883a 	add	r2,r3,r2
8110a0e0:	e0bfea15 	stw	r2,-88(fp)
	read_addr_arr[12] = read_addr_arr[11] + step;
8110a0e4:	e0ffea17 	ldw	r3,-88(fp)
8110a0e8:	e0bfdb17 	ldw	r2,-148(fp)
8110a0ec:	1885883a 	add	r2,r3,r2
8110a0f0:	e0bfeb15 	stw	r2,-84(fp)
	read_addr_arr[13] = read_addr_arr[12] + step;
8110a0f4:	e0ffeb17 	ldw	r3,-84(fp)
8110a0f8:	e0bfdb17 	ldw	r2,-148(fp)
8110a0fc:	1885883a 	add	r2,r3,r2
8110a100:	e0bfec15 	stw	r2,-80(fp)
	read_addr_arr[14] = read_addr_arr[13] + step;
8110a104:	e0ffec17 	ldw	r3,-80(fp)
8110a108:	e0bfdb17 	ldw	r2,-148(fp)
8110a10c:	1885883a 	add	r2,r3,r2
8110a110:	e0bfed15 	stw	r2,-76(fp)
	read_addr_arr[15] = read_addr_arr[14] + step;
8110a114:	e0ffed17 	ldw	r3,-76(fp)
8110a118:	e0bfdb17 	ldw	r2,-148(fp)
8110a11c:	1885883a 	add	r2,r3,r2
8110a120:	e0bfee15 	stw	r2,-72(fp)

	alt_u32 write_addr_arr[16];
	write_addr_arr[0] = DDR2_M2_MEMORY_BASE;
8110a124:	00a00034 	movhi	r2,32768
8110a128:	e0bfef15 	stw	r2,-68(fp)
	write_addr_arr[1] = write_addr_arr[0] + step;
8110a12c:	e0ffef17 	ldw	r3,-68(fp)
8110a130:	e0bfdb17 	ldw	r2,-148(fp)
8110a134:	1885883a 	add	r2,r3,r2
8110a138:	e0bff015 	stw	r2,-64(fp)
	write_addr_arr[2] = write_addr_arr[1] + step;
8110a13c:	e0fff017 	ldw	r3,-64(fp)
8110a140:	e0bfdb17 	ldw	r2,-148(fp)
8110a144:	1885883a 	add	r2,r3,r2
8110a148:	e0bff115 	stw	r2,-60(fp)
	write_addr_arr[3] = write_addr_arr[2] + step;
8110a14c:	e0fff117 	ldw	r3,-60(fp)
8110a150:	e0bfdb17 	ldw	r2,-148(fp)
8110a154:	1885883a 	add	r2,r3,r2
8110a158:	e0bff215 	stw	r2,-56(fp)
	write_addr_arr[4] = write_addr_arr[3] + step;
8110a15c:	e0fff217 	ldw	r3,-56(fp)
8110a160:	e0bfdb17 	ldw	r2,-148(fp)
8110a164:	1885883a 	add	r2,r3,r2
8110a168:	e0bff315 	stw	r2,-52(fp)
	write_addr_arr[5] = write_addr_arr[4] + step;
8110a16c:	e0fff317 	ldw	r3,-52(fp)
8110a170:	e0bfdb17 	ldw	r2,-148(fp)
8110a174:	1885883a 	add	r2,r3,r2
8110a178:	e0bff415 	stw	r2,-48(fp)
	write_addr_arr[6] = write_addr_arr[5] + step;
8110a17c:	e0fff417 	ldw	r3,-48(fp)
8110a180:	e0bfdb17 	ldw	r2,-148(fp)
8110a184:	1885883a 	add	r2,r3,r2
8110a188:	e0bff515 	stw	r2,-44(fp)
	write_addr_arr[7] = write_addr_arr[6] + step;
8110a18c:	e0fff517 	ldw	r3,-44(fp)
8110a190:	e0bfdb17 	ldw	r2,-148(fp)
8110a194:	1885883a 	add	r2,r3,r2
8110a198:	e0bff615 	stw	r2,-40(fp)
	write_addr_arr[8] = write_addr_arr[7] + step;
8110a19c:	e0fff617 	ldw	r3,-40(fp)
8110a1a0:	e0bfdb17 	ldw	r2,-148(fp)
8110a1a4:	1885883a 	add	r2,r3,r2
8110a1a8:	e0bff715 	stw	r2,-36(fp)
	write_addr_arr[9] = write_addr_arr[8] + step;
8110a1ac:	e0fff717 	ldw	r3,-36(fp)
8110a1b0:	e0bfdb17 	ldw	r2,-148(fp)
8110a1b4:	1885883a 	add	r2,r3,r2
8110a1b8:	e0bff815 	stw	r2,-32(fp)
	write_addr_arr[10] = write_addr_arr[9] + step;
8110a1bc:	e0fff817 	ldw	r3,-32(fp)
8110a1c0:	e0bfdb17 	ldw	r2,-148(fp)
8110a1c4:	1885883a 	add	r2,r3,r2
8110a1c8:	e0bff915 	stw	r2,-28(fp)
	write_addr_arr[11] = write_addr_arr[10] + step;
8110a1cc:	e0fff917 	ldw	r3,-28(fp)
8110a1d0:	e0bfdb17 	ldw	r2,-148(fp)
8110a1d4:	1885883a 	add	r2,r3,r2
8110a1d8:	e0bffa15 	stw	r2,-24(fp)
	write_addr_arr[12] = write_addr_arr[11] + step;
8110a1dc:	e0fffa17 	ldw	r3,-24(fp)
8110a1e0:	e0bfdb17 	ldw	r2,-148(fp)
8110a1e4:	1885883a 	add	r2,r3,r2
8110a1e8:	e0bffb15 	stw	r2,-20(fp)
	write_addr_arr[13] = write_addr_arr[12] + step;
8110a1ec:	e0fffb17 	ldw	r3,-20(fp)
8110a1f0:	e0bfdb17 	ldw	r2,-148(fp)
8110a1f4:	1885883a 	add	r2,r3,r2
8110a1f8:	e0bffc15 	stw	r2,-16(fp)
	write_addr_arr[14] = write_addr_arr[13] + step;
8110a1fc:	e0fffc17 	ldw	r3,-16(fp)
8110a200:	e0bfdb17 	ldw	r2,-148(fp)
8110a204:	1885883a 	add	r2,r3,r2
8110a208:	e0bffd15 	stw	r2,-12(fp)
	write_addr_arr[15] = write_addr_arr[14] + step;
8110a20c:	e0fffd17 	ldw	r3,-12(fp)
8110a210:	e0bfdb17 	ldw	r2,-148(fp)
8110a214:	1885883a 	add	r2,r3,r2
8110a218:	e0bffe15 	stw	r2,-8(fp)

	DDR2_MEMORY_RANDOM_WRITE_TEST(DDR2_M1_ID, DDR2_VERBOSE, DDR2_TIME);
8110a21c:	01800044 	movi	r6,1
8110a220:	01400044 	movi	r5,1
8110a224:	01000044 	movi	r4,1
8110a228:	11072440 	call	81107244 <DDR2_MEMORY_RANDOM_WRITE_TEST>

	int TimeStart, TimeElapsed = 0;
8110a22c:	e03fdc15 	stw	zero,-144(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
8110a230:	d0a04817 	ldw	r2,-32480(gp)

	TimeStart = alt_nticks();
8110a234:	e0bfdd15 	stw	r2,-140(fp)
	if (DMA_MULTIPLE_TRANSFER(DMADev, read_addr_arr, write_addr_arr, 16, step,
8110a238:	e0ffde17 	ldw	r3,-136(fp)
8110a23c:	e17fef04 	addi	r5,fp,-68
8110a240:	e13fdf04 	addi	r4,fp,-132
8110a244:	d8000315 	stw	zero,12(sp)
8110a248:	00800044 	movi	r2,1
8110a24c:	d8800215 	stw	r2,8(sp)
8110a250:	e0bfda17 	ldw	r2,-152(fp)
8110a254:	d8800115 	stw	r2,4(sp)
8110a258:	e0bfdb17 	ldw	r2,-148(fp)
8110a25c:	d8800015 	stw	r2,0(sp)
8110a260:	01c00404 	movi	r7,16
8110a264:	280d883a 	mov	r6,r5
8110a268:	200b883a 	mov	r5,r4
8110a26c:	1809883a 	mov	r4,r3
8110a270:	1107c240 	call	81107c24 <DMA_MULTIPLE_TRANSFER>
8110a274:	1000051e 	bne	r2,zero,8110a28c <TestDMA_M1_M2+0x2d8>
			control_bits, DMA_WAIT, DMA_DEFAULT_WAIT_PERIOD) == FALSE) {
		printf("Error During DMA Transfer");
8110a278:	012044b4 	movhi	r4,33042
8110a27c:	213a3c04 	addi	r4,r4,-5904
8110a280:	110bfd80 	call	8110bfd8 <printf>
		return FALSE;
8110a284:	0005883a 	mov	r2,zero
8110a288:	00002806 	br	8110a32c <TestDMA_M1_M2+0x378>
8110a28c:	d0e04817 	ldw	r3,-32480(gp)
	}
	TimeElapsed = alt_nticks() - TimeStart;
8110a290:	e0bfdd17 	ldw	r2,-140(fp)
8110a294:	1885c83a 	sub	r2,r3,r2
8110a298:	e0bfdc15 	stw	r2,-144(fp)
	printf("%.3f sec\n", (float) TimeElapsed / (float) alt_ticks_per_second());
8110a29c:	e13fdc17 	ldw	r4,-144(fp)
8110a2a0:	110b1200 	call	8110b120 <__floatsisf>
8110a2a4:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
8110a2a8:	d0a04717 	ldw	r2,-32484(gp)
8110a2ac:	1009883a 	mov	r4,r2
8110a2b0:	110b2440 	call	8110b244 <__floatunsisf>
8110a2b4:	1007883a 	mov	r3,r2
8110a2b8:	180b883a 	mov	r5,r3
8110a2bc:	8009883a 	mov	r4,r16
8110a2c0:	110a8e40 	call	8110a8e4 <__divsf3>
8110a2c4:	1007883a 	mov	r3,r2
8110a2c8:	1805883a 	mov	r2,r3
8110a2cc:	1009883a 	mov	r4,r2
8110a2d0:	110ba4c0 	call	8110ba4c <__extendsfdf2>
8110a2d4:	100d883a 	mov	r6,r2
8110a2d8:	180f883a 	mov	r7,r3
8110a2dc:	300b883a 	mov	r5,r6
8110a2e0:	380d883a 	mov	r6,r7
8110a2e4:	012044b4 	movhi	r4,33042
8110a2e8:	213a4304 	addi	r4,r4,-5876
8110a2ec:	110bfd80 	call	8110bfd8 <printf>

	if (DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M2_ID, DDR2_VERBOSE,
8110a2f0:	01800044 	movi	r6,1
8110a2f4:	01400044 	movi	r5,1
8110a2f8:	01000084 	movi	r4,2
8110a2fc:	11075240 	call	81107524 <DDR2_MEMORY_RANDOM_READ_TEST>
8110a300:	10800058 	cmpnei	r2,r2,1
8110a304:	1000051e 	bne	r2,zero,8110a31c <TestDMA_M1_M2+0x368>
	DDR2_TIME) == TRUE) {
		printf("Transfer executed correctly\n");
8110a308:	012044b4 	movhi	r4,33042
8110a30c:	213a4604 	addi	r4,r4,-5864
8110a310:	110c0f40 	call	8110c0f4 <puts>
	} else {
		printf("Transfer failed\n");
		return FALSE;
	}

	return TRUE;
8110a314:	00800044 	movi	r2,1
8110a318:	00000406 	br	8110a32c <TestDMA_M1_M2+0x378>

	if (DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M2_ID, DDR2_VERBOSE,
	DDR2_TIME) == TRUE) {
		printf("Transfer executed correctly\n");
	} else {
		printf("Transfer failed\n");
8110a31c:	012044b4 	movhi	r4,33042
8110a320:	213a4d04 	addi	r4,r4,-5836
8110a324:	110c0f40 	call	8110c0f4 <puts>
		return FALSE;
8110a328:	0005883a 	mov	r2,zero
	}

	return TRUE;
}
8110a32c:	e6ffff04 	addi	sp,fp,-4
8110a330:	dfc00217 	ldw	ra,8(sp)
8110a334:	df000117 	ldw	fp,4(sp)
8110a338:	dc000017 	ldw	r16,0(sp)
8110a33c:	dec00304 	addi	sp,sp,12
8110a340:	f800283a 	ret

8110a344 <TestDMA_M2_M1>:

bool TestDMA_M2_M1(void) {
8110a344:	deffd404 	addi	sp,sp,-176
8110a348:	dfc02b15 	stw	ra,172(sp)
8110a34c:	df002a15 	stw	fp,168(sp)
8110a350:	dc002915 	stw	r16,164(sp)
8110a354:	df002a04 	addi	fp,sp,168

	alt_msgdma_dev *DMADev = NULL;
8110a358:	e03fde15 	stw	zero,-136(fp)

	if (DMA_OPEN_DEVICE(&DMADev, (char *) DMA_DDR_M1_CSR_NAME) == FALSE) {
8110a35c:	e0bfde04 	addi	r2,fp,-136
8110a360:	016044b4 	movhi	r5,33042
8110a364:	297a5104 	addi	r5,r5,-5820
8110a368:	1009883a 	mov	r4,r2
8110a36c:	110786c0 	call	8110786c <DMA_OPEN_DEVICE>
8110a370:	1000051e 	bne	r2,zero,8110a388 <TestDMA_M2_M1+0x44>
		printf("Error Opening DMA Device");
8110a374:	012044b4 	movhi	r4,33042
8110a378:	213a2e04 	addi	r4,r4,-5960
8110a37c:	110bfd80 	call	8110bfd8 <printf>
		return FALSE;
8110a380:	0005883a 	mov	r2,zero
8110a384:	0000cd06 	br	8110a6bc <TestDMA_M2_M1+0x378>
	}

	if (DMA_DISPATCHER_RESET(DMADev, DMA_WAIT, DMA_DEFAULT_WAIT_PERIOD) == FALSE) {
8110a388:	e0bfde17 	ldw	r2,-136(fp)
8110a38c:	000d883a 	mov	r6,zero
8110a390:	01400044 	movi	r5,1
8110a394:	1009883a 	mov	r4,r2
8110a398:	1107a780 	call	81107a78 <DMA_DISPATCHER_RESET>
8110a39c:	1000051e 	bne	r2,zero,8110a3b4 <TestDMA_M2_M1+0x70>
		printf("Error Reseting Dispatcher");
8110a3a0:	012044b4 	movhi	r4,33042
8110a3a4:	213a3504 	addi	r4,r4,-5932
8110a3a8:	110bfd80 	call	8110bfd8 <printf>
		return FALSE;
8110a3ac:	0005883a 	mov	r2,zero
8110a3b0:	0000c206 	br	8110a6bc <TestDMA_M2_M1+0x378>
	}

	alt_u32 control_bits = 0x00000000;
8110a3b4:	e03fda15 	stw	zero,-152(fp)

	const alt_u32 step = DDR2_M2_MEMORY_SIZE / 16;
8110a3b8:	00820034 	movhi	r2,2048
8110a3bc:	e0bfdb15 	stw	r2,-148(fp)
	alt_u32 read_addr_arr[16];
	read_addr_arr[0] = DDR2_M2_MEMORY_BASE;
8110a3c0:	00a00034 	movhi	r2,32768
8110a3c4:	e0bfdf15 	stw	r2,-132(fp)
	read_addr_arr[1] = read_addr_arr[0] + step;
8110a3c8:	e0ffdf17 	ldw	r3,-132(fp)
8110a3cc:	e0bfdb17 	ldw	r2,-148(fp)
8110a3d0:	1885883a 	add	r2,r3,r2
8110a3d4:	e0bfe015 	stw	r2,-128(fp)
	read_addr_arr[2] = read_addr_arr[1] + step;
8110a3d8:	e0ffe017 	ldw	r3,-128(fp)
8110a3dc:	e0bfdb17 	ldw	r2,-148(fp)
8110a3e0:	1885883a 	add	r2,r3,r2
8110a3e4:	e0bfe115 	stw	r2,-124(fp)
	read_addr_arr[3] = read_addr_arr[2] + step;
8110a3e8:	e0ffe117 	ldw	r3,-124(fp)
8110a3ec:	e0bfdb17 	ldw	r2,-148(fp)
8110a3f0:	1885883a 	add	r2,r3,r2
8110a3f4:	e0bfe215 	stw	r2,-120(fp)
	read_addr_arr[4] = read_addr_arr[3] + step;
8110a3f8:	e0ffe217 	ldw	r3,-120(fp)
8110a3fc:	e0bfdb17 	ldw	r2,-148(fp)
8110a400:	1885883a 	add	r2,r3,r2
8110a404:	e0bfe315 	stw	r2,-116(fp)
	read_addr_arr[5] = read_addr_arr[4] + step;
8110a408:	e0ffe317 	ldw	r3,-116(fp)
8110a40c:	e0bfdb17 	ldw	r2,-148(fp)
8110a410:	1885883a 	add	r2,r3,r2
8110a414:	e0bfe415 	stw	r2,-112(fp)
	read_addr_arr[6] = read_addr_arr[5] + step;
8110a418:	e0ffe417 	ldw	r3,-112(fp)
8110a41c:	e0bfdb17 	ldw	r2,-148(fp)
8110a420:	1885883a 	add	r2,r3,r2
8110a424:	e0bfe515 	stw	r2,-108(fp)
	read_addr_arr[7] = read_addr_arr[6] + step;
8110a428:	e0ffe517 	ldw	r3,-108(fp)
8110a42c:	e0bfdb17 	ldw	r2,-148(fp)
8110a430:	1885883a 	add	r2,r3,r2
8110a434:	e0bfe615 	stw	r2,-104(fp)
	read_addr_arr[8] = read_addr_arr[7] + step;
8110a438:	e0ffe617 	ldw	r3,-104(fp)
8110a43c:	e0bfdb17 	ldw	r2,-148(fp)
8110a440:	1885883a 	add	r2,r3,r2
8110a444:	e0bfe715 	stw	r2,-100(fp)
	read_addr_arr[9] = read_addr_arr[8] + step;
8110a448:	e0ffe717 	ldw	r3,-100(fp)
8110a44c:	e0bfdb17 	ldw	r2,-148(fp)
8110a450:	1885883a 	add	r2,r3,r2
8110a454:	e0bfe815 	stw	r2,-96(fp)
	read_addr_arr[10] = read_addr_arr[9] + step;
8110a458:	e0ffe817 	ldw	r3,-96(fp)
8110a45c:	e0bfdb17 	ldw	r2,-148(fp)
8110a460:	1885883a 	add	r2,r3,r2
8110a464:	e0bfe915 	stw	r2,-92(fp)
	read_addr_arr[11] = read_addr_arr[10] + step;
8110a468:	e0ffe917 	ldw	r3,-92(fp)
8110a46c:	e0bfdb17 	ldw	r2,-148(fp)
8110a470:	1885883a 	add	r2,r3,r2
8110a474:	e0bfea15 	stw	r2,-88(fp)
	read_addr_arr[12] = read_addr_arr[11] + step;
8110a478:	e0ffea17 	ldw	r3,-88(fp)
8110a47c:	e0bfdb17 	ldw	r2,-148(fp)
8110a480:	1885883a 	add	r2,r3,r2
8110a484:	e0bfeb15 	stw	r2,-84(fp)
	read_addr_arr[13] = read_addr_arr[12] + step;
8110a488:	e0ffeb17 	ldw	r3,-84(fp)
8110a48c:	e0bfdb17 	ldw	r2,-148(fp)
8110a490:	1885883a 	add	r2,r3,r2
8110a494:	e0bfec15 	stw	r2,-80(fp)
	read_addr_arr[14] = read_addr_arr[13] + step;
8110a498:	e0ffec17 	ldw	r3,-80(fp)
8110a49c:	e0bfdb17 	ldw	r2,-148(fp)
8110a4a0:	1885883a 	add	r2,r3,r2
8110a4a4:	e0bfed15 	stw	r2,-76(fp)
	read_addr_arr[15] = read_addr_arr[14] + step;
8110a4a8:	e0ffed17 	ldw	r3,-76(fp)
8110a4ac:	e0bfdb17 	ldw	r2,-148(fp)
8110a4b0:	1885883a 	add	r2,r3,r2
8110a4b4:	e0bfee15 	stw	r2,-72(fp)

	alt_u32 write_addr_arr[16];
	write_addr_arr[0] = DDR2_M1_MEMORY_BASE;
8110a4b8:	e03fef15 	stw	zero,-68(fp)
	write_addr_arr[1] = write_addr_arr[0] + step;
8110a4bc:	e0ffef17 	ldw	r3,-68(fp)
8110a4c0:	e0bfdb17 	ldw	r2,-148(fp)
8110a4c4:	1885883a 	add	r2,r3,r2
8110a4c8:	e0bff015 	stw	r2,-64(fp)
	write_addr_arr[2] = write_addr_arr[1] + step;
8110a4cc:	e0fff017 	ldw	r3,-64(fp)
8110a4d0:	e0bfdb17 	ldw	r2,-148(fp)
8110a4d4:	1885883a 	add	r2,r3,r2
8110a4d8:	e0bff115 	stw	r2,-60(fp)
	write_addr_arr[3] = write_addr_arr[2] + step;
8110a4dc:	e0fff117 	ldw	r3,-60(fp)
8110a4e0:	e0bfdb17 	ldw	r2,-148(fp)
8110a4e4:	1885883a 	add	r2,r3,r2
8110a4e8:	e0bff215 	stw	r2,-56(fp)
	write_addr_arr[4] = write_addr_arr[3] + step;
8110a4ec:	e0fff217 	ldw	r3,-56(fp)
8110a4f0:	e0bfdb17 	ldw	r2,-148(fp)
8110a4f4:	1885883a 	add	r2,r3,r2
8110a4f8:	e0bff315 	stw	r2,-52(fp)
	write_addr_arr[5] = write_addr_arr[4] + step;
8110a4fc:	e0fff317 	ldw	r3,-52(fp)
8110a500:	e0bfdb17 	ldw	r2,-148(fp)
8110a504:	1885883a 	add	r2,r3,r2
8110a508:	e0bff415 	stw	r2,-48(fp)
	write_addr_arr[6] = write_addr_arr[5] + step;
8110a50c:	e0fff417 	ldw	r3,-48(fp)
8110a510:	e0bfdb17 	ldw	r2,-148(fp)
8110a514:	1885883a 	add	r2,r3,r2
8110a518:	e0bff515 	stw	r2,-44(fp)
	write_addr_arr[7] = write_addr_arr[6] + step;
8110a51c:	e0fff517 	ldw	r3,-44(fp)
8110a520:	e0bfdb17 	ldw	r2,-148(fp)
8110a524:	1885883a 	add	r2,r3,r2
8110a528:	e0bff615 	stw	r2,-40(fp)
	write_addr_arr[8] = write_addr_arr[7] + step;
8110a52c:	e0fff617 	ldw	r3,-40(fp)
8110a530:	e0bfdb17 	ldw	r2,-148(fp)
8110a534:	1885883a 	add	r2,r3,r2
8110a538:	e0bff715 	stw	r2,-36(fp)
	write_addr_arr[9] = write_addr_arr[8] + step;
8110a53c:	e0fff717 	ldw	r3,-36(fp)
8110a540:	e0bfdb17 	ldw	r2,-148(fp)
8110a544:	1885883a 	add	r2,r3,r2
8110a548:	e0bff815 	stw	r2,-32(fp)
	write_addr_arr[10] = write_addr_arr[9] + step;
8110a54c:	e0fff817 	ldw	r3,-32(fp)
8110a550:	e0bfdb17 	ldw	r2,-148(fp)
8110a554:	1885883a 	add	r2,r3,r2
8110a558:	e0bff915 	stw	r2,-28(fp)
	write_addr_arr[11] = write_addr_arr[10] + step;
8110a55c:	e0fff917 	ldw	r3,-28(fp)
8110a560:	e0bfdb17 	ldw	r2,-148(fp)
8110a564:	1885883a 	add	r2,r3,r2
8110a568:	e0bffa15 	stw	r2,-24(fp)
	write_addr_arr[12] = write_addr_arr[11] + step;
8110a56c:	e0fffa17 	ldw	r3,-24(fp)
8110a570:	e0bfdb17 	ldw	r2,-148(fp)
8110a574:	1885883a 	add	r2,r3,r2
8110a578:	e0bffb15 	stw	r2,-20(fp)
	write_addr_arr[13] = write_addr_arr[12] + step;
8110a57c:	e0fffb17 	ldw	r3,-20(fp)
8110a580:	e0bfdb17 	ldw	r2,-148(fp)
8110a584:	1885883a 	add	r2,r3,r2
8110a588:	e0bffc15 	stw	r2,-16(fp)
	write_addr_arr[14] = write_addr_arr[13] + step;
8110a58c:	e0fffc17 	ldw	r3,-16(fp)
8110a590:	e0bfdb17 	ldw	r2,-148(fp)
8110a594:	1885883a 	add	r2,r3,r2
8110a598:	e0bffd15 	stw	r2,-12(fp)
	write_addr_arr[15] = write_addr_arr[14] + step;
8110a59c:	e0fffd17 	ldw	r3,-12(fp)
8110a5a0:	e0bfdb17 	ldw	r2,-148(fp)
8110a5a4:	1885883a 	add	r2,r3,r2
8110a5a8:	e0bffe15 	stw	r2,-8(fp)

	DDR2_MEMORY_RANDOM_WRITE_TEST(DDR2_M2_ID, DDR2_VERBOSE, DDR2_TIME);
8110a5ac:	01800044 	movi	r6,1
8110a5b0:	01400044 	movi	r5,1
8110a5b4:	01000084 	movi	r4,2
8110a5b8:	11072440 	call	81107244 <DDR2_MEMORY_RANDOM_WRITE_TEST>

	int TimeStart, TimeElapsed = 0;
8110a5bc:	e03fdc15 	stw	zero,-144(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
8110a5c0:	d0a04817 	ldw	r2,-32480(gp)

	TimeStart = alt_nticks();
8110a5c4:	e0bfdd15 	stw	r2,-140(fp)
	if (DMA_MULTIPLE_TRANSFER(DMADev, read_addr_arr, write_addr_arr, 16, step,
8110a5c8:	e0ffde17 	ldw	r3,-136(fp)
8110a5cc:	e17fef04 	addi	r5,fp,-68
8110a5d0:	e13fdf04 	addi	r4,fp,-132
8110a5d4:	d8000315 	stw	zero,12(sp)
8110a5d8:	00800044 	movi	r2,1
8110a5dc:	d8800215 	stw	r2,8(sp)
8110a5e0:	e0bfda17 	ldw	r2,-152(fp)
8110a5e4:	d8800115 	stw	r2,4(sp)
8110a5e8:	e0bfdb17 	ldw	r2,-148(fp)
8110a5ec:	d8800015 	stw	r2,0(sp)
8110a5f0:	01c00404 	movi	r7,16
8110a5f4:	280d883a 	mov	r6,r5
8110a5f8:	200b883a 	mov	r5,r4
8110a5fc:	1809883a 	mov	r4,r3
8110a600:	1107c240 	call	81107c24 <DMA_MULTIPLE_TRANSFER>
8110a604:	1000051e 	bne	r2,zero,8110a61c <TestDMA_M2_M1+0x2d8>
			control_bits, DMA_WAIT, DMA_DEFAULT_WAIT_PERIOD) == FALSE) {
		printf("Error During DMA Transfer");
8110a608:	012044b4 	movhi	r4,33042
8110a60c:	213a3c04 	addi	r4,r4,-5904
8110a610:	110bfd80 	call	8110bfd8 <printf>
		return FALSE;
8110a614:	0005883a 	mov	r2,zero
8110a618:	00002806 	br	8110a6bc <TestDMA_M2_M1+0x378>
8110a61c:	d0e04817 	ldw	r3,-32480(gp)
	}
	TimeElapsed = alt_nticks() - TimeStart;
8110a620:	e0bfdd17 	ldw	r2,-140(fp)
8110a624:	1885c83a 	sub	r2,r3,r2
8110a628:	e0bfdc15 	stw	r2,-144(fp)
	printf("%.3f sec\n", (float) TimeElapsed / (float) alt_ticks_per_second());
8110a62c:	e13fdc17 	ldw	r4,-144(fp)
8110a630:	110b1200 	call	8110b120 <__floatsisf>
8110a634:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
8110a638:	d0a04717 	ldw	r2,-32484(gp)
8110a63c:	1009883a 	mov	r4,r2
8110a640:	110b2440 	call	8110b244 <__floatunsisf>
8110a644:	1007883a 	mov	r3,r2
8110a648:	180b883a 	mov	r5,r3
8110a64c:	8009883a 	mov	r4,r16
8110a650:	110a8e40 	call	8110a8e4 <__divsf3>
8110a654:	1007883a 	mov	r3,r2
8110a658:	1805883a 	mov	r2,r3
8110a65c:	1009883a 	mov	r4,r2
8110a660:	110ba4c0 	call	8110ba4c <__extendsfdf2>
8110a664:	100d883a 	mov	r6,r2
8110a668:	180f883a 	mov	r7,r3
8110a66c:	300b883a 	mov	r5,r6
8110a670:	380d883a 	mov	r6,r7
8110a674:	012044b4 	movhi	r4,33042
8110a678:	213a4304 	addi	r4,r4,-5876
8110a67c:	110bfd80 	call	8110bfd8 <printf>

	if (DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M1_ID, DDR2_VERBOSE,
8110a680:	01800044 	movi	r6,1
8110a684:	01400044 	movi	r5,1
8110a688:	01000044 	movi	r4,1
8110a68c:	11075240 	call	81107524 <DDR2_MEMORY_RANDOM_READ_TEST>
8110a690:	10800058 	cmpnei	r2,r2,1
8110a694:	1000051e 	bne	r2,zero,8110a6ac <TestDMA_M2_M1+0x368>
	DDR2_TIME) == TRUE) {
		printf("Transfer executed correctly\n");
8110a698:	012044b4 	movhi	r4,33042
8110a69c:	213a4604 	addi	r4,r4,-5864
8110a6a0:	110c0f40 	call	8110c0f4 <puts>
	} else {
		printf("Transfer failed\n");
		return FALSE;
	}

	return TRUE;
8110a6a4:	00800044 	movi	r2,1
8110a6a8:	00000406 	br	8110a6bc <TestDMA_M2_M1+0x378>

	if (DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M1_ID, DDR2_VERBOSE,
	DDR2_TIME) == TRUE) {
		printf("Transfer executed correctly\n");
	} else {
		printf("Transfer failed\n");
8110a6ac:	012044b4 	movhi	r4,33042
8110a6b0:	213a4d04 	addi	r4,r4,-5836
8110a6b4:	110c0f40 	call	8110c0f4 <puts>
		return FALSE;
8110a6b8:	0005883a 	mov	r2,zero
	}

	return TRUE;
}
8110a6bc:	e6ffff04 	addi	sp,fp,-4
8110a6c0:	dfc00217 	ldw	ra,8(sp)
8110a6c4:	df000117 	ldw	fp,4(sp)
8110a6c8:	dc000017 	ldw	r16,0(sp)
8110a6cc:	dec00304 	addi	sp,sp,12
8110a6d0:	f800283a 	ret

8110a6d4 <_reg_write>:
 *
 * @retval 1 : Sucesso 
 *
 */

alt_32 _reg_write(int BASE_ADD, alt_32 REG_ADD, alt_32 REG_Dado) {
8110a6d4:	defffc04 	addi	sp,sp,-16
8110a6d8:	df000315 	stw	fp,12(sp)
8110a6dc:	df000304 	addi	fp,sp,12
8110a6e0:	e13ffd15 	stw	r4,-12(fp)
8110a6e4:	e17ffe15 	stw	r5,-8(fp)
8110a6e8:	e1bfff15 	stw	r6,-4(fp)

	IOWR_32DIRECT(BASE_ADD, REG_ADD << 2, REG_Dado);
8110a6ec:	e0bffe17 	ldw	r2,-8(fp)
8110a6f0:	1085883a 	add	r2,r2,r2
8110a6f4:	1085883a 	add	r2,r2,r2
8110a6f8:	1007883a 	mov	r3,r2
8110a6fc:	e0bffd17 	ldw	r2,-12(fp)
8110a700:	1885883a 	add	r2,r3,r2
8110a704:	1007883a 	mov	r3,r2
8110a708:	e0bfff17 	ldw	r2,-4(fp)
8110a70c:	18800035 	stwio	r2,0(r3)
	return 1;
8110a710:	00800044 	movi	r2,1

}
8110a714:	e037883a 	mov	sp,fp
8110a718:	df000017 	ldw	fp,0(sp)
8110a71c:	dec00104 	addi	sp,sp,4
8110a720:	f800283a 	ret

8110a724 <_reg_read>:
 *
 * @retval 1 : Sucesso 
 *
 */

alt_32 _reg_read(int BASE_ADD, alt_32 REG_ADD, alt_32 *REG_Dado) {
8110a724:	defffc04 	addi	sp,sp,-16
8110a728:	df000315 	stw	fp,12(sp)
8110a72c:	df000304 	addi	fp,sp,12
8110a730:	e13ffd15 	stw	r4,-12(fp)
8110a734:	e17ffe15 	stw	r5,-8(fp)
8110a738:	e1bfff15 	stw	r6,-4(fp)

	*REG_Dado = IORD_32DIRECT(BASE_ADD, REG_ADD << 2);
8110a73c:	e0bffe17 	ldw	r2,-8(fp)
8110a740:	1085883a 	add	r2,r2,r2
8110a744:	1085883a 	add	r2,r2,r2
8110a748:	1007883a 	mov	r3,r2
8110a74c:	e0bffd17 	ldw	r2,-12(fp)
8110a750:	1885883a 	add	r2,r3,r2
8110a754:	10c00037 	ldwio	r3,0(r2)
8110a758:	e0bfff17 	ldw	r2,-4(fp)
8110a75c:	10c00015 	stw	r3,0(r2)
	return 1;
8110a760:	00800044 	movi	r2,1

}
8110a764:	e037883a 	mov	sp,fp
8110a768:	df000017 	ldw	fp,0(sp)
8110a76c:	dec00104 	addi	sp,sp,4
8110a770:	f800283a 	ret

8110a774 <_print_codec_status>:
 * @param [in] codec_status
 * *
 * @retval 1 : Sucesso
 *
 */
void _print_codec_status(int codec_status) {
8110a774:	defffa04 	addi	sp,sp,-24
8110a778:	dfc00515 	stw	ra,20(sp)
8110a77c:	df000415 	stw	fp,16(sp)
8110a780:	df000404 	addi	fp,sp,16
8110a784:	e13fff15 	stw	r4,-4(fp)
	int started = (int) ((codec_status >> 6) & 1);
8110a788:	e0bfff17 	ldw	r2,-4(fp)
8110a78c:	1005d1ba 	srai	r2,r2,6
8110a790:	1080004c 	andi	r2,r2,1
8110a794:	e0bffc15 	stw	r2,-16(fp)
	int connecting = (int) ((codec_status >> 5) & 1);
8110a798:	e0bfff17 	ldw	r2,-4(fp)
8110a79c:	1005d17a 	srai	r2,r2,5
8110a7a0:	1080004c 	andi	r2,r2,1
8110a7a4:	e0bffd15 	stw	r2,-12(fp)
	int running = (int) ((codec_status >> 4) & 1);
8110a7a8:	e0bfff17 	ldw	r2,-4(fp)
8110a7ac:	1005d13a 	srai	r2,r2,4
8110a7b0:	1080004c 	andi	r2,r2,1
8110a7b4:	e0bffe15 	stw	r2,-8(fp)

	printf("-------- link status \n");
8110a7b8:	012044b4 	movhi	r4,33042
8110a7bc:	213a5604 	addi	r4,r4,-5800
8110a7c0:	110c0f40 	call	8110c0f4 <puts>
	printf("Link started    : %s \n", (started == 1) ? "S" : "N");
8110a7c4:	e0bffc17 	ldw	r2,-16(fp)
8110a7c8:	10800058 	cmpnei	r2,r2,1
8110a7cc:	1000031e 	bne	r2,zero,8110a7dc <_print_codec_status+0x68>
8110a7d0:	00a044b4 	movhi	r2,33042
8110a7d4:	10ba5c04 	addi	r2,r2,-5776
8110a7d8:	00000206 	br	8110a7e4 <_print_codec_status+0x70>
8110a7dc:	00a044b4 	movhi	r2,33042
8110a7e0:	10ba5d04 	addi	r2,r2,-5772
8110a7e4:	100b883a 	mov	r5,r2
8110a7e8:	012044b4 	movhi	r4,33042
8110a7ec:	213a5e04 	addi	r4,r4,-5768
8110a7f0:	110bfd80 	call	8110bfd8 <printf>
	printf("Link connecting : %s \n", (connecting == 1) ? "S" : "N");
8110a7f4:	e0bffd17 	ldw	r2,-12(fp)
8110a7f8:	10800058 	cmpnei	r2,r2,1
8110a7fc:	1000031e 	bne	r2,zero,8110a80c <_print_codec_status+0x98>
8110a800:	00a044b4 	movhi	r2,33042
8110a804:	10ba5c04 	addi	r2,r2,-5776
8110a808:	00000206 	br	8110a814 <_print_codec_status+0xa0>
8110a80c:	00a044b4 	movhi	r2,33042
8110a810:	10ba5d04 	addi	r2,r2,-5772
8110a814:	100b883a 	mov	r5,r2
8110a818:	012044b4 	movhi	r4,33042
8110a81c:	213a6404 	addi	r4,r4,-5744
8110a820:	110bfd80 	call	8110bfd8 <printf>
	printf("Link running    : %s \n", (running == 1) ? "S" : "N");
8110a824:	e0bffe17 	ldw	r2,-8(fp)
8110a828:	10800058 	cmpnei	r2,r2,1
8110a82c:	1000031e 	bne	r2,zero,8110a83c <_print_codec_status+0xc8>
8110a830:	00a044b4 	movhi	r2,33042
8110a834:	10ba5c04 	addi	r2,r2,-5776
8110a838:	00000206 	br	8110a844 <_print_codec_status+0xd0>
8110a83c:	00a044b4 	movhi	r2,33042
8110a840:	10ba5d04 	addi	r2,r2,-5772
8110a844:	100b883a 	mov	r5,r2
8110a848:	012044b4 	movhi	r4,33042
8110a84c:	213a6a04 	addi	r4,r4,-5720
8110a850:	110bfd80 	call	8110bfd8 <printf>
	printf("--------  \n");
8110a854:	012044b4 	movhi	r4,33042
8110a858:	213a7004 	addi	r4,r4,-5696
8110a85c:	110c0f40 	call	8110c0f4 <puts>
}
8110a860:	0001883a 	nop
8110a864:	e037883a 	mov	sp,fp
8110a868:	dfc00117 	ldw	ra,4(sp)
8110a86c:	df000017 	ldw	fp,0(sp)
8110a870:	dec00204 	addi	sp,sp,8
8110a874:	f800283a 	ret

8110a878 <_split_codec_status>:
 * *
 * @retval 1 : Sucesso
 *
 */
void _split_codec_status(int codec_status, int *started, int *connecting,
		int *running) {
8110a878:	defffb04 	addi	sp,sp,-20
8110a87c:	df000415 	stw	fp,16(sp)
8110a880:	df000404 	addi	fp,sp,16
8110a884:	e13ffc15 	stw	r4,-16(fp)
8110a888:	e17ffd15 	stw	r5,-12(fp)
8110a88c:	e1bffe15 	stw	r6,-8(fp)
8110a890:	e1ffff15 	stw	r7,-4(fp)
	*started = (int) ((codec_status >> 6) & 1);
8110a894:	e0bffc17 	ldw	r2,-16(fp)
8110a898:	1005d1ba 	srai	r2,r2,6
8110a89c:	10c0004c 	andi	r3,r2,1
8110a8a0:	e0bffd17 	ldw	r2,-12(fp)
8110a8a4:	10c00015 	stw	r3,0(r2)
	*connecting = (int) ((codec_status >> 5) & 1);
8110a8a8:	e0bffc17 	ldw	r2,-16(fp)
8110a8ac:	1005d17a 	srai	r2,r2,5
8110a8b0:	10c0004c 	andi	r3,r2,1
8110a8b4:	e0bffe17 	ldw	r2,-8(fp)
8110a8b8:	10c00015 	stw	r3,0(r2)
	*running = (int) ((codec_status >> 4) & 1);
8110a8bc:	e0bffc17 	ldw	r2,-16(fp)
8110a8c0:	1005d13a 	srai	r2,r2,4
8110a8c4:	10c0004c 	andi	r3,r2,1
8110a8c8:	e0bfff17 	ldw	r2,-4(fp)
8110a8cc:	10c00015 	stw	r3,0(r2)
}
8110a8d0:	0001883a 	nop
8110a8d4:	e037883a 	mov	sp,fp
8110a8d8:	df000017 	ldw	fp,0(sp)
8110a8dc:	dec00104 	addi	sp,sp,4
8110a8e0:	f800283a 	ret

8110a8e4 <__divsf3>:
8110a8e4:	defff504 	addi	sp,sp,-44
8110a8e8:	200cd5fa 	srli	r6,r4,23
8110a8ec:	dcc00415 	stw	r19,16(sp)
8110a8f0:	2026d7fa 	srli	r19,r4,31
8110a8f4:	00c02034 	movhi	r3,128
8110a8f8:	dd800715 	stw	r22,28(sp)
8110a8fc:	dd000515 	stw	r20,20(sp)
8110a900:	dc800315 	stw	r18,12(sp)
8110a904:	18ffffc4 	addi	r3,r3,-1
8110a908:	dfc00a15 	stw	ra,40(sp)
8110a90c:	df000915 	stw	fp,36(sp)
8110a910:	ddc00815 	stw	r23,32(sp)
8110a914:	dd400615 	stw	r21,24(sp)
8110a918:	dc400215 	stw	r17,8(sp)
8110a91c:	dc000115 	stw	r16,4(sp)
8110a920:	35003fcc 	andi	r20,r6,255
8110a924:	1924703a 	and	r18,r3,r4
8110a928:	9d803fcc 	andi	r22,r19,255
8110a92c:	a0005226 	beq	r20,zero,8110aa78 <__divsf3+0x194>
8110a930:	00803fc4 	movi	r2,255
8110a934:	a0802e26 	beq	r20,r2,8110a9f0 <__divsf3+0x10c>
8110a938:	91002034 	orhi	r4,r18,128
8110a93c:	202490fa 	slli	r18,r4,3
8110a940:	a53fe044 	addi	r20,r20,-127
8110a944:	0021883a 	mov	r16,zero
8110a948:	002f883a 	mov	r23,zero
8110a94c:	280cd5fa 	srli	r6,r5,23
8110a950:	282ad7fa 	srli	r21,r5,31
8110a954:	00c02034 	movhi	r3,128
8110a958:	18ffffc4 	addi	r3,r3,-1
8110a95c:	31803fcc 	andi	r6,r6,255
8110a960:	1962703a 	and	r17,r3,r5
8110a964:	af003fcc 	andi	fp,r21,255
8110a968:	30004a26 	beq	r6,zero,8110aa94 <__divsf3+0x1b0>
8110a96c:	00803fc4 	movi	r2,255
8110a970:	30804526 	beq	r6,r2,8110aa88 <__divsf3+0x1a4>
8110a974:	89402034 	orhi	r5,r17,128
8110a978:	282290fa 	slli	r17,r5,3
8110a97c:	31bfe044 	addi	r6,r6,-127
8110a980:	000b883a 	mov	r5,zero
8110a984:	2c20b03a 	or	r16,r5,r16
8110a988:	802090ba 	slli	r16,r16,2
8110a98c:	00a04474 	movhi	r2,33041
8110a990:	10aa6c04 	addi	r2,r2,-22096
8110a994:	80a1883a 	add	r16,r16,r2
8110a998:	81000017 	ldw	r4,0(r16)
8110a99c:	9d46f03a 	xor	r3,r19,r21
8110a9a0:	180f883a 	mov	r7,r3
8110a9a4:	18803fcc 	andi	r2,r3,255
8110a9a8:	a18dc83a 	sub	r6,r20,r6
8110a9ac:	2000683a 	jmp	r4
8110a9b0:	8110ab94 	ori	r4,r16,17070
8110a9b4:	8110aa18 	cmpnei	r4,r16,17064
8110a9b8:	8110ab88 	cmpgei	r4,r16,17070
8110a9bc:	8110aa04 	addi	r4,r16,17064
8110a9c0:	8110ab88 	cmpgei	r4,r16,17070
8110a9c4:	8110ab60 	cmpeqi	r4,r16,17069
8110a9c8:	8110ab88 	cmpgei	r4,r16,17070
8110a9cc:	8110aa04 	addi	r4,r16,17064
8110a9d0:	8110aa18 	cmpnei	r4,r16,17064
8110a9d4:	8110aa18 	cmpnei	r4,r16,17064
8110a9d8:	8110ab60 	cmpeqi	r4,r16,17069
8110a9dc:	8110aa04 	addi	r4,r16,17064
8110a9e0:	8110ac74 	orhi	r4,r16,17073
8110a9e4:	8110ac74 	orhi	r4,r16,17073
8110a9e8:	8110ac74 	orhi	r4,r16,17073
8110a9ec:	8110ac28 	cmpgeui	r4,r16,17072
8110a9f0:	9000581e 	bne	r18,zero,8110ab54 <__divsf3+0x270>
8110a9f4:	04000204 	movi	r16,8
8110a9f8:	05c00084 	movi	r23,2
8110a9fc:	003fd306 	br	8110a94c <__reset+0xfb0ea94c>
8110aa00:	0023883a 	mov	r17,zero
8110aa04:	e02d883a 	mov	r22,fp
8110aa08:	282f883a 	mov	r23,r5
8110aa0c:	00800084 	movi	r2,2
8110aa10:	b8808f1e 	bne	r23,r2,8110ac50 <__divsf3+0x36c>
8110aa14:	b005883a 	mov	r2,r22
8110aa18:	11c0004c 	andi	r7,r2,1
8110aa1c:	013fffc4 	movi	r4,-1
8110aa20:	000d883a 	mov	r6,zero
8110aa24:	21003fcc 	andi	r4,r4,255
8110aa28:	200895fa 	slli	r4,r4,23
8110aa2c:	38803fcc 	andi	r2,r7,255
8110aa30:	00c02034 	movhi	r3,128
8110aa34:	100497fa 	slli	r2,r2,31
8110aa38:	18ffffc4 	addi	r3,r3,-1
8110aa3c:	30c6703a 	and	r3,r6,r3
8110aa40:	1906b03a 	or	r3,r3,r4
8110aa44:	1884b03a 	or	r2,r3,r2
8110aa48:	dfc00a17 	ldw	ra,40(sp)
8110aa4c:	df000917 	ldw	fp,36(sp)
8110aa50:	ddc00817 	ldw	r23,32(sp)
8110aa54:	dd800717 	ldw	r22,28(sp)
8110aa58:	dd400617 	ldw	r21,24(sp)
8110aa5c:	dd000517 	ldw	r20,20(sp)
8110aa60:	dcc00417 	ldw	r19,16(sp)
8110aa64:	dc800317 	ldw	r18,12(sp)
8110aa68:	dc400217 	ldw	r17,8(sp)
8110aa6c:	dc000117 	ldw	r16,4(sp)
8110aa70:	dec00b04 	addi	sp,sp,44
8110aa74:	f800283a 	ret
8110aa78:	90002b1e 	bne	r18,zero,8110ab28 <__divsf3+0x244>
8110aa7c:	04000104 	movi	r16,4
8110aa80:	05c00044 	movi	r23,1
8110aa84:	003fb106 	br	8110a94c <__reset+0xfb0ea94c>
8110aa88:	8800251e 	bne	r17,zero,8110ab20 <__divsf3+0x23c>
8110aa8c:	01400084 	movi	r5,2
8110aa90:	00000206 	br	8110aa9c <__divsf3+0x1b8>
8110aa94:	88001a1e 	bne	r17,zero,8110ab00 <__divsf3+0x21c>
8110aa98:	01400044 	movi	r5,1
8110aa9c:	8160b03a 	or	r16,r16,r5
8110aaa0:	802090ba 	slli	r16,r16,2
8110aaa4:	00e04474 	movhi	r3,33041
8110aaa8:	18eab004 	addi	r3,r3,-21824
8110aaac:	80e1883a 	add	r16,r16,r3
8110aab0:	80c00017 	ldw	r3,0(r16)
8110aab4:	9d44f03a 	xor	r2,r19,r21
8110aab8:	a18dc83a 	sub	r6,r20,r6
8110aabc:	1800683a 	jmp	r3
8110aac0:	8110aa18 	cmpnei	r4,r16,17064
8110aac4:	8110aa18 	cmpnei	r4,r16,17064
8110aac8:	8110ac64 	muli	r4,r16,17073
8110aacc:	8110aa00 	call	88110aa0 <__reset+0x20f0aa0>
8110aad0:	8110ac64 	muli	r4,r16,17073
8110aad4:	8110ab60 	cmpeqi	r4,r16,17069
8110aad8:	8110ac64 	muli	r4,r16,17073
8110aadc:	8110aa00 	call	88110aa0 <__reset+0x20f0aa0>
8110aae0:	8110aa18 	cmpnei	r4,r16,17064
8110aae4:	8110aa18 	cmpnei	r4,r16,17064
8110aae8:	8110ab60 	cmpeqi	r4,r16,17069
8110aaec:	8110aa00 	call	88110aa0 <__reset+0x20f0aa0>
8110aaf0:	8110ac74 	orhi	r4,r16,17073
8110aaf4:	8110ac74 	orhi	r4,r16,17073
8110aaf8:	8110ac74 	orhi	r4,r16,17073
8110aafc:	8110ac8c 	andi	r4,r16,17074
8110ab00:	8809883a 	mov	r4,r17
8110ab04:	110bd040 	call	8110bd04 <__clzsi2>
8110ab08:	10fffec4 	addi	r3,r2,-5
8110ab0c:	10801d84 	addi	r2,r2,118
8110ab10:	88e2983a 	sll	r17,r17,r3
8110ab14:	008dc83a 	sub	r6,zero,r2
8110ab18:	000b883a 	mov	r5,zero
8110ab1c:	003f9906 	br	8110a984 <__reset+0xfb0ea984>
8110ab20:	014000c4 	movi	r5,3
8110ab24:	003f9706 	br	8110a984 <__reset+0xfb0ea984>
8110ab28:	9009883a 	mov	r4,r18
8110ab2c:	d9400015 	stw	r5,0(sp)
8110ab30:	110bd040 	call	8110bd04 <__clzsi2>
8110ab34:	10fffec4 	addi	r3,r2,-5
8110ab38:	11801d84 	addi	r6,r2,118
8110ab3c:	90e4983a 	sll	r18,r18,r3
8110ab40:	01a9c83a 	sub	r20,zero,r6
8110ab44:	0021883a 	mov	r16,zero
8110ab48:	002f883a 	mov	r23,zero
8110ab4c:	d9400017 	ldw	r5,0(sp)
8110ab50:	003f7e06 	br	8110a94c <__reset+0xfb0ea94c>
8110ab54:	04000304 	movi	r16,12
8110ab58:	05c000c4 	movi	r23,3
8110ab5c:	003f7b06 	br	8110a94c <__reset+0xfb0ea94c>
8110ab60:	01802034 	movhi	r6,128
8110ab64:	000f883a 	mov	r7,zero
8110ab68:	31bfffc4 	addi	r6,r6,-1
8110ab6c:	013fffc4 	movi	r4,-1
8110ab70:	003fac06 	br	8110aa24 <__reset+0xfb0eaa24>
8110ab74:	01400044 	movi	r5,1
8110ab78:	2909c83a 	sub	r4,r5,r4
8110ab7c:	00c006c4 	movi	r3,27
8110ab80:	19004b0e 	bge	r3,r4,8110acb0 <__divsf3+0x3cc>
8110ab84:	114e703a 	and	r7,r2,r5
8110ab88:	0009883a 	mov	r4,zero
8110ab8c:	000d883a 	mov	r6,zero
8110ab90:	003fa406 	br	8110aa24 <__reset+0xfb0eaa24>
8110ab94:	9006917a 	slli	r3,r18,5
8110ab98:	8822917a 	slli	r17,r17,5
8110ab9c:	1c40372e 	bgeu	r3,r17,8110ac7c <__divsf3+0x398>
8110aba0:	31bfffc4 	addi	r6,r6,-1
8110aba4:	010006c4 	movi	r4,27
8110aba8:	000b883a 	mov	r5,zero
8110abac:	180f883a 	mov	r7,r3
8110abb0:	294b883a 	add	r5,r5,r5
8110abb4:	18c7883a 	add	r3,r3,r3
8110abb8:	38000116 	blt	r7,zero,8110abc0 <__divsf3+0x2dc>
8110abbc:	1c400236 	bltu	r3,r17,8110abc8 <__divsf3+0x2e4>
8110abc0:	1c47c83a 	sub	r3,r3,r17
8110abc4:	29400054 	ori	r5,r5,1
8110abc8:	213fffc4 	addi	r4,r4,-1
8110abcc:	203ff71e 	bne	r4,zero,8110abac <__reset+0xfb0eabac>
8110abd0:	1806c03a 	cmpne	r3,r3,zero
8110abd4:	1962b03a 	or	r17,r3,r5
8110abd8:	31001fc4 	addi	r4,r6,127
8110abdc:	013fe50e 	bge	zero,r4,8110ab74 <__reset+0xfb0eab74>
8110abe0:	88c001cc 	andi	r3,r17,7
8110abe4:	18000426 	beq	r3,zero,8110abf8 <__divsf3+0x314>
8110abe8:	88c003cc 	andi	r3,r17,15
8110abec:	01400104 	movi	r5,4
8110abf0:	19400126 	beq	r3,r5,8110abf8 <__divsf3+0x314>
8110abf4:	8963883a 	add	r17,r17,r5
8110abf8:	88c2002c 	andhi	r3,r17,2048
8110abfc:	18000426 	beq	r3,zero,8110ac10 <__divsf3+0x32c>
8110ac00:	00fe0034 	movhi	r3,63488
8110ac04:	18ffffc4 	addi	r3,r3,-1
8110ac08:	31002004 	addi	r4,r6,128
8110ac0c:	88e2703a 	and	r17,r17,r3
8110ac10:	00c03f84 	movi	r3,254
8110ac14:	193f8016 	blt	r3,r4,8110aa18 <__reset+0xfb0eaa18>
8110ac18:	880c91ba 	slli	r6,r17,6
8110ac1c:	11c0004c 	andi	r7,r2,1
8110ac20:	300cd27a 	srli	r6,r6,9
8110ac24:	003f7f06 	br	8110aa24 <__reset+0xfb0eaa24>
8110ac28:	9080102c 	andhi	r2,r18,64
8110ac2c:	10000226 	beq	r2,zero,8110ac38 <__divsf3+0x354>
8110ac30:	8880102c 	andhi	r2,r17,64
8110ac34:	10001826 	beq	r2,zero,8110ac98 <__divsf3+0x3b4>
8110ac38:	00802034 	movhi	r2,128
8110ac3c:	91801034 	orhi	r6,r18,64
8110ac40:	10bfffc4 	addi	r2,r2,-1
8110ac44:	980f883a 	mov	r7,r19
8110ac48:	308c703a 	and	r6,r6,r2
8110ac4c:	003fc706 	br	8110ab6c <__reset+0xfb0eab6c>
8110ac50:	008000c4 	movi	r2,3
8110ac54:	b8802d26 	beq	r23,r2,8110ad0c <__divsf3+0x428>
8110ac58:	00c00044 	movi	r3,1
8110ac5c:	b005883a 	mov	r2,r22
8110ac60:	b8ffdd1e 	bne	r23,r3,8110abd8 <__reset+0xfb0eabd8>
8110ac64:	11c0004c 	andi	r7,r2,1
8110ac68:	0009883a 	mov	r4,zero
8110ac6c:	000d883a 	mov	r6,zero
8110ac70:	003f6c06 	br	8110aa24 <__reset+0xfb0eaa24>
8110ac74:	9023883a 	mov	r17,r18
8110ac78:	003f6406 	br	8110aa0c <__reset+0xfb0eaa0c>
8110ac7c:	1c47c83a 	sub	r3,r3,r17
8110ac80:	01000684 	movi	r4,26
8110ac84:	01400044 	movi	r5,1
8110ac88:	003fc806 	br	8110abac <__reset+0xfb0eabac>
8110ac8c:	9080102c 	andhi	r2,r18,64
8110ac90:	103fe926 	beq	r2,zero,8110ac38 <__reset+0xfb0eac38>
8110ac94:	0023883a 	mov	r17,zero
8110ac98:	00802034 	movhi	r2,128
8110ac9c:	89801034 	orhi	r6,r17,64
8110aca0:	10bfffc4 	addi	r2,r2,-1
8110aca4:	a80f883a 	mov	r7,r21
8110aca8:	308c703a 	and	r6,r6,r2
8110acac:	003faf06 	br	8110ab6c <__reset+0xfb0eab6c>
8110acb0:	01c00804 	movi	r7,32
8110acb4:	390fc83a 	sub	r7,r7,r4
8110acb8:	89ce983a 	sll	r7,r17,r7
8110acbc:	890ad83a 	srl	r5,r17,r4
8110acc0:	380ec03a 	cmpne	r7,r7,zero
8110acc4:	29cab03a 	or	r5,r5,r7
8110acc8:	28c001cc 	andi	r3,r5,7
8110accc:	18000426 	beq	r3,zero,8110ace0 <__divsf3+0x3fc>
8110acd0:	28c003cc 	andi	r3,r5,15
8110acd4:	01000104 	movi	r4,4
8110acd8:	19000126 	beq	r3,r4,8110ace0 <__divsf3+0x3fc>
8110acdc:	290b883a 	add	r5,r5,r4
8110ace0:	28c1002c 	andhi	r3,r5,1024
8110ace4:	18000426 	beq	r3,zero,8110acf8 <__divsf3+0x414>
8110ace8:	11c0004c 	andi	r7,r2,1
8110acec:	01000044 	movi	r4,1
8110acf0:	000d883a 	mov	r6,zero
8110acf4:	003f4b06 	br	8110aa24 <__reset+0xfb0eaa24>
8110acf8:	280a91ba 	slli	r5,r5,6
8110acfc:	11c0004c 	andi	r7,r2,1
8110ad00:	0009883a 	mov	r4,zero
8110ad04:	280cd27a 	srli	r6,r5,9
8110ad08:	003f4606 	br	8110aa24 <__reset+0xfb0eaa24>
8110ad0c:	00802034 	movhi	r2,128
8110ad10:	89801034 	orhi	r6,r17,64
8110ad14:	10bfffc4 	addi	r2,r2,-1
8110ad18:	b00f883a 	mov	r7,r22
8110ad1c:	308c703a 	and	r6,r6,r2
8110ad20:	003f9206 	br	8110ab6c <__reset+0xfb0eab6c>

8110ad24 <__mulsf3>:
8110ad24:	defff504 	addi	sp,sp,-44
8110ad28:	dc000115 	stw	r16,4(sp)
8110ad2c:	2020d5fa 	srli	r16,r4,23
8110ad30:	dd400615 	stw	r21,24(sp)
8110ad34:	202ad7fa 	srli	r21,r4,31
8110ad38:	dc800315 	stw	r18,12(sp)
8110ad3c:	04802034 	movhi	r18,128
8110ad40:	df000915 	stw	fp,36(sp)
8110ad44:	dd000515 	stw	r20,20(sp)
8110ad48:	94bfffc4 	addi	r18,r18,-1
8110ad4c:	dfc00a15 	stw	ra,40(sp)
8110ad50:	ddc00815 	stw	r23,32(sp)
8110ad54:	dd800715 	stw	r22,28(sp)
8110ad58:	dcc00415 	stw	r19,16(sp)
8110ad5c:	dc400215 	stw	r17,8(sp)
8110ad60:	84003fcc 	andi	r16,r16,255
8110ad64:	9124703a 	and	r18,r18,r4
8110ad68:	a829883a 	mov	r20,r21
8110ad6c:	af003fcc 	andi	fp,r21,255
8110ad70:	80005426 	beq	r16,zero,8110aec4 <__mulsf3+0x1a0>
8110ad74:	00803fc4 	movi	r2,255
8110ad78:	80802f26 	beq	r16,r2,8110ae38 <__mulsf3+0x114>
8110ad7c:	91002034 	orhi	r4,r18,128
8110ad80:	202490fa 	slli	r18,r4,3
8110ad84:	843fe044 	addi	r16,r16,-127
8110ad88:	0023883a 	mov	r17,zero
8110ad8c:	002f883a 	mov	r23,zero
8110ad90:	2804d5fa 	srli	r2,r5,23
8110ad94:	282cd7fa 	srli	r22,r5,31
8110ad98:	01002034 	movhi	r4,128
8110ad9c:	213fffc4 	addi	r4,r4,-1
8110ada0:	10803fcc 	andi	r2,r2,255
8110ada4:	2166703a 	and	r19,r4,r5
8110ada8:	b1803fcc 	andi	r6,r22,255
8110adac:	10004c26 	beq	r2,zero,8110aee0 <__mulsf3+0x1bc>
8110adb0:	00c03fc4 	movi	r3,255
8110adb4:	10c04726 	beq	r2,r3,8110aed4 <__mulsf3+0x1b0>
8110adb8:	99002034 	orhi	r4,r19,128
8110adbc:	202690fa 	slli	r19,r4,3
8110adc0:	10bfe044 	addi	r2,r2,-127
8110adc4:	0007883a 	mov	r3,zero
8110adc8:	80a1883a 	add	r16,r16,r2
8110adcc:	010003c4 	movi	r4,15
8110add0:	1c44b03a 	or	r2,r3,r17
8110add4:	b56af03a 	xor	r21,r22,r21
8110add8:	81c00044 	addi	r7,r16,1
8110addc:	20806b36 	bltu	r4,r2,8110af8c <__mulsf3+0x268>
8110ade0:	100490ba 	slli	r2,r2,2
8110ade4:	01204474 	movhi	r4,33041
8110ade8:	212b7e04 	addi	r4,r4,-21000
8110adec:	1105883a 	add	r2,r2,r4
8110adf0:	10800017 	ldw	r2,0(r2)
8110adf4:	1000683a 	jmp	r2
8110adf8:	8110af8c 	andi	r4,r16,17086
8110adfc:	8110ae4c 	andi	r4,r16,17081
8110ae00:	8110ae4c 	andi	r4,r16,17081
8110ae04:	8110ae48 	cmpgei	r4,r16,17081
8110ae08:	8110af70 	cmpltui	r4,r16,17085
8110ae0c:	8110af70 	cmpltui	r4,r16,17085
8110ae10:	8110af5c 	xori	r4,r16,17085
8110ae14:	8110ae48 	cmpgei	r4,r16,17081
8110ae18:	8110af70 	cmpltui	r4,r16,17085
8110ae1c:	8110af5c 	xori	r4,r16,17085
8110ae20:	8110af70 	cmpltui	r4,r16,17085
8110ae24:	8110ae48 	cmpgei	r4,r16,17081
8110ae28:	8110af7c 	xorhi	r4,r16,17085
8110ae2c:	8110af7c 	xorhi	r4,r16,17085
8110ae30:	8110af7c 	xorhi	r4,r16,17085
8110ae34:	8110b058 	cmpnei	r4,r16,17089
8110ae38:	90003b1e 	bne	r18,zero,8110af28 <__mulsf3+0x204>
8110ae3c:	04400204 	movi	r17,8
8110ae40:	05c00084 	movi	r23,2
8110ae44:	003fd206 	br	8110ad90 <__reset+0xfb0ead90>
8110ae48:	302b883a 	mov	r21,r6
8110ae4c:	00800084 	movi	r2,2
8110ae50:	18802626 	beq	r3,r2,8110aeec <__mulsf3+0x1c8>
8110ae54:	008000c4 	movi	r2,3
8110ae58:	1880ab26 	beq	r3,r2,8110b108 <__mulsf3+0x3e4>
8110ae5c:	00800044 	movi	r2,1
8110ae60:	1880a21e 	bne	r3,r2,8110b0ec <__mulsf3+0x3c8>
8110ae64:	a829883a 	mov	r20,r21
8110ae68:	0007883a 	mov	r3,zero
8110ae6c:	0009883a 	mov	r4,zero
8110ae70:	18803fcc 	andi	r2,r3,255
8110ae74:	100695fa 	slli	r3,r2,23
8110ae78:	a0803fcc 	andi	r2,r20,255
8110ae7c:	100a97fa 	slli	r5,r2,31
8110ae80:	00802034 	movhi	r2,128
8110ae84:	10bfffc4 	addi	r2,r2,-1
8110ae88:	2084703a 	and	r2,r4,r2
8110ae8c:	10c4b03a 	or	r2,r2,r3
8110ae90:	1144b03a 	or	r2,r2,r5
8110ae94:	dfc00a17 	ldw	ra,40(sp)
8110ae98:	df000917 	ldw	fp,36(sp)
8110ae9c:	ddc00817 	ldw	r23,32(sp)
8110aea0:	dd800717 	ldw	r22,28(sp)
8110aea4:	dd400617 	ldw	r21,24(sp)
8110aea8:	dd000517 	ldw	r20,20(sp)
8110aeac:	dcc00417 	ldw	r19,16(sp)
8110aeb0:	dc800317 	ldw	r18,12(sp)
8110aeb4:	dc400217 	ldw	r17,8(sp)
8110aeb8:	dc000117 	ldw	r16,4(sp)
8110aebc:	dec00b04 	addi	sp,sp,44
8110aec0:	f800283a 	ret
8110aec4:	90000d1e 	bne	r18,zero,8110aefc <__mulsf3+0x1d8>
8110aec8:	04400104 	movi	r17,4
8110aecc:	05c00044 	movi	r23,1
8110aed0:	003faf06 	br	8110ad90 <__reset+0xfb0ead90>
8110aed4:	9806c03a 	cmpne	r3,r19,zero
8110aed8:	18c00084 	addi	r3,r3,2
8110aedc:	003fba06 	br	8110adc8 <__reset+0xfb0eadc8>
8110aee0:	9800141e 	bne	r19,zero,8110af34 <__mulsf3+0x210>
8110aee4:	00c00044 	movi	r3,1
8110aee8:	003fb706 	br	8110adc8 <__reset+0xfb0eadc8>
8110aeec:	a829883a 	mov	r20,r21
8110aef0:	00ffffc4 	movi	r3,-1
8110aef4:	0009883a 	mov	r4,zero
8110aef8:	003fdd06 	br	8110ae70 <__reset+0xfb0eae70>
8110aefc:	9009883a 	mov	r4,r18
8110af00:	d9400015 	stw	r5,0(sp)
8110af04:	110bd040 	call	8110bd04 <__clzsi2>
8110af08:	10fffec4 	addi	r3,r2,-5
8110af0c:	10801d84 	addi	r2,r2,118
8110af10:	90e4983a 	sll	r18,r18,r3
8110af14:	00a1c83a 	sub	r16,zero,r2
8110af18:	0023883a 	mov	r17,zero
8110af1c:	002f883a 	mov	r23,zero
8110af20:	d9400017 	ldw	r5,0(sp)
8110af24:	003f9a06 	br	8110ad90 <__reset+0xfb0ead90>
8110af28:	04400304 	movi	r17,12
8110af2c:	05c000c4 	movi	r23,3
8110af30:	003f9706 	br	8110ad90 <__reset+0xfb0ead90>
8110af34:	9809883a 	mov	r4,r19
8110af38:	d9800015 	stw	r6,0(sp)
8110af3c:	110bd040 	call	8110bd04 <__clzsi2>
8110af40:	10fffec4 	addi	r3,r2,-5
8110af44:	10801d84 	addi	r2,r2,118
8110af48:	98e6983a 	sll	r19,r19,r3
8110af4c:	0085c83a 	sub	r2,zero,r2
8110af50:	0007883a 	mov	r3,zero
8110af54:	d9800017 	ldw	r6,0(sp)
8110af58:	003f9b06 	br	8110adc8 <__reset+0xfb0eadc8>
8110af5c:	01002034 	movhi	r4,128
8110af60:	0029883a 	mov	r20,zero
8110af64:	213fffc4 	addi	r4,r4,-1
8110af68:	00ffffc4 	movi	r3,-1
8110af6c:	003fc006 	br	8110ae70 <__reset+0xfb0eae70>
8110af70:	9027883a 	mov	r19,r18
8110af74:	b807883a 	mov	r3,r23
8110af78:	003fb406 	br	8110ae4c <__reset+0xfb0eae4c>
8110af7c:	9027883a 	mov	r19,r18
8110af80:	e02b883a 	mov	r21,fp
8110af84:	b807883a 	mov	r3,r23
8110af88:	003fb006 	br	8110ae4c <__reset+0xfb0eae4c>
8110af8c:	9004d43a 	srli	r2,r18,16
8110af90:	9810d43a 	srli	r8,r19,16
8110af94:	94bfffcc 	andi	r18,r18,65535
8110af98:	993fffcc 	andi	r4,r19,65535
8110af9c:	910d383a 	mul	r6,r18,r4
8110afa0:	20a7383a 	mul	r19,r4,r2
8110afa4:	9225383a 	mul	r18,r18,r8
8110afa8:	3006d43a 	srli	r3,r6,16
8110afac:	1211383a 	mul	r8,r2,r8
8110afb0:	94e5883a 	add	r18,r18,r19
8110afb4:	1c87883a 	add	r3,r3,r18
8110afb8:	1cc0022e 	bgeu	r3,r19,8110afc4 <__mulsf3+0x2a0>
8110afbc:	00800074 	movhi	r2,1
8110afc0:	4091883a 	add	r8,r8,r2
8110afc4:	1804943a 	slli	r2,r3,16
8110afc8:	31bfffcc 	andi	r6,r6,65535
8110afcc:	1806d43a 	srli	r3,r3,16
8110afd0:	1185883a 	add	r2,r2,r6
8110afd4:	102691ba 	slli	r19,r2,6
8110afd8:	1a07883a 	add	r3,r3,r8
8110afdc:	1004d6ba 	srli	r2,r2,26
8110afe0:	180891ba 	slli	r4,r3,6
8110afe4:	9826c03a 	cmpne	r19,r19,zero
8110afe8:	9884b03a 	or	r2,r19,r2
8110afec:	1126b03a 	or	r19,r2,r4
8110aff0:	9882002c 	andhi	r2,r19,2048
8110aff4:	10000426 	beq	r2,zero,8110b008 <__mulsf3+0x2e4>
8110aff8:	9804d07a 	srli	r2,r19,1
8110affc:	9900004c 	andi	r4,r19,1
8110b000:	3821883a 	mov	r16,r7
8110b004:	1126b03a 	or	r19,r2,r4
8110b008:	80c01fc4 	addi	r3,r16,127
8110b00c:	00c0210e 	bge	zero,r3,8110b094 <__mulsf3+0x370>
8110b010:	988001cc 	andi	r2,r19,7
8110b014:	10000426 	beq	r2,zero,8110b028 <__mulsf3+0x304>
8110b018:	988003cc 	andi	r2,r19,15
8110b01c:	01000104 	movi	r4,4
8110b020:	11000126 	beq	r2,r4,8110b028 <__mulsf3+0x304>
8110b024:	9927883a 	add	r19,r19,r4
8110b028:	9882002c 	andhi	r2,r19,2048
8110b02c:	10000426 	beq	r2,zero,8110b040 <__mulsf3+0x31c>
8110b030:	00be0034 	movhi	r2,63488
8110b034:	10bfffc4 	addi	r2,r2,-1
8110b038:	80c02004 	addi	r3,r16,128
8110b03c:	98a6703a 	and	r19,r19,r2
8110b040:	00803f84 	movi	r2,254
8110b044:	10ffa916 	blt	r2,r3,8110aeec <__reset+0xfb0eaeec>
8110b048:	980891ba 	slli	r4,r19,6
8110b04c:	a829883a 	mov	r20,r21
8110b050:	2008d27a 	srli	r4,r4,9
8110b054:	003f8606 	br	8110ae70 <__reset+0xfb0eae70>
8110b058:	9080102c 	andhi	r2,r18,64
8110b05c:	10000826 	beq	r2,zero,8110b080 <__mulsf3+0x35c>
8110b060:	9880102c 	andhi	r2,r19,64
8110b064:	1000061e 	bne	r2,zero,8110b080 <__mulsf3+0x35c>
8110b068:	00802034 	movhi	r2,128
8110b06c:	99001034 	orhi	r4,r19,64
8110b070:	10bfffc4 	addi	r2,r2,-1
8110b074:	b029883a 	mov	r20,r22
8110b078:	2088703a 	and	r4,r4,r2
8110b07c:	003fba06 	br	8110af68 <__reset+0xfb0eaf68>
8110b080:	00802034 	movhi	r2,128
8110b084:	91001034 	orhi	r4,r18,64
8110b088:	10bfffc4 	addi	r2,r2,-1
8110b08c:	2088703a 	and	r4,r4,r2
8110b090:	003fb506 	br	8110af68 <__reset+0xfb0eaf68>
8110b094:	00800044 	movi	r2,1
8110b098:	10c7c83a 	sub	r3,r2,r3
8110b09c:	008006c4 	movi	r2,27
8110b0a0:	10ff7016 	blt	r2,r3,8110ae64 <__reset+0xfb0eae64>
8110b0a4:	00800804 	movi	r2,32
8110b0a8:	10c5c83a 	sub	r2,r2,r3
8110b0ac:	9884983a 	sll	r2,r19,r2
8110b0b0:	98c6d83a 	srl	r3,r19,r3
8110b0b4:	1004c03a 	cmpne	r2,r2,zero
8110b0b8:	1884b03a 	or	r2,r3,r2
8110b0bc:	10c001cc 	andi	r3,r2,7
8110b0c0:	18000426 	beq	r3,zero,8110b0d4 <__mulsf3+0x3b0>
8110b0c4:	10c003cc 	andi	r3,r2,15
8110b0c8:	01000104 	movi	r4,4
8110b0cc:	19000126 	beq	r3,r4,8110b0d4 <__mulsf3+0x3b0>
8110b0d0:	1105883a 	add	r2,r2,r4
8110b0d4:	10c1002c 	andhi	r3,r2,1024
8110b0d8:	18000626 	beq	r3,zero,8110b0f4 <__mulsf3+0x3d0>
8110b0dc:	a829883a 	mov	r20,r21
8110b0e0:	00c00044 	movi	r3,1
8110b0e4:	0009883a 	mov	r4,zero
8110b0e8:	003f6106 	br	8110ae70 <__reset+0xfb0eae70>
8110b0ec:	3821883a 	mov	r16,r7
8110b0f0:	003fc506 	br	8110b008 <__reset+0xfb0eb008>
8110b0f4:	100491ba 	slli	r2,r2,6
8110b0f8:	a829883a 	mov	r20,r21
8110b0fc:	0007883a 	mov	r3,zero
8110b100:	1008d27a 	srli	r4,r2,9
8110b104:	003f5a06 	br	8110ae70 <__reset+0xfb0eae70>
8110b108:	00802034 	movhi	r2,128
8110b10c:	99001034 	orhi	r4,r19,64
8110b110:	10bfffc4 	addi	r2,r2,-1
8110b114:	a829883a 	mov	r20,r21
8110b118:	2088703a 	and	r4,r4,r2
8110b11c:	003f9206 	br	8110af68 <__reset+0xfb0eaf68>

8110b120 <__floatsisf>:
8110b120:	defffd04 	addi	sp,sp,-12
8110b124:	dfc00215 	stw	ra,8(sp)
8110b128:	dc400115 	stw	r17,4(sp)
8110b12c:	dc000015 	stw	r16,0(sp)
8110b130:	20003526 	beq	r4,zero,8110b208 <__floatsisf+0xe8>
8110b134:	2021883a 	mov	r16,r4
8110b138:	2022d7fa 	srli	r17,r4,31
8110b13c:	20003616 	blt	r4,zero,8110b218 <__floatsisf+0xf8>
8110b140:	8009883a 	mov	r4,r16
8110b144:	110bd040 	call	8110bd04 <__clzsi2>
8110b148:	00c02784 	movi	r3,158
8110b14c:	1887c83a 	sub	r3,r3,r2
8110b150:	01002584 	movi	r4,150
8110b154:	20c01416 	blt	r4,r3,8110b1a8 <__floatsisf+0x88>
8110b158:	20c9c83a 	sub	r4,r4,r3
8110b15c:	8120983a 	sll	r16,r16,r4
8110b160:	00802034 	movhi	r2,128
8110b164:	10bfffc4 	addi	r2,r2,-1
8110b168:	8809883a 	mov	r4,r17
8110b16c:	80a0703a 	and	r16,r16,r2
8110b170:	18803fcc 	andi	r2,r3,255
8110b174:	100695fa 	slli	r3,r2,23
8110b178:	20803fcc 	andi	r2,r4,255
8110b17c:	100897fa 	slli	r4,r2,31
8110b180:	00802034 	movhi	r2,128
8110b184:	10bfffc4 	addi	r2,r2,-1
8110b188:	8084703a 	and	r2,r16,r2
8110b18c:	10c4b03a 	or	r2,r2,r3
8110b190:	1104b03a 	or	r2,r2,r4
8110b194:	dfc00217 	ldw	ra,8(sp)
8110b198:	dc400117 	ldw	r17,4(sp)
8110b19c:	dc000017 	ldw	r16,0(sp)
8110b1a0:	dec00304 	addi	sp,sp,12
8110b1a4:	f800283a 	ret
8110b1a8:	01002644 	movi	r4,153
8110b1ac:	20c01c16 	blt	r4,r3,8110b220 <__floatsisf+0x100>
8110b1b0:	20c9c83a 	sub	r4,r4,r3
8110b1b4:	8120983a 	sll	r16,r16,r4
8110b1b8:	013f0034 	movhi	r4,64512
8110b1bc:	213fffc4 	addi	r4,r4,-1
8110b1c0:	814001cc 	andi	r5,r16,7
8110b1c4:	8108703a 	and	r4,r16,r4
8110b1c8:	28000426 	beq	r5,zero,8110b1dc <__floatsisf+0xbc>
8110b1cc:	840003cc 	andi	r16,r16,15
8110b1d0:	01400104 	movi	r5,4
8110b1d4:	81400126 	beq	r16,r5,8110b1dc <__floatsisf+0xbc>
8110b1d8:	2149883a 	add	r4,r4,r5
8110b1dc:	2141002c 	andhi	r5,r4,1024
8110b1e0:	28000526 	beq	r5,zero,8110b1f8 <__floatsisf+0xd8>
8110b1e4:	00c027c4 	movi	r3,159
8110b1e8:	1887c83a 	sub	r3,r3,r2
8110b1ec:	00bf0034 	movhi	r2,64512
8110b1f0:	10bfffc4 	addi	r2,r2,-1
8110b1f4:	2088703a 	and	r4,r4,r2
8110b1f8:	202091ba 	slli	r16,r4,6
8110b1fc:	8809883a 	mov	r4,r17
8110b200:	8020d27a 	srli	r16,r16,9
8110b204:	003fda06 	br	8110b170 <__reset+0xfb0eb170>
8110b208:	0009883a 	mov	r4,zero
8110b20c:	0007883a 	mov	r3,zero
8110b210:	0021883a 	mov	r16,zero
8110b214:	003fd606 	br	8110b170 <__reset+0xfb0eb170>
8110b218:	0121c83a 	sub	r16,zero,r4
8110b21c:	003fc806 	br	8110b140 <__reset+0xfb0eb140>
8110b220:	01002e44 	movi	r4,185
8110b224:	20c9c83a 	sub	r4,r4,r3
8110b228:	01400144 	movi	r5,5
8110b22c:	8108983a 	sll	r4,r16,r4
8110b230:	288bc83a 	sub	r5,r5,r2
8110b234:	8160d83a 	srl	r16,r16,r5
8110b238:	2008c03a 	cmpne	r4,r4,zero
8110b23c:	8120b03a 	or	r16,r16,r4
8110b240:	003fdd06 	br	8110b1b8 <__reset+0xfb0eb1b8>

8110b244 <__floatunsisf>:
8110b244:	defffe04 	addi	sp,sp,-8
8110b248:	dfc00115 	stw	ra,4(sp)
8110b24c:	dc000015 	stw	r16,0(sp)
8110b250:	20002c26 	beq	r4,zero,8110b304 <__floatunsisf+0xc0>
8110b254:	2021883a 	mov	r16,r4
8110b258:	110bd040 	call	8110bd04 <__clzsi2>
8110b25c:	00c02784 	movi	r3,158
8110b260:	1887c83a 	sub	r3,r3,r2
8110b264:	01002584 	movi	r4,150
8110b268:	20c00f16 	blt	r4,r3,8110b2a8 <__floatunsisf+0x64>
8110b26c:	20c9c83a 	sub	r4,r4,r3
8110b270:	8108983a 	sll	r4,r16,r4
8110b274:	00802034 	movhi	r2,128
8110b278:	10bfffc4 	addi	r2,r2,-1
8110b27c:	2088703a 	and	r4,r4,r2
8110b280:	18803fcc 	andi	r2,r3,255
8110b284:	100695fa 	slli	r3,r2,23
8110b288:	00802034 	movhi	r2,128
8110b28c:	10bfffc4 	addi	r2,r2,-1
8110b290:	2084703a 	and	r2,r4,r2
8110b294:	10c4b03a 	or	r2,r2,r3
8110b298:	dfc00117 	ldw	ra,4(sp)
8110b29c:	dc000017 	ldw	r16,0(sp)
8110b2a0:	dec00204 	addi	sp,sp,8
8110b2a4:	f800283a 	ret
8110b2a8:	01002644 	movi	r4,153
8110b2ac:	20c01816 	blt	r4,r3,8110b310 <__floatunsisf+0xcc>
8110b2b0:	20c9c83a 	sub	r4,r4,r3
8110b2b4:	8108983a 	sll	r4,r16,r4
8110b2b8:	017f0034 	movhi	r5,64512
8110b2bc:	297fffc4 	addi	r5,r5,-1
8110b2c0:	218001cc 	andi	r6,r4,7
8110b2c4:	214a703a 	and	r5,r4,r5
8110b2c8:	30000426 	beq	r6,zero,8110b2dc <__floatunsisf+0x98>
8110b2cc:	210003cc 	andi	r4,r4,15
8110b2d0:	01800104 	movi	r6,4
8110b2d4:	21800126 	beq	r4,r6,8110b2dc <__floatunsisf+0x98>
8110b2d8:	298b883a 	add	r5,r5,r6
8110b2dc:	2901002c 	andhi	r4,r5,1024
8110b2e0:	20000526 	beq	r4,zero,8110b2f8 <__floatunsisf+0xb4>
8110b2e4:	00c027c4 	movi	r3,159
8110b2e8:	1887c83a 	sub	r3,r3,r2
8110b2ec:	00bf0034 	movhi	r2,64512
8110b2f0:	10bfffc4 	addi	r2,r2,-1
8110b2f4:	288a703a 	and	r5,r5,r2
8110b2f8:	280891ba 	slli	r4,r5,6
8110b2fc:	2008d27a 	srli	r4,r4,9
8110b300:	003fdf06 	br	8110b280 <__reset+0xfb0eb280>
8110b304:	0007883a 	mov	r3,zero
8110b308:	0009883a 	mov	r4,zero
8110b30c:	003fdc06 	br	8110b280 <__reset+0xfb0eb280>
8110b310:	01402e44 	movi	r5,185
8110b314:	28cbc83a 	sub	r5,r5,r3
8110b318:	01000144 	movi	r4,5
8110b31c:	2089c83a 	sub	r4,r4,r2
8110b320:	814a983a 	sll	r5,r16,r5
8110b324:	8108d83a 	srl	r4,r16,r4
8110b328:	2820c03a 	cmpne	r16,r5,zero
8110b32c:	2408b03a 	or	r4,r4,r16
8110b330:	003fe106 	br	8110b2b8 <__reset+0xfb0eb2b8>

8110b334 <__muldf3>:
8110b334:	defff304 	addi	sp,sp,-52
8110b338:	2804d53a 	srli	r2,r5,20
8110b33c:	dd800915 	stw	r22,36(sp)
8110b340:	282cd7fa 	srli	r22,r5,31
8110b344:	dc000315 	stw	r16,12(sp)
8110b348:	04000434 	movhi	r16,16
8110b34c:	dd400815 	stw	r21,32(sp)
8110b350:	dc800515 	stw	r18,20(sp)
8110b354:	843fffc4 	addi	r16,r16,-1
8110b358:	dfc00c15 	stw	ra,48(sp)
8110b35c:	df000b15 	stw	fp,44(sp)
8110b360:	ddc00a15 	stw	r23,40(sp)
8110b364:	dd000715 	stw	r20,28(sp)
8110b368:	dcc00615 	stw	r19,24(sp)
8110b36c:	dc400415 	stw	r17,16(sp)
8110b370:	1481ffcc 	andi	r18,r2,2047
8110b374:	2c20703a 	and	r16,r5,r16
8110b378:	b02b883a 	mov	r21,r22
8110b37c:	b2403fcc 	andi	r9,r22,255
8110b380:	90006026 	beq	r18,zero,8110b504 <__muldf3+0x1d0>
8110b384:	0081ffc4 	movi	r2,2047
8110b388:	2029883a 	mov	r20,r4
8110b38c:	90803626 	beq	r18,r2,8110b468 <__muldf3+0x134>
8110b390:	80800434 	orhi	r2,r16,16
8110b394:	100490fa 	slli	r2,r2,3
8110b398:	2020d77a 	srli	r16,r4,29
8110b39c:	202890fa 	slli	r20,r4,3
8110b3a0:	94bf0044 	addi	r18,r18,-1023
8110b3a4:	80a0b03a 	or	r16,r16,r2
8110b3a8:	0027883a 	mov	r19,zero
8110b3ac:	0039883a 	mov	fp,zero
8110b3b0:	3804d53a 	srli	r2,r7,20
8110b3b4:	382ed7fa 	srli	r23,r7,31
8110b3b8:	04400434 	movhi	r17,16
8110b3bc:	8c7fffc4 	addi	r17,r17,-1
8110b3c0:	1081ffcc 	andi	r2,r2,2047
8110b3c4:	3011883a 	mov	r8,r6
8110b3c8:	3c62703a 	and	r17,r7,r17
8110b3cc:	ba803fcc 	andi	r10,r23,255
8110b3d0:	10006d26 	beq	r2,zero,8110b588 <__muldf3+0x254>
8110b3d4:	00c1ffc4 	movi	r3,2047
8110b3d8:	10c06526 	beq	r2,r3,8110b570 <__muldf3+0x23c>
8110b3dc:	88c00434 	orhi	r3,r17,16
8110b3e0:	180690fa 	slli	r3,r3,3
8110b3e4:	3022d77a 	srli	r17,r6,29
8110b3e8:	301090fa 	slli	r8,r6,3
8110b3ec:	10bf0044 	addi	r2,r2,-1023
8110b3f0:	88e2b03a 	or	r17,r17,r3
8110b3f4:	000b883a 	mov	r5,zero
8110b3f8:	9085883a 	add	r2,r18,r2
8110b3fc:	2cc8b03a 	or	r4,r5,r19
8110b400:	00c003c4 	movi	r3,15
8110b404:	bdacf03a 	xor	r22,r23,r22
8110b408:	12c00044 	addi	r11,r2,1
8110b40c:	19009936 	bltu	r3,r4,8110b674 <__muldf3+0x340>
8110b410:	200890ba 	slli	r4,r4,2
8110b414:	00e04474 	movhi	r3,33041
8110b418:	18ed0a04 	addi	r3,r3,-19416
8110b41c:	20c9883a 	add	r4,r4,r3
8110b420:	20c00017 	ldw	r3,0(r4)
8110b424:	1800683a 	jmp	r3
8110b428:	8110b674 	orhi	r4,r16,17113
8110b42c:	8110b488 	cmpgei	r4,r16,17106
8110b430:	8110b488 	cmpgei	r4,r16,17106
8110b434:	8110b484 	addi	r4,r16,17106
8110b438:	8110b650 	cmplti	r4,r16,17113
8110b43c:	8110b650 	cmplti	r4,r16,17113
8110b440:	8110b638 	rdprs	r4,r16,17112
8110b444:	8110b484 	addi	r4,r16,17106
8110b448:	8110b650 	cmplti	r4,r16,17113
8110b44c:	8110b638 	rdprs	r4,r16,17112
8110b450:	8110b650 	cmplti	r4,r16,17113
8110b454:	8110b484 	addi	r4,r16,17106
8110b458:	8110b660 	cmpeqi	r4,r16,17113
8110b45c:	8110b660 	cmpeqi	r4,r16,17113
8110b460:	8110b660 	cmpeqi	r4,r16,17113
8110b464:	8110b87c 	xorhi	r4,r16,17121
8110b468:	2404b03a 	or	r2,r4,r16
8110b46c:	10006f1e 	bne	r2,zero,8110b62c <__muldf3+0x2f8>
8110b470:	04c00204 	movi	r19,8
8110b474:	0021883a 	mov	r16,zero
8110b478:	0029883a 	mov	r20,zero
8110b47c:	07000084 	movi	fp,2
8110b480:	003fcb06 	br	8110b3b0 <__reset+0xfb0eb3b0>
8110b484:	502d883a 	mov	r22,r10
8110b488:	00800084 	movi	r2,2
8110b48c:	28805726 	beq	r5,r2,8110b5ec <__muldf3+0x2b8>
8110b490:	008000c4 	movi	r2,3
8110b494:	28816626 	beq	r5,r2,8110ba30 <__muldf3+0x6fc>
8110b498:	00800044 	movi	r2,1
8110b49c:	2881411e 	bne	r5,r2,8110b9a4 <__muldf3+0x670>
8110b4a0:	b02b883a 	mov	r21,r22
8110b4a4:	0005883a 	mov	r2,zero
8110b4a8:	000b883a 	mov	r5,zero
8110b4ac:	0029883a 	mov	r20,zero
8110b4b0:	1004953a 	slli	r2,r2,20
8110b4b4:	a8c03fcc 	andi	r3,r21,255
8110b4b8:	04400434 	movhi	r17,16
8110b4bc:	8c7fffc4 	addi	r17,r17,-1
8110b4c0:	180697fa 	slli	r3,r3,31
8110b4c4:	2c4a703a 	and	r5,r5,r17
8110b4c8:	288ab03a 	or	r5,r5,r2
8110b4cc:	28c6b03a 	or	r3,r5,r3
8110b4d0:	a005883a 	mov	r2,r20
8110b4d4:	dfc00c17 	ldw	ra,48(sp)
8110b4d8:	df000b17 	ldw	fp,44(sp)
8110b4dc:	ddc00a17 	ldw	r23,40(sp)
8110b4e0:	dd800917 	ldw	r22,36(sp)
8110b4e4:	dd400817 	ldw	r21,32(sp)
8110b4e8:	dd000717 	ldw	r20,28(sp)
8110b4ec:	dcc00617 	ldw	r19,24(sp)
8110b4f0:	dc800517 	ldw	r18,20(sp)
8110b4f4:	dc400417 	ldw	r17,16(sp)
8110b4f8:	dc000317 	ldw	r16,12(sp)
8110b4fc:	dec00d04 	addi	sp,sp,52
8110b500:	f800283a 	ret
8110b504:	2404b03a 	or	r2,r4,r16
8110b508:	2027883a 	mov	r19,r4
8110b50c:	10004226 	beq	r2,zero,8110b618 <__muldf3+0x2e4>
8110b510:	8000fc26 	beq	r16,zero,8110b904 <__muldf3+0x5d0>
8110b514:	8009883a 	mov	r4,r16
8110b518:	d9800215 	stw	r6,8(sp)
8110b51c:	d9c00015 	stw	r7,0(sp)
8110b520:	da400115 	stw	r9,4(sp)
8110b524:	110bd040 	call	8110bd04 <__clzsi2>
8110b528:	d9800217 	ldw	r6,8(sp)
8110b52c:	d9c00017 	ldw	r7,0(sp)
8110b530:	da400117 	ldw	r9,4(sp)
8110b534:	113ffd44 	addi	r4,r2,-11
8110b538:	00c00704 	movi	r3,28
8110b53c:	1900ed16 	blt	r3,r4,8110b8f4 <__muldf3+0x5c0>
8110b540:	00c00744 	movi	r3,29
8110b544:	147ffe04 	addi	r17,r2,-8
8110b548:	1907c83a 	sub	r3,r3,r4
8110b54c:	8460983a 	sll	r16,r16,r17
8110b550:	98c6d83a 	srl	r3,r19,r3
8110b554:	9c68983a 	sll	r20,r19,r17
8110b558:	1c20b03a 	or	r16,r3,r16
8110b55c:	1080fcc4 	addi	r2,r2,1011
8110b560:	00a5c83a 	sub	r18,zero,r2
8110b564:	0027883a 	mov	r19,zero
8110b568:	0039883a 	mov	fp,zero
8110b56c:	003f9006 	br	8110b3b0 <__reset+0xfb0eb3b0>
8110b570:	3446b03a 	or	r3,r6,r17
8110b574:	1800261e 	bne	r3,zero,8110b610 <__muldf3+0x2dc>
8110b578:	0023883a 	mov	r17,zero
8110b57c:	0011883a 	mov	r8,zero
8110b580:	01400084 	movi	r5,2
8110b584:	003f9c06 	br	8110b3f8 <__reset+0xfb0eb3f8>
8110b588:	3446b03a 	or	r3,r6,r17
8110b58c:	18001c26 	beq	r3,zero,8110b600 <__muldf3+0x2cc>
8110b590:	8800ce26 	beq	r17,zero,8110b8cc <__muldf3+0x598>
8110b594:	8809883a 	mov	r4,r17
8110b598:	d9800215 	stw	r6,8(sp)
8110b59c:	da400115 	stw	r9,4(sp)
8110b5a0:	da800015 	stw	r10,0(sp)
8110b5a4:	110bd040 	call	8110bd04 <__clzsi2>
8110b5a8:	d9800217 	ldw	r6,8(sp)
8110b5ac:	da400117 	ldw	r9,4(sp)
8110b5b0:	da800017 	ldw	r10,0(sp)
8110b5b4:	113ffd44 	addi	r4,r2,-11
8110b5b8:	00c00704 	movi	r3,28
8110b5bc:	1900bf16 	blt	r3,r4,8110b8bc <__muldf3+0x588>
8110b5c0:	00c00744 	movi	r3,29
8110b5c4:	123ffe04 	addi	r8,r2,-8
8110b5c8:	1907c83a 	sub	r3,r3,r4
8110b5cc:	8a22983a 	sll	r17,r17,r8
8110b5d0:	30c6d83a 	srl	r3,r6,r3
8110b5d4:	3210983a 	sll	r8,r6,r8
8110b5d8:	1c62b03a 	or	r17,r3,r17
8110b5dc:	1080fcc4 	addi	r2,r2,1011
8110b5e0:	0085c83a 	sub	r2,zero,r2
8110b5e4:	000b883a 	mov	r5,zero
8110b5e8:	003f8306 	br	8110b3f8 <__reset+0xfb0eb3f8>
8110b5ec:	b02b883a 	mov	r21,r22
8110b5f0:	0081ffc4 	movi	r2,2047
8110b5f4:	000b883a 	mov	r5,zero
8110b5f8:	0029883a 	mov	r20,zero
8110b5fc:	003fac06 	br	8110b4b0 <__reset+0xfb0eb4b0>
8110b600:	0023883a 	mov	r17,zero
8110b604:	0011883a 	mov	r8,zero
8110b608:	01400044 	movi	r5,1
8110b60c:	003f7a06 	br	8110b3f8 <__reset+0xfb0eb3f8>
8110b610:	014000c4 	movi	r5,3
8110b614:	003f7806 	br	8110b3f8 <__reset+0xfb0eb3f8>
8110b618:	04c00104 	movi	r19,4
8110b61c:	0021883a 	mov	r16,zero
8110b620:	0029883a 	mov	r20,zero
8110b624:	07000044 	movi	fp,1
8110b628:	003f6106 	br	8110b3b0 <__reset+0xfb0eb3b0>
8110b62c:	04c00304 	movi	r19,12
8110b630:	070000c4 	movi	fp,3
8110b634:	003f5e06 	br	8110b3b0 <__reset+0xfb0eb3b0>
8110b638:	01400434 	movhi	r5,16
8110b63c:	002b883a 	mov	r21,zero
8110b640:	297fffc4 	addi	r5,r5,-1
8110b644:	053fffc4 	movi	r20,-1
8110b648:	0081ffc4 	movi	r2,2047
8110b64c:	003f9806 	br	8110b4b0 <__reset+0xfb0eb4b0>
8110b650:	8023883a 	mov	r17,r16
8110b654:	a011883a 	mov	r8,r20
8110b658:	e00b883a 	mov	r5,fp
8110b65c:	003f8a06 	br	8110b488 <__reset+0xfb0eb488>
8110b660:	8023883a 	mov	r17,r16
8110b664:	a011883a 	mov	r8,r20
8110b668:	482d883a 	mov	r22,r9
8110b66c:	e00b883a 	mov	r5,fp
8110b670:	003f8506 	br	8110b488 <__reset+0xfb0eb488>
8110b674:	a00ad43a 	srli	r5,r20,16
8110b678:	401ad43a 	srli	r13,r8,16
8110b67c:	a53fffcc 	andi	r20,r20,65535
8110b680:	423fffcc 	andi	r8,r8,65535
8110b684:	4519383a 	mul	r12,r8,r20
8110b688:	4147383a 	mul	r3,r8,r5
8110b68c:	6d09383a 	mul	r4,r13,r20
8110b690:	600cd43a 	srli	r6,r12,16
8110b694:	2b5d383a 	mul	r14,r5,r13
8110b698:	20c9883a 	add	r4,r4,r3
8110b69c:	310d883a 	add	r6,r6,r4
8110b6a0:	30c0022e 	bgeu	r6,r3,8110b6ac <__muldf3+0x378>
8110b6a4:	00c00074 	movhi	r3,1
8110b6a8:	70dd883a 	add	r14,r14,r3
8110b6ac:	8826d43a 	srli	r19,r17,16
8110b6b0:	8bffffcc 	andi	r15,r17,65535
8110b6b4:	7d23383a 	mul	r17,r15,r20
8110b6b8:	7949383a 	mul	r4,r15,r5
8110b6bc:	9d29383a 	mul	r20,r19,r20
8110b6c0:	8814d43a 	srli	r10,r17,16
8110b6c4:	3012943a 	slli	r9,r6,16
8110b6c8:	a129883a 	add	r20,r20,r4
8110b6cc:	633fffcc 	andi	r12,r12,65535
8110b6d0:	5515883a 	add	r10,r10,r20
8110b6d4:	3006d43a 	srli	r3,r6,16
8110b6d8:	4b13883a 	add	r9,r9,r12
8110b6dc:	2ccb383a 	mul	r5,r5,r19
8110b6e0:	5100022e 	bgeu	r10,r4,8110b6ec <__muldf3+0x3b8>
8110b6e4:	01000074 	movhi	r4,1
8110b6e8:	290b883a 	add	r5,r5,r4
8110b6ec:	802ad43a 	srli	r21,r16,16
8110b6f0:	843fffcc 	andi	r16,r16,65535
8110b6f4:	440d383a 	mul	r6,r8,r16
8110b6f8:	4565383a 	mul	r18,r8,r21
8110b6fc:	8349383a 	mul	r4,r16,r13
8110b700:	500e943a 	slli	r7,r10,16
8110b704:	3010d43a 	srli	r8,r6,16
8110b708:	5028d43a 	srli	r20,r10,16
8110b70c:	2489883a 	add	r4,r4,r18
8110b710:	8abfffcc 	andi	r10,r17,65535
8110b714:	3a95883a 	add	r10,r7,r10
8110b718:	4119883a 	add	r12,r8,r4
8110b71c:	a169883a 	add	r20,r20,r5
8110b720:	1a87883a 	add	r3,r3,r10
8110b724:	6d5b383a 	mul	r13,r13,r21
8110b728:	6480022e 	bgeu	r12,r18,8110b734 <__muldf3+0x400>
8110b72c:	01000074 	movhi	r4,1
8110b730:	691b883a 	add	r13,r13,r4
8110b734:	7c25383a 	mul	r18,r15,r16
8110b738:	7d4b383a 	mul	r5,r15,r21
8110b73c:	84cf383a 	mul	r7,r16,r19
8110b740:	901ed43a 	srli	r15,r18,16
8110b744:	6008d43a 	srli	r4,r12,16
8110b748:	6010943a 	slli	r8,r12,16
8110b74c:	394f883a 	add	r7,r7,r5
8110b750:	333fffcc 	andi	r12,r6,65535
8110b754:	79df883a 	add	r15,r15,r7
8110b758:	235b883a 	add	r13,r4,r13
8110b75c:	9d63383a 	mul	r17,r19,r21
8110b760:	4309883a 	add	r4,r8,r12
8110b764:	7940022e 	bgeu	r15,r5,8110b770 <__muldf3+0x43c>
8110b768:	01400074 	movhi	r5,1
8110b76c:	8963883a 	add	r17,r17,r5
8110b770:	780a943a 	slli	r5,r15,16
8110b774:	91bfffcc 	andi	r6,r18,65535
8110b778:	70c7883a 	add	r3,r14,r3
8110b77c:	298d883a 	add	r6,r5,r6
8110b780:	1a8f803a 	cmpltu	r7,r3,r10
8110b784:	350b883a 	add	r5,r6,r20
8110b788:	20c7883a 	add	r3,r4,r3
8110b78c:	3955883a 	add	r10,r7,r5
8110b790:	1909803a 	cmpltu	r4,r3,r4
8110b794:	6a91883a 	add	r8,r13,r10
8110b798:	780cd43a 	srli	r6,r15,16
8110b79c:	2219883a 	add	r12,r4,r8
8110b7a0:	2d0b803a 	cmpltu	r5,r5,r20
8110b7a4:	51cf803a 	cmpltu	r7,r10,r7
8110b7a8:	29ceb03a 	or	r7,r5,r7
8110b7ac:	4351803a 	cmpltu	r8,r8,r13
8110b7b0:	610b803a 	cmpltu	r5,r12,r4
8110b7b4:	4148b03a 	or	r4,r8,r5
8110b7b8:	398f883a 	add	r7,r7,r6
8110b7bc:	3909883a 	add	r4,r7,r4
8110b7c0:	1810927a 	slli	r8,r3,9
8110b7c4:	2449883a 	add	r4,r4,r17
8110b7c8:	2008927a 	slli	r4,r4,9
8110b7cc:	6022d5fa 	srli	r17,r12,23
8110b7d0:	1806d5fa 	srli	r3,r3,23
8110b7d4:	4252b03a 	or	r9,r8,r9
8110b7d8:	600a927a 	slli	r5,r12,9
8110b7dc:	4810c03a 	cmpne	r8,r9,zero
8110b7e0:	2462b03a 	or	r17,r4,r17
8110b7e4:	40c6b03a 	or	r3,r8,r3
8110b7e8:	8900402c 	andhi	r4,r17,256
8110b7ec:	1950b03a 	or	r8,r3,r5
8110b7f0:	20000726 	beq	r4,zero,8110b810 <__muldf3+0x4dc>
8110b7f4:	4006d07a 	srli	r3,r8,1
8110b7f8:	880497fa 	slli	r2,r17,31
8110b7fc:	4200004c 	andi	r8,r8,1
8110b800:	8822d07a 	srli	r17,r17,1
8110b804:	1a10b03a 	or	r8,r3,r8
8110b808:	1210b03a 	or	r8,r2,r8
8110b80c:	5805883a 	mov	r2,r11
8110b810:	1140ffc4 	addi	r5,r2,1023
8110b814:	0140440e 	bge	zero,r5,8110b928 <__muldf3+0x5f4>
8110b818:	40c001cc 	andi	r3,r8,7
8110b81c:	18000726 	beq	r3,zero,8110b83c <__muldf3+0x508>
8110b820:	40c003cc 	andi	r3,r8,15
8110b824:	01000104 	movi	r4,4
8110b828:	19000426 	beq	r3,r4,8110b83c <__muldf3+0x508>
8110b82c:	4107883a 	add	r3,r8,r4
8110b830:	1a11803a 	cmpltu	r8,r3,r8
8110b834:	8a23883a 	add	r17,r17,r8
8110b838:	1811883a 	mov	r8,r3
8110b83c:	88c0402c 	andhi	r3,r17,256
8110b840:	18000426 	beq	r3,zero,8110b854 <__muldf3+0x520>
8110b844:	11410004 	addi	r5,r2,1024
8110b848:	00bfc034 	movhi	r2,65280
8110b84c:	10bfffc4 	addi	r2,r2,-1
8110b850:	88a2703a 	and	r17,r17,r2
8110b854:	0081ff84 	movi	r2,2046
8110b858:	117f6416 	blt	r2,r5,8110b5ec <__reset+0xfb0eb5ec>
8110b85c:	8828977a 	slli	r20,r17,29
8110b860:	4010d0fa 	srli	r8,r8,3
8110b864:	8822927a 	slli	r17,r17,9
8110b868:	2881ffcc 	andi	r2,r5,2047
8110b86c:	a228b03a 	or	r20,r20,r8
8110b870:	880ad33a 	srli	r5,r17,12
8110b874:	b02b883a 	mov	r21,r22
8110b878:	003f0d06 	br	8110b4b0 <__reset+0xfb0eb4b0>
8110b87c:	8080022c 	andhi	r2,r16,8
8110b880:	10000926 	beq	r2,zero,8110b8a8 <__muldf3+0x574>
8110b884:	8880022c 	andhi	r2,r17,8
8110b888:	1000071e 	bne	r2,zero,8110b8a8 <__muldf3+0x574>
8110b88c:	00800434 	movhi	r2,16
8110b890:	89400234 	orhi	r5,r17,8
8110b894:	10bfffc4 	addi	r2,r2,-1
8110b898:	b82b883a 	mov	r21,r23
8110b89c:	288a703a 	and	r5,r5,r2
8110b8a0:	4029883a 	mov	r20,r8
8110b8a4:	003f6806 	br	8110b648 <__reset+0xfb0eb648>
8110b8a8:	00800434 	movhi	r2,16
8110b8ac:	81400234 	orhi	r5,r16,8
8110b8b0:	10bfffc4 	addi	r2,r2,-1
8110b8b4:	288a703a 	and	r5,r5,r2
8110b8b8:	003f6306 	br	8110b648 <__reset+0xfb0eb648>
8110b8bc:	147ff604 	addi	r17,r2,-40
8110b8c0:	3462983a 	sll	r17,r6,r17
8110b8c4:	0011883a 	mov	r8,zero
8110b8c8:	003f4406 	br	8110b5dc <__reset+0xfb0eb5dc>
8110b8cc:	3009883a 	mov	r4,r6
8110b8d0:	d9800215 	stw	r6,8(sp)
8110b8d4:	da400115 	stw	r9,4(sp)
8110b8d8:	da800015 	stw	r10,0(sp)
8110b8dc:	110bd040 	call	8110bd04 <__clzsi2>
8110b8e0:	10800804 	addi	r2,r2,32
8110b8e4:	da800017 	ldw	r10,0(sp)
8110b8e8:	da400117 	ldw	r9,4(sp)
8110b8ec:	d9800217 	ldw	r6,8(sp)
8110b8f0:	003f3006 	br	8110b5b4 <__reset+0xfb0eb5b4>
8110b8f4:	143ff604 	addi	r16,r2,-40
8110b8f8:	9c20983a 	sll	r16,r19,r16
8110b8fc:	0029883a 	mov	r20,zero
8110b900:	003f1606 	br	8110b55c <__reset+0xfb0eb55c>
8110b904:	d9800215 	stw	r6,8(sp)
8110b908:	d9c00015 	stw	r7,0(sp)
8110b90c:	da400115 	stw	r9,4(sp)
8110b910:	110bd040 	call	8110bd04 <__clzsi2>
8110b914:	10800804 	addi	r2,r2,32
8110b918:	da400117 	ldw	r9,4(sp)
8110b91c:	d9c00017 	ldw	r7,0(sp)
8110b920:	d9800217 	ldw	r6,8(sp)
8110b924:	003f0306 	br	8110b534 <__reset+0xfb0eb534>
8110b928:	00c00044 	movi	r3,1
8110b92c:	1947c83a 	sub	r3,r3,r5
8110b930:	00800e04 	movi	r2,56
8110b934:	10feda16 	blt	r2,r3,8110b4a0 <__reset+0xfb0eb4a0>
8110b938:	008007c4 	movi	r2,31
8110b93c:	10c01b16 	blt	r2,r3,8110b9ac <__muldf3+0x678>
8110b940:	00800804 	movi	r2,32
8110b944:	10c5c83a 	sub	r2,r2,r3
8110b948:	888a983a 	sll	r5,r17,r2
8110b94c:	40c8d83a 	srl	r4,r8,r3
8110b950:	4084983a 	sll	r2,r8,r2
8110b954:	88e2d83a 	srl	r17,r17,r3
8110b958:	2906b03a 	or	r3,r5,r4
8110b95c:	1004c03a 	cmpne	r2,r2,zero
8110b960:	1886b03a 	or	r3,r3,r2
8110b964:	188001cc 	andi	r2,r3,7
8110b968:	10000726 	beq	r2,zero,8110b988 <__muldf3+0x654>
8110b96c:	188003cc 	andi	r2,r3,15
8110b970:	01000104 	movi	r4,4
8110b974:	11000426 	beq	r2,r4,8110b988 <__muldf3+0x654>
8110b978:	1805883a 	mov	r2,r3
8110b97c:	10c00104 	addi	r3,r2,4
8110b980:	1885803a 	cmpltu	r2,r3,r2
8110b984:	88a3883a 	add	r17,r17,r2
8110b988:	8880202c 	andhi	r2,r17,128
8110b98c:	10001c26 	beq	r2,zero,8110ba00 <__muldf3+0x6cc>
8110b990:	b02b883a 	mov	r21,r22
8110b994:	00800044 	movi	r2,1
8110b998:	000b883a 	mov	r5,zero
8110b99c:	0029883a 	mov	r20,zero
8110b9a0:	003ec306 	br	8110b4b0 <__reset+0xfb0eb4b0>
8110b9a4:	5805883a 	mov	r2,r11
8110b9a8:	003f9906 	br	8110b810 <__reset+0xfb0eb810>
8110b9ac:	00bff844 	movi	r2,-31
8110b9b0:	1145c83a 	sub	r2,r2,r5
8110b9b4:	8888d83a 	srl	r4,r17,r2
8110b9b8:	00800804 	movi	r2,32
8110b9bc:	18801a26 	beq	r3,r2,8110ba28 <__muldf3+0x6f4>
8110b9c0:	00801004 	movi	r2,64
8110b9c4:	10c5c83a 	sub	r2,r2,r3
8110b9c8:	8884983a 	sll	r2,r17,r2
8110b9cc:	1204b03a 	or	r2,r2,r8
8110b9d0:	1004c03a 	cmpne	r2,r2,zero
8110b9d4:	2084b03a 	or	r2,r4,r2
8110b9d8:	144001cc 	andi	r17,r2,7
8110b9dc:	88000d1e 	bne	r17,zero,8110ba14 <__muldf3+0x6e0>
8110b9e0:	000b883a 	mov	r5,zero
8110b9e4:	1028d0fa 	srli	r20,r2,3
8110b9e8:	b02b883a 	mov	r21,r22
8110b9ec:	0005883a 	mov	r2,zero
8110b9f0:	a468b03a 	or	r20,r20,r17
8110b9f4:	003eae06 	br	8110b4b0 <__reset+0xfb0eb4b0>
8110b9f8:	1007883a 	mov	r3,r2
8110b9fc:	0023883a 	mov	r17,zero
8110ba00:	880a927a 	slli	r5,r17,9
8110ba04:	1805883a 	mov	r2,r3
8110ba08:	8822977a 	slli	r17,r17,29
8110ba0c:	280ad33a 	srli	r5,r5,12
8110ba10:	003ff406 	br	8110b9e4 <__reset+0xfb0eb9e4>
8110ba14:	10c003cc 	andi	r3,r2,15
8110ba18:	01000104 	movi	r4,4
8110ba1c:	193ff626 	beq	r3,r4,8110b9f8 <__reset+0xfb0eb9f8>
8110ba20:	0023883a 	mov	r17,zero
8110ba24:	003fd506 	br	8110b97c <__reset+0xfb0eb97c>
8110ba28:	0005883a 	mov	r2,zero
8110ba2c:	003fe706 	br	8110b9cc <__reset+0xfb0eb9cc>
8110ba30:	00800434 	movhi	r2,16
8110ba34:	89400234 	orhi	r5,r17,8
8110ba38:	10bfffc4 	addi	r2,r2,-1
8110ba3c:	b02b883a 	mov	r21,r22
8110ba40:	288a703a 	and	r5,r5,r2
8110ba44:	4029883a 	mov	r20,r8
8110ba48:	003eff06 	br	8110b648 <__reset+0xfb0eb648>

8110ba4c <__extendsfdf2>:
8110ba4c:	200ad5fa 	srli	r5,r4,23
8110ba50:	defffd04 	addi	sp,sp,-12
8110ba54:	dc400115 	stw	r17,4(sp)
8110ba58:	29403fcc 	andi	r5,r5,255
8110ba5c:	29800044 	addi	r6,r5,1
8110ba60:	04402034 	movhi	r17,128
8110ba64:	dc000015 	stw	r16,0(sp)
8110ba68:	8c7fffc4 	addi	r17,r17,-1
8110ba6c:	dfc00215 	stw	ra,8(sp)
8110ba70:	31803fcc 	andi	r6,r6,255
8110ba74:	00800044 	movi	r2,1
8110ba78:	8922703a 	and	r17,r17,r4
8110ba7c:	2020d7fa 	srli	r16,r4,31
8110ba80:	1180110e 	bge	r2,r6,8110bac8 <__extendsfdf2+0x7c>
8110ba84:	880cd0fa 	srli	r6,r17,3
8110ba88:	8822977a 	slli	r17,r17,29
8110ba8c:	2940e004 	addi	r5,r5,896
8110ba90:	2941ffcc 	andi	r5,r5,2047
8110ba94:	2804953a 	slli	r2,r5,20
8110ba98:	01400434 	movhi	r5,16
8110ba9c:	800697fa 	slli	r3,r16,31
8110baa0:	297fffc4 	addi	r5,r5,-1
8110baa4:	314a703a 	and	r5,r6,r5
8110baa8:	288ab03a 	or	r5,r5,r2
8110baac:	28c6b03a 	or	r3,r5,r3
8110bab0:	8805883a 	mov	r2,r17
8110bab4:	dfc00217 	ldw	ra,8(sp)
8110bab8:	dc400117 	ldw	r17,4(sp)
8110babc:	dc000017 	ldw	r16,0(sp)
8110bac0:	dec00304 	addi	sp,sp,12
8110bac4:	f800283a 	ret
8110bac8:	2800111e 	bne	r5,zero,8110bb10 <__extendsfdf2+0xc4>
8110bacc:	88001c26 	beq	r17,zero,8110bb40 <__extendsfdf2+0xf4>
8110bad0:	8809883a 	mov	r4,r17
8110bad4:	110bd040 	call	8110bd04 <__clzsi2>
8110bad8:	00c00284 	movi	r3,10
8110badc:	18801b16 	blt	r3,r2,8110bb4c <__extendsfdf2+0x100>
8110bae0:	018002c4 	movi	r6,11
8110bae4:	308dc83a 	sub	r6,r6,r2
8110bae8:	11000544 	addi	r4,r2,21
8110baec:	8986d83a 	srl	r3,r17,r6
8110baf0:	8922983a 	sll	r17,r17,r4
8110baf4:	0180e244 	movi	r6,905
8110baf8:	01400434 	movhi	r5,16
8110bafc:	3085c83a 	sub	r2,r6,r2
8110bb00:	297fffc4 	addi	r5,r5,-1
8110bb04:	194c703a 	and	r6,r3,r5
8110bb08:	1141ffcc 	andi	r5,r2,2047
8110bb0c:	003fe006 	br	8110ba90 <__reset+0xfb0eba90>
8110bb10:	88000826 	beq	r17,zero,8110bb34 <__extendsfdf2+0xe8>
8110bb14:	880cd0fa 	srli	r6,r17,3
8110bb18:	00800434 	movhi	r2,16
8110bb1c:	10bfffc4 	addi	r2,r2,-1
8110bb20:	31800234 	orhi	r6,r6,8
8110bb24:	8822977a 	slli	r17,r17,29
8110bb28:	308c703a 	and	r6,r6,r2
8110bb2c:	0141ffc4 	movi	r5,2047
8110bb30:	003fd706 	br	8110ba90 <__reset+0xfb0eba90>
8110bb34:	0141ffc4 	movi	r5,2047
8110bb38:	000d883a 	mov	r6,zero
8110bb3c:	003fd406 	br	8110ba90 <__reset+0xfb0eba90>
8110bb40:	000b883a 	mov	r5,zero
8110bb44:	000d883a 	mov	r6,zero
8110bb48:	003fd106 	br	8110ba90 <__reset+0xfb0eba90>
8110bb4c:	11bffd44 	addi	r6,r2,-11
8110bb50:	8986983a 	sll	r3,r17,r6
8110bb54:	0023883a 	mov	r17,zero
8110bb58:	003fe606 	br	8110baf4 <__reset+0xfb0ebaf4>

8110bb5c <__truncdfsf2>:
8110bb5c:	2810d53a 	srli	r8,r5,20
8110bb60:	01c00434 	movhi	r7,16
8110bb64:	39ffffc4 	addi	r7,r7,-1
8110bb68:	29ce703a 	and	r7,r5,r7
8110bb6c:	4201ffcc 	andi	r8,r8,2047
8110bb70:	380e90fa 	slli	r7,r7,3
8110bb74:	200cd77a 	srli	r6,r4,29
8110bb78:	42400044 	addi	r9,r8,1
8110bb7c:	4a41ffcc 	andi	r9,r9,2047
8110bb80:	00c00044 	movi	r3,1
8110bb84:	280ad7fa 	srli	r5,r5,31
8110bb88:	31ceb03a 	or	r7,r6,r7
8110bb8c:	200490fa 	slli	r2,r4,3
8110bb90:	1a40230e 	bge	r3,r9,8110bc20 <__truncdfsf2+0xc4>
8110bb94:	40ff2004 	addi	r3,r8,-896
8110bb98:	01803f84 	movi	r6,254
8110bb9c:	30c01516 	blt	r6,r3,8110bbf4 <__truncdfsf2+0x98>
8110bba0:	00c0380e 	bge	zero,r3,8110bc84 <__truncdfsf2+0x128>
8110bba4:	200c91ba 	slli	r6,r4,6
8110bba8:	380e90fa 	slli	r7,r7,3
8110bbac:	1004d77a 	srli	r2,r2,29
8110bbb0:	300cc03a 	cmpne	r6,r6,zero
8110bbb4:	31ccb03a 	or	r6,r6,r7
8110bbb8:	308cb03a 	or	r6,r6,r2
8110bbbc:	308001cc 	andi	r2,r6,7
8110bbc0:	10000426 	beq	r2,zero,8110bbd4 <__truncdfsf2+0x78>
8110bbc4:	308003cc 	andi	r2,r6,15
8110bbc8:	01000104 	movi	r4,4
8110bbcc:	11000126 	beq	r2,r4,8110bbd4 <__truncdfsf2+0x78>
8110bbd0:	31800104 	addi	r6,r6,4
8110bbd4:	3081002c 	andhi	r2,r6,1024
8110bbd8:	10001626 	beq	r2,zero,8110bc34 <__truncdfsf2+0xd8>
8110bbdc:	18c00044 	addi	r3,r3,1
8110bbe0:	00803fc4 	movi	r2,255
8110bbe4:	18800326 	beq	r3,r2,8110bbf4 <__truncdfsf2+0x98>
8110bbe8:	300c91ba 	slli	r6,r6,6
8110bbec:	300cd27a 	srli	r6,r6,9
8110bbf0:	00000206 	br	8110bbfc <__truncdfsf2+0xa0>
8110bbf4:	00ffffc4 	movi	r3,-1
8110bbf8:	000d883a 	mov	r6,zero
8110bbfc:	18c03fcc 	andi	r3,r3,255
8110bc00:	180895fa 	slli	r4,r3,23
8110bc04:	00c02034 	movhi	r3,128
8110bc08:	280a97fa 	slli	r5,r5,31
8110bc0c:	18ffffc4 	addi	r3,r3,-1
8110bc10:	30c6703a 	and	r3,r6,r3
8110bc14:	1906b03a 	or	r3,r3,r4
8110bc18:	1944b03a 	or	r2,r3,r5
8110bc1c:	f800283a 	ret
8110bc20:	40000b1e 	bne	r8,zero,8110bc50 <__truncdfsf2+0xf4>
8110bc24:	388cb03a 	or	r6,r7,r2
8110bc28:	0007883a 	mov	r3,zero
8110bc2c:	30000426 	beq	r6,zero,8110bc40 <__truncdfsf2+0xe4>
8110bc30:	01800144 	movi	r6,5
8110bc34:	00803fc4 	movi	r2,255
8110bc38:	300cd0fa 	srli	r6,r6,3
8110bc3c:	18800a26 	beq	r3,r2,8110bc68 <__truncdfsf2+0x10c>
8110bc40:	00802034 	movhi	r2,128
8110bc44:	10bfffc4 	addi	r2,r2,-1
8110bc48:	308c703a 	and	r6,r6,r2
8110bc4c:	003feb06 	br	8110bbfc <__reset+0xfb0ebbfc>
8110bc50:	3888b03a 	or	r4,r7,r2
8110bc54:	203fe726 	beq	r4,zero,8110bbf4 <__reset+0xfb0ebbf4>
8110bc58:	380c90fa 	slli	r6,r7,3
8110bc5c:	00c03fc4 	movi	r3,255
8110bc60:	31808034 	orhi	r6,r6,512
8110bc64:	003fd506 	br	8110bbbc <__reset+0xfb0ebbbc>
8110bc68:	303fe226 	beq	r6,zero,8110bbf4 <__reset+0xfb0ebbf4>
8110bc6c:	00802034 	movhi	r2,128
8110bc70:	31801034 	orhi	r6,r6,64
8110bc74:	10bfffc4 	addi	r2,r2,-1
8110bc78:	00ffffc4 	movi	r3,-1
8110bc7c:	308c703a 	and	r6,r6,r2
8110bc80:	003fde06 	br	8110bbfc <__reset+0xfb0ebbfc>
8110bc84:	013ffa44 	movi	r4,-23
8110bc88:	19000e16 	blt	r3,r4,8110bcc4 <__truncdfsf2+0x168>
8110bc8c:	01000784 	movi	r4,30
8110bc90:	20c9c83a 	sub	r4,r4,r3
8110bc94:	018007c4 	movi	r6,31
8110bc98:	39c02034 	orhi	r7,r7,128
8110bc9c:	31000b16 	blt	r6,r4,8110bccc <__truncdfsf2+0x170>
8110bca0:	423f2084 	addi	r8,r8,-894
8110bca4:	120c983a 	sll	r6,r2,r8
8110bca8:	3a0e983a 	sll	r7,r7,r8
8110bcac:	1104d83a 	srl	r2,r2,r4
8110bcb0:	300cc03a 	cmpne	r6,r6,zero
8110bcb4:	31ceb03a 	or	r7,r6,r7
8110bcb8:	388cb03a 	or	r6,r7,r2
8110bcbc:	0007883a 	mov	r3,zero
8110bcc0:	003fbe06 	br	8110bbbc <__reset+0xfb0ebbbc>
8110bcc4:	0007883a 	mov	r3,zero
8110bcc8:	003fd906 	br	8110bc30 <__reset+0xfb0ebc30>
8110bccc:	01bfff84 	movi	r6,-2
8110bcd0:	30cdc83a 	sub	r6,r6,r3
8110bcd4:	00c00804 	movi	r3,32
8110bcd8:	398cd83a 	srl	r6,r7,r6
8110bcdc:	20c00726 	beq	r4,r3,8110bcfc <__truncdfsf2+0x1a0>
8110bce0:	423f2884 	addi	r8,r8,-862
8110bce4:	3a0e983a 	sll	r7,r7,r8
8110bce8:	3884b03a 	or	r2,r7,r2
8110bcec:	1004c03a 	cmpne	r2,r2,zero
8110bcf0:	118cb03a 	or	r6,r2,r6
8110bcf4:	0007883a 	mov	r3,zero
8110bcf8:	003fb006 	br	8110bbbc <__reset+0xfb0ebbbc>
8110bcfc:	000f883a 	mov	r7,zero
8110bd00:	003ff906 	br	8110bce8 <__reset+0xfb0ebce8>

8110bd04 <__clzsi2>:
8110bd04:	00bfffd4 	movui	r2,65535
8110bd08:	11000536 	bltu	r2,r4,8110bd20 <__clzsi2+0x1c>
8110bd0c:	00803fc4 	movi	r2,255
8110bd10:	11000f36 	bltu	r2,r4,8110bd50 <__clzsi2+0x4c>
8110bd14:	00800804 	movi	r2,32
8110bd18:	0007883a 	mov	r3,zero
8110bd1c:	00000506 	br	8110bd34 <__clzsi2+0x30>
8110bd20:	00804034 	movhi	r2,256
8110bd24:	10bfffc4 	addi	r2,r2,-1
8110bd28:	11000c2e 	bgeu	r2,r4,8110bd5c <__clzsi2+0x58>
8110bd2c:	00800204 	movi	r2,8
8110bd30:	00c00604 	movi	r3,24
8110bd34:	20c8d83a 	srl	r4,r4,r3
8110bd38:	00e044b4 	movhi	r3,33042
8110bd3c:	18fa72c4 	addi	r3,r3,-5685
8110bd40:	1909883a 	add	r4,r3,r4
8110bd44:	20c00003 	ldbu	r3,0(r4)
8110bd48:	10c5c83a 	sub	r2,r2,r3
8110bd4c:	f800283a 	ret
8110bd50:	00800604 	movi	r2,24
8110bd54:	00c00204 	movi	r3,8
8110bd58:	003ff606 	br	8110bd34 <__reset+0xfb0ebd34>
8110bd5c:	00800404 	movi	r2,16
8110bd60:	1007883a 	mov	r3,r2
8110bd64:	003ff306 	br	8110bd34 <__reset+0xfb0ebd34>

8110bd68 <_getc_r>:
8110bd68:	defffd04 	addi	sp,sp,-12
8110bd6c:	dc000115 	stw	r16,4(sp)
8110bd70:	dfc00215 	stw	ra,8(sp)
8110bd74:	2021883a 	mov	r16,r4
8110bd78:	20000226 	beq	r4,zero,8110bd84 <_getc_r+0x1c>
8110bd7c:	20800e17 	ldw	r2,56(r4)
8110bd80:	10000c26 	beq	r2,zero,8110bdb4 <_getc_r+0x4c>
8110bd84:	28800117 	ldw	r2,4(r5)
8110bd88:	10bfffc4 	addi	r2,r2,-1
8110bd8c:	28800115 	stw	r2,4(r5)
8110bd90:	10000c16 	blt	r2,zero,8110bdc4 <_getc_r+0x5c>
8110bd94:	28800017 	ldw	r2,0(r5)
8110bd98:	10c00044 	addi	r3,r2,1
8110bd9c:	28c00015 	stw	r3,0(r5)
8110bda0:	10800003 	ldbu	r2,0(r2)
8110bda4:	dfc00217 	ldw	ra,8(sp)
8110bda8:	dc000117 	ldw	r16,4(sp)
8110bdac:	dec00304 	addi	sp,sp,12
8110bdb0:	f800283a 	ret
8110bdb4:	d9400015 	stw	r5,0(sp)
8110bdb8:	11104cc0 	call	811104cc <__sinit>
8110bdbc:	d9400017 	ldw	r5,0(sp)
8110bdc0:	003ff006 	br	8110bd84 <__reset+0xfb0ebd84>
8110bdc4:	8009883a 	mov	r4,r16
8110bdc8:	dfc00217 	ldw	ra,8(sp)
8110bdcc:	dc000117 	ldw	r16,4(sp)
8110bdd0:	dec00304 	addi	sp,sp,12
8110bdd4:	110c1081 	jmpi	8110c108 <__srget_r>

8110bdd8 <getc>:
8110bdd8:	00a044b4 	movhi	r2,33042
8110bddc:	defffd04 	addi	sp,sp,-12
8110bde0:	1082ef04 	addi	r2,r2,3004
8110bde4:	dc400115 	stw	r17,4(sp)
8110bde8:	14400017 	ldw	r17,0(r2)
8110bdec:	dc000015 	stw	r16,0(sp)
8110bdf0:	dfc00215 	stw	ra,8(sp)
8110bdf4:	2021883a 	mov	r16,r4
8110bdf8:	88000226 	beq	r17,zero,8110be04 <getc+0x2c>
8110bdfc:	88800e17 	ldw	r2,56(r17)
8110be00:	10000d26 	beq	r2,zero,8110be38 <getc+0x60>
8110be04:	80800117 	ldw	r2,4(r16)
8110be08:	10bfffc4 	addi	r2,r2,-1
8110be0c:	80800115 	stw	r2,4(r16)
8110be10:	10000c16 	blt	r2,zero,8110be44 <getc+0x6c>
8110be14:	80800017 	ldw	r2,0(r16)
8110be18:	10c00044 	addi	r3,r2,1
8110be1c:	80c00015 	stw	r3,0(r16)
8110be20:	10800003 	ldbu	r2,0(r2)
8110be24:	dfc00217 	ldw	ra,8(sp)
8110be28:	dc400117 	ldw	r17,4(sp)
8110be2c:	dc000017 	ldw	r16,0(sp)
8110be30:	dec00304 	addi	sp,sp,12
8110be34:	f800283a 	ret
8110be38:	8809883a 	mov	r4,r17
8110be3c:	11104cc0 	call	811104cc <__sinit>
8110be40:	003ff006 	br	8110be04 <__reset+0xfb0ebe04>
8110be44:	800b883a 	mov	r5,r16
8110be48:	8809883a 	mov	r4,r17
8110be4c:	dfc00217 	ldw	ra,8(sp)
8110be50:	dc400117 	ldw	r17,4(sp)
8110be54:	dc000017 	ldw	r16,0(sp)
8110be58:	dec00304 	addi	sp,sp,12
8110be5c:	110c1081 	jmpi	8110c108 <__srget_r>

8110be60 <memcpy>:
8110be60:	defffd04 	addi	sp,sp,-12
8110be64:	dfc00215 	stw	ra,8(sp)
8110be68:	dc400115 	stw	r17,4(sp)
8110be6c:	dc000015 	stw	r16,0(sp)
8110be70:	00c003c4 	movi	r3,15
8110be74:	2005883a 	mov	r2,r4
8110be78:	1980452e 	bgeu	r3,r6,8110bf90 <memcpy+0x130>
8110be7c:	2906b03a 	or	r3,r5,r4
8110be80:	18c000cc 	andi	r3,r3,3
8110be84:	1800441e 	bne	r3,zero,8110bf98 <memcpy+0x138>
8110be88:	347ffc04 	addi	r17,r6,-16
8110be8c:	8822d13a 	srli	r17,r17,4
8110be90:	28c00104 	addi	r3,r5,4
8110be94:	23400104 	addi	r13,r4,4
8110be98:	8820913a 	slli	r16,r17,4
8110be9c:	2b000204 	addi	r12,r5,8
8110bea0:	22c00204 	addi	r11,r4,8
8110bea4:	84000504 	addi	r16,r16,20
8110bea8:	2a800304 	addi	r10,r5,12
8110beac:	22400304 	addi	r9,r4,12
8110beb0:	2c21883a 	add	r16,r5,r16
8110beb4:	2811883a 	mov	r8,r5
8110beb8:	200f883a 	mov	r7,r4
8110bebc:	41000017 	ldw	r4,0(r8)
8110bec0:	1fc00017 	ldw	ra,0(r3)
8110bec4:	63c00017 	ldw	r15,0(r12)
8110bec8:	39000015 	stw	r4,0(r7)
8110becc:	53800017 	ldw	r14,0(r10)
8110bed0:	6fc00015 	stw	ra,0(r13)
8110bed4:	5bc00015 	stw	r15,0(r11)
8110bed8:	4b800015 	stw	r14,0(r9)
8110bedc:	18c00404 	addi	r3,r3,16
8110bee0:	39c00404 	addi	r7,r7,16
8110bee4:	42000404 	addi	r8,r8,16
8110bee8:	6b400404 	addi	r13,r13,16
8110beec:	63000404 	addi	r12,r12,16
8110bef0:	5ac00404 	addi	r11,r11,16
8110bef4:	52800404 	addi	r10,r10,16
8110bef8:	4a400404 	addi	r9,r9,16
8110befc:	1c3fef1e 	bne	r3,r16,8110bebc <__reset+0xfb0ebebc>
8110bf00:	89c00044 	addi	r7,r17,1
8110bf04:	380e913a 	slli	r7,r7,4
8110bf08:	310003cc 	andi	r4,r6,15
8110bf0c:	02c000c4 	movi	r11,3
8110bf10:	11c7883a 	add	r3,r2,r7
8110bf14:	29cb883a 	add	r5,r5,r7
8110bf18:	5900212e 	bgeu	r11,r4,8110bfa0 <memcpy+0x140>
8110bf1c:	1813883a 	mov	r9,r3
8110bf20:	2811883a 	mov	r8,r5
8110bf24:	200f883a 	mov	r7,r4
8110bf28:	42800017 	ldw	r10,0(r8)
8110bf2c:	4a400104 	addi	r9,r9,4
8110bf30:	39ffff04 	addi	r7,r7,-4
8110bf34:	4abfff15 	stw	r10,-4(r9)
8110bf38:	42000104 	addi	r8,r8,4
8110bf3c:	59fffa36 	bltu	r11,r7,8110bf28 <__reset+0xfb0ebf28>
8110bf40:	213fff04 	addi	r4,r4,-4
8110bf44:	2008d0ba 	srli	r4,r4,2
8110bf48:	318000cc 	andi	r6,r6,3
8110bf4c:	21000044 	addi	r4,r4,1
8110bf50:	2109883a 	add	r4,r4,r4
8110bf54:	2109883a 	add	r4,r4,r4
8110bf58:	1907883a 	add	r3,r3,r4
8110bf5c:	290b883a 	add	r5,r5,r4
8110bf60:	30000626 	beq	r6,zero,8110bf7c <memcpy+0x11c>
8110bf64:	198d883a 	add	r6,r3,r6
8110bf68:	29c00003 	ldbu	r7,0(r5)
8110bf6c:	18c00044 	addi	r3,r3,1
8110bf70:	29400044 	addi	r5,r5,1
8110bf74:	19ffffc5 	stb	r7,-1(r3)
8110bf78:	19bffb1e 	bne	r3,r6,8110bf68 <__reset+0xfb0ebf68>
8110bf7c:	dfc00217 	ldw	ra,8(sp)
8110bf80:	dc400117 	ldw	r17,4(sp)
8110bf84:	dc000017 	ldw	r16,0(sp)
8110bf88:	dec00304 	addi	sp,sp,12
8110bf8c:	f800283a 	ret
8110bf90:	2007883a 	mov	r3,r4
8110bf94:	003ff206 	br	8110bf60 <__reset+0xfb0ebf60>
8110bf98:	2007883a 	mov	r3,r4
8110bf9c:	003ff106 	br	8110bf64 <__reset+0xfb0ebf64>
8110bfa0:	200d883a 	mov	r6,r4
8110bfa4:	003fee06 	br	8110bf60 <__reset+0xfb0ebf60>

8110bfa8 <_printf_r>:
8110bfa8:	defffd04 	addi	sp,sp,-12
8110bfac:	2805883a 	mov	r2,r5
8110bfb0:	dfc00015 	stw	ra,0(sp)
8110bfb4:	d9800115 	stw	r6,4(sp)
8110bfb8:	d9c00215 	stw	r7,8(sp)
8110bfbc:	21400217 	ldw	r5,8(r4)
8110bfc0:	d9c00104 	addi	r7,sp,4
8110bfc4:	100d883a 	mov	r6,r2
8110bfc8:	110c2280 	call	8110c228 <___vfprintf_internal_r>
8110bfcc:	dfc00017 	ldw	ra,0(sp)
8110bfd0:	dec00304 	addi	sp,sp,12
8110bfd4:	f800283a 	ret

8110bfd8 <printf>:
8110bfd8:	defffc04 	addi	sp,sp,-16
8110bfdc:	dfc00015 	stw	ra,0(sp)
8110bfe0:	d9400115 	stw	r5,4(sp)
8110bfe4:	d9800215 	stw	r6,8(sp)
8110bfe8:	d9c00315 	stw	r7,12(sp)
8110bfec:	00a044b4 	movhi	r2,33042
8110bff0:	1082ef04 	addi	r2,r2,3004
8110bff4:	10800017 	ldw	r2,0(r2)
8110bff8:	200b883a 	mov	r5,r4
8110bffc:	d9800104 	addi	r6,sp,4
8110c000:	11000217 	ldw	r4,8(r2)
8110c004:	110e4200 	call	8110e420 <__vfprintf_internal>
8110c008:	dfc00017 	ldw	ra,0(sp)
8110c00c:	dec00404 	addi	sp,sp,16
8110c010:	f800283a 	ret

8110c014 <_putchar_r>:
8110c014:	21800217 	ldw	r6,8(r4)
8110c018:	1112d9c1 	jmpi	81112d9c <_putc_r>

8110c01c <putchar>:
8110c01c:	00a044b4 	movhi	r2,33042
8110c020:	1082ef04 	addi	r2,r2,3004
8110c024:	200b883a 	mov	r5,r4
8110c028:	11000017 	ldw	r4,0(r2)
8110c02c:	21800217 	ldw	r6,8(r4)
8110c030:	1112d9c1 	jmpi	81112d9c <_putc_r>

8110c034 <_puts_r>:
8110c034:	defff604 	addi	sp,sp,-40
8110c038:	dc000715 	stw	r16,28(sp)
8110c03c:	2021883a 	mov	r16,r4
8110c040:	2809883a 	mov	r4,r5
8110c044:	dc400815 	stw	r17,32(sp)
8110c048:	dfc00915 	stw	ra,36(sp)
8110c04c:	2823883a 	mov	r17,r5
8110c050:	110c1900 	call	8110c190 <strlen>
8110c054:	10c00044 	addi	r3,r2,1
8110c058:	d8800115 	stw	r2,4(sp)
8110c05c:	00a044b4 	movhi	r2,33042
8110c060:	10bab404 	addi	r2,r2,-5424
8110c064:	d8800215 	stw	r2,8(sp)
8110c068:	00800044 	movi	r2,1
8110c06c:	d8800315 	stw	r2,12(sp)
8110c070:	00800084 	movi	r2,2
8110c074:	dc400015 	stw	r17,0(sp)
8110c078:	d8c00615 	stw	r3,24(sp)
8110c07c:	dec00415 	stw	sp,16(sp)
8110c080:	d8800515 	stw	r2,20(sp)
8110c084:	80000226 	beq	r16,zero,8110c090 <_puts_r+0x5c>
8110c088:	80800e17 	ldw	r2,56(r16)
8110c08c:	10001426 	beq	r2,zero,8110c0e0 <_puts_r+0xac>
8110c090:	81400217 	ldw	r5,8(r16)
8110c094:	2880030b 	ldhu	r2,12(r5)
8110c098:	10c8000c 	andi	r3,r2,8192
8110c09c:	1800061e 	bne	r3,zero,8110c0b8 <_puts_r+0x84>
8110c0a0:	29001917 	ldw	r4,100(r5)
8110c0a4:	00f7ffc4 	movi	r3,-8193
8110c0a8:	10880014 	ori	r2,r2,8192
8110c0ac:	20c6703a 	and	r3,r4,r3
8110c0b0:	2880030d 	sth	r2,12(r5)
8110c0b4:	28c01915 	stw	r3,100(r5)
8110c0b8:	d9800404 	addi	r6,sp,16
8110c0bc:	8009883a 	mov	r4,r16
8110c0c0:	11109500 	call	81110950 <__sfvwrite_r>
8110c0c4:	1000091e 	bne	r2,zero,8110c0ec <_puts_r+0xb8>
8110c0c8:	00800284 	movi	r2,10
8110c0cc:	dfc00917 	ldw	ra,36(sp)
8110c0d0:	dc400817 	ldw	r17,32(sp)
8110c0d4:	dc000717 	ldw	r16,28(sp)
8110c0d8:	dec00a04 	addi	sp,sp,40
8110c0dc:	f800283a 	ret
8110c0e0:	8009883a 	mov	r4,r16
8110c0e4:	11104cc0 	call	811104cc <__sinit>
8110c0e8:	003fe906 	br	8110c090 <__reset+0xfb0ec090>
8110c0ec:	00bfffc4 	movi	r2,-1
8110c0f0:	003ff606 	br	8110c0cc <__reset+0xfb0ec0cc>

8110c0f4 <puts>:
8110c0f4:	00a044b4 	movhi	r2,33042
8110c0f8:	1082ef04 	addi	r2,r2,3004
8110c0fc:	200b883a 	mov	r5,r4
8110c100:	11000017 	ldw	r4,0(r2)
8110c104:	110c0341 	jmpi	8110c034 <_puts_r>

8110c108 <__srget_r>:
8110c108:	defffd04 	addi	sp,sp,-12
8110c10c:	dc400115 	stw	r17,4(sp)
8110c110:	dc000015 	stw	r16,0(sp)
8110c114:	dfc00215 	stw	ra,8(sp)
8110c118:	2023883a 	mov	r17,r4
8110c11c:	2821883a 	mov	r16,r5
8110c120:	20000226 	beq	r4,zero,8110c12c <__srget_r+0x24>
8110c124:	20800e17 	ldw	r2,56(r4)
8110c128:	10001026 	beq	r2,zero,8110c16c <__srget_r+0x64>
8110c12c:	800b883a 	mov	r5,r16
8110c130:	8809883a 	mov	r4,r17
8110c134:	11134840 	call	81113484 <__srefill_r>
8110c138:	10000e1e 	bne	r2,zero,8110c174 <__srget_r+0x6c>
8110c13c:	80c00017 	ldw	r3,0(r16)
8110c140:	80800117 	ldw	r2,4(r16)
8110c144:	19000044 	addi	r4,r3,1
8110c148:	10bfffc4 	addi	r2,r2,-1
8110c14c:	80800115 	stw	r2,4(r16)
8110c150:	81000015 	stw	r4,0(r16)
8110c154:	18800003 	ldbu	r2,0(r3)
8110c158:	dfc00217 	ldw	ra,8(sp)
8110c15c:	dc400117 	ldw	r17,4(sp)
8110c160:	dc000017 	ldw	r16,0(sp)
8110c164:	dec00304 	addi	sp,sp,12
8110c168:	f800283a 	ret
8110c16c:	11104cc0 	call	811104cc <__sinit>
8110c170:	003fee06 	br	8110c12c <__reset+0xfb0ec12c>
8110c174:	00bfffc4 	movi	r2,-1
8110c178:	003ff706 	br	8110c158 <__reset+0xfb0ec158>

8110c17c <__srget>:
8110c17c:	00a044b4 	movhi	r2,33042
8110c180:	1082ef04 	addi	r2,r2,3004
8110c184:	200b883a 	mov	r5,r4
8110c188:	11000017 	ldw	r4,0(r2)
8110c18c:	110c1081 	jmpi	8110c108 <__srget_r>

8110c190 <strlen>:
8110c190:	208000cc 	andi	r2,r4,3
8110c194:	10002026 	beq	r2,zero,8110c218 <strlen+0x88>
8110c198:	20800007 	ldb	r2,0(r4)
8110c19c:	10002026 	beq	r2,zero,8110c220 <strlen+0x90>
8110c1a0:	2005883a 	mov	r2,r4
8110c1a4:	00000206 	br	8110c1b0 <strlen+0x20>
8110c1a8:	10c00007 	ldb	r3,0(r2)
8110c1ac:	18001826 	beq	r3,zero,8110c210 <strlen+0x80>
8110c1b0:	10800044 	addi	r2,r2,1
8110c1b4:	10c000cc 	andi	r3,r2,3
8110c1b8:	183ffb1e 	bne	r3,zero,8110c1a8 <__reset+0xfb0ec1a8>
8110c1bc:	10c00017 	ldw	r3,0(r2)
8110c1c0:	01ffbff4 	movhi	r7,65279
8110c1c4:	39ffbfc4 	addi	r7,r7,-257
8110c1c8:	00ca303a 	nor	r5,zero,r3
8110c1cc:	01a02074 	movhi	r6,32897
8110c1d0:	19c7883a 	add	r3,r3,r7
8110c1d4:	31a02004 	addi	r6,r6,-32640
8110c1d8:	1946703a 	and	r3,r3,r5
8110c1dc:	1986703a 	and	r3,r3,r6
8110c1e0:	1800091e 	bne	r3,zero,8110c208 <strlen+0x78>
8110c1e4:	10800104 	addi	r2,r2,4
8110c1e8:	10c00017 	ldw	r3,0(r2)
8110c1ec:	19cb883a 	add	r5,r3,r7
8110c1f0:	00c6303a 	nor	r3,zero,r3
8110c1f4:	28c6703a 	and	r3,r5,r3
8110c1f8:	1986703a 	and	r3,r3,r6
8110c1fc:	183ff926 	beq	r3,zero,8110c1e4 <__reset+0xfb0ec1e4>
8110c200:	00000106 	br	8110c208 <strlen+0x78>
8110c204:	10800044 	addi	r2,r2,1
8110c208:	10c00007 	ldb	r3,0(r2)
8110c20c:	183ffd1e 	bne	r3,zero,8110c204 <__reset+0xfb0ec204>
8110c210:	1105c83a 	sub	r2,r2,r4
8110c214:	f800283a 	ret
8110c218:	2005883a 	mov	r2,r4
8110c21c:	003fe706 	br	8110c1bc <__reset+0xfb0ec1bc>
8110c220:	0005883a 	mov	r2,zero
8110c224:	f800283a 	ret

8110c228 <___vfprintf_internal_r>:
8110c228:	deffb804 	addi	sp,sp,-288
8110c22c:	dfc04715 	stw	ra,284(sp)
8110c230:	ddc04515 	stw	r23,276(sp)
8110c234:	dd404315 	stw	r21,268(sp)
8110c238:	d9002c15 	stw	r4,176(sp)
8110c23c:	282f883a 	mov	r23,r5
8110c240:	302b883a 	mov	r21,r6
8110c244:	d9c02d15 	stw	r7,180(sp)
8110c248:	df004615 	stw	fp,280(sp)
8110c24c:	dd804415 	stw	r22,272(sp)
8110c250:	dd004215 	stw	r20,264(sp)
8110c254:	dcc04115 	stw	r19,260(sp)
8110c258:	dc804015 	stw	r18,256(sp)
8110c25c:	dc403f15 	stw	r17,252(sp)
8110c260:	dc003e15 	stw	r16,248(sp)
8110c264:	11110400 	call	81111040 <_localeconv_r>
8110c268:	10800017 	ldw	r2,0(r2)
8110c26c:	1009883a 	mov	r4,r2
8110c270:	d8803415 	stw	r2,208(sp)
8110c274:	110c1900 	call	8110c190 <strlen>
8110c278:	d8803715 	stw	r2,220(sp)
8110c27c:	d8802c17 	ldw	r2,176(sp)
8110c280:	10000226 	beq	r2,zero,8110c28c <___vfprintf_internal_r+0x64>
8110c284:	10800e17 	ldw	r2,56(r2)
8110c288:	1000f926 	beq	r2,zero,8110c670 <___vfprintf_internal_r+0x448>
8110c28c:	b880030b 	ldhu	r2,12(r23)
8110c290:	10c8000c 	andi	r3,r2,8192
8110c294:	1800061e 	bne	r3,zero,8110c2b0 <___vfprintf_internal_r+0x88>
8110c298:	b9001917 	ldw	r4,100(r23)
8110c29c:	00f7ffc4 	movi	r3,-8193
8110c2a0:	10880014 	ori	r2,r2,8192
8110c2a4:	20c6703a 	and	r3,r4,r3
8110c2a8:	b880030d 	sth	r2,12(r23)
8110c2ac:	b8c01915 	stw	r3,100(r23)
8110c2b0:	10c0020c 	andi	r3,r2,8
8110c2b4:	1800c126 	beq	r3,zero,8110c5bc <___vfprintf_internal_r+0x394>
8110c2b8:	b8c00417 	ldw	r3,16(r23)
8110c2bc:	1800bf26 	beq	r3,zero,8110c5bc <___vfprintf_internal_r+0x394>
8110c2c0:	1080068c 	andi	r2,r2,26
8110c2c4:	00c00284 	movi	r3,10
8110c2c8:	10c0c426 	beq	r2,r3,8110c5dc <___vfprintf_internal_r+0x3b4>
8110c2cc:	d8c00404 	addi	r3,sp,16
8110c2d0:	052044b4 	movhi	r20,33042
8110c2d4:	d9001e04 	addi	r4,sp,120
8110c2d8:	a53ac584 	addi	r20,r20,-5354
8110c2dc:	d8c01e15 	stw	r3,120(sp)
8110c2e0:	d8002015 	stw	zero,128(sp)
8110c2e4:	d8001f15 	stw	zero,124(sp)
8110c2e8:	d8003315 	stw	zero,204(sp)
8110c2ec:	d8003615 	stw	zero,216(sp)
8110c2f0:	d8003815 	stw	zero,224(sp)
8110c2f4:	1811883a 	mov	r8,r3
8110c2f8:	d8003915 	stw	zero,228(sp)
8110c2fc:	d8003a15 	stw	zero,232(sp)
8110c300:	d8002f15 	stw	zero,188(sp)
8110c304:	d9002815 	stw	r4,160(sp)
8110c308:	a8800007 	ldb	r2,0(r21)
8110c30c:	10027b26 	beq	r2,zero,8110ccfc <___vfprintf_internal_r+0xad4>
8110c310:	00c00944 	movi	r3,37
8110c314:	a821883a 	mov	r16,r21
8110c318:	10c0021e 	bne	r2,r3,8110c324 <___vfprintf_internal_r+0xfc>
8110c31c:	00001406 	br	8110c370 <___vfprintf_internal_r+0x148>
8110c320:	10c00326 	beq	r2,r3,8110c330 <___vfprintf_internal_r+0x108>
8110c324:	84000044 	addi	r16,r16,1
8110c328:	80800007 	ldb	r2,0(r16)
8110c32c:	103ffc1e 	bne	r2,zero,8110c320 <__reset+0xfb0ec320>
8110c330:	8563c83a 	sub	r17,r16,r21
8110c334:	88000e26 	beq	r17,zero,8110c370 <___vfprintf_internal_r+0x148>
8110c338:	d8c02017 	ldw	r3,128(sp)
8110c33c:	d8801f17 	ldw	r2,124(sp)
8110c340:	45400015 	stw	r21,0(r8)
8110c344:	1c47883a 	add	r3,r3,r17
8110c348:	10800044 	addi	r2,r2,1
8110c34c:	d8c02015 	stw	r3,128(sp)
8110c350:	44400115 	stw	r17,4(r8)
8110c354:	d8801f15 	stw	r2,124(sp)
8110c358:	00c001c4 	movi	r3,7
8110c35c:	1880a716 	blt	r3,r2,8110c5fc <___vfprintf_internal_r+0x3d4>
8110c360:	42000204 	addi	r8,r8,8
8110c364:	d9402f17 	ldw	r5,188(sp)
8110c368:	2c4b883a 	add	r5,r5,r17
8110c36c:	d9402f15 	stw	r5,188(sp)
8110c370:	80800007 	ldb	r2,0(r16)
8110c374:	1000a826 	beq	r2,zero,8110c618 <___vfprintf_internal_r+0x3f0>
8110c378:	84400047 	ldb	r17,1(r16)
8110c37c:	00bfffc4 	movi	r2,-1
8110c380:	85400044 	addi	r21,r16,1
8110c384:	d8002785 	stb	zero,158(sp)
8110c388:	0007883a 	mov	r3,zero
8110c38c:	000f883a 	mov	r7,zero
8110c390:	d8802915 	stw	r2,164(sp)
8110c394:	d8003115 	stw	zero,196(sp)
8110c398:	0025883a 	mov	r18,zero
8110c39c:	01401604 	movi	r5,88
8110c3a0:	01800244 	movi	r6,9
8110c3a4:	02800a84 	movi	r10,42
8110c3a8:	02401b04 	movi	r9,108
8110c3ac:	ad400044 	addi	r21,r21,1
8110c3b0:	88bff804 	addi	r2,r17,-32
8110c3b4:	28830436 	bltu	r5,r2,8110cfc8 <___vfprintf_internal_r+0xda0>
8110c3b8:	100490ba 	slli	r2,r2,2
8110c3bc:	01204474 	movhi	r4,33041
8110c3c0:	2130f404 	addi	r4,r4,-15408
8110c3c4:	1105883a 	add	r2,r2,r4
8110c3c8:	10800017 	ldw	r2,0(r2)
8110c3cc:	1000683a 	jmp	r2
8110c3d0:	8110cee8 	cmpgeui	r4,r16,17211
8110c3d4:	8110cfc8 	cmpgei	r4,r16,17215
8110c3d8:	8110cfc8 	cmpgei	r4,r16,17215
8110c3dc:	8110cf08 	cmpgei	r4,r16,17212
8110c3e0:	8110cfc8 	cmpgei	r4,r16,17215
8110c3e4:	8110cfc8 	cmpgei	r4,r16,17215
8110c3e8:	8110cfc8 	cmpgei	r4,r16,17215
8110c3ec:	8110cfc8 	cmpgei	r4,r16,17215
8110c3f0:	8110cfc8 	cmpgei	r4,r16,17215
8110c3f4:	8110cfc8 	cmpgei	r4,r16,17215
8110c3f8:	8110c67c 	xorhi	r4,r16,17177
8110c3fc:	8110ce24 	muli	r4,r16,17208
8110c400:	8110cfc8 	cmpgei	r4,r16,17215
8110c404:	8110c544 	addi	r4,r16,17173
8110c408:	8110c6a4 	muli	r4,r16,17178
8110c40c:	8110cfc8 	cmpgei	r4,r16,17215
8110c410:	8110c6e4 	muli	r4,r16,17179
8110c414:	8110c6f0 	cmpltui	r4,r16,17179
8110c418:	8110c6f0 	cmpltui	r4,r16,17179
8110c41c:	8110c6f0 	cmpltui	r4,r16,17179
8110c420:	8110c6f0 	cmpltui	r4,r16,17179
8110c424:	8110c6f0 	cmpltui	r4,r16,17179
8110c428:	8110c6f0 	cmpltui	r4,r16,17179
8110c42c:	8110c6f0 	cmpltui	r4,r16,17179
8110c430:	8110c6f0 	cmpltui	r4,r16,17179
8110c434:	8110c6f0 	cmpltui	r4,r16,17179
8110c438:	8110cfc8 	cmpgei	r4,r16,17215
8110c43c:	8110cfc8 	cmpgei	r4,r16,17215
8110c440:	8110cfc8 	cmpgei	r4,r16,17215
8110c444:	8110cfc8 	cmpgei	r4,r16,17215
8110c448:	8110cfc8 	cmpgei	r4,r16,17215
8110c44c:	8110cfc8 	cmpgei	r4,r16,17215
8110c450:	8110cfc8 	cmpgei	r4,r16,17215
8110c454:	8110cfc8 	cmpgei	r4,r16,17215
8110c458:	8110cfc8 	cmpgei	r4,r16,17215
8110c45c:	8110cfc8 	cmpgei	r4,r16,17215
8110c460:	8110c724 	muli	r4,r16,17180
8110c464:	8110c7e0 	cmpeqi	r4,r16,17183
8110c468:	8110cfc8 	cmpgei	r4,r16,17215
8110c46c:	8110c7e0 	cmpeqi	r4,r16,17183
8110c470:	8110cfc8 	cmpgei	r4,r16,17215
8110c474:	8110cfc8 	cmpgei	r4,r16,17215
8110c478:	8110cfc8 	cmpgei	r4,r16,17215
8110c47c:	8110cfc8 	cmpgei	r4,r16,17215
8110c480:	8110c880 	call	88110c88 <__reset+0x20f0c88>
8110c484:	8110cfc8 	cmpgei	r4,r16,17215
8110c488:	8110cfc8 	cmpgei	r4,r16,17215
8110c48c:	8110c88c 	andi	r4,r16,17186
8110c490:	8110cfc8 	cmpgei	r4,r16,17215
8110c494:	8110cfc8 	cmpgei	r4,r16,17215
8110c498:	8110cfc8 	cmpgei	r4,r16,17215
8110c49c:	8110cfc8 	cmpgei	r4,r16,17215
8110c4a0:	8110cfc8 	cmpgei	r4,r16,17215
8110c4a4:	8110cd04 	addi	r4,r16,17204
8110c4a8:	8110cfc8 	cmpgei	r4,r16,17215
8110c4ac:	8110cfc8 	cmpgei	r4,r16,17215
8110c4b0:	8110cd64 	muli	r4,r16,17205
8110c4b4:	8110cfc8 	cmpgei	r4,r16,17215
8110c4b8:	8110cfc8 	cmpgei	r4,r16,17215
8110c4bc:	8110cfc8 	cmpgei	r4,r16,17215
8110c4c0:	8110cfc8 	cmpgei	r4,r16,17215
8110c4c4:	8110cfc8 	cmpgei	r4,r16,17215
8110c4c8:	8110cfc8 	cmpgei	r4,r16,17215
8110c4cc:	8110cfc8 	cmpgei	r4,r16,17215
8110c4d0:	8110cfc8 	cmpgei	r4,r16,17215
8110c4d4:	8110cfc8 	cmpgei	r4,r16,17215
8110c4d8:	8110cfc8 	cmpgei	r4,r16,17215
8110c4dc:	8110cf74 	orhi	r4,r16,17213
8110c4e0:	8110cf14 	ori	r4,r16,17212
8110c4e4:	8110c7e0 	cmpeqi	r4,r16,17183
8110c4e8:	8110c7e0 	cmpeqi	r4,r16,17183
8110c4ec:	8110c7e0 	cmpeqi	r4,r16,17183
8110c4f0:	8110cf24 	muli	r4,r16,17212
8110c4f4:	8110cf14 	ori	r4,r16,17212
8110c4f8:	8110cfc8 	cmpgei	r4,r16,17215
8110c4fc:	8110cfc8 	cmpgei	r4,r16,17215
8110c500:	8110cf30 	cmpltui	r4,r16,17212
8110c504:	8110cfc8 	cmpgei	r4,r16,17215
8110c508:	8110cf40 	call	88110cf4 <__reset+0x20f0cf4>
8110c50c:	8110ce14 	ori	r4,r16,17208
8110c510:	8110c550 	cmplti	r4,r16,17173
8110c514:	8110ce34 	orhi	r4,r16,17208
8110c518:	8110cfc8 	cmpgei	r4,r16,17215
8110c51c:	8110ce40 	call	88110ce4 <__reset+0x20f0ce4>
8110c520:	8110cfc8 	cmpgei	r4,r16,17215
8110c524:	8110ce9c 	xori	r4,r16,17210
8110c528:	8110cfc8 	cmpgei	r4,r16,17215
8110c52c:	8110cfc8 	cmpgei	r4,r16,17215
8110c530:	8110ceac 	andhi	r4,r16,17210
8110c534:	d9003117 	ldw	r4,196(sp)
8110c538:	d8802d15 	stw	r2,180(sp)
8110c53c:	0109c83a 	sub	r4,zero,r4
8110c540:	d9003115 	stw	r4,196(sp)
8110c544:	94800114 	ori	r18,r18,4
8110c548:	ac400007 	ldb	r17,0(r21)
8110c54c:	003f9706 	br	8110c3ac <__reset+0xfb0ec3ac>
8110c550:	00800c04 	movi	r2,48
8110c554:	d9002d17 	ldw	r4,180(sp)
8110c558:	d9402917 	ldw	r5,164(sp)
8110c55c:	d8802705 	stb	r2,156(sp)
8110c560:	00801e04 	movi	r2,120
8110c564:	d8802745 	stb	r2,157(sp)
8110c568:	d8002785 	stb	zero,158(sp)
8110c56c:	20c00104 	addi	r3,r4,4
8110c570:	24c00017 	ldw	r19,0(r4)
8110c574:	002d883a 	mov	r22,zero
8110c578:	90800094 	ori	r2,r18,2
8110c57c:	28029a16 	blt	r5,zero,8110cfe8 <___vfprintf_internal_r+0xdc0>
8110c580:	00bfdfc4 	movi	r2,-129
8110c584:	90a4703a 	and	r18,r18,r2
8110c588:	d8c02d15 	stw	r3,180(sp)
8110c58c:	94800094 	ori	r18,r18,2
8110c590:	9802871e 	bne	r19,zero,8110cfb0 <___vfprintf_internal_r+0xd88>
8110c594:	00a044b4 	movhi	r2,33042
8110c598:	10babe04 	addi	r2,r2,-5384
8110c59c:	d8803915 	stw	r2,228(sp)
8110c5a0:	04401e04 	movi	r17,120
8110c5a4:	d8802917 	ldw	r2,164(sp)
8110c5a8:	0039883a 	mov	fp,zero
8110c5ac:	1001e926 	beq	r2,zero,8110cd54 <___vfprintf_internal_r+0xb2c>
8110c5b0:	0027883a 	mov	r19,zero
8110c5b4:	002d883a 	mov	r22,zero
8110c5b8:	00020506 	br	8110cdd0 <___vfprintf_internal_r+0xba8>
8110c5bc:	d9002c17 	ldw	r4,176(sp)
8110c5c0:	b80b883a 	mov	r5,r23
8110c5c4:	110e4f80 	call	8110e4f8 <__swsetup_r>
8110c5c8:	1005ac1e 	bne	r2,zero,8110dc7c <___vfprintf_internal_r+0x1a54>
8110c5cc:	b880030b 	ldhu	r2,12(r23)
8110c5d0:	00c00284 	movi	r3,10
8110c5d4:	1080068c 	andi	r2,r2,26
8110c5d8:	10ff3c1e 	bne	r2,r3,8110c2cc <__reset+0xfb0ec2cc>
8110c5dc:	b880038f 	ldh	r2,14(r23)
8110c5e0:	103f3a16 	blt	r2,zero,8110c2cc <__reset+0xfb0ec2cc>
8110c5e4:	d9c02d17 	ldw	r7,180(sp)
8110c5e8:	d9002c17 	ldw	r4,176(sp)
8110c5ec:	a80d883a 	mov	r6,r21
8110c5f0:	b80b883a 	mov	r5,r23
8110c5f4:	110e43c0 	call	8110e43c <__sbprintf>
8110c5f8:	00001106 	br	8110c640 <___vfprintf_internal_r+0x418>
8110c5fc:	d9002c17 	ldw	r4,176(sp)
8110c600:	d9801e04 	addi	r6,sp,120
8110c604:	b80b883a 	mov	r5,r23
8110c608:	1113a340 	call	81113a34 <__sprint_r>
8110c60c:	1000081e 	bne	r2,zero,8110c630 <___vfprintf_internal_r+0x408>
8110c610:	da000404 	addi	r8,sp,16
8110c614:	003f5306 	br	8110c364 <__reset+0xfb0ec364>
8110c618:	d8802017 	ldw	r2,128(sp)
8110c61c:	10000426 	beq	r2,zero,8110c630 <___vfprintf_internal_r+0x408>
8110c620:	d9002c17 	ldw	r4,176(sp)
8110c624:	d9801e04 	addi	r6,sp,120
8110c628:	b80b883a 	mov	r5,r23
8110c62c:	1113a340 	call	81113a34 <__sprint_r>
8110c630:	b880030b 	ldhu	r2,12(r23)
8110c634:	1080100c 	andi	r2,r2,64
8110c638:	1005901e 	bne	r2,zero,8110dc7c <___vfprintf_internal_r+0x1a54>
8110c63c:	d8802f17 	ldw	r2,188(sp)
8110c640:	dfc04717 	ldw	ra,284(sp)
8110c644:	df004617 	ldw	fp,280(sp)
8110c648:	ddc04517 	ldw	r23,276(sp)
8110c64c:	dd804417 	ldw	r22,272(sp)
8110c650:	dd404317 	ldw	r21,268(sp)
8110c654:	dd004217 	ldw	r20,264(sp)
8110c658:	dcc04117 	ldw	r19,260(sp)
8110c65c:	dc804017 	ldw	r18,256(sp)
8110c660:	dc403f17 	ldw	r17,252(sp)
8110c664:	dc003e17 	ldw	r16,248(sp)
8110c668:	dec04804 	addi	sp,sp,288
8110c66c:	f800283a 	ret
8110c670:	d9002c17 	ldw	r4,176(sp)
8110c674:	11104cc0 	call	811104cc <__sinit>
8110c678:	003f0406 	br	8110c28c <__reset+0xfb0ec28c>
8110c67c:	d8802d17 	ldw	r2,180(sp)
8110c680:	d9002d17 	ldw	r4,180(sp)
8110c684:	10800017 	ldw	r2,0(r2)
8110c688:	d8803115 	stw	r2,196(sp)
8110c68c:	20800104 	addi	r2,r4,4
8110c690:	d9003117 	ldw	r4,196(sp)
8110c694:	203fa716 	blt	r4,zero,8110c534 <__reset+0xfb0ec534>
8110c698:	d8802d15 	stw	r2,180(sp)
8110c69c:	ac400007 	ldb	r17,0(r21)
8110c6a0:	003f4206 	br	8110c3ac <__reset+0xfb0ec3ac>
8110c6a4:	ac400007 	ldb	r17,0(r21)
8110c6a8:	aac00044 	addi	r11,r21,1
8110c6ac:	8a872826 	beq	r17,r10,8110e350 <___vfprintf_internal_r+0x2128>
8110c6b0:	88bff404 	addi	r2,r17,-48
8110c6b4:	0009883a 	mov	r4,zero
8110c6b8:	30867d36 	bltu	r6,r2,8110e0b0 <___vfprintf_internal_r+0x1e88>
8110c6bc:	5c400007 	ldb	r17,0(r11)
8110c6c0:	210002a4 	muli	r4,r4,10
8110c6c4:	5d400044 	addi	r21,r11,1
8110c6c8:	a817883a 	mov	r11,r21
8110c6cc:	2089883a 	add	r4,r4,r2
8110c6d0:	88bff404 	addi	r2,r17,-48
8110c6d4:	30bff92e 	bgeu	r6,r2,8110c6bc <__reset+0xfb0ec6bc>
8110c6d8:	2005c916 	blt	r4,zero,8110de00 <___vfprintf_internal_r+0x1bd8>
8110c6dc:	d9002915 	stw	r4,164(sp)
8110c6e0:	003f3306 	br	8110c3b0 <__reset+0xfb0ec3b0>
8110c6e4:	94802014 	ori	r18,r18,128
8110c6e8:	ac400007 	ldb	r17,0(r21)
8110c6ec:	003f2f06 	br	8110c3ac <__reset+0xfb0ec3ac>
8110c6f0:	a809883a 	mov	r4,r21
8110c6f4:	d8003115 	stw	zero,196(sp)
8110c6f8:	88bff404 	addi	r2,r17,-48
8110c6fc:	0017883a 	mov	r11,zero
8110c700:	24400007 	ldb	r17,0(r4)
8110c704:	5ac002a4 	muli	r11,r11,10
8110c708:	ad400044 	addi	r21,r21,1
8110c70c:	a809883a 	mov	r4,r21
8110c710:	12d7883a 	add	r11,r2,r11
8110c714:	88bff404 	addi	r2,r17,-48
8110c718:	30bff92e 	bgeu	r6,r2,8110c700 <__reset+0xfb0ec700>
8110c71c:	dac03115 	stw	r11,196(sp)
8110c720:	003f2306 	br	8110c3b0 <__reset+0xfb0ec3b0>
8110c724:	18c03fcc 	andi	r3,r3,255
8110c728:	18072b1e 	bne	r3,zero,8110e3d8 <___vfprintf_internal_r+0x21b0>
8110c72c:	94800414 	ori	r18,r18,16
8110c730:	9080080c 	andi	r2,r18,32
8110c734:	10037b26 	beq	r2,zero,8110d524 <___vfprintf_internal_r+0x12fc>
8110c738:	d9402d17 	ldw	r5,180(sp)
8110c73c:	28800117 	ldw	r2,4(r5)
8110c740:	2cc00017 	ldw	r19,0(r5)
8110c744:	29400204 	addi	r5,r5,8
8110c748:	d9402d15 	stw	r5,180(sp)
8110c74c:	102d883a 	mov	r22,r2
8110c750:	10044b16 	blt	r2,zero,8110d880 <___vfprintf_internal_r+0x1658>
8110c754:	d9402917 	ldw	r5,164(sp)
8110c758:	df002783 	ldbu	fp,158(sp)
8110c75c:	2803bc16 	blt	r5,zero,8110d650 <___vfprintf_internal_r+0x1428>
8110c760:	00ffdfc4 	movi	r3,-129
8110c764:	9d84b03a 	or	r2,r19,r22
8110c768:	90e4703a 	and	r18,r18,r3
8110c76c:	10017726 	beq	r2,zero,8110cd4c <___vfprintf_internal_r+0xb24>
8110c770:	b0038326 	beq	r22,zero,8110d580 <___vfprintf_internal_r+0x1358>
8110c774:	dc402a15 	stw	r17,168(sp)
8110c778:	dc001e04 	addi	r16,sp,120
8110c77c:	b023883a 	mov	r17,r22
8110c780:	402d883a 	mov	r22,r8
8110c784:	9809883a 	mov	r4,r19
8110c788:	880b883a 	mov	r5,r17
8110c78c:	01800284 	movi	r6,10
8110c790:	000f883a 	mov	r7,zero
8110c794:	1115e2c0 	call	81115e2c <__umoddi3>
8110c798:	10800c04 	addi	r2,r2,48
8110c79c:	843fffc4 	addi	r16,r16,-1
8110c7a0:	9809883a 	mov	r4,r19
8110c7a4:	880b883a 	mov	r5,r17
8110c7a8:	80800005 	stb	r2,0(r16)
8110c7ac:	01800284 	movi	r6,10
8110c7b0:	000f883a 	mov	r7,zero
8110c7b4:	11158b40 	call	811158b4 <__udivdi3>
8110c7b8:	1027883a 	mov	r19,r2
8110c7bc:	10c4b03a 	or	r2,r2,r3
8110c7c0:	1823883a 	mov	r17,r3
8110c7c4:	103fef1e 	bne	r2,zero,8110c784 <__reset+0xfb0ec784>
8110c7c8:	d8c02817 	ldw	r3,160(sp)
8110c7cc:	dc402a17 	ldw	r17,168(sp)
8110c7d0:	b011883a 	mov	r8,r22
8110c7d4:	1c07c83a 	sub	r3,r3,r16
8110c7d8:	d8c02e15 	stw	r3,184(sp)
8110c7dc:	00005906 	br	8110c944 <___vfprintf_internal_r+0x71c>
8110c7e0:	18c03fcc 	andi	r3,r3,255
8110c7e4:	1806fa1e 	bne	r3,zero,8110e3d0 <___vfprintf_internal_r+0x21a8>
8110c7e8:	9080020c 	andi	r2,r18,8
8110c7ec:	10048a26 	beq	r2,zero,8110da18 <___vfprintf_internal_r+0x17f0>
8110c7f0:	d8c02d17 	ldw	r3,180(sp)
8110c7f4:	d9002d17 	ldw	r4,180(sp)
8110c7f8:	d9402d17 	ldw	r5,180(sp)
8110c7fc:	18c00017 	ldw	r3,0(r3)
8110c800:	21000117 	ldw	r4,4(r4)
8110c804:	29400204 	addi	r5,r5,8
8110c808:	d8c03615 	stw	r3,216(sp)
8110c80c:	d9003815 	stw	r4,224(sp)
8110c810:	d9402d15 	stw	r5,180(sp)
8110c814:	d9003617 	ldw	r4,216(sp)
8110c818:	d9403817 	ldw	r5,224(sp)
8110c81c:	da003d15 	stw	r8,244(sp)
8110c820:	04000044 	movi	r16,1
8110c824:	11136580 	call	81113658 <__fpclassifyd>
8110c828:	da003d17 	ldw	r8,244(sp)
8110c82c:	14041f1e 	bne	r2,r16,8110d8ac <___vfprintf_internal_r+0x1684>
8110c830:	d9003617 	ldw	r4,216(sp)
8110c834:	d9403817 	ldw	r5,224(sp)
8110c838:	000d883a 	mov	r6,zero
8110c83c:	000f883a 	mov	r7,zero
8110c840:	11178100 	call	81117810 <__ledf2>
8110c844:	da003d17 	ldw	r8,244(sp)
8110c848:	1005be16 	blt	r2,zero,8110df44 <___vfprintf_internal_r+0x1d1c>
8110c84c:	df002783 	ldbu	fp,158(sp)
8110c850:	008011c4 	movi	r2,71
8110c854:	1445330e 	bge	r2,r17,8110dd24 <___vfprintf_internal_r+0x1afc>
8110c858:	042044b4 	movhi	r16,33042
8110c85c:	843ab604 	addi	r16,r16,-5416
8110c860:	00c000c4 	movi	r3,3
8110c864:	00bfdfc4 	movi	r2,-129
8110c868:	d8c02a15 	stw	r3,168(sp)
8110c86c:	90a4703a 	and	r18,r18,r2
8110c870:	d8c02e15 	stw	r3,184(sp)
8110c874:	d8002915 	stw	zero,164(sp)
8110c878:	d8003215 	stw	zero,200(sp)
8110c87c:	00003706 	br	8110c95c <___vfprintf_internal_r+0x734>
8110c880:	94800214 	ori	r18,r18,8
8110c884:	ac400007 	ldb	r17,0(r21)
8110c888:	003ec806 	br	8110c3ac <__reset+0xfb0ec3ac>
8110c88c:	18c03fcc 	andi	r3,r3,255
8110c890:	1806db1e 	bne	r3,zero,8110e400 <___vfprintf_internal_r+0x21d8>
8110c894:	94800414 	ori	r18,r18,16
8110c898:	9080080c 	andi	r2,r18,32
8110c89c:	1002d826 	beq	r2,zero,8110d400 <___vfprintf_internal_r+0x11d8>
8110c8a0:	d9402d17 	ldw	r5,180(sp)
8110c8a4:	d8c02917 	ldw	r3,164(sp)
8110c8a8:	d8002785 	stb	zero,158(sp)
8110c8ac:	28800204 	addi	r2,r5,8
8110c8b0:	2cc00017 	ldw	r19,0(r5)
8110c8b4:	2d800117 	ldw	r22,4(r5)
8110c8b8:	18048f16 	blt	r3,zero,8110daf8 <___vfprintf_internal_r+0x18d0>
8110c8bc:	013fdfc4 	movi	r4,-129
8110c8c0:	9d86b03a 	or	r3,r19,r22
8110c8c4:	d8802d15 	stw	r2,180(sp)
8110c8c8:	9124703a 	and	r18,r18,r4
8110c8cc:	1802d91e 	bne	r3,zero,8110d434 <___vfprintf_internal_r+0x120c>
8110c8d0:	d8c02917 	ldw	r3,164(sp)
8110c8d4:	0039883a 	mov	fp,zero
8110c8d8:	1805c326 	beq	r3,zero,8110dfe8 <___vfprintf_internal_r+0x1dc0>
8110c8dc:	0027883a 	mov	r19,zero
8110c8e0:	002d883a 	mov	r22,zero
8110c8e4:	dc001e04 	addi	r16,sp,120
8110c8e8:	9806d0fa 	srli	r3,r19,3
8110c8ec:	b008977a 	slli	r4,r22,29
8110c8f0:	b02cd0fa 	srli	r22,r22,3
8110c8f4:	9cc001cc 	andi	r19,r19,7
8110c8f8:	98800c04 	addi	r2,r19,48
8110c8fc:	843fffc4 	addi	r16,r16,-1
8110c900:	20e6b03a 	or	r19,r4,r3
8110c904:	80800005 	stb	r2,0(r16)
8110c908:	9d86b03a 	or	r3,r19,r22
8110c90c:	183ff61e 	bne	r3,zero,8110c8e8 <__reset+0xfb0ec8e8>
8110c910:	90c0004c 	andi	r3,r18,1
8110c914:	18013b26 	beq	r3,zero,8110ce04 <___vfprintf_internal_r+0xbdc>
8110c918:	10803fcc 	andi	r2,r2,255
8110c91c:	1080201c 	xori	r2,r2,128
8110c920:	10bfe004 	addi	r2,r2,-128
8110c924:	00c00c04 	movi	r3,48
8110c928:	10c13626 	beq	r2,r3,8110ce04 <___vfprintf_internal_r+0xbdc>
8110c92c:	80ffffc5 	stb	r3,-1(r16)
8110c930:	d8c02817 	ldw	r3,160(sp)
8110c934:	80bfffc4 	addi	r2,r16,-1
8110c938:	1021883a 	mov	r16,r2
8110c93c:	1887c83a 	sub	r3,r3,r2
8110c940:	d8c02e15 	stw	r3,184(sp)
8110c944:	d8802e17 	ldw	r2,184(sp)
8110c948:	d9002917 	ldw	r4,164(sp)
8110c94c:	1100010e 	bge	r2,r4,8110c954 <___vfprintf_internal_r+0x72c>
8110c950:	2005883a 	mov	r2,r4
8110c954:	d8802a15 	stw	r2,168(sp)
8110c958:	d8003215 	stw	zero,200(sp)
8110c95c:	e7003fcc 	andi	fp,fp,255
8110c960:	e700201c 	xori	fp,fp,128
8110c964:	e73fe004 	addi	fp,fp,-128
8110c968:	e0000326 	beq	fp,zero,8110c978 <___vfprintf_internal_r+0x750>
8110c96c:	d8c02a17 	ldw	r3,168(sp)
8110c970:	18c00044 	addi	r3,r3,1
8110c974:	d8c02a15 	stw	r3,168(sp)
8110c978:	90c0008c 	andi	r3,r18,2
8110c97c:	d8c02b15 	stw	r3,172(sp)
8110c980:	18000326 	beq	r3,zero,8110c990 <___vfprintf_internal_r+0x768>
8110c984:	d8c02a17 	ldw	r3,168(sp)
8110c988:	18c00084 	addi	r3,r3,2
8110c98c:	d8c02a15 	stw	r3,168(sp)
8110c990:	90c0210c 	andi	r3,r18,132
8110c994:	d8c03015 	stw	r3,192(sp)
8110c998:	1801a31e 	bne	r3,zero,8110d028 <___vfprintf_internal_r+0xe00>
8110c99c:	d9003117 	ldw	r4,196(sp)
8110c9a0:	d8c02a17 	ldw	r3,168(sp)
8110c9a4:	20e7c83a 	sub	r19,r4,r3
8110c9a8:	04c19f0e 	bge	zero,r19,8110d028 <___vfprintf_internal_r+0xe00>
8110c9ac:	02400404 	movi	r9,16
8110c9b0:	d8c02017 	ldw	r3,128(sp)
8110c9b4:	d8801f17 	ldw	r2,124(sp)
8110c9b8:	4cc50d0e 	bge	r9,r19,8110ddf0 <___vfprintf_internal_r+0x1bc8>
8110c9bc:	016044b4 	movhi	r5,33042
8110c9c0:	297ac984 	addi	r5,r5,-5338
8110c9c4:	dc403b15 	stw	r17,236(sp)
8110c9c8:	d9403515 	stw	r5,212(sp)
8110c9cc:	9823883a 	mov	r17,r19
8110c9d0:	482d883a 	mov	r22,r9
8110c9d4:	9027883a 	mov	r19,r18
8110c9d8:	070001c4 	movi	fp,7
8110c9dc:	8025883a 	mov	r18,r16
8110c9e0:	dc002c17 	ldw	r16,176(sp)
8110c9e4:	00000306 	br	8110c9f4 <___vfprintf_internal_r+0x7cc>
8110c9e8:	8c7ffc04 	addi	r17,r17,-16
8110c9ec:	42000204 	addi	r8,r8,8
8110c9f0:	b440130e 	bge	r22,r17,8110ca40 <___vfprintf_internal_r+0x818>
8110c9f4:	012044b4 	movhi	r4,33042
8110c9f8:	18c00404 	addi	r3,r3,16
8110c9fc:	10800044 	addi	r2,r2,1
8110ca00:	213ac984 	addi	r4,r4,-5338
8110ca04:	41000015 	stw	r4,0(r8)
8110ca08:	45800115 	stw	r22,4(r8)
8110ca0c:	d8c02015 	stw	r3,128(sp)
8110ca10:	d8801f15 	stw	r2,124(sp)
8110ca14:	e0bff40e 	bge	fp,r2,8110c9e8 <__reset+0xfb0ec9e8>
8110ca18:	d9801e04 	addi	r6,sp,120
8110ca1c:	b80b883a 	mov	r5,r23
8110ca20:	8009883a 	mov	r4,r16
8110ca24:	1113a340 	call	81113a34 <__sprint_r>
8110ca28:	103f011e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110ca2c:	8c7ffc04 	addi	r17,r17,-16
8110ca30:	d8c02017 	ldw	r3,128(sp)
8110ca34:	d8801f17 	ldw	r2,124(sp)
8110ca38:	da000404 	addi	r8,sp,16
8110ca3c:	b47fed16 	blt	r22,r17,8110c9f4 <__reset+0xfb0ec9f4>
8110ca40:	9021883a 	mov	r16,r18
8110ca44:	9825883a 	mov	r18,r19
8110ca48:	8827883a 	mov	r19,r17
8110ca4c:	dc403b17 	ldw	r17,236(sp)
8110ca50:	d9403517 	ldw	r5,212(sp)
8110ca54:	98c7883a 	add	r3,r19,r3
8110ca58:	10800044 	addi	r2,r2,1
8110ca5c:	41400015 	stw	r5,0(r8)
8110ca60:	44c00115 	stw	r19,4(r8)
8110ca64:	d8c02015 	stw	r3,128(sp)
8110ca68:	d8801f15 	stw	r2,124(sp)
8110ca6c:	010001c4 	movi	r4,7
8110ca70:	2082a316 	blt	r4,r2,8110d500 <___vfprintf_internal_r+0x12d8>
8110ca74:	df002787 	ldb	fp,158(sp)
8110ca78:	42000204 	addi	r8,r8,8
8110ca7c:	e0000c26 	beq	fp,zero,8110cab0 <___vfprintf_internal_r+0x888>
8110ca80:	d8801f17 	ldw	r2,124(sp)
8110ca84:	d9002784 	addi	r4,sp,158
8110ca88:	18c00044 	addi	r3,r3,1
8110ca8c:	10800044 	addi	r2,r2,1
8110ca90:	41000015 	stw	r4,0(r8)
8110ca94:	01000044 	movi	r4,1
8110ca98:	41000115 	stw	r4,4(r8)
8110ca9c:	d8c02015 	stw	r3,128(sp)
8110caa0:	d8801f15 	stw	r2,124(sp)
8110caa4:	010001c4 	movi	r4,7
8110caa8:	20823c16 	blt	r4,r2,8110d39c <___vfprintf_internal_r+0x1174>
8110caac:	42000204 	addi	r8,r8,8
8110cab0:	d8802b17 	ldw	r2,172(sp)
8110cab4:	10000c26 	beq	r2,zero,8110cae8 <___vfprintf_internal_r+0x8c0>
8110cab8:	d8801f17 	ldw	r2,124(sp)
8110cabc:	d9002704 	addi	r4,sp,156
8110cac0:	18c00084 	addi	r3,r3,2
8110cac4:	10800044 	addi	r2,r2,1
8110cac8:	41000015 	stw	r4,0(r8)
8110cacc:	01000084 	movi	r4,2
8110cad0:	41000115 	stw	r4,4(r8)
8110cad4:	d8c02015 	stw	r3,128(sp)
8110cad8:	d8801f15 	stw	r2,124(sp)
8110cadc:	010001c4 	movi	r4,7
8110cae0:	20823616 	blt	r4,r2,8110d3bc <___vfprintf_internal_r+0x1194>
8110cae4:	42000204 	addi	r8,r8,8
8110cae8:	d9003017 	ldw	r4,192(sp)
8110caec:	00802004 	movi	r2,128
8110caf0:	20819926 	beq	r4,r2,8110d158 <___vfprintf_internal_r+0xf30>
8110caf4:	d9402917 	ldw	r5,164(sp)
8110caf8:	d8802e17 	ldw	r2,184(sp)
8110cafc:	28adc83a 	sub	r22,r5,r2
8110cb00:	0580310e 	bge	zero,r22,8110cbc8 <___vfprintf_internal_r+0x9a0>
8110cb04:	07000404 	movi	fp,16
8110cb08:	d8801f17 	ldw	r2,124(sp)
8110cb0c:	e584140e 	bge	fp,r22,8110db60 <___vfprintf_internal_r+0x1938>
8110cb10:	016044b4 	movhi	r5,33042
8110cb14:	297ac584 	addi	r5,r5,-5354
8110cb18:	dc402915 	stw	r17,164(sp)
8110cb1c:	d9402b15 	stw	r5,172(sp)
8110cb20:	b023883a 	mov	r17,r22
8110cb24:	04c001c4 	movi	r19,7
8110cb28:	a82d883a 	mov	r22,r21
8110cb2c:	902b883a 	mov	r21,r18
8110cb30:	8025883a 	mov	r18,r16
8110cb34:	dc002c17 	ldw	r16,176(sp)
8110cb38:	00000306 	br	8110cb48 <___vfprintf_internal_r+0x920>
8110cb3c:	8c7ffc04 	addi	r17,r17,-16
8110cb40:	42000204 	addi	r8,r8,8
8110cb44:	e440110e 	bge	fp,r17,8110cb8c <___vfprintf_internal_r+0x964>
8110cb48:	18c00404 	addi	r3,r3,16
8110cb4c:	10800044 	addi	r2,r2,1
8110cb50:	45000015 	stw	r20,0(r8)
8110cb54:	47000115 	stw	fp,4(r8)
8110cb58:	d8c02015 	stw	r3,128(sp)
8110cb5c:	d8801f15 	stw	r2,124(sp)
8110cb60:	98bff60e 	bge	r19,r2,8110cb3c <__reset+0xfb0ecb3c>
8110cb64:	d9801e04 	addi	r6,sp,120
8110cb68:	b80b883a 	mov	r5,r23
8110cb6c:	8009883a 	mov	r4,r16
8110cb70:	1113a340 	call	81113a34 <__sprint_r>
8110cb74:	103eae1e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110cb78:	8c7ffc04 	addi	r17,r17,-16
8110cb7c:	d8c02017 	ldw	r3,128(sp)
8110cb80:	d8801f17 	ldw	r2,124(sp)
8110cb84:	da000404 	addi	r8,sp,16
8110cb88:	e47fef16 	blt	fp,r17,8110cb48 <__reset+0xfb0ecb48>
8110cb8c:	9021883a 	mov	r16,r18
8110cb90:	a825883a 	mov	r18,r21
8110cb94:	b02b883a 	mov	r21,r22
8110cb98:	882d883a 	mov	r22,r17
8110cb9c:	dc402917 	ldw	r17,164(sp)
8110cba0:	d9002b17 	ldw	r4,172(sp)
8110cba4:	1d87883a 	add	r3,r3,r22
8110cba8:	10800044 	addi	r2,r2,1
8110cbac:	41000015 	stw	r4,0(r8)
8110cbb0:	45800115 	stw	r22,4(r8)
8110cbb4:	d8c02015 	stw	r3,128(sp)
8110cbb8:	d8801f15 	stw	r2,124(sp)
8110cbbc:	010001c4 	movi	r4,7
8110cbc0:	2081ee16 	blt	r4,r2,8110d37c <___vfprintf_internal_r+0x1154>
8110cbc4:	42000204 	addi	r8,r8,8
8110cbc8:	9080400c 	andi	r2,r18,256
8110cbcc:	1001181e 	bne	r2,zero,8110d030 <___vfprintf_internal_r+0xe08>
8110cbd0:	d9402e17 	ldw	r5,184(sp)
8110cbd4:	d8801f17 	ldw	r2,124(sp)
8110cbd8:	44000015 	stw	r16,0(r8)
8110cbdc:	1947883a 	add	r3,r3,r5
8110cbe0:	10800044 	addi	r2,r2,1
8110cbe4:	41400115 	stw	r5,4(r8)
8110cbe8:	d8c02015 	stw	r3,128(sp)
8110cbec:	d8801f15 	stw	r2,124(sp)
8110cbf0:	010001c4 	movi	r4,7
8110cbf4:	2081d316 	blt	r4,r2,8110d344 <___vfprintf_internal_r+0x111c>
8110cbf8:	42000204 	addi	r8,r8,8
8110cbfc:	9480010c 	andi	r18,r18,4
8110cc00:	90003226 	beq	r18,zero,8110cccc <___vfprintf_internal_r+0xaa4>
8110cc04:	d9403117 	ldw	r5,196(sp)
8110cc08:	d8802a17 	ldw	r2,168(sp)
8110cc0c:	28a1c83a 	sub	r16,r5,r2
8110cc10:	04002e0e 	bge	zero,r16,8110cccc <___vfprintf_internal_r+0xaa4>
8110cc14:	04400404 	movi	r17,16
8110cc18:	d8801f17 	ldw	r2,124(sp)
8110cc1c:	8c04a20e 	bge	r17,r16,8110dea8 <___vfprintf_internal_r+0x1c80>
8110cc20:	016044b4 	movhi	r5,33042
8110cc24:	297ac984 	addi	r5,r5,-5338
8110cc28:	d9403515 	stw	r5,212(sp)
8110cc2c:	048001c4 	movi	r18,7
8110cc30:	dcc02c17 	ldw	r19,176(sp)
8110cc34:	00000306 	br	8110cc44 <___vfprintf_internal_r+0xa1c>
8110cc38:	843ffc04 	addi	r16,r16,-16
8110cc3c:	42000204 	addi	r8,r8,8
8110cc40:	8c00130e 	bge	r17,r16,8110cc90 <___vfprintf_internal_r+0xa68>
8110cc44:	012044b4 	movhi	r4,33042
8110cc48:	18c00404 	addi	r3,r3,16
8110cc4c:	10800044 	addi	r2,r2,1
8110cc50:	213ac984 	addi	r4,r4,-5338
8110cc54:	41000015 	stw	r4,0(r8)
8110cc58:	44400115 	stw	r17,4(r8)
8110cc5c:	d8c02015 	stw	r3,128(sp)
8110cc60:	d8801f15 	stw	r2,124(sp)
8110cc64:	90bff40e 	bge	r18,r2,8110cc38 <__reset+0xfb0ecc38>
8110cc68:	d9801e04 	addi	r6,sp,120
8110cc6c:	b80b883a 	mov	r5,r23
8110cc70:	9809883a 	mov	r4,r19
8110cc74:	1113a340 	call	81113a34 <__sprint_r>
8110cc78:	103e6d1e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110cc7c:	843ffc04 	addi	r16,r16,-16
8110cc80:	d8c02017 	ldw	r3,128(sp)
8110cc84:	d8801f17 	ldw	r2,124(sp)
8110cc88:	da000404 	addi	r8,sp,16
8110cc8c:	8c3fed16 	blt	r17,r16,8110cc44 <__reset+0xfb0ecc44>
8110cc90:	d9403517 	ldw	r5,212(sp)
8110cc94:	1c07883a 	add	r3,r3,r16
8110cc98:	10800044 	addi	r2,r2,1
8110cc9c:	41400015 	stw	r5,0(r8)
8110cca0:	44000115 	stw	r16,4(r8)
8110cca4:	d8c02015 	stw	r3,128(sp)
8110cca8:	d8801f15 	stw	r2,124(sp)
8110ccac:	010001c4 	movi	r4,7
8110ccb0:	2080060e 	bge	r4,r2,8110cccc <___vfprintf_internal_r+0xaa4>
8110ccb4:	d9002c17 	ldw	r4,176(sp)
8110ccb8:	d9801e04 	addi	r6,sp,120
8110ccbc:	b80b883a 	mov	r5,r23
8110ccc0:	1113a340 	call	81113a34 <__sprint_r>
8110ccc4:	103e5a1e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110ccc8:	d8c02017 	ldw	r3,128(sp)
8110cccc:	d8803117 	ldw	r2,196(sp)
8110ccd0:	d9002a17 	ldw	r4,168(sp)
8110ccd4:	1100010e 	bge	r2,r4,8110ccdc <___vfprintf_internal_r+0xab4>
8110ccd8:	2005883a 	mov	r2,r4
8110ccdc:	d9402f17 	ldw	r5,188(sp)
8110cce0:	288b883a 	add	r5,r5,r2
8110cce4:	d9402f15 	stw	r5,188(sp)
8110cce8:	18019e1e 	bne	r3,zero,8110d364 <___vfprintf_internal_r+0x113c>
8110ccec:	a8800007 	ldb	r2,0(r21)
8110ccf0:	d8001f15 	stw	zero,124(sp)
8110ccf4:	da000404 	addi	r8,sp,16
8110ccf8:	103d851e 	bne	r2,zero,8110c310 <__reset+0xfb0ec310>
8110ccfc:	a821883a 	mov	r16,r21
8110cd00:	003d9b06 	br	8110c370 <__reset+0xfb0ec370>
8110cd04:	18c03fcc 	andi	r3,r3,255
8110cd08:	1805c11e 	bne	r3,zero,8110e410 <___vfprintf_internal_r+0x21e8>
8110cd0c:	94800414 	ori	r18,r18,16
8110cd10:	9080080c 	andi	r2,r18,32
8110cd14:	10020c26 	beq	r2,zero,8110d548 <___vfprintf_internal_r+0x1320>
8110cd18:	d8802d17 	ldw	r2,180(sp)
8110cd1c:	d9002917 	ldw	r4,164(sp)
8110cd20:	d8002785 	stb	zero,158(sp)
8110cd24:	10c00204 	addi	r3,r2,8
8110cd28:	14c00017 	ldw	r19,0(r2)
8110cd2c:	15800117 	ldw	r22,4(r2)
8110cd30:	20040f16 	blt	r4,zero,8110dd70 <___vfprintf_internal_r+0x1b48>
8110cd34:	013fdfc4 	movi	r4,-129
8110cd38:	9d84b03a 	or	r2,r19,r22
8110cd3c:	d8c02d15 	stw	r3,180(sp)
8110cd40:	9124703a 	and	r18,r18,r4
8110cd44:	0039883a 	mov	fp,zero
8110cd48:	103e891e 	bne	r2,zero,8110c770 <__reset+0xfb0ec770>
8110cd4c:	d9002917 	ldw	r4,164(sp)
8110cd50:	2002c11e 	bne	r4,zero,8110d858 <___vfprintf_internal_r+0x1630>
8110cd54:	d8002915 	stw	zero,164(sp)
8110cd58:	d8002e15 	stw	zero,184(sp)
8110cd5c:	dc001e04 	addi	r16,sp,120
8110cd60:	003ef806 	br	8110c944 <__reset+0xfb0ec944>
8110cd64:	18c03fcc 	andi	r3,r3,255
8110cd68:	18059d1e 	bne	r3,zero,8110e3e0 <___vfprintf_internal_r+0x21b8>
8110cd6c:	016044b4 	movhi	r5,33042
8110cd70:	297ab904 	addi	r5,r5,-5404
8110cd74:	d9403915 	stw	r5,228(sp)
8110cd78:	9080080c 	andi	r2,r18,32
8110cd7c:	10005226 	beq	r2,zero,8110cec8 <___vfprintf_internal_r+0xca0>
8110cd80:	d8802d17 	ldw	r2,180(sp)
8110cd84:	14c00017 	ldw	r19,0(r2)
8110cd88:	15800117 	ldw	r22,4(r2)
8110cd8c:	10800204 	addi	r2,r2,8
8110cd90:	d8802d15 	stw	r2,180(sp)
8110cd94:	9080004c 	andi	r2,r18,1
8110cd98:	10019026 	beq	r2,zero,8110d3dc <___vfprintf_internal_r+0x11b4>
8110cd9c:	9d84b03a 	or	r2,r19,r22
8110cda0:	10036926 	beq	r2,zero,8110db48 <___vfprintf_internal_r+0x1920>
8110cda4:	d8c02917 	ldw	r3,164(sp)
8110cda8:	00800c04 	movi	r2,48
8110cdac:	d8802705 	stb	r2,156(sp)
8110cdb0:	dc402745 	stb	r17,157(sp)
8110cdb4:	d8002785 	stb	zero,158(sp)
8110cdb8:	90800094 	ori	r2,r18,2
8110cdbc:	18045d16 	blt	r3,zero,8110df34 <___vfprintf_internal_r+0x1d0c>
8110cdc0:	00bfdfc4 	movi	r2,-129
8110cdc4:	90a4703a 	and	r18,r18,r2
8110cdc8:	94800094 	ori	r18,r18,2
8110cdcc:	0039883a 	mov	fp,zero
8110cdd0:	d9003917 	ldw	r4,228(sp)
8110cdd4:	dc001e04 	addi	r16,sp,120
8110cdd8:	988003cc 	andi	r2,r19,15
8110cddc:	b006973a 	slli	r3,r22,28
8110cde0:	2085883a 	add	r2,r4,r2
8110cde4:	9826d13a 	srli	r19,r19,4
8110cde8:	10800003 	ldbu	r2,0(r2)
8110cdec:	b02cd13a 	srli	r22,r22,4
8110cdf0:	843fffc4 	addi	r16,r16,-1
8110cdf4:	1ce6b03a 	or	r19,r3,r19
8110cdf8:	80800005 	stb	r2,0(r16)
8110cdfc:	9d84b03a 	or	r2,r19,r22
8110ce00:	103ff51e 	bne	r2,zero,8110cdd8 <__reset+0xfb0ecdd8>
8110ce04:	d8c02817 	ldw	r3,160(sp)
8110ce08:	1c07c83a 	sub	r3,r3,r16
8110ce0c:	d8c02e15 	stw	r3,184(sp)
8110ce10:	003ecc06 	br	8110c944 <__reset+0xfb0ec944>
8110ce14:	18c03fcc 	andi	r3,r3,255
8110ce18:	183e9f26 	beq	r3,zero,8110c898 <__reset+0xfb0ec898>
8110ce1c:	d9c02785 	stb	r7,158(sp)
8110ce20:	003e9d06 	br	8110c898 <__reset+0xfb0ec898>
8110ce24:	00c00044 	movi	r3,1
8110ce28:	01c00ac4 	movi	r7,43
8110ce2c:	ac400007 	ldb	r17,0(r21)
8110ce30:	003d5e06 	br	8110c3ac <__reset+0xfb0ec3ac>
8110ce34:	94800814 	ori	r18,r18,32
8110ce38:	ac400007 	ldb	r17,0(r21)
8110ce3c:	003d5b06 	br	8110c3ac <__reset+0xfb0ec3ac>
8110ce40:	d8c02d17 	ldw	r3,180(sp)
8110ce44:	d8002785 	stb	zero,158(sp)
8110ce48:	1c000017 	ldw	r16,0(r3)
8110ce4c:	1cc00104 	addi	r19,r3,4
8110ce50:	80041926 	beq	r16,zero,8110deb8 <___vfprintf_internal_r+0x1c90>
8110ce54:	d9002917 	ldw	r4,164(sp)
8110ce58:	2003d016 	blt	r4,zero,8110dd9c <___vfprintf_internal_r+0x1b74>
8110ce5c:	200d883a 	mov	r6,r4
8110ce60:	000b883a 	mov	r5,zero
8110ce64:	8009883a 	mov	r4,r16
8110ce68:	da003d15 	stw	r8,244(sp)
8110ce6c:	1111a380 	call	81111a38 <memchr>
8110ce70:	da003d17 	ldw	r8,244(sp)
8110ce74:	10045426 	beq	r2,zero,8110dfc8 <___vfprintf_internal_r+0x1da0>
8110ce78:	1405c83a 	sub	r2,r2,r16
8110ce7c:	d8802e15 	stw	r2,184(sp)
8110ce80:	1003cc16 	blt	r2,zero,8110ddb4 <___vfprintf_internal_r+0x1b8c>
8110ce84:	df002783 	ldbu	fp,158(sp)
8110ce88:	d8802a15 	stw	r2,168(sp)
8110ce8c:	dcc02d15 	stw	r19,180(sp)
8110ce90:	d8002915 	stw	zero,164(sp)
8110ce94:	d8003215 	stw	zero,200(sp)
8110ce98:	003eb006 	br	8110c95c <__reset+0xfb0ec95c>
8110ce9c:	18c03fcc 	andi	r3,r3,255
8110cea0:	183f9b26 	beq	r3,zero,8110cd10 <__reset+0xfb0ecd10>
8110cea4:	d9c02785 	stb	r7,158(sp)
8110cea8:	003f9906 	br	8110cd10 <__reset+0xfb0ecd10>
8110ceac:	18c03fcc 	andi	r3,r3,255
8110ceb0:	1805551e 	bne	r3,zero,8110e408 <___vfprintf_internal_r+0x21e0>
8110ceb4:	016044b4 	movhi	r5,33042
8110ceb8:	297abe04 	addi	r5,r5,-5384
8110cebc:	d9403915 	stw	r5,228(sp)
8110cec0:	9080080c 	andi	r2,r18,32
8110cec4:	103fae1e 	bne	r2,zero,8110cd80 <__reset+0xfb0ecd80>
8110cec8:	9080040c 	andi	r2,r18,16
8110cecc:	1002de26 	beq	r2,zero,8110da48 <___vfprintf_internal_r+0x1820>
8110ced0:	d8c02d17 	ldw	r3,180(sp)
8110ced4:	002d883a 	mov	r22,zero
8110ced8:	1cc00017 	ldw	r19,0(r3)
8110cedc:	18c00104 	addi	r3,r3,4
8110cee0:	d8c02d15 	stw	r3,180(sp)
8110cee4:	003fab06 	br	8110cd94 <__reset+0xfb0ecd94>
8110cee8:	38803fcc 	andi	r2,r7,255
8110ceec:	1080201c 	xori	r2,r2,128
8110cef0:	10bfe004 	addi	r2,r2,-128
8110cef4:	1002d21e 	bne	r2,zero,8110da40 <___vfprintf_internal_r+0x1818>
8110cef8:	00c00044 	movi	r3,1
8110cefc:	01c00804 	movi	r7,32
8110cf00:	ac400007 	ldb	r17,0(r21)
8110cf04:	003d2906 	br	8110c3ac <__reset+0xfb0ec3ac>
8110cf08:	94800054 	ori	r18,r18,1
8110cf0c:	ac400007 	ldb	r17,0(r21)
8110cf10:	003d2606 	br	8110c3ac <__reset+0xfb0ec3ac>
8110cf14:	18c03fcc 	andi	r3,r3,255
8110cf18:	183e0526 	beq	r3,zero,8110c730 <__reset+0xfb0ec730>
8110cf1c:	d9c02785 	stb	r7,158(sp)
8110cf20:	003e0306 	br	8110c730 <__reset+0xfb0ec730>
8110cf24:	94801014 	ori	r18,r18,64
8110cf28:	ac400007 	ldb	r17,0(r21)
8110cf2c:	003d1f06 	br	8110c3ac <__reset+0xfb0ec3ac>
8110cf30:	ac400007 	ldb	r17,0(r21)
8110cf34:	8a438726 	beq	r17,r9,8110dd54 <___vfprintf_internal_r+0x1b2c>
8110cf38:	94800414 	ori	r18,r18,16
8110cf3c:	003d1b06 	br	8110c3ac <__reset+0xfb0ec3ac>
8110cf40:	18c03fcc 	andi	r3,r3,255
8110cf44:	1805341e 	bne	r3,zero,8110e418 <___vfprintf_internal_r+0x21f0>
8110cf48:	9080080c 	andi	r2,r18,32
8110cf4c:	1002cd26 	beq	r2,zero,8110da84 <___vfprintf_internal_r+0x185c>
8110cf50:	d9402d17 	ldw	r5,180(sp)
8110cf54:	d9002f17 	ldw	r4,188(sp)
8110cf58:	28800017 	ldw	r2,0(r5)
8110cf5c:	2007d7fa 	srai	r3,r4,31
8110cf60:	29400104 	addi	r5,r5,4
8110cf64:	d9402d15 	stw	r5,180(sp)
8110cf68:	11000015 	stw	r4,0(r2)
8110cf6c:	10c00115 	stw	r3,4(r2)
8110cf70:	003ce506 	br	8110c308 <__reset+0xfb0ec308>
8110cf74:	d8c02d17 	ldw	r3,180(sp)
8110cf78:	d9002d17 	ldw	r4,180(sp)
8110cf7c:	d8002785 	stb	zero,158(sp)
8110cf80:	18800017 	ldw	r2,0(r3)
8110cf84:	21000104 	addi	r4,r4,4
8110cf88:	00c00044 	movi	r3,1
8110cf8c:	d8c02a15 	stw	r3,168(sp)
8110cf90:	d8801405 	stb	r2,80(sp)
8110cf94:	d9002d15 	stw	r4,180(sp)
8110cf98:	d8c02e15 	stw	r3,184(sp)
8110cf9c:	d8002915 	stw	zero,164(sp)
8110cfa0:	d8003215 	stw	zero,200(sp)
8110cfa4:	dc001404 	addi	r16,sp,80
8110cfa8:	0039883a 	mov	fp,zero
8110cfac:	003e7206 	br	8110c978 <__reset+0xfb0ec978>
8110cfb0:	012044b4 	movhi	r4,33042
8110cfb4:	213abe04 	addi	r4,r4,-5384
8110cfb8:	0039883a 	mov	fp,zero
8110cfbc:	d9003915 	stw	r4,228(sp)
8110cfc0:	04401e04 	movi	r17,120
8110cfc4:	003f8206 	br	8110cdd0 <__reset+0xfb0ecdd0>
8110cfc8:	18c03fcc 	andi	r3,r3,255
8110cfcc:	1805061e 	bne	r3,zero,8110e3e8 <___vfprintf_internal_r+0x21c0>
8110cfd0:	883d9126 	beq	r17,zero,8110c618 <__reset+0xfb0ec618>
8110cfd4:	00c00044 	movi	r3,1
8110cfd8:	d8c02a15 	stw	r3,168(sp)
8110cfdc:	dc401405 	stb	r17,80(sp)
8110cfe0:	d8002785 	stb	zero,158(sp)
8110cfe4:	003fec06 	br	8110cf98 <__reset+0xfb0ecf98>
8110cfe8:	016044b4 	movhi	r5,33042
8110cfec:	297abe04 	addi	r5,r5,-5384
8110cff0:	d9403915 	stw	r5,228(sp)
8110cff4:	d8c02d15 	stw	r3,180(sp)
8110cff8:	1025883a 	mov	r18,r2
8110cffc:	04401e04 	movi	r17,120
8110d000:	9d84b03a 	or	r2,r19,r22
8110d004:	1000fc1e 	bne	r2,zero,8110d3f8 <___vfprintf_internal_r+0x11d0>
8110d008:	0039883a 	mov	fp,zero
8110d00c:	00800084 	movi	r2,2
8110d010:	10803fcc 	andi	r2,r2,255
8110d014:	00c00044 	movi	r3,1
8110d018:	10c20f26 	beq	r2,r3,8110d858 <___vfprintf_internal_r+0x1630>
8110d01c:	00c00084 	movi	r3,2
8110d020:	10fd6326 	beq	r2,r3,8110c5b0 <__reset+0xfb0ec5b0>
8110d024:	003e2d06 	br	8110c8dc <__reset+0xfb0ec8dc>
8110d028:	d8c02017 	ldw	r3,128(sp)
8110d02c:	003e9306 	br	8110ca7c <__reset+0xfb0eca7c>
8110d030:	00801944 	movi	r2,101
8110d034:	14407e0e 	bge	r2,r17,8110d230 <___vfprintf_internal_r+0x1008>
8110d038:	d9003617 	ldw	r4,216(sp)
8110d03c:	d9403817 	ldw	r5,224(sp)
8110d040:	000d883a 	mov	r6,zero
8110d044:	000f883a 	mov	r7,zero
8110d048:	d8c03c15 	stw	r3,240(sp)
8110d04c:	da003d15 	stw	r8,244(sp)
8110d050:	11176ac0 	call	811176ac <__eqdf2>
8110d054:	d8c03c17 	ldw	r3,240(sp)
8110d058:	da003d17 	ldw	r8,244(sp)
8110d05c:	1000f71e 	bne	r2,zero,8110d43c <___vfprintf_internal_r+0x1214>
8110d060:	d8801f17 	ldw	r2,124(sp)
8110d064:	012044b4 	movhi	r4,33042
8110d068:	213ac504 	addi	r4,r4,-5356
8110d06c:	18c00044 	addi	r3,r3,1
8110d070:	10800044 	addi	r2,r2,1
8110d074:	41000015 	stw	r4,0(r8)
8110d078:	01000044 	movi	r4,1
8110d07c:	41000115 	stw	r4,4(r8)
8110d080:	d8c02015 	stw	r3,128(sp)
8110d084:	d8801f15 	stw	r2,124(sp)
8110d088:	010001c4 	movi	r4,7
8110d08c:	2082b816 	blt	r4,r2,8110db70 <___vfprintf_internal_r+0x1948>
8110d090:	42000204 	addi	r8,r8,8
8110d094:	d8802617 	ldw	r2,152(sp)
8110d098:	d9403317 	ldw	r5,204(sp)
8110d09c:	11400216 	blt	r2,r5,8110d0a8 <___vfprintf_internal_r+0xe80>
8110d0a0:	9080004c 	andi	r2,r18,1
8110d0a4:	103ed526 	beq	r2,zero,8110cbfc <__reset+0xfb0ecbfc>
8110d0a8:	d8803717 	ldw	r2,220(sp)
8110d0ac:	d9003417 	ldw	r4,208(sp)
8110d0b0:	d9403717 	ldw	r5,220(sp)
8110d0b4:	1887883a 	add	r3,r3,r2
8110d0b8:	d8801f17 	ldw	r2,124(sp)
8110d0bc:	41000015 	stw	r4,0(r8)
8110d0c0:	41400115 	stw	r5,4(r8)
8110d0c4:	10800044 	addi	r2,r2,1
8110d0c8:	d8c02015 	stw	r3,128(sp)
8110d0cc:	d8801f15 	stw	r2,124(sp)
8110d0d0:	010001c4 	movi	r4,7
8110d0d4:	20832916 	blt	r4,r2,8110dd7c <___vfprintf_internal_r+0x1b54>
8110d0d8:	42000204 	addi	r8,r8,8
8110d0dc:	d8803317 	ldw	r2,204(sp)
8110d0e0:	143fffc4 	addi	r16,r2,-1
8110d0e4:	043ec50e 	bge	zero,r16,8110cbfc <__reset+0xfb0ecbfc>
8110d0e8:	04400404 	movi	r17,16
8110d0ec:	d8801f17 	ldw	r2,124(sp)
8110d0f0:	8c00880e 	bge	r17,r16,8110d314 <___vfprintf_internal_r+0x10ec>
8110d0f4:	016044b4 	movhi	r5,33042
8110d0f8:	297ac584 	addi	r5,r5,-5354
8110d0fc:	d9402b15 	stw	r5,172(sp)
8110d100:	058001c4 	movi	r22,7
8110d104:	dcc02c17 	ldw	r19,176(sp)
8110d108:	00000306 	br	8110d118 <___vfprintf_internal_r+0xef0>
8110d10c:	42000204 	addi	r8,r8,8
8110d110:	843ffc04 	addi	r16,r16,-16
8110d114:	8c00820e 	bge	r17,r16,8110d320 <___vfprintf_internal_r+0x10f8>
8110d118:	18c00404 	addi	r3,r3,16
8110d11c:	10800044 	addi	r2,r2,1
8110d120:	45000015 	stw	r20,0(r8)
8110d124:	44400115 	stw	r17,4(r8)
8110d128:	d8c02015 	stw	r3,128(sp)
8110d12c:	d8801f15 	stw	r2,124(sp)
8110d130:	b0bff60e 	bge	r22,r2,8110d10c <__reset+0xfb0ed10c>
8110d134:	d9801e04 	addi	r6,sp,120
8110d138:	b80b883a 	mov	r5,r23
8110d13c:	9809883a 	mov	r4,r19
8110d140:	1113a340 	call	81113a34 <__sprint_r>
8110d144:	103d3a1e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110d148:	d8c02017 	ldw	r3,128(sp)
8110d14c:	d8801f17 	ldw	r2,124(sp)
8110d150:	da000404 	addi	r8,sp,16
8110d154:	003fee06 	br	8110d110 <__reset+0xfb0ed110>
8110d158:	d9403117 	ldw	r5,196(sp)
8110d15c:	d8802a17 	ldw	r2,168(sp)
8110d160:	28adc83a 	sub	r22,r5,r2
8110d164:	05be630e 	bge	zero,r22,8110caf4 <__reset+0xfb0ecaf4>
8110d168:	07000404 	movi	fp,16
8110d16c:	d8801f17 	ldw	r2,124(sp)
8110d170:	e5838f0e 	bge	fp,r22,8110dfb0 <___vfprintf_internal_r+0x1d88>
8110d174:	016044b4 	movhi	r5,33042
8110d178:	297ac584 	addi	r5,r5,-5354
8110d17c:	dc403015 	stw	r17,192(sp)
8110d180:	d9402b15 	stw	r5,172(sp)
8110d184:	b023883a 	mov	r17,r22
8110d188:	04c001c4 	movi	r19,7
8110d18c:	a82d883a 	mov	r22,r21
8110d190:	902b883a 	mov	r21,r18
8110d194:	8025883a 	mov	r18,r16
8110d198:	dc002c17 	ldw	r16,176(sp)
8110d19c:	00000306 	br	8110d1ac <___vfprintf_internal_r+0xf84>
8110d1a0:	8c7ffc04 	addi	r17,r17,-16
8110d1a4:	42000204 	addi	r8,r8,8
8110d1a8:	e440110e 	bge	fp,r17,8110d1f0 <___vfprintf_internal_r+0xfc8>
8110d1ac:	18c00404 	addi	r3,r3,16
8110d1b0:	10800044 	addi	r2,r2,1
8110d1b4:	45000015 	stw	r20,0(r8)
8110d1b8:	47000115 	stw	fp,4(r8)
8110d1bc:	d8c02015 	stw	r3,128(sp)
8110d1c0:	d8801f15 	stw	r2,124(sp)
8110d1c4:	98bff60e 	bge	r19,r2,8110d1a0 <__reset+0xfb0ed1a0>
8110d1c8:	d9801e04 	addi	r6,sp,120
8110d1cc:	b80b883a 	mov	r5,r23
8110d1d0:	8009883a 	mov	r4,r16
8110d1d4:	1113a340 	call	81113a34 <__sprint_r>
8110d1d8:	103d151e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110d1dc:	8c7ffc04 	addi	r17,r17,-16
8110d1e0:	d8c02017 	ldw	r3,128(sp)
8110d1e4:	d8801f17 	ldw	r2,124(sp)
8110d1e8:	da000404 	addi	r8,sp,16
8110d1ec:	e47fef16 	blt	fp,r17,8110d1ac <__reset+0xfb0ed1ac>
8110d1f0:	9021883a 	mov	r16,r18
8110d1f4:	a825883a 	mov	r18,r21
8110d1f8:	b02b883a 	mov	r21,r22
8110d1fc:	882d883a 	mov	r22,r17
8110d200:	dc403017 	ldw	r17,192(sp)
8110d204:	d9002b17 	ldw	r4,172(sp)
8110d208:	1d87883a 	add	r3,r3,r22
8110d20c:	10800044 	addi	r2,r2,1
8110d210:	41000015 	stw	r4,0(r8)
8110d214:	45800115 	stw	r22,4(r8)
8110d218:	d8c02015 	stw	r3,128(sp)
8110d21c:	d8801f15 	stw	r2,124(sp)
8110d220:	010001c4 	movi	r4,7
8110d224:	20818e16 	blt	r4,r2,8110d860 <___vfprintf_internal_r+0x1638>
8110d228:	42000204 	addi	r8,r8,8
8110d22c:	003e3106 	br	8110caf4 <__reset+0xfb0ecaf4>
8110d230:	d9403317 	ldw	r5,204(sp)
8110d234:	00800044 	movi	r2,1
8110d238:	18c00044 	addi	r3,r3,1
8110d23c:	1141530e 	bge	r2,r5,8110d78c <___vfprintf_internal_r+0x1564>
8110d240:	dc401f17 	ldw	r17,124(sp)
8110d244:	00800044 	movi	r2,1
8110d248:	40800115 	stw	r2,4(r8)
8110d24c:	8c400044 	addi	r17,r17,1
8110d250:	44000015 	stw	r16,0(r8)
8110d254:	d8c02015 	stw	r3,128(sp)
8110d258:	dc401f15 	stw	r17,124(sp)
8110d25c:	008001c4 	movi	r2,7
8110d260:	14416b16 	blt	r2,r17,8110d810 <___vfprintf_internal_r+0x15e8>
8110d264:	42000204 	addi	r8,r8,8
8110d268:	d8803717 	ldw	r2,220(sp)
8110d26c:	d9003417 	ldw	r4,208(sp)
8110d270:	8c400044 	addi	r17,r17,1
8110d274:	10c7883a 	add	r3,r2,r3
8110d278:	40800115 	stw	r2,4(r8)
8110d27c:	41000015 	stw	r4,0(r8)
8110d280:	d8c02015 	stw	r3,128(sp)
8110d284:	dc401f15 	stw	r17,124(sp)
8110d288:	008001c4 	movi	r2,7
8110d28c:	14416916 	blt	r2,r17,8110d834 <___vfprintf_internal_r+0x160c>
8110d290:	45800204 	addi	r22,r8,8
8110d294:	d9003617 	ldw	r4,216(sp)
8110d298:	d9403817 	ldw	r5,224(sp)
8110d29c:	000d883a 	mov	r6,zero
8110d2a0:	000f883a 	mov	r7,zero
8110d2a4:	d8c03c15 	stw	r3,240(sp)
8110d2a8:	11176ac0 	call	811176ac <__eqdf2>
8110d2ac:	d8c03c17 	ldw	r3,240(sp)
8110d2b0:	1000bc26 	beq	r2,zero,8110d5a4 <___vfprintf_internal_r+0x137c>
8110d2b4:	d9403317 	ldw	r5,204(sp)
8110d2b8:	84000044 	addi	r16,r16,1
8110d2bc:	8c400044 	addi	r17,r17,1
8110d2c0:	28bfffc4 	addi	r2,r5,-1
8110d2c4:	1887883a 	add	r3,r3,r2
8110d2c8:	b0800115 	stw	r2,4(r22)
8110d2cc:	b4000015 	stw	r16,0(r22)
8110d2d0:	d8c02015 	stw	r3,128(sp)
8110d2d4:	dc401f15 	stw	r17,124(sp)
8110d2d8:	008001c4 	movi	r2,7
8110d2dc:	14414316 	blt	r2,r17,8110d7ec <___vfprintf_internal_r+0x15c4>
8110d2e0:	b5800204 	addi	r22,r22,8
8110d2e4:	d9003a17 	ldw	r4,232(sp)
8110d2e8:	df0022c4 	addi	fp,sp,139
8110d2ec:	8c400044 	addi	r17,r17,1
8110d2f0:	20c7883a 	add	r3,r4,r3
8110d2f4:	b7000015 	stw	fp,0(r22)
8110d2f8:	b1000115 	stw	r4,4(r22)
8110d2fc:	d8c02015 	stw	r3,128(sp)
8110d300:	dc401f15 	stw	r17,124(sp)
8110d304:	008001c4 	movi	r2,7
8110d308:	14400e16 	blt	r2,r17,8110d344 <___vfprintf_internal_r+0x111c>
8110d30c:	b2000204 	addi	r8,r22,8
8110d310:	003e3a06 	br	8110cbfc <__reset+0xfb0ecbfc>
8110d314:	012044b4 	movhi	r4,33042
8110d318:	213ac584 	addi	r4,r4,-5354
8110d31c:	d9002b15 	stw	r4,172(sp)
8110d320:	d9002b17 	ldw	r4,172(sp)
8110d324:	1c07883a 	add	r3,r3,r16
8110d328:	44000115 	stw	r16,4(r8)
8110d32c:	41000015 	stw	r4,0(r8)
8110d330:	10800044 	addi	r2,r2,1
8110d334:	d8c02015 	stw	r3,128(sp)
8110d338:	d8801f15 	stw	r2,124(sp)
8110d33c:	010001c4 	movi	r4,7
8110d340:	20be2d0e 	bge	r4,r2,8110cbf8 <__reset+0xfb0ecbf8>
8110d344:	d9002c17 	ldw	r4,176(sp)
8110d348:	d9801e04 	addi	r6,sp,120
8110d34c:	b80b883a 	mov	r5,r23
8110d350:	1113a340 	call	81113a34 <__sprint_r>
8110d354:	103cb61e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110d358:	d8c02017 	ldw	r3,128(sp)
8110d35c:	da000404 	addi	r8,sp,16
8110d360:	003e2606 	br	8110cbfc <__reset+0xfb0ecbfc>
8110d364:	d9002c17 	ldw	r4,176(sp)
8110d368:	d9801e04 	addi	r6,sp,120
8110d36c:	b80b883a 	mov	r5,r23
8110d370:	1113a340 	call	81113a34 <__sprint_r>
8110d374:	103e5d26 	beq	r2,zero,8110ccec <__reset+0xfb0eccec>
8110d378:	003cad06 	br	8110c630 <__reset+0xfb0ec630>
8110d37c:	d9002c17 	ldw	r4,176(sp)
8110d380:	d9801e04 	addi	r6,sp,120
8110d384:	b80b883a 	mov	r5,r23
8110d388:	1113a340 	call	81113a34 <__sprint_r>
8110d38c:	103ca81e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110d390:	d8c02017 	ldw	r3,128(sp)
8110d394:	da000404 	addi	r8,sp,16
8110d398:	003e0b06 	br	8110cbc8 <__reset+0xfb0ecbc8>
8110d39c:	d9002c17 	ldw	r4,176(sp)
8110d3a0:	d9801e04 	addi	r6,sp,120
8110d3a4:	b80b883a 	mov	r5,r23
8110d3a8:	1113a340 	call	81113a34 <__sprint_r>
8110d3ac:	103ca01e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110d3b0:	d8c02017 	ldw	r3,128(sp)
8110d3b4:	da000404 	addi	r8,sp,16
8110d3b8:	003dbd06 	br	8110cab0 <__reset+0xfb0ecab0>
8110d3bc:	d9002c17 	ldw	r4,176(sp)
8110d3c0:	d9801e04 	addi	r6,sp,120
8110d3c4:	b80b883a 	mov	r5,r23
8110d3c8:	1113a340 	call	81113a34 <__sprint_r>
8110d3cc:	103c981e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110d3d0:	d8c02017 	ldw	r3,128(sp)
8110d3d4:	da000404 	addi	r8,sp,16
8110d3d8:	003dc306 	br	8110cae8 <__reset+0xfb0ecae8>
8110d3dc:	d8802917 	ldw	r2,164(sp)
8110d3e0:	d8002785 	stb	zero,158(sp)
8110d3e4:	103f0616 	blt	r2,zero,8110d000 <__reset+0xfb0ed000>
8110d3e8:	00ffdfc4 	movi	r3,-129
8110d3ec:	9d84b03a 	or	r2,r19,r22
8110d3f0:	90e4703a 	and	r18,r18,r3
8110d3f4:	103c6b26 	beq	r2,zero,8110c5a4 <__reset+0xfb0ec5a4>
8110d3f8:	0039883a 	mov	fp,zero
8110d3fc:	003e7406 	br	8110cdd0 <__reset+0xfb0ecdd0>
8110d400:	9080040c 	andi	r2,r18,16
8110d404:	1001b326 	beq	r2,zero,8110dad4 <___vfprintf_internal_r+0x18ac>
8110d408:	d9002d17 	ldw	r4,180(sp)
8110d40c:	d9402917 	ldw	r5,164(sp)
8110d410:	d8002785 	stb	zero,158(sp)
8110d414:	20800104 	addi	r2,r4,4
8110d418:	24c00017 	ldw	r19,0(r4)
8110d41c:	002d883a 	mov	r22,zero
8110d420:	2801b516 	blt	r5,zero,8110daf8 <___vfprintf_internal_r+0x18d0>
8110d424:	00ffdfc4 	movi	r3,-129
8110d428:	d8802d15 	stw	r2,180(sp)
8110d42c:	90e4703a 	and	r18,r18,r3
8110d430:	983d2726 	beq	r19,zero,8110c8d0 <__reset+0xfb0ec8d0>
8110d434:	0039883a 	mov	fp,zero
8110d438:	003d2a06 	br	8110c8e4 <__reset+0xfb0ec8e4>
8110d43c:	dc402617 	ldw	r17,152(sp)
8110d440:	0441d30e 	bge	zero,r17,8110db90 <___vfprintf_internal_r+0x1968>
8110d444:	dc403217 	ldw	r17,200(sp)
8110d448:	d8803317 	ldw	r2,204(sp)
8110d44c:	1440010e 	bge	r2,r17,8110d454 <___vfprintf_internal_r+0x122c>
8110d450:	1023883a 	mov	r17,r2
8110d454:	04400a0e 	bge	zero,r17,8110d480 <___vfprintf_internal_r+0x1258>
8110d458:	d8801f17 	ldw	r2,124(sp)
8110d45c:	1c47883a 	add	r3,r3,r17
8110d460:	44000015 	stw	r16,0(r8)
8110d464:	10800044 	addi	r2,r2,1
8110d468:	44400115 	stw	r17,4(r8)
8110d46c:	d8c02015 	stw	r3,128(sp)
8110d470:	d8801f15 	stw	r2,124(sp)
8110d474:	010001c4 	movi	r4,7
8110d478:	20826516 	blt	r4,r2,8110de10 <___vfprintf_internal_r+0x1be8>
8110d47c:	42000204 	addi	r8,r8,8
8110d480:	88026116 	blt	r17,zero,8110de08 <___vfprintf_internal_r+0x1be0>
8110d484:	d9003217 	ldw	r4,200(sp)
8110d488:	2463c83a 	sub	r17,r4,r17
8110d48c:	04407b0e 	bge	zero,r17,8110d67c <___vfprintf_internal_r+0x1454>
8110d490:	05800404 	movi	r22,16
8110d494:	d8801f17 	ldw	r2,124(sp)
8110d498:	b4419d0e 	bge	r22,r17,8110db10 <___vfprintf_internal_r+0x18e8>
8110d49c:	012044b4 	movhi	r4,33042
8110d4a0:	213ac584 	addi	r4,r4,-5354
8110d4a4:	d9002b15 	stw	r4,172(sp)
8110d4a8:	070001c4 	movi	fp,7
8110d4ac:	dcc02c17 	ldw	r19,176(sp)
8110d4b0:	00000306 	br	8110d4c0 <___vfprintf_internal_r+0x1298>
8110d4b4:	42000204 	addi	r8,r8,8
8110d4b8:	8c7ffc04 	addi	r17,r17,-16
8110d4bc:	b441970e 	bge	r22,r17,8110db1c <___vfprintf_internal_r+0x18f4>
8110d4c0:	18c00404 	addi	r3,r3,16
8110d4c4:	10800044 	addi	r2,r2,1
8110d4c8:	45000015 	stw	r20,0(r8)
8110d4cc:	45800115 	stw	r22,4(r8)
8110d4d0:	d8c02015 	stw	r3,128(sp)
8110d4d4:	d8801f15 	stw	r2,124(sp)
8110d4d8:	e0bff60e 	bge	fp,r2,8110d4b4 <__reset+0xfb0ed4b4>
8110d4dc:	d9801e04 	addi	r6,sp,120
8110d4e0:	b80b883a 	mov	r5,r23
8110d4e4:	9809883a 	mov	r4,r19
8110d4e8:	1113a340 	call	81113a34 <__sprint_r>
8110d4ec:	103c501e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110d4f0:	d8c02017 	ldw	r3,128(sp)
8110d4f4:	d8801f17 	ldw	r2,124(sp)
8110d4f8:	da000404 	addi	r8,sp,16
8110d4fc:	003fee06 	br	8110d4b8 <__reset+0xfb0ed4b8>
8110d500:	d9002c17 	ldw	r4,176(sp)
8110d504:	d9801e04 	addi	r6,sp,120
8110d508:	b80b883a 	mov	r5,r23
8110d50c:	1113a340 	call	81113a34 <__sprint_r>
8110d510:	103c471e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110d514:	d8c02017 	ldw	r3,128(sp)
8110d518:	df002787 	ldb	fp,158(sp)
8110d51c:	da000404 	addi	r8,sp,16
8110d520:	003d5606 	br	8110ca7c <__reset+0xfb0eca7c>
8110d524:	9080040c 	andi	r2,r18,16
8110d528:	10016126 	beq	r2,zero,8110dab0 <___vfprintf_internal_r+0x1888>
8110d52c:	d8802d17 	ldw	r2,180(sp)
8110d530:	14c00017 	ldw	r19,0(r2)
8110d534:	10800104 	addi	r2,r2,4
8110d538:	d8802d15 	stw	r2,180(sp)
8110d53c:	982dd7fa 	srai	r22,r19,31
8110d540:	b005883a 	mov	r2,r22
8110d544:	003c8206 	br	8110c750 <__reset+0xfb0ec750>
8110d548:	9080040c 	andi	r2,r18,16
8110d54c:	10003526 	beq	r2,zero,8110d624 <___vfprintf_internal_r+0x13fc>
8110d550:	d9402d17 	ldw	r5,180(sp)
8110d554:	d8c02917 	ldw	r3,164(sp)
8110d558:	d8002785 	stb	zero,158(sp)
8110d55c:	28800104 	addi	r2,r5,4
8110d560:	2cc00017 	ldw	r19,0(r5)
8110d564:	002d883a 	mov	r22,zero
8110d568:	18003716 	blt	r3,zero,8110d648 <___vfprintf_internal_r+0x1420>
8110d56c:	00ffdfc4 	movi	r3,-129
8110d570:	d8802d15 	stw	r2,180(sp)
8110d574:	90e4703a 	and	r18,r18,r3
8110d578:	0039883a 	mov	fp,zero
8110d57c:	983df326 	beq	r19,zero,8110cd4c <__reset+0xfb0ecd4c>
8110d580:	00800244 	movi	r2,9
8110d584:	14fc7b36 	bltu	r2,r19,8110c774 <__reset+0xfb0ec774>
8110d588:	d8c02817 	ldw	r3,160(sp)
8110d58c:	dc001dc4 	addi	r16,sp,119
8110d590:	9cc00c04 	addi	r19,r19,48
8110d594:	1c07c83a 	sub	r3,r3,r16
8110d598:	dcc01dc5 	stb	r19,119(sp)
8110d59c:	d8c02e15 	stw	r3,184(sp)
8110d5a0:	003ce806 	br	8110c944 <__reset+0xfb0ec944>
8110d5a4:	d8803317 	ldw	r2,204(sp)
8110d5a8:	143fffc4 	addi	r16,r2,-1
8110d5ac:	043f4d0e 	bge	zero,r16,8110d2e4 <__reset+0xfb0ed2e4>
8110d5b0:	07000404 	movi	fp,16
8110d5b4:	e400810e 	bge	fp,r16,8110d7bc <___vfprintf_internal_r+0x1594>
8110d5b8:	016044b4 	movhi	r5,33042
8110d5bc:	297ac584 	addi	r5,r5,-5354
8110d5c0:	d9402b15 	stw	r5,172(sp)
8110d5c4:	01c001c4 	movi	r7,7
8110d5c8:	dcc02c17 	ldw	r19,176(sp)
8110d5cc:	00000306 	br	8110d5dc <___vfprintf_internal_r+0x13b4>
8110d5d0:	b5800204 	addi	r22,r22,8
8110d5d4:	843ffc04 	addi	r16,r16,-16
8110d5d8:	e4007b0e 	bge	fp,r16,8110d7c8 <___vfprintf_internal_r+0x15a0>
8110d5dc:	18c00404 	addi	r3,r3,16
8110d5e0:	8c400044 	addi	r17,r17,1
8110d5e4:	b5000015 	stw	r20,0(r22)
8110d5e8:	b7000115 	stw	fp,4(r22)
8110d5ec:	d8c02015 	stw	r3,128(sp)
8110d5f0:	dc401f15 	stw	r17,124(sp)
8110d5f4:	3c7ff60e 	bge	r7,r17,8110d5d0 <__reset+0xfb0ed5d0>
8110d5f8:	d9801e04 	addi	r6,sp,120
8110d5fc:	b80b883a 	mov	r5,r23
8110d600:	9809883a 	mov	r4,r19
8110d604:	d9c03c15 	stw	r7,240(sp)
8110d608:	1113a340 	call	81113a34 <__sprint_r>
8110d60c:	d9c03c17 	ldw	r7,240(sp)
8110d610:	103c071e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110d614:	d8c02017 	ldw	r3,128(sp)
8110d618:	dc401f17 	ldw	r17,124(sp)
8110d61c:	dd800404 	addi	r22,sp,16
8110d620:	003fec06 	br	8110d5d4 <__reset+0xfb0ed5d4>
8110d624:	9080100c 	andi	r2,r18,64
8110d628:	d8002785 	stb	zero,158(sp)
8110d62c:	10010e26 	beq	r2,zero,8110da68 <___vfprintf_internal_r+0x1840>
8110d630:	d9002d17 	ldw	r4,180(sp)
8110d634:	d9402917 	ldw	r5,164(sp)
8110d638:	002d883a 	mov	r22,zero
8110d63c:	20800104 	addi	r2,r4,4
8110d640:	24c0000b 	ldhu	r19,0(r4)
8110d644:	283fc90e 	bge	r5,zero,8110d56c <__reset+0xfb0ed56c>
8110d648:	d8802d15 	stw	r2,180(sp)
8110d64c:	0039883a 	mov	fp,zero
8110d650:	9d84b03a 	or	r2,r19,r22
8110d654:	103c461e 	bne	r2,zero,8110c770 <__reset+0xfb0ec770>
8110d658:	00800044 	movi	r2,1
8110d65c:	003e6c06 	br	8110d010 <__reset+0xfb0ed010>
8110d660:	d9002c17 	ldw	r4,176(sp)
8110d664:	d9801e04 	addi	r6,sp,120
8110d668:	b80b883a 	mov	r5,r23
8110d66c:	1113a340 	call	81113a34 <__sprint_r>
8110d670:	103bef1e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110d674:	d8c02017 	ldw	r3,128(sp)
8110d678:	da000404 	addi	r8,sp,16
8110d67c:	d9003217 	ldw	r4,200(sp)
8110d680:	d8802617 	ldw	r2,152(sp)
8110d684:	d9403317 	ldw	r5,204(sp)
8110d688:	8123883a 	add	r17,r16,r4
8110d68c:	11400216 	blt	r2,r5,8110d698 <___vfprintf_internal_r+0x1470>
8110d690:	9100004c 	andi	r4,r18,1
8110d694:	20000d26 	beq	r4,zero,8110d6cc <___vfprintf_internal_r+0x14a4>
8110d698:	d9003717 	ldw	r4,220(sp)
8110d69c:	d9403417 	ldw	r5,208(sp)
8110d6a0:	1907883a 	add	r3,r3,r4
8110d6a4:	d9001f17 	ldw	r4,124(sp)
8110d6a8:	41400015 	stw	r5,0(r8)
8110d6ac:	d9403717 	ldw	r5,220(sp)
8110d6b0:	21000044 	addi	r4,r4,1
8110d6b4:	d8c02015 	stw	r3,128(sp)
8110d6b8:	41400115 	stw	r5,4(r8)
8110d6bc:	d9001f15 	stw	r4,124(sp)
8110d6c0:	014001c4 	movi	r5,7
8110d6c4:	2901e816 	blt	r5,r4,8110de68 <___vfprintf_internal_r+0x1c40>
8110d6c8:	42000204 	addi	r8,r8,8
8110d6cc:	d9003317 	ldw	r4,204(sp)
8110d6d0:	8121883a 	add	r16,r16,r4
8110d6d4:	2085c83a 	sub	r2,r4,r2
8110d6d8:	8461c83a 	sub	r16,r16,r17
8110d6dc:	1400010e 	bge	r2,r16,8110d6e4 <___vfprintf_internal_r+0x14bc>
8110d6e0:	1021883a 	mov	r16,r2
8110d6e4:	04000a0e 	bge	zero,r16,8110d710 <___vfprintf_internal_r+0x14e8>
8110d6e8:	d9001f17 	ldw	r4,124(sp)
8110d6ec:	1c07883a 	add	r3,r3,r16
8110d6f0:	44400015 	stw	r17,0(r8)
8110d6f4:	21000044 	addi	r4,r4,1
8110d6f8:	44000115 	stw	r16,4(r8)
8110d6fc:	d8c02015 	stw	r3,128(sp)
8110d700:	d9001f15 	stw	r4,124(sp)
8110d704:	014001c4 	movi	r5,7
8110d708:	2901fb16 	blt	r5,r4,8110def8 <___vfprintf_internal_r+0x1cd0>
8110d70c:	42000204 	addi	r8,r8,8
8110d710:	8001f716 	blt	r16,zero,8110def0 <___vfprintf_internal_r+0x1cc8>
8110d714:	1421c83a 	sub	r16,r2,r16
8110d718:	043d380e 	bge	zero,r16,8110cbfc <__reset+0xfb0ecbfc>
8110d71c:	04400404 	movi	r17,16
8110d720:	d8801f17 	ldw	r2,124(sp)
8110d724:	8c3efb0e 	bge	r17,r16,8110d314 <__reset+0xfb0ed314>
8110d728:	016044b4 	movhi	r5,33042
8110d72c:	297ac584 	addi	r5,r5,-5354
8110d730:	d9402b15 	stw	r5,172(sp)
8110d734:	058001c4 	movi	r22,7
8110d738:	dcc02c17 	ldw	r19,176(sp)
8110d73c:	00000306 	br	8110d74c <___vfprintf_internal_r+0x1524>
8110d740:	42000204 	addi	r8,r8,8
8110d744:	843ffc04 	addi	r16,r16,-16
8110d748:	8c3ef50e 	bge	r17,r16,8110d320 <__reset+0xfb0ed320>
8110d74c:	18c00404 	addi	r3,r3,16
8110d750:	10800044 	addi	r2,r2,1
8110d754:	45000015 	stw	r20,0(r8)
8110d758:	44400115 	stw	r17,4(r8)
8110d75c:	d8c02015 	stw	r3,128(sp)
8110d760:	d8801f15 	stw	r2,124(sp)
8110d764:	b0bff60e 	bge	r22,r2,8110d740 <__reset+0xfb0ed740>
8110d768:	d9801e04 	addi	r6,sp,120
8110d76c:	b80b883a 	mov	r5,r23
8110d770:	9809883a 	mov	r4,r19
8110d774:	1113a340 	call	81113a34 <__sprint_r>
8110d778:	103bad1e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110d77c:	d8c02017 	ldw	r3,128(sp)
8110d780:	d8801f17 	ldw	r2,124(sp)
8110d784:	da000404 	addi	r8,sp,16
8110d788:	003fee06 	br	8110d744 <__reset+0xfb0ed744>
8110d78c:	9088703a 	and	r4,r18,r2
8110d790:	203eab1e 	bne	r4,zero,8110d240 <__reset+0xfb0ed240>
8110d794:	dc401f17 	ldw	r17,124(sp)
8110d798:	40800115 	stw	r2,4(r8)
8110d79c:	44000015 	stw	r16,0(r8)
8110d7a0:	8c400044 	addi	r17,r17,1
8110d7a4:	d8c02015 	stw	r3,128(sp)
8110d7a8:	dc401f15 	stw	r17,124(sp)
8110d7ac:	008001c4 	movi	r2,7
8110d7b0:	14400e16 	blt	r2,r17,8110d7ec <___vfprintf_internal_r+0x15c4>
8110d7b4:	45800204 	addi	r22,r8,8
8110d7b8:	003eca06 	br	8110d2e4 <__reset+0xfb0ed2e4>
8110d7bc:	012044b4 	movhi	r4,33042
8110d7c0:	213ac584 	addi	r4,r4,-5354
8110d7c4:	d9002b15 	stw	r4,172(sp)
8110d7c8:	d8802b17 	ldw	r2,172(sp)
8110d7cc:	1c07883a 	add	r3,r3,r16
8110d7d0:	8c400044 	addi	r17,r17,1
8110d7d4:	b0800015 	stw	r2,0(r22)
8110d7d8:	b4000115 	stw	r16,4(r22)
8110d7dc:	d8c02015 	stw	r3,128(sp)
8110d7e0:	dc401f15 	stw	r17,124(sp)
8110d7e4:	008001c4 	movi	r2,7
8110d7e8:	147ebd0e 	bge	r2,r17,8110d2e0 <__reset+0xfb0ed2e0>
8110d7ec:	d9002c17 	ldw	r4,176(sp)
8110d7f0:	d9801e04 	addi	r6,sp,120
8110d7f4:	b80b883a 	mov	r5,r23
8110d7f8:	1113a340 	call	81113a34 <__sprint_r>
8110d7fc:	103b8c1e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110d800:	d8c02017 	ldw	r3,128(sp)
8110d804:	dc401f17 	ldw	r17,124(sp)
8110d808:	dd800404 	addi	r22,sp,16
8110d80c:	003eb506 	br	8110d2e4 <__reset+0xfb0ed2e4>
8110d810:	d9002c17 	ldw	r4,176(sp)
8110d814:	d9801e04 	addi	r6,sp,120
8110d818:	b80b883a 	mov	r5,r23
8110d81c:	1113a340 	call	81113a34 <__sprint_r>
8110d820:	103b831e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110d824:	d8c02017 	ldw	r3,128(sp)
8110d828:	dc401f17 	ldw	r17,124(sp)
8110d82c:	da000404 	addi	r8,sp,16
8110d830:	003e8d06 	br	8110d268 <__reset+0xfb0ed268>
8110d834:	d9002c17 	ldw	r4,176(sp)
8110d838:	d9801e04 	addi	r6,sp,120
8110d83c:	b80b883a 	mov	r5,r23
8110d840:	1113a340 	call	81113a34 <__sprint_r>
8110d844:	103b7a1e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110d848:	d8c02017 	ldw	r3,128(sp)
8110d84c:	dc401f17 	ldw	r17,124(sp)
8110d850:	dd800404 	addi	r22,sp,16
8110d854:	003e8f06 	br	8110d294 <__reset+0xfb0ed294>
8110d858:	0027883a 	mov	r19,zero
8110d85c:	003f4a06 	br	8110d588 <__reset+0xfb0ed588>
8110d860:	d9002c17 	ldw	r4,176(sp)
8110d864:	d9801e04 	addi	r6,sp,120
8110d868:	b80b883a 	mov	r5,r23
8110d86c:	1113a340 	call	81113a34 <__sprint_r>
8110d870:	103b6f1e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110d874:	d8c02017 	ldw	r3,128(sp)
8110d878:	da000404 	addi	r8,sp,16
8110d87c:	003c9d06 	br	8110caf4 <__reset+0xfb0ecaf4>
8110d880:	04e7c83a 	sub	r19,zero,r19
8110d884:	9804c03a 	cmpne	r2,r19,zero
8110d888:	05adc83a 	sub	r22,zero,r22
8110d88c:	b0adc83a 	sub	r22,r22,r2
8110d890:	d8802917 	ldw	r2,164(sp)
8110d894:	07000b44 	movi	fp,45
8110d898:	df002785 	stb	fp,158(sp)
8110d89c:	10017b16 	blt	r2,zero,8110de8c <___vfprintf_internal_r+0x1c64>
8110d8a0:	00bfdfc4 	movi	r2,-129
8110d8a4:	90a4703a 	and	r18,r18,r2
8110d8a8:	003bb106 	br	8110c770 <__reset+0xfb0ec770>
8110d8ac:	d9003617 	ldw	r4,216(sp)
8110d8b0:	d9403817 	ldw	r5,224(sp)
8110d8b4:	da003d15 	stw	r8,244(sp)
8110d8b8:	11136580 	call	81113658 <__fpclassifyd>
8110d8bc:	da003d17 	ldw	r8,244(sp)
8110d8c0:	1000f026 	beq	r2,zero,8110dc84 <___vfprintf_internal_r+0x1a5c>
8110d8c4:	d9002917 	ldw	r4,164(sp)
8110d8c8:	05bff7c4 	movi	r22,-33
8110d8cc:	00bfffc4 	movi	r2,-1
8110d8d0:	8dac703a 	and	r22,r17,r22
8110d8d4:	20820026 	beq	r4,r2,8110e0d8 <___vfprintf_internal_r+0x1eb0>
8110d8d8:	008011c4 	movi	r2,71
8110d8dc:	b081f726 	beq	r22,r2,8110e0bc <___vfprintf_internal_r+0x1e94>
8110d8e0:	d9003817 	ldw	r4,224(sp)
8110d8e4:	90c04014 	ori	r3,r18,256
8110d8e8:	d8c02b15 	stw	r3,172(sp)
8110d8ec:	20021516 	blt	r4,zero,8110e144 <___vfprintf_internal_r+0x1f1c>
8110d8f0:	dcc03817 	ldw	r19,224(sp)
8110d8f4:	d8002a05 	stb	zero,168(sp)
8110d8f8:	00801984 	movi	r2,102
8110d8fc:	8881f926 	beq	r17,r2,8110e0e4 <___vfprintf_internal_r+0x1ebc>
8110d900:	00801184 	movi	r2,70
8110d904:	88821c26 	beq	r17,r2,8110e178 <___vfprintf_internal_r+0x1f50>
8110d908:	00801144 	movi	r2,69
8110d90c:	b081ef26 	beq	r22,r2,8110e0cc <___vfprintf_internal_r+0x1ea4>
8110d910:	d8c02917 	ldw	r3,164(sp)
8110d914:	d8802104 	addi	r2,sp,132
8110d918:	d8800315 	stw	r2,12(sp)
8110d91c:	d9403617 	ldw	r5,216(sp)
8110d920:	d8802504 	addi	r2,sp,148
8110d924:	d9002c17 	ldw	r4,176(sp)
8110d928:	d8800215 	stw	r2,8(sp)
8110d92c:	d8802604 	addi	r2,sp,152
8110d930:	d8c00015 	stw	r3,0(sp)
8110d934:	d8800115 	stw	r2,4(sp)
8110d938:	01c00084 	movi	r7,2
8110d93c:	980d883a 	mov	r6,r19
8110d940:	d8c03c15 	stw	r3,240(sp)
8110d944:	da003d15 	stw	r8,244(sp)
8110d948:	110e84c0 	call	8110e84c <_dtoa_r>
8110d94c:	1021883a 	mov	r16,r2
8110d950:	008019c4 	movi	r2,103
8110d954:	d8c03c17 	ldw	r3,240(sp)
8110d958:	da003d17 	ldw	r8,244(sp)
8110d95c:	88817126 	beq	r17,r2,8110df24 <___vfprintf_internal_r+0x1cfc>
8110d960:	008011c4 	movi	r2,71
8110d964:	88829226 	beq	r17,r2,8110e3b0 <___vfprintf_internal_r+0x2188>
8110d968:	80f9883a 	add	fp,r16,r3
8110d96c:	d9003617 	ldw	r4,216(sp)
8110d970:	000d883a 	mov	r6,zero
8110d974:	000f883a 	mov	r7,zero
8110d978:	980b883a 	mov	r5,r19
8110d97c:	da003d15 	stw	r8,244(sp)
8110d980:	11176ac0 	call	811176ac <__eqdf2>
8110d984:	da003d17 	ldw	r8,244(sp)
8110d988:	10018d26 	beq	r2,zero,8110dfc0 <___vfprintf_internal_r+0x1d98>
8110d98c:	d8802117 	ldw	r2,132(sp)
8110d990:	1700062e 	bgeu	r2,fp,8110d9ac <___vfprintf_internal_r+0x1784>
8110d994:	01000c04 	movi	r4,48
8110d998:	10c00044 	addi	r3,r2,1
8110d99c:	d8c02115 	stw	r3,132(sp)
8110d9a0:	11000005 	stb	r4,0(r2)
8110d9a4:	d8802117 	ldw	r2,132(sp)
8110d9a8:	173ffb36 	bltu	r2,fp,8110d998 <__reset+0xfb0ed998>
8110d9ac:	1405c83a 	sub	r2,r2,r16
8110d9b0:	d8803315 	stw	r2,204(sp)
8110d9b4:	008011c4 	movi	r2,71
8110d9b8:	b0817626 	beq	r22,r2,8110df94 <___vfprintf_internal_r+0x1d6c>
8110d9bc:	00801944 	movi	r2,101
8110d9c0:	1442810e 	bge	r2,r17,8110e3c8 <___vfprintf_internal_r+0x21a0>
8110d9c4:	d8c02617 	ldw	r3,152(sp)
8110d9c8:	00801984 	movi	r2,102
8110d9cc:	d8c03215 	stw	r3,200(sp)
8110d9d0:	8881fe26 	beq	r17,r2,8110e1cc <___vfprintf_internal_r+0x1fa4>
8110d9d4:	d8c03217 	ldw	r3,200(sp)
8110d9d8:	d9003317 	ldw	r4,204(sp)
8110d9dc:	1901dd16 	blt	r3,r4,8110e154 <___vfprintf_internal_r+0x1f2c>
8110d9e0:	9480004c 	andi	r18,r18,1
8110d9e4:	90022b1e 	bne	r18,zero,8110e294 <___vfprintf_internal_r+0x206c>
8110d9e8:	1805883a 	mov	r2,r3
8110d9ec:	18028016 	blt	r3,zero,8110e3f0 <___vfprintf_internal_r+0x21c8>
8110d9f0:	d8c03217 	ldw	r3,200(sp)
8110d9f4:	044019c4 	movi	r17,103
8110d9f8:	d8c02e15 	stw	r3,184(sp)
8110d9fc:	df002a07 	ldb	fp,168(sp)
8110da00:	e001531e 	bne	fp,zero,8110df50 <___vfprintf_internal_r+0x1d28>
8110da04:	df002783 	ldbu	fp,158(sp)
8110da08:	d8802a15 	stw	r2,168(sp)
8110da0c:	dc802b17 	ldw	r18,172(sp)
8110da10:	d8002915 	stw	zero,164(sp)
8110da14:	003bd106 	br	8110c95c <__reset+0xfb0ec95c>
8110da18:	d8802d17 	ldw	r2,180(sp)
8110da1c:	d8c02d17 	ldw	r3,180(sp)
8110da20:	d9002d17 	ldw	r4,180(sp)
8110da24:	10800017 	ldw	r2,0(r2)
8110da28:	18c00117 	ldw	r3,4(r3)
8110da2c:	21000204 	addi	r4,r4,8
8110da30:	d8803615 	stw	r2,216(sp)
8110da34:	d8c03815 	stw	r3,224(sp)
8110da38:	d9002d15 	stw	r4,180(sp)
8110da3c:	003b7506 	br	8110c814 <__reset+0xfb0ec814>
8110da40:	ac400007 	ldb	r17,0(r21)
8110da44:	003a5906 	br	8110c3ac <__reset+0xfb0ec3ac>
8110da48:	9080100c 	andi	r2,r18,64
8110da4c:	1000a826 	beq	r2,zero,8110dcf0 <___vfprintf_internal_r+0x1ac8>
8110da50:	d9002d17 	ldw	r4,180(sp)
8110da54:	002d883a 	mov	r22,zero
8110da58:	24c0000b 	ldhu	r19,0(r4)
8110da5c:	21000104 	addi	r4,r4,4
8110da60:	d9002d15 	stw	r4,180(sp)
8110da64:	003ccb06 	br	8110cd94 <__reset+0xfb0ecd94>
8110da68:	d8c02d17 	ldw	r3,180(sp)
8110da6c:	d9002917 	ldw	r4,164(sp)
8110da70:	002d883a 	mov	r22,zero
8110da74:	18800104 	addi	r2,r3,4
8110da78:	1cc00017 	ldw	r19,0(r3)
8110da7c:	203ebb0e 	bge	r4,zero,8110d56c <__reset+0xfb0ed56c>
8110da80:	003ef106 	br	8110d648 <__reset+0xfb0ed648>
8110da84:	9080040c 	andi	r2,r18,16
8110da88:	1000921e 	bne	r2,zero,8110dcd4 <___vfprintf_internal_r+0x1aac>
8110da8c:	9480100c 	andi	r18,r18,64
8110da90:	90013926 	beq	r18,zero,8110df78 <___vfprintf_internal_r+0x1d50>
8110da94:	d9002d17 	ldw	r4,180(sp)
8110da98:	d9402f17 	ldw	r5,188(sp)
8110da9c:	20800017 	ldw	r2,0(r4)
8110daa0:	21000104 	addi	r4,r4,4
8110daa4:	d9002d15 	stw	r4,180(sp)
8110daa8:	1140000d 	sth	r5,0(r2)
8110daac:	003a1606 	br	8110c308 <__reset+0xfb0ec308>
8110dab0:	9080100c 	andi	r2,r18,64
8110dab4:	10008026 	beq	r2,zero,8110dcb8 <___vfprintf_internal_r+0x1a90>
8110dab8:	d8c02d17 	ldw	r3,180(sp)
8110dabc:	1cc0000f 	ldh	r19,0(r3)
8110dac0:	18c00104 	addi	r3,r3,4
8110dac4:	d8c02d15 	stw	r3,180(sp)
8110dac8:	982dd7fa 	srai	r22,r19,31
8110dacc:	b005883a 	mov	r2,r22
8110dad0:	003b1f06 	br	8110c750 <__reset+0xfb0ec750>
8110dad4:	9080100c 	andi	r2,r18,64
8110dad8:	d8002785 	stb	zero,158(sp)
8110dadc:	10008a1e 	bne	r2,zero,8110dd08 <___vfprintf_internal_r+0x1ae0>
8110dae0:	d9402d17 	ldw	r5,180(sp)
8110dae4:	d8c02917 	ldw	r3,164(sp)
8110dae8:	002d883a 	mov	r22,zero
8110daec:	28800104 	addi	r2,r5,4
8110daf0:	2cc00017 	ldw	r19,0(r5)
8110daf4:	183e4b0e 	bge	r3,zero,8110d424 <__reset+0xfb0ed424>
8110daf8:	9d86b03a 	or	r3,r19,r22
8110dafc:	d8802d15 	stw	r2,180(sp)
8110db00:	183e4c1e 	bne	r3,zero,8110d434 <__reset+0xfb0ed434>
8110db04:	0039883a 	mov	fp,zero
8110db08:	0005883a 	mov	r2,zero
8110db0c:	003d4006 	br	8110d010 <__reset+0xfb0ed010>
8110db10:	016044b4 	movhi	r5,33042
8110db14:	297ac584 	addi	r5,r5,-5354
8110db18:	d9402b15 	stw	r5,172(sp)
8110db1c:	d9402b17 	ldw	r5,172(sp)
8110db20:	1c47883a 	add	r3,r3,r17
8110db24:	10800044 	addi	r2,r2,1
8110db28:	41400015 	stw	r5,0(r8)
8110db2c:	44400115 	stw	r17,4(r8)
8110db30:	d8c02015 	stw	r3,128(sp)
8110db34:	d8801f15 	stw	r2,124(sp)
8110db38:	010001c4 	movi	r4,7
8110db3c:	20bec816 	blt	r4,r2,8110d660 <__reset+0xfb0ed660>
8110db40:	42000204 	addi	r8,r8,8
8110db44:	003ecd06 	br	8110d67c <__reset+0xfb0ed67c>
8110db48:	d9002917 	ldw	r4,164(sp)
8110db4c:	d8002785 	stb	zero,158(sp)
8110db50:	203d2d16 	blt	r4,zero,8110d008 <__reset+0xfb0ed008>
8110db54:	00bfdfc4 	movi	r2,-129
8110db58:	90a4703a 	and	r18,r18,r2
8110db5c:	003a9106 	br	8110c5a4 <__reset+0xfb0ec5a4>
8110db60:	012044b4 	movhi	r4,33042
8110db64:	213ac584 	addi	r4,r4,-5354
8110db68:	d9002b15 	stw	r4,172(sp)
8110db6c:	003c0c06 	br	8110cba0 <__reset+0xfb0ecba0>
8110db70:	d9002c17 	ldw	r4,176(sp)
8110db74:	d9801e04 	addi	r6,sp,120
8110db78:	b80b883a 	mov	r5,r23
8110db7c:	1113a340 	call	81113a34 <__sprint_r>
8110db80:	103aab1e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110db84:	d8c02017 	ldw	r3,128(sp)
8110db88:	da000404 	addi	r8,sp,16
8110db8c:	003d4106 	br	8110d094 <__reset+0xfb0ed094>
8110db90:	d8801f17 	ldw	r2,124(sp)
8110db94:	016044b4 	movhi	r5,33042
8110db98:	01000044 	movi	r4,1
8110db9c:	18c00044 	addi	r3,r3,1
8110dba0:	10800044 	addi	r2,r2,1
8110dba4:	297ac504 	addi	r5,r5,-5356
8110dba8:	41000115 	stw	r4,4(r8)
8110dbac:	41400015 	stw	r5,0(r8)
8110dbb0:	d8c02015 	stw	r3,128(sp)
8110dbb4:	d8801f15 	stw	r2,124(sp)
8110dbb8:	010001c4 	movi	r4,7
8110dbbc:	20805c16 	blt	r4,r2,8110dd30 <___vfprintf_internal_r+0x1b08>
8110dbc0:	42000204 	addi	r8,r8,8
8110dbc4:	8800041e 	bne	r17,zero,8110dbd8 <___vfprintf_internal_r+0x19b0>
8110dbc8:	d8803317 	ldw	r2,204(sp)
8110dbcc:	1000021e 	bne	r2,zero,8110dbd8 <___vfprintf_internal_r+0x19b0>
8110dbd0:	9080004c 	andi	r2,r18,1
8110dbd4:	103c0926 	beq	r2,zero,8110cbfc <__reset+0xfb0ecbfc>
8110dbd8:	d9003717 	ldw	r4,220(sp)
8110dbdc:	d8801f17 	ldw	r2,124(sp)
8110dbe0:	d9403417 	ldw	r5,208(sp)
8110dbe4:	20c7883a 	add	r3,r4,r3
8110dbe8:	10800044 	addi	r2,r2,1
8110dbec:	41000115 	stw	r4,4(r8)
8110dbf0:	41400015 	stw	r5,0(r8)
8110dbf4:	d8c02015 	stw	r3,128(sp)
8110dbf8:	d8801f15 	stw	r2,124(sp)
8110dbfc:	010001c4 	movi	r4,7
8110dc00:	20812116 	blt	r4,r2,8110e088 <___vfprintf_internal_r+0x1e60>
8110dc04:	42000204 	addi	r8,r8,8
8110dc08:	0463c83a 	sub	r17,zero,r17
8110dc0c:	0440730e 	bge	zero,r17,8110dddc <___vfprintf_internal_r+0x1bb4>
8110dc10:	05800404 	movi	r22,16
8110dc14:	b440860e 	bge	r22,r17,8110de30 <___vfprintf_internal_r+0x1c08>
8110dc18:	016044b4 	movhi	r5,33042
8110dc1c:	297ac584 	addi	r5,r5,-5354
8110dc20:	d9402b15 	stw	r5,172(sp)
8110dc24:	070001c4 	movi	fp,7
8110dc28:	dcc02c17 	ldw	r19,176(sp)
8110dc2c:	00000306 	br	8110dc3c <___vfprintf_internal_r+0x1a14>
8110dc30:	42000204 	addi	r8,r8,8
8110dc34:	8c7ffc04 	addi	r17,r17,-16
8110dc38:	b440800e 	bge	r22,r17,8110de3c <___vfprintf_internal_r+0x1c14>
8110dc3c:	18c00404 	addi	r3,r3,16
8110dc40:	10800044 	addi	r2,r2,1
8110dc44:	45000015 	stw	r20,0(r8)
8110dc48:	45800115 	stw	r22,4(r8)
8110dc4c:	d8c02015 	stw	r3,128(sp)
8110dc50:	d8801f15 	stw	r2,124(sp)
8110dc54:	e0bff60e 	bge	fp,r2,8110dc30 <__reset+0xfb0edc30>
8110dc58:	d9801e04 	addi	r6,sp,120
8110dc5c:	b80b883a 	mov	r5,r23
8110dc60:	9809883a 	mov	r4,r19
8110dc64:	1113a340 	call	81113a34 <__sprint_r>
8110dc68:	103a711e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110dc6c:	d8c02017 	ldw	r3,128(sp)
8110dc70:	d8801f17 	ldw	r2,124(sp)
8110dc74:	da000404 	addi	r8,sp,16
8110dc78:	003fee06 	br	8110dc34 <__reset+0xfb0edc34>
8110dc7c:	00bfffc4 	movi	r2,-1
8110dc80:	003a6f06 	br	8110c640 <__reset+0xfb0ec640>
8110dc84:	008011c4 	movi	r2,71
8110dc88:	1440b816 	blt	r2,r17,8110df6c <___vfprintf_internal_r+0x1d44>
8110dc8c:	042044b4 	movhi	r16,33042
8110dc90:	843ab704 	addi	r16,r16,-5412
8110dc94:	00c000c4 	movi	r3,3
8110dc98:	00bfdfc4 	movi	r2,-129
8110dc9c:	d8c02a15 	stw	r3,168(sp)
8110dca0:	90a4703a 	and	r18,r18,r2
8110dca4:	df002783 	ldbu	fp,158(sp)
8110dca8:	d8c02e15 	stw	r3,184(sp)
8110dcac:	d8002915 	stw	zero,164(sp)
8110dcb0:	d8003215 	stw	zero,200(sp)
8110dcb4:	003b2906 	br	8110c95c <__reset+0xfb0ec95c>
8110dcb8:	d9002d17 	ldw	r4,180(sp)
8110dcbc:	24c00017 	ldw	r19,0(r4)
8110dcc0:	21000104 	addi	r4,r4,4
8110dcc4:	d9002d15 	stw	r4,180(sp)
8110dcc8:	982dd7fa 	srai	r22,r19,31
8110dccc:	b005883a 	mov	r2,r22
8110dcd0:	003a9f06 	br	8110c750 <__reset+0xfb0ec750>
8110dcd4:	d9402d17 	ldw	r5,180(sp)
8110dcd8:	d8c02f17 	ldw	r3,188(sp)
8110dcdc:	28800017 	ldw	r2,0(r5)
8110dce0:	29400104 	addi	r5,r5,4
8110dce4:	d9402d15 	stw	r5,180(sp)
8110dce8:	10c00015 	stw	r3,0(r2)
8110dcec:	00398606 	br	8110c308 <__reset+0xfb0ec308>
8110dcf0:	d9402d17 	ldw	r5,180(sp)
8110dcf4:	002d883a 	mov	r22,zero
8110dcf8:	2cc00017 	ldw	r19,0(r5)
8110dcfc:	29400104 	addi	r5,r5,4
8110dd00:	d9402d15 	stw	r5,180(sp)
8110dd04:	003c2306 	br	8110cd94 <__reset+0xfb0ecd94>
8110dd08:	d8c02d17 	ldw	r3,180(sp)
8110dd0c:	d9002917 	ldw	r4,164(sp)
8110dd10:	002d883a 	mov	r22,zero
8110dd14:	18800104 	addi	r2,r3,4
8110dd18:	1cc0000b 	ldhu	r19,0(r3)
8110dd1c:	203dc10e 	bge	r4,zero,8110d424 <__reset+0xfb0ed424>
8110dd20:	003f7506 	br	8110daf8 <__reset+0xfb0edaf8>
8110dd24:	042044b4 	movhi	r16,33042
8110dd28:	843ab504 	addi	r16,r16,-5420
8110dd2c:	003acc06 	br	8110c860 <__reset+0xfb0ec860>
8110dd30:	d9002c17 	ldw	r4,176(sp)
8110dd34:	d9801e04 	addi	r6,sp,120
8110dd38:	b80b883a 	mov	r5,r23
8110dd3c:	1113a340 	call	81113a34 <__sprint_r>
8110dd40:	103a3b1e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110dd44:	dc402617 	ldw	r17,152(sp)
8110dd48:	d8c02017 	ldw	r3,128(sp)
8110dd4c:	da000404 	addi	r8,sp,16
8110dd50:	003f9c06 	br	8110dbc4 <__reset+0xfb0edbc4>
8110dd54:	ac400043 	ldbu	r17,1(r21)
8110dd58:	94800814 	ori	r18,r18,32
8110dd5c:	ad400044 	addi	r21,r21,1
8110dd60:	8c403fcc 	andi	r17,r17,255
8110dd64:	8c40201c 	xori	r17,r17,128
8110dd68:	8c7fe004 	addi	r17,r17,-128
8110dd6c:	00398f06 	br	8110c3ac <__reset+0xfb0ec3ac>
8110dd70:	d8c02d15 	stw	r3,180(sp)
8110dd74:	0039883a 	mov	fp,zero
8110dd78:	003e3506 	br	8110d650 <__reset+0xfb0ed650>
8110dd7c:	d9002c17 	ldw	r4,176(sp)
8110dd80:	d9801e04 	addi	r6,sp,120
8110dd84:	b80b883a 	mov	r5,r23
8110dd88:	1113a340 	call	81113a34 <__sprint_r>
8110dd8c:	103a281e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110dd90:	d8c02017 	ldw	r3,128(sp)
8110dd94:	da000404 	addi	r8,sp,16
8110dd98:	003cd006 	br	8110d0dc <__reset+0xfb0ed0dc>
8110dd9c:	8009883a 	mov	r4,r16
8110dda0:	da003d15 	stw	r8,244(sp)
8110dda4:	110c1900 	call	8110c190 <strlen>
8110dda8:	d8802e15 	stw	r2,184(sp)
8110ddac:	da003d17 	ldw	r8,244(sp)
8110ddb0:	103c340e 	bge	r2,zero,8110ce84 <__reset+0xfb0ece84>
8110ddb4:	0005883a 	mov	r2,zero
8110ddb8:	003c3206 	br	8110ce84 <__reset+0xfb0ece84>
8110ddbc:	d9002c17 	ldw	r4,176(sp)
8110ddc0:	d9801e04 	addi	r6,sp,120
8110ddc4:	b80b883a 	mov	r5,r23
8110ddc8:	1113a340 	call	81113a34 <__sprint_r>
8110ddcc:	103a181e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110ddd0:	d8c02017 	ldw	r3,128(sp)
8110ddd4:	d8801f17 	ldw	r2,124(sp)
8110ddd8:	da000404 	addi	r8,sp,16
8110dddc:	d9403317 	ldw	r5,204(sp)
8110dde0:	10800044 	addi	r2,r2,1
8110dde4:	44000015 	stw	r16,0(r8)
8110dde8:	28c7883a 	add	r3,r5,r3
8110ddec:	003b7d06 	br	8110cbe4 <__reset+0xfb0ecbe4>
8110ddf0:	012044b4 	movhi	r4,33042
8110ddf4:	213ac984 	addi	r4,r4,-5338
8110ddf8:	d9003515 	stw	r4,212(sp)
8110ddfc:	003b1406 	br	8110ca50 <__reset+0xfb0eca50>
8110de00:	013fffc4 	movi	r4,-1
8110de04:	003a3506 	br	8110c6dc <__reset+0xfb0ec6dc>
8110de08:	0023883a 	mov	r17,zero
8110de0c:	003d9d06 	br	8110d484 <__reset+0xfb0ed484>
8110de10:	d9002c17 	ldw	r4,176(sp)
8110de14:	d9801e04 	addi	r6,sp,120
8110de18:	b80b883a 	mov	r5,r23
8110de1c:	1113a340 	call	81113a34 <__sprint_r>
8110de20:	103a031e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110de24:	d8c02017 	ldw	r3,128(sp)
8110de28:	da000404 	addi	r8,sp,16
8110de2c:	003d9406 	br	8110d480 <__reset+0xfb0ed480>
8110de30:	012044b4 	movhi	r4,33042
8110de34:	213ac584 	addi	r4,r4,-5354
8110de38:	d9002b15 	stw	r4,172(sp)
8110de3c:	d9002b17 	ldw	r4,172(sp)
8110de40:	1c47883a 	add	r3,r3,r17
8110de44:	10800044 	addi	r2,r2,1
8110de48:	41000015 	stw	r4,0(r8)
8110de4c:	44400115 	stw	r17,4(r8)
8110de50:	d8c02015 	stw	r3,128(sp)
8110de54:	d8801f15 	stw	r2,124(sp)
8110de58:	010001c4 	movi	r4,7
8110de5c:	20bfd716 	blt	r4,r2,8110ddbc <__reset+0xfb0eddbc>
8110de60:	42000204 	addi	r8,r8,8
8110de64:	003fdd06 	br	8110dddc <__reset+0xfb0edddc>
8110de68:	d9002c17 	ldw	r4,176(sp)
8110de6c:	d9801e04 	addi	r6,sp,120
8110de70:	b80b883a 	mov	r5,r23
8110de74:	1113a340 	call	81113a34 <__sprint_r>
8110de78:	1039ed1e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110de7c:	d8802617 	ldw	r2,152(sp)
8110de80:	d8c02017 	ldw	r3,128(sp)
8110de84:	da000404 	addi	r8,sp,16
8110de88:	003e1006 	br	8110d6cc <__reset+0xfb0ed6cc>
8110de8c:	00800044 	movi	r2,1
8110de90:	10803fcc 	andi	r2,r2,255
8110de94:	00c00044 	movi	r3,1
8110de98:	10fa3526 	beq	r2,r3,8110c770 <__reset+0xfb0ec770>
8110de9c:	00c00084 	movi	r3,2
8110dea0:	10fbcb26 	beq	r2,r3,8110cdd0 <__reset+0xfb0ecdd0>
8110dea4:	003a8f06 	br	8110c8e4 <__reset+0xfb0ec8e4>
8110dea8:	012044b4 	movhi	r4,33042
8110deac:	213ac984 	addi	r4,r4,-5338
8110deb0:	d9003515 	stw	r4,212(sp)
8110deb4:	003b7606 	br	8110cc90 <__reset+0xfb0ecc90>
8110deb8:	d8802917 	ldw	r2,164(sp)
8110debc:	00c00184 	movi	r3,6
8110dec0:	1880012e 	bgeu	r3,r2,8110dec8 <___vfprintf_internal_r+0x1ca0>
8110dec4:	1805883a 	mov	r2,r3
8110dec8:	d8802e15 	stw	r2,184(sp)
8110decc:	1000ef16 	blt	r2,zero,8110e28c <___vfprintf_internal_r+0x2064>
8110ded0:	042044b4 	movhi	r16,33042
8110ded4:	d8802a15 	stw	r2,168(sp)
8110ded8:	dcc02d15 	stw	r19,180(sp)
8110dedc:	d8002915 	stw	zero,164(sp)
8110dee0:	d8003215 	stw	zero,200(sp)
8110dee4:	843ac304 	addi	r16,r16,-5364
8110dee8:	0039883a 	mov	fp,zero
8110deec:	003aa206 	br	8110c978 <__reset+0xfb0ec978>
8110def0:	0021883a 	mov	r16,zero
8110def4:	003e0706 	br	8110d714 <__reset+0xfb0ed714>
8110def8:	d9002c17 	ldw	r4,176(sp)
8110defc:	d9801e04 	addi	r6,sp,120
8110df00:	b80b883a 	mov	r5,r23
8110df04:	1113a340 	call	81113a34 <__sprint_r>
8110df08:	1039c91e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110df0c:	d8802617 	ldw	r2,152(sp)
8110df10:	d9403317 	ldw	r5,204(sp)
8110df14:	d8c02017 	ldw	r3,128(sp)
8110df18:	da000404 	addi	r8,sp,16
8110df1c:	2885c83a 	sub	r2,r5,r2
8110df20:	003dfb06 	br	8110d710 <__reset+0xfb0ed710>
8110df24:	9080004c 	andi	r2,r18,1
8110df28:	103e8f1e 	bne	r2,zero,8110d968 <__reset+0xfb0ed968>
8110df2c:	d8802117 	ldw	r2,132(sp)
8110df30:	003e9e06 	br	8110d9ac <__reset+0xfb0ed9ac>
8110df34:	1025883a 	mov	r18,r2
8110df38:	0039883a 	mov	fp,zero
8110df3c:	00800084 	movi	r2,2
8110df40:	003fd306 	br	8110de90 <__reset+0xfb0ede90>
8110df44:	07000b44 	movi	fp,45
8110df48:	df002785 	stb	fp,158(sp)
8110df4c:	003a4006 	br	8110c850 <__reset+0xfb0ec850>
8110df50:	00c00b44 	movi	r3,45
8110df54:	d8c02785 	stb	r3,158(sp)
8110df58:	d8802a15 	stw	r2,168(sp)
8110df5c:	dc802b17 	ldw	r18,172(sp)
8110df60:	d8002915 	stw	zero,164(sp)
8110df64:	07000b44 	movi	fp,45
8110df68:	003a8006 	br	8110c96c <__reset+0xfb0ec96c>
8110df6c:	042044b4 	movhi	r16,33042
8110df70:	843ab804 	addi	r16,r16,-5408
8110df74:	003f4706 	br	8110dc94 <__reset+0xfb0edc94>
8110df78:	d8c02d17 	ldw	r3,180(sp)
8110df7c:	d9002f17 	ldw	r4,188(sp)
8110df80:	18800017 	ldw	r2,0(r3)
8110df84:	18c00104 	addi	r3,r3,4
8110df88:	d8c02d15 	stw	r3,180(sp)
8110df8c:	11000015 	stw	r4,0(r2)
8110df90:	0038dd06 	br	8110c308 <__reset+0xfb0ec308>
8110df94:	dd802617 	ldw	r22,152(sp)
8110df98:	00bfff44 	movi	r2,-3
8110df9c:	b0801c16 	blt	r22,r2,8110e010 <___vfprintf_internal_r+0x1de8>
8110dfa0:	d9402917 	ldw	r5,164(sp)
8110dfa4:	2d801a16 	blt	r5,r22,8110e010 <___vfprintf_internal_r+0x1de8>
8110dfa8:	dd803215 	stw	r22,200(sp)
8110dfac:	003e8906 	br	8110d9d4 <__reset+0xfb0ed9d4>
8110dfb0:	012044b4 	movhi	r4,33042
8110dfb4:	213ac584 	addi	r4,r4,-5354
8110dfb8:	d9002b15 	stw	r4,172(sp)
8110dfbc:	003c9106 	br	8110d204 <__reset+0xfb0ed204>
8110dfc0:	e005883a 	mov	r2,fp
8110dfc4:	003e7906 	br	8110d9ac <__reset+0xfb0ed9ac>
8110dfc8:	d9402917 	ldw	r5,164(sp)
8110dfcc:	df002783 	ldbu	fp,158(sp)
8110dfd0:	dcc02d15 	stw	r19,180(sp)
8110dfd4:	d9402a15 	stw	r5,168(sp)
8110dfd8:	d9402e15 	stw	r5,184(sp)
8110dfdc:	d8002915 	stw	zero,164(sp)
8110dfe0:	d8003215 	stw	zero,200(sp)
8110dfe4:	003a5d06 	br	8110c95c <__reset+0xfb0ec95c>
8110dfe8:	9080004c 	andi	r2,r18,1
8110dfec:	0039883a 	mov	fp,zero
8110dff0:	10000426 	beq	r2,zero,8110e004 <___vfprintf_internal_r+0x1ddc>
8110dff4:	00800c04 	movi	r2,48
8110dff8:	dc001dc4 	addi	r16,sp,119
8110dffc:	d8801dc5 	stb	r2,119(sp)
8110e000:	003b8006 	br	8110ce04 <__reset+0xfb0ece04>
8110e004:	d8002e15 	stw	zero,184(sp)
8110e008:	dc001e04 	addi	r16,sp,120
8110e00c:	003a4d06 	br	8110c944 <__reset+0xfb0ec944>
8110e010:	8c7fff84 	addi	r17,r17,-2
8110e014:	b5bfffc4 	addi	r22,r22,-1
8110e018:	dd802615 	stw	r22,152(sp)
8110e01c:	dc4022c5 	stb	r17,139(sp)
8110e020:	b000bf16 	blt	r22,zero,8110e320 <___vfprintf_internal_r+0x20f8>
8110e024:	00800ac4 	movi	r2,43
8110e028:	d8802305 	stb	r2,140(sp)
8110e02c:	00800244 	movi	r2,9
8110e030:	15807016 	blt	r2,r22,8110e1f4 <___vfprintf_internal_r+0x1fcc>
8110e034:	00800c04 	movi	r2,48
8110e038:	b5800c04 	addi	r22,r22,48
8110e03c:	d8802345 	stb	r2,141(sp)
8110e040:	dd802385 	stb	r22,142(sp)
8110e044:	d88023c4 	addi	r2,sp,143
8110e048:	df0022c4 	addi	fp,sp,139
8110e04c:	d8c03317 	ldw	r3,204(sp)
8110e050:	1739c83a 	sub	fp,r2,fp
8110e054:	d9003317 	ldw	r4,204(sp)
8110e058:	e0c7883a 	add	r3,fp,r3
8110e05c:	df003a15 	stw	fp,232(sp)
8110e060:	d8c02e15 	stw	r3,184(sp)
8110e064:	00800044 	movi	r2,1
8110e068:	1100b30e 	bge	r2,r4,8110e338 <___vfprintf_internal_r+0x2110>
8110e06c:	d8c02e17 	ldw	r3,184(sp)
8110e070:	18c00044 	addi	r3,r3,1
8110e074:	d8c02e15 	stw	r3,184(sp)
8110e078:	1805883a 	mov	r2,r3
8110e07c:	1800ac16 	blt	r3,zero,8110e330 <___vfprintf_internal_r+0x2108>
8110e080:	d8003215 	stw	zero,200(sp)
8110e084:	003e5d06 	br	8110d9fc <__reset+0xfb0ed9fc>
8110e088:	d9002c17 	ldw	r4,176(sp)
8110e08c:	d9801e04 	addi	r6,sp,120
8110e090:	b80b883a 	mov	r5,r23
8110e094:	1113a340 	call	81113a34 <__sprint_r>
8110e098:	1039651e 	bne	r2,zero,8110c630 <__reset+0xfb0ec630>
8110e09c:	dc402617 	ldw	r17,152(sp)
8110e0a0:	d8c02017 	ldw	r3,128(sp)
8110e0a4:	d8801f17 	ldw	r2,124(sp)
8110e0a8:	da000404 	addi	r8,sp,16
8110e0ac:	003ed606 	br	8110dc08 <__reset+0xfb0edc08>
8110e0b0:	582b883a 	mov	r21,r11
8110e0b4:	d8002915 	stw	zero,164(sp)
8110e0b8:	0038bd06 	br	8110c3b0 <__reset+0xfb0ec3b0>
8110e0bc:	d8802917 	ldw	r2,164(sp)
8110e0c0:	103e071e 	bne	r2,zero,8110d8e0 <__reset+0xfb0ed8e0>
8110e0c4:	dc002915 	stw	r16,164(sp)
8110e0c8:	003e0506 	br	8110d8e0 <__reset+0xfb0ed8e0>
8110e0cc:	d9002917 	ldw	r4,164(sp)
8110e0d0:	20c00044 	addi	r3,r4,1
8110e0d4:	003e0f06 	br	8110d914 <__reset+0xfb0ed914>
8110e0d8:	01400184 	movi	r5,6
8110e0dc:	d9402915 	stw	r5,164(sp)
8110e0e0:	003dff06 	br	8110d8e0 <__reset+0xfb0ed8e0>
8110e0e4:	d8802104 	addi	r2,sp,132
8110e0e8:	d8800315 	stw	r2,12(sp)
8110e0ec:	d8802504 	addi	r2,sp,148
8110e0f0:	d8800215 	stw	r2,8(sp)
8110e0f4:	d8802604 	addi	r2,sp,152
8110e0f8:	d8800115 	stw	r2,4(sp)
8110e0fc:	d8802917 	ldw	r2,164(sp)
8110e100:	d9403617 	ldw	r5,216(sp)
8110e104:	d9002c17 	ldw	r4,176(sp)
8110e108:	d8800015 	stw	r2,0(sp)
8110e10c:	01c000c4 	movi	r7,3
8110e110:	980d883a 	mov	r6,r19
8110e114:	da003d15 	stw	r8,244(sp)
8110e118:	110e84c0 	call	8110e84c <_dtoa_r>
8110e11c:	d8c02917 	ldw	r3,164(sp)
8110e120:	da003d17 	ldw	r8,244(sp)
8110e124:	1021883a 	mov	r16,r2
8110e128:	10f9883a 	add	fp,r2,r3
8110e12c:	81000007 	ldb	r4,0(r16)
8110e130:	00800c04 	movi	r2,48
8110e134:	20805e26 	beq	r4,r2,8110e2b0 <___vfprintf_internal_r+0x2088>
8110e138:	d8c02617 	ldw	r3,152(sp)
8110e13c:	e0f9883a 	add	fp,fp,r3
8110e140:	003e0a06 	br	8110d96c <__reset+0xfb0ed96c>
8110e144:	00c00b44 	movi	r3,45
8110e148:	24e0003c 	xorhi	r19,r4,32768
8110e14c:	d8c02a05 	stb	r3,168(sp)
8110e150:	003de906 	br	8110d8f8 <__reset+0xfb0ed8f8>
8110e154:	d8c03217 	ldw	r3,200(sp)
8110e158:	00c07a0e 	bge	zero,r3,8110e344 <___vfprintf_internal_r+0x211c>
8110e15c:	00800044 	movi	r2,1
8110e160:	d9003317 	ldw	r4,204(sp)
8110e164:	1105883a 	add	r2,r2,r4
8110e168:	d8802e15 	stw	r2,184(sp)
8110e16c:	10004e16 	blt	r2,zero,8110e2a8 <___vfprintf_internal_r+0x2080>
8110e170:	044019c4 	movi	r17,103
8110e174:	003e2106 	br	8110d9fc <__reset+0xfb0ed9fc>
8110e178:	d9002917 	ldw	r4,164(sp)
8110e17c:	d8802104 	addi	r2,sp,132
8110e180:	d8800315 	stw	r2,12(sp)
8110e184:	d9000015 	stw	r4,0(sp)
8110e188:	d8802504 	addi	r2,sp,148
8110e18c:	d9403617 	ldw	r5,216(sp)
8110e190:	d9002c17 	ldw	r4,176(sp)
8110e194:	d8800215 	stw	r2,8(sp)
8110e198:	d8802604 	addi	r2,sp,152
8110e19c:	d8800115 	stw	r2,4(sp)
8110e1a0:	01c000c4 	movi	r7,3
8110e1a4:	980d883a 	mov	r6,r19
8110e1a8:	da003d15 	stw	r8,244(sp)
8110e1ac:	110e84c0 	call	8110e84c <_dtoa_r>
8110e1b0:	d8c02917 	ldw	r3,164(sp)
8110e1b4:	da003d17 	ldw	r8,244(sp)
8110e1b8:	1021883a 	mov	r16,r2
8110e1bc:	00801184 	movi	r2,70
8110e1c0:	80f9883a 	add	fp,r16,r3
8110e1c4:	88bfd926 	beq	r17,r2,8110e12c <__reset+0xfb0ee12c>
8110e1c8:	003de806 	br	8110d96c <__reset+0xfb0ed96c>
8110e1cc:	d9002917 	ldw	r4,164(sp)
8110e1d0:	00c04d0e 	bge	zero,r3,8110e308 <___vfprintf_internal_r+0x20e0>
8110e1d4:	2000441e 	bne	r4,zero,8110e2e8 <___vfprintf_internal_r+0x20c0>
8110e1d8:	9480004c 	andi	r18,r18,1
8110e1dc:	9000421e 	bne	r18,zero,8110e2e8 <___vfprintf_internal_r+0x20c0>
8110e1e0:	1805883a 	mov	r2,r3
8110e1e4:	18007016 	blt	r3,zero,8110e3a8 <___vfprintf_internal_r+0x2180>
8110e1e8:	d8c03217 	ldw	r3,200(sp)
8110e1ec:	d8c02e15 	stw	r3,184(sp)
8110e1f0:	003e0206 	br	8110d9fc <__reset+0xfb0ed9fc>
8110e1f4:	df0022c4 	addi	fp,sp,139
8110e1f8:	dc002915 	stw	r16,164(sp)
8110e1fc:	4027883a 	mov	r19,r8
8110e200:	e021883a 	mov	r16,fp
8110e204:	b009883a 	mov	r4,r22
8110e208:	01400284 	movi	r5,10
8110e20c:	11163e80 	call	811163e8 <__modsi3>
8110e210:	10800c04 	addi	r2,r2,48
8110e214:	843fffc4 	addi	r16,r16,-1
8110e218:	b009883a 	mov	r4,r22
8110e21c:	01400284 	movi	r5,10
8110e220:	80800005 	stb	r2,0(r16)
8110e224:	11163640 	call	81116364 <__divsi3>
8110e228:	102d883a 	mov	r22,r2
8110e22c:	00800244 	movi	r2,9
8110e230:	15bff416 	blt	r2,r22,8110e204 <__reset+0xfb0ee204>
8110e234:	9811883a 	mov	r8,r19
8110e238:	b0800c04 	addi	r2,r22,48
8110e23c:	8027883a 	mov	r19,r16
8110e240:	997fffc4 	addi	r5,r19,-1
8110e244:	98bfffc5 	stb	r2,-1(r19)
8110e248:	dc002917 	ldw	r16,164(sp)
8110e24c:	2f006a2e 	bgeu	r5,fp,8110e3f8 <___vfprintf_internal_r+0x21d0>
8110e250:	d9c02384 	addi	r7,sp,142
8110e254:	3ccfc83a 	sub	r7,r7,r19
8110e258:	d9002344 	addi	r4,sp,141
8110e25c:	e1cf883a 	add	r7,fp,r7
8110e260:	00000106 	br	8110e268 <___vfprintf_internal_r+0x2040>
8110e264:	28800003 	ldbu	r2,0(r5)
8110e268:	20800005 	stb	r2,0(r4)
8110e26c:	21000044 	addi	r4,r4,1
8110e270:	29400044 	addi	r5,r5,1
8110e274:	393ffb1e 	bne	r7,r4,8110e264 <__reset+0xfb0ee264>
8110e278:	d8802304 	addi	r2,sp,140
8110e27c:	14c5c83a 	sub	r2,r2,r19
8110e280:	d8c02344 	addi	r3,sp,141
8110e284:	1885883a 	add	r2,r3,r2
8110e288:	003f7006 	br	8110e04c <__reset+0xfb0ee04c>
8110e28c:	0005883a 	mov	r2,zero
8110e290:	003f0f06 	br	8110ded0 <__reset+0xfb0eded0>
8110e294:	d8c03217 	ldw	r3,200(sp)
8110e298:	18c00044 	addi	r3,r3,1
8110e29c:	d8c02e15 	stw	r3,184(sp)
8110e2a0:	1805883a 	mov	r2,r3
8110e2a4:	183fb20e 	bge	r3,zero,8110e170 <__reset+0xfb0ee170>
8110e2a8:	0005883a 	mov	r2,zero
8110e2ac:	003fb006 	br	8110e170 <__reset+0xfb0ee170>
8110e2b0:	d9003617 	ldw	r4,216(sp)
8110e2b4:	000d883a 	mov	r6,zero
8110e2b8:	000f883a 	mov	r7,zero
8110e2bc:	980b883a 	mov	r5,r19
8110e2c0:	d8c03c15 	stw	r3,240(sp)
8110e2c4:	da003d15 	stw	r8,244(sp)
8110e2c8:	11176ac0 	call	811176ac <__eqdf2>
8110e2cc:	d8c03c17 	ldw	r3,240(sp)
8110e2d0:	da003d17 	ldw	r8,244(sp)
8110e2d4:	103f9826 	beq	r2,zero,8110e138 <__reset+0xfb0ee138>
8110e2d8:	00800044 	movi	r2,1
8110e2dc:	10c7c83a 	sub	r3,r2,r3
8110e2e0:	d8c02615 	stw	r3,152(sp)
8110e2e4:	003f9506 	br	8110e13c <__reset+0xfb0ee13c>
8110e2e8:	d9002917 	ldw	r4,164(sp)
8110e2ec:	d8c03217 	ldw	r3,200(sp)
8110e2f0:	20800044 	addi	r2,r4,1
8110e2f4:	1885883a 	add	r2,r3,r2
8110e2f8:	d8802e15 	stw	r2,184(sp)
8110e2fc:	103dbf0e 	bge	r2,zero,8110d9fc <__reset+0xfb0ed9fc>
8110e300:	0005883a 	mov	r2,zero
8110e304:	003dbd06 	br	8110d9fc <__reset+0xfb0ed9fc>
8110e308:	2000211e 	bne	r4,zero,8110e390 <___vfprintf_internal_r+0x2168>
8110e30c:	9480004c 	andi	r18,r18,1
8110e310:	90001f1e 	bne	r18,zero,8110e390 <___vfprintf_internal_r+0x2168>
8110e314:	00800044 	movi	r2,1
8110e318:	d8802e15 	stw	r2,184(sp)
8110e31c:	003db706 	br	8110d9fc <__reset+0xfb0ed9fc>
8110e320:	00800b44 	movi	r2,45
8110e324:	05adc83a 	sub	r22,zero,r22
8110e328:	d8802305 	stb	r2,140(sp)
8110e32c:	003f3f06 	br	8110e02c <__reset+0xfb0ee02c>
8110e330:	0005883a 	mov	r2,zero
8110e334:	003f5206 	br	8110e080 <__reset+0xfb0ee080>
8110e338:	90a4703a 	and	r18,r18,r2
8110e33c:	903f4e26 	beq	r18,zero,8110e078 <__reset+0xfb0ee078>
8110e340:	003f4a06 	br	8110e06c <__reset+0xfb0ee06c>
8110e344:	00800084 	movi	r2,2
8110e348:	10c5c83a 	sub	r2,r2,r3
8110e34c:	003f8406 	br	8110e160 <__reset+0xfb0ee160>
8110e350:	d8802d17 	ldw	r2,180(sp)
8110e354:	d9002d17 	ldw	r4,180(sp)
8110e358:	ac400043 	ldbu	r17,1(r21)
8110e35c:	10800017 	ldw	r2,0(r2)
8110e360:	582b883a 	mov	r21,r11
8110e364:	d8802915 	stw	r2,164(sp)
8110e368:	20800104 	addi	r2,r4,4
8110e36c:	d9002917 	ldw	r4,164(sp)
8110e370:	d8802d15 	stw	r2,180(sp)
8110e374:	203e7a0e 	bge	r4,zero,8110dd60 <__reset+0xfb0edd60>
8110e378:	8c403fcc 	andi	r17,r17,255
8110e37c:	00bfffc4 	movi	r2,-1
8110e380:	8c40201c 	xori	r17,r17,128
8110e384:	d8802915 	stw	r2,164(sp)
8110e388:	8c7fe004 	addi	r17,r17,-128
8110e38c:	00380706 	br	8110c3ac <__reset+0xfb0ec3ac>
8110e390:	d8c02917 	ldw	r3,164(sp)
8110e394:	18c00084 	addi	r3,r3,2
8110e398:	d8c02e15 	stw	r3,184(sp)
8110e39c:	1805883a 	mov	r2,r3
8110e3a0:	183d960e 	bge	r3,zero,8110d9fc <__reset+0xfb0ed9fc>
8110e3a4:	003fd606 	br	8110e300 <__reset+0xfb0ee300>
8110e3a8:	0005883a 	mov	r2,zero
8110e3ac:	003f8e06 	br	8110e1e8 <__reset+0xfb0ee1e8>
8110e3b0:	9080004c 	andi	r2,r18,1
8110e3b4:	103f811e 	bne	r2,zero,8110e1bc <__reset+0xfb0ee1bc>
8110e3b8:	d8802117 	ldw	r2,132(sp)
8110e3bc:	1405c83a 	sub	r2,r2,r16
8110e3c0:	d8803315 	stw	r2,204(sp)
8110e3c4:	b47ef326 	beq	r22,r17,8110df94 <__reset+0xfb0edf94>
8110e3c8:	dd802617 	ldw	r22,152(sp)
8110e3cc:	003f1106 	br	8110e014 <__reset+0xfb0ee014>
8110e3d0:	d9c02785 	stb	r7,158(sp)
8110e3d4:	00390406 	br	8110c7e8 <__reset+0xfb0ec7e8>
8110e3d8:	d9c02785 	stb	r7,158(sp)
8110e3dc:	0038d306 	br	8110c72c <__reset+0xfb0ec72c>
8110e3e0:	d9c02785 	stb	r7,158(sp)
8110e3e4:	003a6106 	br	8110cd6c <__reset+0xfb0ecd6c>
8110e3e8:	d9c02785 	stb	r7,158(sp)
8110e3ec:	003af806 	br	8110cfd0 <__reset+0xfb0ecfd0>
8110e3f0:	0005883a 	mov	r2,zero
8110e3f4:	003d7e06 	br	8110d9f0 <__reset+0xfb0ed9f0>
8110e3f8:	d8802344 	addi	r2,sp,141
8110e3fc:	003f1306 	br	8110e04c <__reset+0xfb0ee04c>
8110e400:	d9c02785 	stb	r7,158(sp)
8110e404:	00392306 	br	8110c894 <__reset+0xfb0ec894>
8110e408:	d9c02785 	stb	r7,158(sp)
8110e40c:	003aa906 	br	8110ceb4 <__reset+0xfb0eceb4>
8110e410:	d9c02785 	stb	r7,158(sp)
8110e414:	003a3d06 	br	8110cd0c <__reset+0xfb0ecd0c>
8110e418:	d9c02785 	stb	r7,158(sp)
8110e41c:	003aca06 	br	8110cf48 <__reset+0xfb0ecf48>

8110e420 <__vfprintf_internal>:
8110e420:	00a044b4 	movhi	r2,33042
8110e424:	1082ef04 	addi	r2,r2,3004
8110e428:	300f883a 	mov	r7,r6
8110e42c:	280d883a 	mov	r6,r5
8110e430:	200b883a 	mov	r5,r4
8110e434:	11000017 	ldw	r4,0(r2)
8110e438:	110c2281 	jmpi	8110c228 <___vfprintf_internal_r>

8110e43c <__sbprintf>:
8110e43c:	2880030b 	ldhu	r2,12(r5)
8110e440:	2ac01917 	ldw	r11,100(r5)
8110e444:	2a80038b 	ldhu	r10,14(r5)
8110e448:	2a400717 	ldw	r9,28(r5)
8110e44c:	2a000917 	ldw	r8,36(r5)
8110e450:	defee204 	addi	sp,sp,-1144
8110e454:	00c10004 	movi	r3,1024
8110e458:	dc011a15 	stw	r16,1128(sp)
8110e45c:	10bfff4c 	andi	r2,r2,65533
8110e460:	2821883a 	mov	r16,r5
8110e464:	d8cb883a 	add	r5,sp,r3
8110e468:	dc811c15 	stw	r18,1136(sp)
8110e46c:	dc411b15 	stw	r17,1132(sp)
8110e470:	dfc11d15 	stw	ra,1140(sp)
8110e474:	2025883a 	mov	r18,r4
8110e478:	d881030d 	sth	r2,1036(sp)
8110e47c:	dac11915 	stw	r11,1124(sp)
8110e480:	da81038d 	sth	r10,1038(sp)
8110e484:	da410715 	stw	r9,1052(sp)
8110e488:	da010915 	stw	r8,1060(sp)
8110e48c:	dec10015 	stw	sp,1024(sp)
8110e490:	dec10415 	stw	sp,1040(sp)
8110e494:	d8c10215 	stw	r3,1032(sp)
8110e498:	d8c10515 	stw	r3,1044(sp)
8110e49c:	d8010615 	stw	zero,1048(sp)
8110e4a0:	110c2280 	call	8110c228 <___vfprintf_internal_r>
8110e4a4:	1023883a 	mov	r17,r2
8110e4a8:	10000416 	blt	r2,zero,8110e4bc <__sbprintf+0x80>
8110e4ac:	d9410004 	addi	r5,sp,1024
8110e4b0:	9009883a 	mov	r4,r18
8110e4b4:	11100f00 	call	811100f0 <_fflush_r>
8110e4b8:	10000d1e 	bne	r2,zero,8110e4f0 <__sbprintf+0xb4>
8110e4bc:	d881030b 	ldhu	r2,1036(sp)
8110e4c0:	1080100c 	andi	r2,r2,64
8110e4c4:	10000326 	beq	r2,zero,8110e4d4 <__sbprintf+0x98>
8110e4c8:	8080030b 	ldhu	r2,12(r16)
8110e4cc:	10801014 	ori	r2,r2,64
8110e4d0:	8080030d 	sth	r2,12(r16)
8110e4d4:	8805883a 	mov	r2,r17
8110e4d8:	dfc11d17 	ldw	ra,1140(sp)
8110e4dc:	dc811c17 	ldw	r18,1136(sp)
8110e4e0:	dc411b17 	ldw	r17,1132(sp)
8110e4e4:	dc011a17 	ldw	r16,1128(sp)
8110e4e8:	dec11e04 	addi	sp,sp,1144
8110e4ec:	f800283a 	ret
8110e4f0:	047fffc4 	movi	r17,-1
8110e4f4:	003ff106 	br	8110e4bc <__reset+0xfb0ee4bc>

8110e4f8 <__swsetup_r>:
8110e4f8:	00a044b4 	movhi	r2,33042
8110e4fc:	defffd04 	addi	sp,sp,-12
8110e500:	1082ef04 	addi	r2,r2,3004
8110e504:	dc400115 	stw	r17,4(sp)
8110e508:	2023883a 	mov	r17,r4
8110e50c:	11000017 	ldw	r4,0(r2)
8110e510:	dc000015 	stw	r16,0(sp)
8110e514:	dfc00215 	stw	ra,8(sp)
8110e518:	2821883a 	mov	r16,r5
8110e51c:	20000226 	beq	r4,zero,8110e528 <__swsetup_r+0x30>
8110e520:	20800e17 	ldw	r2,56(r4)
8110e524:	10003126 	beq	r2,zero,8110e5ec <__swsetup_r+0xf4>
8110e528:	8080030b 	ldhu	r2,12(r16)
8110e52c:	10c0020c 	andi	r3,r2,8
8110e530:	1009883a 	mov	r4,r2
8110e534:	18000f26 	beq	r3,zero,8110e574 <__swsetup_r+0x7c>
8110e538:	80c00417 	ldw	r3,16(r16)
8110e53c:	18001526 	beq	r3,zero,8110e594 <__swsetup_r+0x9c>
8110e540:	1100004c 	andi	r4,r2,1
8110e544:	20001c1e 	bne	r4,zero,8110e5b8 <__swsetup_r+0xc0>
8110e548:	1080008c 	andi	r2,r2,2
8110e54c:	1000291e 	bne	r2,zero,8110e5f4 <__swsetup_r+0xfc>
8110e550:	80800517 	ldw	r2,20(r16)
8110e554:	80800215 	stw	r2,8(r16)
8110e558:	18001c26 	beq	r3,zero,8110e5cc <__swsetup_r+0xd4>
8110e55c:	0005883a 	mov	r2,zero
8110e560:	dfc00217 	ldw	ra,8(sp)
8110e564:	dc400117 	ldw	r17,4(sp)
8110e568:	dc000017 	ldw	r16,0(sp)
8110e56c:	dec00304 	addi	sp,sp,12
8110e570:	f800283a 	ret
8110e574:	2080040c 	andi	r2,r4,16
8110e578:	10002e26 	beq	r2,zero,8110e634 <__swsetup_r+0x13c>
8110e57c:	2080010c 	andi	r2,r4,4
8110e580:	10001e1e 	bne	r2,zero,8110e5fc <__swsetup_r+0x104>
8110e584:	80c00417 	ldw	r3,16(r16)
8110e588:	20800214 	ori	r2,r4,8
8110e58c:	8080030d 	sth	r2,12(r16)
8110e590:	183feb1e 	bne	r3,zero,8110e540 <__reset+0xfb0ee540>
8110e594:	1100a00c 	andi	r4,r2,640
8110e598:	01408004 	movi	r5,512
8110e59c:	217fe826 	beq	r4,r5,8110e540 <__reset+0xfb0ee540>
8110e5a0:	800b883a 	mov	r5,r16
8110e5a4:	8809883a 	mov	r4,r17
8110e5a8:	11110700 	call	81111070 <__smakebuf_r>
8110e5ac:	8080030b 	ldhu	r2,12(r16)
8110e5b0:	80c00417 	ldw	r3,16(r16)
8110e5b4:	003fe206 	br	8110e540 <__reset+0xfb0ee540>
8110e5b8:	80800517 	ldw	r2,20(r16)
8110e5bc:	80000215 	stw	zero,8(r16)
8110e5c0:	0085c83a 	sub	r2,zero,r2
8110e5c4:	80800615 	stw	r2,24(r16)
8110e5c8:	183fe41e 	bne	r3,zero,8110e55c <__reset+0xfb0ee55c>
8110e5cc:	80c0030b 	ldhu	r3,12(r16)
8110e5d0:	0005883a 	mov	r2,zero
8110e5d4:	1900200c 	andi	r4,r3,128
8110e5d8:	203fe126 	beq	r4,zero,8110e560 <__reset+0xfb0ee560>
8110e5dc:	18c01014 	ori	r3,r3,64
8110e5e0:	80c0030d 	sth	r3,12(r16)
8110e5e4:	00bfffc4 	movi	r2,-1
8110e5e8:	003fdd06 	br	8110e560 <__reset+0xfb0ee560>
8110e5ec:	11104cc0 	call	811104cc <__sinit>
8110e5f0:	003fcd06 	br	8110e528 <__reset+0xfb0ee528>
8110e5f4:	0005883a 	mov	r2,zero
8110e5f8:	003fd606 	br	8110e554 <__reset+0xfb0ee554>
8110e5fc:	81400c17 	ldw	r5,48(r16)
8110e600:	28000626 	beq	r5,zero,8110e61c <__swsetup_r+0x124>
8110e604:	80801004 	addi	r2,r16,64
8110e608:	28800326 	beq	r5,r2,8110e618 <__swsetup_r+0x120>
8110e60c:	8809883a 	mov	r4,r17
8110e610:	11106400 	call	81110640 <_free_r>
8110e614:	8100030b 	ldhu	r4,12(r16)
8110e618:	80000c15 	stw	zero,48(r16)
8110e61c:	80c00417 	ldw	r3,16(r16)
8110e620:	00bff6c4 	movi	r2,-37
8110e624:	1108703a 	and	r4,r2,r4
8110e628:	80000115 	stw	zero,4(r16)
8110e62c:	80c00015 	stw	r3,0(r16)
8110e630:	003fd506 	br	8110e588 <__reset+0xfb0ee588>
8110e634:	00800244 	movi	r2,9
8110e638:	88800015 	stw	r2,0(r17)
8110e63c:	20801014 	ori	r2,r4,64
8110e640:	8080030d 	sth	r2,12(r16)
8110e644:	00bfffc4 	movi	r2,-1
8110e648:	003fc506 	br	8110e560 <__reset+0xfb0ee560>

8110e64c <quorem>:
8110e64c:	defff704 	addi	sp,sp,-36
8110e650:	dc800215 	stw	r18,8(sp)
8110e654:	20800417 	ldw	r2,16(r4)
8110e658:	2c800417 	ldw	r18,16(r5)
8110e65c:	dfc00815 	stw	ra,32(sp)
8110e660:	ddc00715 	stw	r23,28(sp)
8110e664:	dd800615 	stw	r22,24(sp)
8110e668:	dd400515 	stw	r21,20(sp)
8110e66c:	dd000415 	stw	r20,16(sp)
8110e670:	dcc00315 	stw	r19,12(sp)
8110e674:	dc400115 	stw	r17,4(sp)
8110e678:	dc000015 	stw	r16,0(sp)
8110e67c:	14807116 	blt	r2,r18,8110e844 <quorem+0x1f8>
8110e680:	94bfffc4 	addi	r18,r18,-1
8110e684:	94ad883a 	add	r22,r18,r18
8110e688:	b5ad883a 	add	r22,r22,r22
8110e68c:	2c400504 	addi	r17,r5,20
8110e690:	8da9883a 	add	r20,r17,r22
8110e694:	25400504 	addi	r21,r4,20
8110e698:	282f883a 	mov	r23,r5
8110e69c:	adad883a 	add	r22,r21,r22
8110e6a0:	a1400017 	ldw	r5,0(r20)
8110e6a4:	2021883a 	mov	r16,r4
8110e6a8:	b1000017 	ldw	r4,0(r22)
8110e6ac:	29400044 	addi	r5,r5,1
8110e6b0:	111645c0 	call	8111645c <__udivsi3>
8110e6b4:	1027883a 	mov	r19,r2
8110e6b8:	10002c26 	beq	r2,zero,8110e76c <quorem+0x120>
8110e6bc:	a813883a 	mov	r9,r21
8110e6c0:	880b883a 	mov	r5,r17
8110e6c4:	0009883a 	mov	r4,zero
8110e6c8:	000d883a 	mov	r6,zero
8110e6cc:	2a000017 	ldw	r8,0(r5)
8110e6d0:	49c00017 	ldw	r7,0(r9)
8110e6d4:	29400104 	addi	r5,r5,4
8110e6d8:	40bfffcc 	andi	r2,r8,65535
8110e6dc:	14c5383a 	mul	r2,r2,r19
8110e6e0:	4010d43a 	srli	r8,r8,16
8110e6e4:	38ffffcc 	andi	r3,r7,65535
8110e6e8:	1105883a 	add	r2,r2,r4
8110e6ec:	1008d43a 	srli	r4,r2,16
8110e6f0:	44d1383a 	mul	r8,r8,r19
8110e6f4:	198d883a 	add	r6,r3,r6
8110e6f8:	10ffffcc 	andi	r3,r2,65535
8110e6fc:	30c7c83a 	sub	r3,r6,r3
8110e700:	380ed43a 	srli	r7,r7,16
8110e704:	4105883a 	add	r2,r8,r4
8110e708:	180dd43a 	srai	r6,r3,16
8110e70c:	113fffcc 	andi	r4,r2,65535
8110e710:	390fc83a 	sub	r7,r7,r4
8110e714:	398d883a 	add	r6,r7,r6
8110e718:	300e943a 	slli	r7,r6,16
8110e71c:	18ffffcc 	andi	r3,r3,65535
8110e720:	1008d43a 	srli	r4,r2,16
8110e724:	38ceb03a 	or	r7,r7,r3
8110e728:	49c00015 	stw	r7,0(r9)
8110e72c:	300dd43a 	srai	r6,r6,16
8110e730:	4a400104 	addi	r9,r9,4
8110e734:	a17fe52e 	bgeu	r20,r5,8110e6cc <__reset+0xfb0ee6cc>
8110e738:	b0800017 	ldw	r2,0(r22)
8110e73c:	10000b1e 	bne	r2,zero,8110e76c <quorem+0x120>
8110e740:	b0bfff04 	addi	r2,r22,-4
8110e744:	a880082e 	bgeu	r21,r2,8110e768 <quorem+0x11c>
8110e748:	b0ffff17 	ldw	r3,-4(r22)
8110e74c:	18000326 	beq	r3,zero,8110e75c <quorem+0x110>
8110e750:	00000506 	br	8110e768 <quorem+0x11c>
8110e754:	10c00017 	ldw	r3,0(r2)
8110e758:	1800031e 	bne	r3,zero,8110e768 <quorem+0x11c>
8110e75c:	10bfff04 	addi	r2,r2,-4
8110e760:	94bfffc4 	addi	r18,r18,-1
8110e764:	a8bffb36 	bltu	r21,r2,8110e754 <__reset+0xfb0ee754>
8110e768:	84800415 	stw	r18,16(r16)
8110e76c:	b80b883a 	mov	r5,r23
8110e770:	8009883a 	mov	r4,r16
8110e774:	11126680 	call	81112668 <__mcmp>
8110e778:	10002616 	blt	r2,zero,8110e814 <quorem+0x1c8>
8110e77c:	9cc00044 	addi	r19,r19,1
8110e780:	a805883a 	mov	r2,r21
8110e784:	000b883a 	mov	r5,zero
8110e788:	11000017 	ldw	r4,0(r2)
8110e78c:	89800017 	ldw	r6,0(r17)
8110e790:	10800104 	addi	r2,r2,4
8110e794:	20ffffcc 	andi	r3,r4,65535
8110e798:	194b883a 	add	r5,r3,r5
8110e79c:	30ffffcc 	andi	r3,r6,65535
8110e7a0:	28c7c83a 	sub	r3,r5,r3
8110e7a4:	300cd43a 	srli	r6,r6,16
8110e7a8:	2008d43a 	srli	r4,r4,16
8110e7ac:	180bd43a 	srai	r5,r3,16
8110e7b0:	18ffffcc 	andi	r3,r3,65535
8110e7b4:	2189c83a 	sub	r4,r4,r6
8110e7b8:	2149883a 	add	r4,r4,r5
8110e7bc:	200c943a 	slli	r6,r4,16
8110e7c0:	8c400104 	addi	r17,r17,4
8110e7c4:	200bd43a 	srai	r5,r4,16
8110e7c8:	30c6b03a 	or	r3,r6,r3
8110e7cc:	10ffff15 	stw	r3,-4(r2)
8110e7d0:	a47fed2e 	bgeu	r20,r17,8110e788 <__reset+0xfb0ee788>
8110e7d4:	9485883a 	add	r2,r18,r18
8110e7d8:	1085883a 	add	r2,r2,r2
8110e7dc:	a887883a 	add	r3,r21,r2
8110e7e0:	18800017 	ldw	r2,0(r3)
8110e7e4:	10000b1e 	bne	r2,zero,8110e814 <quorem+0x1c8>
8110e7e8:	18bfff04 	addi	r2,r3,-4
8110e7ec:	a880082e 	bgeu	r21,r2,8110e810 <quorem+0x1c4>
8110e7f0:	18ffff17 	ldw	r3,-4(r3)
8110e7f4:	18000326 	beq	r3,zero,8110e804 <quorem+0x1b8>
8110e7f8:	00000506 	br	8110e810 <quorem+0x1c4>
8110e7fc:	10c00017 	ldw	r3,0(r2)
8110e800:	1800031e 	bne	r3,zero,8110e810 <quorem+0x1c4>
8110e804:	10bfff04 	addi	r2,r2,-4
8110e808:	94bfffc4 	addi	r18,r18,-1
8110e80c:	a8bffb36 	bltu	r21,r2,8110e7fc <__reset+0xfb0ee7fc>
8110e810:	84800415 	stw	r18,16(r16)
8110e814:	9805883a 	mov	r2,r19
8110e818:	dfc00817 	ldw	ra,32(sp)
8110e81c:	ddc00717 	ldw	r23,28(sp)
8110e820:	dd800617 	ldw	r22,24(sp)
8110e824:	dd400517 	ldw	r21,20(sp)
8110e828:	dd000417 	ldw	r20,16(sp)
8110e82c:	dcc00317 	ldw	r19,12(sp)
8110e830:	dc800217 	ldw	r18,8(sp)
8110e834:	dc400117 	ldw	r17,4(sp)
8110e838:	dc000017 	ldw	r16,0(sp)
8110e83c:	dec00904 	addi	sp,sp,36
8110e840:	f800283a 	ret
8110e844:	0005883a 	mov	r2,zero
8110e848:	003ff306 	br	8110e818 <__reset+0xfb0ee818>

8110e84c <_dtoa_r>:
8110e84c:	20801017 	ldw	r2,64(r4)
8110e850:	deffde04 	addi	sp,sp,-136
8110e854:	df002015 	stw	fp,128(sp)
8110e858:	dcc01b15 	stw	r19,108(sp)
8110e85c:	dc801a15 	stw	r18,104(sp)
8110e860:	dc401915 	stw	r17,100(sp)
8110e864:	dc001815 	stw	r16,96(sp)
8110e868:	dfc02115 	stw	ra,132(sp)
8110e86c:	ddc01f15 	stw	r23,124(sp)
8110e870:	dd801e15 	stw	r22,120(sp)
8110e874:	dd401d15 	stw	r21,116(sp)
8110e878:	dd001c15 	stw	r20,112(sp)
8110e87c:	d9c00315 	stw	r7,12(sp)
8110e880:	2039883a 	mov	fp,r4
8110e884:	3023883a 	mov	r17,r6
8110e888:	2825883a 	mov	r18,r5
8110e88c:	dc002417 	ldw	r16,144(sp)
8110e890:	3027883a 	mov	r19,r6
8110e894:	10000826 	beq	r2,zero,8110e8b8 <_dtoa_r+0x6c>
8110e898:	21801117 	ldw	r6,68(r4)
8110e89c:	00c00044 	movi	r3,1
8110e8a0:	100b883a 	mov	r5,r2
8110e8a4:	1986983a 	sll	r3,r3,r6
8110e8a8:	11800115 	stw	r6,4(r2)
8110e8ac:	10c00215 	stw	r3,8(r2)
8110e8b0:	1111e480 	call	81111e48 <_Bfree>
8110e8b4:	e0001015 	stw	zero,64(fp)
8110e8b8:	88002e16 	blt	r17,zero,8110e974 <_dtoa_r+0x128>
8110e8bc:	80000015 	stw	zero,0(r16)
8110e8c0:	889ffc2c 	andhi	r2,r17,32752
8110e8c4:	00dffc34 	movhi	r3,32752
8110e8c8:	10c01c26 	beq	r2,r3,8110e93c <_dtoa_r+0xf0>
8110e8cc:	000d883a 	mov	r6,zero
8110e8d0:	000f883a 	mov	r7,zero
8110e8d4:	9009883a 	mov	r4,r18
8110e8d8:	980b883a 	mov	r5,r19
8110e8dc:	11176ac0 	call	811176ac <__eqdf2>
8110e8e0:	10002b1e 	bne	r2,zero,8110e990 <_dtoa_r+0x144>
8110e8e4:	d9c02317 	ldw	r7,140(sp)
8110e8e8:	00800044 	movi	r2,1
8110e8ec:	38800015 	stw	r2,0(r7)
8110e8f0:	d8802517 	ldw	r2,148(sp)
8110e8f4:	10019e26 	beq	r2,zero,8110ef70 <_dtoa_r+0x724>
8110e8f8:	d8c02517 	ldw	r3,148(sp)
8110e8fc:	00a044b4 	movhi	r2,33042
8110e900:	10bac544 	addi	r2,r2,-5355
8110e904:	18800015 	stw	r2,0(r3)
8110e908:	10bfffc4 	addi	r2,r2,-1
8110e90c:	dfc02117 	ldw	ra,132(sp)
8110e910:	df002017 	ldw	fp,128(sp)
8110e914:	ddc01f17 	ldw	r23,124(sp)
8110e918:	dd801e17 	ldw	r22,120(sp)
8110e91c:	dd401d17 	ldw	r21,116(sp)
8110e920:	dd001c17 	ldw	r20,112(sp)
8110e924:	dcc01b17 	ldw	r19,108(sp)
8110e928:	dc801a17 	ldw	r18,104(sp)
8110e92c:	dc401917 	ldw	r17,100(sp)
8110e930:	dc001817 	ldw	r16,96(sp)
8110e934:	dec02204 	addi	sp,sp,136
8110e938:	f800283a 	ret
8110e93c:	d8c02317 	ldw	r3,140(sp)
8110e940:	0089c3c4 	movi	r2,9999
8110e944:	18800015 	stw	r2,0(r3)
8110e948:	90017726 	beq	r18,zero,8110ef28 <_dtoa_r+0x6dc>
8110e94c:	00a044b4 	movhi	r2,33042
8110e950:	10bad104 	addi	r2,r2,-5308
8110e954:	d9002517 	ldw	r4,148(sp)
8110e958:	203fec26 	beq	r4,zero,8110e90c <__reset+0xfb0ee90c>
8110e95c:	10c000c7 	ldb	r3,3(r2)
8110e960:	1801781e 	bne	r3,zero,8110ef44 <_dtoa_r+0x6f8>
8110e964:	10c000c4 	addi	r3,r2,3
8110e968:	d9802517 	ldw	r6,148(sp)
8110e96c:	30c00015 	stw	r3,0(r6)
8110e970:	003fe606 	br	8110e90c <__reset+0xfb0ee90c>
8110e974:	04e00034 	movhi	r19,32768
8110e978:	9cffffc4 	addi	r19,r19,-1
8110e97c:	00800044 	movi	r2,1
8110e980:	8ce6703a 	and	r19,r17,r19
8110e984:	80800015 	stw	r2,0(r16)
8110e988:	9823883a 	mov	r17,r19
8110e98c:	003fcc06 	br	8110e8c0 <__reset+0xfb0ee8c0>
8110e990:	d8800204 	addi	r2,sp,8
8110e994:	d8800015 	stw	r2,0(sp)
8110e998:	d9c00104 	addi	r7,sp,4
8110e99c:	900b883a 	mov	r5,r18
8110e9a0:	980d883a 	mov	r6,r19
8110e9a4:	e009883a 	mov	r4,fp
8110e9a8:	8820d53a 	srli	r16,r17,20
8110e9ac:	1112a340 	call	81112a34 <__d2b>
8110e9b0:	d8800915 	stw	r2,36(sp)
8110e9b4:	8001651e 	bne	r16,zero,8110ef4c <_dtoa_r+0x700>
8110e9b8:	dd800217 	ldw	r22,8(sp)
8110e9bc:	dc000117 	ldw	r16,4(sp)
8110e9c0:	00800804 	movi	r2,32
8110e9c4:	b421883a 	add	r16,r22,r16
8110e9c8:	80c10c84 	addi	r3,r16,1074
8110e9cc:	10c2d10e 	bge	r2,r3,8110f514 <_dtoa_r+0xcc8>
8110e9d0:	00801004 	movi	r2,64
8110e9d4:	81010484 	addi	r4,r16,1042
8110e9d8:	10c7c83a 	sub	r3,r2,r3
8110e9dc:	9108d83a 	srl	r4,r18,r4
8110e9e0:	88e2983a 	sll	r17,r17,r3
8110e9e4:	2448b03a 	or	r4,r4,r17
8110e9e8:	111835c0 	call	8111835c <__floatunsidf>
8110e9ec:	017f8434 	movhi	r5,65040
8110e9f0:	01800044 	movi	r6,1
8110e9f4:	1009883a 	mov	r4,r2
8110e9f8:	194b883a 	add	r5,r3,r5
8110e9fc:	843fffc4 	addi	r16,r16,-1
8110ea00:	d9801115 	stw	r6,68(sp)
8110ea04:	000d883a 	mov	r6,zero
8110ea08:	01cffe34 	movhi	r7,16376
8110ea0c:	11179040 	call	81117904 <__subdf3>
8110ea10:	0198dbf4 	movhi	r6,25455
8110ea14:	01cff4f4 	movhi	r7,16339
8110ea18:	3190d844 	addi	r6,r6,17249
8110ea1c:	39e1e9c4 	addi	r7,r7,-30809
8110ea20:	1009883a 	mov	r4,r2
8110ea24:	180b883a 	mov	r5,r3
8110ea28:	110b3340 	call	8110b334 <__muldf3>
8110ea2c:	01a2d874 	movhi	r6,35681
8110ea30:	01cff1f4 	movhi	r7,16327
8110ea34:	31b22cc4 	addi	r6,r6,-14157
8110ea38:	39e28a04 	addi	r7,r7,-30168
8110ea3c:	180b883a 	mov	r5,r3
8110ea40:	1009883a 	mov	r4,r2
8110ea44:	11165180 	call	81116518 <__adddf3>
8110ea48:	8009883a 	mov	r4,r16
8110ea4c:	1029883a 	mov	r20,r2
8110ea50:	1823883a 	mov	r17,r3
8110ea54:	11182800 	call	81118280 <__floatsidf>
8110ea58:	019427f4 	movhi	r6,20639
8110ea5c:	01cff4f4 	movhi	r7,16339
8110ea60:	319e7ec4 	addi	r6,r6,31227
8110ea64:	39d104c4 	addi	r7,r7,17427
8110ea68:	1009883a 	mov	r4,r2
8110ea6c:	180b883a 	mov	r5,r3
8110ea70:	110b3340 	call	8110b334 <__muldf3>
8110ea74:	100d883a 	mov	r6,r2
8110ea78:	180f883a 	mov	r7,r3
8110ea7c:	a009883a 	mov	r4,r20
8110ea80:	880b883a 	mov	r5,r17
8110ea84:	11165180 	call	81116518 <__adddf3>
8110ea88:	1009883a 	mov	r4,r2
8110ea8c:	180b883a 	mov	r5,r3
8110ea90:	1029883a 	mov	r20,r2
8110ea94:	1823883a 	mov	r17,r3
8110ea98:	11182000 	call	81118200 <__fixdfsi>
8110ea9c:	000d883a 	mov	r6,zero
8110eaa0:	000f883a 	mov	r7,zero
8110eaa4:	a009883a 	mov	r4,r20
8110eaa8:	880b883a 	mov	r5,r17
8110eaac:	d8800515 	stw	r2,20(sp)
8110eab0:	11178100 	call	81117810 <__ledf2>
8110eab4:	10028716 	blt	r2,zero,8110f4d4 <_dtoa_r+0xc88>
8110eab8:	d8c00517 	ldw	r3,20(sp)
8110eabc:	00800584 	movi	r2,22
8110eac0:	10c27536 	bltu	r2,r3,8110f498 <_dtoa_r+0xc4c>
8110eac4:	180490fa 	slli	r2,r3,3
8110eac8:	00e044b4 	movhi	r3,33042
8110eacc:	18faec04 	addi	r3,r3,-5200
8110ead0:	1885883a 	add	r2,r3,r2
8110ead4:	11000017 	ldw	r4,0(r2)
8110ead8:	11400117 	ldw	r5,4(r2)
8110eadc:	900d883a 	mov	r6,r18
8110eae0:	980f883a 	mov	r7,r19
8110eae4:	11177340 	call	81117734 <__gedf2>
8110eae8:	00828d0e 	bge	zero,r2,8110f520 <_dtoa_r+0xcd4>
8110eaec:	d9000517 	ldw	r4,20(sp)
8110eaf0:	d8000e15 	stw	zero,56(sp)
8110eaf4:	213fffc4 	addi	r4,r4,-1
8110eaf8:	d9000515 	stw	r4,20(sp)
8110eafc:	b42dc83a 	sub	r22,r22,r16
8110eb00:	b5bfffc4 	addi	r22,r22,-1
8110eb04:	b0026f16 	blt	r22,zero,8110f4c4 <_dtoa_r+0xc78>
8110eb08:	d8000815 	stw	zero,32(sp)
8110eb0c:	d9c00517 	ldw	r7,20(sp)
8110eb10:	38026416 	blt	r7,zero,8110f4a4 <_dtoa_r+0xc58>
8110eb14:	b1ed883a 	add	r22,r22,r7
8110eb18:	d9c00d15 	stw	r7,52(sp)
8110eb1c:	d8000a15 	stw	zero,40(sp)
8110eb20:	d9800317 	ldw	r6,12(sp)
8110eb24:	00800244 	movi	r2,9
8110eb28:	11811436 	bltu	r2,r6,8110ef7c <_dtoa_r+0x730>
8110eb2c:	00800144 	movi	r2,5
8110eb30:	1184e10e 	bge	r2,r6,8110feb8 <_dtoa_r+0x166c>
8110eb34:	31bfff04 	addi	r6,r6,-4
8110eb38:	d9800315 	stw	r6,12(sp)
8110eb3c:	0023883a 	mov	r17,zero
8110eb40:	d9800317 	ldw	r6,12(sp)
8110eb44:	008000c4 	movi	r2,3
8110eb48:	30836726 	beq	r6,r2,8110f8e8 <_dtoa_r+0x109c>
8110eb4c:	1183410e 	bge	r2,r6,8110f854 <_dtoa_r+0x1008>
8110eb50:	d9c00317 	ldw	r7,12(sp)
8110eb54:	00800104 	movi	r2,4
8110eb58:	38827c26 	beq	r7,r2,8110f54c <_dtoa_r+0xd00>
8110eb5c:	00800144 	movi	r2,5
8110eb60:	3884c41e 	bne	r7,r2,8110fe74 <_dtoa_r+0x1628>
8110eb64:	00800044 	movi	r2,1
8110eb68:	d8800b15 	stw	r2,44(sp)
8110eb6c:	d8c00517 	ldw	r3,20(sp)
8110eb70:	d9002217 	ldw	r4,136(sp)
8110eb74:	1907883a 	add	r3,r3,r4
8110eb78:	19800044 	addi	r6,r3,1
8110eb7c:	d8c00c15 	stw	r3,48(sp)
8110eb80:	d9800615 	stw	r6,24(sp)
8110eb84:	0183a40e 	bge	zero,r6,8110fa18 <_dtoa_r+0x11cc>
8110eb88:	d9800617 	ldw	r6,24(sp)
8110eb8c:	3021883a 	mov	r16,r6
8110eb90:	e0001115 	stw	zero,68(fp)
8110eb94:	008005c4 	movi	r2,23
8110eb98:	1184c92e 	bgeu	r2,r6,8110fec0 <_dtoa_r+0x1674>
8110eb9c:	00c00044 	movi	r3,1
8110eba0:	00800104 	movi	r2,4
8110eba4:	1085883a 	add	r2,r2,r2
8110eba8:	11000504 	addi	r4,r2,20
8110ebac:	180b883a 	mov	r5,r3
8110ebb0:	18c00044 	addi	r3,r3,1
8110ebb4:	313ffb2e 	bgeu	r6,r4,8110eba4 <__reset+0xfb0eeba4>
8110ebb8:	e1401115 	stw	r5,68(fp)
8110ebbc:	e009883a 	mov	r4,fp
8110ebc0:	1111da00 	call	81111da0 <_Balloc>
8110ebc4:	d8800715 	stw	r2,28(sp)
8110ebc8:	e0801015 	stw	r2,64(fp)
8110ebcc:	00800384 	movi	r2,14
8110ebd0:	1400f736 	bltu	r2,r16,8110efb0 <_dtoa_r+0x764>
8110ebd4:	8800f626 	beq	r17,zero,8110efb0 <_dtoa_r+0x764>
8110ebd8:	d9c00517 	ldw	r7,20(sp)
8110ebdc:	01c39a0e 	bge	zero,r7,8110fa48 <_dtoa_r+0x11fc>
8110ebe0:	388003cc 	andi	r2,r7,15
8110ebe4:	100490fa 	slli	r2,r2,3
8110ebe8:	382bd13a 	srai	r21,r7,4
8110ebec:	00e044b4 	movhi	r3,33042
8110ebf0:	18faec04 	addi	r3,r3,-5200
8110ebf4:	1885883a 	add	r2,r3,r2
8110ebf8:	a8c0040c 	andi	r3,r21,16
8110ebfc:	12400017 	ldw	r9,0(r2)
8110ec00:	12000117 	ldw	r8,4(r2)
8110ec04:	18037926 	beq	r3,zero,8110f9ec <_dtoa_r+0x11a0>
8110ec08:	00a044b4 	movhi	r2,33042
8110ec0c:	10bae204 	addi	r2,r2,-5240
8110ec10:	11800817 	ldw	r6,32(r2)
8110ec14:	11c00917 	ldw	r7,36(r2)
8110ec18:	9009883a 	mov	r4,r18
8110ec1c:	980b883a 	mov	r5,r19
8110ec20:	da001715 	stw	r8,92(sp)
8110ec24:	da401615 	stw	r9,88(sp)
8110ec28:	1116dc40 	call	81116dc4 <__divdf3>
8110ec2c:	da001717 	ldw	r8,92(sp)
8110ec30:	da401617 	ldw	r9,88(sp)
8110ec34:	ad4003cc 	andi	r21,r21,15
8110ec38:	040000c4 	movi	r16,3
8110ec3c:	1023883a 	mov	r17,r2
8110ec40:	1829883a 	mov	r20,r3
8110ec44:	a8001126 	beq	r21,zero,8110ec8c <_dtoa_r+0x440>
8110ec48:	05e044b4 	movhi	r23,33042
8110ec4c:	bdfae204 	addi	r23,r23,-5240
8110ec50:	4805883a 	mov	r2,r9
8110ec54:	4007883a 	mov	r3,r8
8110ec58:	a980004c 	andi	r6,r21,1
8110ec5c:	1009883a 	mov	r4,r2
8110ec60:	a82bd07a 	srai	r21,r21,1
8110ec64:	180b883a 	mov	r5,r3
8110ec68:	30000426 	beq	r6,zero,8110ec7c <_dtoa_r+0x430>
8110ec6c:	b9800017 	ldw	r6,0(r23)
8110ec70:	b9c00117 	ldw	r7,4(r23)
8110ec74:	84000044 	addi	r16,r16,1
8110ec78:	110b3340 	call	8110b334 <__muldf3>
8110ec7c:	bdc00204 	addi	r23,r23,8
8110ec80:	a83ff51e 	bne	r21,zero,8110ec58 <__reset+0xfb0eec58>
8110ec84:	1013883a 	mov	r9,r2
8110ec88:	1811883a 	mov	r8,r3
8110ec8c:	480d883a 	mov	r6,r9
8110ec90:	400f883a 	mov	r7,r8
8110ec94:	8809883a 	mov	r4,r17
8110ec98:	a00b883a 	mov	r5,r20
8110ec9c:	1116dc40 	call	81116dc4 <__divdf3>
8110eca0:	d8800f15 	stw	r2,60(sp)
8110eca4:	d8c01015 	stw	r3,64(sp)
8110eca8:	d8c00e17 	ldw	r3,56(sp)
8110ecac:	18000626 	beq	r3,zero,8110ecc8 <_dtoa_r+0x47c>
8110ecb0:	d9000f17 	ldw	r4,60(sp)
8110ecb4:	d9401017 	ldw	r5,64(sp)
8110ecb8:	000d883a 	mov	r6,zero
8110ecbc:	01cffc34 	movhi	r7,16368
8110ecc0:	11178100 	call	81117810 <__ledf2>
8110ecc4:	10040b16 	blt	r2,zero,8110fcf4 <_dtoa_r+0x14a8>
8110ecc8:	8009883a 	mov	r4,r16
8110eccc:	11182800 	call	81118280 <__floatsidf>
8110ecd0:	d9800f17 	ldw	r6,60(sp)
8110ecd4:	d9c01017 	ldw	r7,64(sp)
8110ecd8:	1009883a 	mov	r4,r2
8110ecdc:	180b883a 	mov	r5,r3
8110ece0:	110b3340 	call	8110b334 <__muldf3>
8110ece4:	000d883a 	mov	r6,zero
8110ece8:	01d00734 	movhi	r7,16412
8110ecec:	1009883a 	mov	r4,r2
8110ecf0:	180b883a 	mov	r5,r3
8110ecf4:	11165180 	call	81116518 <__adddf3>
8110ecf8:	1021883a 	mov	r16,r2
8110ecfc:	d8800617 	ldw	r2,24(sp)
8110ed00:	047f3034 	movhi	r17,64704
8110ed04:	1c63883a 	add	r17,r3,r17
8110ed08:	10031826 	beq	r2,zero,8110f96c <_dtoa_r+0x1120>
8110ed0c:	d8c00517 	ldw	r3,20(sp)
8110ed10:	db000617 	ldw	r12,24(sp)
8110ed14:	d8c01315 	stw	r3,76(sp)
8110ed18:	d9000b17 	ldw	r4,44(sp)
8110ed1c:	20038f26 	beq	r4,zero,8110fb5c <_dtoa_r+0x1310>
8110ed20:	60bfffc4 	addi	r2,r12,-1
8110ed24:	100490fa 	slli	r2,r2,3
8110ed28:	00e044b4 	movhi	r3,33042
8110ed2c:	18faec04 	addi	r3,r3,-5200
8110ed30:	1885883a 	add	r2,r3,r2
8110ed34:	11800017 	ldw	r6,0(r2)
8110ed38:	11c00117 	ldw	r7,4(r2)
8110ed3c:	d8800717 	ldw	r2,28(sp)
8110ed40:	0009883a 	mov	r4,zero
8110ed44:	014ff834 	movhi	r5,16352
8110ed48:	db001615 	stw	r12,88(sp)
8110ed4c:	15c00044 	addi	r23,r2,1
8110ed50:	1116dc40 	call	81116dc4 <__divdf3>
8110ed54:	800d883a 	mov	r6,r16
8110ed58:	880f883a 	mov	r7,r17
8110ed5c:	1009883a 	mov	r4,r2
8110ed60:	180b883a 	mov	r5,r3
8110ed64:	11179040 	call	81117904 <__subdf3>
8110ed68:	d9401017 	ldw	r5,64(sp)
8110ed6c:	d9000f17 	ldw	r4,60(sp)
8110ed70:	102b883a 	mov	r21,r2
8110ed74:	d8c01215 	stw	r3,72(sp)
8110ed78:	11182000 	call	81118200 <__fixdfsi>
8110ed7c:	1009883a 	mov	r4,r2
8110ed80:	1029883a 	mov	r20,r2
8110ed84:	11182800 	call	81118280 <__floatsidf>
8110ed88:	d9000f17 	ldw	r4,60(sp)
8110ed8c:	d9401017 	ldw	r5,64(sp)
8110ed90:	100d883a 	mov	r6,r2
8110ed94:	180f883a 	mov	r7,r3
8110ed98:	11179040 	call	81117904 <__subdf3>
8110ed9c:	1823883a 	mov	r17,r3
8110eda0:	d8c00717 	ldw	r3,28(sp)
8110eda4:	d9401217 	ldw	r5,72(sp)
8110eda8:	a2000c04 	addi	r8,r20,48
8110edac:	1021883a 	mov	r16,r2
8110edb0:	1a000005 	stb	r8,0(r3)
8110edb4:	800d883a 	mov	r6,r16
8110edb8:	880f883a 	mov	r7,r17
8110edbc:	a809883a 	mov	r4,r21
8110edc0:	4029883a 	mov	r20,r8
8110edc4:	11177340 	call	81117734 <__gedf2>
8110edc8:	00841d16 	blt	zero,r2,8110fe40 <_dtoa_r+0x15f4>
8110edcc:	800d883a 	mov	r6,r16
8110edd0:	880f883a 	mov	r7,r17
8110edd4:	0009883a 	mov	r4,zero
8110edd8:	014ffc34 	movhi	r5,16368
8110eddc:	11179040 	call	81117904 <__subdf3>
8110ede0:	d9401217 	ldw	r5,72(sp)
8110ede4:	100d883a 	mov	r6,r2
8110ede8:	180f883a 	mov	r7,r3
8110edec:	a809883a 	mov	r4,r21
8110edf0:	11177340 	call	81117734 <__gedf2>
8110edf4:	db001617 	ldw	r12,88(sp)
8110edf8:	00840e16 	blt	zero,r2,8110fe34 <_dtoa_r+0x15e8>
8110edfc:	00800044 	movi	r2,1
8110ee00:	13006b0e 	bge	r2,r12,8110efb0 <_dtoa_r+0x764>
8110ee04:	d9000717 	ldw	r4,28(sp)
8110ee08:	dd800f15 	stw	r22,60(sp)
8110ee0c:	dcc01015 	stw	r19,64(sp)
8110ee10:	2319883a 	add	r12,r4,r12
8110ee14:	dcc01217 	ldw	r19,72(sp)
8110ee18:	602d883a 	mov	r22,r12
8110ee1c:	dc801215 	stw	r18,72(sp)
8110ee20:	b825883a 	mov	r18,r23
8110ee24:	00000906 	br	8110ee4c <_dtoa_r+0x600>
8110ee28:	11179040 	call	81117904 <__subdf3>
8110ee2c:	a80d883a 	mov	r6,r21
8110ee30:	980f883a 	mov	r7,r19
8110ee34:	1009883a 	mov	r4,r2
8110ee38:	180b883a 	mov	r5,r3
8110ee3c:	11178100 	call	81117810 <__ledf2>
8110ee40:	1003e816 	blt	r2,zero,8110fde4 <_dtoa_r+0x1598>
8110ee44:	b825883a 	mov	r18,r23
8110ee48:	bd83e926 	beq	r23,r22,8110fdf0 <_dtoa_r+0x15a4>
8110ee4c:	a809883a 	mov	r4,r21
8110ee50:	980b883a 	mov	r5,r19
8110ee54:	000d883a 	mov	r6,zero
8110ee58:	01d00934 	movhi	r7,16420
8110ee5c:	110b3340 	call	8110b334 <__muldf3>
8110ee60:	000d883a 	mov	r6,zero
8110ee64:	01d00934 	movhi	r7,16420
8110ee68:	8009883a 	mov	r4,r16
8110ee6c:	880b883a 	mov	r5,r17
8110ee70:	102b883a 	mov	r21,r2
8110ee74:	1827883a 	mov	r19,r3
8110ee78:	110b3340 	call	8110b334 <__muldf3>
8110ee7c:	180b883a 	mov	r5,r3
8110ee80:	1009883a 	mov	r4,r2
8110ee84:	1821883a 	mov	r16,r3
8110ee88:	1023883a 	mov	r17,r2
8110ee8c:	11182000 	call	81118200 <__fixdfsi>
8110ee90:	1009883a 	mov	r4,r2
8110ee94:	1029883a 	mov	r20,r2
8110ee98:	11182800 	call	81118280 <__floatsidf>
8110ee9c:	8809883a 	mov	r4,r17
8110eea0:	800b883a 	mov	r5,r16
8110eea4:	100d883a 	mov	r6,r2
8110eea8:	180f883a 	mov	r7,r3
8110eeac:	11179040 	call	81117904 <__subdf3>
8110eeb0:	a5000c04 	addi	r20,r20,48
8110eeb4:	a80d883a 	mov	r6,r21
8110eeb8:	980f883a 	mov	r7,r19
8110eebc:	1009883a 	mov	r4,r2
8110eec0:	180b883a 	mov	r5,r3
8110eec4:	95000005 	stb	r20,0(r18)
8110eec8:	1021883a 	mov	r16,r2
8110eecc:	1823883a 	mov	r17,r3
8110eed0:	11178100 	call	81117810 <__ledf2>
8110eed4:	bdc00044 	addi	r23,r23,1
8110eed8:	800d883a 	mov	r6,r16
8110eedc:	880f883a 	mov	r7,r17
8110eee0:	0009883a 	mov	r4,zero
8110eee4:	014ffc34 	movhi	r5,16368
8110eee8:	103fcf0e 	bge	r2,zero,8110ee28 <__reset+0xfb0eee28>
8110eeec:	d8c01317 	ldw	r3,76(sp)
8110eef0:	d8c00515 	stw	r3,20(sp)
8110eef4:	d9400917 	ldw	r5,36(sp)
8110eef8:	e009883a 	mov	r4,fp
8110eefc:	1111e480 	call	81111e48 <_Bfree>
8110ef00:	d9000517 	ldw	r4,20(sp)
8110ef04:	d9802317 	ldw	r6,140(sp)
8110ef08:	d9c02517 	ldw	r7,148(sp)
8110ef0c:	b8000005 	stb	zero,0(r23)
8110ef10:	20800044 	addi	r2,r4,1
8110ef14:	30800015 	stw	r2,0(r6)
8110ef18:	3802aa26 	beq	r7,zero,8110f9c4 <_dtoa_r+0x1178>
8110ef1c:	3dc00015 	stw	r23,0(r7)
8110ef20:	d8800717 	ldw	r2,28(sp)
8110ef24:	003e7906 	br	8110e90c <__reset+0xfb0ee90c>
8110ef28:	00800434 	movhi	r2,16
8110ef2c:	10bfffc4 	addi	r2,r2,-1
8110ef30:	88a2703a 	and	r17,r17,r2
8110ef34:	883e851e 	bne	r17,zero,8110e94c <__reset+0xfb0ee94c>
8110ef38:	00a044b4 	movhi	r2,33042
8110ef3c:	10bace04 	addi	r2,r2,-5320
8110ef40:	003e8406 	br	8110e954 <__reset+0xfb0ee954>
8110ef44:	10c00204 	addi	r3,r2,8
8110ef48:	003e8706 	br	8110e968 <__reset+0xfb0ee968>
8110ef4c:	01400434 	movhi	r5,16
8110ef50:	297fffc4 	addi	r5,r5,-1
8110ef54:	994a703a 	and	r5,r19,r5
8110ef58:	9009883a 	mov	r4,r18
8110ef5c:	843f0044 	addi	r16,r16,-1023
8110ef60:	294ffc34 	orhi	r5,r5,16368
8110ef64:	dd800217 	ldw	r22,8(sp)
8110ef68:	d8001115 	stw	zero,68(sp)
8110ef6c:	003ea506 	br	8110ea04 <__reset+0xfb0eea04>
8110ef70:	00a044b4 	movhi	r2,33042
8110ef74:	10bac504 	addi	r2,r2,-5356
8110ef78:	003e6406 	br	8110e90c <__reset+0xfb0ee90c>
8110ef7c:	e0001115 	stw	zero,68(fp)
8110ef80:	000b883a 	mov	r5,zero
8110ef84:	e009883a 	mov	r4,fp
8110ef88:	1111da00 	call	81111da0 <_Balloc>
8110ef8c:	01bfffc4 	movi	r6,-1
8110ef90:	01c00044 	movi	r7,1
8110ef94:	d8800715 	stw	r2,28(sp)
8110ef98:	d9800c15 	stw	r6,48(sp)
8110ef9c:	e0801015 	stw	r2,64(fp)
8110efa0:	d8000315 	stw	zero,12(sp)
8110efa4:	d9c00b15 	stw	r7,44(sp)
8110efa8:	d9800615 	stw	r6,24(sp)
8110efac:	d8002215 	stw	zero,136(sp)
8110efb0:	d8800117 	ldw	r2,4(sp)
8110efb4:	10008916 	blt	r2,zero,8110f1dc <_dtoa_r+0x990>
8110efb8:	d9000517 	ldw	r4,20(sp)
8110efbc:	00c00384 	movi	r3,14
8110efc0:	19008616 	blt	r3,r4,8110f1dc <_dtoa_r+0x990>
8110efc4:	200490fa 	slli	r2,r4,3
8110efc8:	00e044b4 	movhi	r3,33042
8110efcc:	d9802217 	ldw	r6,136(sp)
8110efd0:	18faec04 	addi	r3,r3,-5200
8110efd4:	1885883a 	add	r2,r3,r2
8110efd8:	14000017 	ldw	r16,0(r2)
8110efdc:	14400117 	ldw	r17,4(r2)
8110efe0:	30016316 	blt	r6,zero,8110f570 <_dtoa_r+0xd24>
8110efe4:	800d883a 	mov	r6,r16
8110efe8:	880f883a 	mov	r7,r17
8110efec:	9009883a 	mov	r4,r18
8110eff0:	980b883a 	mov	r5,r19
8110eff4:	1116dc40 	call	81116dc4 <__divdf3>
8110eff8:	180b883a 	mov	r5,r3
8110effc:	1009883a 	mov	r4,r2
8110f000:	11182000 	call	81118200 <__fixdfsi>
8110f004:	1009883a 	mov	r4,r2
8110f008:	102b883a 	mov	r21,r2
8110f00c:	11182800 	call	81118280 <__floatsidf>
8110f010:	800d883a 	mov	r6,r16
8110f014:	880f883a 	mov	r7,r17
8110f018:	1009883a 	mov	r4,r2
8110f01c:	180b883a 	mov	r5,r3
8110f020:	110b3340 	call	8110b334 <__muldf3>
8110f024:	100d883a 	mov	r6,r2
8110f028:	180f883a 	mov	r7,r3
8110f02c:	9009883a 	mov	r4,r18
8110f030:	980b883a 	mov	r5,r19
8110f034:	11179040 	call	81117904 <__subdf3>
8110f038:	d9c00717 	ldw	r7,28(sp)
8110f03c:	1009883a 	mov	r4,r2
8110f040:	a8800c04 	addi	r2,r21,48
8110f044:	38800005 	stb	r2,0(r7)
8110f048:	3dc00044 	addi	r23,r7,1
8110f04c:	d9c00617 	ldw	r7,24(sp)
8110f050:	01800044 	movi	r6,1
8110f054:	180b883a 	mov	r5,r3
8110f058:	2005883a 	mov	r2,r4
8110f05c:	39803826 	beq	r7,r6,8110f140 <_dtoa_r+0x8f4>
8110f060:	000d883a 	mov	r6,zero
8110f064:	01d00934 	movhi	r7,16420
8110f068:	110b3340 	call	8110b334 <__muldf3>
8110f06c:	000d883a 	mov	r6,zero
8110f070:	000f883a 	mov	r7,zero
8110f074:	1009883a 	mov	r4,r2
8110f078:	180b883a 	mov	r5,r3
8110f07c:	1025883a 	mov	r18,r2
8110f080:	1827883a 	mov	r19,r3
8110f084:	11176ac0 	call	811176ac <__eqdf2>
8110f088:	103f9a26 	beq	r2,zero,8110eef4 <__reset+0xfb0eeef4>
8110f08c:	d9c00617 	ldw	r7,24(sp)
8110f090:	d8c00717 	ldw	r3,28(sp)
8110f094:	b829883a 	mov	r20,r23
8110f098:	38bfffc4 	addi	r2,r7,-1
8110f09c:	18ad883a 	add	r22,r3,r2
8110f0a0:	00000a06 	br	8110f0cc <_dtoa_r+0x880>
8110f0a4:	110b3340 	call	8110b334 <__muldf3>
8110f0a8:	000d883a 	mov	r6,zero
8110f0ac:	000f883a 	mov	r7,zero
8110f0b0:	1009883a 	mov	r4,r2
8110f0b4:	180b883a 	mov	r5,r3
8110f0b8:	1025883a 	mov	r18,r2
8110f0bc:	1827883a 	mov	r19,r3
8110f0c0:	b829883a 	mov	r20,r23
8110f0c4:	11176ac0 	call	811176ac <__eqdf2>
8110f0c8:	103f8a26 	beq	r2,zero,8110eef4 <__reset+0xfb0eeef4>
8110f0cc:	800d883a 	mov	r6,r16
8110f0d0:	880f883a 	mov	r7,r17
8110f0d4:	9009883a 	mov	r4,r18
8110f0d8:	980b883a 	mov	r5,r19
8110f0dc:	1116dc40 	call	81116dc4 <__divdf3>
8110f0e0:	180b883a 	mov	r5,r3
8110f0e4:	1009883a 	mov	r4,r2
8110f0e8:	11182000 	call	81118200 <__fixdfsi>
8110f0ec:	1009883a 	mov	r4,r2
8110f0f0:	102b883a 	mov	r21,r2
8110f0f4:	11182800 	call	81118280 <__floatsidf>
8110f0f8:	800d883a 	mov	r6,r16
8110f0fc:	880f883a 	mov	r7,r17
8110f100:	1009883a 	mov	r4,r2
8110f104:	180b883a 	mov	r5,r3
8110f108:	110b3340 	call	8110b334 <__muldf3>
8110f10c:	100d883a 	mov	r6,r2
8110f110:	180f883a 	mov	r7,r3
8110f114:	9009883a 	mov	r4,r18
8110f118:	980b883a 	mov	r5,r19
8110f11c:	11179040 	call	81117904 <__subdf3>
8110f120:	aa000c04 	addi	r8,r21,48
8110f124:	a2000005 	stb	r8,0(r20)
8110f128:	000d883a 	mov	r6,zero
8110f12c:	01d00934 	movhi	r7,16420
8110f130:	1009883a 	mov	r4,r2
8110f134:	180b883a 	mov	r5,r3
8110f138:	a5c00044 	addi	r23,r20,1
8110f13c:	b53fd91e 	bne	r22,r20,8110f0a4 <__reset+0xfb0ef0a4>
8110f140:	100d883a 	mov	r6,r2
8110f144:	180f883a 	mov	r7,r3
8110f148:	1009883a 	mov	r4,r2
8110f14c:	180b883a 	mov	r5,r3
8110f150:	11165180 	call	81116518 <__adddf3>
8110f154:	100d883a 	mov	r6,r2
8110f158:	180f883a 	mov	r7,r3
8110f15c:	8009883a 	mov	r4,r16
8110f160:	880b883a 	mov	r5,r17
8110f164:	1027883a 	mov	r19,r2
8110f168:	1825883a 	mov	r18,r3
8110f16c:	11178100 	call	81117810 <__ledf2>
8110f170:	10000816 	blt	r2,zero,8110f194 <_dtoa_r+0x948>
8110f174:	980d883a 	mov	r6,r19
8110f178:	900f883a 	mov	r7,r18
8110f17c:	8009883a 	mov	r4,r16
8110f180:	880b883a 	mov	r5,r17
8110f184:	11176ac0 	call	811176ac <__eqdf2>
8110f188:	103f5a1e 	bne	r2,zero,8110eef4 <__reset+0xfb0eeef4>
8110f18c:	ad40004c 	andi	r21,r21,1
8110f190:	a83f5826 	beq	r21,zero,8110eef4 <__reset+0xfb0eeef4>
8110f194:	bd3fffc3 	ldbu	r20,-1(r23)
8110f198:	b8bfffc4 	addi	r2,r23,-1
8110f19c:	1007883a 	mov	r3,r2
8110f1a0:	01400e44 	movi	r5,57
8110f1a4:	d9800717 	ldw	r6,28(sp)
8110f1a8:	00000506 	br	8110f1c0 <_dtoa_r+0x974>
8110f1ac:	18ffffc4 	addi	r3,r3,-1
8110f1b0:	11824726 	beq	r2,r6,8110fad0 <_dtoa_r+0x1284>
8110f1b4:	1d000003 	ldbu	r20,0(r3)
8110f1b8:	102f883a 	mov	r23,r2
8110f1bc:	10bfffc4 	addi	r2,r2,-1
8110f1c0:	a1003fcc 	andi	r4,r20,255
8110f1c4:	2100201c 	xori	r4,r4,128
8110f1c8:	213fe004 	addi	r4,r4,-128
8110f1cc:	217ff726 	beq	r4,r5,8110f1ac <__reset+0xfb0ef1ac>
8110f1d0:	a2000044 	addi	r8,r20,1
8110f1d4:	12000005 	stb	r8,0(r2)
8110f1d8:	003f4606 	br	8110eef4 <__reset+0xfb0eeef4>
8110f1dc:	d9000b17 	ldw	r4,44(sp)
8110f1e0:	2000c826 	beq	r4,zero,8110f504 <_dtoa_r+0xcb8>
8110f1e4:	d9800317 	ldw	r6,12(sp)
8110f1e8:	00c00044 	movi	r3,1
8110f1ec:	1980f90e 	bge	r3,r6,8110f5d4 <_dtoa_r+0xd88>
8110f1f0:	d8800617 	ldw	r2,24(sp)
8110f1f4:	d8c00a17 	ldw	r3,40(sp)
8110f1f8:	157fffc4 	addi	r21,r2,-1
8110f1fc:	1d41f316 	blt	r3,r21,8110f9cc <_dtoa_r+0x1180>
8110f200:	1d6bc83a 	sub	r21,r3,r21
8110f204:	d9c00617 	ldw	r7,24(sp)
8110f208:	3802aa16 	blt	r7,zero,8110fcb4 <_dtoa_r+0x1468>
8110f20c:	dd000817 	ldw	r20,32(sp)
8110f210:	d8800617 	ldw	r2,24(sp)
8110f214:	d8c00817 	ldw	r3,32(sp)
8110f218:	01400044 	movi	r5,1
8110f21c:	e009883a 	mov	r4,fp
8110f220:	1887883a 	add	r3,r3,r2
8110f224:	d8c00815 	stw	r3,32(sp)
8110f228:	b0ad883a 	add	r22,r22,r2
8110f22c:	11121ac0 	call	811121ac <__i2b>
8110f230:	1023883a 	mov	r17,r2
8110f234:	a0000826 	beq	r20,zero,8110f258 <_dtoa_r+0xa0c>
8110f238:	0580070e 	bge	zero,r22,8110f258 <_dtoa_r+0xa0c>
8110f23c:	a005883a 	mov	r2,r20
8110f240:	b500b916 	blt	r22,r20,8110f528 <_dtoa_r+0xcdc>
8110f244:	d9000817 	ldw	r4,32(sp)
8110f248:	a0a9c83a 	sub	r20,r20,r2
8110f24c:	b0adc83a 	sub	r22,r22,r2
8110f250:	2089c83a 	sub	r4,r4,r2
8110f254:	d9000815 	stw	r4,32(sp)
8110f258:	d9800a17 	ldw	r6,40(sp)
8110f25c:	0181810e 	bge	zero,r6,8110f864 <_dtoa_r+0x1018>
8110f260:	d9c00b17 	ldw	r7,44(sp)
8110f264:	3800b326 	beq	r7,zero,8110f534 <_dtoa_r+0xce8>
8110f268:	a800b226 	beq	r21,zero,8110f534 <_dtoa_r+0xce8>
8110f26c:	880b883a 	mov	r5,r17
8110f270:	a80d883a 	mov	r6,r21
8110f274:	e009883a 	mov	r4,fp
8110f278:	11123e00 	call	811123e0 <__pow5mult>
8110f27c:	d9800917 	ldw	r6,36(sp)
8110f280:	100b883a 	mov	r5,r2
8110f284:	e009883a 	mov	r4,fp
8110f288:	1023883a 	mov	r17,r2
8110f28c:	11121e80 	call	811121e8 <__multiply>
8110f290:	1021883a 	mov	r16,r2
8110f294:	d8800a17 	ldw	r2,40(sp)
8110f298:	d9400917 	ldw	r5,36(sp)
8110f29c:	e009883a 	mov	r4,fp
8110f2a0:	1545c83a 	sub	r2,r2,r21
8110f2a4:	d8800a15 	stw	r2,40(sp)
8110f2a8:	1111e480 	call	81111e48 <_Bfree>
8110f2ac:	d8c00a17 	ldw	r3,40(sp)
8110f2b0:	18009f1e 	bne	r3,zero,8110f530 <_dtoa_r+0xce4>
8110f2b4:	05c00044 	movi	r23,1
8110f2b8:	e009883a 	mov	r4,fp
8110f2bc:	b80b883a 	mov	r5,r23
8110f2c0:	11121ac0 	call	811121ac <__i2b>
8110f2c4:	d9000d17 	ldw	r4,52(sp)
8110f2c8:	102b883a 	mov	r21,r2
8110f2cc:	2000ce26 	beq	r4,zero,8110f608 <_dtoa_r+0xdbc>
8110f2d0:	200d883a 	mov	r6,r4
8110f2d4:	100b883a 	mov	r5,r2
8110f2d8:	e009883a 	mov	r4,fp
8110f2dc:	11123e00 	call	811123e0 <__pow5mult>
8110f2e0:	d9800317 	ldw	r6,12(sp)
8110f2e4:	102b883a 	mov	r21,r2
8110f2e8:	b981810e 	bge	r23,r6,8110f8f0 <_dtoa_r+0x10a4>
8110f2ec:	0027883a 	mov	r19,zero
8110f2f0:	a8800417 	ldw	r2,16(r21)
8110f2f4:	05c00804 	movi	r23,32
8110f2f8:	10800104 	addi	r2,r2,4
8110f2fc:	1085883a 	add	r2,r2,r2
8110f300:	1085883a 	add	r2,r2,r2
8110f304:	a885883a 	add	r2,r21,r2
8110f308:	11000017 	ldw	r4,0(r2)
8110f30c:	11120940 	call	81112094 <__hi0bits>
8110f310:	b885c83a 	sub	r2,r23,r2
8110f314:	1585883a 	add	r2,r2,r22
8110f318:	108007cc 	andi	r2,r2,31
8110f31c:	1000b326 	beq	r2,zero,8110f5ec <_dtoa_r+0xda0>
8110f320:	00c00804 	movi	r3,32
8110f324:	1887c83a 	sub	r3,r3,r2
8110f328:	01000104 	movi	r4,4
8110f32c:	20c2cd0e 	bge	r4,r3,8110fe64 <_dtoa_r+0x1618>
8110f330:	00c00704 	movi	r3,28
8110f334:	1885c83a 	sub	r2,r3,r2
8110f338:	d8c00817 	ldw	r3,32(sp)
8110f33c:	a0a9883a 	add	r20,r20,r2
8110f340:	b0ad883a 	add	r22,r22,r2
8110f344:	1887883a 	add	r3,r3,r2
8110f348:	d8c00815 	stw	r3,32(sp)
8110f34c:	d9800817 	ldw	r6,32(sp)
8110f350:	0180040e 	bge	zero,r6,8110f364 <_dtoa_r+0xb18>
8110f354:	800b883a 	mov	r5,r16
8110f358:	e009883a 	mov	r4,fp
8110f35c:	11125200 	call	81112520 <__lshift>
8110f360:	1021883a 	mov	r16,r2
8110f364:	0580050e 	bge	zero,r22,8110f37c <_dtoa_r+0xb30>
8110f368:	a80b883a 	mov	r5,r21
8110f36c:	b00d883a 	mov	r6,r22
8110f370:	e009883a 	mov	r4,fp
8110f374:	11125200 	call	81112520 <__lshift>
8110f378:	102b883a 	mov	r21,r2
8110f37c:	d9c00e17 	ldw	r7,56(sp)
8110f380:	3801211e 	bne	r7,zero,8110f808 <_dtoa_r+0xfbc>
8110f384:	d9800617 	ldw	r6,24(sp)
8110f388:	0181380e 	bge	zero,r6,8110f86c <_dtoa_r+0x1020>
8110f38c:	d8c00b17 	ldw	r3,44(sp)
8110f390:	1800ab1e 	bne	r3,zero,8110f640 <_dtoa_r+0xdf4>
8110f394:	dc800717 	ldw	r18,28(sp)
8110f398:	dcc00617 	ldw	r19,24(sp)
8110f39c:	9029883a 	mov	r20,r18
8110f3a0:	00000206 	br	8110f3ac <_dtoa_r+0xb60>
8110f3a4:	1111e700 	call	81111e70 <__multadd>
8110f3a8:	1021883a 	mov	r16,r2
8110f3ac:	a80b883a 	mov	r5,r21
8110f3b0:	8009883a 	mov	r4,r16
8110f3b4:	110e64c0 	call	8110e64c <quorem>
8110f3b8:	10800c04 	addi	r2,r2,48
8110f3bc:	90800005 	stb	r2,0(r18)
8110f3c0:	94800044 	addi	r18,r18,1
8110f3c4:	9507c83a 	sub	r3,r18,r20
8110f3c8:	000f883a 	mov	r7,zero
8110f3cc:	01800284 	movi	r6,10
8110f3d0:	800b883a 	mov	r5,r16
8110f3d4:	e009883a 	mov	r4,fp
8110f3d8:	1cfff216 	blt	r3,r19,8110f3a4 <__reset+0xfb0ef3a4>
8110f3dc:	1011883a 	mov	r8,r2
8110f3e0:	d8800617 	ldw	r2,24(sp)
8110f3e4:	0082370e 	bge	zero,r2,8110fcc4 <_dtoa_r+0x1478>
8110f3e8:	d9000717 	ldw	r4,28(sp)
8110f3ec:	0025883a 	mov	r18,zero
8110f3f0:	20af883a 	add	r23,r4,r2
8110f3f4:	01800044 	movi	r6,1
8110f3f8:	800b883a 	mov	r5,r16
8110f3fc:	e009883a 	mov	r4,fp
8110f400:	da001715 	stw	r8,92(sp)
8110f404:	11125200 	call	81112520 <__lshift>
8110f408:	a80b883a 	mov	r5,r21
8110f40c:	1009883a 	mov	r4,r2
8110f410:	d8800915 	stw	r2,36(sp)
8110f414:	11126680 	call	81112668 <__mcmp>
8110f418:	da001717 	ldw	r8,92(sp)
8110f41c:	0081800e 	bge	zero,r2,8110fa20 <_dtoa_r+0x11d4>
8110f420:	b93fffc3 	ldbu	r4,-1(r23)
8110f424:	b8bfffc4 	addi	r2,r23,-1
8110f428:	1007883a 	mov	r3,r2
8110f42c:	01800e44 	movi	r6,57
8110f430:	d9c00717 	ldw	r7,28(sp)
8110f434:	00000506 	br	8110f44c <_dtoa_r+0xc00>
8110f438:	18ffffc4 	addi	r3,r3,-1
8110f43c:	11c12326 	beq	r2,r7,8110f8cc <_dtoa_r+0x1080>
8110f440:	19000003 	ldbu	r4,0(r3)
8110f444:	102f883a 	mov	r23,r2
8110f448:	10bfffc4 	addi	r2,r2,-1
8110f44c:	21403fcc 	andi	r5,r4,255
8110f450:	2940201c 	xori	r5,r5,128
8110f454:	297fe004 	addi	r5,r5,-128
8110f458:	29bff726 	beq	r5,r6,8110f438 <__reset+0xfb0ef438>
8110f45c:	21000044 	addi	r4,r4,1
8110f460:	11000005 	stb	r4,0(r2)
8110f464:	a80b883a 	mov	r5,r21
8110f468:	e009883a 	mov	r4,fp
8110f46c:	1111e480 	call	81111e48 <_Bfree>
8110f470:	883ea026 	beq	r17,zero,8110eef4 <__reset+0xfb0eeef4>
8110f474:	90000426 	beq	r18,zero,8110f488 <_dtoa_r+0xc3c>
8110f478:	94400326 	beq	r18,r17,8110f488 <_dtoa_r+0xc3c>
8110f47c:	900b883a 	mov	r5,r18
8110f480:	e009883a 	mov	r4,fp
8110f484:	1111e480 	call	81111e48 <_Bfree>
8110f488:	880b883a 	mov	r5,r17
8110f48c:	e009883a 	mov	r4,fp
8110f490:	1111e480 	call	81111e48 <_Bfree>
8110f494:	003e9706 	br	8110eef4 <__reset+0xfb0eeef4>
8110f498:	01800044 	movi	r6,1
8110f49c:	d9800e15 	stw	r6,56(sp)
8110f4a0:	003d9606 	br	8110eafc <__reset+0xfb0eeafc>
8110f4a4:	d8800817 	ldw	r2,32(sp)
8110f4a8:	d8c00517 	ldw	r3,20(sp)
8110f4ac:	d8000d15 	stw	zero,52(sp)
8110f4b0:	10c5c83a 	sub	r2,r2,r3
8110f4b4:	00c9c83a 	sub	r4,zero,r3
8110f4b8:	d8800815 	stw	r2,32(sp)
8110f4bc:	d9000a15 	stw	r4,40(sp)
8110f4c0:	003d9706 	br	8110eb20 <__reset+0xfb0eeb20>
8110f4c4:	05adc83a 	sub	r22,zero,r22
8110f4c8:	dd800815 	stw	r22,32(sp)
8110f4cc:	002d883a 	mov	r22,zero
8110f4d0:	003d8e06 	br	8110eb0c <__reset+0xfb0eeb0c>
8110f4d4:	d9000517 	ldw	r4,20(sp)
8110f4d8:	11182800 	call	81118280 <__floatsidf>
8110f4dc:	100d883a 	mov	r6,r2
8110f4e0:	180f883a 	mov	r7,r3
8110f4e4:	a009883a 	mov	r4,r20
8110f4e8:	880b883a 	mov	r5,r17
8110f4ec:	11176ac0 	call	811176ac <__eqdf2>
8110f4f0:	103d7126 	beq	r2,zero,8110eab8 <__reset+0xfb0eeab8>
8110f4f4:	d9c00517 	ldw	r7,20(sp)
8110f4f8:	39ffffc4 	addi	r7,r7,-1
8110f4fc:	d9c00515 	stw	r7,20(sp)
8110f500:	003d6d06 	br	8110eab8 <__reset+0xfb0eeab8>
8110f504:	dd400a17 	ldw	r21,40(sp)
8110f508:	dd000817 	ldw	r20,32(sp)
8110f50c:	0023883a 	mov	r17,zero
8110f510:	003f4806 	br	8110f234 <__reset+0xfb0ef234>
8110f514:	10e3c83a 	sub	r17,r2,r3
8110f518:	9448983a 	sll	r4,r18,r17
8110f51c:	003d3206 	br	8110e9e8 <__reset+0xfb0ee9e8>
8110f520:	d8000e15 	stw	zero,56(sp)
8110f524:	003d7506 	br	8110eafc <__reset+0xfb0eeafc>
8110f528:	b005883a 	mov	r2,r22
8110f52c:	003f4506 	br	8110f244 <__reset+0xfb0ef244>
8110f530:	dc000915 	stw	r16,36(sp)
8110f534:	d9800a17 	ldw	r6,40(sp)
8110f538:	d9400917 	ldw	r5,36(sp)
8110f53c:	e009883a 	mov	r4,fp
8110f540:	11123e00 	call	811123e0 <__pow5mult>
8110f544:	1021883a 	mov	r16,r2
8110f548:	003f5a06 	br	8110f2b4 <__reset+0xfb0ef2b4>
8110f54c:	01c00044 	movi	r7,1
8110f550:	d9c00b15 	stw	r7,44(sp)
8110f554:	d8802217 	ldw	r2,136(sp)
8110f558:	0081280e 	bge	zero,r2,8110f9fc <_dtoa_r+0x11b0>
8110f55c:	100d883a 	mov	r6,r2
8110f560:	1021883a 	mov	r16,r2
8110f564:	d8800c15 	stw	r2,48(sp)
8110f568:	d8800615 	stw	r2,24(sp)
8110f56c:	003d8806 	br	8110eb90 <__reset+0xfb0eeb90>
8110f570:	d8800617 	ldw	r2,24(sp)
8110f574:	00be9b16 	blt	zero,r2,8110efe4 <__reset+0xfb0eefe4>
8110f578:	10010f1e 	bne	r2,zero,8110f9b8 <_dtoa_r+0x116c>
8110f57c:	880b883a 	mov	r5,r17
8110f580:	000d883a 	mov	r6,zero
8110f584:	01d00534 	movhi	r7,16404
8110f588:	8009883a 	mov	r4,r16
8110f58c:	110b3340 	call	8110b334 <__muldf3>
8110f590:	900d883a 	mov	r6,r18
8110f594:	980f883a 	mov	r7,r19
8110f598:	1009883a 	mov	r4,r2
8110f59c:	180b883a 	mov	r5,r3
8110f5a0:	11177340 	call	81117734 <__gedf2>
8110f5a4:	002b883a 	mov	r21,zero
8110f5a8:	0023883a 	mov	r17,zero
8110f5ac:	1000bf16 	blt	r2,zero,8110f8ac <_dtoa_r+0x1060>
8110f5b0:	d9802217 	ldw	r6,136(sp)
8110f5b4:	ddc00717 	ldw	r23,28(sp)
8110f5b8:	018c303a 	nor	r6,zero,r6
8110f5bc:	d9800515 	stw	r6,20(sp)
8110f5c0:	a80b883a 	mov	r5,r21
8110f5c4:	e009883a 	mov	r4,fp
8110f5c8:	1111e480 	call	81111e48 <_Bfree>
8110f5cc:	883e4926 	beq	r17,zero,8110eef4 <__reset+0xfb0eeef4>
8110f5d0:	003fad06 	br	8110f488 <__reset+0xfb0ef488>
8110f5d4:	d9c01117 	ldw	r7,68(sp)
8110f5d8:	3801bc26 	beq	r7,zero,8110fccc <_dtoa_r+0x1480>
8110f5dc:	10810cc4 	addi	r2,r2,1075
8110f5e0:	dd400a17 	ldw	r21,40(sp)
8110f5e4:	dd000817 	ldw	r20,32(sp)
8110f5e8:	003f0a06 	br	8110f214 <__reset+0xfb0ef214>
8110f5ec:	00800704 	movi	r2,28
8110f5f0:	d9000817 	ldw	r4,32(sp)
8110f5f4:	a0a9883a 	add	r20,r20,r2
8110f5f8:	b0ad883a 	add	r22,r22,r2
8110f5fc:	2089883a 	add	r4,r4,r2
8110f600:	d9000815 	stw	r4,32(sp)
8110f604:	003f5106 	br	8110f34c <__reset+0xfb0ef34c>
8110f608:	d8c00317 	ldw	r3,12(sp)
8110f60c:	b8c1fc0e 	bge	r23,r3,8110fe00 <_dtoa_r+0x15b4>
8110f610:	0027883a 	mov	r19,zero
8110f614:	b805883a 	mov	r2,r23
8110f618:	003f3e06 	br	8110f314 <__reset+0xfb0ef314>
8110f61c:	880b883a 	mov	r5,r17
8110f620:	e009883a 	mov	r4,fp
8110f624:	000f883a 	mov	r7,zero
8110f628:	01800284 	movi	r6,10
8110f62c:	1111e700 	call	81111e70 <__multadd>
8110f630:	d9000c17 	ldw	r4,48(sp)
8110f634:	1023883a 	mov	r17,r2
8110f638:	0102040e 	bge	zero,r4,8110fe4c <_dtoa_r+0x1600>
8110f63c:	d9000615 	stw	r4,24(sp)
8110f640:	0500050e 	bge	zero,r20,8110f658 <_dtoa_r+0xe0c>
8110f644:	880b883a 	mov	r5,r17
8110f648:	a00d883a 	mov	r6,r20
8110f64c:	e009883a 	mov	r4,fp
8110f650:	11125200 	call	81112520 <__lshift>
8110f654:	1023883a 	mov	r17,r2
8110f658:	9801241e 	bne	r19,zero,8110faec <_dtoa_r+0x12a0>
8110f65c:	8829883a 	mov	r20,r17
8110f660:	d9000617 	ldw	r4,24(sp)
8110f664:	dcc00717 	ldw	r19,28(sp)
8110f668:	9480004c 	andi	r18,r18,1
8110f66c:	20bfffc4 	addi	r2,r4,-1
8110f670:	9885883a 	add	r2,r19,r2
8110f674:	d8800415 	stw	r2,16(sp)
8110f678:	dc800615 	stw	r18,24(sp)
8110f67c:	a80b883a 	mov	r5,r21
8110f680:	8009883a 	mov	r4,r16
8110f684:	110e64c0 	call	8110e64c <quorem>
8110f688:	880b883a 	mov	r5,r17
8110f68c:	8009883a 	mov	r4,r16
8110f690:	102f883a 	mov	r23,r2
8110f694:	11126680 	call	81112668 <__mcmp>
8110f698:	a80b883a 	mov	r5,r21
8110f69c:	a00d883a 	mov	r6,r20
8110f6a0:	e009883a 	mov	r4,fp
8110f6a4:	102d883a 	mov	r22,r2
8110f6a8:	11126c80 	call	811126c8 <__mdiff>
8110f6ac:	1007883a 	mov	r3,r2
8110f6b0:	10800317 	ldw	r2,12(r2)
8110f6b4:	bc800c04 	addi	r18,r23,48
8110f6b8:	180b883a 	mov	r5,r3
8110f6bc:	10004e1e 	bne	r2,zero,8110f7f8 <_dtoa_r+0xfac>
8110f6c0:	8009883a 	mov	r4,r16
8110f6c4:	d8c01615 	stw	r3,88(sp)
8110f6c8:	11126680 	call	81112668 <__mcmp>
8110f6cc:	d8c01617 	ldw	r3,88(sp)
8110f6d0:	e009883a 	mov	r4,fp
8110f6d4:	d8801615 	stw	r2,88(sp)
8110f6d8:	180b883a 	mov	r5,r3
8110f6dc:	1111e480 	call	81111e48 <_Bfree>
8110f6e0:	d8801617 	ldw	r2,88(sp)
8110f6e4:	1000041e 	bne	r2,zero,8110f6f8 <_dtoa_r+0xeac>
8110f6e8:	d9800317 	ldw	r6,12(sp)
8110f6ec:	3000021e 	bne	r6,zero,8110f6f8 <_dtoa_r+0xeac>
8110f6f0:	d8c00617 	ldw	r3,24(sp)
8110f6f4:	18003726 	beq	r3,zero,8110f7d4 <_dtoa_r+0xf88>
8110f6f8:	b0002016 	blt	r22,zero,8110f77c <_dtoa_r+0xf30>
8110f6fc:	b000041e 	bne	r22,zero,8110f710 <_dtoa_r+0xec4>
8110f700:	d9000317 	ldw	r4,12(sp)
8110f704:	2000021e 	bne	r4,zero,8110f710 <_dtoa_r+0xec4>
8110f708:	d8c00617 	ldw	r3,24(sp)
8110f70c:	18001b26 	beq	r3,zero,8110f77c <_dtoa_r+0xf30>
8110f710:	00810716 	blt	zero,r2,8110fb30 <_dtoa_r+0x12e4>
8110f714:	d8c00417 	ldw	r3,16(sp)
8110f718:	9d800044 	addi	r22,r19,1
8110f71c:	9c800005 	stb	r18,0(r19)
8110f720:	b02f883a 	mov	r23,r22
8110f724:	98c10626 	beq	r19,r3,8110fb40 <_dtoa_r+0x12f4>
8110f728:	800b883a 	mov	r5,r16
8110f72c:	000f883a 	mov	r7,zero
8110f730:	01800284 	movi	r6,10
8110f734:	e009883a 	mov	r4,fp
8110f738:	1111e700 	call	81111e70 <__multadd>
8110f73c:	1021883a 	mov	r16,r2
8110f740:	000f883a 	mov	r7,zero
8110f744:	01800284 	movi	r6,10
8110f748:	880b883a 	mov	r5,r17
8110f74c:	e009883a 	mov	r4,fp
8110f750:	8d002526 	beq	r17,r20,8110f7e8 <_dtoa_r+0xf9c>
8110f754:	1111e700 	call	81111e70 <__multadd>
8110f758:	a00b883a 	mov	r5,r20
8110f75c:	000f883a 	mov	r7,zero
8110f760:	01800284 	movi	r6,10
8110f764:	e009883a 	mov	r4,fp
8110f768:	1023883a 	mov	r17,r2
8110f76c:	1111e700 	call	81111e70 <__multadd>
8110f770:	1029883a 	mov	r20,r2
8110f774:	b027883a 	mov	r19,r22
8110f778:	003fc006 	br	8110f67c <__reset+0xfb0ef67c>
8110f77c:	9011883a 	mov	r8,r18
8110f780:	00800e0e 	bge	zero,r2,8110f7bc <_dtoa_r+0xf70>
8110f784:	800b883a 	mov	r5,r16
8110f788:	01800044 	movi	r6,1
8110f78c:	e009883a 	mov	r4,fp
8110f790:	da001715 	stw	r8,92(sp)
8110f794:	11125200 	call	81112520 <__lshift>
8110f798:	a80b883a 	mov	r5,r21
8110f79c:	1009883a 	mov	r4,r2
8110f7a0:	1021883a 	mov	r16,r2
8110f7a4:	11126680 	call	81112668 <__mcmp>
8110f7a8:	da001717 	ldw	r8,92(sp)
8110f7ac:	0081960e 	bge	zero,r2,8110fe08 <_dtoa_r+0x15bc>
8110f7b0:	00800e44 	movi	r2,57
8110f7b4:	40817026 	beq	r8,r2,8110fd78 <_dtoa_r+0x152c>
8110f7b8:	ba000c44 	addi	r8,r23,49
8110f7bc:	8825883a 	mov	r18,r17
8110f7c0:	9dc00044 	addi	r23,r19,1
8110f7c4:	9a000005 	stb	r8,0(r19)
8110f7c8:	a023883a 	mov	r17,r20
8110f7cc:	dc000915 	stw	r16,36(sp)
8110f7d0:	003f2406 	br	8110f464 <__reset+0xfb0ef464>
8110f7d4:	00800e44 	movi	r2,57
8110f7d8:	9011883a 	mov	r8,r18
8110f7dc:	90816626 	beq	r18,r2,8110fd78 <_dtoa_r+0x152c>
8110f7e0:	05bff516 	blt	zero,r22,8110f7b8 <__reset+0xfb0ef7b8>
8110f7e4:	003ff506 	br	8110f7bc <__reset+0xfb0ef7bc>
8110f7e8:	1111e700 	call	81111e70 <__multadd>
8110f7ec:	1023883a 	mov	r17,r2
8110f7f0:	1029883a 	mov	r20,r2
8110f7f4:	003fdf06 	br	8110f774 <__reset+0xfb0ef774>
8110f7f8:	e009883a 	mov	r4,fp
8110f7fc:	1111e480 	call	81111e48 <_Bfree>
8110f800:	00800044 	movi	r2,1
8110f804:	003fbc06 	br	8110f6f8 <__reset+0xfb0ef6f8>
8110f808:	a80b883a 	mov	r5,r21
8110f80c:	8009883a 	mov	r4,r16
8110f810:	11126680 	call	81112668 <__mcmp>
8110f814:	103edb0e 	bge	r2,zero,8110f384 <__reset+0xfb0ef384>
8110f818:	800b883a 	mov	r5,r16
8110f81c:	000f883a 	mov	r7,zero
8110f820:	01800284 	movi	r6,10
8110f824:	e009883a 	mov	r4,fp
8110f828:	1111e700 	call	81111e70 <__multadd>
8110f82c:	1021883a 	mov	r16,r2
8110f830:	d8800517 	ldw	r2,20(sp)
8110f834:	d8c00b17 	ldw	r3,44(sp)
8110f838:	10bfffc4 	addi	r2,r2,-1
8110f83c:	d8800515 	stw	r2,20(sp)
8110f840:	183f761e 	bne	r3,zero,8110f61c <__reset+0xfb0ef61c>
8110f844:	d9000c17 	ldw	r4,48(sp)
8110f848:	0101730e 	bge	zero,r4,8110fe18 <_dtoa_r+0x15cc>
8110f84c:	d9000615 	stw	r4,24(sp)
8110f850:	003ed006 	br	8110f394 <__reset+0xfb0ef394>
8110f854:	00800084 	movi	r2,2
8110f858:	3081861e 	bne	r6,r2,8110fe74 <_dtoa_r+0x1628>
8110f85c:	d8000b15 	stw	zero,44(sp)
8110f860:	003f3c06 	br	8110f554 <__reset+0xfb0ef554>
8110f864:	dc000917 	ldw	r16,36(sp)
8110f868:	003e9206 	br	8110f2b4 <__reset+0xfb0ef2b4>
8110f86c:	d9c00317 	ldw	r7,12(sp)
8110f870:	00800084 	movi	r2,2
8110f874:	11fec50e 	bge	r2,r7,8110f38c <__reset+0xfb0ef38c>
8110f878:	d9000617 	ldw	r4,24(sp)
8110f87c:	20013c1e 	bne	r4,zero,8110fd70 <_dtoa_r+0x1524>
8110f880:	a80b883a 	mov	r5,r21
8110f884:	000f883a 	mov	r7,zero
8110f888:	01800144 	movi	r6,5
8110f88c:	e009883a 	mov	r4,fp
8110f890:	1111e700 	call	81111e70 <__multadd>
8110f894:	100b883a 	mov	r5,r2
8110f898:	8009883a 	mov	r4,r16
8110f89c:	102b883a 	mov	r21,r2
8110f8a0:	11126680 	call	81112668 <__mcmp>
8110f8a4:	dc000915 	stw	r16,36(sp)
8110f8a8:	00bf410e 	bge	zero,r2,8110f5b0 <__reset+0xfb0ef5b0>
8110f8ac:	d9c00717 	ldw	r7,28(sp)
8110f8b0:	00800c44 	movi	r2,49
8110f8b4:	38800005 	stb	r2,0(r7)
8110f8b8:	d8800517 	ldw	r2,20(sp)
8110f8bc:	3dc00044 	addi	r23,r7,1
8110f8c0:	10800044 	addi	r2,r2,1
8110f8c4:	d8800515 	stw	r2,20(sp)
8110f8c8:	003f3d06 	br	8110f5c0 <__reset+0xfb0ef5c0>
8110f8cc:	d9800517 	ldw	r6,20(sp)
8110f8d0:	d9c00717 	ldw	r7,28(sp)
8110f8d4:	00800c44 	movi	r2,49
8110f8d8:	31800044 	addi	r6,r6,1
8110f8dc:	d9800515 	stw	r6,20(sp)
8110f8e0:	38800005 	stb	r2,0(r7)
8110f8e4:	003edf06 	br	8110f464 <__reset+0xfb0ef464>
8110f8e8:	d8000b15 	stw	zero,44(sp)
8110f8ec:	003c9f06 	br	8110eb6c <__reset+0xfb0eeb6c>
8110f8f0:	903e7e1e 	bne	r18,zero,8110f2ec <__reset+0xfb0ef2ec>
8110f8f4:	00800434 	movhi	r2,16
8110f8f8:	10bfffc4 	addi	r2,r2,-1
8110f8fc:	9884703a 	and	r2,r19,r2
8110f900:	1000ea1e 	bne	r2,zero,8110fcac <_dtoa_r+0x1460>
8110f904:	9cdffc2c 	andhi	r19,r19,32752
8110f908:	9800e826 	beq	r19,zero,8110fcac <_dtoa_r+0x1460>
8110f90c:	d9c00817 	ldw	r7,32(sp)
8110f910:	b5800044 	addi	r22,r22,1
8110f914:	04c00044 	movi	r19,1
8110f918:	39c00044 	addi	r7,r7,1
8110f91c:	d9c00815 	stw	r7,32(sp)
8110f920:	d8800d17 	ldw	r2,52(sp)
8110f924:	103e721e 	bne	r2,zero,8110f2f0 <__reset+0xfb0ef2f0>
8110f928:	00800044 	movi	r2,1
8110f92c:	003e7906 	br	8110f314 <__reset+0xfb0ef314>
8110f930:	8009883a 	mov	r4,r16
8110f934:	11182800 	call	81118280 <__floatsidf>
8110f938:	d9800f17 	ldw	r6,60(sp)
8110f93c:	d9c01017 	ldw	r7,64(sp)
8110f940:	1009883a 	mov	r4,r2
8110f944:	180b883a 	mov	r5,r3
8110f948:	110b3340 	call	8110b334 <__muldf3>
8110f94c:	000d883a 	mov	r6,zero
8110f950:	01d00734 	movhi	r7,16412
8110f954:	1009883a 	mov	r4,r2
8110f958:	180b883a 	mov	r5,r3
8110f95c:	11165180 	call	81116518 <__adddf3>
8110f960:	047f3034 	movhi	r17,64704
8110f964:	1021883a 	mov	r16,r2
8110f968:	1c63883a 	add	r17,r3,r17
8110f96c:	d9000f17 	ldw	r4,60(sp)
8110f970:	d9401017 	ldw	r5,64(sp)
8110f974:	000d883a 	mov	r6,zero
8110f978:	01d00534 	movhi	r7,16404
8110f97c:	11179040 	call	81117904 <__subdf3>
8110f980:	800d883a 	mov	r6,r16
8110f984:	880f883a 	mov	r7,r17
8110f988:	1009883a 	mov	r4,r2
8110f98c:	180b883a 	mov	r5,r3
8110f990:	102b883a 	mov	r21,r2
8110f994:	1829883a 	mov	r20,r3
8110f998:	11177340 	call	81117734 <__gedf2>
8110f99c:	00806c16 	blt	zero,r2,8110fb50 <_dtoa_r+0x1304>
8110f9a0:	89e0003c 	xorhi	r7,r17,32768
8110f9a4:	800d883a 	mov	r6,r16
8110f9a8:	a809883a 	mov	r4,r21
8110f9ac:	a00b883a 	mov	r5,r20
8110f9b0:	11178100 	call	81117810 <__ledf2>
8110f9b4:	103d7e0e 	bge	r2,zero,8110efb0 <__reset+0xfb0eefb0>
8110f9b8:	002b883a 	mov	r21,zero
8110f9bc:	0023883a 	mov	r17,zero
8110f9c0:	003efb06 	br	8110f5b0 <__reset+0xfb0ef5b0>
8110f9c4:	d8800717 	ldw	r2,28(sp)
8110f9c8:	003bd006 	br	8110e90c <__reset+0xfb0ee90c>
8110f9cc:	d9000a17 	ldw	r4,40(sp)
8110f9d0:	d9800d17 	ldw	r6,52(sp)
8110f9d4:	dd400a15 	stw	r21,40(sp)
8110f9d8:	a905c83a 	sub	r2,r21,r4
8110f9dc:	308d883a 	add	r6,r6,r2
8110f9e0:	d9800d15 	stw	r6,52(sp)
8110f9e4:	002b883a 	mov	r21,zero
8110f9e8:	003e0606 	br	8110f204 <__reset+0xfb0ef204>
8110f9ec:	9023883a 	mov	r17,r18
8110f9f0:	9829883a 	mov	r20,r19
8110f9f4:	04000084 	movi	r16,2
8110f9f8:	003c9206 	br	8110ec44 <__reset+0xfb0eec44>
8110f9fc:	04000044 	movi	r16,1
8110fa00:	dc000c15 	stw	r16,48(sp)
8110fa04:	dc000615 	stw	r16,24(sp)
8110fa08:	dc002215 	stw	r16,136(sp)
8110fa0c:	e0001115 	stw	zero,68(fp)
8110fa10:	000b883a 	mov	r5,zero
8110fa14:	003c6906 	br	8110ebbc <__reset+0xfb0eebbc>
8110fa18:	3021883a 	mov	r16,r6
8110fa1c:	003ffb06 	br	8110fa0c <__reset+0xfb0efa0c>
8110fa20:	1000021e 	bne	r2,zero,8110fa2c <_dtoa_r+0x11e0>
8110fa24:	4200004c 	andi	r8,r8,1
8110fa28:	403e7d1e 	bne	r8,zero,8110f420 <__reset+0xfb0ef420>
8110fa2c:	01000c04 	movi	r4,48
8110fa30:	00000106 	br	8110fa38 <_dtoa_r+0x11ec>
8110fa34:	102f883a 	mov	r23,r2
8110fa38:	b8bfffc4 	addi	r2,r23,-1
8110fa3c:	10c00007 	ldb	r3,0(r2)
8110fa40:	193ffc26 	beq	r3,r4,8110fa34 <__reset+0xfb0efa34>
8110fa44:	003e8706 	br	8110f464 <__reset+0xfb0ef464>
8110fa48:	d8800517 	ldw	r2,20(sp)
8110fa4c:	00a3c83a 	sub	r17,zero,r2
8110fa50:	8800a426 	beq	r17,zero,8110fce4 <_dtoa_r+0x1498>
8110fa54:	888003cc 	andi	r2,r17,15
8110fa58:	100490fa 	slli	r2,r2,3
8110fa5c:	00e044b4 	movhi	r3,33042
8110fa60:	18faec04 	addi	r3,r3,-5200
8110fa64:	1885883a 	add	r2,r3,r2
8110fa68:	11800017 	ldw	r6,0(r2)
8110fa6c:	11c00117 	ldw	r7,4(r2)
8110fa70:	9009883a 	mov	r4,r18
8110fa74:	980b883a 	mov	r5,r19
8110fa78:	8823d13a 	srai	r17,r17,4
8110fa7c:	110b3340 	call	8110b334 <__muldf3>
8110fa80:	d8800f15 	stw	r2,60(sp)
8110fa84:	d8c01015 	stw	r3,64(sp)
8110fa88:	8800e826 	beq	r17,zero,8110fe2c <_dtoa_r+0x15e0>
8110fa8c:	052044b4 	movhi	r20,33042
8110fa90:	a53ae204 	addi	r20,r20,-5240
8110fa94:	04000084 	movi	r16,2
8110fa98:	8980004c 	andi	r6,r17,1
8110fa9c:	1009883a 	mov	r4,r2
8110faa0:	8823d07a 	srai	r17,r17,1
8110faa4:	180b883a 	mov	r5,r3
8110faa8:	30000426 	beq	r6,zero,8110fabc <_dtoa_r+0x1270>
8110faac:	a1800017 	ldw	r6,0(r20)
8110fab0:	a1c00117 	ldw	r7,4(r20)
8110fab4:	84000044 	addi	r16,r16,1
8110fab8:	110b3340 	call	8110b334 <__muldf3>
8110fabc:	a5000204 	addi	r20,r20,8
8110fac0:	883ff51e 	bne	r17,zero,8110fa98 <__reset+0xfb0efa98>
8110fac4:	d8800f15 	stw	r2,60(sp)
8110fac8:	d8c01015 	stw	r3,64(sp)
8110facc:	003c7606 	br	8110eca8 <__reset+0xfb0eeca8>
8110fad0:	00c00c04 	movi	r3,48
8110fad4:	10c00005 	stb	r3,0(r2)
8110fad8:	d8c00517 	ldw	r3,20(sp)
8110fadc:	bd3fffc3 	ldbu	r20,-1(r23)
8110fae0:	18c00044 	addi	r3,r3,1
8110fae4:	d8c00515 	stw	r3,20(sp)
8110fae8:	003db906 	br	8110f1d0 <__reset+0xfb0ef1d0>
8110faec:	89400117 	ldw	r5,4(r17)
8110faf0:	e009883a 	mov	r4,fp
8110faf4:	1111da00 	call	81111da0 <_Balloc>
8110faf8:	89800417 	ldw	r6,16(r17)
8110fafc:	89400304 	addi	r5,r17,12
8110fb00:	11000304 	addi	r4,r2,12
8110fb04:	31800084 	addi	r6,r6,2
8110fb08:	318d883a 	add	r6,r6,r6
8110fb0c:	318d883a 	add	r6,r6,r6
8110fb10:	1027883a 	mov	r19,r2
8110fb14:	110be600 	call	8110be60 <memcpy>
8110fb18:	01800044 	movi	r6,1
8110fb1c:	980b883a 	mov	r5,r19
8110fb20:	e009883a 	mov	r4,fp
8110fb24:	11125200 	call	81112520 <__lshift>
8110fb28:	1029883a 	mov	r20,r2
8110fb2c:	003ecc06 	br	8110f660 <__reset+0xfb0ef660>
8110fb30:	00800e44 	movi	r2,57
8110fb34:	90809026 	beq	r18,r2,8110fd78 <_dtoa_r+0x152c>
8110fb38:	92000044 	addi	r8,r18,1
8110fb3c:	003f1f06 	br	8110f7bc <__reset+0xfb0ef7bc>
8110fb40:	9011883a 	mov	r8,r18
8110fb44:	8825883a 	mov	r18,r17
8110fb48:	a023883a 	mov	r17,r20
8110fb4c:	003e2906 	br	8110f3f4 <__reset+0xfb0ef3f4>
8110fb50:	002b883a 	mov	r21,zero
8110fb54:	0023883a 	mov	r17,zero
8110fb58:	003f5406 	br	8110f8ac <__reset+0xfb0ef8ac>
8110fb5c:	61bfffc4 	addi	r6,r12,-1
8110fb60:	300490fa 	slli	r2,r6,3
8110fb64:	00e044b4 	movhi	r3,33042
8110fb68:	18faec04 	addi	r3,r3,-5200
8110fb6c:	1885883a 	add	r2,r3,r2
8110fb70:	11000017 	ldw	r4,0(r2)
8110fb74:	11400117 	ldw	r5,4(r2)
8110fb78:	d8800717 	ldw	r2,28(sp)
8110fb7c:	880f883a 	mov	r7,r17
8110fb80:	d9801215 	stw	r6,72(sp)
8110fb84:	800d883a 	mov	r6,r16
8110fb88:	db001615 	stw	r12,88(sp)
8110fb8c:	15c00044 	addi	r23,r2,1
8110fb90:	110b3340 	call	8110b334 <__muldf3>
8110fb94:	d9401017 	ldw	r5,64(sp)
8110fb98:	d9000f17 	ldw	r4,60(sp)
8110fb9c:	d8c01515 	stw	r3,84(sp)
8110fba0:	d8801415 	stw	r2,80(sp)
8110fba4:	11182000 	call	81118200 <__fixdfsi>
8110fba8:	1009883a 	mov	r4,r2
8110fbac:	1021883a 	mov	r16,r2
8110fbb0:	11182800 	call	81118280 <__floatsidf>
8110fbb4:	d9000f17 	ldw	r4,60(sp)
8110fbb8:	d9401017 	ldw	r5,64(sp)
8110fbbc:	100d883a 	mov	r6,r2
8110fbc0:	180f883a 	mov	r7,r3
8110fbc4:	11179040 	call	81117904 <__subdf3>
8110fbc8:	1829883a 	mov	r20,r3
8110fbcc:	d8c00717 	ldw	r3,28(sp)
8110fbd0:	84000c04 	addi	r16,r16,48
8110fbd4:	1023883a 	mov	r17,r2
8110fbd8:	1c000005 	stb	r16,0(r3)
8110fbdc:	db001617 	ldw	r12,88(sp)
8110fbe0:	00800044 	movi	r2,1
8110fbe4:	60802226 	beq	r12,r2,8110fc70 <_dtoa_r+0x1424>
8110fbe8:	d9c00717 	ldw	r7,28(sp)
8110fbec:	8805883a 	mov	r2,r17
8110fbf0:	b82b883a 	mov	r21,r23
8110fbf4:	3b19883a 	add	r12,r7,r12
8110fbf8:	6023883a 	mov	r17,r12
8110fbfc:	a007883a 	mov	r3,r20
8110fc00:	dc800f15 	stw	r18,60(sp)
8110fc04:	000d883a 	mov	r6,zero
8110fc08:	01d00934 	movhi	r7,16420
8110fc0c:	1009883a 	mov	r4,r2
8110fc10:	180b883a 	mov	r5,r3
8110fc14:	110b3340 	call	8110b334 <__muldf3>
8110fc18:	180b883a 	mov	r5,r3
8110fc1c:	1009883a 	mov	r4,r2
8110fc20:	1829883a 	mov	r20,r3
8110fc24:	1025883a 	mov	r18,r2
8110fc28:	11182000 	call	81118200 <__fixdfsi>
8110fc2c:	1009883a 	mov	r4,r2
8110fc30:	1021883a 	mov	r16,r2
8110fc34:	11182800 	call	81118280 <__floatsidf>
8110fc38:	100d883a 	mov	r6,r2
8110fc3c:	180f883a 	mov	r7,r3
8110fc40:	9009883a 	mov	r4,r18
8110fc44:	a00b883a 	mov	r5,r20
8110fc48:	84000c04 	addi	r16,r16,48
8110fc4c:	11179040 	call	81117904 <__subdf3>
8110fc50:	ad400044 	addi	r21,r21,1
8110fc54:	ac3fffc5 	stb	r16,-1(r21)
8110fc58:	ac7fea1e 	bne	r21,r17,8110fc04 <__reset+0xfb0efc04>
8110fc5c:	1023883a 	mov	r17,r2
8110fc60:	d8801217 	ldw	r2,72(sp)
8110fc64:	dc800f17 	ldw	r18,60(sp)
8110fc68:	1829883a 	mov	r20,r3
8110fc6c:	b8af883a 	add	r23,r23,r2
8110fc70:	d9001417 	ldw	r4,80(sp)
8110fc74:	d9401517 	ldw	r5,84(sp)
8110fc78:	000d883a 	mov	r6,zero
8110fc7c:	01cff834 	movhi	r7,16352
8110fc80:	11165180 	call	81116518 <__adddf3>
8110fc84:	880d883a 	mov	r6,r17
8110fc88:	a00f883a 	mov	r7,r20
8110fc8c:	1009883a 	mov	r4,r2
8110fc90:	180b883a 	mov	r5,r3
8110fc94:	11178100 	call	81117810 <__ledf2>
8110fc98:	10003e0e 	bge	r2,zero,8110fd94 <_dtoa_r+0x1548>
8110fc9c:	d9001317 	ldw	r4,76(sp)
8110fca0:	bd3fffc3 	ldbu	r20,-1(r23)
8110fca4:	d9000515 	stw	r4,20(sp)
8110fca8:	003d3b06 	br	8110f198 <__reset+0xfb0ef198>
8110fcac:	0027883a 	mov	r19,zero
8110fcb0:	003f1b06 	br	8110f920 <__reset+0xfb0ef920>
8110fcb4:	d8800817 	ldw	r2,32(sp)
8110fcb8:	11e9c83a 	sub	r20,r2,r7
8110fcbc:	0005883a 	mov	r2,zero
8110fcc0:	003d5406 	br	8110f214 <__reset+0xfb0ef214>
8110fcc4:	00800044 	movi	r2,1
8110fcc8:	003dc706 	br	8110f3e8 <__reset+0xfb0ef3e8>
8110fccc:	d8c00217 	ldw	r3,8(sp)
8110fcd0:	00800d84 	movi	r2,54
8110fcd4:	dd400a17 	ldw	r21,40(sp)
8110fcd8:	10c5c83a 	sub	r2,r2,r3
8110fcdc:	dd000817 	ldw	r20,32(sp)
8110fce0:	003d4c06 	br	8110f214 <__reset+0xfb0ef214>
8110fce4:	dc800f15 	stw	r18,60(sp)
8110fce8:	dcc01015 	stw	r19,64(sp)
8110fcec:	04000084 	movi	r16,2
8110fcf0:	003bed06 	br	8110eca8 <__reset+0xfb0eeca8>
8110fcf4:	d9000617 	ldw	r4,24(sp)
8110fcf8:	203f0d26 	beq	r4,zero,8110f930 <__reset+0xfb0ef930>
8110fcfc:	d9800c17 	ldw	r6,48(sp)
8110fd00:	01bcab0e 	bge	zero,r6,8110efb0 <__reset+0xfb0eefb0>
8110fd04:	d9401017 	ldw	r5,64(sp)
8110fd08:	d9000f17 	ldw	r4,60(sp)
8110fd0c:	000d883a 	mov	r6,zero
8110fd10:	01d00934 	movhi	r7,16420
8110fd14:	110b3340 	call	8110b334 <__muldf3>
8110fd18:	81000044 	addi	r4,r16,1
8110fd1c:	d8800f15 	stw	r2,60(sp)
8110fd20:	d8c01015 	stw	r3,64(sp)
8110fd24:	11182800 	call	81118280 <__floatsidf>
8110fd28:	d9800f17 	ldw	r6,60(sp)
8110fd2c:	d9c01017 	ldw	r7,64(sp)
8110fd30:	1009883a 	mov	r4,r2
8110fd34:	180b883a 	mov	r5,r3
8110fd38:	110b3340 	call	8110b334 <__muldf3>
8110fd3c:	01d00734 	movhi	r7,16412
8110fd40:	000d883a 	mov	r6,zero
8110fd44:	1009883a 	mov	r4,r2
8110fd48:	180b883a 	mov	r5,r3
8110fd4c:	11165180 	call	81116518 <__adddf3>
8110fd50:	d9c00517 	ldw	r7,20(sp)
8110fd54:	047f3034 	movhi	r17,64704
8110fd58:	1021883a 	mov	r16,r2
8110fd5c:	39ffffc4 	addi	r7,r7,-1
8110fd60:	d9c01315 	stw	r7,76(sp)
8110fd64:	1c63883a 	add	r17,r3,r17
8110fd68:	db000c17 	ldw	r12,48(sp)
8110fd6c:	003bea06 	br	8110ed18 <__reset+0xfb0eed18>
8110fd70:	dc000915 	stw	r16,36(sp)
8110fd74:	003e0e06 	br	8110f5b0 <__reset+0xfb0ef5b0>
8110fd78:	01000e44 	movi	r4,57
8110fd7c:	8825883a 	mov	r18,r17
8110fd80:	9dc00044 	addi	r23,r19,1
8110fd84:	99000005 	stb	r4,0(r19)
8110fd88:	a023883a 	mov	r17,r20
8110fd8c:	dc000915 	stw	r16,36(sp)
8110fd90:	003da406 	br	8110f424 <__reset+0xfb0ef424>
8110fd94:	d9801417 	ldw	r6,80(sp)
8110fd98:	d9c01517 	ldw	r7,84(sp)
8110fd9c:	0009883a 	mov	r4,zero
8110fda0:	014ff834 	movhi	r5,16352
8110fda4:	11179040 	call	81117904 <__subdf3>
8110fda8:	880d883a 	mov	r6,r17
8110fdac:	a00f883a 	mov	r7,r20
8110fdb0:	1009883a 	mov	r4,r2
8110fdb4:	180b883a 	mov	r5,r3
8110fdb8:	11177340 	call	81117734 <__gedf2>
8110fdbc:	00bc7c0e 	bge	zero,r2,8110efb0 <__reset+0xfb0eefb0>
8110fdc0:	01000c04 	movi	r4,48
8110fdc4:	00000106 	br	8110fdcc <_dtoa_r+0x1580>
8110fdc8:	102f883a 	mov	r23,r2
8110fdcc:	b8bfffc4 	addi	r2,r23,-1
8110fdd0:	10c00007 	ldb	r3,0(r2)
8110fdd4:	193ffc26 	beq	r3,r4,8110fdc8 <__reset+0xfb0efdc8>
8110fdd8:	d9801317 	ldw	r6,76(sp)
8110fddc:	d9800515 	stw	r6,20(sp)
8110fde0:	003c4406 	br	8110eef4 <__reset+0xfb0eeef4>
8110fde4:	d9801317 	ldw	r6,76(sp)
8110fde8:	d9800515 	stw	r6,20(sp)
8110fdec:	003cea06 	br	8110f198 <__reset+0xfb0ef198>
8110fdf0:	dd800f17 	ldw	r22,60(sp)
8110fdf4:	dcc01017 	ldw	r19,64(sp)
8110fdf8:	dc801217 	ldw	r18,72(sp)
8110fdfc:	003c6c06 	br	8110efb0 <__reset+0xfb0eefb0>
8110fe00:	903e031e 	bne	r18,zero,8110f610 <__reset+0xfb0ef610>
8110fe04:	003ebb06 	br	8110f8f4 <__reset+0xfb0ef8f4>
8110fe08:	103e6c1e 	bne	r2,zero,8110f7bc <__reset+0xfb0ef7bc>
8110fe0c:	4080004c 	andi	r2,r8,1
8110fe10:	103e6a26 	beq	r2,zero,8110f7bc <__reset+0xfb0ef7bc>
8110fe14:	003e6606 	br	8110f7b0 <__reset+0xfb0ef7b0>
8110fe18:	d8c00317 	ldw	r3,12(sp)
8110fe1c:	00800084 	movi	r2,2
8110fe20:	10c02916 	blt	r2,r3,8110fec8 <_dtoa_r+0x167c>
8110fe24:	d9000c17 	ldw	r4,48(sp)
8110fe28:	003e8806 	br	8110f84c <__reset+0xfb0ef84c>
8110fe2c:	04000084 	movi	r16,2
8110fe30:	003b9d06 	br	8110eca8 <__reset+0xfb0eeca8>
8110fe34:	d9001317 	ldw	r4,76(sp)
8110fe38:	d9000515 	stw	r4,20(sp)
8110fe3c:	003cd606 	br	8110f198 <__reset+0xfb0ef198>
8110fe40:	d8801317 	ldw	r2,76(sp)
8110fe44:	d8800515 	stw	r2,20(sp)
8110fe48:	003c2a06 	br	8110eef4 <__reset+0xfb0eeef4>
8110fe4c:	d9800317 	ldw	r6,12(sp)
8110fe50:	00800084 	movi	r2,2
8110fe54:	11801516 	blt	r2,r6,8110feac <_dtoa_r+0x1660>
8110fe58:	d9c00c17 	ldw	r7,48(sp)
8110fe5c:	d9c00615 	stw	r7,24(sp)
8110fe60:	003df706 	br	8110f640 <__reset+0xfb0ef640>
8110fe64:	193d3926 	beq	r3,r4,8110f34c <__reset+0xfb0ef34c>
8110fe68:	00c00f04 	movi	r3,60
8110fe6c:	1885c83a 	sub	r2,r3,r2
8110fe70:	003ddf06 	br	8110f5f0 <__reset+0xfb0ef5f0>
8110fe74:	e009883a 	mov	r4,fp
8110fe78:	e0001115 	stw	zero,68(fp)
8110fe7c:	000b883a 	mov	r5,zero
8110fe80:	1111da00 	call	81111da0 <_Balloc>
8110fe84:	d8800715 	stw	r2,28(sp)
8110fe88:	d8c00717 	ldw	r3,28(sp)
8110fe8c:	00bfffc4 	movi	r2,-1
8110fe90:	01000044 	movi	r4,1
8110fe94:	d8800c15 	stw	r2,48(sp)
8110fe98:	e0c01015 	stw	r3,64(fp)
8110fe9c:	d9000b15 	stw	r4,44(sp)
8110fea0:	d8800615 	stw	r2,24(sp)
8110fea4:	d8002215 	stw	zero,136(sp)
8110fea8:	003c4106 	br	8110efb0 <__reset+0xfb0eefb0>
8110feac:	d8c00c17 	ldw	r3,48(sp)
8110feb0:	d8c00615 	stw	r3,24(sp)
8110feb4:	003e7006 	br	8110f878 <__reset+0xfb0ef878>
8110feb8:	04400044 	movi	r17,1
8110febc:	003b2006 	br	8110eb40 <__reset+0xfb0eeb40>
8110fec0:	000b883a 	mov	r5,zero
8110fec4:	003b3d06 	br	8110ebbc <__reset+0xfb0eebbc>
8110fec8:	d8800c17 	ldw	r2,48(sp)
8110fecc:	d8800615 	stw	r2,24(sp)
8110fed0:	003e6906 	br	8110f878 <__reset+0xfb0ef878>

8110fed4 <__sflush_r>:
8110fed4:	2880030b 	ldhu	r2,12(r5)
8110fed8:	defffb04 	addi	sp,sp,-20
8110fedc:	dcc00315 	stw	r19,12(sp)
8110fee0:	dc400115 	stw	r17,4(sp)
8110fee4:	dfc00415 	stw	ra,16(sp)
8110fee8:	dc800215 	stw	r18,8(sp)
8110feec:	dc000015 	stw	r16,0(sp)
8110fef0:	10c0020c 	andi	r3,r2,8
8110fef4:	2823883a 	mov	r17,r5
8110fef8:	2027883a 	mov	r19,r4
8110fefc:	1800311e 	bne	r3,zero,8110ffc4 <__sflush_r+0xf0>
8110ff00:	28c00117 	ldw	r3,4(r5)
8110ff04:	10820014 	ori	r2,r2,2048
8110ff08:	2880030d 	sth	r2,12(r5)
8110ff0c:	00c04b0e 	bge	zero,r3,8111003c <__sflush_r+0x168>
8110ff10:	8a000a17 	ldw	r8,40(r17)
8110ff14:	40002326 	beq	r8,zero,8110ffa4 <__sflush_r+0xd0>
8110ff18:	9c000017 	ldw	r16,0(r19)
8110ff1c:	10c4000c 	andi	r3,r2,4096
8110ff20:	98000015 	stw	zero,0(r19)
8110ff24:	18004826 	beq	r3,zero,81110048 <__sflush_r+0x174>
8110ff28:	89801417 	ldw	r6,80(r17)
8110ff2c:	10c0010c 	andi	r3,r2,4
8110ff30:	18000626 	beq	r3,zero,8110ff4c <__sflush_r+0x78>
8110ff34:	88c00117 	ldw	r3,4(r17)
8110ff38:	88800c17 	ldw	r2,48(r17)
8110ff3c:	30cdc83a 	sub	r6,r6,r3
8110ff40:	10000226 	beq	r2,zero,8110ff4c <__sflush_r+0x78>
8110ff44:	88800f17 	ldw	r2,60(r17)
8110ff48:	308dc83a 	sub	r6,r6,r2
8110ff4c:	89400717 	ldw	r5,28(r17)
8110ff50:	000f883a 	mov	r7,zero
8110ff54:	9809883a 	mov	r4,r19
8110ff58:	403ee83a 	callr	r8
8110ff5c:	00ffffc4 	movi	r3,-1
8110ff60:	10c04426 	beq	r2,r3,81110074 <__sflush_r+0x1a0>
8110ff64:	88c0030b 	ldhu	r3,12(r17)
8110ff68:	89000417 	ldw	r4,16(r17)
8110ff6c:	88000115 	stw	zero,4(r17)
8110ff70:	197dffcc 	andi	r5,r3,63487
8110ff74:	8940030d 	sth	r5,12(r17)
8110ff78:	89000015 	stw	r4,0(r17)
8110ff7c:	18c4000c 	andi	r3,r3,4096
8110ff80:	18002c1e 	bne	r3,zero,81110034 <__sflush_r+0x160>
8110ff84:	89400c17 	ldw	r5,48(r17)
8110ff88:	9c000015 	stw	r16,0(r19)
8110ff8c:	28000526 	beq	r5,zero,8110ffa4 <__sflush_r+0xd0>
8110ff90:	88801004 	addi	r2,r17,64
8110ff94:	28800226 	beq	r5,r2,8110ffa0 <__sflush_r+0xcc>
8110ff98:	9809883a 	mov	r4,r19
8110ff9c:	11106400 	call	81110640 <_free_r>
8110ffa0:	88000c15 	stw	zero,48(r17)
8110ffa4:	0005883a 	mov	r2,zero
8110ffa8:	dfc00417 	ldw	ra,16(sp)
8110ffac:	dcc00317 	ldw	r19,12(sp)
8110ffb0:	dc800217 	ldw	r18,8(sp)
8110ffb4:	dc400117 	ldw	r17,4(sp)
8110ffb8:	dc000017 	ldw	r16,0(sp)
8110ffbc:	dec00504 	addi	sp,sp,20
8110ffc0:	f800283a 	ret
8110ffc4:	2c800417 	ldw	r18,16(r5)
8110ffc8:	903ff626 	beq	r18,zero,8110ffa4 <__reset+0xfb0effa4>
8110ffcc:	2c000017 	ldw	r16,0(r5)
8110ffd0:	108000cc 	andi	r2,r2,3
8110ffd4:	2c800015 	stw	r18,0(r5)
8110ffd8:	84a1c83a 	sub	r16,r16,r18
8110ffdc:	1000131e 	bne	r2,zero,8111002c <__sflush_r+0x158>
8110ffe0:	28800517 	ldw	r2,20(r5)
8110ffe4:	88800215 	stw	r2,8(r17)
8110ffe8:	04000316 	blt	zero,r16,8110fff8 <__sflush_r+0x124>
8110ffec:	003fed06 	br	8110ffa4 <__reset+0xfb0effa4>
8110fff0:	90a5883a 	add	r18,r18,r2
8110fff4:	043feb0e 	bge	zero,r16,8110ffa4 <__reset+0xfb0effa4>
8110fff8:	88800917 	ldw	r2,36(r17)
8110fffc:	89400717 	ldw	r5,28(r17)
81110000:	800f883a 	mov	r7,r16
81110004:	900d883a 	mov	r6,r18
81110008:	9809883a 	mov	r4,r19
8111000c:	103ee83a 	callr	r2
81110010:	80a1c83a 	sub	r16,r16,r2
81110014:	00bff616 	blt	zero,r2,8110fff0 <__reset+0xfb0efff0>
81110018:	88c0030b 	ldhu	r3,12(r17)
8111001c:	00bfffc4 	movi	r2,-1
81110020:	18c01014 	ori	r3,r3,64
81110024:	88c0030d 	sth	r3,12(r17)
81110028:	003fdf06 	br	8110ffa8 <__reset+0xfb0effa8>
8111002c:	0005883a 	mov	r2,zero
81110030:	003fec06 	br	8110ffe4 <__reset+0xfb0effe4>
81110034:	88801415 	stw	r2,80(r17)
81110038:	003fd206 	br	8110ff84 <__reset+0xfb0eff84>
8111003c:	28c00f17 	ldw	r3,60(r5)
81110040:	00ffb316 	blt	zero,r3,8110ff10 <__reset+0xfb0eff10>
81110044:	003fd706 	br	8110ffa4 <__reset+0xfb0effa4>
81110048:	89400717 	ldw	r5,28(r17)
8111004c:	000d883a 	mov	r6,zero
81110050:	01c00044 	movi	r7,1
81110054:	9809883a 	mov	r4,r19
81110058:	403ee83a 	callr	r8
8111005c:	100d883a 	mov	r6,r2
81110060:	00bfffc4 	movi	r2,-1
81110064:	30801426 	beq	r6,r2,811100b8 <__sflush_r+0x1e4>
81110068:	8880030b 	ldhu	r2,12(r17)
8111006c:	8a000a17 	ldw	r8,40(r17)
81110070:	003fae06 	br	8110ff2c <__reset+0xfb0eff2c>
81110074:	98c00017 	ldw	r3,0(r19)
81110078:	183fba26 	beq	r3,zero,8110ff64 <__reset+0xfb0eff64>
8111007c:	01000744 	movi	r4,29
81110080:	19000626 	beq	r3,r4,8111009c <__sflush_r+0x1c8>
81110084:	01000584 	movi	r4,22
81110088:	19000426 	beq	r3,r4,8111009c <__sflush_r+0x1c8>
8111008c:	88c0030b 	ldhu	r3,12(r17)
81110090:	18c01014 	ori	r3,r3,64
81110094:	88c0030d 	sth	r3,12(r17)
81110098:	003fc306 	br	8110ffa8 <__reset+0xfb0effa8>
8111009c:	8880030b 	ldhu	r2,12(r17)
811100a0:	88c00417 	ldw	r3,16(r17)
811100a4:	88000115 	stw	zero,4(r17)
811100a8:	10bdffcc 	andi	r2,r2,63487
811100ac:	8880030d 	sth	r2,12(r17)
811100b0:	88c00015 	stw	r3,0(r17)
811100b4:	003fb306 	br	8110ff84 <__reset+0xfb0eff84>
811100b8:	98800017 	ldw	r2,0(r19)
811100bc:	103fea26 	beq	r2,zero,81110068 <__reset+0xfb0f0068>
811100c0:	00c00744 	movi	r3,29
811100c4:	10c00226 	beq	r2,r3,811100d0 <__sflush_r+0x1fc>
811100c8:	00c00584 	movi	r3,22
811100cc:	10c0031e 	bne	r2,r3,811100dc <__sflush_r+0x208>
811100d0:	9c000015 	stw	r16,0(r19)
811100d4:	0005883a 	mov	r2,zero
811100d8:	003fb306 	br	8110ffa8 <__reset+0xfb0effa8>
811100dc:	88c0030b 	ldhu	r3,12(r17)
811100e0:	3005883a 	mov	r2,r6
811100e4:	18c01014 	ori	r3,r3,64
811100e8:	88c0030d 	sth	r3,12(r17)
811100ec:	003fae06 	br	8110ffa8 <__reset+0xfb0effa8>

811100f0 <_fflush_r>:
811100f0:	defffd04 	addi	sp,sp,-12
811100f4:	dc000115 	stw	r16,4(sp)
811100f8:	dfc00215 	stw	ra,8(sp)
811100fc:	2021883a 	mov	r16,r4
81110100:	20000226 	beq	r4,zero,8111010c <_fflush_r+0x1c>
81110104:	20800e17 	ldw	r2,56(r4)
81110108:	10000c26 	beq	r2,zero,8111013c <_fflush_r+0x4c>
8111010c:	2880030f 	ldh	r2,12(r5)
81110110:	1000051e 	bne	r2,zero,81110128 <_fflush_r+0x38>
81110114:	0005883a 	mov	r2,zero
81110118:	dfc00217 	ldw	ra,8(sp)
8111011c:	dc000117 	ldw	r16,4(sp)
81110120:	dec00304 	addi	sp,sp,12
81110124:	f800283a 	ret
81110128:	8009883a 	mov	r4,r16
8111012c:	dfc00217 	ldw	ra,8(sp)
81110130:	dc000117 	ldw	r16,4(sp)
81110134:	dec00304 	addi	sp,sp,12
81110138:	110fed41 	jmpi	8110fed4 <__sflush_r>
8111013c:	d9400015 	stw	r5,0(sp)
81110140:	11104cc0 	call	811104cc <__sinit>
81110144:	d9400017 	ldw	r5,0(sp)
81110148:	003ff006 	br	8111010c <__reset+0xfb0f010c>

8111014c <fflush>:
8111014c:	20000526 	beq	r4,zero,81110164 <fflush+0x18>
81110150:	00a044b4 	movhi	r2,33042
81110154:	1082ef04 	addi	r2,r2,3004
81110158:	200b883a 	mov	r5,r4
8111015c:	11000017 	ldw	r4,0(r2)
81110160:	11100f01 	jmpi	811100f0 <_fflush_r>
81110164:	00a044b4 	movhi	r2,33042
81110168:	1082ee04 	addi	r2,r2,3000
8111016c:	11000017 	ldw	r4,0(r2)
81110170:	01604474 	movhi	r5,33041
81110174:	29403c04 	addi	r5,r5,240
81110178:	1110ed01 	jmpi	81110ed0 <_fwalk_reent>

8111017c <__fp_unlock>:
8111017c:	0005883a 	mov	r2,zero
81110180:	f800283a 	ret

81110184 <_cleanup_r>:
81110184:	01604474 	movhi	r5,33041
81110188:	29549404 	addi	r5,r5,21072
8111018c:	1110ed01 	jmpi	81110ed0 <_fwalk_reent>

81110190 <__sinit.part.1>:
81110190:	defff704 	addi	sp,sp,-36
81110194:	00e04474 	movhi	r3,33041
81110198:	dfc00815 	stw	ra,32(sp)
8111019c:	ddc00715 	stw	r23,28(sp)
811101a0:	dd800615 	stw	r22,24(sp)
811101a4:	dd400515 	stw	r21,20(sp)
811101a8:	dd000415 	stw	r20,16(sp)
811101ac:	dcc00315 	stw	r19,12(sp)
811101b0:	dc800215 	stw	r18,8(sp)
811101b4:	dc400115 	stw	r17,4(sp)
811101b8:	dc000015 	stw	r16,0(sp)
811101bc:	18c06104 	addi	r3,r3,388
811101c0:	24000117 	ldw	r16,4(r4)
811101c4:	20c00f15 	stw	r3,60(r4)
811101c8:	2080bb04 	addi	r2,r4,748
811101cc:	00c000c4 	movi	r3,3
811101d0:	20c0b915 	stw	r3,740(r4)
811101d4:	2080ba15 	stw	r2,744(r4)
811101d8:	2000b815 	stw	zero,736(r4)
811101dc:	05c00204 	movi	r23,8
811101e0:	00800104 	movi	r2,4
811101e4:	2025883a 	mov	r18,r4
811101e8:	b80d883a 	mov	r6,r23
811101ec:	81001704 	addi	r4,r16,92
811101f0:	000b883a 	mov	r5,zero
811101f4:	80000015 	stw	zero,0(r16)
811101f8:	80000115 	stw	zero,4(r16)
811101fc:	80000215 	stw	zero,8(r16)
81110200:	8080030d 	sth	r2,12(r16)
81110204:	80001915 	stw	zero,100(r16)
81110208:	8000038d 	sth	zero,14(r16)
8111020c:	80000415 	stw	zero,16(r16)
81110210:	80000515 	stw	zero,20(r16)
81110214:	80000615 	stw	zero,24(r16)
81110218:	1111c780 	call	81111c78 <memset>
8111021c:	05a04474 	movhi	r22,33041
81110220:	94400217 	ldw	r17,8(r18)
81110224:	05604474 	movhi	r21,33041
81110228:	05204474 	movhi	r20,33041
8111022c:	04e04474 	movhi	r19,33041
81110230:	b58dc804 	addi	r22,r22,14112
81110234:	ad4ddf04 	addi	r21,r21,14204
81110238:	a50dfe04 	addi	r20,r20,14328
8111023c:	9cce1504 	addi	r19,r19,14420
81110240:	85800815 	stw	r22,32(r16)
81110244:	85400915 	stw	r21,36(r16)
81110248:	85000a15 	stw	r20,40(r16)
8111024c:	84c00b15 	stw	r19,44(r16)
81110250:	84000715 	stw	r16,28(r16)
81110254:	00800284 	movi	r2,10
81110258:	8880030d 	sth	r2,12(r17)
8111025c:	00800044 	movi	r2,1
81110260:	b80d883a 	mov	r6,r23
81110264:	89001704 	addi	r4,r17,92
81110268:	000b883a 	mov	r5,zero
8111026c:	88000015 	stw	zero,0(r17)
81110270:	88000115 	stw	zero,4(r17)
81110274:	88000215 	stw	zero,8(r17)
81110278:	88001915 	stw	zero,100(r17)
8111027c:	8880038d 	sth	r2,14(r17)
81110280:	88000415 	stw	zero,16(r17)
81110284:	88000515 	stw	zero,20(r17)
81110288:	88000615 	stw	zero,24(r17)
8111028c:	1111c780 	call	81111c78 <memset>
81110290:	94000317 	ldw	r16,12(r18)
81110294:	00800484 	movi	r2,18
81110298:	8c400715 	stw	r17,28(r17)
8111029c:	8d800815 	stw	r22,32(r17)
811102a0:	8d400915 	stw	r21,36(r17)
811102a4:	8d000a15 	stw	r20,40(r17)
811102a8:	8cc00b15 	stw	r19,44(r17)
811102ac:	8080030d 	sth	r2,12(r16)
811102b0:	00800084 	movi	r2,2
811102b4:	80000015 	stw	zero,0(r16)
811102b8:	80000115 	stw	zero,4(r16)
811102bc:	80000215 	stw	zero,8(r16)
811102c0:	80001915 	stw	zero,100(r16)
811102c4:	8080038d 	sth	r2,14(r16)
811102c8:	80000415 	stw	zero,16(r16)
811102cc:	80000515 	stw	zero,20(r16)
811102d0:	80000615 	stw	zero,24(r16)
811102d4:	b80d883a 	mov	r6,r23
811102d8:	000b883a 	mov	r5,zero
811102dc:	81001704 	addi	r4,r16,92
811102e0:	1111c780 	call	81111c78 <memset>
811102e4:	00800044 	movi	r2,1
811102e8:	84000715 	stw	r16,28(r16)
811102ec:	85800815 	stw	r22,32(r16)
811102f0:	85400915 	stw	r21,36(r16)
811102f4:	85000a15 	stw	r20,40(r16)
811102f8:	84c00b15 	stw	r19,44(r16)
811102fc:	90800e15 	stw	r2,56(r18)
81110300:	dfc00817 	ldw	ra,32(sp)
81110304:	ddc00717 	ldw	r23,28(sp)
81110308:	dd800617 	ldw	r22,24(sp)
8111030c:	dd400517 	ldw	r21,20(sp)
81110310:	dd000417 	ldw	r20,16(sp)
81110314:	dcc00317 	ldw	r19,12(sp)
81110318:	dc800217 	ldw	r18,8(sp)
8111031c:	dc400117 	ldw	r17,4(sp)
81110320:	dc000017 	ldw	r16,0(sp)
81110324:	dec00904 	addi	sp,sp,36
81110328:	f800283a 	ret

8111032c <__fp_lock>:
8111032c:	0005883a 	mov	r2,zero
81110330:	f800283a 	ret

81110334 <__sfmoreglue>:
81110334:	defffc04 	addi	sp,sp,-16
81110338:	dc400115 	stw	r17,4(sp)
8111033c:	2c7fffc4 	addi	r17,r5,-1
81110340:	8c401a24 	muli	r17,r17,104
81110344:	dc800215 	stw	r18,8(sp)
81110348:	2825883a 	mov	r18,r5
8111034c:	89401d04 	addi	r5,r17,116
81110350:	dc000015 	stw	r16,0(sp)
81110354:	dfc00315 	stw	ra,12(sp)
81110358:	111122c0 	call	8111122c <_malloc_r>
8111035c:	1021883a 	mov	r16,r2
81110360:	10000726 	beq	r2,zero,81110380 <__sfmoreglue+0x4c>
81110364:	11000304 	addi	r4,r2,12
81110368:	10000015 	stw	zero,0(r2)
8111036c:	14800115 	stw	r18,4(r2)
81110370:	11000215 	stw	r4,8(r2)
81110374:	89801a04 	addi	r6,r17,104
81110378:	000b883a 	mov	r5,zero
8111037c:	1111c780 	call	81111c78 <memset>
81110380:	8005883a 	mov	r2,r16
81110384:	dfc00317 	ldw	ra,12(sp)
81110388:	dc800217 	ldw	r18,8(sp)
8111038c:	dc400117 	ldw	r17,4(sp)
81110390:	dc000017 	ldw	r16,0(sp)
81110394:	dec00404 	addi	sp,sp,16
81110398:	f800283a 	ret

8111039c <__sfp>:
8111039c:	defffb04 	addi	sp,sp,-20
811103a0:	dc000015 	stw	r16,0(sp)
811103a4:	042044b4 	movhi	r16,33042
811103a8:	8402ee04 	addi	r16,r16,3000
811103ac:	dcc00315 	stw	r19,12(sp)
811103b0:	2027883a 	mov	r19,r4
811103b4:	81000017 	ldw	r4,0(r16)
811103b8:	dfc00415 	stw	ra,16(sp)
811103bc:	dc800215 	stw	r18,8(sp)
811103c0:	20800e17 	ldw	r2,56(r4)
811103c4:	dc400115 	stw	r17,4(sp)
811103c8:	1000021e 	bne	r2,zero,811103d4 <__sfp+0x38>
811103cc:	11101900 	call	81110190 <__sinit.part.1>
811103d0:	81000017 	ldw	r4,0(r16)
811103d4:	2480b804 	addi	r18,r4,736
811103d8:	047fffc4 	movi	r17,-1
811103dc:	91000117 	ldw	r4,4(r18)
811103e0:	94000217 	ldw	r16,8(r18)
811103e4:	213fffc4 	addi	r4,r4,-1
811103e8:	20000a16 	blt	r4,zero,81110414 <__sfp+0x78>
811103ec:	8080030f 	ldh	r2,12(r16)
811103f0:	10000c26 	beq	r2,zero,81110424 <__sfp+0x88>
811103f4:	80c01d04 	addi	r3,r16,116
811103f8:	00000206 	br	81110404 <__sfp+0x68>
811103fc:	18bfe60f 	ldh	r2,-104(r3)
81110400:	10000826 	beq	r2,zero,81110424 <__sfp+0x88>
81110404:	213fffc4 	addi	r4,r4,-1
81110408:	1c3ffd04 	addi	r16,r3,-12
8111040c:	18c01a04 	addi	r3,r3,104
81110410:	247ffa1e 	bne	r4,r17,811103fc <__reset+0xfb0f03fc>
81110414:	90800017 	ldw	r2,0(r18)
81110418:	10001d26 	beq	r2,zero,81110490 <__sfp+0xf4>
8111041c:	1025883a 	mov	r18,r2
81110420:	003fee06 	br	811103dc <__reset+0xfb0f03dc>
81110424:	00bfffc4 	movi	r2,-1
81110428:	8080038d 	sth	r2,14(r16)
8111042c:	00800044 	movi	r2,1
81110430:	8080030d 	sth	r2,12(r16)
81110434:	80001915 	stw	zero,100(r16)
81110438:	80000015 	stw	zero,0(r16)
8111043c:	80000215 	stw	zero,8(r16)
81110440:	80000115 	stw	zero,4(r16)
81110444:	80000415 	stw	zero,16(r16)
81110448:	80000515 	stw	zero,20(r16)
8111044c:	80000615 	stw	zero,24(r16)
81110450:	01800204 	movi	r6,8
81110454:	000b883a 	mov	r5,zero
81110458:	81001704 	addi	r4,r16,92
8111045c:	1111c780 	call	81111c78 <memset>
81110460:	8005883a 	mov	r2,r16
81110464:	80000c15 	stw	zero,48(r16)
81110468:	80000d15 	stw	zero,52(r16)
8111046c:	80001115 	stw	zero,68(r16)
81110470:	80001215 	stw	zero,72(r16)
81110474:	dfc00417 	ldw	ra,16(sp)
81110478:	dcc00317 	ldw	r19,12(sp)
8111047c:	dc800217 	ldw	r18,8(sp)
81110480:	dc400117 	ldw	r17,4(sp)
81110484:	dc000017 	ldw	r16,0(sp)
81110488:	dec00504 	addi	sp,sp,20
8111048c:	f800283a 	ret
81110490:	01400104 	movi	r5,4
81110494:	9809883a 	mov	r4,r19
81110498:	11103340 	call	81110334 <__sfmoreglue>
8111049c:	90800015 	stw	r2,0(r18)
811104a0:	103fde1e 	bne	r2,zero,8111041c <__reset+0xfb0f041c>
811104a4:	00800304 	movi	r2,12
811104a8:	98800015 	stw	r2,0(r19)
811104ac:	0005883a 	mov	r2,zero
811104b0:	003ff006 	br	81110474 <__reset+0xfb0f0474>

811104b4 <_cleanup>:
811104b4:	00a044b4 	movhi	r2,33042
811104b8:	1082ee04 	addi	r2,r2,3000
811104bc:	11000017 	ldw	r4,0(r2)
811104c0:	01604474 	movhi	r5,33041
811104c4:	29549404 	addi	r5,r5,21072
811104c8:	1110ed01 	jmpi	81110ed0 <_fwalk_reent>

811104cc <__sinit>:
811104cc:	20800e17 	ldw	r2,56(r4)
811104d0:	10000126 	beq	r2,zero,811104d8 <__sinit+0xc>
811104d4:	f800283a 	ret
811104d8:	11101901 	jmpi	81110190 <__sinit.part.1>

811104dc <__sfp_lock_acquire>:
811104dc:	f800283a 	ret

811104e0 <__sfp_lock_release>:
811104e0:	f800283a 	ret

811104e4 <__sinit_lock_acquire>:
811104e4:	f800283a 	ret

811104e8 <__sinit_lock_release>:
811104e8:	f800283a 	ret

811104ec <__fp_lock_all>:
811104ec:	00a044b4 	movhi	r2,33042
811104f0:	1082ef04 	addi	r2,r2,3004
811104f4:	11000017 	ldw	r4,0(r2)
811104f8:	01604474 	movhi	r5,33041
811104fc:	2940cb04 	addi	r5,r5,812
81110500:	1110e0c1 	jmpi	81110e0c <_fwalk>

81110504 <__fp_unlock_all>:
81110504:	00a044b4 	movhi	r2,33042
81110508:	1082ef04 	addi	r2,r2,3004
8111050c:	11000017 	ldw	r4,0(r2)
81110510:	01604474 	movhi	r5,33041
81110514:	29405f04 	addi	r5,r5,380
81110518:	1110e0c1 	jmpi	81110e0c <_fwalk>

8111051c <_malloc_trim_r>:
8111051c:	defffb04 	addi	sp,sp,-20
81110520:	dcc00315 	stw	r19,12(sp)
81110524:	04e044b4 	movhi	r19,33042
81110528:	dc800215 	stw	r18,8(sp)
8111052c:	dc400115 	stw	r17,4(sp)
81110530:	dc000015 	stw	r16,0(sp)
81110534:	dfc00415 	stw	ra,16(sp)
81110538:	2821883a 	mov	r16,r5
8111053c:	9cfcf504 	addi	r19,r19,-3116
81110540:	2025883a 	mov	r18,r4
81110544:	1118b5c0 	call	81118b5c <__malloc_lock>
81110548:	98800217 	ldw	r2,8(r19)
8111054c:	14400117 	ldw	r17,4(r2)
81110550:	00bfff04 	movi	r2,-4
81110554:	88a2703a 	and	r17,r17,r2
81110558:	8c21c83a 	sub	r16,r17,r16
8111055c:	8403fbc4 	addi	r16,r16,4079
81110560:	8020d33a 	srli	r16,r16,12
81110564:	0083ffc4 	movi	r2,4095
81110568:	843fffc4 	addi	r16,r16,-1
8111056c:	8020933a 	slli	r16,r16,12
81110570:	1400060e 	bge	r2,r16,8111058c <_malloc_trim_r+0x70>
81110574:	000b883a 	mov	r5,zero
81110578:	9009883a 	mov	r4,r18
8111057c:	11136cc0 	call	811136cc <_sbrk_r>
81110580:	98c00217 	ldw	r3,8(r19)
81110584:	1c47883a 	add	r3,r3,r17
81110588:	10c00a26 	beq	r2,r3,811105b4 <_malloc_trim_r+0x98>
8111058c:	9009883a 	mov	r4,r18
81110590:	1118b800 	call	81118b80 <__malloc_unlock>
81110594:	0005883a 	mov	r2,zero
81110598:	dfc00417 	ldw	ra,16(sp)
8111059c:	dcc00317 	ldw	r19,12(sp)
811105a0:	dc800217 	ldw	r18,8(sp)
811105a4:	dc400117 	ldw	r17,4(sp)
811105a8:	dc000017 	ldw	r16,0(sp)
811105ac:	dec00504 	addi	sp,sp,20
811105b0:	f800283a 	ret
811105b4:	040bc83a 	sub	r5,zero,r16
811105b8:	9009883a 	mov	r4,r18
811105bc:	11136cc0 	call	811136cc <_sbrk_r>
811105c0:	00ffffc4 	movi	r3,-1
811105c4:	10c00d26 	beq	r2,r3,811105fc <_malloc_trim_r+0xe0>
811105c8:	00e044b4 	movhi	r3,33042
811105cc:	18c32f04 	addi	r3,r3,3260
811105d0:	18800017 	ldw	r2,0(r3)
811105d4:	99000217 	ldw	r4,8(r19)
811105d8:	8c23c83a 	sub	r17,r17,r16
811105dc:	8c400054 	ori	r17,r17,1
811105e0:	1421c83a 	sub	r16,r2,r16
811105e4:	24400115 	stw	r17,4(r4)
811105e8:	9009883a 	mov	r4,r18
811105ec:	1c000015 	stw	r16,0(r3)
811105f0:	1118b800 	call	81118b80 <__malloc_unlock>
811105f4:	00800044 	movi	r2,1
811105f8:	003fe706 	br	81110598 <__reset+0xfb0f0598>
811105fc:	000b883a 	mov	r5,zero
81110600:	9009883a 	mov	r4,r18
81110604:	11136cc0 	call	811136cc <_sbrk_r>
81110608:	99000217 	ldw	r4,8(r19)
8111060c:	014003c4 	movi	r5,15
81110610:	1107c83a 	sub	r3,r2,r4
81110614:	28ffdd0e 	bge	r5,r3,8111058c <__reset+0xfb0f058c>
81110618:	016044b4 	movhi	r5,33042
8111061c:	2942f104 	addi	r5,r5,3012
81110620:	29400017 	ldw	r5,0(r5)
81110624:	18c00054 	ori	r3,r3,1
81110628:	20c00115 	stw	r3,4(r4)
8111062c:	00e044b4 	movhi	r3,33042
81110630:	1145c83a 	sub	r2,r2,r5
81110634:	18c32f04 	addi	r3,r3,3260
81110638:	18800015 	stw	r2,0(r3)
8111063c:	003fd306 	br	8111058c <__reset+0xfb0f058c>

81110640 <_free_r>:
81110640:	28004126 	beq	r5,zero,81110748 <_free_r+0x108>
81110644:	defffd04 	addi	sp,sp,-12
81110648:	dc400115 	stw	r17,4(sp)
8111064c:	dc000015 	stw	r16,0(sp)
81110650:	2023883a 	mov	r17,r4
81110654:	2821883a 	mov	r16,r5
81110658:	dfc00215 	stw	ra,8(sp)
8111065c:	1118b5c0 	call	81118b5c <__malloc_lock>
81110660:	81ffff17 	ldw	r7,-4(r16)
81110664:	00bfff84 	movi	r2,-2
81110668:	012044b4 	movhi	r4,33042
8111066c:	81bffe04 	addi	r6,r16,-8
81110670:	3884703a 	and	r2,r7,r2
81110674:	213cf504 	addi	r4,r4,-3116
81110678:	308b883a 	add	r5,r6,r2
8111067c:	2a400117 	ldw	r9,4(r5)
81110680:	22000217 	ldw	r8,8(r4)
81110684:	00ffff04 	movi	r3,-4
81110688:	48c6703a 	and	r3,r9,r3
8111068c:	2a005726 	beq	r5,r8,811107ec <_free_r+0x1ac>
81110690:	28c00115 	stw	r3,4(r5)
81110694:	39c0004c 	andi	r7,r7,1
81110698:	3800091e 	bne	r7,zero,811106c0 <_free_r+0x80>
8111069c:	823ffe17 	ldw	r8,-8(r16)
811106a0:	22400204 	addi	r9,r4,8
811106a4:	320dc83a 	sub	r6,r6,r8
811106a8:	31c00217 	ldw	r7,8(r6)
811106ac:	1205883a 	add	r2,r2,r8
811106b0:	3a406526 	beq	r7,r9,81110848 <_free_r+0x208>
811106b4:	32000317 	ldw	r8,12(r6)
811106b8:	3a000315 	stw	r8,12(r7)
811106bc:	41c00215 	stw	r7,8(r8)
811106c0:	28cf883a 	add	r7,r5,r3
811106c4:	39c00117 	ldw	r7,4(r7)
811106c8:	39c0004c 	andi	r7,r7,1
811106cc:	38003a26 	beq	r7,zero,811107b8 <_free_r+0x178>
811106d0:	10c00054 	ori	r3,r2,1
811106d4:	30c00115 	stw	r3,4(r6)
811106d8:	3087883a 	add	r3,r6,r2
811106dc:	18800015 	stw	r2,0(r3)
811106e0:	00c07fc4 	movi	r3,511
811106e4:	18801936 	bltu	r3,r2,8111074c <_free_r+0x10c>
811106e8:	1004d0fa 	srli	r2,r2,3
811106ec:	01c00044 	movi	r7,1
811106f0:	21400117 	ldw	r5,4(r4)
811106f4:	10c00044 	addi	r3,r2,1
811106f8:	18c7883a 	add	r3,r3,r3
811106fc:	1005d0ba 	srai	r2,r2,2
81110700:	18c7883a 	add	r3,r3,r3
81110704:	18c7883a 	add	r3,r3,r3
81110708:	1907883a 	add	r3,r3,r4
8111070c:	3884983a 	sll	r2,r7,r2
81110710:	19c00017 	ldw	r7,0(r3)
81110714:	1a3ffe04 	addi	r8,r3,-8
81110718:	1144b03a 	or	r2,r2,r5
8111071c:	32000315 	stw	r8,12(r6)
81110720:	31c00215 	stw	r7,8(r6)
81110724:	20800115 	stw	r2,4(r4)
81110728:	19800015 	stw	r6,0(r3)
8111072c:	39800315 	stw	r6,12(r7)
81110730:	8809883a 	mov	r4,r17
81110734:	dfc00217 	ldw	ra,8(sp)
81110738:	dc400117 	ldw	r17,4(sp)
8111073c:	dc000017 	ldw	r16,0(sp)
81110740:	dec00304 	addi	sp,sp,12
81110744:	1118b801 	jmpi	81118b80 <__malloc_unlock>
81110748:	f800283a 	ret
8111074c:	100ad27a 	srli	r5,r2,9
81110750:	00c00104 	movi	r3,4
81110754:	19404a36 	bltu	r3,r5,81110880 <_free_r+0x240>
81110758:	100ad1ba 	srli	r5,r2,6
8111075c:	28c00e44 	addi	r3,r5,57
81110760:	18c7883a 	add	r3,r3,r3
81110764:	29400e04 	addi	r5,r5,56
81110768:	18c7883a 	add	r3,r3,r3
8111076c:	18c7883a 	add	r3,r3,r3
81110770:	1909883a 	add	r4,r3,r4
81110774:	20c00017 	ldw	r3,0(r4)
81110778:	01e044b4 	movhi	r7,33042
8111077c:	213ffe04 	addi	r4,r4,-8
81110780:	39fcf504 	addi	r7,r7,-3116
81110784:	20c04426 	beq	r4,r3,81110898 <_free_r+0x258>
81110788:	01ffff04 	movi	r7,-4
8111078c:	19400117 	ldw	r5,4(r3)
81110790:	29ca703a 	and	r5,r5,r7
81110794:	1140022e 	bgeu	r2,r5,811107a0 <_free_r+0x160>
81110798:	18c00217 	ldw	r3,8(r3)
8111079c:	20fffb1e 	bne	r4,r3,8111078c <__reset+0xfb0f078c>
811107a0:	19000317 	ldw	r4,12(r3)
811107a4:	31000315 	stw	r4,12(r6)
811107a8:	30c00215 	stw	r3,8(r6)
811107ac:	21800215 	stw	r6,8(r4)
811107b0:	19800315 	stw	r6,12(r3)
811107b4:	003fde06 	br	81110730 <__reset+0xfb0f0730>
811107b8:	29c00217 	ldw	r7,8(r5)
811107bc:	10c5883a 	add	r2,r2,r3
811107c0:	00e044b4 	movhi	r3,33042
811107c4:	18fcf704 	addi	r3,r3,-3108
811107c8:	38c03b26 	beq	r7,r3,811108b8 <_free_r+0x278>
811107cc:	2a000317 	ldw	r8,12(r5)
811107d0:	11400054 	ori	r5,r2,1
811107d4:	3087883a 	add	r3,r6,r2
811107d8:	3a000315 	stw	r8,12(r7)
811107dc:	41c00215 	stw	r7,8(r8)
811107e0:	31400115 	stw	r5,4(r6)
811107e4:	18800015 	stw	r2,0(r3)
811107e8:	003fbd06 	br	811106e0 <__reset+0xfb0f06e0>
811107ec:	39c0004c 	andi	r7,r7,1
811107f0:	10c5883a 	add	r2,r2,r3
811107f4:	3800071e 	bne	r7,zero,81110814 <_free_r+0x1d4>
811107f8:	81fffe17 	ldw	r7,-8(r16)
811107fc:	31cdc83a 	sub	r6,r6,r7
81110800:	30c00317 	ldw	r3,12(r6)
81110804:	31400217 	ldw	r5,8(r6)
81110808:	11c5883a 	add	r2,r2,r7
8111080c:	28c00315 	stw	r3,12(r5)
81110810:	19400215 	stw	r5,8(r3)
81110814:	10c00054 	ori	r3,r2,1
81110818:	30c00115 	stw	r3,4(r6)
8111081c:	00e044b4 	movhi	r3,33042
81110820:	18c2f204 	addi	r3,r3,3016
81110824:	18c00017 	ldw	r3,0(r3)
81110828:	21800215 	stw	r6,8(r4)
8111082c:	10ffc036 	bltu	r2,r3,81110730 <__reset+0xfb0f0730>
81110830:	00a044b4 	movhi	r2,33042
81110834:	10832604 	addi	r2,r2,3224
81110838:	11400017 	ldw	r5,0(r2)
8111083c:	8809883a 	mov	r4,r17
81110840:	111051c0 	call	8111051c <_malloc_trim_r>
81110844:	003fba06 	br	81110730 <__reset+0xfb0f0730>
81110848:	28c9883a 	add	r4,r5,r3
8111084c:	21000117 	ldw	r4,4(r4)
81110850:	2100004c 	andi	r4,r4,1
81110854:	2000391e 	bne	r4,zero,8111093c <_free_r+0x2fc>
81110858:	29c00217 	ldw	r7,8(r5)
8111085c:	29000317 	ldw	r4,12(r5)
81110860:	1885883a 	add	r2,r3,r2
81110864:	10c00054 	ori	r3,r2,1
81110868:	39000315 	stw	r4,12(r7)
8111086c:	21c00215 	stw	r7,8(r4)
81110870:	30c00115 	stw	r3,4(r6)
81110874:	308d883a 	add	r6,r6,r2
81110878:	30800015 	stw	r2,0(r6)
8111087c:	003fac06 	br	81110730 <__reset+0xfb0f0730>
81110880:	00c00504 	movi	r3,20
81110884:	19401536 	bltu	r3,r5,811108dc <_free_r+0x29c>
81110888:	28c01704 	addi	r3,r5,92
8111088c:	18c7883a 	add	r3,r3,r3
81110890:	294016c4 	addi	r5,r5,91
81110894:	003fb406 	br	81110768 <__reset+0xfb0f0768>
81110898:	280bd0ba 	srai	r5,r5,2
8111089c:	00c00044 	movi	r3,1
811108a0:	38800117 	ldw	r2,4(r7)
811108a4:	194a983a 	sll	r5,r3,r5
811108a8:	2007883a 	mov	r3,r4
811108ac:	2884b03a 	or	r2,r5,r2
811108b0:	38800115 	stw	r2,4(r7)
811108b4:	003fbb06 	br	811107a4 <__reset+0xfb0f07a4>
811108b8:	21800515 	stw	r6,20(r4)
811108bc:	21800415 	stw	r6,16(r4)
811108c0:	10c00054 	ori	r3,r2,1
811108c4:	31c00315 	stw	r7,12(r6)
811108c8:	31c00215 	stw	r7,8(r6)
811108cc:	30c00115 	stw	r3,4(r6)
811108d0:	308d883a 	add	r6,r6,r2
811108d4:	30800015 	stw	r2,0(r6)
811108d8:	003f9506 	br	81110730 <__reset+0xfb0f0730>
811108dc:	00c01504 	movi	r3,84
811108e0:	19400536 	bltu	r3,r5,811108f8 <_free_r+0x2b8>
811108e4:	100ad33a 	srli	r5,r2,12
811108e8:	28c01bc4 	addi	r3,r5,111
811108ec:	18c7883a 	add	r3,r3,r3
811108f0:	29401b84 	addi	r5,r5,110
811108f4:	003f9c06 	br	81110768 <__reset+0xfb0f0768>
811108f8:	00c05504 	movi	r3,340
811108fc:	19400536 	bltu	r3,r5,81110914 <_free_r+0x2d4>
81110900:	100ad3fa 	srli	r5,r2,15
81110904:	28c01e04 	addi	r3,r5,120
81110908:	18c7883a 	add	r3,r3,r3
8111090c:	29401dc4 	addi	r5,r5,119
81110910:	003f9506 	br	81110768 <__reset+0xfb0f0768>
81110914:	00c15504 	movi	r3,1364
81110918:	19400536 	bltu	r3,r5,81110930 <_free_r+0x2f0>
8111091c:	100ad4ba 	srli	r5,r2,18
81110920:	28c01f44 	addi	r3,r5,125
81110924:	18c7883a 	add	r3,r3,r3
81110928:	29401f04 	addi	r5,r5,124
8111092c:	003f8e06 	br	81110768 <__reset+0xfb0f0768>
81110930:	00c03f84 	movi	r3,254
81110934:	01401f84 	movi	r5,126
81110938:	003f8b06 	br	81110768 <__reset+0xfb0f0768>
8111093c:	10c00054 	ori	r3,r2,1
81110940:	30c00115 	stw	r3,4(r6)
81110944:	308d883a 	add	r6,r6,r2
81110948:	30800015 	stw	r2,0(r6)
8111094c:	003f7806 	br	81110730 <__reset+0xfb0f0730>

81110950 <__sfvwrite_r>:
81110950:	30800217 	ldw	r2,8(r6)
81110954:	10006726 	beq	r2,zero,81110af4 <__sfvwrite_r+0x1a4>
81110958:	28c0030b 	ldhu	r3,12(r5)
8111095c:	defff404 	addi	sp,sp,-48
81110960:	dd400715 	stw	r21,28(sp)
81110964:	dd000615 	stw	r20,24(sp)
81110968:	dc000215 	stw	r16,8(sp)
8111096c:	dfc00b15 	stw	ra,44(sp)
81110970:	df000a15 	stw	fp,40(sp)
81110974:	ddc00915 	stw	r23,36(sp)
81110978:	dd800815 	stw	r22,32(sp)
8111097c:	dcc00515 	stw	r19,20(sp)
81110980:	dc800415 	stw	r18,16(sp)
81110984:	dc400315 	stw	r17,12(sp)
81110988:	1880020c 	andi	r2,r3,8
8111098c:	2821883a 	mov	r16,r5
81110990:	202b883a 	mov	r21,r4
81110994:	3029883a 	mov	r20,r6
81110998:	10002726 	beq	r2,zero,81110a38 <__sfvwrite_r+0xe8>
8111099c:	28800417 	ldw	r2,16(r5)
811109a0:	10002526 	beq	r2,zero,81110a38 <__sfvwrite_r+0xe8>
811109a4:	1880008c 	andi	r2,r3,2
811109a8:	a4400017 	ldw	r17,0(r20)
811109ac:	10002a26 	beq	r2,zero,81110a58 <__sfvwrite_r+0x108>
811109b0:	05a00034 	movhi	r22,32768
811109b4:	0027883a 	mov	r19,zero
811109b8:	0025883a 	mov	r18,zero
811109bc:	b5bf0004 	addi	r22,r22,-1024
811109c0:	980d883a 	mov	r6,r19
811109c4:	a809883a 	mov	r4,r21
811109c8:	90004626 	beq	r18,zero,81110ae4 <__sfvwrite_r+0x194>
811109cc:	900f883a 	mov	r7,r18
811109d0:	b480022e 	bgeu	r22,r18,811109dc <__sfvwrite_r+0x8c>
811109d4:	01e00034 	movhi	r7,32768
811109d8:	39ff0004 	addi	r7,r7,-1024
811109dc:	80800917 	ldw	r2,36(r16)
811109e0:	81400717 	ldw	r5,28(r16)
811109e4:	103ee83a 	callr	r2
811109e8:	0080570e 	bge	zero,r2,81110b48 <__sfvwrite_r+0x1f8>
811109ec:	a0c00217 	ldw	r3,8(r20)
811109f0:	98a7883a 	add	r19,r19,r2
811109f4:	90a5c83a 	sub	r18,r18,r2
811109f8:	1885c83a 	sub	r2,r3,r2
811109fc:	a0800215 	stw	r2,8(r20)
81110a00:	103fef1e 	bne	r2,zero,811109c0 <__reset+0xfb0f09c0>
81110a04:	0005883a 	mov	r2,zero
81110a08:	dfc00b17 	ldw	ra,44(sp)
81110a0c:	df000a17 	ldw	fp,40(sp)
81110a10:	ddc00917 	ldw	r23,36(sp)
81110a14:	dd800817 	ldw	r22,32(sp)
81110a18:	dd400717 	ldw	r21,28(sp)
81110a1c:	dd000617 	ldw	r20,24(sp)
81110a20:	dcc00517 	ldw	r19,20(sp)
81110a24:	dc800417 	ldw	r18,16(sp)
81110a28:	dc400317 	ldw	r17,12(sp)
81110a2c:	dc000217 	ldw	r16,8(sp)
81110a30:	dec00c04 	addi	sp,sp,48
81110a34:	f800283a 	ret
81110a38:	800b883a 	mov	r5,r16
81110a3c:	a809883a 	mov	r4,r21
81110a40:	110e4f80 	call	8110e4f8 <__swsetup_r>
81110a44:	1000eb1e 	bne	r2,zero,81110df4 <__sfvwrite_r+0x4a4>
81110a48:	80c0030b 	ldhu	r3,12(r16)
81110a4c:	a4400017 	ldw	r17,0(r20)
81110a50:	1880008c 	andi	r2,r3,2
81110a54:	103fd61e 	bne	r2,zero,811109b0 <__reset+0xfb0f09b0>
81110a58:	1880004c 	andi	r2,r3,1
81110a5c:	10003f1e 	bne	r2,zero,81110b5c <__sfvwrite_r+0x20c>
81110a60:	0039883a 	mov	fp,zero
81110a64:	0025883a 	mov	r18,zero
81110a68:	90001a26 	beq	r18,zero,81110ad4 <__sfvwrite_r+0x184>
81110a6c:	1880800c 	andi	r2,r3,512
81110a70:	84c00217 	ldw	r19,8(r16)
81110a74:	10002126 	beq	r2,zero,81110afc <__sfvwrite_r+0x1ac>
81110a78:	982f883a 	mov	r23,r19
81110a7c:	94c09336 	bltu	r18,r19,81110ccc <__sfvwrite_r+0x37c>
81110a80:	1881200c 	andi	r2,r3,1152
81110a84:	10009e1e 	bne	r2,zero,81110d00 <__sfvwrite_r+0x3b0>
81110a88:	81000017 	ldw	r4,0(r16)
81110a8c:	b80d883a 	mov	r6,r23
81110a90:	e00b883a 	mov	r5,fp
81110a94:	1111b1c0 	call	81111b1c <memmove>
81110a98:	80c00217 	ldw	r3,8(r16)
81110a9c:	81000017 	ldw	r4,0(r16)
81110aa0:	9005883a 	mov	r2,r18
81110aa4:	1ce7c83a 	sub	r19,r3,r19
81110aa8:	25cf883a 	add	r7,r4,r23
81110aac:	84c00215 	stw	r19,8(r16)
81110ab0:	81c00015 	stw	r7,0(r16)
81110ab4:	a0c00217 	ldw	r3,8(r20)
81110ab8:	e0b9883a 	add	fp,fp,r2
81110abc:	90a5c83a 	sub	r18,r18,r2
81110ac0:	18a7c83a 	sub	r19,r3,r2
81110ac4:	a4c00215 	stw	r19,8(r20)
81110ac8:	983fce26 	beq	r19,zero,81110a04 <__reset+0xfb0f0a04>
81110acc:	80c0030b 	ldhu	r3,12(r16)
81110ad0:	903fe61e 	bne	r18,zero,81110a6c <__reset+0xfb0f0a6c>
81110ad4:	8f000017 	ldw	fp,0(r17)
81110ad8:	8c800117 	ldw	r18,4(r17)
81110adc:	8c400204 	addi	r17,r17,8
81110ae0:	003fe106 	br	81110a68 <__reset+0xfb0f0a68>
81110ae4:	8cc00017 	ldw	r19,0(r17)
81110ae8:	8c800117 	ldw	r18,4(r17)
81110aec:	8c400204 	addi	r17,r17,8
81110af0:	003fb306 	br	811109c0 <__reset+0xfb0f09c0>
81110af4:	0005883a 	mov	r2,zero
81110af8:	f800283a 	ret
81110afc:	81000017 	ldw	r4,0(r16)
81110b00:	80800417 	ldw	r2,16(r16)
81110b04:	11005736 	bltu	r2,r4,81110c64 <__sfvwrite_r+0x314>
81110b08:	85c00517 	ldw	r23,20(r16)
81110b0c:	95c05536 	bltu	r18,r23,81110c64 <__sfvwrite_r+0x314>
81110b10:	00a00034 	movhi	r2,32768
81110b14:	10bfffc4 	addi	r2,r2,-1
81110b18:	9009883a 	mov	r4,r18
81110b1c:	1480012e 	bgeu	r2,r18,81110b24 <__sfvwrite_r+0x1d4>
81110b20:	1009883a 	mov	r4,r2
81110b24:	b80b883a 	mov	r5,r23
81110b28:	11163640 	call	81116364 <__divsi3>
81110b2c:	15cf383a 	mul	r7,r2,r23
81110b30:	81400717 	ldw	r5,28(r16)
81110b34:	80800917 	ldw	r2,36(r16)
81110b38:	e00d883a 	mov	r6,fp
81110b3c:	a809883a 	mov	r4,r21
81110b40:	103ee83a 	callr	r2
81110b44:	00bfdb16 	blt	zero,r2,81110ab4 <__reset+0xfb0f0ab4>
81110b48:	8080030b 	ldhu	r2,12(r16)
81110b4c:	10801014 	ori	r2,r2,64
81110b50:	8080030d 	sth	r2,12(r16)
81110b54:	00bfffc4 	movi	r2,-1
81110b58:	003fab06 	br	81110a08 <__reset+0xfb0f0a08>
81110b5c:	0027883a 	mov	r19,zero
81110b60:	0011883a 	mov	r8,zero
81110b64:	0039883a 	mov	fp,zero
81110b68:	0025883a 	mov	r18,zero
81110b6c:	90001f26 	beq	r18,zero,81110bec <__sfvwrite_r+0x29c>
81110b70:	40005a26 	beq	r8,zero,81110cdc <__sfvwrite_r+0x38c>
81110b74:	982d883a 	mov	r22,r19
81110b78:	94c0012e 	bgeu	r18,r19,81110b80 <__sfvwrite_r+0x230>
81110b7c:	902d883a 	mov	r22,r18
81110b80:	81000017 	ldw	r4,0(r16)
81110b84:	80800417 	ldw	r2,16(r16)
81110b88:	b02f883a 	mov	r23,r22
81110b8c:	81c00517 	ldw	r7,20(r16)
81110b90:	1100032e 	bgeu	r2,r4,81110ba0 <__sfvwrite_r+0x250>
81110b94:	80c00217 	ldw	r3,8(r16)
81110b98:	38c7883a 	add	r3,r7,r3
81110b9c:	1d801816 	blt	r3,r22,81110c00 <__sfvwrite_r+0x2b0>
81110ba0:	b1c03e16 	blt	r22,r7,81110c9c <__sfvwrite_r+0x34c>
81110ba4:	80800917 	ldw	r2,36(r16)
81110ba8:	81400717 	ldw	r5,28(r16)
81110bac:	e00d883a 	mov	r6,fp
81110bb0:	da000115 	stw	r8,4(sp)
81110bb4:	a809883a 	mov	r4,r21
81110bb8:	103ee83a 	callr	r2
81110bbc:	102f883a 	mov	r23,r2
81110bc0:	da000117 	ldw	r8,4(sp)
81110bc4:	00bfe00e 	bge	zero,r2,81110b48 <__reset+0xfb0f0b48>
81110bc8:	9de7c83a 	sub	r19,r19,r23
81110bcc:	98001f26 	beq	r19,zero,81110c4c <__sfvwrite_r+0x2fc>
81110bd0:	a0800217 	ldw	r2,8(r20)
81110bd4:	e5f9883a 	add	fp,fp,r23
81110bd8:	95e5c83a 	sub	r18,r18,r23
81110bdc:	15efc83a 	sub	r23,r2,r23
81110be0:	a5c00215 	stw	r23,8(r20)
81110be4:	b83f8726 	beq	r23,zero,81110a04 <__reset+0xfb0f0a04>
81110be8:	903fe11e 	bne	r18,zero,81110b70 <__reset+0xfb0f0b70>
81110bec:	8f000017 	ldw	fp,0(r17)
81110bf0:	8c800117 	ldw	r18,4(r17)
81110bf4:	0011883a 	mov	r8,zero
81110bf8:	8c400204 	addi	r17,r17,8
81110bfc:	003fdb06 	br	81110b6c <__reset+0xfb0f0b6c>
81110c00:	180d883a 	mov	r6,r3
81110c04:	e00b883a 	mov	r5,fp
81110c08:	da000115 	stw	r8,4(sp)
81110c0c:	d8c00015 	stw	r3,0(sp)
81110c10:	1111b1c0 	call	81111b1c <memmove>
81110c14:	d8c00017 	ldw	r3,0(sp)
81110c18:	80800017 	ldw	r2,0(r16)
81110c1c:	800b883a 	mov	r5,r16
81110c20:	a809883a 	mov	r4,r21
81110c24:	10c5883a 	add	r2,r2,r3
81110c28:	80800015 	stw	r2,0(r16)
81110c2c:	d8c00015 	stw	r3,0(sp)
81110c30:	11100f00 	call	811100f0 <_fflush_r>
81110c34:	d8c00017 	ldw	r3,0(sp)
81110c38:	da000117 	ldw	r8,4(sp)
81110c3c:	103fc21e 	bne	r2,zero,81110b48 <__reset+0xfb0f0b48>
81110c40:	182f883a 	mov	r23,r3
81110c44:	9de7c83a 	sub	r19,r19,r23
81110c48:	983fe11e 	bne	r19,zero,81110bd0 <__reset+0xfb0f0bd0>
81110c4c:	800b883a 	mov	r5,r16
81110c50:	a809883a 	mov	r4,r21
81110c54:	11100f00 	call	811100f0 <_fflush_r>
81110c58:	103fbb1e 	bne	r2,zero,81110b48 <__reset+0xfb0f0b48>
81110c5c:	0011883a 	mov	r8,zero
81110c60:	003fdb06 	br	81110bd0 <__reset+0xfb0f0bd0>
81110c64:	94c0012e 	bgeu	r18,r19,81110c6c <__sfvwrite_r+0x31c>
81110c68:	9027883a 	mov	r19,r18
81110c6c:	980d883a 	mov	r6,r19
81110c70:	e00b883a 	mov	r5,fp
81110c74:	1111b1c0 	call	81111b1c <memmove>
81110c78:	80800217 	ldw	r2,8(r16)
81110c7c:	80c00017 	ldw	r3,0(r16)
81110c80:	14c5c83a 	sub	r2,r2,r19
81110c84:	1cc7883a 	add	r3,r3,r19
81110c88:	80800215 	stw	r2,8(r16)
81110c8c:	80c00015 	stw	r3,0(r16)
81110c90:	10004326 	beq	r2,zero,81110da0 <__sfvwrite_r+0x450>
81110c94:	9805883a 	mov	r2,r19
81110c98:	003f8606 	br	81110ab4 <__reset+0xfb0f0ab4>
81110c9c:	b00d883a 	mov	r6,r22
81110ca0:	e00b883a 	mov	r5,fp
81110ca4:	da000115 	stw	r8,4(sp)
81110ca8:	1111b1c0 	call	81111b1c <memmove>
81110cac:	80800217 	ldw	r2,8(r16)
81110cb0:	80c00017 	ldw	r3,0(r16)
81110cb4:	da000117 	ldw	r8,4(sp)
81110cb8:	1585c83a 	sub	r2,r2,r22
81110cbc:	1dad883a 	add	r22,r3,r22
81110cc0:	80800215 	stw	r2,8(r16)
81110cc4:	85800015 	stw	r22,0(r16)
81110cc8:	003fbf06 	br	81110bc8 <__reset+0xfb0f0bc8>
81110ccc:	81000017 	ldw	r4,0(r16)
81110cd0:	9027883a 	mov	r19,r18
81110cd4:	902f883a 	mov	r23,r18
81110cd8:	003f6c06 	br	81110a8c <__reset+0xfb0f0a8c>
81110cdc:	900d883a 	mov	r6,r18
81110ce0:	01400284 	movi	r5,10
81110ce4:	e009883a 	mov	r4,fp
81110ce8:	1111a380 	call	81111a38 <memchr>
81110cec:	10003e26 	beq	r2,zero,81110de8 <__sfvwrite_r+0x498>
81110cf0:	10800044 	addi	r2,r2,1
81110cf4:	1727c83a 	sub	r19,r2,fp
81110cf8:	02000044 	movi	r8,1
81110cfc:	003f9d06 	br	81110b74 <__reset+0xfb0f0b74>
81110d00:	80800517 	ldw	r2,20(r16)
81110d04:	81400417 	ldw	r5,16(r16)
81110d08:	81c00017 	ldw	r7,0(r16)
81110d0c:	10a7883a 	add	r19,r2,r2
81110d10:	9885883a 	add	r2,r19,r2
81110d14:	1026d7fa 	srli	r19,r2,31
81110d18:	396dc83a 	sub	r22,r7,r5
81110d1c:	b1000044 	addi	r4,r22,1
81110d20:	9885883a 	add	r2,r19,r2
81110d24:	1027d07a 	srai	r19,r2,1
81110d28:	2485883a 	add	r2,r4,r18
81110d2c:	980d883a 	mov	r6,r19
81110d30:	9880022e 	bgeu	r19,r2,81110d3c <__sfvwrite_r+0x3ec>
81110d34:	1027883a 	mov	r19,r2
81110d38:	100d883a 	mov	r6,r2
81110d3c:	18c1000c 	andi	r3,r3,1024
81110d40:	18001c26 	beq	r3,zero,81110db4 <__sfvwrite_r+0x464>
81110d44:	300b883a 	mov	r5,r6
81110d48:	a809883a 	mov	r4,r21
81110d4c:	111122c0 	call	8111122c <_malloc_r>
81110d50:	102f883a 	mov	r23,r2
81110d54:	10002926 	beq	r2,zero,81110dfc <__sfvwrite_r+0x4ac>
81110d58:	81400417 	ldw	r5,16(r16)
81110d5c:	b00d883a 	mov	r6,r22
81110d60:	1009883a 	mov	r4,r2
81110d64:	110be600 	call	8110be60 <memcpy>
81110d68:	8080030b 	ldhu	r2,12(r16)
81110d6c:	00fedfc4 	movi	r3,-1153
81110d70:	10c4703a 	and	r2,r2,r3
81110d74:	10802014 	ori	r2,r2,128
81110d78:	8080030d 	sth	r2,12(r16)
81110d7c:	bd89883a 	add	r4,r23,r22
81110d80:	9d8fc83a 	sub	r7,r19,r22
81110d84:	85c00415 	stw	r23,16(r16)
81110d88:	84c00515 	stw	r19,20(r16)
81110d8c:	81000015 	stw	r4,0(r16)
81110d90:	9027883a 	mov	r19,r18
81110d94:	81c00215 	stw	r7,8(r16)
81110d98:	902f883a 	mov	r23,r18
81110d9c:	003f3b06 	br	81110a8c <__reset+0xfb0f0a8c>
81110da0:	800b883a 	mov	r5,r16
81110da4:	a809883a 	mov	r4,r21
81110da8:	11100f00 	call	811100f0 <_fflush_r>
81110dac:	103fb926 	beq	r2,zero,81110c94 <__reset+0xfb0f0c94>
81110db0:	003f6506 	br	81110b48 <__reset+0xfb0f0b48>
81110db4:	a809883a 	mov	r4,r21
81110db8:	1112f040 	call	81112f04 <_realloc_r>
81110dbc:	102f883a 	mov	r23,r2
81110dc0:	103fee1e 	bne	r2,zero,81110d7c <__reset+0xfb0f0d7c>
81110dc4:	81400417 	ldw	r5,16(r16)
81110dc8:	a809883a 	mov	r4,r21
81110dcc:	11106400 	call	81110640 <_free_r>
81110dd0:	8080030b 	ldhu	r2,12(r16)
81110dd4:	00ffdfc4 	movi	r3,-129
81110dd8:	1884703a 	and	r2,r3,r2
81110ddc:	00c00304 	movi	r3,12
81110de0:	a8c00015 	stw	r3,0(r21)
81110de4:	003f5906 	br	81110b4c <__reset+0xfb0f0b4c>
81110de8:	94c00044 	addi	r19,r18,1
81110dec:	02000044 	movi	r8,1
81110df0:	003f6006 	br	81110b74 <__reset+0xfb0f0b74>
81110df4:	00bfffc4 	movi	r2,-1
81110df8:	003f0306 	br	81110a08 <__reset+0xfb0f0a08>
81110dfc:	00800304 	movi	r2,12
81110e00:	a8800015 	stw	r2,0(r21)
81110e04:	8080030b 	ldhu	r2,12(r16)
81110e08:	003f5006 	br	81110b4c <__reset+0xfb0f0b4c>

81110e0c <_fwalk>:
81110e0c:	defff704 	addi	sp,sp,-36
81110e10:	dd000415 	stw	r20,16(sp)
81110e14:	dfc00815 	stw	ra,32(sp)
81110e18:	ddc00715 	stw	r23,28(sp)
81110e1c:	dd800615 	stw	r22,24(sp)
81110e20:	dd400515 	stw	r21,20(sp)
81110e24:	dcc00315 	stw	r19,12(sp)
81110e28:	dc800215 	stw	r18,8(sp)
81110e2c:	dc400115 	stw	r17,4(sp)
81110e30:	dc000015 	stw	r16,0(sp)
81110e34:	2500b804 	addi	r20,r4,736
81110e38:	a0002326 	beq	r20,zero,81110ec8 <_fwalk+0xbc>
81110e3c:	282b883a 	mov	r21,r5
81110e40:	002f883a 	mov	r23,zero
81110e44:	05800044 	movi	r22,1
81110e48:	04ffffc4 	movi	r19,-1
81110e4c:	a4400117 	ldw	r17,4(r20)
81110e50:	a4800217 	ldw	r18,8(r20)
81110e54:	8c7fffc4 	addi	r17,r17,-1
81110e58:	88000d16 	blt	r17,zero,81110e90 <_fwalk+0x84>
81110e5c:	94000304 	addi	r16,r18,12
81110e60:	94800384 	addi	r18,r18,14
81110e64:	8080000b 	ldhu	r2,0(r16)
81110e68:	8c7fffc4 	addi	r17,r17,-1
81110e6c:	813ffd04 	addi	r4,r16,-12
81110e70:	b080042e 	bgeu	r22,r2,81110e84 <_fwalk+0x78>
81110e74:	9080000f 	ldh	r2,0(r18)
81110e78:	14c00226 	beq	r2,r19,81110e84 <_fwalk+0x78>
81110e7c:	a83ee83a 	callr	r21
81110e80:	b8aeb03a 	or	r23,r23,r2
81110e84:	84001a04 	addi	r16,r16,104
81110e88:	94801a04 	addi	r18,r18,104
81110e8c:	8cfff51e 	bne	r17,r19,81110e64 <__reset+0xfb0f0e64>
81110e90:	a5000017 	ldw	r20,0(r20)
81110e94:	a03fed1e 	bne	r20,zero,81110e4c <__reset+0xfb0f0e4c>
81110e98:	b805883a 	mov	r2,r23
81110e9c:	dfc00817 	ldw	ra,32(sp)
81110ea0:	ddc00717 	ldw	r23,28(sp)
81110ea4:	dd800617 	ldw	r22,24(sp)
81110ea8:	dd400517 	ldw	r21,20(sp)
81110eac:	dd000417 	ldw	r20,16(sp)
81110eb0:	dcc00317 	ldw	r19,12(sp)
81110eb4:	dc800217 	ldw	r18,8(sp)
81110eb8:	dc400117 	ldw	r17,4(sp)
81110ebc:	dc000017 	ldw	r16,0(sp)
81110ec0:	dec00904 	addi	sp,sp,36
81110ec4:	f800283a 	ret
81110ec8:	002f883a 	mov	r23,zero
81110ecc:	003ff206 	br	81110e98 <__reset+0xfb0f0e98>

81110ed0 <_fwalk_reent>:
81110ed0:	defff704 	addi	sp,sp,-36
81110ed4:	dd000415 	stw	r20,16(sp)
81110ed8:	dfc00815 	stw	ra,32(sp)
81110edc:	ddc00715 	stw	r23,28(sp)
81110ee0:	dd800615 	stw	r22,24(sp)
81110ee4:	dd400515 	stw	r21,20(sp)
81110ee8:	dcc00315 	stw	r19,12(sp)
81110eec:	dc800215 	stw	r18,8(sp)
81110ef0:	dc400115 	stw	r17,4(sp)
81110ef4:	dc000015 	stw	r16,0(sp)
81110ef8:	2500b804 	addi	r20,r4,736
81110efc:	a0002326 	beq	r20,zero,81110f8c <_fwalk_reent+0xbc>
81110f00:	282b883a 	mov	r21,r5
81110f04:	2027883a 	mov	r19,r4
81110f08:	002f883a 	mov	r23,zero
81110f0c:	05800044 	movi	r22,1
81110f10:	04bfffc4 	movi	r18,-1
81110f14:	a4400117 	ldw	r17,4(r20)
81110f18:	a4000217 	ldw	r16,8(r20)
81110f1c:	8c7fffc4 	addi	r17,r17,-1
81110f20:	88000c16 	blt	r17,zero,81110f54 <_fwalk_reent+0x84>
81110f24:	84000304 	addi	r16,r16,12
81110f28:	8080000b 	ldhu	r2,0(r16)
81110f2c:	8c7fffc4 	addi	r17,r17,-1
81110f30:	817ffd04 	addi	r5,r16,-12
81110f34:	b080052e 	bgeu	r22,r2,81110f4c <_fwalk_reent+0x7c>
81110f38:	8080008f 	ldh	r2,2(r16)
81110f3c:	9809883a 	mov	r4,r19
81110f40:	14800226 	beq	r2,r18,81110f4c <_fwalk_reent+0x7c>
81110f44:	a83ee83a 	callr	r21
81110f48:	b8aeb03a 	or	r23,r23,r2
81110f4c:	84001a04 	addi	r16,r16,104
81110f50:	8cbff51e 	bne	r17,r18,81110f28 <__reset+0xfb0f0f28>
81110f54:	a5000017 	ldw	r20,0(r20)
81110f58:	a03fee1e 	bne	r20,zero,81110f14 <__reset+0xfb0f0f14>
81110f5c:	b805883a 	mov	r2,r23
81110f60:	dfc00817 	ldw	ra,32(sp)
81110f64:	ddc00717 	ldw	r23,28(sp)
81110f68:	dd800617 	ldw	r22,24(sp)
81110f6c:	dd400517 	ldw	r21,20(sp)
81110f70:	dd000417 	ldw	r20,16(sp)
81110f74:	dcc00317 	ldw	r19,12(sp)
81110f78:	dc800217 	ldw	r18,8(sp)
81110f7c:	dc400117 	ldw	r17,4(sp)
81110f80:	dc000017 	ldw	r16,0(sp)
81110f84:	dec00904 	addi	sp,sp,36
81110f88:	f800283a 	ret
81110f8c:	002f883a 	mov	r23,zero
81110f90:	003ff206 	br	81110f5c <__reset+0xfb0f0f5c>

81110f94 <_setlocale_r>:
81110f94:	30001b26 	beq	r6,zero,81111004 <_setlocale_r+0x70>
81110f98:	016044b4 	movhi	r5,33042
81110f9c:	defffe04 	addi	sp,sp,-8
81110fa0:	297ad204 	addi	r5,r5,-5304
81110fa4:	3009883a 	mov	r4,r6
81110fa8:	dc000015 	stw	r16,0(sp)
81110fac:	dfc00115 	stw	ra,4(sp)
81110fb0:	3021883a 	mov	r16,r6
81110fb4:	111385c0 	call	8111385c <strcmp>
81110fb8:	1000061e 	bne	r2,zero,81110fd4 <_setlocale_r+0x40>
81110fbc:	00a044b4 	movhi	r2,33042
81110fc0:	10bab304 	addi	r2,r2,-5428
81110fc4:	dfc00117 	ldw	ra,4(sp)
81110fc8:	dc000017 	ldw	r16,0(sp)
81110fcc:	dec00204 	addi	sp,sp,8
81110fd0:	f800283a 	ret
81110fd4:	016044b4 	movhi	r5,33042
81110fd8:	297ab304 	addi	r5,r5,-5428
81110fdc:	8009883a 	mov	r4,r16
81110fe0:	111385c0 	call	8111385c <strcmp>
81110fe4:	103ff526 	beq	r2,zero,81110fbc <__reset+0xfb0f0fbc>
81110fe8:	016044b4 	movhi	r5,33042
81110fec:	297abd04 	addi	r5,r5,-5388
81110ff0:	8009883a 	mov	r4,r16
81110ff4:	111385c0 	call	8111385c <strcmp>
81110ff8:	103ff026 	beq	r2,zero,81110fbc <__reset+0xfb0f0fbc>
81110ffc:	0005883a 	mov	r2,zero
81111000:	003ff006 	br	81110fc4 <__reset+0xfb0f0fc4>
81111004:	00a044b4 	movhi	r2,33042
81111008:	10bab304 	addi	r2,r2,-5428
8111100c:	f800283a 	ret

81111010 <__locale_charset>:
81111010:	00a044b4 	movhi	r2,33042
81111014:	10bcdf04 	addi	r2,r2,-3204
81111018:	f800283a 	ret

8111101c <__locale_mb_cur_max>:
8111101c:	00a044b4 	movhi	r2,33042
81111020:	1082f004 	addi	r2,r2,3008
81111024:	10800017 	ldw	r2,0(r2)
81111028:	f800283a 	ret

8111102c <__locale_msgcharset>:
8111102c:	00a044b4 	movhi	r2,33042
81111030:	10bcd704 	addi	r2,r2,-3236
81111034:	f800283a 	ret

81111038 <__locale_cjk_lang>:
81111038:	0005883a 	mov	r2,zero
8111103c:	f800283a 	ret

81111040 <_localeconv_r>:
81111040:	00a044b4 	movhi	r2,33042
81111044:	10bce704 	addi	r2,r2,-3172
81111048:	f800283a 	ret

8111104c <setlocale>:
8111104c:	00a044b4 	movhi	r2,33042
81111050:	1082ef04 	addi	r2,r2,3004
81111054:	280d883a 	mov	r6,r5
81111058:	200b883a 	mov	r5,r4
8111105c:	11000017 	ldw	r4,0(r2)
81111060:	1110f941 	jmpi	81110f94 <_setlocale_r>

81111064 <localeconv>:
81111064:	00a044b4 	movhi	r2,33042
81111068:	10bce704 	addi	r2,r2,-3172
8111106c:	f800283a 	ret

81111070 <__smakebuf_r>:
81111070:	2880030b 	ldhu	r2,12(r5)
81111074:	10c0008c 	andi	r3,r2,2
81111078:	1800411e 	bne	r3,zero,81111180 <__smakebuf_r+0x110>
8111107c:	deffec04 	addi	sp,sp,-80
81111080:	dc000f15 	stw	r16,60(sp)
81111084:	2821883a 	mov	r16,r5
81111088:	2940038f 	ldh	r5,14(r5)
8111108c:	dc401015 	stw	r17,64(sp)
81111090:	dfc01315 	stw	ra,76(sp)
81111094:	dcc01215 	stw	r19,72(sp)
81111098:	dc801115 	stw	r18,68(sp)
8111109c:	2023883a 	mov	r17,r4
811110a0:	28001c16 	blt	r5,zero,81111114 <__smakebuf_r+0xa4>
811110a4:	d80d883a 	mov	r6,sp
811110a8:	111555c0 	call	8111555c <_fstat_r>
811110ac:	10001816 	blt	r2,zero,81111110 <__smakebuf_r+0xa0>
811110b0:	d8800117 	ldw	r2,4(sp)
811110b4:	00e00014 	movui	r3,32768
811110b8:	10bc000c 	andi	r2,r2,61440
811110bc:	14c80020 	cmpeqi	r19,r2,8192
811110c0:	10c03726 	beq	r2,r3,811111a0 <__smakebuf_r+0x130>
811110c4:	80c0030b 	ldhu	r3,12(r16)
811110c8:	18c20014 	ori	r3,r3,2048
811110cc:	80c0030d 	sth	r3,12(r16)
811110d0:	00c80004 	movi	r3,8192
811110d4:	10c0521e 	bne	r2,r3,81111220 <__smakebuf_r+0x1b0>
811110d8:	8140038f 	ldh	r5,14(r16)
811110dc:	8809883a 	mov	r4,r17
811110e0:	11155b80 	call	811155b8 <_isatty_r>
811110e4:	10004c26 	beq	r2,zero,81111218 <__smakebuf_r+0x1a8>
811110e8:	8080030b 	ldhu	r2,12(r16)
811110ec:	80c010c4 	addi	r3,r16,67
811110f0:	80c00015 	stw	r3,0(r16)
811110f4:	10800054 	ori	r2,r2,1
811110f8:	8080030d 	sth	r2,12(r16)
811110fc:	00800044 	movi	r2,1
81111100:	80c00415 	stw	r3,16(r16)
81111104:	80800515 	stw	r2,20(r16)
81111108:	04810004 	movi	r18,1024
8111110c:	00000706 	br	8111112c <__smakebuf_r+0xbc>
81111110:	8080030b 	ldhu	r2,12(r16)
81111114:	10c0200c 	andi	r3,r2,128
81111118:	18001f1e 	bne	r3,zero,81111198 <__smakebuf_r+0x128>
8111111c:	04810004 	movi	r18,1024
81111120:	10820014 	ori	r2,r2,2048
81111124:	8080030d 	sth	r2,12(r16)
81111128:	0027883a 	mov	r19,zero
8111112c:	900b883a 	mov	r5,r18
81111130:	8809883a 	mov	r4,r17
81111134:	111122c0 	call	8111122c <_malloc_r>
81111138:	10002c26 	beq	r2,zero,811111ec <__smakebuf_r+0x17c>
8111113c:	80c0030b 	ldhu	r3,12(r16)
81111140:	01204474 	movhi	r4,33041
81111144:	21006104 	addi	r4,r4,388
81111148:	89000f15 	stw	r4,60(r17)
8111114c:	18c02014 	ori	r3,r3,128
81111150:	80c0030d 	sth	r3,12(r16)
81111154:	80800015 	stw	r2,0(r16)
81111158:	80800415 	stw	r2,16(r16)
8111115c:	84800515 	stw	r18,20(r16)
81111160:	98001a1e 	bne	r19,zero,811111cc <__smakebuf_r+0x15c>
81111164:	dfc01317 	ldw	ra,76(sp)
81111168:	dcc01217 	ldw	r19,72(sp)
8111116c:	dc801117 	ldw	r18,68(sp)
81111170:	dc401017 	ldw	r17,64(sp)
81111174:	dc000f17 	ldw	r16,60(sp)
81111178:	dec01404 	addi	sp,sp,80
8111117c:	f800283a 	ret
81111180:	288010c4 	addi	r2,r5,67
81111184:	28800015 	stw	r2,0(r5)
81111188:	28800415 	stw	r2,16(r5)
8111118c:	00800044 	movi	r2,1
81111190:	28800515 	stw	r2,20(r5)
81111194:	f800283a 	ret
81111198:	04801004 	movi	r18,64
8111119c:	003fe006 	br	81111120 <__reset+0xfb0f1120>
811111a0:	81000a17 	ldw	r4,40(r16)
811111a4:	00e04474 	movhi	r3,33041
811111a8:	18cdfe04 	addi	r3,r3,14328
811111ac:	20ffc51e 	bne	r4,r3,811110c4 <__reset+0xfb0f10c4>
811111b0:	8080030b 	ldhu	r2,12(r16)
811111b4:	04810004 	movi	r18,1024
811111b8:	84801315 	stw	r18,76(r16)
811111bc:	1484b03a 	or	r2,r2,r18
811111c0:	8080030d 	sth	r2,12(r16)
811111c4:	0027883a 	mov	r19,zero
811111c8:	003fd806 	br	8111112c <__reset+0xfb0f112c>
811111cc:	8140038f 	ldh	r5,14(r16)
811111d0:	8809883a 	mov	r4,r17
811111d4:	11155b80 	call	811155b8 <_isatty_r>
811111d8:	103fe226 	beq	r2,zero,81111164 <__reset+0xfb0f1164>
811111dc:	8080030b 	ldhu	r2,12(r16)
811111e0:	10800054 	ori	r2,r2,1
811111e4:	8080030d 	sth	r2,12(r16)
811111e8:	003fde06 	br	81111164 <__reset+0xfb0f1164>
811111ec:	8080030b 	ldhu	r2,12(r16)
811111f0:	10c0800c 	andi	r3,r2,512
811111f4:	183fdb1e 	bne	r3,zero,81111164 <__reset+0xfb0f1164>
811111f8:	10800094 	ori	r2,r2,2
811111fc:	80c010c4 	addi	r3,r16,67
81111200:	8080030d 	sth	r2,12(r16)
81111204:	00800044 	movi	r2,1
81111208:	80c00015 	stw	r3,0(r16)
8111120c:	80c00415 	stw	r3,16(r16)
81111210:	80800515 	stw	r2,20(r16)
81111214:	003fd306 	br	81111164 <__reset+0xfb0f1164>
81111218:	04810004 	movi	r18,1024
8111121c:	003fc306 	br	8111112c <__reset+0xfb0f112c>
81111220:	0027883a 	mov	r19,zero
81111224:	04810004 	movi	r18,1024
81111228:	003fc006 	br	8111112c <__reset+0xfb0f112c>

8111122c <_malloc_r>:
8111122c:	defff504 	addi	sp,sp,-44
81111230:	dc800315 	stw	r18,12(sp)
81111234:	dfc00a15 	stw	ra,40(sp)
81111238:	df000915 	stw	fp,36(sp)
8111123c:	ddc00815 	stw	r23,32(sp)
81111240:	dd800715 	stw	r22,28(sp)
81111244:	dd400615 	stw	r21,24(sp)
81111248:	dd000515 	stw	r20,20(sp)
8111124c:	dcc00415 	stw	r19,16(sp)
81111250:	dc400215 	stw	r17,8(sp)
81111254:	dc000115 	stw	r16,4(sp)
81111258:	288002c4 	addi	r2,r5,11
8111125c:	00c00584 	movi	r3,22
81111260:	2025883a 	mov	r18,r4
81111264:	18807f2e 	bgeu	r3,r2,81111464 <_malloc_r+0x238>
81111268:	047ffe04 	movi	r17,-8
8111126c:	1462703a 	and	r17,r2,r17
81111270:	8800a316 	blt	r17,zero,81111500 <_malloc_r+0x2d4>
81111274:	8940a236 	bltu	r17,r5,81111500 <_malloc_r+0x2d4>
81111278:	1118b5c0 	call	81118b5c <__malloc_lock>
8111127c:	00807dc4 	movi	r2,503
81111280:	1441e92e 	bgeu	r2,r17,81111a28 <_malloc_r+0x7fc>
81111284:	8804d27a 	srli	r2,r17,9
81111288:	1000a126 	beq	r2,zero,81111510 <_malloc_r+0x2e4>
8111128c:	00c00104 	movi	r3,4
81111290:	18811e36 	bltu	r3,r2,8111170c <_malloc_r+0x4e0>
81111294:	8804d1ba 	srli	r2,r17,6
81111298:	12000e44 	addi	r8,r2,57
8111129c:	11c00e04 	addi	r7,r2,56
811112a0:	4209883a 	add	r4,r8,r8
811112a4:	04e044b4 	movhi	r19,33042
811112a8:	2109883a 	add	r4,r4,r4
811112ac:	9cfcf504 	addi	r19,r19,-3116
811112b0:	2109883a 	add	r4,r4,r4
811112b4:	9909883a 	add	r4,r19,r4
811112b8:	24000117 	ldw	r16,4(r4)
811112bc:	213ffe04 	addi	r4,r4,-8
811112c0:	24009726 	beq	r4,r16,81111520 <_malloc_r+0x2f4>
811112c4:	80800117 	ldw	r2,4(r16)
811112c8:	01bfff04 	movi	r6,-4
811112cc:	014003c4 	movi	r5,15
811112d0:	1184703a 	and	r2,r2,r6
811112d4:	1447c83a 	sub	r3,r2,r17
811112d8:	28c00716 	blt	r5,r3,811112f8 <_malloc_r+0xcc>
811112dc:	1800920e 	bge	r3,zero,81111528 <_malloc_r+0x2fc>
811112e0:	84000317 	ldw	r16,12(r16)
811112e4:	24008e26 	beq	r4,r16,81111520 <_malloc_r+0x2f4>
811112e8:	80800117 	ldw	r2,4(r16)
811112ec:	1184703a 	and	r2,r2,r6
811112f0:	1447c83a 	sub	r3,r2,r17
811112f4:	28fff90e 	bge	r5,r3,811112dc <__reset+0xfb0f12dc>
811112f8:	3809883a 	mov	r4,r7
811112fc:	01a044b4 	movhi	r6,33042
81111300:	9c000417 	ldw	r16,16(r19)
81111304:	31bcf504 	addi	r6,r6,-3116
81111308:	32000204 	addi	r8,r6,8
8111130c:	82013426 	beq	r16,r8,811117e0 <_malloc_r+0x5b4>
81111310:	80c00117 	ldw	r3,4(r16)
81111314:	00bfff04 	movi	r2,-4
81111318:	188e703a 	and	r7,r3,r2
8111131c:	3c45c83a 	sub	r2,r7,r17
81111320:	00c003c4 	movi	r3,15
81111324:	18811f16 	blt	r3,r2,811117a4 <_malloc_r+0x578>
81111328:	32000515 	stw	r8,20(r6)
8111132c:	32000415 	stw	r8,16(r6)
81111330:	10007f0e 	bge	r2,zero,81111530 <_malloc_r+0x304>
81111334:	00807fc4 	movi	r2,511
81111338:	11c0fd36 	bltu	r2,r7,81111730 <_malloc_r+0x504>
8111133c:	3806d0fa 	srli	r3,r7,3
81111340:	01c00044 	movi	r7,1
81111344:	30800117 	ldw	r2,4(r6)
81111348:	19400044 	addi	r5,r3,1
8111134c:	294b883a 	add	r5,r5,r5
81111350:	1807d0ba 	srai	r3,r3,2
81111354:	294b883a 	add	r5,r5,r5
81111358:	294b883a 	add	r5,r5,r5
8111135c:	298b883a 	add	r5,r5,r6
81111360:	38c6983a 	sll	r3,r7,r3
81111364:	29c00017 	ldw	r7,0(r5)
81111368:	2a7ffe04 	addi	r9,r5,-8
8111136c:	1886b03a 	or	r3,r3,r2
81111370:	82400315 	stw	r9,12(r16)
81111374:	81c00215 	stw	r7,8(r16)
81111378:	30c00115 	stw	r3,4(r6)
8111137c:	2c000015 	stw	r16,0(r5)
81111380:	3c000315 	stw	r16,12(r7)
81111384:	2005d0ba 	srai	r2,r4,2
81111388:	01400044 	movi	r5,1
8111138c:	288a983a 	sll	r5,r5,r2
81111390:	19406f36 	bltu	r3,r5,81111550 <_malloc_r+0x324>
81111394:	28c4703a 	and	r2,r5,r3
81111398:	10000a1e 	bne	r2,zero,811113c4 <_malloc_r+0x198>
8111139c:	00bfff04 	movi	r2,-4
811113a0:	294b883a 	add	r5,r5,r5
811113a4:	2088703a 	and	r4,r4,r2
811113a8:	28c4703a 	and	r2,r5,r3
811113ac:	21000104 	addi	r4,r4,4
811113b0:	1000041e 	bne	r2,zero,811113c4 <_malloc_r+0x198>
811113b4:	294b883a 	add	r5,r5,r5
811113b8:	28c4703a 	and	r2,r5,r3
811113bc:	21000104 	addi	r4,r4,4
811113c0:	103ffc26 	beq	r2,zero,811113b4 <__reset+0xfb0f13b4>
811113c4:	02bfff04 	movi	r10,-4
811113c8:	024003c4 	movi	r9,15
811113cc:	21800044 	addi	r6,r4,1
811113d0:	318d883a 	add	r6,r6,r6
811113d4:	318d883a 	add	r6,r6,r6
811113d8:	318d883a 	add	r6,r6,r6
811113dc:	998d883a 	add	r6,r19,r6
811113e0:	333ffe04 	addi	r12,r6,-8
811113e4:	2017883a 	mov	r11,r4
811113e8:	31800104 	addi	r6,r6,4
811113ec:	34000017 	ldw	r16,0(r6)
811113f0:	31fffd04 	addi	r7,r6,-12
811113f4:	81c0041e 	bne	r16,r7,81111408 <_malloc_r+0x1dc>
811113f8:	0000fb06 	br	811117e8 <_malloc_r+0x5bc>
811113fc:	1801030e 	bge	r3,zero,8111180c <_malloc_r+0x5e0>
81111400:	84000317 	ldw	r16,12(r16)
81111404:	81c0f826 	beq	r16,r7,811117e8 <_malloc_r+0x5bc>
81111408:	80800117 	ldw	r2,4(r16)
8111140c:	1284703a 	and	r2,r2,r10
81111410:	1447c83a 	sub	r3,r2,r17
81111414:	48fff90e 	bge	r9,r3,811113fc <__reset+0xfb0f13fc>
81111418:	80800317 	ldw	r2,12(r16)
8111141c:	81000217 	ldw	r4,8(r16)
81111420:	89400054 	ori	r5,r17,1
81111424:	81400115 	stw	r5,4(r16)
81111428:	20800315 	stw	r2,12(r4)
8111142c:	11000215 	stw	r4,8(r2)
81111430:	8463883a 	add	r17,r16,r17
81111434:	9c400515 	stw	r17,20(r19)
81111438:	9c400415 	stw	r17,16(r19)
8111143c:	18800054 	ori	r2,r3,1
81111440:	88800115 	stw	r2,4(r17)
81111444:	8a000315 	stw	r8,12(r17)
81111448:	8a000215 	stw	r8,8(r17)
8111144c:	88e3883a 	add	r17,r17,r3
81111450:	88c00015 	stw	r3,0(r17)
81111454:	9009883a 	mov	r4,r18
81111458:	1118b800 	call	81118b80 <__malloc_unlock>
8111145c:	80800204 	addi	r2,r16,8
81111460:	00001b06 	br	811114d0 <_malloc_r+0x2a4>
81111464:	04400404 	movi	r17,16
81111468:	89402536 	bltu	r17,r5,81111500 <_malloc_r+0x2d4>
8111146c:	1118b5c0 	call	81118b5c <__malloc_lock>
81111470:	00800184 	movi	r2,6
81111474:	01000084 	movi	r4,2
81111478:	04e044b4 	movhi	r19,33042
8111147c:	1085883a 	add	r2,r2,r2
81111480:	9cfcf504 	addi	r19,r19,-3116
81111484:	1085883a 	add	r2,r2,r2
81111488:	9885883a 	add	r2,r19,r2
8111148c:	14000117 	ldw	r16,4(r2)
81111490:	10fffe04 	addi	r3,r2,-8
81111494:	80c0d926 	beq	r16,r3,811117fc <_malloc_r+0x5d0>
81111498:	80c00117 	ldw	r3,4(r16)
8111149c:	81000317 	ldw	r4,12(r16)
811114a0:	00bfff04 	movi	r2,-4
811114a4:	1884703a 	and	r2,r3,r2
811114a8:	81400217 	ldw	r5,8(r16)
811114ac:	8085883a 	add	r2,r16,r2
811114b0:	10c00117 	ldw	r3,4(r2)
811114b4:	29000315 	stw	r4,12(r5)
811114b8:	21400215 	stw	r5,8(r4)
811114bc:	18c00054 	ori	r3,r3,1
811114c0:	10c00115 	stw	r3,4(r2)
811114c4:	9009883a 	mov	r4,r18
811114c8:	1118b800 	call	81118b80 <__malloc_unlock>
811114cc:	80800204 	addi	r2,r16,8
811114d0:	dfc00a17 	ldw	ra,40(sp)
811114d4:	df000917 	ldw	fp,36(sp)
811114d8:	ddc00817 	ldw	r23,32(sp)
811114dc:	dd800717 	ldw	r22,28(sp)
811114e0:	dd400617 	ldw	r21,24(sp)
811114e4:	dd000517 	ldw	r20,20(sp)
811114e8:	dcc00417 	ldw	r19,16(sp)
811114ec:	dc800317 	ldw	r18,12(sp)
811114f0:	dc400217 	ldw	r17,8(sp)
811114f4:	dc000117 	ldw	r16,4(sp)
811114f8:	dec00b04 	addi	sp,sp,44
811114fc:	f800283a 	ret
81111500:	00800304 	movi	r2,12
81111504:	90800015 	stw	r2,0(r18)
81111508:	0005883a 	mov	r2,zero
8111150c:	003ff006 	br	811114d0 <__reset+0xfb0f14d0>
81111510:	01002004 	movi	r4,128
81111514:	02001004 	movi	r8,64
81111518:	01c00fc4 	movi	r7,63
8111151c:	003f6106 	br	811112a4 <__reset+0xfb0f12a4>
81111520:	4009883a 	mov	r4,r8
81111524:	003f7506 	br	811112fc <__reset+0xfb0f12fc>
81111528:	81000317 	ldw	r4,12(r16)
8111152c:	003fde06 	br	811114a8 <__reset+0xfb0f14a8>
81111530:	81c5883a 	add	r2,r16,r7
81111534:	11400117 	ldw	r5,4(r2)
81111538:	9009883a 	mov	r4,r18
8111153c:	29400054 	ori	r5,r5,1
81111540:	11400115 	stw	r5,4(r2)
81111544:	1118b800 	call	81118b80 <__malloc_unlock>
81111548:	80800204 	addi	r2,r16,8
8111154c:	003fe006 	br	811114d0 <__reset+0xfb0f14d0>
81111550:	9c000217 	ldw	r16,8(r19)
81111554:	00bfff04 	movi	r2,-4
81111558:	85800117 	ldw	r22,4(r16)
8111155c:	b0ac703a 	and	r22,r22,r2
81111560:	b4400336 	bltu	r22,r17,81111570 <_malloc_r+0x344>
81111564:	b445c83a 	sub	r2,r22,r17
81111568:	00c003c4 	movi	r3,15
8111156c:	18805d16 	blt	r3,r2,811116e4 <_malloc_r+0x4b8>
81111570:	05e044b4 	movhi	r23,33042
81111574:	00a044b4 	movhi	r2,33042
81111578:	10832604 	addi	r2,r2,3224
8111157c:	bdc2f104 	addi	r23,r23,3012
81111580:	15400017 	ldw	r21,0(r2)
81111584:	b8c00017 	ldw	r3,0(r23)
81111588:	00bfffc4 	movi	r2,-1
8111158c:	858d883a 	add	r6,r16,r22
81111590:	8d6b883a 	add	r21,r17,r21
81111594:	1880ea26 	beq	r3,r2,81111940 <_malloc_r+0x714>
81111598:	ad4403c4 	addi	r21,r21,4111
8111159c:	00bc0004 	movi	r2,-4096
811115a0:	a8aa703a 	and	r21,r21,r2
811115a4:	a80b883a 	mov	r5,r21
811115a8:	9009883a 	mov	r4,r18
811115ac:	d9800015 	stw	r6,0(sp)
811115b0:	11136cc0 	call	811136cc <_sbrk_r>
811115b4:	1029883a 	mov	r20,r2
811115b8:	00bfffc4 	movi	r2,-1
811115bc:	d9800017 	ldw	r6,0(sp)
811115c0:	a080e826 	beq	r20,r2,81111964 <_malloc_r+0x738>
811115c4:	a180a636 	bltu	r20,r6,81111860 <_malloc_r+0x634>
811115c8:	072044b4 	movhi	fp,33042
811115cc:	e7032f04 	addi	fp,fp,3260
811115d0:	e0800017 	ldw	r2,0(fp)
811115d4:	a887883a 	add	r3,r21,r2
811115d8:	e0c00015 	stw	r3,0(fp)
811115dc:	3500e626 	beq	r6,r20,81111978 <_malloc_r+0x74c>
811115e0:	b9000017 	ldw	r4,0(r23)
811115e4:	00bfffc4 	movi	r2,-1
811115e8:	2080ee26 	beq	r4,r2,811119a4 <_malloc_r+0x778>
811115ec:	a185c83a 	sub	r2,r20,r6
811115f0:	10c5883a 	add	r2,r2,r3
811115f4:	e0800015 	stw	r2,0(fp)
811115f8:	a0c001cc 	andi	r3,r20,7
811115fc:	1800bc26 	beq	r3,zero,811118f0 <_malloc_r+0x6c4>
81111600:	a0e9c83a 	sub	r20,r20,r3
81111604:	00840204 	movi	r2,4104
81111608:	a5000204 	addi	r20,r20,8
8111160c:	10c7c83a 	sub	r3,r2,r3
81111610:	a545883a 	add	r2,r20,r21
81111614:	1083ffcc 	andi	r2,r2,4095
81111618:	18abc83a 	sub	r21,r3,r2
8111161c:	a80b883a 	mov	r5,r21
81111620:	9009883a 	mov	r4,r18
81111624:	11136cc0 	call	811136cc <_sbrk_r>
81111628:	00ffffc4 	movi	r3,-1
8111162c:	10c0e126 	beq	r2,r3,811119b4 <_malloc_r+0x788>
81111630:	1505c83a 	sub	r2,r2,r20
81111634:	1545883a 	add	r2,r2,r21
81111638:	10800054 	ori	r2,r2,1
8111163c:	e0c00017 	ldw	r3,0(fp)
81111640:	9d000215 	stw	r20,8(r19)
81111644:	a0800115 	stw	r2,4(r20)
81111648:	a8c7883a 	add	r3,r21,r3
8111164c:	e0c00015 	stw	r3,0(fp)
81111650:	84c00e26 	beq	r16,r19,8111168c <_malloc_r+0x460>
81111654:	018003c4 	movi	r6,15
81111658:	3580a72e 	bgeu	r6,r22,811118f8 <_malloc_r+0x6cc>
8111165c:	81400117 	ldw	r5,4(r16)
81111660:	013ffe04 	movi	r4,-8
81111664:	b0bffd04 	addi	r2,r22,-12
81111668:	1104703a 	and	r2,r2,r4
8111166c:	2900004c 	andi	r4,r5,1
81111670:	2088b03a 	or	r4,r4,r2
81111674:	81000115 	stw	r4,4(r16)
81111678:	01400144 	movi	r5,5
8111167c:	8089883a 	add	r4,r16,r2
81111680:	21400115 	stw	r5,4(r4)
81111684:	21400215 	stw	r5,8(r4)
81111688:	3080cd36 	bltu	r6,r2,811119c0 <_malloc_r+0x794>
8111168c:	00a044b4 	movhi	r2,33042
81111690:	10832504 	addi	r2,r2,3220
81111694:	11000017 	ldw	r4,0(r2)
81111698:	20c0012e 	bgeu	r4,r3,811116a0 <_malloc_r+0x474>
8111169c:	10c00015 	stw	r3,0(r2)
811116a0:	00a044b4 	movhi	r2,33042
811116a4:	10832404 	addi	r2,r2,3216
811116a8:	11000017 	ldw	r4,0(r2)
811116ac:	9c000217 	ldw	r16,8(r19)
811116b0:	20c0012e 	bgeu	r4,r3,811116b8 <_malloc_r+0x48c>
811116b4:	10c00015 	stw	r3,0(r2)
811116b8:	80c00117 	ldw	r3,4(r16)
811116bc:	00bfff04 	movi	r2,-4
811116c0:	1886703a 	and	r3,r3,r2
811116c4:	1c45c83a 	sub	r2,r3,r17
811116c8:	1c400236 	bltu	r3,r17,811116d4 <_malloc_r+0x4a8>
811116cc:	00c003c4 	movi	r3,15
811116d0:	18800416 	blt	r3,r2,811116e4 <_malloc_r+0x4b8>
811116d4:	9009883a 	mov	r4,r18
811116d8:	1118b800 	call	81118b80 <__malloc_unlock>
811116dc:	0005883a 	mov	r2,zero
811116e0:	003f7b06 	br	811114d0 <__reset+0xfb0f14d0>
811116e4:	88c00054 	ori	r3,r17,1
811116e8:	80c00115 	stw	r3,4(r16)
811116ec:	8463883a 	add	r17,r16,r17
811116f0:	10800054 	ori	r2,r2,1
811116f4:	9c400215 	stw	r17,8(r19)
811116f8:	88800115 	stw	r2,4(r17)
811116fc:	9009883a 	mov	r4,r18
81111700:	1118b800 	call	81118b80 <__malloc_unlock>
81111704:	80800204 	addi	r2,r16,8
81111708:	003f7106 	br	811114d0 <__reset+0xfb0f14d0>
8111170c:	00c00504 	movi	r3,20
81111710:	18804a2e 	bgeu	r3,r2,8111183c <_malloc_r+0x610>
81111714:	00c01504 	movi	r3,84
81111718:	18806e36 	bltu	r3,r2,811118d4 <_malloc_r+0x6a8>
8111171c:	8804d33a 	srli	r2,r17,12
81111720:	12001bc4 	addi	r8,r2,111
81111724:	11c01b84 	addi	r7,r2,110
81111728:	4209883a 	add	r4,r8,r8
8111172c:	003edd06 	br	811112a4 <__reset+0xfb0f12a4>
81111730:	3804d27a 	srli	r2,r7,9
81111734:	00c00104 	movi	r3,4
81111738:	1880442e 	bgeu	r3,r2,8111184c <_malloc_r+0x620>
8111173c:	00c00504 	movi	r3,20
81111740:	18808136 	bltu	r3,r2,81111948 <_malloc_r+0x71c>
81111744:	11401704 	addi	r5,r2,92
81111748:	10c016c4 	addi	r3,r2,91
8111174c:	294b883a 	add	r5,r5,r5
81111750:	294b883a 	add	r5,r5,r5
81111754:	294b883a 	add	r5,r5,r5
81111758:	994b883a 	add	r5,r19,r5
8111175c:	28800017 	ldw	r2,0(r5)
81111760:	01a044b4 	movhi	r6,33042
81111764:	297ffe04 	addi	r5,r5,-8
81111768:	31bcf504 	addi	r6,r6,-3116
8111176c:	28806526 	beq	r5,r2,81111904 <_malloc_r+0x6d8>
81111770:	01bfff04 	movi	r6,-4
81111774:	10c00117 	ldw	r3,4(r2)
81111778:	1986703a 	and	r3,r3,r6
8111177c:	38c0022e 	bgeu	r7,r3,81111788 <_malloc_r+0x55c>
81111780:	10800217 	ldw	r2,8(r2)
81111784:	28bffb1e 	bne	r5,r2,81111774 <__reset+0xfb0f1774>
81111788:	11400317 	ldw	r5,12(r2)
8111178c:	98c00117 	ldw	r3,4(r19)
81111790:	81400315 	stw	r5,12(r16)
81111794:	80800215 	stw	r2,8(r16)
81111798:	2c000215 	stw	r16,8(r5)
8111179c:	14000315 	stw	r16,12(r2)
811117a0:	003ef806 	br	81111384 <__reset+0xfb0f1384>
811117a4:	88c00054 	ori	r3,r17,1
811117a8:	80c00115 	stw	r3,4(r16)
811117ac:	8463883a 	add	r17,r16,r17
811117b0:	34400515 	stw	r17,20(r6)
811117b4:	34400415 	stw	r17,16(r6)
811117b8:	10c00054 	ori	r3,r2,1
811117bc:	8a000315 	stw	r8,12(r17)
811117c0:	8a000215 	stw	r8,8(r17)
811117c4:	88c00115 	stw	r3,4(r17)
811117c8:	88a3883a 	add	r17,r17,r2
811117cc:	88800015 	stw	r2,0(r17)
811117d0:	9009883a 	mov	r4,r18
811117d4:	1118b800 	call	81118b80 <__malloc_unlock>
811117d8:	80800204 	addi	r2,r16,8
811117dc:	003f3c06 	br	811114d0 <__reset+0xfb0f14d0>
811117e0:	30c00117 	ldw	r3,4(r6)
811117e4:	003ee706 	br	81111384 <__reset+0xfb0f1384>
811117e8:	5ac00044 	addi	r11,r11,1
811117ec:	588000cc 	andi	r2,r11,3
811117f0:	31800204 	addi	r6,r6,8
811117f4:	103efd1e 	bne	r2,zero,811113ec <__reset+0xfb0f13ec>
811117f8:	00002406 	br	8111188c <_malloc_r+0x660>
811117fc:	14000317 	ldw	r16,12(r2)
81111800:	143f251e 	bne	r2,r16,81111498 <__reset+0xfb0f1498>
81111804:	21000084 	addi	r4,r4,2
81111808:	003ebc06 	br	811112fc <__reset+0xfb0f12fc>
8111180c:	8085883a 	add	r2,r16,r2
81111810:	10c00117 	ldw	r3,4(r2)
81111814:	81000317 	ldw	r4,12(r16)
81111818:	81400217 	ldw	r5,8(r16)
8111181c:	18c00054 	ori	r3,r3,1
81111820:	10c00115 	stw	r3,4(r2)
81111824:	29000315 	stw	r4,12(r5)
81111828:	21400215 	stw	r5,8(r4)
8111182c:	9009883a 	mov	r4,r18
81111830:	1118b800 	call	81118b80 <__malloc_unlock>
81111834:	80800204 	addi	r2,r16,8
81111838:	003f2506 	br	811114d0 <__reset+0xfb0f14d0>
8111183c:	12001704 	addi	r8,r2,92
81111840:	11c016c4 	addi	r7,r2,91
81111844:	4209883a 	add	r4,r8,r8
81111848:	003e9606 	br	811112a4 <__reset+0xfb0f12a4>
8111184c:	3804d1ba 	srli	r2,r7,6
81111850:	11400e44 	addi	r5,r2,57
81111854:	10c00e04 	addi	r3,r2,56
81111858:	294b883a 	add	r5,r5,r5
8111185c:	003fbc06 	br	81111750 <__reset+0xfb0f1750>
81111860:	84ff5926 	beq	r16,r19,811115c8 <__reset+0xfb0f15c8>
81111864:	00a044b4 	movhi	r2,33042
81111868:	10bcf504 	addi	r2,r2,-3116
8111186c:	14000217 	ldw	r16,8(r2)
81111870:	00bfff04 	movi	r2,-4
81111874:	80c00117 	ldw	r3,4(r16)
81111878:	1886703a 	and	r3,r3,r2
8111187c:	003f9106 	br	811116c4 <__reset+0xfb0f16c4>
81111880:	60800217 	ldw	r2,8(r12)
81111884:	213fffc4 	addi	r4,r4,-1
81111888:	1300651e 	bne	r2,r12,81111a20 <_malloc_r+0x7f4>
8111188c:	208000cc 	andi	r2,r4,3
81111890:	633ffe04 	addi	r12,r12,-8
81111894:	103ffa1e 	bne	r2,zero,81111880 <__reset+0xfb0f1880>
81111898:	98800117 	ldw	r2,4(r19)
8111189c:	0146303a 	nor	r3,zero,r5
811118a0:	1884703a 	and	r2,r3,r2
811118a4:	98800115 	stw	r2,4(r19)
811118a8:	294b883a 	add	r5,r5,r5
811118ac:	117f2836 	bltu	r2,r5,81111550 <__reset+0xfb0f1550>
811118b0:	283f2726 	beq	r5,zero,81111550 <__reset+0xfb0f1550>
811118b4:	2886703a 	and	r3,r5,r2
811118b8:	5809883a 	mov	r4,r11
811118bc:	183ec31e 	bne	r3,zero,811113cc <__reset+0xfb0f13cc>
811118c0:	294b883a 	add	r5,r5,r5
811118c4:	2886703a 	and	r3,r5,r2
811118c8:	21000104 	addi	r4,r4,4
811118cc:	183ffc26 	beq	r3,zero,811118c0 <__reset+0xfb0f18c0>
811118d0:	003ebe06 	br	811113cc <__reset+0xfb0f13cc>
811118d4:	00c05504 	movi	r3,340
811118d8:	18801236 	bltu	r3,r2,81111924 <_malloc_r+0x6f8>
811118dc:	8804d3fa 	srli	r2,r17,15
811118e0:	12001e04 	addi	r8,r2,120
811118e4:	11c01dc4 	addi	r7,r2,119
811118e8:	4209883a 	add	r4,r8,r8
811118ec:	003e6d06 	br	811112a4 <__reset+0xfb0f12a4>
811118f0:	00c40004 	movi	r3,4096
811118f4:	003f4606 	br	81111610 <__reset+0xfb0f1610>
811118f8:	00800044 	movi	r2,1
811118fc:	a0800115 	stw	r2,4(r20)
81111900:	003f7406 	br	811116d4 <__reset+0xfb0f16d4>
81111904:	1805d0ba 	srai	r2,r3,2
81111908:	01c00044 	movi	r7,1
8111190c:	30c00117 	ldw	r3,4(r6)
81111910:	388e983a 	sll	r7,r7,r2
81111914:	2805883a 	mov	r2,r5
81111918:	38c6b03a 	or	r3,r7,r3
8111191c:	30c00115 	stw	r3,4(r6)
81111920:	003f9b06 	br	81111790 <__reset+0xfb0f1790>
81111924:	00c15504 	movi	r3,1364
81111928:	18801a36 	bltu	r3,r2,81111994 <_malloc_r+0x768>
8111192c:	8804d4ba 	srli	r2,r17,18
81111930:	12001f44 	addi	r8,r2,125
81111934:	11c01f04 	addi	r7,r2,124
81111938:	4209883a 	add	r4,r8,r8
8111193c:	003e5906 	br	811112a4 <__reset+0xfb0f12a4>
81111940:	ad400404 	addi	r21,r21,16
81111944:	003f1706 	br	811115a4 <__reset+0xfb0f15a4>
81111948:	00c01504 	movi	r3,84
8111194c:	18802336 	bltu	r3,r2,811119dc <_malloc_r+0x7b0>
81111950:	3804d33a 	srli	r2,r7,12
81111954:	11401bc4 	addi	r5,r2,111
81111958:	10c01b84 	addi	r3,r2,110
8111195c:	294b883a 	add	r5,r5,r5
81111960:	003f7b06 	br	81111750 <__reset+0xfb0f1750>
81111964:	9c000217 	ldw	r16,8(r19)
81111968:	00bfff04 	movi	r2,-4
8111196c:	80c00117 	ldw	r3,4(r16)
81111970:	1886703a 	and	r3,r3,r2
81111974:	003f5306 	br	811116c4 <__reset+0xfb0f16c4>
81111978:	3083ffcc 	andi	r2,r6,4095
8111197c:	103f181e 	bne	r2,zero,811115e0 <__reset+0xfb0f15e0>
81111980:	99000217 	ldw	r4,8(r19)
81111984:	b545883a 	add	r2,r22,r21
81111988:	10800054 	ori	r2,r2,1
8111198c:	20800115 	stw	r2,4(r4)
81111990:	003f3e06 	br	8111168c <__reset+0xfb0f168c>
81111994:	01003f84 	movi	r4,254
81111998:	02001fc4 	movi	r8,127
8111199c:	01c01f84 	movi	r7,126
811119a0:	003e4006 	br	811112a4 <__reset+0xfb0f12a4>
811119a4:	00a044b4 	movhi	r2,33042
811119a8:	1082f104 	addi	r2,r2,3012
811119ac:	15000015 	stw	r20,0(r2)
811119b0:	003f1106 	br	811115f8 <__reset+0xfb0f15f8>
811119b4:	00800044 	movi	r2,1
811119b8:	002b883a 	mov	r21,zero
811119bc:	003f1f06 	br	8111163c <__reset+0xfb0f163c>
811119c0:	81400204 	addi	r5,r16,8
811119c4:	9009883a 	mov	r4,r18
811119c8:	11106400 	call	81110640 <_free_r>
811119cc:	00a044b4 	movhi	r2,33042
811119d0:	10832f04 	addi	r2,r2,3260
811119d4:	10c00017 	ldw	r3,0(r2)
811119d8:	003f2c06 	br	8111168c <__reset+0xfb0f168c>
811119dc:	00c05504 	movi	r3,340
811119e0:	18800536 	bltu	r3,r2,811119f8 <_malloc_r+0x7cc>
811119e4:	3804d3fa 	srli	r2,r7,15
811119e8:	11401e04 	addi	r5,r2,120
811119ec:	10c01dc4 	addi	r3,r2,119
811119f0:	294b883a 	add	r5,r5,r5
811119f4:	003f5606 	br	81111750 <__reset+0xfb0f1750>
811119f8:	00c15504 	movi	r3,1364
811119fc:	18800536 	bltu	r3,r2,81111a14 <_malloc_r+0x7e8>
81111a00:	3804d4ba 	srli	r2,r7,18
81111a04:	11401f44 	addi	r5,r2,125
81111a08:	10c01f04 	addi	r3,r2,124
81111a0c:	294b883a 	add	r5,r5,r5
81111a10:	003f4f06 	br	81111750 <__reset+0xfb0f1750>
81111a14:	01403f84 	movi	r5,254
81111a18:	00c01f84 	movi	r3,126
81111a1c:	003f4c06 	br	81111750 <__reset+0xfb0f1750>
81111a20:	98800117 	ldw	r2,4(r19)
81111a24:	003fa006 	br	811118a8 <__reset+0xfb0f18a8>
81111a28:	8808d0fa 	srli	r4,r17,3
81111a2c:	20800044 	addi	r2,r4,1
81111a30:	1085883a 	add	r2,r2,r2
81111a34:	003e9006 	br	81111478 <__reset+0xfb0f1478>

81111a38 <memchr>:
81111a38:	208000cc 	andi	r2,r4,3
81111a3c:	280f883a 	mov	r7,r5
81111a40:	10003426 	beq	r2,zero,81111b14 <memchr+0xdc>
81111a44:	30bfffc4 	addi	r2,r6,-1
81111a48:	30001a26 	beq	r6,zero,81111ab4 <memchr+0x7c>
81111a4c:	20c00003 	ldbu	r3,0(r4)
81111a50:	29803fcc 	andi	r6,r5,255
81111a54:	30c0051e 	bne	r6,r3,81111a6c <memchr+0x34>
81111a58:	00001806 	br	81111abc <memchr+0x84>
81111a5c:	10001526 	beq	r2,zero,81111ab4 <memchr+0x7c>
81111a60:	20c00003 	ldbu	r3,0(r4)
81111a64:	10bfffc4 	addi	r2,r2,-1
81111a68:	30c01426 	beq	r6,r3,81111abc <memchr+0x84>
81111a6c:	21000044 	addi	r4,r4,1
81111a70:	20c000cc 	andi	r3,r4,3
81111a74:	183ff91e 	bne	r3,zero,81111a5c <__reset+0xfb0f1a5c>
81111a78:	020000c4 	movi	r8,3
81111a7c:	40801136 	bltu	r8,r2,81111ac4 <memchr+0x8c>
81111a80:	10000c26 	beq	r2,zero,81111ab4 <memchr+0x7c>
81111a84:	20c00003 	ldbu	r3,0(r4)
81111a88:	29403fcc 	andi	r5,r5,255
81111a8c:	28c00b26 	beq	r5,r3,81111abc <memchr+0x84>
81111a90:	20c00044 	addi	r3,r4,1
81111a94:	39803fcc 	andi	r6,r7,255
81111a98:	2089883a 	add	r4,r4,r2
81111a9c:	00000306 	br	81111aac <memchr+0x74>
81111aa0:	18c00044 	addi	r3,r3,1
81111aa4:	197fffc3 	ldbu	r5,-1(r3)
81111aa8:	31400526 	beq	r6,r5,81111ac0 <memchr+0x88>
81111aac:	1805883a 	mov	r2,r3
81111ab0:	20fffb1e 	bne	r4,r3,81111aa0 <__reset+0xfb0f1aa0>
81111ab4:	0005883a 	mov	r2,zero
81111ab8:	f800283a 	ret
81111abc:	2005883a 	mov	r2,r4
81111ac0:	f800283a 	ret
81111ac4:	28c03fcc 	andi	r3,r5,255
81111ac8:	1812923a 	slli	r9,r3,8
81111acc:	02ffbff4 	movhi	r11,65279
81111ad0:	02a02074 	movhi	r10,32897
81111ad4:	48d2b03a 	or	r9,r9,r3
81111ad8:	4806943a 	slli	r3,r9,16
81111adc:	5affbfc4 	addi	r11,r11,-257
81111ae0:	52a02004 	addi	r10,r10,-32640
81111ae4:	48d2b03a 	or	r9,r9,r3
81111ae8:	20c00017 	ldw	r3,0(r4)
81111aec:	48c6f03a 	xor	r3,r9,r3
81111af0:	1acd883a 	add	r6,r3,r11
81111af4:	00c6303a 	nor	r3,zero,r3
81111af8:	30c6703a 	and	r3,r6,r3
81111afc:	1a86703a 	and	r3,r3,r10
81111b00:	183fe01e 	bne	r3,zero,81111a84 <__reset+0xfb0f1a84>
81111b04:	10bfff04 	addi	r2,r2,-4
81111b08:	21000104 	addi	r4,r4,4
81111b0c:	40bff636 	bltu	r8,r2,81111ae8 <__reset+0xfb0f1ae8>
81111b10:	003fdb06 	br	81111a80 <__reset+0xfb0f1a80>
81111b14:	3005883a 	mov	r2,r6
81111b18:	003fd706 	br	81111a78 <__reset+0xfb0f1a78>

81111b1c <memmove>:
81111b1c:	2005883a 	mov	r2,r4
81111b20:	29000b2e 	bgeu	r5,r4,81111b50 <memmove+0x34>
81111b24:	298f883a 	add	r7,r5,r6
81111b28:	21c0092e 	bgeu	r4,r7,81111b50 <memmove+0x34>
81111b2c:	2187883a 	add	r3,r4,r6
81111b30:	198bc83a 	sub	r5,r3,r6
81111b34:	30004826 	beq	r6,zero,81111c58 <memmove+0x13c>
81111b38:	39ffffc4 	addi	r7,r7,-1
81111b3c:	39000003 	ldbu	r4,0(r7)
81111b40:	18ffffc4 	addi	r3,r3,-1
81111b44:	19000005 	stb	r4,0(r3)
81111b48:	28fffb1e 	bne	r5,r3,81111b38 <__reset+0xfb0f1b38>
81111b4c:	f800283a 	ret
81111b50:	00c003c4 	movi	r3,15
81111b54:	1980412e 	bgeu	r3,r6,81111c5c <memmove+0x140>
81111b58:	2886b03a 	or	r3,r5,r2
81111b5c:	18c000cc 	andi	r3,r3,3
81111b60:	1800401e 	bne	r3,zero,81111c64 <memmove+0x148>
81111b64:	33fffc04 	addi	r15,r6,-16
81111b68:	781ed13a 	srli	r15,r15,4
81111b6c:	28c00104 	addi	r3,r5,4
81111b70:	13400104 	addi	r13,r2,4
81111b74:	781c913a 	slli	r14,r15,4
81111b78:	2b000204 	addi	r12,r5,8
81111b7c:	12c00204 	addi	r11,r2,8
81111b80:	73800504 	addi	r14,r14,20
81111b84:	2a800304 	addi	r10,r5,12
81111b88:	12400304 	addi	r9,r2,12
81111b8c:	2b9d883a 	add	r14,r5,r14
81111b90:	2811883a 	mov	r8,r5
81111b94:	100f883a 	mov	r7,r2
81111b98:	41000017 	ldw	r4,0(r8)
81111b9c:	39c00404 	addi	r7,r7,16
81111ba0:	18c00404 	addi	r3,r3,16
81111ba4:	393ffc15 	stw	r4,-16(r7)
81111ba8:	193ffc17 	ldw	r4,-16(r3)
81111bac:	6b400404 	addi	r13,r13,16
81111bb0:	5ac00404 	addi	r11,r11,16
81111bb4:	693ffc15 	stw	r4,-16(r13)
81111bb8:	61000017 	ldw	r4,0(r12)
81111bbc:	4a400404 	addi	r9,r9,16
81111bc0:	42000404 	addi	r8,r8,16
81111bc4:	593ffc15 	stw	r4,-16(r11)
81111bc8:	51000017 	ldw	r4,0(r10)
81111bcc:	63000404 	addi	r12,r12,16
81111bd0:	52800404 	addi	r10,r10,16
81111bd4:	493ffc15 	stw	r4,-16(r9)
81111bd8:	1bbfef1e 	bne	r3,r14,81111b98 <__reset+0xfb0f1b98>
81111bdc:	79000044 	addi	r4,r15,1
81111be0:	2008913a 	slli	r4,r4,4
81111be4:	328003cc 	andi	r10,r6,15
81111be8:	02c000c4 	movi	r11,3
81111bec:	1107883a 	add	r3,r2,r4
81111bf0:	290b883a 	add	r5,r5,r4
81111bf4:	5a801e2e 	bgeu	r11,r10,81111c70 <memmove+0x154>
81111bf8:	1813883a 	mov	r9,r3
81111bfc:	2811883a 	mov	r8,r5
81111c00:	500f883a 	mov	r7,r10
81111c04:	41000017 	ldw	r4,0(r8)
81111c08:	4a400104 	addi	r9,r9,4
81111c0c:	39ffff04 	addi	r7,r7,-4
81111c10:	493fff15 	stw	r4,-4(r9)
81111c14:	42000104 	addi	r8,r8,4
81111c18:	59fffa36 	bltu	r11,r7,81111c04 <__reset+0xfb0f1c04>
81111c1c:	513fff04 	addi	r4,r10,-4
81111c20:	2008d0ba 	srli	r4,r4,2
81111c24:	318000cc 	andi	r6,r6,3
81111c28:	21000044 	addi	r4,r4,1
81111c2c:	2109883a 	add	r4,r4,r4
81111c30:	2109883a 	add	r4,r4,r4
81111c34:	1907883a 	add	r3,r3,r4
81111c38:	290b883a 	add	r5,r5,r4
81111c3c:	30000b26 	beq	r6,zero,81111c6c <memmove+0x150>
81111c40:	198d883a 	add	r6,r3,r6
81111c44:	29c00003 	ldbu	r7,0(r5)
81111c48:	18c00044 	addi	r3,r3,1
81111c4c:	29400044 	addi	r5,r5,1
81111c50:	19ffffc5 	stb	r7,-1(r3)
81111c54:	19bffb1e 	bne	r3,r6,81111c44 <__reset+0xfb0f1c44>
81111c58:	f800283a 	ret
81111c5c:	1007883a 	mov	r3,r2
81111c60:	003ff606 	br	81111c3c <__reset+0xfb0f1c3c>
81111c64:	1007883a 	mov	r3,r2
81111c68:	003ff506 	br	81111c40 <__reset+0xfb0f1c40>
81111c6c:	f800283a 	ret
81111c70:	500d883a 	mov	r6,r10
81111c74:	003ff106 	br	81111c3c <__reset+0xfb0f1c3c>

81111c78 <memset>:
81111c78:	20c000cc 	andi	r3,r4,3
81111c7c:	2005883a 	mov	r2,r4
81111c80:	18004426 	beq	r3,zero,81111d94 <memset+0x11c>
81111c84:	31ffffc4 	addi	r7,r6,-1
81111c88:	30004026 	beq	r6,zero,81111d8c <memset+0x114>
81111c8c:	2813883a 	mov	r9,r5
81111c90:	200d883a 	mov	r6,r4
81111c94:	2007883a 	mov	r3,r4
81111c98:	00000406 	br	81111cac <memset+0x34>
81111c9c:	3a3fffc4 	addi	r8,r7,-1
81111ca0:	31800044 	addi	r6,r6,1
81111ca4:	38003926 	beq	r7,zero,81111d8c <memset+0x114>
81111ca8:	400f883a 	mov	r7,r8
81111cac:	18c00044 	addi	r3,r3,1
81111cb0:	32400005 	stb	r9,0(r6)
81111cb4:	1a0000cc 	andi	r8,r3,3
81111cb8:	403ff81e 	bne	r8,zero,81111c9c <__reset+0xfb0f1c9c>
81111cbc:	010000c4 	movi	r4,3
81111cc0:	21c02d2e 	bgeu	r4,r7,81111d78 <memset+0x100>
81111cc4:	29003fcc 	andi	r4,r5,255
81111cc8:	200c923a 	slli	r6,r4,8
81111ccc:	3108b03a 	or	r4,r6,r4
81111cd0:	200c943a 	slli	r6,r4,16
81111cd4:	218cb03a 	or	r6,r4,r6
81111cd8:	010003c4 	movi	r4,15
81111cdc:	21c0182e 	bgeu	r4,r7,81111d40 <memset+0xc8>
81111ce0:	3b3ffc04 	addi	r12,r7,-16
81111ce4:	6018d13a 	srli	r12,r12,4
81111ce8:	1a000104 	addi	r8,r3,4
81111cec:	1ac00204 	addi	r11,r3,8
81111cf0:	6008913a 	slli	r4,r12,4
81111cf4:	1a800304 	addi	r10,r3,12
81111cf8:	1813883a 	mov	r9,r3
81111cfc:	21000504 	addi	r4,r4,20
81111d00:	1909883a 	add	r4,r3,r4
81111d04:	49800015 	stw	r6,0(r9)
81111d08:	41800015 	stw	r6,0(r8)
81111d0c:	59800015 	stw	r6,0(r11)
81111d10:	51800015 	stw	r6,0(r10)
81111d14:	42000404 	addi	r8,r8,16
81111d18:	4a400404 	addi	r9,r9,16
81111d1c:	5ac00404 	addi	r11,r11,16
81111d20:	52800404 	addi	r10,r10,16
81111d24:	413ff71e 	bne	r8,r4,81111d04 <__reset+0xfb0f1d04>
81111d28:	63000044 	addi	r12,r12,1
81111d2c:	6018913a 	slli	r12,r12,4
81111d30:	39c003cc 	andi	r7,r7,15
81111d34:	010000c4 	movi	r4,3
81111d38:	1b07883a 	add	r3,r3,r12
81111d3c:	21c00e2e 	bgeu	r4,r7,81111d78 <memset+0x100>
81111d40:	1813883a 	mov	r9,r3
81111d44:	3811883a 	mov	r8,r7
81111d48:	010000c4 	movi	r4,3
81111d4c:	49800015 	stw	r6,0(r9)
81111d50:	423fff04 	addi	r8,r8,-4
81111d54:	4a400104 	addi	r9,r9,4
81111d58:	223ffc36 	bltu	r4,r8,81111d4c <__reset+0xfb0f1d4c>
81111d5c:	393fff04 	addi	r4,r7,-4
81111d60:	2008d0ba 	srli	r4,r4,2
81111d64:	39c000cc 	andi	r7,r7,3
81111d68:	21000044 	addi	r4,r4,1
81111d6c:	2109883a 	add	r4,r4,r4
81111d70:	2109883a 	add	r4,r4,r4
81111d74:	1907883a 	add	r3,r3,r4
81111d78:	38000526 	beq	r7,zero,81111d90 <memset+0x118>
81111d7c:	19cf883a 	add	r7,r3,r7
81111d80:	19400005 	stb	r5,0(r3)
81111d84:	18c00044 	addi	r3,r3,1
81111d88:	38fffd1e 	bne	r7,r3,81111d80 <__reset+0xfb0f1d80>
81111d8c:	f800283a 	ret
81111d90:	f800283a 	ret
81111d94:	2007883a 	mov	r3,r4
81111d98:	300f883a 	mov	r7,r6
81111d9c:	003fc706 	br	81111cbc <__reset+0xfb0f1cbc>

81111da0 <_Balloc>:
81111da0:	20801317 	ldw	r2,76(r4)
81111da4:	defffc04 	addi	sp,sp,-16
81111da8:	dc400115 	stw	r17,4(sp)
81111dac:	dc000015 	stw	r16,0(sp)
81111db0:	dfc00315 	stw	ra,12(sp)
81111db4:	dc800215 	stw	r18,8(sp)
81111db8:	2023883a 	mov	r17,r4
81111dbc:	2821883a 	mov	r16,r5
81111dc0:	10000f26 	beq	r2,zero,81111e00 <_Balloc+0x60>
81111dc4:	8407883a 	add	r3,r16,r16
81111dc8:	18c7883a 	add	r3,r3,r3
81111dcc:	10c7883a 	add	r3,r2,r3
81111dd0:	18800017 	ldw	r2,0(r3)
81111dd4:	10001126 	beq	r2,zero,81111e1c <_Balloc+0x7c>
81111dd8:	11000017 	ldw	r4,0(r2)
81111ddc:	19000015 	stw	r4,0(r3)
81111de0:	10000415 	stw	zero,16(r2)
81111de4:	10000315 	stw	zero,12(r2)
81111de8:	dfc00317 	ldw	ra,12(sp)
81111dec:	dc800217 	ldw	r18,8(sp)
81111df0:	dc400117 	ldw	r17,4(sp)
81111df4:	dc000017 	ldw	r16,0(sp)
81111df8:	dec00404 	addi	sp,sp,16
81111dfc:	f800283a 	ret
81111e00:	01800844 	movi	r6,33
81111e04:	01400104 	movi	r5,4
81111e08:	111518c0 	call	8111518c <_calloc_r>
81111e0c:	88801315 	stw	r2,76(r17)
81111e10:	103fec1e 	bne	r2,zero,81111dc4 <__reset+0xfb0f1dc4>
81111e14:	0005883a 	mov	r2,zero
81111e18:	003ff306 	br	81111de8 <__reset+0xfb0f1de8>
81111e1c:	01400044 	movi	r5,1
81111e20:	2c24983a 	sll	r18,r5,r16
81111e24:	8809883a 	mov	r4,r17
81111e28:	91800144 	addi	r6,r18,5
81111e2c:	318d883a 	add	r6,r6,r6
81111e30:	318d883a 	add	r6,r6,r6
81111e34:	111518c0 	call	8111518c <_calloc_r>
81111e38:	103ff626 	beq	r2,zero,81111e14 <__reset+0xfb0f1e14>
81111e3c:	14000115 	stw	r16,4(r2)
81111e40:	14800215 	stw	r18,8(r2)
81111e44:	003fe606 	br	81111de0 <__reset+0xfb0f1de0>

81111e48 <_Bfree>:
81111e48:	28000826 	beq	r5,zero,81111e6c <_Bfree+0x24>
81111e4c:	28c00117 	ldw	r3,4(r5)
81111e50:	20801317 	ldw	r2,76(r4)
81111e54:	18c7883a 	add	r3,r3,r3
81111e58:	18c7883a 	add	r3,r3,r3
81111e5c:	10c5883a 	add	r2,r2,r3
81111e60:	10c00017 	ldw	r3,0(r2)
81111e64:	28c00015 	stw	r3,0(r5)
81111e68:	11400015 	stw	r5,0(r2)
81111e6c:	f800283a 	ret

81111e70 <__multadd>:
81111e70:	defffa04 	addi	sp,sp,-24
81111e74:	dc800315 	stw	r18,12(sp)
81111e78:	dc400215 	stw	r17,8(sp)
81111e7c:	dc000115 	stw	r16,4(sp)
81111e80:	2823883a 	mov	r17,r5
81111e84:	2c000417 	ldw	r16,16(r5)
81111e88:	dfc00515 	stw	ra,20(sp)
81111e8c:	dcc00415 	stw	r19,16(sp)
81111e90:	2025883a 	mov	r18,r4
81111e94:	29400504 	addi	r5,r5,20
81111e98:	0011883a 	mov	r8,zero
81111e9c:	28c00017 	ldw	r3,0(r5)
81111ea0:	29400104 	addi	r5,r5,4
81111ea4:	42000044 	addi	r8,r8,1
81111ea8:	18bfffcc 	andi	r2,r3,65535
81111eac:	1185383a 	mul	r2,r2,r6
81111eb0:	1806d43a 	srli	r3,r3,16
81111eb4:	11cf883a 	add	r7,r2,r7
81111eb8:	3808d43a 	srli	r4,r7,16
81111ebc:	1987383a 	mul	r3,r3,r6
81111ec0:	38bfffcc 	andi	r2,r7,65535
81111ec4:	1907883a 	add	r3,r3,r4
81111ec8:	1808943a 	slli	r4,r3,16
81111ecc:	180ed43a 	srli	r7,r3,16
81111ed0:	2085883a 	add	r2,r4,r2
81111ed4:	28bfff15 	stw	r2,-4(r5)
81111ed8:	443ff016 	blt	r8,r16,81111e9c <__reset+0xfb0f1e9c>
81111edc:	38000926 	beq	r7,zero,81111f04 <__multadd+0x94>
81111ee0:	88800217 	ldw	r2,8(r17)
81111ee4:	80800f0e 	bge	r16,r2,81111f24 <__multadd+0xb4>
81111ee8:	80800144 	addi	r2,r16,5
81111eec:	1085883a 	add	r2,r2,r2
81111ef0:	1085883a 	add	r2,r2,r2
81111ef4:	8885883a 	add	r2,r17,r2
81111ef8:	11c00015 	stw	r7,0(r2)
81111efc:	84000044 	addi	r16,r16,1
81111f00:	8c000415 	stw	r16,16(r17)
81111f04:	8805883a 	mov	r2,r17
81111f08:	dfc00517 	ldw	ra,20(sp)
81111f0c:	dcc00417 	ldw	r19,16(sp)
81111f10:	dc800317 	ldw	r18,12(sp)
81111f14:	dc400217 	ldw	r17,8(sp)
81111f18:	dc000117 	ldw	r16,4(sp)
81111f1c:	dec00604 	addi	sp,sp,24
81111f20:	f800283a 	ret
81111f24:	89400117 	ldw	r5,4(r17)
81111f28:	9009883a 	mov	r4,r18
81111f2c:	d9c00015 	stw	r7,0(sp)
81111f30:	29400044 	addi	r5,r5,1
81111f34:	1111da00 	call	81111da0 <_Balloc>
81111f38:	89800417 	ldw	r6,16(r17)
81111f3c:	89400304 	addi	r5,r17,12
81111f40:	11000304 	addi	r4,r2,12
81111f44:	31800084 	addi	r6,r6,2
81111f48:	318d883a 	add	r6,r6,r6
81111f4c:	318d883a 	add	r6,r6,r6
81111f50:	1027883a 	mov	r19,r2
81111f54:	110be600 	call	8110be60 <memcpy>
81111f58:	d9c00017 	ldw	r7,0(sp)
81111f5c:	88000a26 	beq	r17,zero,81111f88 <__multadd+0x118>
81111f60:	88c00117 	ldw	r3,4(r17)
81111f64:	90801317 	ldw	r2,76(r18)
81111f68:	18c7883a 	add	r3,r3,r3
81111f6c:	18c7883a 	add	r3,r3,r3
81111f70:	10c5883a 	add	r2,r2,r3
81111f74:	10c00017 	ldw	r3,0(r2)
81111f78:	88c00015 	stw	r3,0(r17)
81111f7c:	14400015 	stw	r17,0(r2)
81111f80:	9823883a 	mov	r17,r19
81111f84:	003fd806 	br	81111ee8 <__reset+0xfb0f1ee8>
81111f88:	9823883a 	mov	r17,r19
81111f8c:	003fd606 	br	81111ee8 <__reset+0xfb0f1ee8>

81111f90 <__s2b>:
81111f90:	defff904 	addi	sp,sp,-28
81111f94:	dc400115 	stw	r17,4(sp)
81111f98:	dc000015 	stw	r16,0(sp)
81111f9c:	2023883a 	mov	r17,r4
81111fa0:	2821883a 	mov	r16,r5
81111fa4:	39000204 	addi	r4,r7,8
81111fa8:	01400244 	movi	r5,9
81111fac:	dcc00315 	stw	r19,12(sp)
81111fb0:	dc800215 	stw	r18,8(sp)
81111fb4:	dfc00615 	stw	ra,24(sp)
81111fb8:	dd400515 	stw	r21,20(sp)
81111fbc:	dd000415 	stw	r20,16(sp)
81111fc0:	3825883a 	mov	r18,r7
81111fc4:	3027883a 	mov	r19,r6
81111fc8:	11163640 	call	81116364 <__divsi3>
81111fcc:	00c00044 	movi	r3,1
81111fd0:	000b883a 	mov	r5,zero
81111fd4:	1880030e 	bge	r3,r2,81111fe4 <__s2b+0x54>
81111fd8:	18c7883a 	add	r3,r3,r3
81111fdc:	29400044 	addi	r5,r5,1
81111fe0:	18bffd16 	blt	r3,r2,81111fd8 <__reset+0xfb0f1fd8>
81111fe4:	8809883a 	mov	r4,r17
81111fe8:	1111da00 	call	81111da0 <_Balloc>
81111fec:	d8c00717 	ldw	r3,28(sp)
81111ff0:	10c00515 	stw	r3,20(r2)
81111ff4:	00c00044 	movi	r3,1
81111ff8:	10c00415 	stw	r3,16(r2)
81111ffc:	00c00244 	movi	r3,9
81112000:	1cc0210e 	bge	r3,r19,81112088 <__s2b+0xf8>
81112004:	80eb883a 	add	r21,r16,r3
81112008:	a829883a 	mov	r20,r21
8111200c:	84e1883a 	add	r16,r16,r19
81112010:	a1c00007 	ldb	r7,0(r20)
81112014:	01800284 	movi	r6,10
81112018:	a5000044 	addi	r20,r20,1
8111201c:	100b883a 	mov	r5,r2
81112020:	39fff404 	addi	r7,r7,-48
81112024:	8809883a 	mov	r4,r17
81112028:	1111e700 	call	81111e70 <__multadd>
8111202c:	a43ff81e 	bne	r20,r16,81112010 <__reset+0xfb0f2010>
81112030:	ace1883a 	add	r16,r21,r19
81112034:	843ffe04 	addi	r16,r16,-8
81112038:	9c800a0e 	bge	r19,r18,81112064 <__s2b+0xd4>
8111203c:	94e5c83a 	sub	r18,r18,r19
81112040:	84a5883a 	add	r18,r16,r18
81112044:	81c00007 	ldb	r7,0(r16)
81112048:	01800284 	movi	r6,10
8111204c:	84000044 	addi	r16,r16,1
81112050:	100b883a 	mov	r5,r2
81112054:	39fff404 	addi	r7,r7,-48
81112058:	8809883a 	mov	r4,r17
8111205c:	1111e700 	call	81111e70 <__multadd>
81112060:	84bff81e 	bne	r16,r18,81112044 <__reset+0xfb0f2044>
81112064:	dfc00617 	ldw	ra,24(sp)
81112068:	dd400517 	ldw	r21,20(sp)
8111206c:	dd000417 	ldw	r20,16(sp)
81112070:	dcc00317 	ldw	r19,12(sp)
81112074:	dc800217 	ldw	r18,8(sp)
81112078:	dc400117 	ldw	r17,4(sp)
8111207c:	dc000017 	ldw	r16,0(sp)
81112080:	dec00704 	addi	sp,sp,28
81112084:	f800283a 	ret
81112088:	84000284 	addi	r16,r16,10
8111208c:	1827883a 	mov	r19,r3
81112090:	003fe906 	br	81112038 <__reset+0xfb0f2038>

81112094 <__hi0bits>:
81112094:	20bfffec 	andhi	r2,r4,65535
81112098:	1000141e 	bne	r2,zero,811120ec <__hi0bits+0x58>
8111209c:	2008943a 	slli	r4,r4,16
811120a0:	00800404 	movi	r2,16
811120a4:	20ffc02c 	andhi	r3,r4,65280
811120a8:	1800021e 	bne	r3,zero,811120b4 <__hi0bits+0x20>
811120ac:	2008923a 	slli	r4,r4,8
811120b0:	10800204 	addi	r2,r2,8
811120b4:	20fc002c 	andhi	r3,r4,61440
811120b8:	1800021e 	bne	r3,zero,811120c4 <__hi0bits+0x30>
811120bc:	2008913a 	slli	r4,r4,4
811120c0:	10800104 	addi	r2,r2,4
811120c4:	20f0002c 	andhi	r3,r4,49152
811120c8:	1800031e 	bne	r3,zero,811120d8 <__hi0bits+0x44>
811120cc:	2109883a 	add	r4,r4,r4
811120d0:	10800084 	addi	r2,r2,2
811120d4:	2109883a 	add	r4,r4,r4
811120d8:	20000316 	blt	r4,zero,811120e8 <__hi0bits+0x54>
811120dc:	2110002c 	andhi	r4,r4,16384
811120e0:	2000041e 	bne	r4,zero,811120f4 <__hi0bits+0x60>
811120e4:	00800804 	movi	r2,32
811120e8:	f800283a 	ret
811120ec:	0005883a 	mov	r2,zero
811120f0:	003fec06 	br	811120a4 <__reset+0xfb0f20a4>
811120f4:	10800044 	addi	r2,r2,1
811120f8:	f800283a 	ret

811120fc <__lo0bits>:
811120fc:	20c00017 	ldw	r3,0(r4)
81112100:	188001cc 	andi	r2,r3,7
81112104:	10000826 	beq	r2,zero,81112128 <__lo0bits+0x2c>
81112108:	1880004c 	andi	r2,r3,1
8111210c:	1000211e 	bne	r2,zero,81112194 <__lo0bits+0x98>
81112110:	1880008c 	andi	r2,r3,2
81112114:	1000211e 	bne	r2,zero,8111219c <__lo0bits+0xa0>
81112118:	1806d0ba 	srli	r3,r3,2
8111211c:	00800084 	movi	r2,2
81112120:	20c00015 	stw	r3,0(r4)
81112124:	f800283a 	ret
81112128:	18bfffcc 	andi	r2,r3,65535
8111212c:	10001326 	beq	r2,zero,8111217c <__lo0bits+0x80>
81112130:	0005883a 	mov	r2,zero
81112134:	19403fcc 	andi	r5,r3,255
81112138:	2800021e 	bne	r5,zero,81112144 <__lo0bits+0x48>
8111213c:	1806d23a 	srli	r3,r3,8
81112140:	10800204 	addi	r2,r2,8
81112144:	194003cc 	andi	r5,r3,15
81112148:	2800021e 	bne	r5,zero,81112154 <__lo0bits+0x58>
8111214c:	1806d13a 	srli	r3,r3,4
81112150:	10800104 	addi	r2,r2,4
81112154:	194000cc 	andi	r5,r3,3
81112158:	2800021e 	bne	r5,zero,81112164 <__lo0bits+0x68>
8111215c:	1806d0ba 	srli	r3,r3,2
81112160:	10800084 	addi	r2,r2,2
81112164:	1940004c 	andi	r5,r3,1
81112168:	2800081e 	bne	r5,zero,8111218c <__lo0bits+0x90>
8111216c:	1806d07a 	srli	r3,r3,1
81112170:	1800051e 	bne	r3,zero,81112188 <__lo0bits+0x8c>
81112174:	00800804 	movi	r2,32
81112178:	f800283a 	ret
8111217c:	1806d43a 	srli	r3,r3,16
81112180:	00800404 	movi	r2,16
81112184:	003feb06 	br	81112134 <__reset+0xfb0f2134>
81112188:	10800044 	addi	r2,r2,1
8111218c:	20c00015 	stw	r3,0(r4)
81112190:	f800283a 	ret
81112194:	0005883a 	mov	r2,zero
81112198:	f800283a 	ret
8111219c:	1806d07a 	srli	r3,r3,1
811121a0:	00800044 	movi	r2,1
811121a4:	20c00015 	stw	r3,0(r4)
811121a8:	f800283a 	ret

811121ac <__i2b>:
811121ac:	defffd04 	addi	sp,sp,-12
811121b0:	dc000015 	stw	r16,0(sp)
811121b4:	04000044 	movi	r16,1
811121b8:	dc400115 	stw	r17,4(sp)
811121bc:	2823883a 	mov	r17,r5
811121c0:	800b883a 	mov	r5,r16
811121c4:	dfc00215 	stw	ra,8(sp)
811121c8:	1111da00 	call	81111da0 <_Balloc>
811121cc:	14400515 	stw	r17,20(r2)
811121d0:	14000415 	stw	r16,16(r2)
811121d4:	dfc00217 	ldw	ra,8(sp)
811121d8:	dc400117 	ldw	r17,4(sp)
811121dc:	dc000017 	ldw	r16,0(sp)
811121e0:	dec00304 	addi	sp,sp,12
811121e4:	f800283a 	ret

811121e8 <__multiply>:
811121e8:	defffa04 	addi	sp,sp,-24
811121ec:	dcc00315 	stw	r19,12(sp)
811121f0:	dc800215 	stw	r18,8(sp)
811121f4:	34c00417 	ldw	r19,16(r6)
811121f8:	2c800417 	ldw	r18,16(r5)
811121fc:	dd000415 	stw	r20,16(sp)
81112200:	dc400115 	stw	r17,4(sp)
81112204:	dfc00515 	stw	ra,20(sp)
81112208:	dc000015 	stw	r16,0(sp)
8111220c:	2829883a 	mov	r20,r5
81112210:	3023883a 	mov	r17,r6
81112214:	94c0050e 	bge	r18,r19,8111222c <__multiply+0x44>
81112218:	9007883a 	mov	r3,r18
8111221c:	3029883a 	mov	r20,r6
81112220:	9825883a 	mov	r18,r19
81112224:	2823883a 	mov	r17,r5
81112228:	1827883a 	mov	r19,r3
8111222c:	a0800217 	ldw	r2,8(r20)
81112230:	94e1883a 	add	r16,r18,r19
81112234:	a1400117 	ldw	r5,4(r20)
81112238:	1400010e 	bge	r2,r16,81112240 <__multiply+0x58>
8111223c:	29400044 	addi	r5,r5,1
81112240:	1111da00 	call	81111da0 <_Balloc>
81112244:	8415883a 	add	r10,r16,r16
81112248:	12c00504 	addi	r11,r2,20
8111224c:	5295883a 	add	r10,r10,r10
81112250:	5a95883a 	add	r10,r11,r10
81112254:	5807883a 	mov	r3,r11
81112258:	5a80032e 	bgeu	r11,r10,81112268 <__multiply+0x80>
8111225c:	18000015 	stw	zero,0(r3)
81112260:	18c00104 	addi	r3,r3,4
81112264:	1abffd36 	bltu	r3,r10,8111225c <__reset+0xfb0f225c>
81112268:	9ce7883a 	add	r19,r19,r19
8111226c:	94a5883a 	add	r18,r18,r18
81112270:	89800504 	addi	r6,r17,20
81112274:	9ce7883a 	add	r19,r19,r19
81112278:	a3400504 	addi	r13,r20,20
8111227c:	94a5883a 	add	r18,r18,r18
81112280:	34d9883a 	add	r12,r6,r19
81112284:	6c93883a 	add	r9,r13,r18
81112288:	3300422e 	bgeu	r6,r12,81112394 <__multiply+0x1ac>
8111228c:	37c00017 	ldw	ra,0(r6)
81112290:	fbffffcc 	andi	r15,ra,65535
81112294:	78001b26 	beq	r15,zero,81112304 <__multiply+0x11c>
81112298:	5811883a 	mov	r8,r11
8111229c:	681d883a 	mov	r14,r13
811122a0:	000f883a 	mov	r7,zero
811122a4:	71000017 	ldw	r4,0(r14)
811122a8:	40c00017 	ldw	r3,0(r8)
811122ac:	73800104 	addi	r14,r14,4
811122b0:	217fffcc 	andi	r5,r4,65535
811122b4:	2bcb383a 	mul	r5,r5,r15
811122b8:	2008d43a 	srli	r4,r4,16
811122bc:	1c7fffcc 	andi	r17,r3,65535
811122c0:	2c4b883a 	add	r5,r5,r17
811122c4:	29cb883a 	add	r5,r5,r7
811122c8:	23c9383a 	mul	r4,r4,r15
811122cc:	1806d43a 	srli	r3,r3,16
811122d0:	280ed43a 	srli	r7,r5,16
811122d4:	297fffcc 	andi	r5,r5,65535
811122d8:	20c7883a 	add	r3,r4,r3
811122dc:	19c7883a 	add	r3,r3,r7
811122e0:	1808943a 	slli	r4,r3,16
811122e4:	4023883a 	mov	r17,r8
811122e8:	180ed43a 	srli	r7,r3,16
811122ec:	214ab03a 	or	r5,r4,r5
811122f0:	41400015 	stw	r5,0(r8)
811122f4:	42000104 	addi	r8,r8,4
811122f8:	727fea36 	bltu	r14,r9,811122a4 <__reset+0xfb0f22a4>
811122fc:	89c00115 	stw	r7,4(r17)
81112300:	37c00017 	ldw	ra,0(r6)
81112304:	f83ed43a 	srli	ra,ra,16
81112308:	f8001f26 	beq	ra,zero,81112388 <__multiply+0x1a0>
8111230c:	58c00017 	ldw	r3,0(r11)
81112310:	681d883a 	mov	r14,r13
81112314:	581f883a 	mov	r15,r11
81112318:	1811883a 	mov	r8,r3
8111231c:	5825883a 	mov	r18,r11
81112320:	000f883a 	mov	r7,zero
81112324:	00000106 	br	8111232c <__multiply+0x144>
81112328:	8825883a 	mov	r18,r17
8111232c:	7140000b 	ldhu	r5,0(r14)
81112330:	4010d43a 	srli	r8,r8,16
81112334:	193fffcc 	andi	r4,r3,65535
81112338:	2fcb383a 	mul	r5,r5,ra
8111233c:	7bc00104 	addi	r15,r15,4
81112340:	73800104 	addi	r14,r14,4
81112344:	2a0b883a 	add	r5,r5,r8
81112348:	29cb883a 	add	r5,r5,r7
8111234c:	2806943a 	slli	r3,r5,16
81112350:	94400104 	addi	r17,r18,4
81112354:	280ad43a 	srli	r5,r5,16
81112358:	1908b03a 	or	r4,r3,r4
8111235c:	793fff15 	stw	r4,-4(r15)
81112360:	70ffff17 	ldw	r3,-4(r14)
81112364:	8a000017 	ldw	r8,0(r17)
81112368:	1806d43a 	srli	r3,r3,16
8111236c:	413fffcc 	andi	r4,r8,65535
81112370:	1fc7383a 	mul	r3,r3,ra
81112374:	1907883a 	add	r3,r3,r4
81112378:	1947883a 	add	r3,r3,r5
8111237c:	180ed43a 	srli	r7,r3,16
81112380:	727fe936 	bltu	r14,r9,81112328 <__reset+0xfb0f2328>
81112384:	90c00115 	stw	r3,4(r18)
81112388:	31800104 	addi	r6,r6,4
8111238c:	5ac00104 	addi	r11,r11,4
81112390:	333fbe36 	bltu	r6,r12,8111228c <__reset+0xfb0f228c>
81112394:	0400090e 	bge	zero,r16,811123bc <__multiply+0x1d4>
81112398:	50ffff17 	ldw	r3,-4(r10)
8111239c:	52bfff04 	addi	r10,r10,-4
811123a0:	18000326 	beq	r3,zero,811123b0 <__multiply+0x1c8>
811123a4:	00000506 	br	811123bc <__multiply+0x1d4>
811123a8:	50c00017 	ldw	r3,0(r10)
811123ac:	1800031e 	bne	r3,zero,811123bc <__multiply+0x1d4>
811123b0:	843fffc4 	addi	r16,r16,-1
811123b4:	52bfff04 	addi	r10,r10,-4
811123b8:	803ffb1e 	bne	r16,zero,811123a8 <__reset+0xfb0f23a8>
811123bc:	14000415 	stw	r16,16(r2)
811123c0:	dfc00517 	ldw	ra,20(sp)
811123c4:	dd000417 	ldw	r20,16(sp)
811123c8:	dcc00317 	ldw	r19,12(sp)
811123cc:	dc800217 	ldw	r18,8(sp)
811123d0:	dc400117 	ldw	r17,4(sp)
811123d4:	dc000017 	ldw	r16,0(sp)
811123d8:	dec00604 	addi	sp,sp,24
811123dc:	f800283a 	ret

811123e0 <__pow5mult>:
811123e0:	defffa04 	addi	sp,sp,-24
811123e4:	dcc00315 	stw	r19,12(sp)
811123e8:	dc000015 	stw	r16,0(sp)
811123ec:	dfc00515 	stw	ra,20(sp)
811123f0:	dd000415 	stw	r20,16(sp)
811123f4:	dc800215 	stw	r18,8(sp)
811123f8:	dc400115 	stw	r17,4(sp)
811123fc:	308000cc 	andi	r2,r6,3
81112400:	3021883a 	mov	r16,r6
81112404:	2027883a 	mov	r19,r4
81112408:	10002f1e 	bne	r2,zero,811124c8 <__pow5mult+0xe8>
8111240c:	2825883a 	mov	r18,r5
81112410:	8021d0ba 	srai	r16,r16,2
81112414:	80001a26 	beq	r16,zero,81112480 <__pow5mult+0xa0>
81112418:	9c401217 	ldw	r17,72(r19)
8111241c:	8800061e 	bne	r17,zero,81112438 <__pow5mult+0x58>
81112420:	00003406 	br	811124f4 <__pow5mult+0x114>
81112424:	8021d07a 	srai	r16,r16,1
81112428:	80001526 	beq	r16,zero,81112480 <__pow5mult+0xa0>
8111242c:	88800017 	ldw	r2,0(r17)
81112430:	10001c26 	beq	r2,zero,811124a4 <__pow5mult+0xc4>
81112434:	1023883a 	mov	r17,r2
81112438:	8080004c 	andi	r2,r16,1
8111243c:	103ff926 	beq	r2,zero,81112424 <__reset+0xfb0f2424>
81112440:	880d883a 	mov	r6,r17
81112444:	900b883a 	mov	r5,r18
81112448:	9809883a 	mov	r4,r19
8111244c:	11121e80 	call	811121e8 <__multiply>
81112450:	90001b26 	beq	r18,zero,811124c0 <__pow5mult+0xe0>
81112454:	91000117 	ldw	r4,4(r18)
81112458:	98c01317 	ldw	r3,76(r19)
8111245c:	8021d07a 	srai	r16,r16,1
81112460:	2109883a 	add	r4,r4,r4
81112464:	2109883a 	add	r4,r4,r4
81112468:	1907883a 	add	r3,r3,r4
8111246c:	19000017 	ldw	r4,0(r3)
81112470:	91000015 	stw	r4,0(r18)
81112474:	1c800015 	stw	r18,0(r3)
81112478:	1025883a 	mov	r18,r2
8111247c:	803feb1e 	bne	r16,zero,8111242c <__reset+0xfb0f242c>
81112480:	9005883a 	mov	r2,r18
81112484:	dfc00517 	ldw	ra,20(sp)
81112488:	dd000417 	ldw	r20,16(sp)
8111248c:	dcc00317 	ldw	r19,12(sp)
81112490:	dc800217 	ldw	r18,8(sp)
81112494:	dc400117 	ldw	r17,4(sp)
81112498:	dc000017 	ldw	r16,0(sp)
8111249c:	dec00604 	addi	sp,sp,24
811124a0:	f800283a 	ret
811124a4:	880d883a 	mov	r6,r17
811124a8:	880b883a 	mov	r5,r17
811124ac:	9809883a 	mov	r4,r19
811124b0:	11121e80 	call	811121e8 <__multiply>
811124b4:	88800015 	stw	r2,0(r17)
811124b8:	10000015 	stw	zero,0(r2)
811124bc:	003fdd06 	br	81112434 <__reset+0xfb0f2434>
811124c0:	1025883a 	mov	r18,r2
811124c4:	003fd706 	br	81112424 <__reset+0xfb0f2424>
811124c8:	10bfffc4 	addi	r2,r2,-1
811124cc:	1085883a 	add	r2,r2,r2
811124d0:	00e044b4 	movhi	r3,33042
811124d4:	18fad504 	addi	r3,r3,-5292
811124d8:	1085883a 	add	r2,r2,r2
811124dc:	1885883a 	add	r2,r3,r2
811124e0:	11800017 	ldw	r6,0(r2)
811124e4:	000f883a 	mov	r7,zero
811124e8:	1111e700 	call	81111e70 <__multadd>
811124ec:	1025883a 	mov	r18,r2
811124f0:	003fc706 	br	81112410 <__reset+0xfb0f2410>
811124f4:	05000044 	movi	r20,1
811124f8:	a00b883a 	mov	r5,r20
811124fc:	9809883a 	mov	r4,r19
81112500:	1111da00 	call	81111da0 <_Balloc>
81112504:	1023883a 	mov	r17,r2
81112508:	00809c44 	movi	r2,625
8111250c:	88800515 	stw	r2,20(r17)
81112510:	8d000415 	stw	r20,16(r17)
81112514:	9c401215 	stw	r17,72(r19)
81112518:	88000015 	stw	zero,0(r17)
8111251c:	003fc606 	br	81112438 <__reset+0xfb0f2438>

81112520 <__lshift>:
81112520:	defff904 	addi	sp,sp,-28
81112524:	dd400515 	stw	r21,20(sp)
81112528:	dcc00315 	stw	r19,12(sp)
8111252c:	302bd17a 	srai	r21,r6,5
81112530:	2cc00417 	ldw	r19,16(r5)
81112534:	28800217 	ldw	r2,8(r5)
81112538:	dd000415 	stw	r20,16(sp)
8111253c:	ace7883a 	add	r19,r21,r19
81112540:	dc800215 	stw	r18,8(sp)
81112544:	dc400115 	stw	r17,4(sp)
81112548:	dc000015 	stw	r16,0(sp)
8111254c:	dfc00615 	stw	ra,24(sp)
81112550:	9c000044 	addi	r16,r19,1
81112554:	2823883a 	mov	r17,r5
81112558:	3029883a 	mov	r20,r6
8111255c:	2025883a 	mov	r18,r4
81112560:	29400117 	ldw	r5,4(r5)
81112564:	1400030e 	bge	r2,r16,81112574 <__lshift+0x54>
81112568:	1085883a 	add	r2,r2,r2
8111256c:	29400044 	addi	r5,r5,1
81112570:	143ffd16 	blt	r2,r16,81112568 <__reset+0xfb0f2568>
81112574:	9009883a 	mov	r4,r18
81112578:	1111da00 	call	81111da0 <_Balloc>
8111257c:	10c00504 	addi	r3,r2,20
81112580:	0540070e 	bge	zero,r21,811125a0 <__lshift+0x80>
81112584:	ad6b883a 	add	r21,r21,r21
81112588:	ad6b883a 	add	r21,r21,r21
8111258c:	1809883a 	mov	r4,r3
81112590:	1d47883a 	add	r3,r3,r21
81112594:	20000015 	stw	zero,0(r4)
81112598:	21000104 	addi	r4,r4,4
8111259c:	193ffd1e 	bne	r3,r4,81112594 <__reset+0xfb0f2594>
811125a0:	8a000417 	ldw	r8,16(r17)
811125a4:	89000504 	addi	r4,r17,20
811125a8:	a18007cc 	andi	r6,r20,31
811125ac:	4211883a 	add	r8,r8,r8
811125b0:	4211883a 	add	r8,r8,r8
811125b4:	2211883a 	add	r8,r4,r8
811125b8:	30002326 	beq	r6,zero,81112648 <__lshift+0x128>
811125bc:	02400804 	movi	r9,32
811125c0:	4993c83a 	sub	r9,r9,r6
811125c4:	000b883a 	mov	r5,zero
811125c8:	21c00017 	ldw	r7,0(r4)
811125cc:	1815883a 	mov	r10,r3
811125d0:	18c00104 	addi	r3,r3,4
811125d4:	398e983a 	sll	r7,r7,r6
811125d8:	21000104 	addi	r4,r4,4
811125dc:	394ab03a 	or	r5,r7,r5
811125e0:	197fff15 	stw	r5,-4(r3)
811125e4:	217fff17 	ldw	r5,-4(r4)
811125e8:	2a4ad83a 	srl	r5,r5,r9
811125ec:	223ff636 	bltu	r4,r8,811125c8 <__reset+0xfb0f25c8>
811125f0:	51400115 	stw	r5,4(r10)
811125f4:	28001a1e 	bne	r5,zero,81112660 <__lshift+0x140>
811125f8:	843fffc4 	addi	r16,r16,-1
811125fc:	14000415 	stw	r16,16(r2)
81112600:	88000826 	beq	r17,zero,81112624 <__lshift+0x104>
81112604:	89000117 	ldw	r4,4(r17)
81112608:	90c01317 	ldw	r3,76(r18)
8111260c:	2109883a 	add	r4,r4,r4
81112610:	2109883a 	add	r4,r4,r4
81112614:	1907883a 	add	r3,r3,r4
81112618:	19000017 	ldw	r4,0(r3)
8111261c:	89000015 	stw	r4,0(r17)
81112620:	1c400015 	stw	r17,0(r3)
81112624:	dfc00617 	ldw	ra,24(sp)
81112628:	dd400517 	ldw	r21,20(sp)
8111262c:	dd000417 	ldw	r20,16(sp)
81112630:	dcc00317 	ldw	r19,12(sp)
81112634:	dc800217 	ldw	r18,8(sp)
81112638:	dc400117 	ldw	r17,4(sp)
8111263c:	dc000017 	ldw	r16,0(sp)
81112640:	dec00704 	addi	sp,sp,28
81112644:	f800283a 	ret
81112648:	21400017 	ldw	r5,0(r4)
8111264c:	18c00104 	addi	r3,r3,4
81112650:	21000104 	addi	r4,r4,4
81112654:	197fff15 	stw	r5,-4(r3)
81112658:	223ffb36 	bltu	r4,r8,81112648 <__reset+0xfb0f2648>
8111265c:	003fe606 	br	811125f8 <__reset+0xfb0f25f8>
81112660:	9c000084 	addi	r16,r19,2
81112664:	003fe406 	br	811125f8 <__reset+0xfb0f25f8>

81112668 <__mcmp>:
81112668:	20800417 	ldw	r2,16(r4)
8111266c:	28c00417 	ldw	r3,16(r5)
81112670:	10c5c83a 	sub	r2,r2,r3
81112674:	1000111e 	bne	r2,zero,811126bc <__mcmp+0x54>
81112678:	18c7883a 	add	r3,r3,r3
8111267c:	18c7883a 	add	r3,r3,r3
81112680:	21000504 	addi	r4,r4,20
81112684:	29400504 	addi	r5,r5,20
81112688:	20c5883a 	add	r2,r4,r3
8111268c:	28cb883a 	add	r5,r5,r3
81112690:	00000106 	br	81112698 <__mcmp+0x30>
81112694:	20800a2e 	bgeu	r4,r2,811126c0 <__mcmp+0x58>
81112698:	10bfff04 	addi	r2,r2,-4
8111269c:	297fff04 	addi	r5,r5,-4
811126a0:	11800017 	ldw	r6,0(r2)
811126a4:	28c00017 	ldw	r3,0(r5)
811126a8:	30fffa26 	beq	r6,r3,81112694 <__reset+0xfb0f2694>
811126ac:	30c00236 	bltu	r6,r3,811126b8 <__mcmp+0x50>
811126b0:	00800044 	movi	r2,1
811126b4:	f800283a 	ret
811126b8:	00bfffc4 	movi	r2,-1
811126bc:	f800283a 	ret
811126c0:	0005883a 	mov	r2,zero
811126c4:	f800283a 	ret

811126c8 <__mdiff>:
811126c8:	28c00417 	ldw	r3,16(r5)
811126cc:	30800417 	ldw	r2,16(r6)
811126d0:	defffa04 	addi	sp,sp,-24
811126d4:	dcc00315 	stw	r19,12(sp)
811126d8:	dc800215 	stw	r18,8(sp)
811126dc:	dfc00515 	stw	ra,20(sp)
811126e0:	dd000415 	stw	r20,16(sp)
811126e4:	dc400115 	stw	r17,4(sp)
811126e8:	dc000015 	stw	r16,0(sp)
811126ec:	1887c83a 	sub	r3,r3,r2
811126f0:	2825883a 	mov	r18,r5
811126f4:	3027883a 	mov	r19,r6
811126f8:	1800141e 	bne	r3,zero,8111274c <__mdiff+0x84>
811126fc:	1085883a 	add	r2,r2,r2
81112700:	1085883a 	add	r2,r2,r2
81112704:	2a000504 	addi	r8,r5,20
81112708:	34000504 	addi	r16,r6,20
8111270c:	4087883a 	add	r3,r8,r2
81112710:	8085883a 	add	r2,r16,r2
81112714:	00000106 	br	8111271c <__mdiff+0x54>
81112718:	40c0592e 	bgeu	r8,r3,81112880 <__mdiff+0x1b8>
8111271c:	18ffff04 	addi	r3,r3,-4
81112720:	10bfff04 	addi	r2,r2,-4
81112724:	19c00017 	ldw	r7,0(r3)
81112728:	11400017 	ldw	r5,0(r2)
8111272c:	397ffa26 	beq	r7,r5,81112718 <__reset+0xfb0f2718>
81112730:	3940592e 	bgeu	r7,r5,81112898 <__mdiff+0x1d0>
81112734:	9005883a 	mov	r2,r18
81112738:	4023883a 	mov	r17,r8
8111273c:	9825883a 	mov	r18,r19
81112740:	05000044 	movi	r20,1
81112744:	1027883a 	mov	r19,r2
81112748:	00000406 	br	8111275c <__mdiff+0x94>
8111274c:	18005616 	blt	r3,zero,811128a8 <__mdiff+0x1e0>
81112750:	34400504 	addi	r17,r6,20
81112754:	2c000504 	addi	r16,r5,20
81112758:	0029883a 	mov	r20,zero
8111275c:	91400117 	ldw	r5,4(r18)
81112760:	1111da00 	call	81111da0 <_Balloc>
81112764:	92400417 	ldw	r9,16(r18)
81112768:	9b000417 	ldw	r12,16(r19)
8111276c:	12c00504 	addi	r11,r2,20
81112770:	4a51883a 	add	r8,r9,r9
81112774:	6319883a 	add	r12,r12,r12
81112778:	4211883a 	add	r8,r8,r8
8111277c:	6319883a 	add	r12,r12,r12
81112780:	15000315 	stw	r20,12(r2)
81112784:	8211883a 	add	r8,r16,r8
81112788:	8b19883a 	add	r12,r17,r12
8111278c:	0007883a 	mov	r3,zero
81112790:	81400017 	ldw	r5,0(r16)
81112794:	89c00017 	ldw	r7,0(r17)
81112798:	59800104 	addi	r6,r11,4
8111279c:	293fffcc 	andi	r4,r5,65535
811127a0:	20c7883a 	add	r3,r4,r3
811127a4:	393fffcc 	andi	r4,r7,65535
811127a8:	1909c83a 	sub	r4,r3,r4
811127ac:	280ad43a 	srli	r5,r5,16
811127b0:	380ed43a 	srli	r7,r7,16
811127b4:	2007d43a 	srai	r3,r4,16
811127b8:	213fffcc 	andi	r4,r4,65535
811127bc:	29cbc83a 	sub	r5,r5,r7
811127c0:	28c7883a 	add	r3,r5,r3
811127c4:	180a943a 	slli	r5,r3,16
811127c8:	8c400104 	addi	r17,r17,4
811127cc:	84000104 	addi	r16,r16,4
811127d0:	2908b03a 	or	r4,r5,r4
811127d4:	59000015 	stw	r4,0(r11)
811127d8:	1807d43a 	srai	r3,r3,16
811127dc:	3015883a 	mov	r10,r6
811127e0:	3017883a 	mov	r11,r6
811127e4:	8b3fea36 	bltu	r17,r12,81112790 <__reset+0xfb0f2790>
811127e8:	8200162e 	bgeu	r16,r8,81112844 <__mdiff+0x17c>
811127ec:	8017883a 	mov	r11,r16
811127f0:	59400017 	ldw	r5,0(r11)
811127f4:	31800104 	addi	r6,r6,4
811127f8:	5ac00104 	addi	r11,r11,4
811127fc:	293fffcc 	andi	r4,r5,65535
81112800:	20c7883a 	add	r3,r4,r3
81112804:	280ed43a 	srli	r7,r5,16
81112808:	180bd43a 	srai	r5,r3,16
8111280c:	193fffcc 	andi	r4,r3,65535
81112810:	3947883a 	add	r3,r7,r5
81112814:	180a943a 	slli	r5,r3,16
81112818:	1807d43a 	srai	r3,r3,16
8111281c:	2908b03a 	or	r4,r5,r4
81112820:	313fff15 	stw	r4,-4(r6)
81112824:	5a3ff236 	bltu	r11,r8,811127f0 <__reset+0xfb0f27f0>
81112828:	0406303a 	nor	r3,zero,r16
8111282c:	1a07883a 	add	r3,r3,r8
81112830:	1806d0ba 	srli	r3,r3,2
81112834:	18c00044 	addi	r3,r3,1
81112838:	18c7883a 	add	r3,r3,r3
8111283c:	18c7883a 	add	r3,r3,r3
81112840:	50d5883a 	add	r10,r10,r3
81112844:	50ffff04 	addi	r3,r10,-4
81112848:	2000041e 	bne	r4,zero,8111285c <__mdiff+0x194>
8111284c:	18ffff04 	addi	r3,r3,-4
81112850:	19000017 	ldw	r4,0(r3)
81112854:	4a7fffc4 	addi	r9,r9,-1
81112858:	203ffc26 	beq	r4,zero,8111284c <__reset+0xfb0f284c>
8111285c:	12400415 	stw	r9,16(r2)
81112860:	dfc00517 	ldw	ra,20(sp)
81112864:	dd000417 	ldw	r20,16(sp)
81112868:	dcc00317 	ldw	r19,12(sp)
8111286c:	dc800217 	ldw	r18,8(sp)
81112870:	dc400117 	ldw	r17,4(sp)
81112874:	dc000017 	ldw	r16,0(sp)
81112878:	dec00604 	addi	sp,sp,24
8111287c:	f800283a 	ret
81112880:	000b883a 	mov	r5,zero
81112884:	1111da00 	call	81111da0 <_Balloc>
81112888:	00c00044 	movi	r3,1
8111288c:	10c00415 	stw	r3,16(r2)
81112890:	10000515 	stw	zero,20(r2)
81112894:	003ff206 	br	81112860 <__reset+0xfb0f2860>
81112898:	8023883a 	mov	r17,r16
8111289c:	0029883a 	mov	r20,zero
811128a0:	4021883a 	mov	r16,r8
811128a4:	003fad06 	br	8111275c <__reset+0xfb0f275c>
811128a8:	9005883a 	mov	r2,r18
811128ac:	94400504 	addi	r17,r18,20
811128b0:	9c000504 	addi	r16,r19,20
811128b4:	9825883a 	mov	r18,r19
811128b8:	05000044 	movi	r20,1
811128bc:	1027883a 	mov	r19,r2
811128c0:	003fa606 	br	8111275c <__reset+0xfb0f275c>

811128c4 <__ulp>:
811128c4:	295ffc2c 	andhi	r5,r5,32752
811128c8:	00bf3034 	movhi	r2,64704
811128cc:	2887883a 	add	r3,r5,r2
811128d0:	00c0020e 	bge	zero,r3,811128dc <__ulp+0x18>
811128d4:	0005883a 	mov	r2,zero
811128d8:	f800283a 	ret
811128dc:	00c7c83a 	sub	r3,zero,r3
811128e0:	1807d53a 	srai	r3,r3,20
811128e4:	008004c4 	movi	r2,19
811128e8:	10c00b0e 	bge	r2,r3,81112918 <__ulp+0x54>
811128ec:	18bffb04 	addi	r2,r3,-20
811128f0:	01000784 	movi	r4,30
811128f4:	0007883a 	mov	r3,zero
811128f8:	20800516 	blt	r4,r2,81112910 <__ulp+0x4c>
811128fc:	010007c4 	movi	r4,31
81112900:	2089c83a 	sub	r4,r4,r2
81112904:	00800044 	movi	r2,1
81112908:	1104983a 	sll	r2,r2,r4
8111290c:	f800283a 	ret
81112910:	00800044 	movi	r2,1
81112914:	f800283a 	ret
81112918:	01400234 	movhi	r5,8
8111291c:	28c7d83a 	sra	r3,r5,r3
81112920:	0005883a 	mov	r2,zero
81112924:	f800283a 	ret

81112928 <__b2d>:
81112928:	defffa04 	addi	sp,sp,-24
8111292c:	dc000015 	stw	r16,0(sp)
81112930:	24000417 	ldw	r16,16(r4)
81112934:	dc400115 	stw	r17,4(sp)
81112938:	24400504 	addi	r17,r4,20
8111293c:	8421883a 	add	r16,r16,r16
81112940:	8421883a 	add	r16,r16,r16
81112944:	8c21883a 	add	r16,r17,r16
81112948:	dc800215 	stw	r18,8(sp)
8111294c:	84bfff17 	ldw	r18,-4(r16)
81112950:	dd000415 	stw	r20,16(sp)
81112954:	dcc00315 	stw	r19,12(sp)
81112958:	9009883a 	mov	r4,r18
8111295c:	2829883a 	mov	r20,r5
81112960:	dfc00515 	stw	ra,20(sp)
81112964:	11120940 	call	81112094 <__hi0bits>
81112968:	00c00804 	movi	r3,32
8111296c:	1889c83a 	sub	r4,r3,r2
81112970:	a1000015 	stw	r4,0(r20)
81112974:	01000284 	movi	r4,10
81112978:	84ffff04 	addi	r19,r16,-4
8111297c:	20801216 	blt	r4,r2,811129c8 <__b2d+0xa0>
81112980:	018002c4 	movi	r6,11
81112984:	308dc83a 	sub	r6,r6,r2
81112988:	9186d83a 	srl	r3,r18,r6
8111298c:	18cffc34 	orhi	r3,r3,16368
81112990:	8cc0212e 	bgeu	r17,r19,81112a18 <__b2d+0xf0>
81112994:	813ffe17 	ldw	r4,-8(r16)
81112998:	218cd83a 	srl	r6,r4,r6
8111299c:	10800544 	addi	r2,r2,21
811129a0:	9084983a 	sll	r2,r18,r2
811129a4:	1184b03a 	or	r2,r2,r6
811129a8:	dfc00517 	ldw	ra,20(sp)
811129ac:	dd000417 	ldw	r20,16(sp)
811129b0:	dcc00317 	ldw	r19,12(sp)
811129b4:	dc800217 	ldw	r18,8(sp)
811129b8:	dc400117 	ldw	r17,4(sp)
811129bc:	dc000017 	ldw	r16,0(sp)
811129c0:	dec00604 	addi	sp,sp,24
811129c4:	f800283a 	ret
811129c8:	8cc00f2e 	bgeu	r17,r19,81112a08 <__b2d+0xe0>
811129cc:	117ffd44 	addi	r5,r2,-11
811129d0:	80bffe17 	ldw	r2,-8(r16)
811129d4:	28000e26 	beq	r5,zero,81112a10 <__b2d+0xe8>
811129d8:	1949c83a 	sub	r4,r3,r5
811129dc:	9164983a 	sll	r18,r18,r5
811129e0:	1106d83a 	srl	r3,r2,r4
811129e4:	81bffe04 	addi	r6,r16,-8
811129e8:	948ffc34 	orhi	r18,r18,16368
811129ec:	90c6b03a 	or	r3,r18,r3
811129f0:	89800e2e 	bgeu	r17,r6,81112a2c <__b2d+0x104>
811129f4:	81bffd17 	ldw	r6,-12(r16)
811129f8:	1144983a 	sll	r2,r2,r5
811129fc:	310ad83a 	srl	r5,r6,r4
81112a00:	2884b03a 	or	r2,r5,r2
81112a04:	003fe806 	br	811129a8 <__reset+0xfb0f29a8>
81112a08:	10bffd44 	addi	r2,r2,-11
81112a0c:	1000041e 	bne	r2,zero,81112a20 <__b2d+0xf8>
81112a10:	90cffc34 	orhi	r3,r18,16368
81112a14:	003fe406 	br	811129a8 <__reset+0xfb0f29a8>
81112a18:	000d883a 	mov	r6,zero
81112a1c:	003fdf06 	br	8111299c <__reset+0xfb0f299c>
81112a20:	90a4983a 	sll	r18,r18,r2
81112a24:	0005883a 	mov	r2,zero
81112a28:	003ff906 	br	81112a10 <__reset+0xfb0f2a10>
81112a2c:	1144983a 	sll	r2,r2,r5
81112a30:	003fdd06 	br	811129a8 <__reset+0xfb0f29a8>

81112a34 <__d2b>:
81112a34:	defff804 	addi	sp,sp,-32
81112a38:	dc000215 	stw	r16,8(sp)
81112a3c:	3021883a 	mov	r16,r6
81112a40:	dc400315 	stw	r17,12(sp)
81112a44:	8022907a 	slli	r17,r16,1
81112a48:	dd000615 	stw	r20,24(sp)
81112a4c:	2829883a 	mov	r20,r5
81112a50:	01400044 	movi	r5,1
81112a54:	dcc00515 	stw	r19,20(sp)
81112a58:	dc800415 	stw	r18,16(sp)
81112a5c:	dfc00715 	stw	ra,28(sp)
81112a60:	3825883a 	mov	r18,r7
81112a64:	8822d57a 	srli	r17,r17,21
81112a68:	1111da00 	call	81111da0 <_Balloc>
81112a6c:	1027883a 	mov	r19,r2
81112a70:	00800434 	movhi	r2,16
81112a74:	10bfffc4 	addi	r2,r2,-1
81112a78:	808c703a 	and	r6,r16,r2
81112a7c:	88000126 	beq	r17,zero,81112a84 <__d2b+0x50>
81112a80:	31800434 	orhi	r6,r6,16
81112a84:	d9800015 	stw	r6,0(sp)
81112a88:	a0002426 	beq	r20,zero,81112b1c <__d2b+0xe8>
81112a8c:	d9000104 	addi	r4,sp,4
81112a90:	dd000115 	stw	r20,4(sp)
81112a94:	11120fc0 	call	811120fc <__lo0bits>
81112a98:	d8c00017 	ldw	r3,0(sp)
81112a9c:	10002f1e 	bne	r2,zero,81112b5c <__d2b+0x128>
81112aa0:	d9000117 	ldw	r4,4(sp)
81112aa4:	99000515 	stw	r4,20(r19)
81112aa8:	1821003a 	cmpeq	r16,r3,zero
81112aac:	01000084 	movi	r4,2
81112ab0:	2421c83a 	sub	r16,r4,r16
81112ab4:	98c00615 	stw	r3,24(r19)
81112ab8:	9c000415 	stw	r16,16(r19)
81112abc:	88001f1e 	bne	r17,zero,81112b3c <__d2b+0x108>
81112ac0:	10bef384 	addi	r2,r2,-1074
81112ac4:	90800015 	stw	r2,0(r18)
81112ac8:	00900034 	movhi	r2,16384
81112acc:	10bfffc4 	addi	r2,r2,-1
81112ad0:	8085883a 	add	r2,r16,r2
81112ad4:	1085883a 	add	r2,r2,r2
81112ad8:	1085883a 	add	r2,r2,r2
81112adc:	9885883a 	add	r2,r19,r2
81112ae0:	11000517 	ldw	r4,20(r2)
81112ae4:	8020917a 	slli	r16,r16,5
81112ae8:	11120940 	call	81112094 <__hi0bits>
81112aec:	d8c00817 	ldw	r3,32(sp)
81112af0:	8085c83a 	sub	r2,r16,r2
81112af4:	18800015 	stw	r2,0(r3)
81112af8:	9805883a 	mov	r2,r19
81112afc:	dfc00717 	ldw	ra,28(sp)
81112b00:	dd000617 	ldw	r20,24(sp)
81112b04:	dcc00517 	ldw	r19,20(sp)
81112b08:	dc800417 	ldw	r18,16(sp)
81112b0c:	dc400317 	ldw	r17,12(sp)
81112b10:	dc000217 	ldw	r16,8(sp)
81112b14:	dec00804 	addi	sp,sp,32
81112b18:	f800283a 	ret
81112b1c:	d809883a 	mov	r4,sp
81112b20:	11120fc0 	call	811120fc <__lo0bits>
81112b24:	d8c00017 	ldw	r3,0(sp)
81112b28:	04000044 	movi	r16,1
81112b2c:	9c000415 	stw	r16,16(r19)
81112b30:	98c00515 	stw	r3,20(r19)
81112b34:	10800804 	addi	r2,r2,32
81112b38:	883fe126 	beq	r17,zero,81112ac0 <__reset+0xfb0f2ac0>
81112b3c:	00c00d44 	movi	r3,53
81112b40:	8c7ef344 	addi	r17,r17,-1075
81112b44:	88a3883a 	add	r17,r17,r2
81112b48:	1885c83a 	sub	r2,r3,r2
81112b4c:	d8c00817 	ldw	r3,32(sp)
81112b50:	94400015 	stw	r17,0(r18)
81112b54:	18800015 	stw	r2,0(r3)
81112b58:	003fe706 	br	81112af8 <__reset+0xfb0f2af8>
81112b5c:	01000804 	movi	r4,32
81112b60:	2089c83a 	sub	r4,r4,r2
81112b64:	1908983a 	sll	r4,r3,r4
81112b68:	d9400117 	ldw	r5,4(sp)
81112b6c:	1886d83a 	srl	r3,r3,r2
81112b70:	2148b03a 	or	r4,r4,r5
81112b74:	99000515 	stw	r4,20(r19)
81112b78:	d8c00015 	stw	r3,0(sp)
81112b7c:	003fca06 	br	81112aa8 <__reset+0xfb0f2aa8>

81112b80 <__ratio>:
81112b80:	defff904 	addi	sp,sp,-28
81112b84:	dc400315 	stw	r17,12(sp)
81112b88:	2823883a 	mov	r17,r5
81112b8c:	d9400104 	addi	r5,sp,4
81112b90:	dfc00615 	stw	ra,24(sp)
81112b94:	dcc00515 	stw	r19,20(sp)
81112b98:	dc800415 	stw	r18,16(sp)
81112b9c:	2027883a 	mov	r19,r4
81112ba0:	dc000215 	stw	r16,8(sp)
81112ba4:	11129280 	call	81112928 <__b2d>
81112ba8:	d80b883a 	mov	r5,sp
81112bac:	8809883a 	mov	r4,r17
81112bb0:	1025883a 	mov	r18,r2
81112bb4:	1821883a 	mov	r16,r3
81112bb8:	11129280 	call	81112928 <__b2d>
81112bbc:	8a000417 	ldw	r8,16(r17)
81112bc0:	99000417 	ldw	r4,16(r19)
81112bc4:	d9400117 	ldw	r5,4(sp)
81112bc8:	2209c83a 	sub	r4,r4,r8
81112bcc:	2010917a 	slli	r8,r4,5
81112bd0:	d9000017 	ldw	r4,0(sp)
81112bd4:	2909c83a 	sub	r4,r5,r4
81112bd8:	4109883a 	add	r4,r8,r4
81112bdc:	01000e0e 	bge	zero,r4,81112c18 <__ratio+0x98>
81112be0:	2008953a 	slli	r4,r4,20
81112be4:	2421883a 	add	r16,r4,r16
81112be8:	100d883a 	mov	r6,r2
81112bec:	180f883a 	mov	r7,r3
81112bf0:	9009883a 	mov	r4,r18
81112bf4:	800b883a 	mov	r5,r16
81112bf8:	1116dc40 	call	81116dc4 <__divdf3>
81112bfc:	dfc00617 	ldw	ra,24(sp)
81112c00:	dcc00517 	ldw	r19,20(sp)
81112c04:	dc800417 	ldw	r18,16(sp)
81112c08:	dc400317 	ldw	r17,12(sp)
81112c0c:	dc000217 	ldw	r16,8(sp)
81112c10:	dec00704 	addi	sp,sp,28
81112c14:	f800283a 	ret
81112c18:	2008953a 	slli	r4,r4,20
81112c1c:	1907c83a 	sub	r3,r3,r4
81112c20:	003ff106 	br	81112be8 <__reset+0xfb0f2be8>

81112c24 <_mprec_log10>:
81112c24:	defffe04 	addi	sp,sp,-8
81112c28:	dc000015 	stw	r16,0(sp)
81112c2c:	dfc00115 	stw	ra,4(sp)
81112c30:	008005c4 	movi	r2,23
81112c34:	2021883a 	mov	r16,r4
81112c38:	11000d0e 	bge	r2,r4,81112c70 <_mprec_log10+0x4c>
81112c3c:	0005883a 	mov	r2,zero
81112c40:	00cffc34 	movhi	r3,16368
81112c44:	843fffc4 	addi	r16,r16,-1
81112c48:	000d883a 	mov	r6,zero
81112c4c:	01d00934 	movhi	r7,16420
81112c50:	1009883a 	mov	r4,r2
81112c54:	180b883a 	mov	r5,r3
81112c58:	110b3340 	call	8110b334 <__muldf3>
81112c5c:	803ff91e 	bne	r16,zero,81112c44 <__reset+0xfb0f2c44>
81112c60:	dfc00117 	ldw	ra,4(sp)
81112c64:	dc000017 	ldw	r16,0(sp)
81112c68:	dec00204 	addi	sp,sp,8
81112c6c:	f800283a 	ret
81112c70:	202090fa 	slli	r16,r4,3
81112c74:	00a044b4 	movhi	r2,33042
81112c78:	10baec04 	addi	r2,r2,-5200
81112c7c:	1421883a 	add	r16,r2,r16
81112c80:	80800017 	ldw	r2,0(r16)
81112c84:	80c00117 	ldw	r3,4(r16)
81112c88:	dfc00117 	ldw	ra,4(sp)
81112c8c:	dc000017 	ldw	r16,0(sp)
81112c90:	dec00204 	addi	sp,sp,8
81112c94:	f800283a 	ret

81112c98 <__copybits>:
81112c98:	297fffc4 	addi	r5,r5,-1
81112c9c:	280fd17a 	srai	r7,r5,5
81112ca0:	30c00417 	ldw	r3,16(r6)
81112ca4:	30800504 	addi	r2,r6,20
81112ca8:	39c00044 	addi	r7,r7,1
81112cac:	18c7883a 	add	r3,r3,r3
81112cb0:	39cf883a 	add	r7,r7,r7
81112cb4:	18c7883a 	add	r3,r3,r3
81112cb8:	39cf883a 	add	r7,r7,r7
81112cbc:	10c7883a 	add	r3,r2,r3
81112cc0:	21cf883a 	add	r7,r4,r7
81112cc4:	10c00d2e 	bgeu	r2,r3,81112cfc <__copybits+0x64>
81112cc8:	200b883a 	mov	r5,r4
81112ccc:	12000017 	ldw	r8,0(r2)
81112cd0:	29400104 	addi	r5,r5,4
81112cd4:	10800104 	addi	r2,r2,4
81112cd8:	2a3fff15 	stw	r8,-4(r5)
81112cdc:	10fffb36 	bltu	r2,r3,81112ccc <__reset+0xfb0f2ccc>
81112ce0:	1985c83a 	sub	r2,r3,r6
81112ce4:	10bffac4 	addi	r2,r2,-21
81112ce8:	1004d0ba 	srli	r2,r2,2
81112cec:	10800044 	addi	r2,r2,1
81112cf0:	1085883a 	add	r2,r2,r2
81112cf4:	1085883a 	add	r2,r2,r2
81112cf8:	2089883a 	add	r4,r4,r2
81112cfc:	21c0032e 	bgeu	r4,r7,81112d0c <__copybits+0x74>
81112d00:	20000015 	stw	zero,0(r4)
81112d04:	21000104 	addi	r4,r4,4
81112d08:	21fffd36 	bltu	r4,r7,81112d00 <__reset+0xfb0f2d00>
81112d0c:	f800283a 	ret

81112d10 <__any_on>:
81112d10:	20c00417 	ldw	r3,16(r4)
81112d14:	2805d17a 	srai	r2,r5,5
81112d18:	21000504 	addi	r4,r4,20
81112d1c:	18800d0e 	bge	r3,r2,81112d54 <__any_on+0x44>
81112d20:	18c7883a 	add	r3,r3,r3
81112d24:	18c7883a 	add	r3,r3,r3
81112d28:	20c7883a 	add	r3,r4,r3
81112d2c:	20c0192e 	bgeu	r4,r3,81112d94 <__any_on+0x84>
81112d30:	18bfff17 	ldw	r2,-4(r3)
81112d34:	18ffff04 	addi	r3,r3,-4
81112d38:	1000041e 	bne	r2,zero,81112d4c <__any_on+0x3c>
81112d3c:	20c0142e 	bgeu	r4,r3,81112d90 <__any_on+0x80>
81112d40:	18ffff04 	addi	r3,r3,-4
81112d44:	19400017 	ldw	r5,0(r3)
81112d48:	283ffc26 	beq	r5,zero,81112d3c <__reset+0xfb0f2d3c>
81112d4c:	00800044 	movi	r2,1
81112d50:	f800283a 	ret
81112d54:	10c00a0e 	bge	r2,r3,81112d80 <__any_on+0x70>
81112d58:	1085883a 	add	r2,r2,r2
81112d5c:	1085883a 	add	r2,r2,r2
81112d60:	294007cc 	andi	r5,r5,31
81112d64:	2087883a 	add	r3,r4,r2
81112d68:	283ff026 	beq	r5,zero,81112d2c <__reset+0xfb0f2d2c>
81112d6c:	19800017 	ldw	r6,0(r3)
81112d70:	3144d83a 	srl	r2,r6,r5
81112d74:	114a983a 	sll	r5,r2,r5
81112d78:	317ff41e 	bne	r6,r5,81112d4c <__reset+0xfb0f2d4c>
81112d7c:	003feb06 	br	81112d2c <__reset+0xfb0f2d2c>
81112d80:	1085883a 	add	r2,r2,r2
81112d84:	1085883a 	add	r2,r2,r2
81112d88:	2087883a 	add	r3,r4,r2
81112d8c:	003fe706 	br	81112d2c <__reset+0xfb0f2d2c>
81112d90:	f800283a 	ret
81112d94:	0005883a 	mov	r2,zero
81112d98:	f800283a 	ret

81112d9c <_putc_r>:
81112d9c:	defffc04 	addi	sp,sp,-16
81112da0:	dc000215 	stw	r16,8(sp)
81112da4:	dfc00315 	stw	ra,12(sp)
81112da8:	2021883a 	mov	r16,r4
81112dac:	20000226 	beq	r4,zero,81112db8 <_putc_r+0x1c>
81112db0:	20800e17 	ldw	r2,56(r4)
81112db4:	10001b26 	beq	r2,zero,81112e24 <_putc_r+0x88>
81112db8:	30800217 	ldw	r2,8(r6)
81112dbc:	10bfffc4 	addi	r2,r2,-1
81112dc0:	30800215 	stw	r2,8(r6)
81112dc4:	10000a16 	blt	r2,zero,81112df0 <_putc_r+0x54>
81112dc8:	30800017 	ldw	r2,0(r6)
81112dcc:	11400005 	stb	r5,0(r2)
81112dd0:	30800017 	ldw	r2,0(r6)
81112dd4:	10c00044 	addi	r3,r2,1
81112dd8:	30c00015 	stw	r3,0(r6)
81112ddc:	10800003 	ldbu	r2,0(r2)
81112de0:	dfc00317 	ldw	ra,12(sp)
81112de4:	dc000217 	ldw	r16,8(sp)
81112de8:	dec00404 	addi	sp,sp,16
81112dec:	f800283a 	ret
81112df0:	30c00617 	ldw	r3,24(r6)
81112df4:	10c00616 	blt	r2,r3,81112e10 <_putc_r+0x74>
81112df8:	30800017 	ldw	r2,0(r6)
81112dfc:	00c00284 	movi	r3,10
81112e00:	11400005 	stb	r5,0(r2)
81112e04:	30800017 	ldw	r2,0(r6)
81112e08:	11400003 	ldbu	r5,0(r2)
81112e0c:	28fff11e 	bne	r5,r3,81112dd4 <__reset+0xfb0f2dd4>
81112e10:	8009883a 	mov	r4,r16
81112e14:	dfc00317 	ldw	ra,12(sp)
81112e18:	dc000217 	ldw	r16,8(sp)
81112e1c:	dec00404 	addi	sp,sp,16
81112e20:	1114f801 	jmpi	81114f80 <__swbuf_r>
81112e24:	d9400015 	stw	r5,0(sp)
81112e28:	d9800115 	stw	r6,4(sp)
81112e2c:	11104cc0 	call	811104cc <__sinit>
81112e30:	d9800117 	ldw	r6,4(sp)
81112e34:	d9400017 	ldw	r5,0(sp)
81112e38:	003fdf06 	br	81112db8 <__reset+0xfb0f2db8>

81112e3c <putc>:
81112e3c:	00a044b4 	movhi	r2,33042
81112e40:	defffc04 	addi	sp,sp,-16
81112e44:	1082ef04 	addi	r2,r2,3004
81112e48:	dc000115 	stw	r16,4(sp)
81112e4c:	14000017 	ldw	r16,0(r2)
81112e50:	dc400215 	stw	r17,8(sp)
81112e54:	dfc00315 	stw	ra,12(sp)
81112e58:	2023883a 	mov	r17,r4
81112e5c:	80000226 	beq	r16,zero,81112e68 <putc+0x2c>
81112e60:	80800e17 	ldw	r2,56(r16)
81112e64:	10001a26 	beq	r2,zero,81112ed0 <putc+0x94>
81112e68:	28800217 	ldw	r2,8(r5)
81112e6c:	10bfffc4 	addi	r2,r2,-1
81112e70:	28800215 	stw	r2,8(r5)
81112e74:	10000b16 	blt	r2,zero,81112ea4 <putc+0x68>
81112e78:	28800017 	ldw	r2,0(r5)
81112e7c:	14400005 	stb	r17,0(r2)
81112e80:	28800017 	ldw	r2,0(r5)
81112e84:	10c00044 	addi	r3,r2,1
81112e88:	28c00015 	stw	r3,0(r5)
81112e8c:	10800003 	ldbu	r2,0(r2)
81112e90:	dfc00317 	ldw	ra,12(sp)
81112e94:	dc400217 	ldw	r17,8(sp)
81112e98:	dc000117 	ldw	r16,4(sp)
81112e9c:	dec00404 	addi	sp,sp,16
81112ea0:	f800283a 	ret
81112ea4:	28c00617 	ldw	r3,24(r5)
81112ea8:	10c00e16 	blt	r2,r3,81112ee4 <putc+0xa8>
81112eac:	28800017 	ldw	r2,0(r5)
81112eb0:	01000284 	movi	r4,10
81112eb4:	14400005 	stb	r17,0(r2)
81112eb8:	28800017 	ldw	r2,0(r5)
81112ebc:	10c00003 	ldbu	r3,0(r2)
81112ec0:	193ff01e 	bne	r3,r4,81112e84 <__reset+0xfb0f2e84>
81112ec4:	280d883a 	mov	r6,r5
81112ec8:	180b883a 	mov	r5,r3
81112ecc:	00000706 	br	81112eec <putc+0xb0>
81112ed0:	8009883a 	mov	r4,r16
81112ed4:	d9400015 	stw	r5,0(sp)
81112ed8:	11104cc0 	call	811104cc <__sinit>
81112edc:	d9400017 	ldw	r5,0(sp)
81112ee0:	003fe106 	br	81112e68 <__reset+0xfb0f2e68>
81112ee4:	280d883a 	mov	r6,r5
81112ee8:	880b883a 	mov	r5,r17
81112eec:	8009883a 	mov	r4,r16
81112ef0:	dfc00317 	ldw	ra,12(sp)
81112ef4:	dc400217 	ldw	r17,8(sp)
81112ef8:	dc000117 	ldw	r16,4(sp)
81112efc:	dec00404 	addi	sp,sp,16
81112f00:	1114f801 	jmpi	81114f80 <__swbuf_r>

81112f04 <_realloc_r>:
81112f04:	defff604 	addi	sp,sp,-40
81112f08:	dc800215 	stw	r18,8(sp)
81112f0c:	dfc00915 	stw	ra,36(sp)
81112f10:	df000815 	stw	fp,32(sp)
81112f14:	ddc00715 	stw	r23,28(sp)
81112f18:	dd800615 	stw	r22,24(sp)
81112f1c:	dd400515 	stw	r21,20(sp)
81112f20:	dd000415 	stw	r20,16(sp)
81112f24:	dcc00315 	stw	r19,12(sp)
81112f28:	dc400115 	stw	r17,4(sp)
81112f2c:	dc000015 	stw	r16,0(sp)
81112f30:	3025883a 	mov	r18,r6
81112f34:	2800b726 	beq	r5,zero,81113214 <_realloc_r+0x310>
81112f38:	282b883a 	mov	r21,r5
81112f3c:	2029883a 	mov	r20,r4
81112f40:	1118b5c0 	call	81118b5c <__malloc_lock>
81112f44:	a8bfff17 	ldw	r2,-4(r21)
81112f48:	043fff04 	movi	r16,-4
81112f4c:	90c002c4 	addi	r3,r18,11
81112f50:	01000584 	movi	r4,22
81112f54:	acfffe04 	addi	r19,r21,-8
81112f58:	1420703a 	and	r16,r2,r16
81112f5c:	20c0332e 	bgeu	r4,r3,8111302c <_realloc_r+0x128>
81112f60:	047ffe04 	movi	r17,-8
81112f64:	1c62703a 	and	r17,r3,r17
81112f68:	8807883a 	mov	r3,r17
81112f6c:	88005816 	blt	r17,zero,811130d0 <_realloc_r+0x1cc>
81112f70:	8c805736 	bltu	r17,r18,811130d0 <_realloc_r+0x1cc>
81112f74:	80c0300e 	bge	r16,r3,81113038 <_realloc_r+0x134>
81112f78:	072044b4 	movhi	fp,33042
81112f7c:	e73cf504 	addi	fp,fp,-3116
81112f80:	e1c00217 	ldw	r7,8(fp)
81112f84:	9c09883a 	add	r4,r19,r16
81112f88:	22000117 	ldw	r8,4(r4)
81112f8c:	21c06326 	beq	r4,r7,8111311c <_realloc_r+0x218>
81112f90:	017fff84 	movi	r5,-2
81112f94:	414a703a 	and	r5,r8,r5
81112f98:	214b883a 	add	r5,r4,r5
81112f9c:	29800117 	ldw	r6,4(r5)
81112fa0:	3180004c 	andi	r6,r6,1
81112fa4:	30003f26 	beq	r6,zero,811130a4 <_realloc_r+0x1a0>
81112fa8:	1080004c 	andi	r2,r2,1
81112fac:	10008326 	beq	r2,zero,811131bc <_realloc_r+0x2b8>
81112fb0:	900b883a 	mov	r5,r18
81112fb4:	a009883a 	mov	r4,r20
81112fb8:	111122c0 	call	8111122c <_malloc_r>
81112fbc:	1025883a 	mov	r18,r2
81112fc0:	10011e26 	beq	r2,zero,8111343c <_realloc_r+0x538>
81112fc4:	a93fff17 	ldw	r4,-4(r21)
81112fc8:	10fffe04 	addi	r3,r2,-8
81112fcc:	00bfff84 	movi	r2,-2
81112fd0:	2084703a 	and	r2,r4,r2
81112fd4:	9885883a 	add	r2,r19,r2
81112fd8:	1880ee26 	beq	r3,r2,81113394 <_realloc_r+0x490>
81112fdc:	81bfff04 	addi	r6,r16,-4
81112fe0:	00800904 	movi	r2,36
81112fe4:	1180b836 	bltu	r2,r6,811132c8 <_realloc_r+0x3c4>
81112fe8:	00c004c4 	movi	r3,19
81112fec:	19809636 	bltu	r3,r6,81113248 <_realloc_r+0x344>
81112ff0:	9005883a 	mov	r2,r18
81112ff4:	a807883a 	mov	r3,r21
81112ff8:	19000017 	ldw	r4,0(r3)
81112ffc:	11000015 	stw	r4,0(r2)
81113000:	19000117 	ldw	r4,4(r3)
81113004:	11000115 	stw	r4,4(r2)
81113008:	18c00217 	ldw	r3,8(r3)
8111300c:	10c00215 	stw	r3,8(r2)
81113010:	a80b883a 	mov	r5,r21
81113014:	a009883a 	mov	r4,r20
81113018:	11106400 	call	81110640 <_free_r>
8111301c:	a009883a 	mov	r4,r20
81113020:	1118b800 	call	81118b80 <__malloc_unlock>
81113024:	9005883a 	mov	r2,r18
81113028:	00001206 	br	81113074 <_realloc_r+0x170>
8111302c:	00c00404 	movi	r3,16
81113030:	1823883a 	mov	r17,r3
81113034:	003fce06 	br	81112f70 <__reset+0xfb0f2f70>
81113038:	a825883a 	mov	r18,r21
8111303c:	8445c83a 	sub	r2,r16,r17
81113040:	00c003c4 	movi	r3,15
81113044:	18802636 	bltu	r3,r2,811130e0 <_realloc_r+0x1dc>
81113048:	99800117 	ldw	r6,4(r19)
8111304c:	9c07883a 	add	r3,r19,r16
81113050:	3180004c 	andi	r6,r6,1
81113054:	3420b03a 	or	r16,r6,r16
81113058:	9c000115 	stw	r16,4(r19)
8111305c:	18800117 	ldw	r2,4(r3)
81113060:	10800054 	ori	r2,r2,1
81113064:	18800115 	stw	r2,4(r3)
81113068:	a009883a 	mov	r4,r20
8111306c:	1118b800 	call	81118b80 <__malloc_unlock>
81113070:	9005883a 	mov	r2,r18
81113074:	dfc00917 	ldw	ra,36(sp)
81113078:	df000817 	ldw	fp,32(sp)
8111307c:	ddc00717 	ldw	r23,28(sp)
81113080:	dd800617 	ldw	r22,24(sp)
81113084:	dd400517 	ldw	r21,20(sp)
81113088:	dd000417 	ldw	r20,16(sp)
8111308c:	dcc00317 	ldw	r19,12(sp)
81113090:	dc800217 	ldw	r18,8(sp)
81113094:	dc400117 	ldw	r17,4(sp)
81113098:	dc000017 	ldw	r16,0(sp)
8111309c:	dec00a04 	addi	sp,sp,40
811130a0:	f800283a 	ret
811130a4:	017fff04 	movi	r5,-4
811130a8:	414a703a 	and	r5,r8,r5
811130ac:	814d883a 	add	r6,r16,r5
811130b0:	30c01f16 	blt	r6,r3,81113130 <_realloc_r+0x22c>
811130b4:	20800317 	ldw	r2,12(r4)
811130b8:	20c00217 	ldw	r3,8(r4)
811130bc:	a825883a 	mov	r18,r21
811130c0:	3021883a 	mov	r16,r6
811130c4:	18800315 	stw	r2,12(r3)
811130c8:	10c00215 	stw	r3,8(r2)
811130cc:	003fdb06 	br	8111303c <__reset+0xfb0f303c>
811130d0:	00800304 	movi	r2,12
811130d4:	a0800015 	stw	r2,0(r20)
811130d8:	0005883a 	mov	r2,zero
811130dc:	003fe506 	br	81113074 <__reset+0xfb0f3074>
811130e0:	98c00117 	ldw	r3,4(r19)
811130e4:	9c4b883a 	add	r5,r19,r17
811130e8:	11000054 	ori	r4,r2,1
811130ec:	18c0004c 	andi	r3,r3,1
811130f0:	1c62b03a 	or	r17,r3,r17
811130f4:	9c400115 	stw	r17,4(r19)
811130f8:	29000115 	stw	r4,4(r5)
811130fc:	2885883a 	add	r2,r5,r2
81113100:	10c00117 	ldw	r3,4(r2)
81113104:	29400204 	addi	r5,r5,8
81113108:	a009883a 	mov	r4,r20
8111310c:	18c00054 	ori	r3,r3,1
81113110:	10c00115 	stw	r3,4(r2)
81113114:	11106400 	call	81110640 <_free_r>
81113118:	003fd306 	br	81113068 <__reset+0xfb0f3068>
8111311c:	017fff04 	movi	r5,-4
81113120:	414a703a 	and	r5,r8,r5
81113124:	89800404 	addi	r6,r17,16
81113128:	8151883a 	add	r8,r16,r5
8111312c:	4180590e 	bge	r8,r6,81113294 <_realloc_r+0x390>
81113130:	1080004c 	andi	r2,r2,1
81113134:	103f9e1e 	bne	r2,zero,81112fb0 <__reset+0xfb0f2fb0>
81113138:	adbffe17 	ldw	r22,-8(r21)
8111313c:	00bfff04 	movi	r2,-4
81113140:	9dadc83a 	sub	r22,r19,r22
81113144:	b1800117 	ldw	r6,4(r22)
81113148:	3084703a 	and	r2,r6,r2
8111314c:	20002026 	beq	r4,zero,811131d0 <_realloc_r+0x2cc>
81113150:	80af883a 	add	r23,r16,r2
81113154:	b96f883a 	add	r23,r23,r5
81113158:	21c05f26 	beq	r4,r7,811132d8 <_realloc_r+0x3d4>
8111315c:	b8c01c16 	blt	r23,r3,811131d0 <_realloc_r+0x2cc>
81113160:	20800317 	ldw	r2,12(r4)
81113164:	20c00217 	ldw	r3,8(r4)
81113168:	81bfff04 	addi	r6,r16,-4
8111316c:	01000904 	movi	r4,36
81113170:	18800315 	stw	r2,12(r3)
81113174:	10c00215 	stw	r3,8(r2)
81113178:	b0c00217 	ldw	r3,8(r22)
8111317c:	b0800317 	ldw	r2,12(r22)
81113180:	b4800204 	addi	r18,r22,8
81113184:	18800315 	stw	r2,12(r3)
81113188:	10c00215 	stw	r3,8(r2)
8111318c:	21801b36 	bltu	r4,r6,811131fc <_realloc_r+0x2f8>
81113190:	008004c4 	movi	r2,19
81113194:	1180352e 	bgeu	r2,r6,8111326c <_realloc_r+0x368>
81113198:	a8800017 	ldw	r2,0(r21)
8111319c:	b0800215 	stw	r2,8(r22)
811131a0:	a8800117 	ldw	r2,4(r21)
811131a4:	b0800315 	stw	r2,12(r22)
811131a8:	008006c4 	movi	r2,27
811131ac:	11807f36 	bltu	r2,r6,811133ac <_realloc_r+0x4a8>
811131b0:	b0800404 	addi	r2,r22,16
811131b4:	ad400204 	addi	r21,r21,8
811131b8:	00002d06 	br	81113270 <_realloc_r+0x36c>
811131bc:	adbffe17 	ldw	r22,-8(r21)
811131c0:	00bfff04 	movi	r2,-4
811131c4:	9dadc83a 	sub	r22,r19,r22
811131c8:	b1000117 	ldw	r4,4(r22)
811131cc:	2084703a 	and	r2,r4,r2
811131d0:	b03f7726 	beq	r22,zero,81112fb0 <__reset+0xfb0f2fb0>
811131d4:	80af883a 	add	r23,r16,r2
811131d8:	b8ff7516 	blt	r23,r3,81112fb0 <__reset+0xfb0f2fb0>
811131dc:	b0800317 	ldw	r2,12(r22)
811131e0:	b0c00217 	ldw	r3,8(r22)
811131e4:	81bfff04 	addi	r6,r16,-4
811131e8:	01000904 	movi	r4,36
811131ec:	18800315 	stw	r2,12(r3)
811131f0:	10c00215 	stw	r3,8(r2)
811131f4:	b4800204 	addi	r18,r22,8
811131f8:	21bfe52e 	bgeu	r4,r6,81113190 <__reset+0xfb0f3190>
811131fc:	a80b883a 	mov	r5,r21
81113200:	9009883a 	mov	r4,r18
81113204:	1111b1c0 	call	81111b1c <memmove>
81113208:	b821883a 	mov	r16,r23
8111320c:	b027883a 	mov	r19,r22
81113210:	003f8a06 	br	8111303c <__reset+0xfb0f303c>
81113214:	300b883a 	mov	r5,r6
81113218:	dfc00917 	ldw	ra,36(sp)
8111321c:	df000817 	ldw	fp,32(sp)
81113220:	ddc00717 	ldw	r23,28(sp)
81113224:	dd800617 	ldw	r22,24(sp)
81113228:	dd400517 	ldw	r21,20(sp)
8111322c:	dd000417 	ldw	r20,16(sp)
81113230:	dcc00317 	ldw	r19,12(sp)
81113234:	dc800217 	ldw	r18,8(sp)
81113238:	dc400117 	ldw	r17,4(sp)
8111323c:	dc000017 	ldw	r16,0(sp)
81113240:	dec00a04 	addi	sp,sp,40
81113244:	111122c1 	jmpi	8111122c <_malloc_r>
81113248:	a8c00017 	ldw	r3,0(r21)
8111324c:	90c00015 	stw	r3,0(r18)
81113250:	a8c00117 	ldw	r3,4(r21)
81113254:	90c00115 	stw	r3,4(r18)
81113258:	00c006c4 	movi	r3,27
8111325c:	19804536 	bltu	r3,r6,81113374 <_realloc_r+0x470>
81113260:	90800204 	addi	r2,r18,8
81113264:	a8c00204 	addi	r3,r21,8
81113268:	003f6306 	br	81112ff8 <__reset+0xfb0f2ff8>
8111326c:	9005883a 	mov	r2,r18
81113270:	a8c00017 	ldw	r3,0(r21)
81113274:	b821883a 	mov	r16,r23
81113278:	b027883a 	mov	r19,r22
8111327c:	10c00015 	stw	r3,0(r2)
81113280:	a8c00117 	ldw	r3,4(r21)
81113284:	10c00115 	stw	r3,4(r2)
81113288:	a8c00217 	ldw	r3,8(r21)
8111328c:	10c00215 	stw	r3,8(r2)
81113290:	003f6a06 	br	8111303c <__reset+0xfb0f303c>
81113294:	9c67883a 	add	r19,r19,r17
81113298:	4445c83a 	sub	r2,r8,r17
8111329c:	e4c00215 	stw	r19,8(fp)
811132a0:	10800054 	ori	r2,r2,1
811132a4:	98800115 	stw	r2,4(r19)
811132a8:	a8bfff17 	ldw	r2,-4(r21)
811132ac:	a009883a 	mov	r4,r20
811132b0:	1080004c 	andi	r2,r2,1
811132b4:	1462b03a 	or	r17,r2,r17
811132b8:	ac7fff15 	stw	r17,-4(r21)
811132bc:	1118b800 	call	81118b80 <__malloc_unlock>
811132c0:	a805883a 	mov	r2,r21
811132c4:	003f6b06 	br	81113074 <__reset+0xfb0f3074>
811132c8:	a80b883a 	mov	r5,r21
811132cc:	9009883a 	mov	r4,r18
811132d0:	1111b1c0 	call	81111b1c <memmove>
811132d4:	003f4e06 	br	81113010 <__reset+0xfb0f3010>
811132d8:	89000404 	addi	r4,r17,16
811132dc:	b93fbc16 	blt	r23,r4,811131d0 <__reset+0xfb0f31d0>
811132e0:	b0800317 	ldw	r2,12(r22)
811132e4:	b0c00217 	ldw	r3,8(r22)
811132e8:	81bfff04 	addi	r6,r16,-4
811132ec:	01000904 	movi	r4,36
811132f0:	18800315 	stw	r2,12(r3)
811132f4:	10c00215 	stw	r3,8(r2)
811132f8:	b4800204 	addi	r18,r22,8
811132fc:	21804336 	bltu	r4,r6,8111340c <_realloc_r+0x508>
81113300:	008004c4 	movi	r2,19
81113304:	11803f2e 	bgeu	r2,r6,81113404 <_realloc_r+0x500>
81113308:	a8800017 	ldw	r2,0(r21)
8111330c:	b0800215 	stw	r2,8(r22)
81113310:	a8800117 	ldw	r2,4(r21)
81113314:	b0800315 	stw	r2,12(r22)
81113318:	008006c4 	movi	r2,27
8111331c:	11803f36 	bltu	r2,r6,8111341c <_realloc_r+0x518>
81113320:	b0800404 	addi	r2,r22,16
81113324:	ad400204 	addi	r21,r21,8
81113328:	a8c00017 	ldw	r3,0(r21)
8111332c:	10c00015 	stw	r3,0(r2)
81113330:	a8c00117 	ldw	r3,4(r21)
81113334:	10c00115 	stw	r3,4(r2)
81113338:	a8c00217 	ldw	r3,8(r21)
8111333c:	10c00215 	stw	r3,8(r2)
81113340:	b447883a 	add	r3,r22,r17
81113344:	bc45c83a 	sub	r2,r23,r17
81113348:	e0c00215 	stw	r3,8(fp)
8111334c:	10800054 	ori	r2,r2,1
81113350:	18800115 	stw	r2,4(r3)
81113354:	b0800117 	ldw	r2,4(r22)
81113358:	a009883a 	mov	r4,r20
8111335c:	1080004c 	andi	r2,r2,1
81113360:	1462b03a 	or	r17,r2,r17
81113364:	b4400115 	stw	r17,4(r22)
81113368:	1118b800 	call	81118b80 <__malloc_unlock>
8111336c:	9005883a 	mov	r2,r18
81113370:	003f4006 	br	81113074 <__reset+0xfb0f3074>
81113374:	a8c00217 	ldw	r3,8(r21)
81113378:	90c00215 	stw	r3,8(r18)
8111337c:	a8c00317 	ldw	r3,12(r21)
81113380:	90c00315 	stw	r3,12(r18)
81113384:	30801126 	beq	r6,r2,811133cc <_realloc_r+0x4c8>
81113388:	90800404 	addi	r2,r18,16
8111338c:	a8c00404 	addi	r3,r21,16
81113390:	003f1906 	br	81112ff8 <__reset+0xfb0f2ff8>
81113394:	90ffff17 	ldw	r3,-4(r18)
81113398:	00bfff04 	movi	r2,-4
8111339c:	a825883a 	mov	r18,r21
811133a0:	1884703a 	and	r2,r3,r2
811133a4:	80a1883a 	add	r16,r16,r2
811133a8:	003f2406 	br	8111303c <__reset+0xfb0f303c>
811133ac:	a8800217 	ldw	r2,8(r21)
811133b0:	b0800415 	stw	r2,16(r22)
811133b4:	a8800317 	ldw	r2,12(r21)
811133b8:	b0800515 	stw	r2,20(r22)
811133bc:	31000a26 	beq	r6,r4,811133e8 <_realloc_r+0x4e4>
811133c0:	b0800604 	addi	r2,r22,24
811133c4:	ad400404 	addi	r21,r21,16
811133c8:	003fa906 	br	81113270 <__reset+0xfb0f3270>
811133cc:	a9000417 	ldw	r4,16(r21)
811133d0:	90800604 	addi	r2,r18,24
811133d4:	a8c00604 	addi	r3,r21,24
811133d8:	91000415 	stw	r4,16(r18)
811133dc:	a9000517 	ldw	r4,20(r21)
811133e0:	91000515 	stw	r4,20(r18)
811133e4:	003f0406 	br	81112ff8 <__reset+0xfb0f2ff8>
811133e8:	a8c00417 	ldw	r3,16(r21)
811133ec:	ad400604 	addi	r21,r21,24
811133f0:	b0800804 	addi	r2,r22,32
811133f4:	b0c00615 	stw	r3,24(r22)
811133f8:	a8ffff17 	ldw	r3,-4(r21)
811133fc:	b0c00715 	stw	r3,28(r22)
81113400:	003f9b06 	br	81113270 <__reset+0xfb0f3270>
81113404:	9005883a 	mov	r2,r18
81113408:	003fc706 	br	81113328 <__reset+0xfb0f3328>
8111340c:	a80b883a 	mov	r5,r21
81113410:	9009883a 	mov	r4,r18
81113414:	1111b1c0 	call	81111b1c <memmove>
81113418:	003fc906 	br	81113340 <__reset+0xfb0f3340>
8111341c:	a8800217 	ldw	r2,8(r21)
81113420:	b0800415 	stw	r2,16(r22)
81113424:	a8800317 	ldw	r2,12(r21)
81113428:	b0800515 	stw	r2,20(r22)
8111342c:	31000726 	beq	r6,r4,8111344c <_realloc_r+0x548>
81113430:	b0800604 	addi	r2,r22,24
81113434:	ad400404 	addi	r21,r21,16
81113438:	003fbb06 	br	81113328 <__reset+0xfb0f3328>
8111343c:	a009883a 	mov	r4,r20
81113440:	1118b800 	call	81118b80 <__malloc_unlock>
81113444:	0005883a 	mov	r2,zero
81113448:	003f0a06 	br	81113074 <__reset+0xfb0f3074>
8111344c:	a8c00417 	ldw	r3,16(r21)
81113450:	ad400604 	addi	r21,r21,24
81113454:	b0800804 	addi	r2,r22,32
81113458:	b0c00615 	stw	r3,24(r22)
8111345c:	a8ffff17 	ldw	r3,-4(r21)
81113460:	b0c00715 	stw	r3,28(r22)
81113464:	003fb006 	br	81113328 <__reset+0xfb0f3328>

81113468 <lflush>:
81113468:	2080030b 	ldhu	r2,12(r4)
8111346c:	00c00244 	movi	r3,9
81113470:	1080024c 	andi	r2,r2,9
81113474:	10c00226 	beq	r2,r3,81113480 <lflush+0x18>
81113478:	0005883a 	mov	r2,zero
8111347c:	f800283a 	ret
81113480:	111014c1 	jmpi	8111014c <fflush>

81113484 <__srefill_r>:
81113484:	defffc04 	addi	sp,sp,-16
81113488:	dc400115 	stw	r17,4(sp)
8111348c:	dc000015 	stw	r16,0(sp)
81113490:	dfc00315 	stw	ra,12(sp)
81113494:	dc800215 	stw	r18,8(sp)
81113498:	2023883a 	mov	r17,r4
8111349c:	2821883a 	mov	r16,r5
811134a0:	20000226 	beq	r4,zero,811134ac <__srefill_r+0x28>
811134a4:	20800e17 	ldw	r2,56(r4)
811134a8:	10003c26 	beq	r2,zero,8111359c <__srefill_r+0x118>
811134ac:	80c0030b 	ldhu	r3,12(r16)
811134b0:	1908000c 	andi	r4,r3,8192
811134b4:	1805883a 	mov	r2,r3
811134b8:	2000071e 	bne	r4,zero,811134d8 <__srefill_r+0x54>
811134bc:	81001917 	ldw	r4,100(r16)
811134c0:	18880014 	ori	r2,r3,8192
811134c4:	00f7ffc4 	movi	r3,-8193
811134c8:	20c8703a 	and	r4,r4,r3
811134cc:	8080030d 	sth	r2,12(r16)
811134d0:	1007883a 	mov	r3,r2
811134d4:	81001915 	stw	r4,100(r16)
811134d8:	80000115 	stw	zero,4(r16)
811134dc:	1100080c 	andi	r4,r2,32
811134e0:	2000571e 	bne	r4,zero,81113640 <__srefill_r+0x1bc>
811134e4:	1100010c 	andi	r4,r2,4
811134e8:	20001f26 	beq	r4,zero,81113568 <__srefill_r+0xe4>
811134ec:	81400c17 	ldw	r5,48(r16)
811134f0:	28000826 	beq	r5,zero,81113514 <__srefill_r+0x90>
811134f4:	80801004 	addi	r2,r16,64
811134f8:	28800226 	beq	r5,r2,81113504 <__srefill_r+0x80>
811134fc:	8809883a 	mov	r4,r17
81113500:	11106400 	call	81110640 <_free_r>
81113504:	80800f17 	ldw	r2,60(r16)
81113508:	80000c15 	stw	zero,48(r16)
8111350c:	80800115 	stw	r2,4(r16)
81113510:	1000391e 	bne	r2,zero,811135f8 <__srefill_r+0x174>
81113514:	80800417 	ldw	r2,16(r16)
81113518:	10004b26 	beq	r2,zero,81113648 <__srefill_r+0x1c4>
8111351c:	8480030b 	ldhu	r18,12(r16)
81113520:	908000cc 	andi	r2,r18,3
81113524:	10001f1e 	bne	r2,zero,811135a4 <__srefill_r+0x120>
81113528:	81800417 	ldw	r6,16(r16)
8111352c:	80800817 	ldw	r2,32(r16)
81113530:	81c00517 	ldw	r7,20(r16)
81113534:	81400717 	ldw	r5,28(r16)
81113538:	81800015 	stw	r6,0(r16)
8111353c:	8809883a 	mov	r4,r17
81113540:	103ee83a 	callr	r2
81113544:	80800115 	stw	r2,4(r16)
81113548:	00800e0e 	bge	zero,r2,81113584 <__srefill_r+0x100>
8111354c:	0005883a 	mov	r2,zero
81113550:	dfc00317 	ldw	ra,12(sp)
81113554:	dc800217 	ldw	r18,8(sp)
81113558:	dc400117 	ldw	r17,4(sp)
8111355c:	dc000017 	ldw	r16,0(sp)
81113560:	dec00404 	addi	sp,sp,16
81113564:	f800283a 	ret
81113568:	1100040c 	andi	r4,r2,16
8111356c:	20003026 	beq	r4,zero,81113630 <__srefill_r+0x1ac>
81113570:	1080020c 	andi	r2,r2,8
81113574:	1000241e 	bne	r2,zero,81113608 <__srefill_r+0x184>
81113578:	18c00114 	ori	r3,r3,4
8111357c:	80c0030d 	sth	r3,12(r16)
81113580:	003fe406 	br	81113514 <__reset+0xfb0f3514>
81113584:	80c0030b 	ldhu	r3,12(r16)
81113588:	1000161e 	bne	r2,zero,811135e4 <__srefill_r+0x160>
8111358c:	18c00814 	ori	r3,r3,32
81113590:	00bfffc4 	movi	r2,-1
81113594:	80c0030d 	sth	r3,12(r16)
81113598:	003fed06 	br	81113550 <__reset+0xfb0f3550>
8111359c:	11104cc0 	call	811104cc <__sinit>
811135a0:	003fc206 	br	811134ac <__reset+0xfb0f34ac>
811135a4:	00a044b4 	movhi	r2,33042
811135a8:	1082ee04 	addi	r2,r2,3000
811135ac:	11000017 	ldw	r4,0(r2)
811135b0:	01604474 	movhi	r5,33041
811135b4:	00800044 	movi	r2,1
811135b8:	294d1a04 	addi	r5,r5,13416
811135bc:	8080030d 	sth	r2,12(r16)
811135c0:	1110e0c0 	call	81110e0c <_fwalk>
811135c4:	00800244 	movi	r2,9
811135c8:	8480030d 	sth	r18,12(r16)
811135cc:	9480024c 	andi	r18,r18,9
811135d0:	90bfd51e 	bne	r18,r2,81113528 <__reset+0xfb0f3528>
811135d4:	800b883a 	mov	r5,r16
811135d8:	8809883a 	mov	r4,r17
811135dc:	110fed40 	call	8110fed4 <__sflush_r>
811135e0:	003fd106 	br	81113528 <__reset+0xfb0f3528>
811135e4:	18c01014 	ori	r3,r3,64
811135e8:	80000115 	stw	zero,4(r16)
811135ec:	00bfffc4 	movi	r2,-1
811135f0:	80c0030d 	sth	r3,12(r16)
811135f4:	003fd606 	br	81113550 <__reset+0xfb0f3550>
811135f8:	80c00e17 	ldw	r3,56(r16)
811135fc:	0005883a 	mov	r2,zero
81113600:	80c00015 	stw	r3,0(r16)
81113604:	003fd206 	br	81113550 <__reset+0xfb0f3550>
81113608:	800b883a 	mov	r5,r16
8111360c:	8809883a 	mov	r4,r17
81113610:	11100f00 	call	811100f0 <_fflush_r>
81113614:	10000a1e 	bne	r2,zero,81113640 <__srefill_r+0x1bc>
81113618:	8080030b 	ldhu	r2,12(r16)
8111361c:	00fffdc4 	movi	r3,-9
81113620:	80000215 	stw	zero,8(r16)
81113624:	1886703a 	and	r3,r3,r2
81113628:	80000615 	stw	zero,24(r16)
8111362c:	003fd206 	br	81113578 <__reset+0xfb0f3578>
81113630:	00800244 	movi	r2,9
81113634:	88800015 	stw	r2,0(r17)
81113638:	18c01014 	ori	r3,r3,64
8111363c:	80c0030d 	sth	r3,12(r16)
81113640:	00bfffc4 	movi	r2,-1
81113644:	003fc206 	br	81113550 <__reset+0xfb0f3550>
81113648:	800b883a 	mov	r5,r16
8111364c:	8809883a 	mov	r4,r17
81113650:	11110700 	call	81111070 <__smakebuf_r>
81113654:	003fb106 	br	8111351c <__reset+0xfb0f351c>

81113658 <__fpclassifyd>:
81113658:	00a00034 	movhi	r2,32768
8111365c:	10bfffc4 	addi	r2,r2,-1
81113660:	2884703a 	and	r2,r5,r2
81113664:	10000726 	beq	r2,zero,81113684 <__fpclassifyd+0x2c>
81113668:	00fffc34 	movhi	r3,65520
8111366c:	019ff834 	movhi	r6,32736
81113670:	28c7883a 	add	r3,r5,r3
81113674:	31bfffc4 	addi	r6,r6,-1
81113678:	30c00536 	bltu	r6,r3,81113690 <__fpclassifyd+0x38>
8111367c:	00800104 	movi	r2,4
81113680:	f800283a 	ret
81113684:	2000021e 	bne	r4,zero,81113690 <__fpclassifyd+0x38>
81113688:	00800084 	movi	r2,2
8111368c:	f800283a 	ret
81113690:	00dffc34 	movhi	r3,32752
81113694:	019ff834 	movhi	r6,32736
81113698:	28cb883a 	add	r5,r5,r3
8111369c:	31bfffc4 	addi	r6,r6,-1
811136a0:	317ff62e 	bgeu	r6,r5,8111367c <__reset+0xfb0f367c>
811136a4:	01400434 	movhi	r5,16
811136a8:	297fffc4 	addi	r5,r5,-1
811136ac:	28800236 	bltu	r5,r2,811136b8 <__fpclassifyd+0x60>
811136b0:	008000c4 	movi	r2,3
811136b4:	f800283a 	ret
811136b8:	10c00226 	beq	r2,r3,811136c4 <__fpclassifyd+0x6c>
811136bc:	0005883a 	mov	r2,zero
811136c0:	f800283a 	ret
811136c4:	2005003a 	cmpeq	r2,r4,zero
811136c8:	f800283a 	ret

811136cc <_sbrk_r>:
811136cc:	defffd04 	addi	sp,sp,-12
811136d0:	dc000015 	stw	r16,0(sp)
811136d4:	042044b4 	movhi	r16,33042
811136d8:	dc400115 	stw	r17,4(sp)
811136dc:	84032704 	addi	r16,r16,3228
811136e0:	2023883a 	mov	r17,r4
811136e4:	2809883a 	mov	r4,r5
811136e8:	dfc00215 	stw	ra,8(sp)
811136ec:	80000015 	stw	zero,0(r16)
811136f0:	1118fa80 	call	81118fa8 <sbrk>
811136f4:	00ffffc4 	movi	r3,-1
811136f8:	10c00526 	beq	r2,r3,81113710 <_sbrk_r+0x44>
811136fc:	dfc00217 	ldw	ra,8(sp)
81113700:	dc400117 	ldw	r17,4(sp)
81113704:	dc000017 	ldw	r16,0(sp)
81113708:	dec00304 	addi	sp,sp,12
8111370c:	f800283a 	ret
81113710:	80c00017 	ldw	r3,0(r16)
81113714:	183ff926 	beq	r3,zero,811136fc <__reset+0xfb0f36fc>
81113718:	88c00015 	stw	r3,0(r17)
8111371c:	003ff706 	br	811136fc <__reset+0xfb0f36fc>

81113720 <__sread>:
81113720:	defffe04 	addi	sp,sp,-8
81113724:	dc000015 	stw	r16,0(sp)
81113728:	2821883a 	mov	r16,r5
8111372c:	2940038f 	ldh	r5,14(r5)
81113730:	dfc00115 	stw	ra,4(sp)
81113734:	111566c0 	call	8111566c <_read_r>
81113738:	10000716 	blt	r2,zero,81113758 <__sread+0x38>
8111373c:	80c01417 	ldw	r3,80(r16)
81113740:	1887883a 	add	r3,r3,r2
81113744:	80c01415 	stw	r3,80(r16)
81113748:	dfc00117 	ldw	ra,4(sp)
8111374c:	dc000017 	ldw	r16,0(sp)
81113750:	dec00204 	addi	sp,sp,8
81113754:	f800283a 	ret
81113758:	80c0030b 	ldhu	r3,12(r16)
8111375c:	18fbffcc 	andi	r3,r3,61439
81113760:	80c0030d 	sth	r3,12(r16)
81113764:	dfc00117 	ldw	ra,4(sp)
81113768:	dc000017 	ldw	r16,0(sp)
8111376c:	dec00204 	addi	sp,sp,8
81113770:	f800283a 	ret

81113774 <__seofread>:
81113774:	0005883a 	mov	r2,zero
81113778:	f800283a 	ret

8111377c <__swrite>:
8111377c:	2880030b 	ldhu	r2,12(r5)
81113780:	defffb04 	addi	sp,sp,-20
81113784:	dcc00315 	stw	r19,12(sp)
81113788:	dc800215 	stw	r18,8(sp)
8111378c:	dc400115 	stw	r17,4(sp)
81113790:	dc000015 	stw	r16,0(sp)
81113794:	dfc00415 	stw	ra,16(sp)
81113798:	10c0400c 	andi	r3,r2,256
8111379c:	2821883a 	mov	r16,r5
811137a0:	2023883a 	mov	r17,r4
811137a4:	3025883a 	mov	r18,r6
811137a8:	3827883a 	mov	r19,r7
811137ac:	18000526 	beq	r3,zero,811137c4 <__swrite+0x48>
811137b0:	2940038f 	ldh	r5,14(r5)
811137b4:	01c00084 	movi	r7,2
811137b8:	000d883a 	mov	r6,zero
811137bc:	111560c0 	call	8111560c <_lseek_r>
811137c0:	8080030b 	ldhu	r2,12(r16)
811137c4:	8140038f 	ldh	r5,14(r16)
811137c8:	10bbffcc 	andi	r2,r2,61439
811137cc:	980f883a 	mov	r7,r19
811137d0:	900d883a 	mov	r6,r18
811137d4:	8809883a 	mov	r4,r17
811137d8:	8080030d 	sth	r2,12(r16)
811137dc:	dfc00417 	ldw	ra,16(sp)
811137e0:	dcc00317 	ldw	r19,12(sp)
811137e4:	dc800217 	ldw	r18,8(sp)
811137e8:	dc400117 	ldw	r17,4(sp)
811137ec:	dc000017 	ldw	r16,0(sp)
811137f0:	dec00504 	addi	sp,sp,20
811137f4:	11150d81 	jmpi	811150d8 <_write_r>

811137f8 <__sseek>:
811137f8:	defffe04 	addi	sp,sp,-8
811137fc:	dc000015 	stw	r16,0(sp)
81113800:	2821883a 	mov	r16,r5
81113804:	2940038f 	ldh	r5,14(r5)
81113808:	dfc00115 	stw	ra,4(sp)
8111380c:	111560c0 	call	8111560c <_lseek_r>
81113810:	00ffffc4 	movi	r3,-1
81113814:	10c00826 	beq	r2,r3,81113838 <__sseek+0x40>
81113818:	80c0030b 	ldhu	r3,12(r16)
8111381c:	80801415 	stw	r2,80(r16)
81113820:	18c40014 	ori	r3,r3,4096
81113824:	80c0030d 	sth	r3,12(r16)
81113828:	dfc00117 	ldw	ra,4(sp)
8111382c:	dc000017 	ldw	r16,0(sp)
81113830:	dec00204 	addi	sp,sp,8
81113834:	f800283a 	ret
81113838:	80c0030b 	ldhu	r3,12(r16)
8111383c:	18fbffcc 	andi	r3,r3,61439
81113840:	80c0030d 	sth	r3,12(r16)
81113844:	dfc00117 	ldw	ra,4(sp)
81113848:	dc000017 	ldw	r16,0(sp)
8111384c:	dec00204 	addi	sp,sp,8
81113850:	f800283a 	ret

81113854 <__sclose>:
81113854:	2940038f 	ldh	r5,14(r5)
81113858:	11151381 	jmpi	81115138 <_close_r>

8111385c <strcmp>:
8111385c:	2144b03a 	or	r2,r4,r5
81113860:	108000cc 	andi	r2,r2,3
81113864:	1000171e 	bne	r2,zero,811138c4 <strcmp+0x68>
81113868:	20800017 	ldw	r2,0(r4)
8111386c:	28c00017 	ldw	r3,0(r5)
81113870:	10c0141e 	bne	r2,r3,811138c4 <strcmp+0x68>
81113874:	027fbff4 	movhi	r9,65279
81113878:	4a7fbfc4 	addi	r9,r9,-257
8111387c:	0086303a 	nor	r3,zero,r2
81113880:	02202074 	movhi	r8,32897
81113884:	1245883a 	add	r2,r2,r9
81113888:	42202004 	addi	r8,r8,-32640
8111388c:	10c4703a 	and	r2,r2,r3
81113890:	1204703a 	and	r2,r2,r8
81113894:	10000226 	beq	r2,zero,811138a0 <strcmp+0x44>
81113898:	00002306 	br	81113928 <strcmp+0xcc>
8111389c:	1000221e 	bne	r2,zero,81113928 <strcmp+0xcc>
811138a0:	21000104 	addi	r4,r4,4
811138a4:	20c00017 	ldw	r3,0(r4)
811138a8:	29400104 	addi	r5,r5,4
811138ac:	29800017 	ldw	r6,0(r5)
811138b0:	1a4f883a 	add	r7,r3,r9
811138b4:	00c4303a 	nor	r2,zero,r3
811138b8:	3884703a 	and	r2,r7,r2
811138bc:	1204703a 	and	r2,r2,r8
811138c0:	19bff626 	beq	r3,r6,8111389c <__reset+0xfb0f389c>
811138c4:	20800003 	ldbu	r2,0(r4)
811138c8:	10c03fcc 	andi	r3,r2,255
811138cc:	18c0201c 	xori	r3,r3,128
811138d0:	18ffe004 	addi	r3,r3,-128
811138d4:	18000c26 	beq	r3,zero,81113908 <strcmp+0xac>
811138d8:	29800007 	ldb	r6,0(r5)
811138dc:	19800326 	beq	r3,r6,811138ec <strcmp+0x90>
811138e0:	00001306 	br	81113930 <strcmp+0xd4>
811138e4:	29800007 	ldb	r6,0(r5)
811138e8:	11800b1e 	bne	r2,r6,81113918 <strcmp+0xbc>
811138ec:	21000044 	addi	r4,r4,1
811138f0:	20c00003 	ldbu	r3,0(r4)
811138f4:	29400044 	addi	r5,r5,1
811138f8:	18803fcc 	andi	r2,r3,255
811138fc:	1080201c 	xori	r2,r2,128
81113900:	10bfe004 	addi	r2,r2,-128
81113904:	103ff71e 	bne	r2,zero,811138e4 <__reset+0xfb0f38e4>
81113908:	0007883a 	mov	r3,zero
8111390c:	28800003 	ldbu	r2,0(r5)
81113910:	1885c83a 	sub	r2,r3,r2
81113914:	f800283a 	ret
81113918:	28800003 	ldbu	r2,0(r5)
8111391c:	18c03fcc 	andi	r3,r3,255
81113920:	1885c83a 	sub	r2,r3,r2
81113924:	f800283a 	ret
81113928:	0005883a 	mov	r2,zero
8111392c:	f800283a 	ret
81113930:	10c03fcc 	andi	r3,r2,255
81113934:	003ff506 	br	8111390c <__reset+0xfb0f390c>

81113938 <__sprint_r.part.0>:
81113938:	28801917 	ldw	r2,100(r5)
8111393c:	defff604 	addi	sp,sp,-40
81113940:	dd400515 	stw	r21,20(sp)
81113944:	dfc00915 	stw	ra,36(sp)
81113948:	df000815 	stw	fp,32(sp)
8111394c:	ddc00715 	stw	r23,28(sp)
81113950:	dd800615 	stw	r22,24(sp)
81113954:	dd000415 	stw	r20,16(sp)
81113958:	dcc00315 	stw	r19,12(sp)
8111395c:	dc800215 	stw	r18,8(sp)
81113960:	dc400115 	stw	r17,4(sp)
81113964:	dc000015 	stw	r16,0(sp)
81113968:	1088000c 	andi	r2,r2,8192
8111396c:	302b883a 	mov	r21,r6
81113970:	10002e26 	beq	r2,zero,81113a2c <__sprint_r.part.0+0xf4>
81113974:	30800217 	ldw	r2,8(r6)
81113978:	35800017 	ldw	r22,0(r6)
8111397c:	10002926 	beq	r2,zero,81113a24 <__sprint_r.part.0+0xec>
81113980:	2827883a 	mov	r19,r5
81113984:	2029883a 	mov	r20,r4
81113988:	b5c00104 	addi	r23,r22,4
8111398c:	04bfffc4 	movi	r18,-1
81113990:	bc400017 	ldw	r17,0(r23)
81113994:	b4000017 	ldw	r16,0(r22)
81113998:	0039883a 	mov	fp,zero
8111399c:	8822d0ba 	srli	r17,r17,2
811139a0:	8800031e 	bne	r17,zero,811139b0 <__sprint_r.part.0+0x78>
811139a4:	00001806 	br	81113a08 <__sprint_r.part.0+0xd0>
811139a8:	84000104 	addi	r16,r16,4
811139ac:	8f001526 	beq	r17,fp,81113a04 <__sprint_r.part.0+0xcc>
811139b0:	81400017 	ldw	r5,0(r16)
811139b4:	980d883a 	mov	r6,r19
811139b8:	a009883a 	mov	r4,r20
811139bc:	11154b80 	call	811154b8 <_fputwc_r>
811139c0:	e7000044 	addi	fp,fp,1
811139c4:	14bff81e 	bne	r2,r18,811139a8 <__reset+0xfb0f39a8>
811139c8:	9005883a 	mov	r2,r18
811139cc:	a8000215 	stw	zero,8(r21)
811139d0:	a8000115 	stw	zero,4(r21)
811139d4:	dfc00917 	ldw	ra,36(sp)
811139d8:	df000817 	ldw	fp,32(sp)
811139dc:	ddc00717 	ldw	r23,28(sp)
811139e0:	dd800617 	ldw	r22,24(sp)
811139e4:	dd400517 	ldw	r21,20(sp)
811139e8:	dd000417 	ldw	r20,16(sp)
811139ec:	dcc00317 	ldw	r19,12(sp)
811139f0:	dc800217 	ldw	r18,8(sp)
811139f4:	dc400117 	ldw	r17,4(sp)
811139f8:	dc000017 	ldw	r16,0(sp)
811139fc:	dec00a04 	addi	sp,sp,40
81113a00:	f800283a 	ret
81113a04:	a8800217 	ldw	r2,8(r21)
81113a08:	8c63883a 	add	r17,r17,r17
81113a0c:	8c63883a 	add	r17,r17,r17
81113a10:	1445c83a 	sub	r2,r2,r17
81113a14:	a8800215 	stw	r2,8(r21)
81113a18:	b5800204 	addi	r22,r22,8
81113a1c:	bdc00204 	addi	r23,r23,8
81113a20:	103fdb1e 	bne	r2,zero,81113990 <__reset+0xfb0f3990>
81113a24:	0005883a 	mov	r2,zero
81113a28:	003fe806 	br	811139cc <__reset+0xfb0f39cc>
81113a2c:	11109500 	call	81110950 <__sfvwrite_r>
81113a30:	003fe606 	br	811139cc <__reset+0xfb0f39cc>

81113a34 <__sprint_r>:
81113a34:	30c00217 	ldw	r3,8(r6)
81113a38:	18000126 	beq	r3,zero,81113a40 <__sprint_r+0xc>
81113a3c:	11139381 	jmpi	81113938 <__sprint_r.part.0>
81113a40:	30000115 	stw	zero,4(r6)
81113a44:	0005883a 	mov	r2,zero
81113a48:	f800283a 	ret

81113a4c <___vfiprintf_internal_r>:
81113a4c:	deffc904 	addi	sp,sp,-220
81113a50:	df003515 	stw	fp,212(sp)
81113a54:	dd003115 	stw	r20,196(sp)
81113a58:	dfc03615 	stw	ra,216(sp)
81113a5c:	ddc03415 	stw	r23,208(sp)
81113a60:	dd803315 	stw	r22,204(sp)
81113a64:	dd403215 	stw	r21,200(sp)
81113a68:	dcc03015 	stw	r19,192(sp)
81113a6c:	dc802f15 	stw	r18,188(sp)
81113a70:	dc402e15 	stw	r17,184(sp)
81113a74:	dc002d15 	stw	r16,180(sp)
81113a78:	d9002015 	stw	r4,128(sp)
81113a7c:	d9c02215 	stw	r7,136(sp)
81113a80:	2829883a 	mov	r20,r5
81113a84:	3039883a 	mov	fp,r6
81113a88:	20000226 	beq	r4,zero,81113a94 <___vfiprintf_internal_r+0x48>
81113a8c:	20800e17 	ldw	r2,56(r4)
81113a90:	1000cf26 	beq	r2,zero,81113dd0 <___vfiprintf_internal_r+0x384>
81113a94:	a080030b 	ldhu	r2,12(r20)
81113a98:	10c8000c 	andi	r3,r2,8192
81113a9c:	1800061e 	bne	r3,zero,81113ab8 <___vfiprintf_internal_r+0x6c>
81113aa0:	a1001917 	ldw	r4,100(r20)
81113aa4:	00f7ffc4 	movi	r3,-8193
81113aa8:	10880014 	ori	r2,r2,8192
81113aac:	20c6703a 	and	r3,r4,r3
81113ab0:	a080030d 	sth	r2,12(r20)
81113ab4:	a0c01915 	stw	r3,100(r20)
81113ab8:	10c0020c 	andi	r3,r2,8
81113abc:	1800a926 	beq	r3,zero,81113d64 <___vfiprintf_internal_r+0x318>
81113ac0:	a0c00417 	ldw	r3,16(r20)
81113ac4:	1800a726 	beq	r3,zero,81113d64 <___vfiprintf_internal_r+0x318>
81113ac8:	1080068c 	andi	r2,r2,26
81113acc:	00c00284 	movi	r3,10
81113ad0:	10c0ac26 	beq	r2,r3,81113d84 <___vfiprintf_internal_r+0x338>
81113ad4:	da801a04 	addi	r10,sp,104
81113ad8:	da801e15 	stw	r10,120(sp)
81113adc:	d8801e17 	ldw	r2,120(sp)
81113ae0:	da8019c4 	addi	r10,sp,103
81113ae4:	05a044b4 	movhi	r22,33042
81113ae8:	05e044b4 	movhi	r23,33042
81113aec:	da801f15 	stw	r10,124(sp)
81113af0:	1295c83a 	sub	r10,r2,r10
81113af4:	b5bb2204 	addi	r22,r22,-4984
81113af8:	bdfb1e04 	addi	r23,r23,-5000
81113afc:	dec01a15 	stw	sp,104(sp)
81113b00:	d8001c15 	stw	zero,112(sp)
81113b04:	d8001b15 	stw	zero,108(sp)
81113b08:	d8002615 	stw	zero,152(sp)
81113b0c:	d8002315 	stw	zero,140(sp)
81113b10:	da802715 	stw	r10,156(sp)
81113b14:	d811883a 	mov	r8,sp
81113b18:	dd002115 	stw	r20,132(sp)
81113b1c:	e021883a 	mov	r16,fp
81113b20:	80800007 	ldb	r2,0(r16)
81113b24:	1003ea26 	beq	r2,zero,81114ad0 <___vfiprintf_internal_r+0x1084>
81113b28:	00c00944 	movi	r3,37
81113b2c:	8025883a 	mov	r18,r16
81113b30:	10c0021e 	bne	r2,r3,81113b3c <___vfiprintf_internal_r+0xf0>
81113b34:	00001606 	br	81113b90 <___vfiprintf_internal_r+0x144>
81113b38:	10c00326 	beq	r2,r3,81113b48 <___vfiprintf_internal_r+0xfc>
81113b3c:	94800044 	addi	r18,r18,1
81113b40:	90800007 	ldb	r2,0(r18)
81113b44:	103ffc1e 	bne	r2,zero,81113b38 <__reset+0xfb0f3b38>
81113b48:	9423c83a 	sub	r17,r18,r16
81113b4c:	88001026 	beq	r17,zero,81113b90 <___vfiprintf_internal_r+0x144>
81113b50:	d8c01c17 	ldw	r3,112(sp)
81113b54:	d8801b17 	ldw	r2,108(sp)
81113b58:	44000015 	stw	r16,0(r8)
81113b5c:	88c7883a 	add	r3,r17,r3
81113b60:	10800044 	addi	r2,r2,1
81113b64:	44400115 	stw	r17,4(r8)
81113b68:	d8c01c15 	stw	r3,112(sp)
81113b6c:	d8801b15 	stw	r2,108(sp)
81113b70:	010001c4 	movi	r4,7
81113b74:	2080760e 	bge	r4,r2,81113d50 <___vfiprintf_internal_r+0x304>
81113b78:	1803821e 	bne	r3,zero,81114984 <___vfiprintf_internal_r+0xf38>
81113b7c:	da802317 	ldw	r10,140(sp)
81113b80:	d8001b15 	stw	zero,108(sp)
81113b84:	d811883a 	mov	r8,sp
81113b88:	5455883a 	add	r10,r10,r17
81113b8c:	da802315 	stw	r10,140(sp)
81113b90:	90800007 	ldb	r2,0(r18)
81113b94:	10044626 	beq	r2,zero,81114cb0 <___vfiprintf_internal_r+0x1264>
81113b98:	90c00047 	ldb	r3,1(r18)
81113b9c:	94000044 	addi	r16,r18,1
81113ba0:	d8001d85 	stb	zero,118(sp)
81113ba4:	0009883a 	mov	r4,zero
81113ba8:	000f883a 	mov	r7,zero
81113bac:	027fffc4 	movi	r9,-1
81113bb0:	0023883a 	mov	r17,zero
81113bb4:	0029883a 	mov	r20,zero
81113bb8:	01401604 	movi	r5,88
81113bbc:	01800244 	movi	r6,9
81113bc0:	03400a84 	movi	r13,42
81113bc4:	03001b04 	movi	r12,108
81113bc8:	84000044 	addi	r16,r16,1
81113bcc:	18bff804 	addi	r2,r3,-32
81113bd0:	28827336 	bltu	r5,r2,811145a0 <___vfiprintf_internal_r+0xb54>
81113bd4:	100490ba 	slli	r2,r2,2
81113bd8:	02a04474 	movhi	r10,33041
81113bdc:	528efb04 	addi	r10,r10,15340
81113be0:	1285883a 	add	r2,r2,r10
81113be4:	10800017 	ldw	r2,0(r2)
81113be8:	1000683a 	jmp	r2
81113bec:	811142d4 	ori	r4,r16,17675
81113bf0:	811145a0 	cmpeqi	r4,r16,17686
81113bf4:	811145a0 	cmpeqi	r4,r16,17686
81113bf8:	811142f4 	orhi	r4,r16,17675
81113bfc:	811145a0 	cmpeqi	r4,r16,17686
81113c00:	811145a0 	cmpeqi	r4,r16,17686
81113c04:	811145a0 	cmpeqi	r4,r16,17686
81113c08:	811145a0 	cmpeqi	r4,r16,17686
81113c0c:	811145a0 	cmpeqi	r4,r16,17686
81113c10:	811145a0 	cmpeqi	r4,r16,17686
81113c14:	811144dc 	xori	r4,r16,17683
81113c18:	811144f8 	rdprs	r4,r16,17683
81113c1c:	811145a0 	cmpeqi	r4,r16,17686
81113c20:	81113de0 	cmpeqi	r4,r16,17655
81113c24:	81114508 	cmpgei	r4,r16,17684
81113c28:	811145a0 	cmpeqi	r4,r16,17686
81113c2c:	81114300 	call	88111430 <__reset+0x20f1430>
81113c30:	8111430c 	andi	r4,r16,17676
81113c34:	8111430c 	andi	r4,r16,17676
81113c38:	8111430c 	andi	r4,r16,17676
81113c3c:	8111430c 	andi	r4,r16,17676
81113c40:	8111430c 	andi	r4,r16,17676
81113c44:	8111430c 	andi	r4,r16,17676
81113c48:	8111430c 	andi	r4,r16,17676
81113c4c:	8111430c 	andi	r4,r16,17676
81113c50:	8111430c 	andi	r4,r16,17676
81113c54:	811145a0 	cmpeqi	r4,r16,17686
81113c58:	811145a0 	cmpeqi	r4,r16,17686
81113c5c:	811145a0 	cmpeqi	r4,r16,17686
81113c60:	811145a0 	cmpeqi	r4,r16,17686
81113c64:	811145a0 	cmpeqi	r4,r16,17686
81113c68:	811145a0 	cmpeqi	r4,r16,17686
81113c6c:	811145a0 	cmpeqi	r4,r16,17686
81113c70:	811145a0 	cmpeqi	r4,r16,17686
81113c74:	811145a0 	cmpeqi	r4,r16,17686
81113c78:	811145a0 	cmpeqi	r4,r16,17686
81113c7c:	81114338 	rdprs	r4,r16,17676
81113c80:	811145a0 	cmpeqi	r4,r16,17686
81113c84:	811145a0 	cmpeqi	r4,r16,17686
81113c88:	811145a0 	cmpeqi	r4,r16,17686
81113c8c:	811145a0 	cmpeqi	r4,r16,17686
81113c90:	811145a0 	cmpeqi	r4,r16,17686
81113c94:	811145a0 	cmpeqi	r4,r16,17686
81113c98:	811145a0 	cmpeqi	r4,r16,17686
81113c9c:	811145a0 	cmpeqi	r4,r16,17686
81113ca0:	811145a0 	cmpeqi	r4,r16,17686
81113ca4:	811145a0 	cmpeqi	r4,r16,17686
81113ca8:	81114370 	cmpltui	r4,r16,17677
81113cac:	811145a0 	cmpeqi	r4,r16,17686
81113cb0:	811145a0 	cmpeqi	r4,r16,17686
81113cb4:	811145a0 	cmpeqi	r4,r16,17686
81113cb8:	811145a0 	cmpeqi	r4,r16,17686
81113cbc:	811145a0 	cmpeqi	r4,r16,17686
81113cc0:	811143c8 	cmpgei	r4,r16,17679
81113cc4:	811145a0 	cmpeqi	r4,r16,17686
81113cc8:	811145a0 	cmpeqi	r4,r16,17686
81113ccc:	81114438 	rdprs	r4,r16,17680
81113cd0:	811145a0 	cmpeqi	r4,r16,17686
81113cd4:	811145a0 	cmpeqi	r4,r16,17686
81113cd8:	811145a0 	cmpeqi	r4,r16,17686
81113cdc:	811145a0 	cmpeqi	r4,r16,17686
81113ce0:	811145a0 	cmpeqi	r4,r16,17686
81113ce4:	811145a0 	cmpeqi	r4,r16,17686
81113ce8:	811145a0 	cmpeqi	r4,r16,17686
81113cec:	811145a0 	cmpeqi	r4,r16,17686
81113cf0:	811145a0 	cmpeqi	r4,r16,17686
81113cf4:	811145a0 	cmpeqi	r4,r16,17686
81113cf8:	811141e4 	muli	r4,r16,17671
81113cfc:	81114210 	cmplti	r4,r16,17672
81113d00:	811145a0 	cmpeqi	r4,r16,17686
81113d04:	811145a0 	cmpeqi	r4,r16,17686
81113d08:	811145a0 	cmpeqi	r4,r16,17686
81113d0c:	81114548 	cmpgei	r4,r16,17685
81113d10:	81114210 	cmplti	r4,r16,17672
81113d14:	811145a0 	cmpeqi	r4,r16,17686
81113d18:	811145a0 	cmpeqi	r4,r16,17686
81113d1c:	811140a4 	muli	r4,r16,17666
81113d20:	811145a0 	cmpeqi	r4,r16,17686
81113d24:	811140b4 	orhi	r4,r16,17666
81113d28:	811140f0 	cmpltui	r4,r16,17667
81113d2c:	81113dec 	andhi	r4,r16,17655
81113d30:	81114098 	cmpnei	r4,r16,17666
81113d34:	811145a0 	cmpeqi	r4,r16,17686
81113d38:	81114474 	orhi	r4,r16,17681
81113d3c:	811145a0 	cmpeqi	r4,r16,17686
81113d40:	811144cc 	andi	r4,r16,17683
81113d44:	811145a0 	cmpeqi	r4,r16,17686
81113d48:	811145a0 	cmpeqi	r4,r16,17686
81113d4c:	81114190 	cmplti	r4,r16,17670
81113d50:	42000204 	addi	r8,r8,8
81113d54:	da802317 	ldw	r10,140(sp)
81113d58:	5455883a 	add	r10,r10,r17
81113d5c:	da802315 	stw	r10,140(sp)
81113d60:	003f8b06 	br	81113b90 <__reset+0xfb0f3b90>
81113d64:	d9002017 	ldw	r4,128(sp)
81113d68:	a00b883a 	mov	r5,r20
81113d6c:	110e4f80 	call	8110e4f8 <__swsetup_r>
81113d70:	1003b11e 	bne	r2,zero,81114c38 <___vfiprintf_internal_r+0x11ec>
81113d74:	a080030b 	ldhu	r2,12(r20)
81113d78:	00c00284 	movi	r3,10
81113d7c:	1080068c 	andi	r2,r2,26
81113d80:	10ff541e 	bne	r2,r3,81113ad4 <__reset+0xfb0f3ad4>
81113d84:	a080038f 	ldh	r2,14(r20)
81113d88:	103f5216 	blt	r2,zero,81113ad4 <__reset+0xfb0f3ad4>
81113d8c:	d9c02217 	ldw	r7,136(sp)
81113d90:	d9002017 	ldw	r4,128(sp)
81113d94:	e00d883a 	mov	r6,fp
81113d98:	a00b883a 	mov	r5,r20
81113d9c:	1114ec40 	call	81114ec4 <__sbprintf>
81113da0:	dfc03617 	ldw	ra,216(sp)
81113da4:	df003517 	ldw	fp,212(sp)
81113da8:	ddc03417 	ldw	r23,208(sp)
81113dac:	dd803317 	ldw	r22,204(sp)
81113db0:	dd403217 	ldw	r21,200(sp)
81113db4:	dd003117 	ldw	r20,196(sp)
81113db8:	dcc03017 	ldw	r19,192(sp)
81113dbc:	dc802f17 	ldw	r18,188(sp)
81113dc0:	dc402e17 	ldw	r17,184(sp)
81113dc4:	dc002d17 	ldw	r16,180(sp)
81113dc8:	dec03704 	addi	sp,sp,220
81113dcc:	f800283a 	ret
81113dd0:	11104cc0 	call	811104cc <__sinit>
81113dd4:	003f2f06 	br	81113a94 <__reset+0xfb0f3a94>
81113dd8:	0463c83a 	sub	r17,zero,r17
81113ddc:	d8802215 	stw	r2,136(sp)
81113de0:	a5000114 	ori	r20,r20,4
81113de4:	80c00007 	ldb	r3,0(r16)
81113de8:	003f7706 	br	81113bc8 <__reset+0xfb0f3bc8>
81113dec:	00800c04 	movi	r2,48
81113df0:	da802217 	ldw	r10,136(sp)
81113df4:	d8801d05 	stb	r2,116(sp)
81113df8:	00801e04 	movi	r2,120
81113dfc:	d8801d45 	stb	r2,117(sp)
81113e00:	d8001d85 	stb	zero,118(sp)
81113e04:	50c00104 	addi	r3,r10,4
81113e08:	54800017 	ldw	r18,0(r10)
81113e0c:	0027883a 	mov	r19,zero
81113e10:	a0800094 	ori	r2,r20,2
81113e14:	48030b16 	blt	r9,zero,81114a44 <___vfiprintf_internal_r+0xff8>
81113e18:	00bfdfc4 	movi	r2,-129
81113e1c:	a096703a 	and	r11,r20,r2
81113e20:	d8c02215 	stw	r3,136(sp)
81113e24:	5d000094 	ori	r20,r11,2
81113e28:	90032b1e 	bne	r18,zero,81114ad8 <___vfiprintf_internal_r+0x108c>
81113e2c:	00a044b4 	movhi	r2,33042
81113e30:	10babe04 	addi	r2,r2,-5384
81113e34:	d8802615 	stw	r2,152(sp)
81113e38:	0039883a 	mov	fp,zero
81113e3c:	48017b1e 	bne	r9,zero,8111442c <___vfiprintf_internal_r+0x9e0>
81113e40:	0013883a 	mov	r9,zero
81113e44:	0027883a 	mov	r19,zero
81113e48:	dd401a04 	addi	r21,sp,104
81113e4c:	4825883a 	mov	r18,r9
81113e50:	4cc0010e 	bge	r9,r19,81113e58 <___vfiprintf_internal_r+0x40c>
81113e54:	9825883a 	mov	r18,r19
81113e58:	e7003fcc 	andi	fp,fp,255
81113e5c:	e700201c 	xori	fp,fp,128
81113e60:	e73fe004 	addi	fp,fp,-128
81113e64:	e0000126 	beq	fp,zero,81113e6c <___vfiprintf_internal_r+0x420>
81113e68:	94800044 	addi	r18,r18,1
81113e6c:	a380008c 	andi	r14,r20,2
81113e70:	70000126 	beq	r14,zero,81113e78 <___vfiprintf_internal_r+0x42c>
81113e74:	94800084 	addi	r18,r18,2
81113e78:	a700210c 	andi	fp,r20,132
81113e7c:	e001df1e 	bne	fp,zero,811145fc <___vfiprintf_internal_r+0xbb0>
81113e80:	8c87c83a 	sub	r3,r17,r18
81113e84:	00c1dd0e 	bge	zero,r3,811145fc <___vfiprintf_internal_r+0xbb0>
81113e88:	01c00404 	movi	r7,16
81113e8c:	d8801c17 	ldw	r2,112(sp)
81113e90:	38c3ad0e 	bge	r7,r3,81114d48 <___vfiprintf_internal_r+0x12fc>
81113e94:	02a044b4 	movhi	r10,33042
81113e98:	52bb2204 	addi	r10,r10,-4984
81113e9c:	dc002915 	stw	r16,164(sp)
81113ea0:	d9801b17 	ldw	r6,108(sp)
81113ea4:	da802415 	stw	r10,144(sp)
81113ea8:	03c001c4 	movi	r15,7
81113eac:	da402515 	stw	r9,148(sp)
81113eb0:	db802815 	stw	r14,160(sp)
81113eb4:	1821883a 	mov	r16,r3
81113eb8:	00000506 	br	81113ed0 <___vfiprintf_internal_r+0x484>
81113ebc:	31400084 	addi	r5,r6,2
81113ec0:	42000204 	addi	r8,r8,8
81113ec4:	200d883a 	mov	r6,r4
81113ec8:	843ffc04 	addi	r16,r16,-16
81113ecc:	3c000d0e 	bge	r7,r16,81113f04 <___vfiprintf_internal_r+0x4b8>
81113ed0:	10800404 	addi	r2,r2,16
81113ed4:	31000044 	addi	r4,r6,1
81113ed8:	45800015 	stw	r22,0(r8)
81113edc:	41c00115 	stw	r7,4(r8)
81113ee0:	d8801c15 	stw	r2,112(sp)
81113ee4:	d9001b15 	stw	r4,108(sp)
81113ee8:	793ff40e 	bge	r15,r4,81113ebc <__reset+0xfb0f3ebc>
81113eec:	1001b51e 	bne	r2,zero,811145c4 <___vfiprintf_internal_r+0xb78>
81113ef0:	843ffc04 	addi	r16,r16,-16
81113ef4:	000d883a 	mov	r6,zero
81113ef8:	01400044 	movi	r5,1
81113efc:	d811883a 	mov	r8,sp
81113f00:	3c3ff316 	blt	r7,r16,81113ed0 <__reset+0xfb0f3ed0>
81113f04:	8007883a 	mov	r3,r16
81113f08:	da402517 	ldw	r9,148(sp)
81113f0c:	db802817 	ldw	r14,160(sp)
81113f10:	dc002917 	ldw	r16,164(sp)
81113f14:	da802417 	ldw	r10,144(sp)
81113f18:	1885883a 	add	r2,r3,r2
81113f1c:	40c00115 	stw	r3,4(r8)
81113f20:	42800015 	stw	r10,0(r8)
81113f24:	d8801c15 	stw	r2,112(sp)
81113f28:	d9401b15 	stw	r5,108(sp)
81113f2c:	00c001c4 	movi	r3,7
81113f30:	19426016 	blt	r3,r5,811148b4 <___vfiprintf_internal_r+0xe68>
81113f34:	d8c01d87 	ldb	r3,118(sp)
81113f38:	42000204 	addi	r8,r8,8
81113f3c:	29000044 	addi	r4,r5,1
81113f40:	1801b31e 	bne	r3,zero,81114610 <___vfiprintf_internal_r+0xbc4>
81113f44:	7001c026 	beq	r14,zero,81114648 <___vfiprintf_internal_r+0xbfc>
81113f48:	d8c01d04 	addi	r3,sp,116
81113f4c:	10800084 	addi	r2,r2,2
81113f50:	40c00015 	stw	r3,0(r8)
81113f54:	00c00084 	movi	r3,2
81113f58:	40c00115 	stw	r3,4(r8)
81113f5c:	d8801c15 	stw	r2,112(sp)
81113f60:	d9001b15 	stw	r4,108(sp)
81113f64:	00c001c4 	movi	r3,7
81113f68:	1902650e 	bge	r3,r4,81114900 <___vfiprintf_internal_r+0xeb4>
81113f6c:	10029a1e 	bne	r2,zero,811149d8 <___vfiprintf_internal_r+0xf8c>
81113f70:	00c02004 	movi	r3,128
81113f74:	01000044 	movi	r4,1
81113f78:	000b883a 	mov	r5,zero
81113f7c:	d811883a 	mov	r8,sp
81113f80:	e0c1b31e 	bne	fp,r3,81114650 <___vfiprintf_internal_r+0xc04>
81113f84:	8cb9c83a 	sub	fp,r17,r18
81113f88:	0701b10e 	bge	zero,fp,81114650 <___vfiprintf_internal_r+0xc04>
81113f8c:	01c00404 	movi	r7,16
81113f90:	3f03890e 	bge	r7,fp,81114db8 <___vfiprintf_internal_r+0x136c>
81113f94:	00e044b4 	movhi	r3,33042
81113f98:	18fb1e04 	addi	r3,r3,-5000
81113f9c:	d8c02415 	stw	r3,144(sp)
81113fa0:	8007883a 	mov	r3,r16
81113fa4:	034001c4 	movi	r13,7
81113fa8:	e021883a 	mov	r16,fp
81113fac:	da402515 	stw	r9,148(sp)
81113fb0:	1839883a 	mov	fp,r3
81113fb4:	00000506 	br	81113fcc <___vfiprintf_internal_r+0x580>
81113fb8:	29800084 	addi	r6,r5,2
81113fbc:	42000204 	addi	r8,r8,8
81113fc0:	180b883a 	mov	r5,r3
81113fc4:	843ffc04 	addi	r16,r16,-16
81113fc8:	3c000d0e 	bge	r7,r16,81114000 <___vfiprintf_internal_r+0x5b4>
81113fcc:	10800404 	addi	r2,r2,16
81113fd0:	28c00044 	addi	r3,r5,1
81113fd4:	45c00015 	stw	r23,0(r8)
81113fd8:	41c00115 	stw	r7,4(r8)
81113fdc:	d8801c15 	stw	r2,112(sp)
81113fe0:	d8c01b15 	stw	r3,108(sp)
81113fe4:	68fff40e 	bge	r13,r3,81113fb8 <__reset+0xfb0f3fb8>
81113fe8:	1002241e 	bne	r2,zero,8111487c <___vfiprintf_internal_r+0xe30>
81113fec:	843ffc04 	addi	r16,r16,-16
81113ff0:	01800044 	movi	r6,1
81113ff4:	000b883a 	mov	r5,zero
81113ff8:	d811883a 	mov	r8,sp
81113ffc:	3c3ff316 	blt	r7,r16,81113fcc <__reset+0xfb0f3fcc>
81114000:	da402517 	ldw	r9,148(sp)
81114004:	e007883a 	mov	r3,fp
81114008:	8039883a 	mov	fp,r16
8111400c:	1821883a 	mov	r16,r3
81114010:	d8c02417 	ldw	r3,144(sp)
81114014:	1705883a 	add	r2,r2,fp
81114018:	47000115 	stw	fp,4(r8)
8111401c:	40c00015 	stw	r3,0(r8)
81114020:	d8801c15 	stw	r2,112(sp)
81114024:	d9801b15 	stw	r6,108(sp)
81114028:	00c001c4 	movi	r3,7
8111402c:	19827616 	blt	r3,r6,81114a08 <___vfiprintf_internal_r+0xfbc>
81114030:	4cf9c83a 	sub	fp,r9,r19
81114034:	42000204 	addi	r8,r8,8
81114038:	31000044 	addi	r4,r6,1
8111403c:	300b883a 	mov	r5,r6
81114040:	07018516 	blt	zero,fp,81114658 <___vfiprintf_internal_r+0xc0c>
81114044:	9885883a 	add	r2,r19,r2
81114048:	45400015 	stw	r21,0(r8)
8111404c:	44c00115 	stw	r19,4(r8)
81114050:	d8801c15 	stw	r2,112(sp)
81114054:	d9001b15 	stw	r4,108(sp)
81114058:	00c001c4 	movi	r3,7
8111405c:	1901dd0e 	bge	r3,r4,811147d4 <___vfiprintf_internal_r+0xd88>
81114060:	1002401e 	bne	r2,zero,81114964 <___vfiprintf_internal_r+0xf18>
81114064:	d8001b15 	stw	zero,108(sp)
81114068:	a2c0010c 	andi	r11,r20,4
8111406c:	58000226 	beq	r11,zero,81114078 <___vfiprintf_internal_r+0x62c>
81114070:	8ca7c83a 	sub	r19,r17,r18
81114074:	04c2f216 	blt	zero,r19,81114c40 <___vfiprintf_internal_r+0x11f4>
81114078:	8c80010e 	bge	r17,r18,81114080 <___vfiprintf_internal_r+0x634>
8111407c:	9023883a 	mov	r17,r18
81114080:	da802317 	ldw	r10,140(sp)
81114084:	5455883a 	add	r10,r10,r17
81114088:	da802315 	stw	r10,140(sp)
8111408c:	d8001b15 	stw	zero,108(sp)
81114090:	d811883a 	mov	r8,sp
81114094:	003ea206 	br	81113b20 <__reset+0xfb0f3b20>
81114098:	a5000814 	ori	r20,r20,32
8111409c:	80c00007 	ldb	r3,0(r16)
811140a0:	003ec906 	br	81113bc8 <__reset+0xfb0f3bc8>
811140a4:	80c00007 	ldb	r3,0(r16)
811140a8:	1b030926 	beq	r3,r12,81114cd0 <___vfiprintf_internal_r+0x1284>
811140ac:	a5000414 	ori	r20,r20,16
811140b0:	003ec506 	br	81113bc8 <__reset+0xfb0f3bc8>
811140b4:	21003fcc 	andi	r4,r4,255
811140b8:	20035e1e 	bne	r4,zero,81114e34 <___vfiprintf_internal_r+0x13e8>
811140bc:	a080080c 	andi	r2,r20,32
811140c0:	1002a526 	beq	r2,zero,81114b58 <___vfiprintf_internal_r+0x110c>
811140c4:	da802217 	ldw	r10,136(sp)
811140c8:	50800017 	ldw	r2,0(r10)
811140cc:	da802317 	ldw	r10,140(sp)
811140d0:	5007d7fa 	srai	r3,r10,31
811140d4:	da802217 	ldw	r10,136(sp)
811140d8:	10c00115 	stw	r3,4(r2)
811140dc:	52800104 	addi	r10,r10,4
811140e0:	da802215 	stw	r10,136(sp)
811140e4:	da802317 	ldw	r10,140(sp)
811140e8:	12800015 	stw	r10,0(r2)
811140ec:	003e8c06 	br	81113b20 <__reset+0xfb0f3b20>
811140f0:	21003fcc 	andi	r4,r4,255
811140f4:	2003511e 	bne	r4,zero,81114e3c <___vfiprintf_internal_r+0x13f0>
811140f8:	a080080c 	andi	r2,r20,32
811140fc:	1000a126 	beq	r2,zero,81114384 <___vfiprintf_internal_r+0x938>
81114100:	da802217 	ldw	r10,136(sp)
81114104:	d8001d85 	stb	zero,118(sp)
81114108:	50800204 	addi	r2,r10,8
8111410c:	54800017 	ldw	r18,0(r10)
81114110:	54c00117 	ldw	r19,4(r10)
81114114:	4802b416 	blt	r9,zero,81114be8 <___vfiprintf_internal_r+0x119c>
81114118:	013fdfc4 	movi	r4,-129
8111411c:	94c6b03a 	or	r3,r18,r19
81114120:	d8802215 	stw	r2,136(sp)
81114124:	a128703a 	and	r20,r20,r4
81114128:	1800a226 	beq	r3,zero,811143b4 <___vfiprintf_internal_r+0x968>
8111412c:	0039883a 	mov	fp,zero
81114130:	dd401a04 	addi	r21,sp,104
81114134:	9006d0fa 	srli	r3,r18,3
81114138:	9808977a 	slli	r4,r19,29
8111413c:	9826d0fa 	srli	r19,r19,3
81114140:	948001cc 	andi	r18,r18,7
81114144:	90800c04 	addi	r2,r18,48
81114148:	ad7fffc4 	addi	r21,r21,-1
8111414c:	20e4b03a 	or	r18,r4,r3
81114150:	a8800005 	stb	r2,0(r21)
81114154:	94c6b03a 	or	r3,r18,r19
81114158:	183ff61e 	bne	r3,zero,81114134 <__reset+0xfb0f4134>
8111415c:	a0c0004c 	andi	r3,r20,1
81114160:	18005926 	beq	r3,zero,811142c8 <___vfiprintf_internal_r+0x87c>
81114164:	10803fcc 	andi	r2,r2,255
81114168:	1080201c 	xori	r2,r2,128
8111416c:	10bfe004 	addi	r2,r2,-128
81114170:	00c00c04 	movi	r3,48
81114174:	10c05426 	beq	r2,r3,811142c8 <___vfiprintf_internal_r+0x87c>
81114178:	da801e17 	ldw	r10,120(sp)
8111417c:	a8bfffc4 	addi	r2,r21,-1
81114180:	a8ffffc5 	stb	r3,-1(r21)
81114184:	50a7c83a 	sub	r19,r10,r2
81114188:	102b883a 	mov	r21,r2
8111418c:	003f2f06 	br	81113e4c <__reset+0xfb0f3e4c>
81114190:	21003fcc 	andi	r4,r4,255
81114194:	2003421e 	bne	r4,zero,81114ea0 <___vfiprintf_internal_r+0x1454>
81114198:	00a044b4 	movhi	r2,33042
8111419c:	10babe04 	addi	r2,r2,-5384
811141a0:	d8802615 	stw	r2,152(sp)
811141a4:	a080080c 	andi	r2,r20,32
811141a8:	1000aa26 	beq	r2,zero,81114454 <___vfiprintf_internal_r+0xa08>
811141ac:	da802217 	ldw	r10,136(sp)
811141b0:	54800017 	ldw	r18,0(r10)
811141b4:	54c00117 	ldw	r19,4(r10)
811141b8:	52800204 	addi	r10,r10,8
811141bc:	da802215 	stw	r10,136(sp)
811141c0:	a080004c 	andi	r2,r20,1
811141c4:	1001d226 	beq	r2,zero,81114910 <___vfiprintf_internal_r+0xec4>
811141c8:	94c4b03a 	or	r2,r18,r19
811141cc:	1002351e 	bne	r2,zero,81114aa4 <___vfiprintf_internal_r+0x1058>
811141d0:	d8001d85 	stb	zero,118(sp)
811141d4:	48022216 	blt	r9,zero,81114a60 <___vfiprintf_internal_r+0x1014>
811141d8:	00bfdfc4 	movi	r2,-129
811141dc:	a0a8703a 	and	r20,r20,r2
811141e0:	003f1506 	br	81113e38 <__reset+0xfb0f3e38>
811141e4:	da802217 	ldw	r10,136(sp)
811141e8:	04800044 	movi	r18,1
811141ec:	d8001d85 	stb	zero,118(sp)
811141f0:	50800017 	ldw	r2,0(r10)
811141f4:	52800104 	addi	r10,r10,4
811141f8:	da802215 	stw	r10,136(sp)
811141fc:	d8801005 	stb	r2,64(sp)
81114200:	9027883a 	mov	r19,r18
81114204:	dd401004 	addi	r21,sp,64
81114208:	0013883a 	mov	r9,zero
8111420c:	003f1706 	br	81113e6c <__reset+0xfb0f3e6c>
81114210:	21003fcc 	andi	r4,r4,255
81114214:	2003201e 	bne	r4,zero,81114e98 <___vfiprintf_internal_r+0x144c>
81114218:	a080080c 	andi	r2,r20,32
8111421c:	10004b26 	beq	r2,zero,8111434c <___vfiprintf_internal_r+0x900>
81114220:	da802217 	ldw	r10,136(sp)
81114224:	50800117 	ldw	r2,4(r10)
81114228:	54800017 	ldw	r18,0(r10)
8111422c:	52800204 	addi	r10,r10,8
81114230:	da802215 	stw	r10,136(sp)
81114234:	1027883a 	mov	r19,r2
81114238:	10022c16 	blt	r2,zero,81114aec <___vfiprintf_internal_r+0x10a0>
8111423c:	df001d83 	ldbu	fp,118(sp)
81114240:	48007216 	blt	r9,zero,8111440c <___vfiprintf_internal_r+0x9c0>
81114244:	00ffdfc4 	movi	r3,-129
81114248:	94c4b03a 	or	r2,r18,r19
8111424c:	a0e8703a 	and	r20,r20,r3
81114250:	1000cc26 	beq	r2,zero,81114584 <___vfiprintf_internal_r+0xb38>
81114254:	98021026 	beq	r19,zero,81114a98 <___vfiprintf_internal_r+0x104c>
81114258:	dc402415 	stw	r17,144(sp)
8111425c:	dc002515 	stw	r16,148(sp)
81114260:	9823883a 	mov	r17,r19
81114264:	9021883a 	mov	r16,r18
81114268:	dd401a04 	addi	r21,sp,104
8111426c:	4825883a 	mov	r18,r9
81114270:	4027883a 	mov	r19,r8
81114274:	8009883a 	mov	r4,r16
81114278:	880b883a 	mov	r5,r17
8111427c:	01800284 	movi	r6,10
81114280:	000f883a 	mov	r7,zero
81114284:	1115e2c0 	call	81115e2c <__umoddi3>
81114288:	10800c04 	addi	r2,r2,48
8111428c:	ad7fffc4 	addi	r21,r21,-1
81114290:	8009883a 	mov	r4,r16
81114294:	880b883a 	mov	r5,r17
81114298:	a8800005 	stb	r2,0(r21)
8111429c:	01800284 	movi	r6,10
811142a0:	000f883a 	mov	r7,zero
811142a4:	11158b40 	call	811158b4 <__udivdi3>
811142a8:	1021883a 	mov	r16,r2
811142ac:	10c4b03a 	or	r2,r2,r3
811142b0:	1823883a 	mov	r17,r3
811142b4:	103fef1e 	bne	r2,zero,81114274 <__reset+0xfb0f4274>
811142b8:	dc402417 	ldw	r17,144(sp)
811142bc:	dc002517 	ldw	r16,148(sp)
811142c0:	9013883a 	mov	r9,r18
811142c4:	9811883a 	mov	r8,r19
811142c8:	da801e17 	ldw	r10,120(sp)
811142cc:	5567c83a 	sub	r19,r10,r21
811142d0:	003ede06 	br	81113e4c <__reset+0xfb0f3e4c>
811142d4:	38803fcc 	andi	r2,r7,255
811142d8:	1080201c 	xori	r2,r2,128
811142dc:	10bfe004 	addi	r2,r2,-128
811142e0:	1002371e 	bne	r2,zero,81114bc0 <___vfiprintf_internal_r+0x1174>
811142e4:	01000044 	movi	r4,1
811142e8:	01c00804 	movi	r7,32
811142ec:	80c00007 	ldb	r3,0(r16)
811142f0:	003e3506 	br	81113bc8 <__reset+0xfb0f3bc8>
811142f4:	a5000054 	ori	r20,r20,1
811142f8:	80c00007 	ldb	r3,0(r16)
811142fc:	003e3206 	br	81113bc8 <__reset+0xfb0f3bc8>
81114300:	a5002014 	ori	r20,r20,128
81114304:	80c00007 	ldb	r3,0(r16)
81114308:	003e2f06 	br	81113bc8 <__reset+0xfb0f3bc8>
8111430c:	8015883a 	mov	r10,r16
81114310:	0023883a 	mov	r17,zero
81114314:	18bff404 	addi	r2,r3,-48
81114318:	50c00007 	ldb	r3,0(r10)
8111431c:	8c4002a4 	muli	r17,r17,10
81114320:	84000044 	addi	r16,r16,1
81114324:	8015883a 	mov	r10,r16
81114328:	1463883a 	add	r17,r2,r17
8111432c:	18bff404 	addi	r2,r3,-48
81114330:	30bff92e 	bgeu	r6,r2,81114318 <__reset+0xfb0f4318>
81114334:	003e2506 	br	81113bcc <__reset+0xfb0f3bcc>
81114338:	21003fcc 	andi	r4,r4,255
8111433c:	2002d41e 	bne	r4,zero,81114e90 <___vfiprintf_internal_r+0x1444>
81114340:	a5000414 	ori	r20,r20,16
81114344:	a080080c 	andi	r2,r20,32
81114348:	103fb51e 	bne	r2,zero,81114220 <__reset+0xfb0f4220>
8111434c:	a080040c 	andi	r2,r20,16
81114350:	1001f826 	beq	r2,zero,81114b34 <___vfiprintf_internal_r+0x10e8>
81114354:	da802217 	ldw	r10,136(sp)
81114358:	54800017 	ldw	r18,0(r10)
8111435c:	52800104 	addi	r10,r10,4
81114360:	da802215 	stw	r10,136(sp)
81114364:	9027d7fa 	srai	r19,r18,31
81114368:	9805883a 	mov	r2,r19
8111436c:	003fb206 	br	81114238 <__reset+0xfb0f4238>
81114370:	21003fcc 	andi	r4,r4,255
81114374:	2002c41e 	bne	r4,zero,81114e88 <___vfiprintf_internal_r+0x143c>
81114378:	a5000414 	ori	r20,r20,16
8111437c:	a080080c 	andi	r2,r20,32
81114380:	103f5f1e 	bne	r2,zero,81114100 <__reset+0xfb0f4100>
81114384:	a080040c 	andi	r2,r20,16
81114388:	10020f26 	beq	r2,zero,81114bc8 <___vfiprintf_internal_r+0x117c>
8111438c:	da802217 	ldw	r10,136(sp)
81114390:	d8001d85 	stb	zero,118(sp)
81114394:	0027883a 	mov	r19,zero
81114398:	50800104 	addi	r2,r10,4
8111439c:	54800017 	ldw	r18,0(r10)
811143a0:	48021116 	blt	r9,zero,81114be8 <___vfiprintf_internal_r+0x119c>
811143a4:	00ffdfc4 	movi	r3,-129
811143a8:	d8802215 	stw	r2,136(sp)
811143ac:	a0e8703a 	and	r20,r20,r3
811143b0:	903f5e1e 	bne	r18,zero,8111412c <__reset+0xfb0f412c>
811143b4:	0039883a 	mov	fp,zero
811143b8:	4802a626 	beq	r9,zero,81114e54 <___vfiprintf_internal_r+0x1408>
811143bc:	0025883a 	mov	r18,zero
811143c0:	0027883a 	mov	r19,zero
811143c4:	003f5a06 	br	81114130 <__reset+0xfb0f4130>
811143c8:	21003fcc 	andi	r4,r4,255
811143cc:	20029f1e 	bne	r4,zero,81114e4c <___vfiprintf_internal_r+0x1400>
811143d0:	a5000414 	ori	r20,r20,16
811143d4:	a080080c 	andi	r2,r20,32
811143d8:	10005e1e 	bne	r2,zero,81114554 <___vfiprintf_internal_r+0xb08>
811143dc:	a080040c 	andi	r2,r20,16
811143e0:	1001a21e 	bne	r2,zero,81114a6c <___vfiprintf_internal_r+0x1020>
811143e4:	a080100c 	andi	r2,r20,64
811143e8:	d8001d85 	stb	zero,118(sp)
811143ec:	da802217 	ldw	r10,136(sp)
811143f0:	1002231e 	bne	r2,zero,81114c80 <___vfiprintf_internal_r+0x1234>
811143f4:	50800104 	addi	r2,r10,4
811143f8:	54800017 	ldw	r18,0(r10)
811143fc:	0027883a 	mov	r19,zero
81114400:	4801a00e 	bge	r9,zero,81114a84 <___vfiprintf_internal_r+0x1038>
81114404:	d8802215 	stw	r2,136(sp)
81114408:	0039883a 	mov	fp,zero
8111440c:	94c4b03a 	or	r2,r18,r19
81114410:	103f901e 	bne	r2,zero,81114254 <__reset+0xfb0f4254>
81114414:	00800044 	movi	r2,1
81114418:	10803fcc 	andi	r2,r2,255
8111441c:	00c00044 	movi	r3,1
81114420:	10c05926 	beq	r2,r3,81114588 <___vfiprintf_internal_r+0xb3c>
81114424:	00c00084 	movi	r3,2
81114428:	10ffe41e 	bne	r2,r3,811143bc <__reset+0xfb0f43bc>
8111442c:	0025883a 	mov	r18,zero
81114430:	0027883a 	mov	r19,zero
81114434:	00013d06 	br	8111492c <___vfiprintf_internal_r+0xee0>
81114438:	21003fcc 	andi	r4,r4,255
8111443c:	2002811e 	bne	r4,zero,81114e44 <___vfiprintf_internal_r+0x13f8>
81114440:	00a044b4 	movhi	r2,33042
81114444:	10bab904 	addi	r2,r2,-5404
81114448:	d8802615 	stw	r2,152(sp)
8111444c:	a080080c 	andi	r2,r20,32
81114450:	103f561e 	bne	r2,zero,811141ac <__reset+0xfb0f41ac>
81114454:	a080040c 	andi	r2,r20,16
81114458:	1001d126 	beq	r2,zero,81114ba0 <___vfiprintf_internal_r+0x1154>
8111445c:	da802217 	ldw	r10,136(sp)
81114460:	0027883a 	mov	r19,zero
81114464:	54800017 	ldw	r18,0(r10)
81114468:	52800104 	addi	r10,r10,4
8111446c:	da802215 	stw	r10,136(sp)
81114470:	003f5306 	br	811141c0 <__reset+0xfb0f41c0>
81114474:	da802217 	ldw	r10,136(sp)
81114478:	d8001d85 	stb	zero,118(sp)
8111447c:	55400017 	ldw	r21,0(r10)
81114480:	50c00104 	addi	r3,r10,4
81114484:	a8024226 	beq	r21,zero,81114d90 <___vfiprintf_internal_r+0x1344>
81114488:	48021816 	blt	r9,zero,81114cec <___vfiprintf_internal_r+0x12a0>
8111448c:	480d883a 	mov	r6,r9
81114490:	000b883a 	mov	r5,zero
81114494:	a809883a 	mov	r4,r21
81114498:	d8c02a15 	stw	r3,168(sp)
8111449c:	da002b15 	stw	r8,172(sp)
811144a0:	da402c15 	stw	r9,176(sp)
811144a4:	1111a380 	call	81111a38 <memchr>
811144a8:	d8c02a17 	ldw	r3,168(sp)
811144ac:	da002b17 	ldw	r8,172(sp)
811144b0:	da402c17 	ldw	r9,176(sp)
811144b4:	10024826 	beq	r2,zero,81114dd8 <___vfiprintf_internal_r+0x138c>
811144b8:	1567c83a 	sub	r19,r2,r21
811144bc:	df001d83 	ldbu	fp,118(sp)
811144c0:	d8c02215 	stw	r3,136(sp)
811144c4:	0013883a 	mov	r9,zero
811144c8:	003e6006 	br	81113e4c <__reset+0xfb0f3e4c>
811144cc:	21003fcc 	andi	r4,r4,255
811144d0:	203fc026 	beq	r4,zero,811143d4 <__reset+0xfb0f43d4>
811144d4:	d9c01d85 	stb	r7,118(sp)
811144d8:	003fbe06 	br	811143d4 <__reset+0xfb0f43d4>
811144dc:	da802217 	ldw	r10,136(sp)
811144e0:	54400017 	ldw	r17,0(r10)
811144e4:	50800104 	addi	r2,r10,4
811144e8:	883e3b16 	blt	r17,zero,81113dd8 <__reset+0xfb0f3dd8>
811144ec:	d8802215 	stw	r2,136(sp)
811144f0:	80c00007 	ldb	r3,0(r16)
811144f4:	003db406 	br	81113bc8 <__reset+0xfb0f3bc8>
811144f8:	01000044 	movi	r4,1
811144fc:	01c00ac4 	movi	r7,43
81114500:	80c00007 	ldb	r3,0(r16)
81114504:	003db006 	br	81113bc8 <__reset+0xfb0f3bc8>
81114508:	80c00007 	ldb	r3,0(r16)
8111450c:	82800044 	addi	r10,r16,1
81114510:	1b423c26 	beq	r3,r13,81114e04 <___vfiprintf_internal_r+0x13b8>
81114514:	18bff404 	addi	r2,r3,-48
81114518:	0013883a 	mov	r9,zero
8111451c:	30822b36 	bltu	r6,r2,81114dcc <___vfiprintf_internal_r+0x1380>
81114520:	50c00007 	ldb	r3,0(r10)
81114524:	4a4002a4 	muli	r9,r9,10
81114528:	54000044 	addi	r16,r10,1
8111452c:	8015883a 	mov	r10,r16
81114530:	4893883a 	add	r9,r9,r2
81114534:	18bff404 	addi	r2,r3,-48
81114538:	30bff92e 	bgeu	r6,r2,81114520 <__reset+0xfb0f4520>
8111453c:	483da30e 	bge	r9,zero,81113bcc <__reset+0xfb0f3bcc>
81114540:	027fffc4 	movi	r9,-1
81114544:	003da106 	br	81113bcc <__reset+0xfb0f3bcc>
81114548:	a5001014 	ori	r20,r20,64
8111454c:	80c00007 	ldb	r3,0(r16)
81114550:	003d9d06 	br	81113bc8 <__reset+0xfb0f3bc8>
81114554:	da802217 	ldw	r10,136(sp)
81114558:	d8001d85 	stb	zero,118(sp)
8111455c:	50c00204 	addi	r3,r10,8
81114560:	54800017 	ldw	r18,0(r10)
81114564:	54c00117 	ldw	r19,4(r10)
81114568:	4801ca16 	blt	r9,zero,81114c94 <___vfiprintf_internal_r+0x1248>
8111456c:	013fdfc4 	movi	r4,-129
81114570:	94c4b03a 	or	r2,r18,r19
81114574:	d8c02215 	stw	r3,136(sp)
81114578:	a128703a 	and	r20,r20,r4
8111457c:	0039883a 	mov	fp,zero
81114580:	103f341e 	bne	r2,zero,81114254 <__reset+0xfb0f4254>
81114584:	483e2e26 	beq	r9,zero,81113e40 <__reset+0xfb0f3e40>
81114588:	0025883a 	mov	r18,zero
8111458c:	94800c04 	addi	r18,r18,48
81114590:	dc8019c5 	stb	r18,103(sp)
81114594:	dcc02717 	ldw	r19,156(sp)
81114598:	dd4019c4 	addi	r21,sp,103
8111459c:	003e2b06 	br	81113e4c <__reset+0xfb0f3e4c>
811145a0:	21003fcc 	andi	r4,r4,255
811145a4:	2002361e 	bne	r4,zero,81114e80 <___vfiprintf_internal_r+0x1434>
811145a8:	1801c126 	beq	r3,zero,81114cb0 <___vfiprintf_internal_r+0x1264>
811145ac:	04800044 	movi	r18,1
811145b0:	d8c01005 	stb	r3,64(sp)
811145b4:	d8001d85 	stb	zero,118(sp)
811145b8:	9027883a 	mov	r19,r18
811145bc:	dd401004 	addi	r21,sp,64
811145c0:	003f1106 	br	81114208 <__reset+0xfb0f4208>
811145c4:	d9402117 	ldw	r5,132(sp)
811145c8:	d9002017 	ldw	r4,128(sp)
811145cc:	d9801a04 	addi	r6,sp,104
811145d0:	d9c02b15 	stw	r7,172(sp)
811145d4:	dbc02a15 	stw	r15,168(sp)
811145d8:	11139380 	call	81113938 <__sprint_r.part.0>
811145dc:	d9c02b17 	ldw	r7,172(sp)
811145e0:	dbc02a17 	ldw	r15,168(sp)
811145e4:	10006d1e 	bne	r2,zero,8111479c <___vfiprintf_internal_r+0xd50>
811145e8:	d9801b17 	ldw	r6,108(sp)
811145ec:	d8801c17 	ldw	r2,112(sp)
811145f0:	d811883a 	mov	r8,sp
811145f4:	31400044 	addi	r5,r6,1
811145f8:	003e3306 	br	81113ec8 <__reset+0xfb0f3ec8>
811145fc:	d9401b17 	ldw	r5,108(sp)
81114600:	d8801c17 	ldw	r2,112(sp)
81114604:	29000044 	addi	r4,r5,1
81114608:	d8c01d87 	ldb	r3,118(sp)
8111460c:	183e4d26 	beq	r3,zero,81113f44 <__reset+0xfb0f3f44>
81114610:	00c00044 	movi	r3,1
81114614:	d9401d84 	addi	r5,sp,118
81114618:	10c5883a 	add	r2,r2,r3
8111461c:	41400015 	stw	r5,0(r8)
81114620:	40c00115 	stw	r3,4(r8)
81114624:	d8801c15 	stw	r2,112(sp)
81114628:	d9001b15 	stw	r4,108(sp)
8111462c:	014001c4 	movi	r5,7
81114630:	2900a90e 	bge	r5,r4,811148d8 <___vfiprintf_internal_r+0xe8c>
81114634:	1000da1e 	bne	r2,zero,811149a0 <___vfiprintf_internal_r+0xf54>
81114638:	7000ab1e 	bne	r14,zero,811148e8 <___vfiprintf_internal_r+0xe9c>
8111463c:	000b883a 	mov	r5,zero
81114640:	1809883a 	mov	r4,r3
81114644:	d811883a 	mov	r8,sp
81114648:	00c02004 	movi	r3,128
8111464c:	e0fe4d26 	beq	fp,r3,81113f84 <__reset+0xfb0f3f84>
81114650:	4cf9c83a 	sub	fp,r9,r19
81114654:	073e7b0e 	bge	zero,fp,81114044 <__reset+0xfb0f4044>
81114658:	01c00404 	movi	r7,16
8111465c:	3f01900e 	bge	r7,fp,81114ca0 <___vfiprintf_internal_r+0x1254>
81114660:	00e044b4 	movhi	r3,33042
81114664:	18fb1e04 	addi	r3,r3,-5000
81114668:	d8c02415 	stw	r3,144(sp)
8111466c:	034001c4 	movi	r13,7
81114670:	00000506 	br	81114688 <___vfiprintf_internal_r+0xc3c>
81114674:	29000084 	addi	r4,r5,2
81114678:	42000204 	addi	r8,r8,8
8111467c:	180b883a 	mov	r5,r3
81114680:	e73ffc04 	addi	fp,fp,-16
81114684:	3f000d0e 	bge	r7,fp,811146bc <___vfiprintf_internal_r+0xc70>
81114688:	10800404 	addi	r2,r2,16
8111468c:	28c00044 	addi	r3,r5,1
81114690:	45c00015 	stw	r23,0(r8)
81114694:	41c00115 	stw	r7,4(r8)
81114698:	d8801c15 	stw	r2,112(sp)
8111469c:	d8c01b15 	stw	r3,108(sp)
811146a0:	68fff40e 	bge	r13,r3,81114674 <__reset+0xfb0f4674>
811146a4:	1000101e 	bne	r2,zero,811146e8 <___vfiprintf_internal_r+0xc9c>
811146a8:	e73ffc04 	addi	fp,fp,-16
811146ac:	01000044 	movi	r4,1
811146b0:	000b883a 	mov	r5,zero
811146b4:	d811883a 	mov	r8,sp
811146b8:	3f3ff316 	blt	r7,fp,81114688 <__reset+0xfb0f4688>
811146bc:	da802417 	ldw	r10,144(sp)
811146c0:	1705883a 	add	r2,r2,fp
811146c4:	47000115 	stw	fp,4(r8)
811146c8:	42800015 	stw	r10,0(r8)
811146cc:	d8801c15 	stw	r2,112(sp)
811146d0:	d9001b15 	stw	r4,108(sp)
811146d4:	00c001c4 	movi	r3,7
811146d8:	19003616 	blt	r3,r4,811147b4 <___vfiprintf_internal_r+0xd68>
811146dc:	42000204 	addi	r8,r8,8
811146e0:	21000044 	addi	r4,r4,1
811146e4:	003e5706 	br	81114044 <__reset+0xfb0f4044>
811146e8:	d9402117 	ldw	r5,132(sp)
811146ec:	d9002017 	ldw	r4,128(sp)
811146f0:	d9801a04 	addi	r6,sp,104
811146f4:	d9c02b15 	stw	r7,172(sp)
811146f8:	db402a15 	stw	r13,168(sp)
811146fc:	11139380 	call	81113938 <__sprint_r.part.0>
81114700:	d9c02b17 	ldw	r7,172(sp)
81114704:	db402a17 	ldw	r13,168(sp)
81114708:	1000241e 	bne	r2,zero,8111479c <___vfiprintf_internal_r+0xd50>
8111470c:	d9401b17 	ldw	r5,108(sp)
81114710:	d8801c17 	ldw	r2,112(sp)
81114714:	d811883a 	mov	r8,sp
81114718:	29000044 	addi	r4,r5,1
8111471c:	003fd806 	br	81114680 <__reset+0xfb0f4680>
81114720:	d9401b17 	ldw	r5,108(sp)
81114724:	00e044b4 	movhi	r3,33042
81114728:	18fb2204 	addi	r3,r3,-4984
8111472c:	d8c02415 	stw	r3,144(sp)
81114730:	29400044 	addi	r5,r5,1
81114734:	d8c02417 	ldw	r3,144(sp)
81114738:	14c5883a 	add	r2,r2,r19
8111473c:	44c00115 	stw	r19,4(r8)
81114740:	40c00015 	stw	r3,0(r8)
81114744:	d8801c15 	stw	r2,112(sp)
81114748:	d9401b15 	stw	r5,108(sp)
8111474c:	00c001c4 	movi	r3,7
81114750:	1940070e 	bge	r3,r5,81114770 <___vfiprintf_internal_r+0xd24>
81114754:	103e4826 	beq	r2,zero,81114078 <__reset+0xfb0f4078>
81114758:	d9402117 	ldw	r5,132(sp)
8111475c:	d9002017 	ldw	r4,128(sp)
81114760:	d9801a04 	addi	r6,sp,104
81114764:	11139380 	call	81113938 <__sprint_r.part.0>
81114768:	10000c1e 	bne	r2,zero,8111479c <___vfiprintf_internal_r+0xd50>
8111476c:	d8801c17 	ldw	r2,112(sp)
81114770:	8c80010e 	bge	r17,r18,81114778 <___vfiprintf_internal_r+0xd2c>
81114774:	9023883a 	mov	r17,r18
81114778:	da802317 	ldw	r10,140(sp)
8111477c:	5455883a 	add	r10,r10,r17
81114780:	da802315 	stw	r10,140(sp)
81114784:	103e4126 	beq	r2,zero,8111408c <__reset+0xfb0f408c>
81114788:	d9402117 	ldw	r5,132(sp)
8111478c:	d9002017 	ldw	r4,128(sp)
81114790:	d9801a04 	addi	r6,sp,104
81114794:	11139380 	call	81113938 <__sprint_r.part.0>
81114798:	103e3c26 	beq	r2,zero,8111408c <__reset+0xfb0f408c>
8111479c:	dd002117 	ldw	r20,132(sp)
811147a0:	a080030b 	ldhu	r2,12(r20)
811147a4:	1080100c 	andi	r2,r2,64
811147a8:	1001231e 	bne	r2,zero,81114c38 <___vfiprintf_internal_r+0x11ec>
811147ac:	d8802317 	ldw	r2,140(sp)
811147b0:	003d7b06 	br	81113da0 <__reset+0xfb0f3da0>
811147b4:	1000991e 	bne	r2,zero,81114a1c <___vfiprintf_internal_r+0xfd0>
811147b8:	00c00044 	movi	r3,1
811147bc:	9805883a 	mov	r2,r19
811147c0:	dd400015 	stw	r21,0(sp)
811147c4:	dcc00115 	stw	r19,4(sp)
811147c8:	dcc01c15 	stw	r19,112(sp)
811147cc:	d8c01b15 	stw	r3,108(sp)
811147d0:	d811883a 	mov	r8,sp
811147d4:	42000204 	addi	r8,r8,8
811147d8:	a2c0010c 	andi	r11,r20,4
811147dc:	583fe426 	beq	r11,zero,81114770 <__reset+0xfb0f4770>
811147e0:	8ca7c83a 	sub	r19,r17,r18
811147e4:	04ffe20e 	bge	zero,r19,81114770 <__reset+0xfb0f4770>
811147e8:	01c00404 	movi	r7,16
811147ec:	3cffcc0e 	bge	r7,r19,81114720 <__reset+0xfb0f4720>
811147f0:	02a044b4 	movhi	r10,33042
811147f4:	52bb2204 	addi	r10,r10,-4984
811147f8:	d9001b17 	ldw	r4,108(sp)
811147fc:	da802415 	stw	r10,144(sp)
81114800:	382b883a 	mov	r21,r7
81114804:	050001c4 	movi	r20,7
81114808:	df002017 	ldw	fp,128(sp)
8111480c:	00000506 	br	81114824 <___vfiprintf_internal_r+0xdd8>
81114810:	21400084 	addi	r5,r4,2
81114814:	42000204 	addi	r8,r8,8
81114818:	1809883a 	mov	r4,r3
8111481c:	9cfffc04 	addi	r19,r19,-16
81114820:	acffc40e 	bge	r21,r19,81114734 <__reset+0xfb0f4734>
81114824:	10800404 	addi	r2,r2,16
81114828:	20c00044 	addi	r3,r4,1
8111482c:	45800015 	stw	r22,0(r8)
81114830:	45400115 	stw	r21,4(r8)
81114834:	d8801c15 	stw	r2,112(sp)
81114838:	d8c01b15 	stw	r3,108(sp)
8111483c:	a0fff40e 	bge	r20,r3,81114810 <__reset+0xfb0f4810>
81114840:	1000041e 	bne	r2,zero,81114854 <___vfiprintf_internal_r+0xe08>
81114844:	01400044 	movi	r5,1
81114848:	0009883a 	mov	r4,zero
8111484c:	d811883a 	mov	r8,sp
81114850:	003ff206 	br	8111481c <__reset+0xfb0f481c>
81114854:	d9402117 	ldw	r5,132(sp)
81114858:	d9801a04 	addi	r6,sp,104
8111485c:	e009883a 	mov	r4,fp
81114860:	11139380 	call	81113938 <__sprint_r.part.0>
81114864:	103fcd1e 	bne	r2,zero,8111479c <__reset+0xfb0f479c>
81114868:	d9001b17 	ldw	r4,108(sp)
8111486c:	d8801c17 	ldw	r2,112(sp)
81114870:	d811883a 	mov	r8,sp
81114874:	21400044 	addi	r5,r4,1
81114878:	003fe806 	br	8111481c <__reset+0xfb0f481c>
8111487c:	d9402117 	ldw	r5,132(sp)
81114880:	d9002017 	ldw	r4,128(sp)
81114884:	d9801a04 	addi	r6,sp,104
81114888:	d9c02b15 	stw	r7,172(sp)
8111488c:	db402a15 	stw	r13,168(sp)
81114890:	11139380 	call	81113938 <__sprint_r.part.0>
81114894:	d9c02b17 	ldw	r7,172(sp)
81114898:	db402a17 	ldw	r13,168(sp)
8111489c:	103fbf1e 	bne	r2,zero,8111479c <__reset+0xfb0f479c>
811148a0:	d9401b17 	ldw	r5,108(sp)
811148a4:	d8801c17 	ldw	r2,112(sp)
811148a8:	d811883a 	mov	r8,sp
811148ac:	29800044 	addi	r6,r5,1
811148b0:	003dc406 	br	81113fc4 <__reset+0xfb0f3fc4>
811148b4:	1000d21e 	bne	r2,zero,81114c00 <___vfiprintf_internal_r+0x11b4>
811148b8:	d8c01d87 	ldb	r3,118(sp)
811148bc:	18009526 	beq	r3,zero,81114b14 <___vfiprintf_internal_r+0x10c8>
811148c0:	00800044 	movi	r2,1
811148c4:	d8c01d84 	addi	r3,sp,118
811148c8:	1009883a 	mov	r4,r2
811148cc:	d8c00015 	stw	r3,0(sp)
811148d0:	d8800115 	stw	r2,4(sp)
811148d4:	d811883a 	mov	r8,sp
811148d8:	200b883a 	mov	r5,r4
811148dc:	42000204 	addi	r8,r8,8
811148e0:	21000044 	addi	r4,r4,1
811148e4:	003d9706 	br	81113f44 <__reset+0xfb0f3f44>
811148e8:	d9001d04 	addi	r4,sp,116
811148ec:	00800084 	movi	r2,2
811148f0:	d9000015 	stw	r4,0(sp)
811148f4:	d8800115 	stw	r2,4(sp)
811148f8:	1809883a 	mov	r4,r3
811148fc:	d811883a 	mov	r8,sp
81114900:	200b883a 	mov	r5,r4
81114904:	42000204 	addi	r8,r8,8
81114908:	21000044 	addi	r4,r4,1
8111490c:	003f4e06 	br	81114648 <__reset+0xfb0f4648>
81114910:	d8001d85 	stb	zero,118(sp)
81114914:	48005016 	blt	r9,zero,81114a58 <___vfiprintf_internal_r+0x100c>
81114918:	00ffdfc4 	movi	r3,-129
8111491c:	94c4b03a 	or	r2,r18,r19
81114920:	a0e8703a 	and	r20,r20,r3
81114924:	103d4426 	beq	r2,zero,81113e38 <__reset+0xfb0f3e38>
81114928:	0039883a 	mov	fp,zero
8111492c:	d9002617 	ldw	r4,152(sp)
81114930:	dd401a04 	addi	r21,sp,104
81114934:	908003cc 	andi	r2,r18,15
81114938:	9806973a 	slli	r3,r19,28
8111493c:	2085883a 	add	r2,r4,r2
81114940:	9024d13a 	srli	r18,r18,4
81114944:	10800003 	ldbu	r2,0(r2)
81114948:	9826d13a 	srli	r19,r19,4
8111494c:	ad7fffc4 	addi	r21,r21,-1
81114950:	1ca4b03a 	or	r18,r3,r18
81114954:	a8800005 	stb	r2,0(r21)
81114958:	94c4b03a 	or	r2,r18,r19
8111495c:	103ff51e 	bne	r2,zero,81114934 <__reset+0xfb0f4934>
81114960:	003e5906 	br	811142c8 <__reset+0xfb0f42c8>
81114964:	d9402117 	ldw	r5,132(sp)
81114968:	d9002017 	ldw	r4,128(sp)
8111496c:	d9801a04 	addi	r6,sp,104
81114970:	11139380 	call	81113938 <__sprint_r.part.0>
81114974:	103f891e 	bne	r2,zero,8111479c <__reset+0xfb0f479c>
81114978:	d8801c17 	ldw	r2,112(sp)
8111497c:	d811883a 	mov	r8,sp
81114980:	003f9506 	br	811147d8 <__reset+0xfb0f47d8>
81114984:	d9402117 	ldw	r5,132(sp)
81114988:	d9002017 	ldw	r4,128(sp)
8111498c:	d9801a04 	addi	r6,sp,104
81114990:	11139380 	call	81113938 <__sprint_r.part.0>
81114994:	103f811e 	bne	r2,zero,8111479c <__reset+0xfb0f479c>
81114998:	d811883a 	mov	r8,sp
8111499c:	003ced06 	br	81113d54 <__reset+0xfb0f3d54>
811149a0:	d9402117 	ldw	r5,132(sp)
811149a4:	d9002017 	ldw	r4,128(sp)
811149a8:	d9801a04 	addi	r6,sp,104
811149ac:	da402c15 	stw	r9,176(sp)
811149b0:	db802a15 	stw	r14,168(sp)
811149b4:	11139380 	call	81113938 <__sprint_r.part.0>
811149b8:	da402c17 	ldw	r9,176(sp)
811149bc:	db802a17 	ldw	r14,168(sp)
811149c0:	103f761e 	bne	r2,zero,8111479c <__reset+0xfb0f479c>
811149c4:	d9401b17 	ldw	r5,108(sp)
811149c8:	d8801c17 	ldw	r2,112(sp)
811149cc:	d811883a 	mov	r8,sp
811149d0:	29000044 	addi	r4,r5,1
811149d4:	003d5b06 	br	81113f44 <__reset+0xfb0f3f44>
811149d8:	d9402117 	ldw	r5,132(sp)
811149dc:	d9002017 	ldw	r4,128(sp)
811149e0:	d9801a04 	addi	r6,sp,104
811149e4:	da402c15 	stw	r9,176(sp)
811149e8:	11139380 	call	81113938 <__sprint_r.part.0>
811149ec:	da402c17 	ldw	r9,176(sp)
811149f0:	103f6a1e 	bne	r2,zero,8111479c <__reset+0xfb0f479c>
811149f4:	d9401b17 	ldw	r5,108(sp)
811149f8:	d8801c17 	ldw	r2,112(sp)
811149fc:	d811883a 	mov	r8,sp
81114a00:	29000044 	addi	r4,r5,1
81114a04:	003f1006 	br	81114648 <__reset+0xfb0f4648>
81114a08:	1000c31e 	bne	r2,zero,81114d18 <___vfiprintf_internal_r+0x12cc>
81114a0c:	01000044 	movi	r4,1
81114a10:	000b883a 	mov	r5,zero
81114a14:	d811883a 	mov	r8,sp
81114a18:	003f0d06 	br	81114650 <__reset+0xfb0f4650>
81114a1c:	d9402117 	ldw	r5,132(sp)
81114a20:	d9002017 	ldw	r4,128(sp)
81114a24:	d9801a04 	addi	r6,sp,104
81114a28:	11139380 	call	81113938 <__sprint_r.part.0>
81114a2c:	103f5b1e 	bne	r2,zero,8111479c <__reset+0xfb0f479c>
81114a30:	d9001b17 	ldw	r4,108(sp)
81114a34:	d8801c17 	ldw	r2,112(sp)
81114a38:	d811883a 	mov	r8,sp
81114a3c:	21000044 	addi	r4,r4,1
81114a40:	003d8006 	br	81114044 <__reset+0xfb0f4044>
81114a44:	012044b4 	movhi	r4,33042
81114a48:	213abe04 	addi	r4,r4,-5384
81114a4c:	d9002615 	stw	r4,152(sp)
81114a50:	d8c02215 	stw	r3,136(sp)
81114a54:	1029883a 	mov	r20,r2
81114a58:	94c4b03a 	or	r2,r18,r19
81114a5c:	103fb21e 	bne	r2,zero,81114928 <__reset+0xfb0f4928>
81114a60:	0039883a 	mov	fp,zero
81114a64:	00800084 	movi	r2,2
81114a68:	003e6b06 	br	81114418 <__reset+0xfb0f4418>
81114a6c:	da802217 	ldw	r10,136(sp)
81114a70:	d8001d85 	stb	zero,118(sp)
81114a74:	0027883a 	mov	r19,zero
81114a78:	50800104 	addi	r2,r10,4
81114a7c:	54800017 	ldw	r18,0(r10)
81114a80:	483e6016 	blt	r9,zero,81114404 <__reset+0xfb0f4404>
81114a84:	00ffdfc4 	movi	r3,-129
81114a88:	d8802215 	stw	r2,136(sp)
81114a8c:	a0e8703a 	and	r20,r20,r3
81114a90:	0039883a 	mov	fp,zero
81114a94:	903ebb26 	beq	r18,zero,81114584 <__reset+0xfb0f4584>
81114a98:	00800244 	movi	r2,9
81114a9c:	14bdee36 	bltu	r2,r18,81114258 <__reset+0xfb0f4258>
81114aa0:	003eba06 	br	8111458c <__reset+0xfb0f458c>
81114aa4:	00800c04 	movi	r2,48
81114aa8:	d8c01d45 	stb	r3,117(sp)
81114aac:	d8801d05 	stb	r2,116(sp)
81114ab0:	d8001d85 	stb	zero,118(sp)
81114ab4:	a0c00094 	ori	r3,r20,2
81114ab8:	4800a916 	blt	r9,zero,81114d60 <___vfiprintf_internal_r+0x1314>
81114abc:	00bfdfc4 	movi	r2,-129
81114ac0:	a096703a 	and	r11,r20,r2
81114ac4:	5d000094 	ori	r20,r11,2
81114ac8:	0039883a 	mov	fp,zero
81114acc:	003f9706 	br	8111492c <__reset+0xfb0f492c>
81114ad0:	8025883a 	mov	r18,r16
81114ad4:	003c2e06 	br	81113b90 <__reset+0xfb0f3b90>
81114ad8:	00a044b4 	movhi	r2,33042
81114adc:	10babe04 	addi	r2,r2,-5384
81114ae0:	0039883a 	mov	fp,zero
81114ae4:	d8802615 	stw	r2,152(sp)
81114ae8:	003f9006 	br	8111492c <__reset+0xfb0f492c>
81114aec:	04a5c83a 	sub	r18,zero,r18
81114af0:	07000b44 	movi	fp,45
81114af4:	9004c03a 	cmpne	r2,r18,zero
81114af8:	04e7c83a 	sub	r19,zero,r19
81114afc:	df001d85 	stb	fp,118(sp)
81114b00:	98a7c83a 	sub	r19,r19,r2
81114b04:	48009f16 	blt	r9,zero,81114d84 <___vfiprintf_internal_r+0x1338>
81114b08:	00bfdfc4 	movi	r2,-129
81114b0c:	a0a8703a 	and	r20,r20,r2
81114b10:	003dd006 	br	81114254 <__reset+0xfb0f4254>
81114b14:	70004c26 	beq	r14,zero,81114c48 <___vfiprintf_internal_r+0x11fc>
81114b18:	00800084 	movi	r2,2
81114b1c:	d8c01d04 	addi	r3,sp,116
81114b20:	d8c00015 	stw	r3,0(sp)
81114b24:	d8800115 	stw	r2,4(sp)
81114b28:	01000044 	movi	r4,1
81114b2c:	d811883a 	mov	r8,sp
81114b30:	003f7306 	br	81114900 <__reset+0xfb0f4900>
81114b34:	a080100c 	andi	r2,r20,64
81114b38:	da802217 	ldw	r10,136(sp)
81114b3c:	103e0626 	beq	r2,zero,81114358 <__reset+0xfb0f4358>
81114b40:	5480000f 	ldh	r18,0(r10)
81114b44:	52800104 	addi	r10,r10,4
81114b48:	da802215 	stw	r10,136(sp)
81114b4c:	9027d7fa 	srai	r19,r18,31
81114b50:	9805883a 	mov	r2,r19
81114b54:	003db806 	br	81114238 <__reset+0xfb0f4238>
81114b58:	a080040c 	andi	r2,r20,16
81114b5c:	1000091e 	bne	r2,zero,81114b84 <___vfiprintf_internal_r+0x1138>
81114b60:	a2c0100c 	andi	r11,r20,64
81114b64:	58000726 	beq	r11,zero,81114b84 <___vfiprintf_internal_r+0x1138>
81114b68:	da802217 	ldw	r10,136(sp)
81114b6c:	50800017 	ldw	r2,0(r10)
81114b70:	52800104 	addi	r10,r10,4
81114b74:	da802215 	stw	r10,136(sp)
81114b78:	da802317 	ldw	r10,140(sp)
81114b7c:	1280000d 	sth	r10,0(r2)
81114b80:	003be706 	br	81113b20 <__reset+0xfb0f3b20>
81114b84:	da802217 	ldw	r10,136(sp)
81114b88:	50800017 	ldw	r2,0(r10)
81114b8c:	52800104 	addi	r10,r10,4
81114b90:	da802215 	stw	r10,136(sp)
81114b94:	da802317 	ldw	r10,140(sp)
81114b98:	12800015 	stw	r10,0(r2)
81114b9c:	003be006 	br	81113b20 <__reset+0xfb0f3b20>
81114ba0:	a080100c 	andi	r2,r20,64
81114ba4:	da802217 	ldw	r10,136(sp)
81114ba8:	10003026 	beq	r2,zero,81114c6c <___vfiprintf_internal_r+0x1220>
81114bac:	5480000b 	ldhu	r18,0(r10)
81114bb0:	52800104 	addi	r10,r10,4
81114bb4:	0027883a 	mov	r19,zero
81114bb8:	da802215 	stw	r10,136(sp)
81114bbc:	003d8006 	br	811141c0 <__reset+0xfb0f41c0>
81114bc0:	80c00007 	ldb	r3,0(r16)
81114bc4:	003c0006 	br	81113bc8 <__reset+0xfb0f3bc8>
81114bc8:	a080100c 	andi	r2,r20,64
81114bcc:	d8001d85 	stb	zero,118(sp)
81114bd0:	da802217 	ldw	r10,136(sp)
81114bd4:	1000201e 	bne	r2,zero,81114c58 <___vfiprintf_internal_r+0x120c>
81114bd8:	50800104 	addi	r2,r10,4
81114bdc:	54800017 	ldw	r18,0(r10)
81114be0:	0027883a 	mov	r19,zero
81114be4:	483def0e 	bge	r9,zero,811143a4 <__reset+0xfb0f43a4>
81114be8:	94c6b03a 	or	r3,r18,r19
81114bec:	d8802215 	stw	r2,136(sp)
81114bf0:	183d4e1e 	bne	r3,zero,8111412c <__reset+0xfb0f412c>
81114bf4:	0039883a 	mov	fp,zero
81114bf8:	0005883a 	mov	r2,zero
81114bfc:	003e0606 	br	81114418 <__reset+0xfb0f4418>
81114c00:	d9402117 	ldw	r5,132(sp)
81114c04:	d9002017 	ldw	r4,128(sp)
81114c08:	d9801a04 	addi	r6,sp,104
81114c0c:	da402c15 	stw	r9,176(sp)
81114c10:	db802a15 	stw	r14,168(sp)
81114c14:	11139380 	call	81113938 <__sprint_r.part.0>
81114c18:	da402c17 	ldw	r9,176(sp)
81114c1c:	db802a17 	ldw	r14,168(sp)
81114c20:	103ede1e 	bne	r2,zero,8111479c <__reset+0xfb0f479c>
81114c24:	d9401b17 	ldw	r5,108(sp)
81114c28:	d8801c17 	ldw	r2,112(sp)
81114c2c:	d811883a 	mov	r8,sp
81114c30:	29000044 	addi	r4,r5,1
81114c34:	003e7406 	br	81114608 <__reset+0xfb0f4608>
81114c38:	00bfffc4 	movi	r2,-1
81114c3c:	003c5806 	br	81113da0 <__reset+0xfb0f3da0>
81114c40:	d811883a 	mov	r8,sp
81114c44:	003ee806 	br	811147e8 <__reset+0xfb0f47e8>
81114c48:	000b883a 	mov	r5,zero
81114c4c:	01000044 	movi	r4,1
81114c50:	d811883a 	mov	r8,sp
81114c54:	003e7c06 	br	81114648 <__reset+0xfb0f4648>
81114c58:	50800104 	addi	r2,r10,4
81114c5c:	5480000b 	ldhu	r18,0(r10)
81114c60:	0027883a 	mov	r19,zero
81114c64:	483dcf0e 	bge	r9,zero,811143a4 <__reset+0xfb0f43a4>
81114c68:	003fdf06 	br	81114be8 <__reset+0xfb0f4be8>
81114c6c:	54800017 	ldw	r18,0(r10)
81114c70:	52800104 	addi	r10,r10,4
81114c74:	0027883a 	mov	r19,zero
81114c78:	da802215 	stw	r10,136(sp)
81114c7c:	003d5006 	br	811141c0 <__reset+0xfb0f41c0>
81114c80:	50800104 	addi	r2,r10,4
81114c84:	5480000b 	ldhu	r18,0(r10)
81114c88:	0027883a 	mov	r19,zero
81114c8c:	483f7d0e 	bge	r9,zero,81114a84 <__reset+0xfb0f4a84>
81114c90:	003ddc06 	br	81114404 <__reset+0xfb0f4404>
81114c94:	d8c02215 	stw	r3,136(sp)
81114c98:	0039883a 	mov	fp,zero
81114c9c:	003ddb06 	br	8111440c <__reset+0xfb0f440c>
81114ca0:	02a044b4 	movhi	r10,33042
81114ca4:	52bb1e04 	addi	r10,r10,-5000
81114ca8:	da802415 	stw	r10,144(sp)
81114cac:	003e8306 	br	811146bc <__reset+0xfb0f46bc>
81114cb0:	d8801c17 	ldw	r2,112(sp)
81114cb4:	dd002117 	ldw	r20,132(sp)
81114cb8:	103eb926 	beq	r2,zero,811147a0 <__reset+0xfb0f47a0>
81114cbc:	d9002017 	ldw	r4,128(sp)
81114cc0:	d9801a04 	addi	r6,sp,104
81114cc4:	a00b883a 	mov	r5,r20
81114cc8:	11139380 	call	81113938 <__sprint_r.part.0>
81114ccc:	003eb406 	br	811147a0 <__reset+0xfb0f47a0>
81114cd0:	80c00043 	ldbu	r3,1(r16)
81114cd4:	a5000814 	ori	r20,r20,32
81114cd8:	84000044 	addi	r16,r16,1
81114cdc:	18c03fcc 	andi	r3,r3,255
81114ce0:	18c0201c 	xori	r3,r3,128
81114ce4:	18ffe004 	addi	r3,r3,-128
81114ce8:	003bb706 	br	81113bc8 <__reset+0xfb0f3bc8>
81114cec:	a809883a 	mov	r4,r21
81114cf0:	d8c02a15 	stw	r3,168(sp)
81114cf4:	da002b15 	stw	r8,172(sp)
81114cf8:	110c1900 	call	8110c190 <strlen>
81114cfc:	d8c02a17 	ldw	r3,168(sp)
81114d00:	1027883a 	mov	r19,r2
81114d04:	df001d83 	ldbu	fp,118(sp)
81114d08:	d8c02215 	stw	r3,136(sp)
81114d0c:	0013883a 	mov	r9,zero
81114d10:	da002b17 	ldw	r8,172(sp)
81114d14:	003c4d06 	br	81113e4c <__reset+0xfb0f3e4c>
81114d18:	d9402117 	ldw	r5,132(sp)
81114d1c:	d9002017 	ldw	r4,128(sp)
81114d20:	d9801a04 	addi	r6,sp,104
81114d24:	da402c15 	stw	r9,176(sp)
81114d28:	11139380 	call	81113938 <__sprint_r.part.0>
81114d2c:	da402c17 	ldw	r9,176(sp)
81114d30:	103e9a1e 	bne	r2,zero,8111479c <__reset+0xfb0f479c>
81114d34:	d9401b17 	ldw	r5,108(sp)
81114d38:	d8801c17 	ldw	r2,112(sp)
81114d3c:	d811883a 	mov	r8,sp
81114d40:	29000044 	addi	r4,r5,1
81114d44:	003e4206 	br	81114650 <__reset+0xfb0f4650>
81114d48:	d9401b17 	ldw	r5,108(sp)
81114d4c:	012044b4 	movhi	r4,33042
81114d50:	213b2204 	addi	r4,r4,-4984
81114d54:	d9002415 	stw	r4,144(sp)
81114d58:	29400044 	addi	r5,r5,1
81114d5c:	003c6d06 	br	81113f14 <__reset+0xfb0f3f14>
81114d60:	0039883a 	mov	fp,zero
81114d64:	00800084 	movi	r2,2
81114d68:	10803fcc 	andi	r2,r2,255
81114d6c:	01000044 	movi	r4,1
81114d70:	11001e26 	beq	r2,r4,81114dec <___vfiprintf_internal_r+0x13a0>
81114d74:	01000084 	movi	r4,2
81114d78:	11001e1e 	bne	r2,r4,81114df4 <___vfiprintf_internal_r+0x13a8>
81114d7c:	1829883a 	mov	r20,r3
81114d80:	003eea06 	br	8111492c <__reset+0xfb0f492c>
81114d84:	a007883a 	mov	r3,r20
81114d88:	00800044 	movi	r2,1
81114d8c:	003ff606 	br	81114d68 <__reset+0xfb0f4d68>
81114d90:	00800184 	movi	r2,6
81114d94:	1240012e 	bgeu	r2,r9,81114d9c <___vfiprintf_internal_r+0x1350>
81114d98:	1013883a 	mov	r9,r2
81114d9c:	4827883a 	mov	r19,r9
81114da0:	4825883a 	mov	r18,r9
81114da4:	48001516 	blt	r9,zero,81114dfc <___vfiprintf_internal_r+0x13b0>
81114da8:	056044b4 	movhi	r21,33042
81114dac:	d8c02215 	stw	r3,136(sp)
81114db0:	ad7ac304 	addi	r21,r21,-5364
81114db4:	003d1406 	br	81114208 <__reset+0xfb0f4208>
81114db8:	02a044b4 	movhi	r10,33042
81114dbc:	52bb1e04 	addi	r10,r10,-5000
81114dc0:	da802415 	stw	r10,144(sp)
81114dc4:	200d883a 	mov	r6,r4
81114dc8:	003c9106 	br	81114010 <__reset+0xfb0f4010>
81114dcc:	5021883a 	mov	r16,r10
81114dd0:	0013883a 	mov	r9,zero
81114dd4:	003b7d06 	br	81113bcc <__reset+0xfb0f3bcc>
81114dd8:	4827883a 	mov	r19,r9
81114ddc:	df001d83 	ldbu	fp,118(sp)
81114de0:	d8c02215 	stw	r3,136(sp)
81114de4:	0013883a 	mov	r9,zero
81114de8:	003c1806 	br	81113e4c <__reset+0xfb0f3e4c>
81114dec:	1829883a 	mov	r20,r3
81114df0:	003d1806 	br	81114254 <__reset+0xfb0f4254>
81114df4:	1829883a 	mov	r20,r3
81114df8:	003ccd06 	br	81114130 <__reset+0xfb0f4130>
81114dfc:	0025883a 	mov	r18,zero
81114e00:	003fe906 	br	81114da8 <__reset+0xfb0f4da8>
81114e04:	d8802217 	ldw	r2,136(sp)
81114e08:	80c00043 	ldbu	r3,1(r16)
81114e0c:	5021883a 	mov	r16,r10
81114e10:	12400017 	ldw	r9,0(r2)
81114e14:	10800104 	addi	r2,r2,4
81114e18:	d8802215 	stw	r2,136(sp)
81114e1c:	483faf0e 	bge	r9,zero,81114cdc <__reset+0xfb0f4cdc>
81114e20:	18c03fcc 	andi	r3,r3,255
81114e24:	18c0201c 	xori	r3,r3,128
81114e28:	027fffc4 	movi	r9,-1
81114e2c:	18ffe004 	addi	r3,r3,-128
81114e30:	003b6506 	br	81113bc8 <__reset+0xfb0f3bc8>
81114e34:	d9c01d85 	stb	r7,118(sp)
81114e38:	003ca006 	br	811140bc <__reset+0xfb0f40bc>
81114e3c:	d9c01d85 	stb	r7,118(sp)
81114e40:	003cad06 	br	811140f8 <__reset+0xfb0f40f8>
81114e44:	d9c01d85 	stb	r7,118(sp)
81114e48:	003d7d06 	br	81114440 <__reset+0xfb0f4440>
81114e4c:	d9c01d85 	stb	r7,118(sp)
81114e50:	003d5f06 	br	811143d0 <__reset+0xfb0f43d0>
81114e54:	a080004c 	andi	r2,r20,1
81114e58:	0039883a 	mov	fp,zero
81114e5c:	10000526 	beq	r2,zero,81114e74 <___vfiprintf_internal_r+0x1428>
81114e60:	00800c04 	movi	r2,48
81114e64:	d88019c5 	stb	r2,103(sp)
81114e68:	dcc02717 	ldw	r19,156(sp)
81114e6c:	dd4019c4 	addi	r21,sp,103
81114e70:	003bf606 	br	81113e4c <__reset+0xfb0f3e4c>
81114e74:	0027883a 	mov	r19,zero
81114e78:	dd401a04 	addi	r21,sp,104
81114e7c:	003bf306 	br	81113e4c <__reset+0xfb0f3e4c>
81114e80:	d9c01d85 	stb	r7,118(sp)
81114e84:	003dc806 	br	811145a8 <__reset+0xfb0f45a8>
81114e88:	d9c01d85 	stb	r7,118(sp)
81114e8c:	003d3a06 	br	81114378 <__reset+0xfb0f4378>
81114e90:	d9c01d85 	stb	r7,118(sp)
81114e94:	003d2a06 	br	81114340 <__reset+0xfb0f4340>
81114e98:	d9c01d85 	stb	r7,118(sp)
81114e9c:	003cde06 	br	81114218 <__reset+0xfb0f4218>
81114ea0:	d9c01d85 	stb	r7,118(sp)
81114ea4:	003cbc06 	br	81114198 <__reset+0xfb0f4198>

81114ea8 <__vfiprintf_internal>:
81114ea8:	00a044b4 	movhi	r2,33042
81114eac:	1082ef04 	addi	r2,r2,3004
81114eb0:	300f883a 	mov	r7,r6
81114eb4:	280d883a 	mov	r6,r5
81114eb8:	200b883a 	mov	r5,r4
81114ebc:	11000017 	ldw	r4,0(r2)
81114ec0:	1113a4c1 	jmpi	81113a4c <___vfiprintf_internal_r>

81114ec4 <__sbprintf>:
81114ec4:	2880030b 	ldhu	r2,12(r5)
81114ec8:	2ac01917 	ldw	r11,100(r5)
81114ecc:	2a80038b 	ldhu	r10,14(r5)
81114ed0:	2a400717 	ldw	r9,28(r5)
81114ed4:	2a000917 	ldw	r8,36(r5)
81114ed8:	defee204 	addi	sp,sp,-1144
81114edc:	00c10004 	movi	r3,1024
81114ee0:	dc011a15 	stw	r16,1128(sp)
81114ee4:	10bfff4c 	andi	r2,r2,65533
81114ee8:	2821883a 	mov	r16,r5
81114eec:	d8cb883a 	add	r5,sp,r3
81114ef0:	dc811c15 	stw	r18,1136(sp)
81114ef4:	dc411b15 	stw	r17,1132(sp)
81114ef8:	dfc11d15 	stw	ra,1140(sp)
81114efc:	2025883a 	mov	r18,r4
81114f00:	d881030d 	sth	r2,1036(sp)
81114f04:	dac11915 	stw	r11,1124(sp)
81114f08:	da81038d 	sth	r10,1038(sp)
81114f0c:	da410715 	stw	r9,1052(sp)
81114f10:	da010915 	stw	r8,1060(sp)
81114f14:	dec10015 	stw	sp,1024(sp)
81114f18:	dec10415 	stw	sp,1040(sp)
81114f1c:	d8c10215 	stw	r3,1032(sp)
81114f20:	d8c10515 	stw	r3,1044(sp)
81114f24:	d8010615 	stw	zero,1048(sp)
81114f28:	1113a4c0 	call	81113a4c <___vfiprintf_internal_r>
81114f2c:	1023883a 	mov	r17,r2
81114f30:	10000416 	blt	r2,zero,81114f44 <__sbprintf+0x80>
81114f34:	d9410004 	addi	r5,sp,1024
81114f38:	9009883a 	mov	r4,r18
81114f3c:	11100f00 	call	811100f0 <_fflush_r>
81114f40:	10000d1e 	bne	r2,zero,81114f78 <__sbprintf+0xb4>
81114f44:	d881030b 	ldhu	r2,1036(sp)
81114f48:	1080100c 	andi	r2,r2,64
81114f4c:	10000326 	beq	r2,zero,81114f5c <__sbprintf+0x98>
81114f50:	8080030b 	ldhu	r2,12(r16)
81114f54:	10801014 	ori	r2,r2,64
81114f58:	8080030d 	sth	r2,12(r16)
81114f5c:	8805883a 	mov	r2,r17
81114f60:	dfc11d17 	ldw	ra,1140(sp)
81114f64:	dc811c17 	ldw	r18,1136(sp)
81114f68:	dc411b17 	ldw	r17,1132(sp)
81114f6c:	dc011a17 	ldw	r16,1128(sp)
81114f70:	dec11e04 	addi	sp,sp,1144
81114f74:	f800283a 	ret
81114f78:	047fffc4 	movi	r17,-1
81114f7c:	003ff106 	br	81114f44 <__reset+0xfb0f4f44>

81114f80 <__swbuf_r>:
81114f80:	defffb04 	addi	sp,sp,-20
81114f84:	dcc00315 	stw	r19,12(sp)
81114f88:	dc800215 	stw	r18,8(sp)
81114f8c:	dc000015 	stw	r16,0(sp)
81114f90:	dfc00415 	stw	ra,16(sp)
81114f94:	dc400115 	stw	r17,4(sp)
81114f98:	2025883a 	mov	r18,r4
81114f9c:	2827883a 	mov	r19,r5
81114fa0:	3021883a 	mov	r16,r6
81114fa4:	20000226 	beq	r4,zero,81114fb0 <__swbuf_r+0x30>
81114fa8:	20800e17 	ldw	r2,56(r4)
81114fac:	10004226 	beq	r2,zero,811150b8 <__swbuf_r+0x138>
81114fb0:	80800617 	ldw	r2,24(r16)
81114fb4:	8100030b 	ldhu	r4,12(r16)
81114fb8:	80800215 	stw	r2,8(r16)
81114fbc:	2080020c 	andi	r2,r4,8
81114fc0:	10003626 	beq	r2,zero,8111509c <__swbuf_r+0x11c>
81114fc4:	80c00417 	ldw	r3,16(r16)
81114fc8:	18003426 	beq	r3,zero,8111509c <__swbuf_r+0x11c>
81114fcc:	2088000c 	andi	r2,r4,8192
81114fd0:	9c403fcc 	andi	r17,r19,255
81114fd4:	10001a26 	beq	r2,zero,81115040 <__swbuf_r+0xc0>
81114fd8:	80800017 	ldw	r2,0(r16)
81114fdc:	81000517 	ldw	r4,20(r16)
81114fe0:	10c7c83a 	sub	r3,r2,r3
81114fe4:	1900200e 	bge	r3,r4,81115068 <__swbuf_r+0xe8>
81114fe8:	18c00044 	addi	r3,r3,1
81114fec:	81000217 	ldw	r4,8(r16)
81114ff0:	11400044 	addi	r5,r2,1
81114ff4:	81400015 	stw	r5,0(r16)
81114ff8:	213fffc4 	addi	r4,r4,-1
81114ffc:	81000215 	stw	r4,8(r16)
81115000:	14c00005 	stb	r19,0(r2)
81115004:	80800517 	ldw	r2,20(r16)
81115008:	10c01e26 	beq	r2,r3,81115084 <__swbuf_r+0x104>
8111500c:	8080030b 	ldhu	r2,12(r16)
81115010:	1080004c 	andi	r2,r2,1
81115014:	10000226 	beq	r2,zero,81115020 <__swbuf_r+0xa0>
81115018:	00800284 	movi	r2,10
8111501c:	88801926 	beq	r17,r2,81115084 <__swbuf_r+0x104>
81115020:	8805883a 	mov	r2,r17
81115024:	dfc00417 	ldw	ra,16(sp)
81115028:	dcc00317 	ldw	r19,12(sp)
8111502c:	dc800217 	ldw	r18,8(sp)
81115030:	dc400117 	ldw	r17,4(sp)
81115034:	dc000017 	ldw	r16,0(sp)
81115038:	dec00504 	addi	sp,sp,20
8111503c:	f800283a 	ret
81115040:	81401917 	ldw	r5,100(r16)
81115044:	00b7ffc4 	movi	r2,-8193
81115048:	21080014 	ori	r4,r4,8192
8111504c:	2884703a 	and	r2,r5,r2
81115050:	80801915 	stw	r2,100(r16)
81115054:	80800017 	ldw	r2,0(r16)
81115058:	8100030d 	sth	r4,12(r16)
8111505c:	81000517 	ldw	r4,20(r16)
81115060:	10c7c83a 	sub	r3,r2,r3
81115064:	193fe016 	blt	r3,r4,81114fe8 <__reset+0xfb0f4fe8>
81115068:	800b883a 	mov	r5,r16
8111506c:	9009883a 	mov	r4,r18
81115070:	11100f00 	call	811100f0 <_fflush_r>
81115074:	1000071e 	bne	r2,zero,81115094 <__swbuf_r+0x114>
81115078:	80800017 	ldw	r2,0(r16)
8111507c:	00c00044 	movi	r3,1
81115080:	003fda06 	br	81114fec <__reset+0xfb0f4fec>
81115084:	800b883a 	mov	r5,r16
81115088:	9009883a 	mov	r4,r18
8111508c:	11100f00 	call	811100f0 <_fflush_r>
81115090:	103fe326 	beq	r2,zero,81115020 <__reset+0xfb0f5020>
81115094:	00bfffc4 	movi	r2,-1
81115098:	003fe206 	br	81115024 <__reset+0xfb0f5024>
8111509c:	800b883a 	mov	r5,r16
811150a0:	9009883a 	mov	r4,r18
811150a4:	110e4f80 	call	8110e4f8 <__swsetup_r>
811150a8:	103ffa1e 	bne	r2,zero,81115094 <__reset+0xfb0f5094>
811150ac:	8100030b 	ldhu	r4,12(r16)
811150b0:	80c00417 	ldw	r3,16(r16)
811150b4:	003fc506 	br	81114fcc <__reset+0xfb0f4fcc>
811150b8:	11104cc0 	call	811104cc <__sinit>
811150bc:	003fbc06 	br	81114fb0 <__reset+0xfb0f4fb0>

811150c0 <__swbuf>:
811150c0:	00a044b4 	movhi	r2,33042
811150c4:	1082ef04 	addi	r2,r2,3004
811150c8:	280d883a 	mov	r6,r5
811150cc:	200b883a 	mov	r5,r4
811150d0:	11000017 	ldw	r4,0(r2)
811150d4:	1114f801 	jmpi	81114f80 <__swbuf_r>

811150d8 <_write_r>:
811150d8:	defffd04 	addi	sp,sp,-12
811150dc:	2805883a 	mov	r2,r5
811150e0:	dc000015 	stw	r16,0(sp)
811150e4:	042044b4 	movhi	r16,33042
811150e8:	dc400115 	stw	r17,4(sp)
811150ec:	300b883a 	mov	r5,r6
811150f0:	84032704 	addi	r16,r16,3228
811150f4:	2023883a 	mov	r17,r4
811150f8:	380d883a 	mov	r6,r7
811150fc:	1009883a 	mov	r4,r2
81115100:	dfc00215 	stw	ra,8(sp)
81115104:	80000015 	stw	zero,0(r16)
81115108:	11192680 	call	81119268 <write>
8111510c:	00ffffc4 	movi	r3,-1
81115110:	10c00526 	beq	r2,r3,81115128 <_write_r+0x50>
81115114:	dfc00217 	ldw	ra,8(sp)
81115118:	dc400117 	ldw	r17,4(sp)
8111511c:	dc000017 	ldw	r16,0(sp)
81115120:	dec00304 	addi	sp,sp,12
81115124:	f800283a 	ret
81115128:	80c00017 	ldw	r3,0(r16)
8111512c:	183ff926 	beq	r3,zero,81115114 <__reset+0xfb0f5114>
81115130:	88c00015 	stw	r3,0(r17)
81115134:	003ff706 	br	81115114 <__reset+0xfb0f5114>

81115138 <_close_r>:
81115138:	defffd04 	addi	sp,sp,-12
8111513c:	dc000015 	stw	r16,0(sp)
81115140:	042044b4 	movhi	r16,33042
81115144:	dc400115 	stw	r17,4(sp)
81115148:	84032704 	addi	r16,r16,3228
8111514c:	2023883a 	mov	r17,r4
81115150:	2809883a 	mov	r4,r5
81115154:	dfc00215 	stw	ra,8(sp)
81115158:	80000015 	stw	zero,0(r16)
8111515c:	11185680 	call	81118568 <close>
81115160:	00ffffc4 	movi	r3,-1
81115164:	10c00526 	beq	r2,r3,8111517c <_close_r+0x44>
81115168:	dfc00217 	ldw	ra,8(sp)
8111516c:	dc400117 	ldw	r17,4(sp)
81115170:	dc000017 	ldw	r16,0(sp)
81115174:	dec00304 	addi	sp,sp,12
81115178:	f800283a 	ret
8111517c:	80c00017 	ldw	r3,0(r16)
81115180:	183ff926 	beq	r3,zero,81115168 <__reset+0xfb0f5168>
81115184:	88c00015 	stw	r3,0(r17)
81115188:	003ff706 	br	81115168 <__reset+0xfb0f5168>

8111518c <_calloc_r>:
8111518c:	298b383a 	mul	r5,r5,r6
81115190:	defffe04 	addi	sp,sp,-8
81115194:	dfc00115 	stw	ra,4(sp)
81115198:	dc000015 	stw	r16,0(sp)
8111519c:	111122c0 	call	8111122c <_malloc_r>
811151a0:	10002926 	beq	r2,zero,81115248 <_calloc_r+0xbc>
811151a4:	11bfff17 	ldw	r6,-4(r2)
811151a8:	1021883a 	mov	r16,r2
811151ac:	00bfff04 	movi	r2,-4
811151b0:	308c703a 	and	r6,r6,r2
811151b4:	00c00904 	movi	r3,36
811151b8:	308d883a 	add	r6,r6,r2
811151bc:	19801636 	bltu	r3,r6,81115218 <_calloc_r+0x8c>
811151c0:	008004c4 	movi	r2,19
811151c4:	11800b2e 	bgeu	r2,r6,811151f4 <_calloc_r+0x68>
811151c8:	80000015 	stw	zero,0(r16)
811151cc:	80000115 	stw	zero,4(r16)
811151d0:	008006c4 	movi	r2,27
811151d4:	11801a2e 	bgeu	r2,r6,81115240 <_calloc_r+0xb4>
811151d8:	80000215 	stw	zero,8(r16)
811151dc:	80000315 	stw	zero,12(r16)
811151e0:	30c0151e 	bne	r6,r3,81115238 <_calloc_r+0xac>
811151e4:	80000415 	stw	zero,16(r16)
811151e8:	80800604 	addi	r2,r16,24
811151ec:	80000515 	stw	zero,20(r16)
811151f0:	00000106 	br	811151f8 <_calloc_r+0x6c>
811151f4:	8005883a 	mov	r2,r16
811151f8:	10000015 	stw	zero,0(r2)
811151fc:	10000115 	stw	zero,4(r2)
81115200:	10000215 	stw	zero,8(r2)
81115204:	8005883a 	mov	r2,r16
81115208:	dfc00117 	ldw	ra,4(sp)
8111520c:	dc000017 	ldw	r16,0(sp)
81115210:	dec00204 	addi	sp,sp,8
81115214:	f800283a 	ret
81115218:	000b883a 	mov	r5,zero
8111521c:	8009883a 	mov	r4,r16
81115220:	1111c780 	call	81111c78 <memset>
81115224:	8005883a 	mov	r2,r16
81115228:	dfc00117 	ldw	ra,4(sp)
8111522c:	dc000017 	ldw	r16,0(sp)
81115230:	dec00204 	addi	sp,sp,8
81115234:	f800283a 	ret
81115238:	80800404 	addi	r2,r16,16
8111523c:	003fee06 	br	811151f8 <__reset+0xfb0f51f8>
81115240:	80800204 	addi	r2,r16,8
81115244:	003fec06 	br	811151f8 <__reset+0xfb0f51f8>
81115248:	0005883a 	mov	r2,zero
8111524c:	003fee06 	br	81115208 <__reset+0xfb0f5208>

81115250 <_fclose_r>:
81115250:	28003926 	beq	r5,zero,81115338 <_fclose_r+0xe8>
81115254:	defffc04 	addi	sp,sp,-16
81115258:	dc400115 	stw	r17,4(sp)
8111525c:	dc000015 	stw	r16,0(sp)
81115260:	dfc00315 	stw	ra,12(sp)
81115264:	dc800215 	stw	r18,8(sp)
81115268:	2023883a 	mov	r17,r4
8111526c:	2821883a 	mov	r16,r5
81115270:	20000226 	beq	r4,zero,8111527c <_fclose_r+0x2c>
81115274:	20800e17 	ldw	r2,56(r4)
81115278:	10002726 	beq	r2,zero,81115318 <_fclose_r+0xc8>
8111527c:	8080030f 	ldh	r2,12(r16)
81115280:	1000071e 	bne	r2,zero,811152a0 <_fclose_r+0x50>
81115284:	0005883a 	mov	r2,zero
81115288:	dfc00317 	ldw	ra,12(sp)
8111528c:	dc800217 	ldw	r18,8(sp)
81115290:	dc400117 	ldw	r17,4(sp)
81115294:	dc000017 	ldw	r16,0(sp)
81115298:	dec00404 	addi	sp,sp,16
8111529c:	f800283a 	ret
811152a0:	800b883a 	mov	r5,r16
811152a4:	8809883a 	mov	r4,r17
811152a8:	110fed40 	call	8110fed4 <__sflush_r>
811152ac:	1025883a 	mov	r18,r2
811152b0:	80800b17 	ldw	r2,44(r16)
811152b4:	10000426 	beq	r2,zero,811152c8 <_fclose_r+0x78>
811152b8:	81400717 	ldw	r5,28(r16)
811152bc:	8809883a 	mov	r4,r17
811152c0:	103ee83a 	callr	r2
811152c4:	10001616 	blt	r2,zero,81115320 <_fclose_r+0xd0>
811152c8:	8080030b 	ldhu	r2,12(r16)
811152cc:	1080200c 	andi	r2,r2,128
811152d0:	1000151e 	bne	r2,zero,81115328 <_fclose_r+0xd8>
811152d4:	81400c17 	ldw	r5,48(r16)
811152d8:	28000526 	beq	r5,zero,811152f0 <_fclose_r+0xa0>
811152dc:	80801004 	addi	r2,r16,64
811152e0:	28800226 	beq	r5,r2,811152ec <_fclose_r+0x9c>
811152e4:	8809883a 	mov	r4,r17
811152e8:	11106400 	call	81110640 <_free_r>
811152ec:	80000c15 	stw	zero,48(r16)
811152f0:	81401117 	ldw	r5,68(r16)
811152f4:	28000326 	beq	r5,zero,81115304 <_fclose_r+0xb4>
811152f8:	8809883a 	mov	r4,r17
811152fc:	11106400 	call	81110640 <_free_r>
81115300:	80001115 	stw	zero,68(r16)
81115304:	11104dc0 	call	811104dc <__sfp_lock_acquire>
81115308:	8000030d 	sth	zero,12(r16)
8111530c:	11104e00 	call	811104e0 <__sfp_lock_release>
81115310:	9005883a 	mov	r2,r18
81115314:	003fdc06 	br	81115288 <__reset+0xfb0f5288>
81115318:	11104cc0 	call	811104cc <__sinit>
8111531c:	003fd706 	br	8111527c <__reset+0xfb0f527c>
81115320:	04bfffc4 	movi	r18,-1
81115324:	003fe806 	br	811152c8 <__reset+0xfb0f52c8>
81115328:	81400417 	ldw	r5,16(r16)
8111532c:	8809883a 	mov	r4,r17
81115330:	11106400 	call	81110640 <_free_r>
81115334:	003fe706 	br	811152d4 <__reset+0xfb0f52d4>
81115338:	0005883a 	mov	r2,zero
8111533c:	f800283a 	ret

81115340 <fclose>:
81115340:	00a044b4 	movhi	r2,33042
81115344:	1082ef04 	addi	r2,r2,3004
81115348:	200b883a 	mov	r5,r4
8111534c:	11000017 	ldw	r4,0(r2)
81115350:	11152501 	jmpi	81115250 <_fclose_r>

81115354 <__fputwc>:
81115354:	defff804 	addi	sp,sp,-32
81115358:	dcc00415 	stw	r19,16(sp)
8111535c:	dc800315 	stw	r18,12(sp)
81115360:	dc000115 	stw	r16,4(sp)
81115364:	dfc00715 	stw	ra,28(sp)
81115368:	dd400615 	stw	r21,24(sp)
8111536c:	dd000515 	stw	r20,20(sp)
81115370:	dc400215 	stw	r17,8(sp)
81115374:	2027883a 	mov	r19,r4
81115378:	2825883a 	mov	r18,r5
8111537c:	3021883a 	mov	r16,r6
81115380:	111101c0 	call	8111101c <__locale_mb_cur_max>
81115384:	00c00044 	movi	r3,1
81115388:	10c03e26 	beq	r2,r3,81115484 <__fputwc+0x130>
8111538c:	81c01704 	addi	r7,r16,92
81115390:	900d883a 	mov	r6,r18
81115394:	d80b883a 	mov	r5,sp
81115398:	9809883a 	mov	r4,r19
8111539c:	11156cc0 	call	811156cc <_wcrtomb_r>
811153a0:	1029883a 	mov	r20,r2
811153a4:	00bfffc4 	movi	r2,-1
811153a8:	a0802026 	beq	r20,r2,8111542c <__fputwc+0xd8>
811153ac:	d9400003 	ldbu	r5,0(sp)
811153b0:	a0001c26 	beq	r20,zero,81115424 <__fputwc+0xd0>
811153b4:	0023883a 	mov	r17,zero
811153b8:	05400284 	movi	r21,10
811153bc:	00000906 	br	811153e4 <__fputwc+0x90>
811153c0:	80800017 	ldw	r2,0(r16)
811153c4:	11400005 	stb	r5,0(r2)
811153c8:	80c00017 	ldw	r3,0(r16)
811153cc:	18c00044 	addi	r3,r3,1
811153d0:	80c00015 	stw	r3,0(r16)
811153d4:	8c400044 	addi	r17,r17,1
811153d8:	dc45883a 	add	r2,sp,r17
811153dc:	8d00112e 	bgeu	r17,r20,81115424 <__fputwc+0xd0>
811153e0:	11400003 	ldbu	r5,0(r2)
811153e4:	80c00217 	ldw	r3,8(r16)
811153e8:	18ffffc4 	addi	r3,r3,-1
811153ec:	80c00215 	stw	r3,8(r16)
811153f0:	183ff30e 	bge	r3,zero,811153c0 <__reset+0xfb0f53c0>
811153f4:	80800617 	ldw	r2,24(r16)
811153f8:	18801916 	blt	r3,r2,81115460 <__fputwc+0x10c>
811153fc:	80800017 	ldw	r2,0(r16)
81115400:	11400005 	stb	r5,0(r2)
81115404:	80800017 	ldw	r2,0(r16)
81115408:	10c00003 	ldbu	r3,0(r2)
8111540c:	10800044 	addi	r2,r2,1
81115410:	1d402326 	beq	r3,r21,811154a0 <__fputwc+0x14c>
81115414:	80800015 	stw	r2,0(r16)
81115418:	8c400044 	addi	r17,r17,1
8111541c:	dc45883a 	add	r2,sp,r17
81115420:	8d3fef36 	bltu	r17,r20,811153e0 <__reset+0xfb0f53e0>
81115424:	9005883a 	mov	r2,r18
81115428:	00000406 	br	8111543c <__fputwc+0xe8>
8111542c:	80c0030b 	ldhu	r3,12(r16)
81115430:	a005883a 	mov	r2,r20
81115434:	18c01014 	ori	r3,r3,64
81115438:	80c0030d 	sth	r3,12(r16)
8111543c:	dfc00717 	ldw	ra,28(sp)
81115440:	dd400617 	ldw	r21,24(sp)
81115444:	dd000517 	ldw	r20,20(sp)
81115448:	dcc00417 	ldw	r19,16(sp)
8111544c:	dc800317 	ldw	r18,12(sp)
81115450:	dc400217 	ldw	r17,8(sp)
81115454:	dc000117 	ldw	r16,4(sp)
81115458:	dec00804 	addi	sp,sp,32
8111545c:	f800283a 	ret
81115460:	800d883a 	mov	r6,r16
81115464:	29403fcc 	andi	r5,r5,255
81115468:	9809883a 	mov	r4,r19
8111546c:	1114f800 	call	81114f80 <__swbuf_r>
81115470:	10bfffe0 	cmpeqi	r2,r2,-1
81115474:	10803fcc 	andi	r2,r2,255
81115478:	103fd626 	beq	r2,zero,811153d4 <__reset+0xfb0f53d4>
8111547c:	00bfffc4 	movi	r2,-1
81115480:	003fee06 	br	8111543c <__reset+0xfb0f543c>
81115484:	90ffffc4 	addi	r3,r18,-1
81115488:	01003f84 	movi	r4,254
8111548c:	20ffbf36 	bltu	r4,r3,8111538c <__reset+0xfb0f538c>
81115490:	900b883a 	mov	r5,r18
81115494:	dc800005 	stb	r18,0(sp)
81115498:	1029883a 	mov	r20,r2
8111549c:	003fc506 	br	811153b4 <__reset+0xfb0f53b4>
811154a0:	800d883a 	mov	r6,r16
811154a4:	a80b883a 	mov	r5,r21
811154a8:	9809883a 	mov	r4,r19
811154ac:	1114f800 	call	81114f80 <__swbuf_r>
811154b0:	10bfffe0 	cmpeqi	r2,r2,-1
811154b4:	003fef06 	br	81115474 <__reset+0xfb0f5474>

811154b8 <_fputwc_r>:
811154b8:	3080030b 	ldhu	r2,12(r6)
811154bc:	10c8000c 	andi	r3,r2,8192
811154c0:	1800051e 	bne	r3,zero,811154d8 <_fputwc_r+0x20>
811154c4:	30c01917 	ldw	r3,100(r6)
811154c8:	10880014 	ori	r2,r2,8192
811154cc:	3080030d 	sth	r2,12(r6)
811154d0:	18880014 	ori	r2,r3,8192
811154d4:	30801915 	stw	r2,100(r6)
811154d8:	11153541 	jmpi	81115354 <__fputwc>

811154dc <fputwc>:
811154dc:	00a044b4 	movhi	r2,33042
811154e0:	defffc04 	addi	sp,sp,-16
811154e4:	1082ef04 	addi	r2,r2,3004
811154e8:	dc000115 	stw	r16,4(sp)
811154ec:	14000017 	ldw	r16,0(r2)
811154f0:	dc400215 	stw	r17,8(sp)
811154f4:	dfc00315 	stw	ra,12(sp)
811154f8:	2023883a 	mov	r17,r4
811154fc:	80000226 	beq	r16,zero,81115508 <fputwc+0x2c>
81115500:	80800e17 	ldw	r2,56(r16)
81115504:	10001026 	beq	r2,zero,81115548 <fputwc+0x6c>
81115508:	2880030b 	ldhu	r2,12(r5)
8111550c:	10c8000c 	andi	r3,r2,8192
81115510:	1800051e 	bne	r3,zero,81115528 <fputwc+0x4c>
81115514:	28c01917 	ldw	r3,100(r5)
81115518:	10880014 	ori	r2,r2,8192
8111551c:	2880030d 	sth	r2,12(r5)
81115520:	18880014 	ori	r2,r3,8192
81115524:	28801915 	stw	r2,100(r5)
81115528:	280d883a 	mov	r6,r5
8111552c:	8009883a 	mov	r4,r16
81115530:	880b883a 	mov	r5,r17
81115534:	dfc00317 	ldw	ra,12(sp)
81115538:	dc400217 	ldw	r17,8(sp)
8111553c:	dc000117 	ldw	r16,4(sp)
81115540:	dec00404 	addi	sp,sp,16
81115544:	11153541 	jmpi	81115354 <__fputwc>
81115548:	8009883a 	mov	r4,r16
8111554c:	d9400015 	stw	r5,0(sp)
81115550:	11104cc0 	call	811104cc <__sinit>
81115554:	d9400017 	ldw	r5,0(sp)
81115558:	003feb06 	br	81115508 <__reset+0xfb0f5508>

8111555c <_fstat_r>:
8111555c:	defffd04 	addi	sp,sp,-12
81115560:	2805883a 	mov	r2,r5
81115564:	dc000015 	stw	r16,0(sp)
81115568:	042044b4 	movhi	r16,33042
8111556c:	dc400115 	stw	r17,4(sp)
81115570:	84032704 	addi	r16,r16,3228
81115574:	2023883a 	mov	r17,r4
81115578:	300b883a 	mov	r5,r6
8111557c:	1009883a 	mov	r4,r2
81115580:	dfc00215 	stw	ra,8(sp)
81115584:	80000015 	stw	zero,0(r16)
81115588:	11186c00 	call	811186c0 <fstat>
8111558c:	00ffffc4 	movi	r3,-1
81115590:	10c00526 	beq	r2,r3,811155a8 <_fstat_r+0x4c>
81115594:	dfc00217 	ldw	ra,8(sp)
81115598:	dc400117 	ldw	r17,4(sp)
8111559c:	dc000017 	ldw	r16,0(sp)
811155a0:	dec00304 	addi	sp,sp,12
811155a4:	f800283a 	ret
811155a8:	80c00017 	ldw	r3,0(r16)
811155ac:	183ff926 	beq	r3,zero,81115594 <__reset+0xfb0f5594>
811155b0:	88c00015 	stw	r3,0(r17)
811155b4:	003ff706 	br	81115594 <__reset+0xfb0f5594>

811155b8 <_isatty_r>:
811155b8:	defffd04 	addi	sp,sp,-12
811155bc:	dc000015 	stw	r16,0(sp)
811155c0:	042044b4 	movhi	r16,33042
811155c4:	dc400115 	stw	r17,4(sp)
811155c8:	84032704 	addi	r16,r16,3228
811155cc:	2023883a 	mov	r17,r4
811155d0:	2809883a 	mov	r4,r5
811155d4:	dfc00215 	stw	ra,8(sp)
811155d8:	80000015 	stw	zero,0(r16)
811155dc:	111892c0 	call	8111892c <isatty>
811155e0:	00ffffc4 	movi	r3,-1
811155e4:	10c00526 	beq	r2,r3,811155fc <_isatty_r+0x44>
811155e8:	dfc00217 	ldw	ra,8(sp)
811155ec:	dc400117 	ldw	r17,4(sp)
811155f0:	dc000017 	ldw	r16,0(sp)
811155f4:	dec00304 	addi	sp,sp,12
811155f8:	f800283a 	ret
811155fc:	80c00017 	ldw	r3,0(r16)
81115600:	183ff926 	beq	r3,zero,811155e8 <__reset+0xfb0f55e8>
81115604:	88c00015 	stw	r3,0(r17)
81115608:	003ff706 	br	811155e8 <__reset+0xfb0f55e8>

8111560c <_lseek_r>:
8111560c:	defffd04 	addi	sp,sp,-12
81115610:	2805883a 	mov	r2,r5
81115614:	dc000015 	stw	r16,0(sp)
81115618:	042044b4 	movhi	r16,33042
8111561c:	dc400115 	stw	r17,4(sp)
81115620:	300b883a 	mov	r5,r6
81115624:	84032704 	addi	r16,r16,3228
81115628:	2023883a 	mov	r17,r4
8111562c:	380d883a 	mov	r6,r7
81115630:	1009883a 	mov	r4,r2
81115634:	dfc00215 	stw	ra,8(sp)
81115638:	80000015 	stw	zero,0(r16)
8111563c:	1118a0c0 	call	81118a0c <lseek>
81115640:	00ffffc4 	movi	r3,-1
81115644:	10c00526 	beq	r2,r3,8111565c <_lseek_r+0x50>
81115648:	dfc00217 	ldw	ra,8(sp)
8111564c:	dc400117 	ldw	r17,4(sp)
81115650:	dc000017 	ldw	r16,0(sp)
81115654:	dec00304 	addi	sp,sp,12
81115658:	f800283a 	ret
8111565c:	80c00017 	ldw	r3,0(r16)
81115660:	183ff926 	beq	r3,zero,81115648 <__reset+0xfb0f5648>
81115664:	88c00015 	stw	r3,0(r17)
81115668:	003ff706 	br	81115648 <__reset+0xfb0f5648>

8111566c <_read_r>:
8111566c:	defffd04 	addi	sp,sp,-12
81115670:	2805883a 	mov	r2,r5
81115674:	dc000015 	stw	r16,0(sp)
81115678:	042044b4 	movhi	r16,33042
8111567c:	dc400115 	stw	r17,4(sp)
81115680:	300b883a 	mov	r5,r6
81115684:	84032704 	addi	r16,r16,3228
81115688:	2023883a 	mov	r17,r4
8111568c:	380d883a 	mov	r6,r7
81115690:	1009883a 	mov	r4,r2
81115694:	dfc00215 	stw	ra,8(sp)
81115698:	80000015 	stw	zero,0(r16)
8111569c:	1118e480 	call	81118e48 <read>
811156a0:	00ffffc4 	movi	r3,-1
811156a4:	10c00526 	beq	r2,r3,811156bc <_read_r+0x50>
811156a8:	dfc00217 	ldw	ra,8(sp)
811156ac:	dc400117 	ldw	r17,4(sp)
811156b0:	dc000017 	ldw	r16,0(sp)
811156b4:	dec00304 	addi	sp,sp,12
811156b8:	f800283a 	ret
811156bc:	80c00017 	ldw	r3,0(r16)
811156c0:	183ff926 	beq	r3,zero,811156a8 <__reset+0xfb0f56a8>
811156c4:	88c00015 	stw	r3,0(r17)
811156c8:	003ff706 	br	811156a8 <__reset+0xfb0f56a8>

811156cc <_wcrtomb_r>:
811156cc:	defff604 	addi	sp,sp,-40
811156d0:	00a044b4 	movhi	r2,33042
811156d4:	dc800815 	stw	r18,32(sp)
811156d8:	dc400715 	stw	r17,28(sp)
811156dc:	dc000615 	stw	r16,24(sp)
811156e0:	1082f304 	addi	r2,r2,3020
811156e4:	dfc00915 	stw	ra,36(sp)
811156e8:	2021883a 	mov	r16,r4
811156ec:	3823883a 	mov	r17,r7
811156f0:	14800017 	ldw	r18,0(r2)
811156f4:	28001426 	beq	r5,zero,81115748 <_wcrtomb_r+0x7c>
811156f8:	d9400415 	stw	r5,16(sp)
811156fc:	d9800515 	stw	r6,20(sp)
81115700:	11110100 	call	81111010 <__locale_charset>
81115704:	d9800517 	ldw	r6,20(sp)
81115708:	d9400417 	ldw	r5,16(sp)
8111570c:	100f883a 	mov	r7,r2
81115710:	dc400015 	stw	r17,0(sp)
81115714:	8009883a 	mov	r4,r16
81115718:	903ee83a 	callr	r18
8111571c:	00ffffc4 	movi	r3,-1
81115720:	10c0031e 	bne	r2,r3,81115730 <_wcrtomb_r+0x64>
81115724:	88000015 	stw	zero,0(r17)
81115728:	00c02284 	movi	r3,138
8111572c:	80c00015 	stw	r3,0(r16)
81115730:	dfc00917 	ldw	ra,36(sp)
81115734:	dc800817 	ldw	r18,32(sp)
81115738:	dc400717 	ldw	r17,28(sp)
8111573c:	dc000617 	ldw	r16,24(sp)
81115740:	dec00a04 	addi	sp,sp,40
81115744:	f800283a 	ret
81115748:	11110100 	call	81111010 <__locale_charset>
8111574c:	100f883a 	mov	r7,r2
81115750:	dc400015 	stw	r17,0(sp)
81115754:	000d883a 	mov	r6,zero
81115758:	d9400104 	addi	r5,sp,4
8111575c:	8009883a 	mov	r4,r16
81115760:	903ee83a 	callr	r18
81115764:	003fed06 	br	8111571c <__reset+0xfb0f571c>

81115768 <wcrtomb>:
81115768:	defff604 	addi	sp,sp,-40
8111576c:	00a044b4 	movhi	r2,33042
81115770:	dc800615 	stw	r18,24(sp)
81115774:	dc400515 	stw	r17,20(sp)
81115778:	1082ef04 	addi	r2,r2,3004
8111577c:	dfc00915 	stw	ra,36(sp)
81115780:	dd000815 	stw	r20,32(sp)
81115784:	dcc00715 	stw	r19,28(sp)
81115788:	dc000415 	stw	r16,16(sp)
8111578c:	3025883a 	mov	r18,r6
81115790:	14400017 	ldw	r17,0(r2)
81115794:	20001926 	beq	r4,zero,811157fc <wcrtomb+0x94>
81115798:	00a044b4 	movhi	r2,33042
8111579c:	1082f304 	addi	r2,r2,3020
811157a0:	15000017 	ldw	r20,0(r2)
811157a4:	2021883a 	mov	r16,r4
811157a8:	2827883a 	mov	r19,r5
811157ac:	11110100 	call	81111010 <__locale_charset>
811157b0:	100f883a 	mov	r7,r2
811157b4:	dc800015 	stw	r18,0(sp)
811157b8:	980d883a 	mov	r6,r19
811157bc:	800b883a 	mov	r5,r16
811157c0:	8809883a 	mov	r4,r17
811157c4:	a03ee83a 	callr	r20
811157c8:	00ffffc4 	movi	r3,-1
811157cc:	10c0031e 	bne	r2,r3,811157dc <wcrtomb+0x74>
811157d0:	90000015 	stw	zero,0(r18)
811157d4:	00c02284 	movi	r3,138
811157d8:	88c00015 	stw	r3,0(r17)
811157dc:	dfc00917 	ldw	ra,36(sp)
811157e0:	dd000817 	ldw	r20,32(sp)
811157e4:	dcc00717 	ldw	r19,28(sp)
811157e8:	dc800617 	ldw	r18,24(sp)
811157ec:	dc400517 	ldw	r17,20(sp)
811157f0:	dc000417 	ldw	r16,16(sp)
811157f4:	dec00a04 	addi	sp,sp,40
811157f8:	f800283a 	ret
811157fc:	00a044b4 	movhi	r2,33042
81115800:	1082f304 	addi	r2,r2,3020
81115804:	14000017 	ldw	r16,0(r2)
81115808:	11110100 	call	81111010 <__locale_charset>
8111580c:	100f883a 	mov	r7,r2
81115810:	dc800015 	stw	r18,0(sp)
81115814:	000d883a 	mov	r6,zero
81115818:	d9400104 	addi	r5,sp,4
8111581c:	8809883a 	mov	r4,r17
81115820:	803ee83a 	callr	r16
81115824:	003fe806 	br	811157c8 <__reset+0xfb0f57c8>

81115828 <__ascii_wctomb>:
81115828:	28000526 	beq	r5,zero,81115840 <__ascii_wctomb+0x18>
8111582c:	00803fc4 	movi	r2,255
81115830:	11800536 	bltu	r2,r6,81115848 <__ascii_wctomb+0x20>
81115834:	29800005 	stb	r6,0(r5)
81115838:	00800044 	movi	r2,1
8111583c:	f800283a 	ret
81115840:	0005883a 	mov	r2,zero
81115844:	f800283a 	ret
81115848:	00802284 	movi	r2,138
8111584c:	20800015 	stw	r2,0(r4)
81115850:	00bfffc4 	movi	r2,-1
81115854:	f800283a 	ret

81115858 <_wctomb_r>:
81115858:	00a044b4 	movhi	r2,33042
8111585c:	defff904 	addi	sp,sp,-28
81115860:	1082f304 	addi	r2,r2,3020
81115864:	dfc00615 	stw	ra,24(sp)
81115868:	dc400515 	stw	r17,20(sp)
8111586c:	dc000415 	stw	r16,16(sp)
81115870:	3823883a 	mov	r17,r7
81115874:	14000017 	ldw	r16,0(r2)
81115878:	d9000115 	stw	r4,4(sp)
8111587c:	d9400215 	stw	r5,8(sp)
81115880:	d9800315 	stw	r6,12(sp)
81115884:	11110100 	call	81111010 <__locale_charset>
81115888:	d9800317 	ldw	r6,12(sp)
8111588c:	d9400217 	ldw	r5,8(sp)
81115890:	d9000117 	ldw	r4,4(sp)
81115894:	100f883a 	mov	r7,r2
81115898:	dc400015 	stw	r17,0(sp)
8111589c:	803ee83a 	callr	r16
811158a0:	dfc00617 	ldw	ra,24(sp)
811158a4:	dc400517 	ldw	r17,20(sp)
811158a8:	dc000417 	ldw	r16,16(sp)
811158ac:	dec00704 	addi	sp,sp,28
811158b0:	f800283a 	ret

811158b4 <__udivdi3>:
811158b4:	defff504 	addi	sp,sp,-44
811158b8:	dcc00415 	stw	r19,16(sp)
811158bc:	dc000115 	stw	r16,4(sp)
811158c0:	dfc00a15 	stw	ra,40(sp)
811158c4:	df000915 	stw	fp,36(sp)
811158c8:	ddc00815 	stw	r23,32(sp)
811158cc:	dd800715 	stw	r22,28(sp)
811158d0:	dd400615 	stw	r21,24(sp)
811158d4:	dd000515 	stw	r20,20(sp)
811158d8:	dc800315 	stw	r18,12(sp)
811158dc:	dc400215 	stw	r17,8(sp)
811158e0:	2027883a 	mov	r19,r4
811158e4:	2821883a 	mov	r16,r5
811158e8:	3800411e 	bne	r7,zero,811159f0 <__udivdi3+0x13c>
811158ec:	3023883a 	mov	r17,r6
811158f0:	2025883a 	mov	r18,r4
811158f4:	2980522e 	bgeu	r5,r6,81115a40 <__udivdi3+0x18c>
811158f8:	00bfffd4 	movui	r2,65535
811158fc:	282d883a 	mov	r22,r5
81115900:	1180a836 	bltu	r2,r6,81115ba4 <__udivdi3+0x2f0>
81115904:	00803fc4 	movi	r2,255
81115908:	1185803a 	cmpltu	r2,r2,r6
8111590c:	100490fa 	slli	r2,r2,3
81115910:	3086d83a 	srl	r3,r6,r2
81115914:	012044b4 	movhi	r4,33042
81115918:	213a72c4 	addi	r4,r4,-5685
8111591c:	20c7883a 	add	r3,r4,r3
81115920:	18c00003 	ldbu	r3,0(r3)
81115924:	1885883a 	add	r2,r3,r2
81115928:	00c00804 	movi	r3,32
8111592c:	1887c83a 	sub	r3,r3,r2
81115930:	18000526 	beq	r3,zero,81115948 <__udivdi3+0x94>
81115934:	80e0983a 	sll	r16,r16,r3
81115938:	9884d83a 	srl	r2,r19,r2
8111593c:	30e2983a 	sll	r17,r6,r3
81115940:	98e4983a 	sll	r18,r19,r3
81115944:	142cb03a 	or	r22,r2,r16
81115948:	882ad43a 	srli	r21,r17,16
8111594c:	b009883a 	mov	r4,r22
81115950:	8d3fffcc 	andi	r20,r17,65535
81115954:	a80b883a 	mov	r5,r21
81115958:	11164c00 	call	811164c0 <__umodsi3>
8111595c:	b009883a 	mov	r4,r22
81115960:	a80b883a 	mov	r5,r21
81115964:	1027883a 	mov	r19,r2
81115968:	111645c0 	call	8111645c <__udivsi3>
8111596c:	102d883a 	mov	r22,r2
81115970:	9826943a 	slli	r19,r19,16
81115974:	9004d43a 	srli	r2,r18,16
81115978:	a5a1383a 	mul	r16,r20,r22
8111597c:	14c4b03a 	or	r2,r2,r19
81115980:	1400052e 	bgeu	r2,r16,81115998 <__udivdi3+0xe4>
81115984:	1445883a 	add	r2,r2,r17
81115988:	b0ffffc4 	addi	r3,r22,-1
8111598c:	14400136 	bltu	r2,r17,81115994 <__udivdi3+0xe0>
81115990:	14012336 	bltu	r2,r16,81115e20 <__udivdi3+0x56c>
81115994:	182d883a 	mov	r22,r3
81115998:	1421c83a 	sub	r16,r2,r16
8111599c:	a80b883a 	mov	r5,r21
811159a0:	8009883a 	mov	r4,r16
811159a4:	11164c00 	call	811164c0 <__umodsi3>
811159a8:	1027883a 	mov	r19,r2
811159ac:	a80b883a 	mov	r5,r21
811159b0:	8009883a 	mov	r4,r16
811159b4:	111645c0 	call	8111645c <__udivsi3>
811159b8:	9826943a 	slli	r19,r19,16
811159bc:	a0a9383a 	mul	r20,r20,r2
811159c0:	94bfffcc 	andi	r18,r18,65535
811159c4:	94e4b03a 	or	r18,r18,r19
811159c8:	9500052e 	bgeu	r18,r20,811159e0 <__udivdi3+0x12c>
811159cc:	8ca5883a 	add	r18,r17,r18
811159d0:	10ffffc4 	addi	r3,r2,-1
811159d4:	9440f136 	bltu	r18,r17,81115d9c <__udivdi3+0x4e8>
811159d8:	9500f02e 	bgeu	r18,r20,81115d9c <__udivdi3+0x4e8>
811159dc:	10bfff84 	addi	r2,r2,-2
811159e0:	b00c943a 	slli	r6,r22,16
811159e4:	0007883a 	mov	r3,zero
811159e8:	3084b03a 	or	r2,r6,r2
811159ec:	00005906 	br	81115b54 <__udivdi3+0x2a0>
811159f0:	29c05636 	bltu	r5,r7,81115b4c <__udivdi3+0x298>
811159f4:	00bfffd4 	movui	r2,65535
811159f8:	11c0622e 	bgeu	r2,r7,81115b84 <__udivdi3+0x2d0>
811159fc:	00804034 	movhi	r2,256
81115a00:	10bfffc4 	addi	r2,r2,-1
81115a04:	11c0ee36 	bltu	r2,r7,81115dc0 <__udivdi3+0x50c>
81115a08:	00800404 	movi	r2,16
81115a0c:	3886d83a 	srl	r3,r7,r2
81115a10:	012044b4 	movhi	r4,33042
81115a14:	213a72c4 	addi	r4,r4,-5685
81115a18:	20c7883a 	add	r3,r4,r3
81115a1c:	18c00003 	ldbu	r3,0(r3)
81115a20:	05400804 	movi	r21,32
81115a24:	1885883a 	add	r2,r3,r2
81115a28:	a8abc83a 	sub	r21,r21,r2
81115a2c:	a800621e 	bne	r21,zero,81115bb8 <__udivdi3+0x304>
81115a30:	3c00e936 	bltu	r7,r16,81115dd8 <__udivdi3+0x524>
81115a34:	9985403a 	cmpgeu	r2,r19,r6
81115a38:	0007883a 	mov	r3,zero
81115a3c:	00004506 	br	81115b54 <__udivdi3+0x2a0>
81115a40:	3000041e 	bne	r6,zero,81115a54 <__udivdi3+0x1a0>
81115a44:	000b883a 	mov	r5,zero
81115a48:	01000044 	movi	r4,1
81115a4c:	111645c0 	call	8111645c <__udivsi3>
81115a50:	1023883a 	mov	r17,r2
81115a54:	00bfffd4 	movui	r2,65535
81115a58:	14404e2e 	bgeu	r2,r17,81115b94 <__udivdi3+0x2e0>
81115a5c:	00804034 	movhi	r2,256
81115a60:	10bfffc4 	addi	r2,r2,-1
81115a64:	1440d836 	bltu	r2,r17,81115dc8 <__udivdi3+0x514>
81115a68:	00800404 	movi	r2,16
81115a6c:	8886d83a 	srl	r3,r17,r2
81115a70:	012044b4 	movhi	r4,33042
81115a74:	213a72c4 	addi	r4,r4,-5685
81115a78:	20c7883a 	add	r3,r4,r3
81115a7c:	18c00003 	ldbu	r3,0(r3)
81115a80:	1885883a 	add	r2,r3,r2
81115a84:	00c00804 	movi	r3,32
81115a88:	1887c83a 	sub	r3,r3,r2
81115a8c:	18008f1e 	bne	r3,zero,81115ccc <__udivdi3+0x418>
81115a90:	882ad43a 	srli	r21,r17,16
81115a94:	8461c83a 	sub	r16,r16,r17
81115a98:	8d3fffcc 	andi	r20,r17,65535
81115a9c:	00c00044 	movi	r3,1
81115aa0:	8009883a 	mov	r4,r16
81115aa4:	a80b883a 	mov	r5,r21
81115aa8:	d8c00015 	stw	r3,0(sp)
81115aac:	11164c00 	call	811164c0 <__umodsi3>
81115ab0:	8009883a 	mov	r4,r16
81115ab4:	a80b883a 	mov	r5,r21
81115ab8:	1027883a 	mov	r19,r2
81115abc:	111645c0 	call	8111645c <__udivsi3>
81115ac0:	9826943a 	slli	r19,r19,16
81115ac4:	9008d43a 	srli	r4,r18,16
81115ac8:	1521383a 	mul	r16,r2,r20
81115acc:	102d883a 	mov	r22,r2
81115ad0:	24c8b03a 	or	r4,r4,r19
81115ad4:	d8c00017 	ldw	r3,0(sp)
81115ad8:	2400052e 	bgeu	r4,r16,81115af0 <__udivdi3+0x23c>
81115adc:	2449883a 	add	r4,r4,r17
81115ae0:	b0bfffc4 	addi	r2,r22,-1
81115ae4:	24400136 	bltu	r4,r17,81115aec <__udivdi3+0x238>
81115ae8:	2400ca36 	bltu	r4,r16,81115e14 <__udivdi3+0x560>
81115aec:	102d883a 	mov	r22,r2
81115af0:	2421c83a 	sub	r16,r4,r16
81115af4:	a80b883a 	mov	r5,r21
81115af8:	8009883a 	mov	r4,r16
81115afc:	d8c00015 	stw	r3,0(sp)
81115b00:	11164c00 	call	811164c0 <__umodsi3>
81115b04:	1027883a 	mov	r19,r2
81115b08:	a80b883a 	mov	r5,r21
81115b0c:	8009883a 	mov	r4,r16
81115b10:	111645c0 	call	8111645c <__udivsi3>
81115b14:	9826943a 	slli	r19,r19,16
81115b18:	1529383a 	mul	r20,r2,r20
81115b1c:	94bfffcc 	andi	r18,r18,65535
81115b20:	94e4b03a 	or	r18,r18,r19
81115b24:	d8c00017 	ldw	r3,0(sp)
81115b28:	9500052e 	bgeu	r18,r20,81115b40 <__udivdi3+0x28c>
81115b2c:	8ca5883a 	add	r18,r17,r18
81115b30:	113fffc4 	addi	r4,r2,-1
81115b34:	94409736 	bltu	r18,r17,81115d94 <__udivdi3+0x4e0>
81115b38:	9500962e 	bgeu	r18,r20,81115d94 <__udivdi3+0x4e0>
81115b3c:	10bfff84 	addi	r2,r2,-2
81115b40:	b00c943a 	slli	r6,r22,16
81115b44:	3084b03a 	or	r2,r6,r2
81115b48:	00000206 	br	81115b54 <__udivdi3+0x2a0>
81115b4c:	0007883a 	mov	r3,zero
81115b50:	0005883a 	mov	r2,zero
81115b54:	dfc00a17 	ldw	ra,40(sp)
81115b58:	df000917 	ldw	fp,36(sp)
81115b5c:	ddc00817 	ldw	r23,32(sp)
81115b60:	dd800717 	ldw	r22,28(sp)
81115b64:	dd400617 	ldw	r21,24(sp)
81115b68:	dd000517 	ldw	r20,20(sp)
81115b6c:	dcc00417 	ldw	r19,16(sp)
81115b70:	dc800317 	ldw	r18,12(sp)
81115b74:	dc400217 	ldw	r17,8(sp)
81115b78:	dc000117 	ldw	r16,4(sp)
81115b7c:	dec00b04 	addi	sp,sp,44
81115b80:	f800283a 	ret
81115b84:	00803fc4 	movi	r2,255
81115b88:	11c5803a 	cmpltu	r2,r2,r7
81115b8c:	100490fa 	slli	r2,r2,3
81115b90:	003f9e06 	br	81115a0c <__reset+0xfb0f5a0c>
81115b94:	00803fc4 	movi	r2,255
81115b98:	1445803a 	cmpltu	r2,r2,r17
81115b9c:	100490fa 	slli	r2,r2,3
81115ba0:	003fb206 	br	81115a6c <__reset+0xfb0f5a6c>
81115ba4:	00804034 	movhi	r2,256
81115ba8:	10bfffc4 	addi	r2,r2,-1
81115bac:	11808836 	bltu	r2,r6,81115dd0 <__udivdi3+0x51c>
81115bb0:	00800404 	movi	r2,16
81115bb4:	003f5606 	br	81115910 <__reset+0xfb0f5910>
81115bb8:	30aed83a 	srl	r23,r6,r2
81115bbc:	3d4e983a 	sll	r7,r7,r21
81115bc0:	80acd83a 	srl	r22,r16,r2
81115bc4:	9884d83a 	srl	r2,r19,r2
81115bc8:	3deeb03a 	or	r23,r7,r23
81115bcc:	b824d43a 	srli	r18,r23,16
81115bd0:	8560983a 	sll	r16,r16,r21
81115bd4:	b009883a 	mov	r4,r22
81115bd8:	900b883a 	mov	r5,r18
81115bdc:	3568983a 	sll	r20,r6,r21
81115be0:	1420b03a 	or	r16,r2,r16
81115be4:	11164c00 	call	811164c0 <__umodsi3>
81115be8:	b009883a 	mov	r4,r22
81115bec:	900b883a 	mov	r5,r18
81115bf0:	1023883a 	mov	r17,r2
81115bf4:	111645c0 	call	8111645c <__udivsi3>
81115bf8:	8808943a 	slli	r4,r17,16
81115bfc:	bf3fffcc 	andi	fp,r23,65535
81115c00:	8006d43a 	srli	r3,r16,16
81115c04:	e0a3383a 	mul	r17,fp,r2
81115c08:	100d883a 	mov	r6,r2
81115c0c:	1906b03a 	or	r3,r3,r4
81115c10:	1c40042e 	bgeu	r3,r17,81115c24 <__udivdi3+0x370>
81115c14:	1dc7883a 	add	r3,r3,r23
81115c18:	10bfffc4 	addi	r2,r2,-1
81115c1c:	1dc0752e 	bgeu	r3,r23,81115df4 <__udivdi3+0x540>
81115c20:	100d883a 	mov	r6,r2
81115c24:	1c63c83a 	sub	r17,r3,r17
81115c28:	900b883a 	mov	r5,r18
81115c2c:	8809883a 	mov	r4,r17
81115c30:	d9800015 	stw	r6,0(sp)
81115c34:	11164c00 	call	811164c0 <__umodsi3>
81115c38:	102d883a 	mov	r22,r2
81115c3c:	8809883a 	mov	r4,r17
81115c40:	900b883a 	mov	r5,r18
81115c44:	111645c0 	call	8111645c <__udivsi3>
81115c48:	b02c943a 	slli	r22,r22,16
81115c4c:	e089383a 	mul	r4,fp,r2
81115c50:	843fffcc 	andi	r16,r16,65535
81115c54:	85a0b03a 	or	r16,r16,r22
81115c58:	d9800017 	ldw	r6,0(sp)
81115c5c:	8100042e 	bgeu	r16,r4,81115c70 <__udivdi3+0x3bc>
81115c60:	85e1883a 	add	r16,r16,r23
81115c64:	10ffffc4 	addi	r3,r2,-1
81115c68:	85c05e2e 	bgeu	r16,r23,81115de4 <__udivdi3+0x530>
81115c6c:	1805883a 	mov	r2,r3
81115c70:	300c943a 	slli	r6,r6,16
81115c74:	a17fffcc 	andi	r5,r20,65535
81115c78:	a028d43a 	srli	r20,r20,16
81115c7c:	3084b03a 	or	r2,r6,r2
81115c80:	10ffffcc 	andi	r3,r2,65535
81115c84:	100cd43a 	srli	r6,r2,16
81115c88:	194f383a 	mul	r7,r3,r5
81115c8c:	1d07383a 	mul	r3,r3,r20
81115c90:	314b383a 	mul	r5,r6,r5
81115c94:	3810d43a 	srli	r8,r7,16
81115c98:	8121c83a 	sub	r16,r16,r4
81115c9c:	1947883a 	add	r3,r3,r5
81115ca0:	40c7883a 	add	r3,r8,r3
81115ca4:	350d383a 	mul	r6,r6,r20
81115ca8:	1940022e 	bgeu	r3,r5,81115cb4 <__udivdi3+0x400>
81115cac:	01000074 	movhi	r4,1
81115cb0:	310d883a 	add	r6,r6,r4
81115cb4:	1828d43a 	srli	r20,r3,16
81115cb8:	a18d883a 	add	r6,r20,r6
81115cbc:	81803e36 	bltu	r16,r6,81115db8 <__udivdi3+0x504>
81115cc0:	81803826 	beq	r16,r6,81115da4 <__udivdi3+0x4f0>
81115cc4:	0007883a 	mov	r3,zero
81115cc8:	003fa206 	br	81115b54 <__reset+0xfb0f5b54>
81115ccc:	88e2983a 	sll	r17,r17,r3
81115cd0:	80a8d83a 	srl	r20,r16,r2
81115cd4:	80e0983a 	sll	r16,r16,r3
81115cd8:	882ad43a 	srli	r21,r17,16
81115cdc:	9884d83a 	srl	r2,r19,r2
81115ce0:	a009883a 	mov	r4,r20
81115ce4:	a80b883a 	mov	r5,r21
81115ce8:	142eb03a 	or	r23,r2,r16
81115cec:	98e4983a 	sll	r18,r19,r3
81115cf0:	11164c00 	call	811164c0 <__umodsi3>
81115cf4:	a009883a 	mov	r4,r20
81115cf8:	a80b883a 	mov	r5,r21
81115cfc:	1021883a 	mov	r16,r2
81115d00:	111645c0 	call	8111645c <__udivsi3>
81115d04:	1039883a 	mov	fp,r2
81115d08:	8d3fffcc 	andi	r20,r17,65535
81115d0c:	8020943a 	slli	r16,r16,16
81115d10:	b804d43a 	srli	r2,r23,16
81115d14:	a72d383a 	mul	r22,r20,fp
81115d18:	1404b03a 	or	r2,r2,r16
81115d1c:	1580062e 	bgeu	r2,r22,81115d38 <__udivdi3+0x484>
81115d20:	1445883a 	add	r2,r2,r17
81115d24:	e0ffffc4 	addi	r3,fp,-1
81115d28:	14403836 	bltu	r2,r17,81115e0c <__udivdi3+0x558>
81115d2c:	1580372e 	bgeu	r2,r22,81115e0c <__udivdi3+0x558>
81115d30:	e73fff84 	addi	fp,fp,-2
81115d34:	1445883a 	add	r2,r2,r17
81115d38:	15adc83a 	sub	r22,r2,r22
81115d3c:	a80b883a 	mov	r5,r21
81115d40:	b009883a 	mov	r4,r22
81115d44:	11164c00 	call	811164c0 <__umodsi3>
81115d48:	1027883a 	mov	r19,r2
81115d4c:	b009883a 	mov	r4,r22
81115d50:	a80b883a 	mov	r5,r21
81115d54:	111645c0 	call	8111645c <__udivsi3>
81115d58:	9826943a 	slli	r19,r19,16
81115d5c:	a0a1383a 	mul	r16,r20,r2
81115d60:	b93fffcc 	andi	r4,r23,65535
81115d64:	24c8b03a 	or	r4,r4,r19
81115d68:	2400062e 	bgeu	r4,r16,81115d84 <__udivdi3+0x4d0>
81115d6c:	2449883a 	add	r4,r4,r17
81115d70:	10ffffc4 	addi	r3,r2,-1
81115d74:	24402336 	bltu	r4,r17,81115e04 <__udivdi3+0x550>
81115d78:	2400222e 	bgeu	r4,r16,81115e04 <__udivdi3+0x550>
81115d7c:	10bfff84 	addi	r2,r2,-2
81115d80:	2449883a 	add	r4,r4,r17
81115d84:	e038943a 	slli	fp,fp,16
81115d88:	2421c83a 	sub	r16,r4,r16
81115d8c:	e086b03a 	or	r3,fp,r2
81115d90:	003f4306 	br	81115aa0 <__reset+0xfb0f5aa0>
81115d94:	2005883a 	mov	r2,r4
81115d98:	003f6906 	br	81115b40 <__reset+0xfb0f5b40>
81115d9c:	1805883a 	mov	r2,r3
81115da0:	003f0f06 	br	811159e0 <__reset+0xfb0f59e0>
81115da4:	1806943a 	slli	r3,r3,16
81115da8:	9d66983a 	sll	r19,r19,r21
81115dac:	39ffffcc 	andi	r7,r7,65535
81115db0:	19c7883a 	add	r3,r3,r7
81115db4:	98ffc32e 	bgeu	r19,r3,81115cc4 <__reset+0xfb0f5cc4>
81115db8:	10bfffc4 	addi	r2,r2,-1
81115dbc:	003fc106 	br	81115cc4 <__reset+0xfb0f5cc4>
81115dc0:	00800604 	movi	r2,24
81115dc4:	003f1106 	br	81115a0c <__reset+0xfb0f5a0c>
81115dc8:	00800604 	movi	r2,24
81115dcc:	003f2706 	br	81115a6c <__reset+0xfb0f5a6c>
81115dd0:	00800604 	movi	r2,24
81115dd4:	003ece06 	br	81115910 <__reset+0xfb0f5910>
81115dd8:	0007883a 	mov	r3,zero
81115ddc:	00800044 	movi	r2,1
81115de0:	003f5c06 	br	81115b54 <__reset+0xfb0f5b54>
81115de4:	813fa12e 	bgeu	r16,r4,81115c6c <__reset+0xfb0f5c6c>
81115de8:	10bfff84 	addi	r2,r2,-2
81115dec:	85e1883a 	add	r16,r16,r23
81115df0:	003f9f06 	br	81115c70 <__reset+0xfb0f5c70>
81115df4:	1c7f8a2e 	bgeu	r3,r17,81115c20 <__reset+0xfb0f5c20>
81115df8:	31bfff84 	addi	r6,r6,-2
81115dfc:	1dc7883a 	add	r3,r3,r23
81115e00:	003f8806 	br	81115c24 <__reset+0xfb0f5c24>
81115e04:	1805883a 	mov	r2,r3
81115e08:	003fde06 	br	81115d84 <__reset+0xfb0f5d84>
81115e0c:	1839883a 	mov	fp,r3
81115e10:	003fc906 	br	81115d38 <__reset+0xfb0f5d38>
81115e14:	b5bfff84 	addi	r22,r22,-2
81115e18:	2449883a 	add	r4,r4,r17
81115e1c:	003f3406 	br	81115af0 <__reset+0xfb0f5af0>
81115e20:	b5bfff84 	addi	r22,r22,-2
81115e24:	1445883a 	add	r2,r2,r17
81115e28:	003edb06 	br	81115998 <__reset+0xfb0f5998>

81115e2c <__umoddi3>:
81115e2c:	defff404 	addi	sp,sp,-48
81115e30:	df000a15 	stw	fp,40(sp)
81115e34:	dc400315 	stw	r17,12(sp)
81115e38:	dc000215 	stw	r16,8(sp)
81115e3c:	dfc00b15 	stw	ra,44(sp)
81115e40:	ddc00915 	stw	r23,36(sp)
81115e44:	dd800815 	stw	r22,32(sp)
81115e48:	dd400715 	stw	r21,28(sp)
81115e4c:	dd000615 	stw	r20,24(sp)
81115e50:	dcc00515 	stw	r19,20(sp)
81115e54:	dc800415 	stw	r18,16(sp)
81115e58:	2021883a 	mov	r16,r4
81115e5c:	2823883a 	mov	r17,r5
81115e60:	2839883a 	mov	fp,r5
81115e64:	38003c1e 	bne	r7,zero,81115f58 <__umoddi3+0x12c>
81115e68:	3027883a 	mov	r19,r6
81115e6c:	2029883a 	mov	r20,r4
81115e70:	2980512e 	bgeu	r5,r6,81115fb8 <__umoddi3+0x18c>
81115e74:	00bfffd4 	movui	r2,65535
81115e78:	11809a36 	bltu	r2,r6,811160e4 <__umoddi3+0x2b8>
81115e7c:	01003fc4 	movi	r4,255
81115e80:	2189803a 	cmpltu	r4,r4,r6
81115e84:	200890fa 	slli	r4,r4,3
81115e88:	3104d83a 	srl	r2,r6,r4
81115e8c:	00e044b4 	movhi	r3,33042
81115e90:	18fa72c4 	addi	r3,r3,-5685
81115e94:	1885883a 	add	r2,r3,r2
81115e98:	10c00003 	ldbu	r3,0(r2)
81115e9c:	00800804 	movi	r2,32
81115ea0:	1909883a 	add	r4,r3,r4
81115ea4:	1125c83a 	sub	r18,r2,r4
81115ea8:	90000526 	beq	r18,zero,81115ec0 <__umoddi3+0x94>
81115eac:	8ca2983a 	sll	r17,r17,r18
81115eb0:	8108d83a 	srl	r4,r16,r4
81115eb4:	34a6983a 	sll	r19,r6,r18
81115eb8:	84a8983a 	sll	r20,r16,r18
81115ebc:	2478b03a 	or	fp,r4,r17
81115ec0:	982ed43a 	srli	r23,r19,16
81115ec4:	e009883a 	mov	r4,fp
81115ec8:	9dbfffcc 	andi	r22,r19,65535
81115ecc:	b80b883a 	mov	r5,r23
81115ed0:	11164c00 	call	811164c0 <__umodsi3>
81115ed4:	e009883a 	mov	r4,fp
81115ed8:	b80b883a 	mov	r5,r23
81115edc:	102b883a 	mov	r21,r2
81115ee0:	111645c0 	call	8111645c <__udivsi3>
81115ee4:	a806943a 	slli	r3,r21,16
81115ee8:	a008d43a 	srli	r4,r20,16
81115eec:	b085383a 	mul	r2,r22,r2
81115ef0:	20c8b03a 	or	r4,r4,r3
81115ef4:	2080032e 	bgeu	r4,r2,81115f04 <__umoddi3+0xd8>
81115ef8:	24c9883a 	add	r4,r4,r19
81115efc:	24c00136 	bltu	r4,r19,81115f04 <__umoddi3+0xd8>
81115f00:	20811036 	bltu	r4,r2,81116344 <__umoddi3+0x518>
81115f04:	20abc83a 	sub	r21,r4,r2
81115f08:	b80b883a 	mov	r5,r23
81115f0c:	a809883a 	mov	r4,r21
81115f10:	11164c00 	call	811164c0 <__umodsi3>
81115f14:	1023883a 	mov	r17,r2
81115f18:	b80b883a 	mov	r5,r23
81115f1c:	a809883a 	mov	r4,r21
81115f20:	111645c0 	call	8111645c <__udivsi3>
81115f24:	8822943a 	slli	r17,r17,16
81115f28:	b085383a 	mul	r2,r22,r2
81115f2c:	a0ffffcc 	andi	r3,r20,65535
81115f30:	1c46b03a 	or	r3,r3,r17
81115f34:	1880042e 	bgeu	r3,r2,81115f48 <__umoddi3+0x11c>
81115f38:	1cc7883a 	add	r3,r3,r19
81115f3c:	1cc00236 	bltu	r3,r19,81115f48 <__umoddi3+0x11c>
81115f40:	1880012e 	bgeu	r3,r2,81115f48 <__umoddi3+0x11c>
81115f44:	1cc7883a 	add	r3,r3,r19
81115f48:	1885c83a 	sub	r2,r3,r2
81115f4c:	1484d83a 	srl	r2,r2,r18
81115f50:	0007883a 	mov	r3,zero
81115f54:	00004f06 	br	81116094 <__umoddi3+0x268>
81115f58:	29c04c36 	bltu	r5,r7,8111608c <__umoddi3+0x260>
81115f5c:	00bfffd4 	movui	r2,65535
81115f60:	11c0582e 	bgeu	r2,r7,811160c4 <__umoddi3+0x298>
81115f64:	00804034 	movhi	r2,256
81115f68:	10bfffc4 	addi	r2,r2,-1
81115f6c:	11c0e736 	bltu	r2,r7,8111630c <__umoddi3+0x4e0>
81115f70:	01000404 	movi	r4,16
81115f74:	3904d83a 	srl	r2,r7,r4
81115f78:	00e044b4 	movhi	r3,33042
81115f7c:	18fa72c4 	addi	r3,r3,-5685
81115f80:	1885883a 	add	r2,r3,r2
81115f84:	14c00003 	ldbu	r19,0(r2)
81115f88:	00c00804 	movi	r3,32
81115f8c:	9927883a 	add	r19,r19,r4
81115f90:	1ce9c83a 	sub	r20,r3,r19
81115f94:	a000581e 	bne	r20,zero,811160f8 <__umoddi3+0x2cc>
81115f98:	3c400136 	bltu	r7,r17,81115fa0 <__umoddi3+0x174>
81115f9c:	8180eb36 	bltu	r16,r6,8111634c <__umoddi3+0x520>
81115fa0:	8185c83a 	sub	r2,r16,r6
81115fa4:	89e3c83a 	sub	r17,r17,r7
81115fa8:	8089803a 	cmpltu	r4,r16,r2
81115fac:	8939c83a 	sub	fp,r17,r4
81115fb0:	e007883a 	mov	r3,fp
81115fb4:	00003706 	br	81116094 <__umoddi3+0x268>
81115fb8:	3000041e 	bne	r6,zero,81115fcc <__umoddi3+0x1a0>
81115fbc:	000b883a 	mov	r5,zero
81115fc0:	01000044 	movi	r4,1
81115fc4:	111645c0 	call	8111645c <__udivsi3>
81115fc8:	1027883a 	mov	r19,r2
81115fcc:	00bfffd4 	movui	r2,65535
81115fd0:	14c0402e 	bgeu	r2,r19,811160d4 <__umoddi3+0x2a8>
81115fd4:	00804034 	movhi	r2,256
81115fd8:	10bfffc4 	addi	r2,r2,-1
81115fdc:	14c0cd36 	bltu	r2,r19,81116314 <__umoddi3+0x4e8>
81115fe0:	00800404 	movi	r2,16
81115fe4:	9886d83a 	srl	r3,r19,r2
81115fe8:	012044b4 	movhi	r4,33042
81115fec:	213a72c4 	addi	r4,r4,-5685
81115ff0:	20c7883a 	add	r3,r4,r3
81115ff4:	18c00003 	ldbu	r3,0(r3)
81115ff8:	1887883a 	add	r3,r3,r2
81115ffc:	00800804 	movi	r2,32
81116000:	10e5c83a 	sub	r18,r2,r3
81116004:	9000901e 	bne	r18,zero,81116248 <__umoddi3+0x41c>
81116008:	982cd43a 	srli	r22,r19,16
8111600c:	8ce3c83a 	sub	r17,r17,r19
81116010:	9d7fffcc 	andi	r21,r19,65535
81116014:	b00b883a 	mov	r5,r22
81116018:	8809883a 	mov	r4,r17
8111601c:	11164c00 	call	811164c0 <__umodsi3>
81116020:	8809883a 	mov	r4,r17
81116024:	b00b883a 	mov	r5,r22
81116028:	1021883a 	mov	r16,r2
8111602c:	111645c0 	call	8111645c <__udivsi3>
81116030:	8006943a 	slli	r3,r16,16
81116034:	a008d43a 	srli	r4,r20,16
81116038:	1545383a 	mul	r2,r2,r21
8111603c:	20c8b03a 	or	r4,r4,r3
81116040:	2080042e 	bgeu	r4,r2,81116054 <__umoddi3+0x228>
81116044:	24c9883a 	add	r4,r4,r19
81116048:	24c00236 	bltu	r4,r19,81116054 <__umoddi3+0x228>
8111604c:	2080012e 	bgeu	r4,r2,81116054 <__umoddi3+0x228>
81116050:	24c9883a 	add	r4,r4,r19
81116054:	20a1c83a 	sub	r16,r4,r2
81116058:	b00b883a 	mov	r5,r22
8111605c:	8009883a 	mov	r4,r16
81116060:	11164c00 	call	811164c0 <__umodsi3>
81116064:	1023883a 	mov	r17,r2
81116068:	b00b883a 	mov	r5,r22
8111606c:	8009883a 	mov	r4,r16
81116070:	111645c0 	call	8111645c <__udivsi3>
81116074:	8822943a 	slli	r17,r17,16
81116078:	1545383a 	mul	r2,r2,r21
8111607c:	a53fffcc 	andi	r20,r20,65535
81116080:	a446b03a 	or	r3,r20,r17
81116084:	18bfb02e 	bgeu	r3,r2,81115f48 <__reset+0xfb0f5f48>
81116088:	003fab06 	br	81115f38 <__reset+0xfb0f5f38>
8111608c:	2005883a 	mov	r2,r4
81116090:	2807883a 	mov	r3,r5
81116094:	dfc00b17 	ldw	ra,44(sp)
81116098:	df000a17 	ldw	fp,40(sp)
8111609c:	ddc00917 	ldw	r23,36(sp)
811160a0:	dd800817 	ldw	r22,32(sp)
811160a4:	dd400717 	ldw	r21,28(sp)
811160a8:	dd000617 	ldw	r20,24(sp)
811160ac:	dcc00517 	ldw	r19,20(sp)
811160b0:	dc800417 	ldw	r18,16(sp)
811160b4:	dc400317 	ldw	r17,12(sp)
811160b8:	dc000217 	ldw	r16,8(sp)
811160bc:	dec00c04 	addi	sp,sp,48
811160c0:	f800283a 	ret
811160c4:	04c03fc4 	movi	r19,255
811160c8:	99c9803a 	cmpltu	r4,r19,r7
811160cc:	200890fa 	slli	r4,r4,3
811160d0:	003fa806 	br	81115f74 <__reset+0xfb0f5f74>
811160d4:	00803fc4 	movi	r2,255
811160d8:	14c5803a 	cmpltu	r2,r2,r19
811160dc:	100490fa 	slli	r2,r2,3
811160e0:	003fc006 	br	81115fe4 <__reset+0xfb0f5fe4>
811160e4:	00804034 	movhi	r2,256
811160e8:	10bfffc4 	addi	r2,r2,-1
811160ec:	11808b36 	bltu	r2,r6,8111631c <__umoddi3+0x4f0>
811160f0:	01000404 	movi	r4,16
811160f4:	003f6406 	br	81115e88 <__reset+0xfb0f5e88>
811160f8:	34c4d83a 	srl	r2,r6,r19
811160fc:	3d0e983a 	sll	r7,r7,r20
81116100:	8cf8d83a 	srl	fp,r17,r19
81116104:	8d10983a 	sll	r8,r17,r20
81116108:	38aab03a 	or	r21,r7,r2
8111610c:	a82cd43a 	srli	r22,r21,16
81116110:	84e2d83a 	srl	r17,r16,r19
81116114:	e009883a 	mov	r4,fp
81116118:	b00b883a 	mov	r5,r22
8111611c:	8a22b03a 	or	r17,r17,r8
81116120:	3524983a 	sll	r18,r6,r20
81116124:	11164c00 	call	811164c0 <__umodsi3>
81116128:	e009883a 	mov	r4,fp
8111612c:	b00b883a 	mov	r5,r22
81116130:	102f883a 	mov	r23,r2
81116134:	111645c0 	call	8111645c <__udivsi3>
81116138:	100d883a 	mov	r6,r2
8111613c:	b808943a 	slli	r4,r23,16
81116140:	aa3fffcc 	andi	r8,r21,65535
81116144:	8804d43a 	srli	r2,r17,16
81116148:	41af383a 	mul	r23,r8,r6
8111614c:	8520983a 	sll	r16,r16,r20
81116150:	1104b03a 	or	r2,r2,r4
81116154:	15c0042e 	bgeu	r2,r23,81116168 <__umoddi3+0x33c>
81116158:	1545883a 	add	r2,r2,r21
8111615c:	30ffffc4 	addi	r3,r6,-1
81116160:	1540742e 	bgeu	r2,r21,81116334 <__umoddi3+0x508>
81116164:	180d883a 	mov	r6,r3
81116168:	15efc83a 	sub	r23,r2,r23
8111616c:	b00b883a 	mov	r5,r22
81116170:	b809883a 	mov	r4,r23
81116174:	d9800115 	stw	r6,4(sp)
81116178:	da000015 	stw	r8,0(sp)
8111617c:	11164c00 	call	811164c0 <__umodsi3>
81116180:	b00b883a 	mov	r5,r22
81116184:	b809883a 	mov	r4,r23
81116188:	1039883a 	mov	fp,r2
8111618c:	111645c0 	call	8111645c <__udivsi3>
81116190:	da000017 	ldw	r8,0(sp)
81116194:	e038943a 	slli	fp,fp,16
81116198:	100b883a 	mov	r5,r2
8111619c:	4089383a 	mul	r4,r8,r2
811161a0:	8a3fffcc 	andi	r8,r17,65535
811161a4:	4710b03a 	or	r8,r8,fp
811161a8:	d9800117 	ldw	r6,4(sp)
811161ac:	4100042e 	bgeu	r8,r4,811161c0 <__umoddi3+0x394>
811161b0:	4551883a 	add	r8,r8,r21
811161b4:	10bfffc4 	addi	r2,r2,-1
811161b8:	45405a2e 	bgeu	r8,r21,81116324 <__umoddi3+0x4f8>
811161bc:	100b883a 	mov	r5,r2
811161c0:	300c943a 	slli	r6,r6,16
811161c4:	91ffffcc 	andi	r7,r18,65535
811161c8:	9004d43a 	srli	r2,r18,16
811161cc:	314cb03a 	or	r6,r6,r5
811161d0:	317fffcc 	andi	r5,r6,65535
811161d4:	300cd43a 	srli	r6,r6,16
811161d8:	29d3383a 	mul	r9,r5,r7
811161dc:	288b383a 	mul	r5,r5,r2
811161e0:	31cf383a 	mul	r7,r6,r7
811161e4:	4806d43a 	srli	r3,r9,16
811161e8:	4111c83a 	sub	r8,r8,r4
811161ec:	29cb883a 	add	r5,r5,r7
811161f0:	194b883a 	add	r5,r3,r5
811161f4:	3085383a 	mul	r2,r6,r2
811161f8:	29c0022e 	bgeu	r5,r7,81116204 <__umoddi3+0x3d8>
811161fc:	00c00074 	movhi	r3,1
81116200:	10c5883a 	add	r2,r2,r3
81116204:	2808d43a 	srli	r4,r5,16
81116208:	280a943a 	slli	r5,r5,16
8111620c:	4a7fffcc 	andi	r9,r9,65535
81116210:	2085883a 	add	r2,r4,r2
81116214:	2a4b883a 	add	r5,r5,r9
81116218:	40803636 	bltu	r8,r2,811162f4 <__umoddi3+0x4c8>
8111621c:	40804d26 	beq	r8,r2,81116354 <__umoddi3+0x528>
81116220:	4089c83a 	sub	r4,r8,r2
81116224:	280f883a 	mov	r7,r5
81116228:	81cfc83a 	sub	r7,r16,r7
8111622c:	81c7803a 	cmpltu	r3,r16,r7
81116230:	20c7c83a 	sub	r3,r4,r3
81116234:	1cc4983a 	sll	r2,r3,r19
81116238:	3d0ed83a 	srl	r7,r7,r20
8111623c:	1d06d83a 	srl	r3,r3,r20
81116240:	11c4b03a 	or	r2,r2,r7
81116244:	003f9306 	br	81116094 <__reset+0xfb0f6094>
81116248:	9ca6983a 	sll	r19,r19,r18
8111624c:	88e8d83a 	srl	r20,r17,r3
81116250:	80c4d83a 	srl	r2,r16,r3
81116254:	982cd43a 	srli	r22,r19,16
81116258:	8ca2983a 	sll	r17,r17,r18
8111625c:	a009883a 	mov	r4,r20
81116260:	b00b883a 	mov	r5,r22
81116264:	1478b03a 	or	fp,r2,r17
81116268:	11164c00 	call	811164c0 <__umodsi3>
8111626c:	a009883a 	mov	r4,r20
81116270:	b00b883a 	mov	r5,r22
81116274:	1023883a 	mov	r17,r2
81116278:	111645c0 	call	8111645c <__udivsi3>
8111627c:	9d7fffcc 	andi	r21,r19,65535
81116280:	880a943a 	slli	r5,r17,16
81116284:	e008d43a 	srli	r4,fp,16
81116288:	a885383a 	mul	r2,r21,r2
8111628c:	84a8983a 	sll	r20,r16,r18
81116290:	2148b03a 	or	r4,r4,r5
81116294:	2080042e 	bgeu	r4,r2,811162a8 <__umoddi3+0x47c>
81116298:	24c9883a 	add	r4,r4,r19
8111629c:	24c00236 	bltu	r4,r19,811162a8 <__umoddi3+0x47c>
811162a0:	2080012e 	bgeu	r4,r2,811162a8 <__umoddi3+0x47c>
811162a4:	24c9883a 	add	r4,r4,r19
811162a8:	20a3c83a 	sub	r17,r4,r2
811162ac:	b00b883a 	mov	r5,r22
811162b0:	8809883a 	mov	r4,r17
811162b4:	11164c00 	call	811164c0 <__umodsi3>
811162b8:	102f883a 	mov	r23,r2
811162bc:	8809883a 	mov	r4,r17
811162c0:	b00b883a 	mov	r5,r22
811162c4:	111645c0 	call	8111645c <__udivsi3>
811162c8:	b82e943a 	slli	r23,r23,16
811162cc:	a885383a 	mul	r2,r21,r2
811162d0:	e13fffcc 	andi	r4,fp,65535
811162d4:	25c8b03a 	or	r4,r4,r23
811162d8:	2080042e 	bgeu	r4,r2,811162ec <__umoddi3+0x4c0>
811162dc:	24c9883a 	add	r4,r4,r19
811162e0:	24c00236 	bltu	r4,r19,811162ec <__umoddi3+0x4c0>
811162e4:	2080012e 	bgeu	r4,r2,811162ec <__umoddi3+0x4c0>
811162e8:	24c9883a 	add	r4,r4,r19
811162ec:	20a3c83a 	sub	r17,r4,r2
811162f0:	003f4806 	br	81116014 <__reset+0xfb0f6014>
811162f4:	2c8fc83a 	sub	r7,r5,r18
811162f8:	1545c83a 	sub	r2,r2,r21
811162fc:	29cb803a 	cmpltu	r5,r5,r7
81116300:	1145c83a 	sub	r2,r2,r5
81116304:	4089c83a 	sub	r4,r8,r2
81116308:	003fc706 	br	81116228 <__reset+0xfb0f6228>
8111630c:	01000604 	movi	r4,24
81116310:	003f1806 	br	81115f74 <__reset+0xfb0f5f74>
81116314:	00800604 	movi	r2,24
81116318:	003f3206 	br	81115fe4 <__reset+0xfb0f5fe4>
8111631c:	01000604 	movi	r4,24
81116320:	003ed906 	br	81115e88 <__reset+0xfb0f5e88>
81116324:	413fa52e 	bgeu	r8,r4,811161bc <__reset+0xfb0f61bc>
81116328:	297fff84 	addi	r5,r5,-2
8111632c:	4551883a 	add	r8,r8,r21
81116330:	003fa306 	br	811161c0 <__reset+0xfb0f61c0>
81116334:	15ff8b2e 	bgeu	r2,r23,81116164 <__reset+0xfb0f6164>
81116338:	31bfff84 	addi	r6,r6,-2
8111633c:	1545883a 	add	r2,r2,r21
81116340:	003f8906 	br	81116168 <__reset+0xfb0f6168>
81116344:	24c9883a 	add	r4,r4,r19
81116348:	003eee06 	br	81115f04 <__reset+0xfb0f5f04>
8111634c:	8005883a 	mov	r2,r16
81116350:	003f1706 	br	81115fb0 <__reset+0xfb0f5fb0>
81116354:	817fe736 	bltu	r16,r5,811162f4 <__reset+0xfb0f62f4>
81116358:	280f883a 	mov	r7,r5
8111635c:	0009883a 	mov	r4,zero
81116360:	003fb106 	br	81116228 <__reset+0xfb0f6228>

81116364 <__divsi3>:
81116364:	20001b16 	blt	r4,zero,811163d4 <__divsi3+0x70>
81116368:	000f883a 	mov	r7,zero
8111636c:	28001616 	blt	r5,zero,811163c8 <__divsi3+0x64>
81116370:	200d883a 	mov	r6,r4
81116374:	29001a2e 	bgeu	r5,r4,811163e0 <__divsi3+0x7c>
81116378:	00800804 	movi	r2,32
8111637c:	00c00044 	movi	r3,1
81116380:	00000106 	br	81116388 <__divsi3+0x24>
81116384:	10000d26 	beq	r2,zero,811163bc <__divsi3+0x58>
81116388:	294b883a 	add	r5,r5,r5
8111638c:	10bfffc4 	addi	r2,r2,-1
81116390:	18c7883a 	add	r3,r3,r3
81116394:	293ffb36 	bltu	r5,r4,81116384 <__reset+0xfb0f6384>
81116398:	0005883a 	mov	r2,zero
8111639c:	18000726 	beq	r3,zero,811163bc <__divsi3+0x58>
811163a0:	0005883a 	mov	r2,zero
811163a4:	31400236 	bltu	r6,r5,811163b0 <__divsi3+0x4c>
811163a8:	314dc83a 	sub	r6,r6,r5
811163ac:	10c4b03a 	or	r2,r2,r3
811163b0:	1806d07a 	srli	r3,r3,1
811163b4:	280ad07a 	srli	r5,r5,1
811163b8:	183ffa1e 	bne	r3,zero,811163a4 <__reset+0xfb0f63a4>
811163bc:	38000126 	beq	r7,zero,811163c4 <__divsi3+0x60>
811163c0:	0085c83a 	sub	r2,zero,r2
811163c4:	f800283a 	ret
811163c8:	014bc83a 	sub	r5,zero,r5
811163cc:	39c0005c 	xori	r7,r7,1
811163d0:	003fe706 	br	81116370 <__reset+0xfb0f6370>
811163d4:	0109c83a 	sub	r4,zero,r4
811163d8:	01c00044 	movi	r7,1
811163dc:	003fe306 	br	8111636c <__reset+0xfb0f636c>
811163e0:	00c00044 	movi	r3,1
811163e4:	003fee06 	br	811163a0 <__reset+0xfb0f63a0>

811163e8 <__modsi3>:
811163e8:	20001716 	blt	r4,zero,81116448 <__modsi3+0x60>
811163ec:	000f883a 	mov	r7,zero
811163f0:	2005883a 	mov	r2,r4
811163f4:	28001216 	blt	r5,zero,81116440 <__modsi3+0x58>
811163f8:	2900162e 	bgeu	r5,r4,81116454 <__modsi3+0x6c>
811163fc:	01800804 	movi	r6,32
81116400:	00c00044 	movi	r3,1
81116404:	00000106 	br	8111640c <__modsi3+0x24>
81116408:	30000a26 	beq	r6,zero,81116434 <__modsi3+0x4c>
8111640c:	294b883a 	add	r5,r5,r5
81116410:	31bfffc4 	addi	r6,r6,-1
81116414:	18c7883a 	add	r3,r3,r3
81116418:	293ffb36 	bltu	r5,r4,81116408 <__reset+0xfb0f6408>
8111641c:	18000526 	beq	r3,zero,81116434 <__modsi3+0x4c>
81116420:	1806d07a 	srli	r3,r3,1
81116424:	11400136 	bltu	r2,r5,8111642c <__modsi3+0x44>
81116428:	1145c83a 	sub	r2,r2,r5
8111642c:	280ad07a 	srli	r5,r5,1
81116430:	183ffb1e 	bne	r3,zero,81116420 <__reset+0xfb0f6420>
81116434:	38000126 	beq	r7,zero,8111643c <__modsi3+0x54>
81116438:	0085c83a 	sub	r2,zero,r2
8111643c:	f800283a 	ret
81116440:	014bc83a 	sub	r5,zero,r5
81116444:	003fec06 	br	811163f8 <__reset+0xfb0f63f8>
81116448:	0109c83a 	sub	r4,zero,r4
8111644c:	01c00044 	movi	r7,1
81116450:	003fe706 	br	811163f0 <__reset+0xfb0f63f0>
81116454:	00c00044 	movi	r3,1
81116458:	003ff106 	br	81116420 <__reset+0xfb0f6420>

8111645c <__udivsi3>:
8111645c:	200d883a 	mov	r6,r4
81116460:	2900152e 	bgeu	r5,r4,811164b8 <__udivsi3+0x5c>
81116464:	28001416 	blt	r5,zero,811164b8 <__udivsi3+0x5c>
81116468:	00800804 	movi	r2,32
8111646c:	00c00044 	movi	r3,1
81116470:	00000206 	br	8111647c <__udivsi3+0x20>
81116474:	10000e26 	beq	r2,zero,811164b0 <__udivsi3+0x54>
81116478:	28000516 	blt	r5,zero,81116490 <__udivsi3+0x34>
8111647c:	294b883a 	add	r5,r5,r5
81116480:	10bfffc4 	addi	r2,r2,-1
81116484:	18c7883a 	add	r3,r3,r3
81116488:	293ffa36 	bltu	r5,r4,81116474 <__reset+0xfb0f6474>
8111648c:	18000826 	beq	r3,zero,811164b0 <__udivsi3+0x54>
81116490:	0005883a 	mov	r2,zero
81116494:	31400236 	bltu	r6,r5,811164a0 <__udivsi3+0x44>
81116498:	314dc83a 	sub	r6,r6,r5
8111649c:	10c4b03a 	or	r2,r2,r3
811164a0:	1806d07a 	srli	r3,r3,1
811164a4:	280ad07a 	srli	r5,r5,1
811164a8:	183ffa1e 	bne	r3,zero,81116494 <__reset+0xfb0f6494>
811164ac:	f800283a 	ret
811164b0:	0005883a 	mov	r2,zero
811164b4:	f800283a 	ret
811164b8:	00c00044 	movi	r3,1
811164bc:	003ff406 	br	81116490 <__reset+0xfb0f6490>

811164c0 <__umodsi3>:
811164c0:	2005883a 	mov	r2,r4
811164c4:	2900122e 	bgeu	r5,r4,81116510 <__umodsi3+0x50>
811164c8:	28001116 	blt	r5,zero,81116510 <__umodsi3+0x50>
811164cc:	01800804 	movi	r6,32
811164d0:	00c00044 	movi	r3,1
811164d4:	00000206 	br	811164e0 <__umodsi3+0x20>
811164d8:	30000c26 	beq	r6,zero,8111650c <__umodsi3+0x4c>
811164dc:	28000516 	blt	r5,zero,811164f4 <__umodsi3+0x34>
811164e0:	294b883a 	add	r5,r5,r5
811164e4:	31bfffc4 	addi	r6,r6,-1
811164e8:	18c7883a 	add	r3,r3,r3
811164ec:	293ffa36 	bltu	r5,r4,811164d8 <__reset+0xfb0f64d8>
811164f0:	18000626 	beq	r3,zero,8111650c <__umodsi3+0x4c>
811164f4:	1806d07a 	srli	r3,r3,1
811164f8:	11400136 	bltu	r2,r5,81116500 <__umodsi3+0x40>
811164fc:	1145c83a 	sub	r2,r2,r5
81116500:	280ad07a 	srli	r5,r5,1
81116504:	183ffb1e 	bne	r3,zero,811164f4 <__reset+0xfb0f64f4>
81116508:	f800283a 	ret
8111650c:	f800283a 	ret
81116510:	00c00044 	movi	r3,1
81116514:	003ff706 	br	811164f4 <__reset+0xfb0f64f4>

81116518 <__adddf3>:
81116518:	02c00434 	movhi	r11,16
8111651c:	5affffc4 	addi	r11,r11,-1
81116520:	2806d7fa 	srli	r3,r5,31
81116524:	2ad4703a 	and	r10,r5,r11
81116528:	3ad2703a 	and	r9,r7,r11
8111652c:	3804d53a 	srli	r2,r7,20
81116530:	3018d77a 	srli	r12,r6,29
81116534:	280ad53a 	srli	r5,r5,20
81116538:	501490fa 	slli	r10,r10,3
8111653c:	2010d77a 	srli	r8,r4,29
81116540:	481290fa 	slli	r9,r9,3
81116544:	380ed7fa 	srli	r7,r7,31
81116548:	defffb04 	addi	sp,sp,-20
8111654c:	dc800215 	stw	r18,8(sp)
81116550:	dc400115 	stw	r17,4(sp)
81116554:	dc000015 	stw	r16,0(sp)
81116558:	dfc00415 	stw	ra,16(sp)
8111655c:	dcc00315 	stw	r19,12(sp)
81116560:	1c803fcc 	andi	r18,r3,255
81116564:	2c01ffcc 	andi	r16,r5,2047
81116568:	5210b03a 	or	r8,r10,r8
8111656c:	202290fa 	slli	r17,r4,3
81116570:	1081ffcc 	andi	r2,r2,2047
81116574:	4b12b03a 	or	r9,r9,r12
81116578:	300c90fa 	slli	r6,r6,3
8111657c:	91c07526 	beq	r18,r7,81116754 <__adddf3+0x23c>
81116580:	8087c83a 	sub	r3,r16,r2
81116584:	00c0ab0e 	bge	zero,r3,81116834 <__adddf3+0x31c>
81116588:	10002a1e 	bne	r2,zero,81116634 <__adddf3+0x11c>
8111658c:	4984b03a 	or	r2,r9,r6
81116590:	1000961e 	bne	r2,zero,811167ec <__adddf3+0x2d4>
81116594:	888001cc 	andi	r2,r17,7
81116598:	10000726 	beq	r2,zero,811165b8 <__adddf3+0xa0>
8111659c:	888003cc 	andi	r2,r17,15
811165a0:	00c00104 	movi	r3,4
811165a4:	10c00426 	beq	r2,r3,811165b8 <__adddf3+0xa0>
811165a8:	88c7883a 	add	r3,r17,r3
811165ac:	1c63803a 	cmpltu	r17,r3,r17
811165b0:	4451883a 	add	r8,r8,r17
811165b4:	1823883a 	mov	r17,r3
811165b8:	4080202c 	andhi	r2,r8,128
811165bc:	10005926 	beq	r2,zero,81116724 <__adddf3+0x20c>
811165c0:	84000044 	addi	r16,r16,1
811165c4:	0081ffc4 	movi	r2,2047
811165c8:	8080ba26 	beq	r16,r2,811168b4 <__adddf3+0x39c>
811165cc:	00bfe034 	movhi	r2,65408
811165d0:	10bfffc4 	addi	r2,r2,-1
811165d4:	4090703a 	and	r8,r8,r2
811165d8:	4004977a 	slli	r2,r8,29
811165dc:	4010927a 	slli	r8,r8,9
811165e0:	8822d0fa 	srli	r17,r17,3
811165e4:	8401ffcc 	andi	r16,r16,2047
811165e8:	4010d33a 	srli	r8,r8,12
811165ec:	9007883a 	mov	r3,r18
811165f0:	1444b03a 	or	r2,r2,r17
811165f4:	8401ffcc 	andi	r16,r16,2047
811165f8:	8020953a 	slli	r16,r16,20
811165fc:	18c03fcc 	andi	r3,r3,255
81116600:	01000434 	movhi	r4,16
81116604:	213fffc4 	addi	r4,r4,-1
81116608:	180697fa 	slli	r3,r3,31
8111660c:	4110703a 	and	r8,r8,r4
81116610:	4410b03a 	or	r8,r8,r16
81116614:	40c6b03a 	or	r3,r8,r3
81116618:	dfc00417 	ldw	ra,16(sp)
8111661c:	dcc00317 	ldw	r19,12(sp)
81116620:	dc800217 	ldw	r18,8(sp)
81116624:	dc400117 	ldw	r17,4(sp)
81116628:	dc000017 	ldw	r16,0(sp)
8111662c:	dec00504 	addi	sp,sp,20
81116630:	f800283a 	ret
81116634:	0081ffc4 	movi	r2,2047
81116638:	80bfd626 	beq	r16,r2,81116594 <__reset+0xfb0f6594>
8111663c:	4a402034 	orhi	r9,r9,128
81116640:	00800e04 	movi	r2,56
81116644:	10c09f16 	blt	r2,r3,811168c4 <__adddf3+0x3ac>
81116648:	008007c4 	movi	r2,31
8111664c:	10c0c216 	blt	r2,r3,81116958 <__adddf3+0x440>
81116650:	00800804 	movi	r2,32
81116654:	10c5c83a 	sub	r2,r2,r3
81116658:	488a983a 	sll	r5,r9,r2
8111665c:	30c8d83a 	srl	r4,r6,r3
81116660:	3084983a 	sll	r2,r6,r2
81116664:	48c6d83a 	srl	r3,r9,r3
81116668:	290cb03a 	or	r6,r5,r4
8111666c:	1004c03a 	cmpne	r2,r2,zero
81116670:	308cb03a 	or	r6,r6,r2
81116674:	898dc83a 	sub	r6,r17,r6
81116678:	89a3803a 	cmpltu	r17,r17,r6
8111667c:	40d1c83a 	sub	r8,r8,r3
81116680:	4451c83a 	sub	r8,r8,r17
81116684:	3023883a 	mov	r17,r6
81116688:	4080202c 	andhi	r2,r8,128
8111668c:	10002326 	beq	r2,zero,8111671c <__adddf3+0x204>
81116690:	04c02034 	movhi	r19,128
81116694:	9cffffc4 	addi	r19,r19,-1
81116698:	44e6703a 	and	r19,r8,r19
8111669c:	98007626 	beq	r19,zero,81116878 <__adddf3+0x360>
811166a0:	9809883a 	mov	r4,r19
811166a4:	110bd040 	call	8110bd04 <__clzsi2>
811166a8:	10fffe04 	addi	r3,r2,-8
811166ac:	010007c4 	movi	r4,31
811166b0:	20c07716 	blt	r4,r3,81116890 <__adddf3+0x378>
811166b4:	00800804 	movi	r2,32
811166b8:	10c5c83a 	sub	r2,r2,r3
811166bc:	8884d83a 	srl	r2,r17,r2
811166c0:	98d0983a 	sll	r8,r19,r3
811166c4:	88e2983a 	sll	r17,r17,r3
811166c8:	1204b03a 	or	r2,r2,r8
811166cc:	1c007416 	blt	r3,r16,811168a0 <__adddf3+0x388>
811166d0:	1c21c83a 	sub	r16,r3,r16
811166d4:	82000044 	addi	r8,r16,1
811166d8:	00c007c4 	movi	r3,31
811166dc:	1a009116 	blt	r3,r8,81116924 <__adddf3+0x40c>
811166e0:	00c00804 	movi	r3,32
811166e4:	1a07c83a 	sub	r3,r3,r8
811166e8:	8a08d83a 	srl	r4,r17,r8
811166ec:	88e2983a 	sll	r17,r17,r3
811166f0:	10c6983a 	sll	r3,r2,r3
811166f4:	1210d83a 	srl	r8,r2,r8
811166f8:	8804c03a 	cmpne	r2,r17,zero
811166fc:	1906b03a 	or	r3,r3,r4
81116700:	18a2b03a 	or	r17,r3,r2
81116704:	0021883a 	mov	r16,zero
81116708:	003fa206 	br	81116594 <__reset+0xfb0f6594>
8111670c:	1890b03a 	or	r8,r3,r2
81116710:	40017d26 	beq	r8,zero,81116d08 <__adddf3+0x7f0>
81116714:	1011883a 	mov	r8,r2
81116718:	1823883a 	mov	r17,r3
8111671c:	888001cc 	andi	r2,r17,7
81116720:	103f9e1e 	bne	r2,zero,8111659c <__reset+0xfb0f659c>
81116724:	4004977a 	slli	r2,r8,29
81116728:	8822d0fa 	srli	r17,r17,3
8111672c:	4010d0fa 	srli	r8,r8,3
81116730:	9007883a 	mov	r3,r18
81116734:	1444b03a 	or	r2,r2,r17
81116738:	0101ffc4 	movi	r4,2047
8111673c:	81002426 	beq	r16,r4,811167d0 <__adddf3+0x2b8>
81116740:	8120703a 	and	r16,r16,r4
81116744:	01000434 	movhi	r4,16
81116748:	213fffc4 	addi	r4,r4,-1
8111674c:	4110703a 	and	r8,r8,r4
81116750:	003fa806 	br	811165f4 <__reset+0xfb0f65f4>
81116754:	8089c83a 	sub	r4,r16,r2
81116758:	01005e0e 	bge	zero,r4,811168d4 <__adddf3+0x3bc>
8111675c:	10002b26 	beq	r2,zero,8111680c <__adddf3+0x2f4>
81116760:	0081ffc4 	movi	r2,2047
81116764:	80bf8b26 	beq	r16,r2,81116594 <__reset+0xfb0f6594>
81116768:	4a402034 	orhi	r9,r9,128
8111676c:	00800e04 	movi	r2,56
81116770:	1100a40e 	bge	r2,r4,81116a04 <__adddf3+0x4ec>
81116774:	498cb03a 	or	r6,r9,r6
81116778:	300ac03a 	cmpne	r5,r6,zero
8111677c:	0013883a 	mov	r9,zero
81116780:	2c4b883a 	add	r5,r5,r17
81116784:	2c63803a 	cmpltu	r17,r5,r17
81116788:	4a11883a 	add	r8,r9,r8
8111678c:	8a11883a 	add	r8,r17,r8
81116790:	2823883a 	mov	r17,r5
81116794:	4080202c 	andhi	r2,r8,128
81116798:	103fe026 	beq	r2,zero,8111671c <__reset+0xfb0f671c>
8111679c:	84000044 	addi	r16,r16,1
811167a0:	0081ffc4 	movi	r2,2047
811167a4:	8080d226 	beq	r16,r2,81116af0 <__adddf3+0x5d8>
811167a8:	00bfe034 	movhi	r2,65408
811167ac:	10bfffc4 	addi	r2,r2,-1
811167b0:	4090703a 	and	r8,r8,r2
811167b4:	880ad07a 	srli	r5,r17,1
811167b8:	400897fa 	slli	r4,r8,31
811167bc:	88c0004c 	andi	r3,r17,1
811167c0:	28e2b03a 	or	r17,r5,r3
811167c4:	4010d07a 	srli	r8,r8,1
811167c8:	2462b03a 	or	r17,r4,r17
811167cc:	003f7106 	br	81116594 <__reset+0xfb0f6594>
811167d0:	4088b03a 	or	r4,r8,r2
811167d4:	20014526 	beq	r4,zero,81116cec <__adddf3+0x7d4>
811167d8:	01000434 	movhi	r4,16
811167dc:	42000234 	orhi	r8,r8,8
811167e0:	213fffc4 	addi	r4,r4,-1
811167e4:	4110703a 	and	r8,r8,r4
811167e8:	003f8206 	br	811165f4 <__reset+0xfb0f65f4>
811167ec:	18ffffc4 	addi	r3,r3,-1
811167f0:	1800491e 	bne	r3,zero,81116918 <__adddf3+0x400>
811167f4:	898bc83a 	sub	r5,r17,r6
811167f8:	8963803a 	cmpltu	r17,r17,r5
811167fc:	4251c83a 	sub	r8,r8,r9
81116800:	4451c83a 	sub	r8,r8,r17
81116804:	2823883a 	mov	r17,r5
81116808:	003f9f06 	br	81116688 <__reset+0xfb0f6688>
8111680c:	4984b03a 	or	r2,r9,r6
81116810:	103f6026 	beq	r2,zero,81116594 <__reset+0xfb0f6594>
81116814:	213fffc4 	addi	r4,r4,-1
81116818:	2000931e 	bne	r4,zero,81116a68 <__adddf3+0x550>
8111681c:	898d883a 	add	r6,r17,r6
81116820:	3463803a 	cmpltu	r17,r6,r17
81116824:	4251883a 	add	r8,r8,r9
81116828:	8a11883a 	add	r8,r17,r8
8111682c:	3023883a 	mov	r17,r6
81116830:	003fd806 	br	81116794 <__reset+0xfb0f6794>
81116834:	1800541e 	bne	r3,zero,81116988 <__adddf3+0x470>
81116838:	80800044 	addi	r2,r16,1
8111683c:	1081ffcc 	andi	r2,r2,2047
81116840:	00c00044 	movi	r3,1
81116844:	1880a00e 	bge	r3,r2,81116ac8 <__adddf3+0x5b0>
81116848:	8989c83a 	sub	r4,r17,r6
8111684c:	8905803a 	cmpltu	r2,r17,r4
81116850:	4267c83a 	sub	r19,r8,r9
81116854:	98a7c83a 	sub	r19,r19,r2
81116858:	9880202c 	andhi	r2,r19,128
8111685c:	10006326 	beq	r2,zero,811169ec <__adddf3+0x4d4>
81116860:	3463c83a 	sub	r17,r6,r17
81116864:	4a07c83a 	sub	r3,r9,r8
81116868:	344d803a 	cmpltu	r6,r6,r17
8111686c:	19a7c83a 	sub	r19,r3,r6
81116870:	3825883a 	mov	r18,r7
81116874:	983f8a1e 	bne	r19,zero,811166a0 <__reset+0xfb0f66a0>
81116878:	8809883a 	mov	r4,r17
8111687c:	110bd040 	call	8110bd04 <__clzsi2>
81116880:	10800804 	addi	r2,r2,32
81116884:	10fffe04 	addi	r3,r2,-8
81116888:	010007c4 	movi	r4,31
8111688c:	20ff890e 	bge	r4,r3,811166b4 <__reset+0xfb0f66b4>
81116890:	10bff604 	addi	r2,r2,-40
81116894:	8884983a 	sll	r2,r17,r2
81116898:	0023883a 	mov	r17,zero
8111689c:	1c3f8c0e 	bge	r3,r16,811166d0 <__reset+0xfb0f66d0>
811168a0:	023fe034 	movhi	r8,65408
811168a4:	423fffc4 	addi	r8,r8,-1
811168a8:	80e1c83a 	sub	r16,r16,r3
811168ac:	1210703a 	and	r8,r2,r8
811168b0:	003f3806 	br	81116594 <__reset+0xfb0f6594>
811168b4:	9007883a 	mov	r3,r18
811168b8:	0011883a 	mov	r8,zero
811168bc:	0005883a 	mov	r2,zero
811168c0:	003f4c06 	br	811165f4 <__reset+0xfb0f65f4>
811168c4:	498cb03a 	or	r6,r9,r6
811168c8:	300cc03a 	cmpne	r6,r6,zero
811168cc:	0007883a 	mov	r3,zero
811168d0:	003f6806 	br	81116674 <__reset+0xfb0f6674>
811168d4:	20009c1e 	bne	r4,zero,81116b48 <__adddf3+0x630>
811168d8:	80800044 	addi	r2,r16,1
811168dc:	1141ffcc 	andi	r5,r2,2047
811168e0:	01000044 	movi	r4,1
811168e4:	2140670e 	bge	r4,r5,81116a84 <__adddf3+0x56c>
811168e8:	0101ffc4 	movi	r4,2047
811168ec:	11007f26 	beq	r2,r4,81116aec <__adddf3+0x5d4>
811168f0:	898d883a 	add	r6,r17,r6
811168f4:	4247883a 	add	r3,r8,r9
811168f8:	3451803a 	cmpltu	r8,r6,r17
811168fc:	40d1883a 	add	r8,r8,r3
81116900:	402297fa 	slli	r17,r8,31
81116904:	300cd07a 	srli	r6,r6,1
81116908:	4010d07a 	srli	r8,r8,1
8111690c:	1021883a 	mov	r16,r2
81116910:	89a2b03a 	or	r17,r17,r6
81116914:	003f1f06 	br	81116594 <__reset+0xfb0f6594>
81116918:	0081ffc4 	movi	r2,2047
8111691c:	80bf481e 	bne	r16,r2,81116640 <__reset+0xfb0f6640>
81116920:	003f1c06 	br	81116594 <__reset+0xfb0f6594>
81116924:	843ff844 	addi	r16,r16,-31
81116928:	01000804 	movi	r4,32
8111692c:	1406d83a 	srl	r3,r2,r16
81116930:	41005026 	beq	r8,r4,81116a74 <__adddf3+0x55c>
81116934:	01001004 	movi	r4,64
81116938:	2211c83a 	sub	r8,r4,r8
8111693c:	1204983a 	sll	r2,r2,r8
81116940:	88a2b03a 	or	r17,r17,r2
81116944:	8822c03a 	cmpne	r17,r17,zero
81116948:	1c62b03a 	or	r17,r3,r17
8111694c:	0011883a 	mov	r8,zero
81116950:	0021883a 	mov	r16,zero
81116954:	003f7106 	br	8111671c <__reset+0xfb0f671c>
81116958:	193ff804 	addi	r4,r3,-32
8111695c:	00800804 	movi	r2,32
81116960:	4908d83a 	srl	r4,r9,r4
81116964:	18804526 	beq	r3,r2,81116a7c <__adddf3+0x564>
81116968:	00801004 	movi	r2,64
8111696c:	10c5c83a 	sub	r2,r2,r3
81116970:	4886983a 	sll	r3,r9,r2
81116974:	198cb03a 	or	r6,r3,r6
81116978:	300cc03a 	cmpne	r6,r6,zero
8111697c:	218cb03a 	or	r6,r4,r6
81116980:	0007883a 	mov	r3,zero
81116984:	003f3b06 	br	81116674 <__reset+0xfb0f6674>
81116988:	80002a26 	beq	r16,zero,81116a34 <__adddf3+0x51c>
8111698c:	0101ffc4 	movi	r4,2047
81116990:	11006826 	beq	r2,r4,81116b34 <__adddf3+0x61c>
81116994:	00c7c83a 	sub	r3,zero,r3
81116998:	42002034 	orhi	r8,r8,128
8111699c:	01000e04 	movi	r4,56
811169a0:	20c07c16 	blt	r4,r3,81116b94 <__adddf3+0x67c>
811169a4:	010007c4 	movi	r4,31
811169a8:	20c0da16 	blt	r4,r3,81116d14 <__adddf3+0x7fc>
811169ac:	01000804 	movi	r4,32
811169b0:	20c9c83a 	sub	r4,r4,r3
811169b4:	4114983a 	sll	r10,r8,r4
811169b8:	88cad83a 	srl	r5,r17,r3
811169bc:	8908983a 	sll	r4,r17,r4
811169c0:	40c6d83a 	srl	r3,r8,r3
811169c4:	5162b03a 	or	r17,r10,r5
811169c8:	2008c03a 	cmpne	r4,r4,zero
811169cc:	8922b03a 	or	r17,r17,r4
811169d0:	3463c83a 	sub	r17,r6,r17
811169d4:	48c7c83a 	sub	r3,r9,r3
811169d8:	344d803a 	cmpltu	r6,r6,r17
811169dc:	1991c83a 	sub	r8,r3,r6
811169e0:	1021883a 	mov	r16,r2
811169e4:	3825883a 	mov	r18,r7
811169e8:	003f2706 	br	81116688 <__reset+0xfb0f6688>
811169ec:	24d0b03a 	or	r8,r4,r19
811169f0:	40001b1e 	bne	r8,zero,81116a60 <__adddf3+0x548>
811169f4:	0005883a 	mov	r2,zero
811169f8:	0007883a 	mov	r3,zero
811169fc:	0021883a 	mov	r16,zero
81116a00:	003f4d06 	br	81116738 <__reset+0xfb0f6738>
81116a04:	008007c4 	movi	r2,31
81116a08:	11003c16 	blt	r2,r4,81116afc <__adddf3+0x5e4>
81116a0c:	00800804 	movi	r2,32
81116a10:	1105c83a 	sub	r2,r2,r4
81116a14:	488e983a 	sll	r7,r9,r2
81116a18:	310ad83a 	srl	r5,r6,r4
81116a1c:	3084983a 	sll	r2,r6,r2
81116a20:	4912d83a 	srl	r9,r9,r4
81116a24:	394ab03a 	or	r5,r7,r5
81116a28:	1004c03a 	cmpne	r2,r2,zero
81116a2c:	288ab03a 	or	r5,r5,r2
81116a30:	003f5306 	br	81116780 <__reset+0xfb0f6780>
81116a34:	4448b03a 	or	r4,r8,r17
81116a38:	20003e26 	beq	r4,zero,81116b34 <__adddf3+0x61c>
81116a3c:	00c6303a 	nor	r3,zero,r3
81116a40:	18003a1e 	bne	r3,zero,81116b2c <__adddf3+0x614>
81116a44:	3463c83a 	sub	r17,r6,r17
81116a48:	4a07c83a 	sub	r3,r9,r8
81116a4c:	344d803a 	cmpltu	r6,r6,r17
81116a50:	1991c83a 	sub	r8,r3,r6
81116a54:	1021883a 	mov	r16,r2
81116a58:	3825883a 	mov	r18,r7
81116a5c:	003f0a06 	br	81116688 <__reset+0xfb0f6688>
81116a60:	2023883a 	mov	r17,r4
81116a64:	003f0d06 	br	8111669c <__reset+0xfb0f669c>
81116a68:	0081ffc4 	movi	r2,2047
81116a6c:	80bf3f1e 	bne	r16,r2,8111676c <__reset+0xfb0f676c>
81116a70:	003ec806 	br	81116594 <__reset+0xfb0f6594>
81116a74:	0005883a 	mov	r2,zero
81116a78:	003fb106 	br	81116940 <__reset+0xfb0f6940>
81116a7c:	0007883a 	mov	r3,zero
81116a80:	003fbc06 	br	81116974 <__reset+0xfb0f6974>
81116a84:	4444b03a 	or	r2,r8,r17
81116a88:	8000871e 	bne	r16,zero,81116ca8 <__adddf3+0x790>
81116a8c:	1000ba26 	beq	r2,zero,81116d78 <__adddf3+0x860>
81116a90:	4984b03a 	or	r2,r9,r6
81116a94:	103ebf26 	beq	r2,zero,81116594 <__reset+0xfb0f6594>
81116a98:	8985883a 	add	r2,r17,r6
81116a9c:	4247883a 	add	r3,r8,r9
81116aa0:	1451803a 	cmpltu	r8,r2,r17
81116aa4:	40d1883a 	add	r8,r8,r3
81116aa8:	40c0202c 	andhi	r3,r8,128
81116aac:	1023883a 	mov	r17,r2
81116ab0:	183f1a26 	beq	r3,zero,8111671c <__reset+0xfb0f671c>
81116ab4:	00bfe034 	movhi	r2,65408
81116ab8:	10bfffc4 	addi	r2,r2,-1
81116abc:	2021883a 	mov	r16,r4
81116ac0:	4090703a 	and	r8,r8,r2
81116ac4:	003eb306 	br	81116594 <__reset+0xfb0f6594>
81116ac8:	4444b03a 	or	r2,r8,r17
81116acc:	8000291e 	bne	r16,zero,81116b74 <__adddf3+0x65c>
81116ad0:	10004b1e 	bne	r2,zero,81116c00 <__adddf3+0x6e8>
81116ad4:	4990b03a 	or	r8,r9,r6
81116ad8:	40008b26 	beq	r8,zero,81116d08 <__adddf3+0x7f0>
81116adc:	4811883a 	mov	r8,r9
81116ae0:	3023883a 	mov	r17,r6
81116ae4:	3825883a 	mov	r18,r7
81116ae8:	003eaa06 	br	81116594 <__reset+0xfb0f6594>
81116aec:	1021883a 	mov	r16,r2
81116af0:	0011883a 	mov	r8,zero
81116af4:	0005883a 	mov	r2,zero
81116af8:	003f0f06 	br	81116738 <__reset+0xfb0f6738>
81116afc:	217ff804 	addi	r5,r4,-32
81116b00:	00800804 	movi	r2,32
81116b04:	494ad83a 	srl	r5,r9,r5
81116b08:	20807d26 	beq	r4,r2,81116d00 <__adddf3+0x7e8>
81116b0c:	00801004 	movi	r2,64
81116b10:	1109c83a 	sub	r4,r2,r4
81116b14:	4912983a 	sll	r9,r9,r4
81116b18:	498cb03a 	or	r6,r9,r6
81116b1c:	300cc03a 	cmpne	r6,r6,zero
81116b20:	298ab03a 	or	r5,r5,r6
81116b24:	0013883a 	mov	r9,zero
81116b28:	003f1506 	br	81116780 <__reset+0xfb0f6780>
81116b2c:	0101ffc4 	movi	r4,2047
81116b30:	113f9a1e 	bne	r2,r4,8111699c <__reset+0xfb0f699c>
81116b34:	4811883a 	mov	r8,r9
81116b38:	3023883a 	mov	r17,r6
81116b3c:	1021883a 	mov	r16,r2
81116b40:	3825883a 	mov	r18,r7
81116b44:	003e9306 	br	81116594 <__reset+0xfb0f6594>
81116b48:	8000161e 	bne	r16,zero,81116ba4 <__adddf3+0x68c>
81116b4c:	444ab03a 	or	r5,r8,r17
81116b50:	28005126 	beq	r5,zero,81116c98 <__adddf3+0x780>
81116b54:	0108303a 	nor	r4,zero,r4
81116b58:	20004d1e 	bne	r4,zero,81116c90 <__adddf3+0x778>
81116b5c:	89a3883a 	add	r17,r17,r6
81116b60:	4253883a 	add	r9,r8,r9
81116b64:	898d803a 	cmpltu	r6,r17,r6
81116b68:	3251883a 	add	r8,r6,r9
81116b6c:	1021883a 	mov	r16,r2
81116b70:	003f0806 	br	81116794 <__reset+0xfb0f6794>
81116b74:	1000301e 	bne	r2,zero,81116c38 <__adddf3+0x720>
81116b78:	4984b03a 	or	r2,r9,r6
81116b7c:	10007126 	beq	r2,zero,81116d44 <__adddf3+0x82c>
81116b80:	4811883a 	mov	r8,r9
81116b84:	3023883a 	mov	r17,r6
81116b88:	3825883a 	mov	r18,r7
81116b8c:	0401ffc4 	movi	r16,2047
81116b90:	003e8006 	br	81116594 <__reset+0xfb0f6594>
81116b94:	4462b03a 	or	r17,r8,r17
81116b98:	8822c03a 	cmpne	r17,r17,zero
81116b9c:	0007883a 	mov	r3,zero
81116ba0:	003f8b06 	br	811169d0 <__reset+0xfb0f69d0>
81116ba4:	0141ffc4 	movi	r5,2047
81116ba8:	11403b26 	beq	r2,r5,81116c98 <__adddf3+0x780>
81116bac:	0109c83a 	sub	r4,zero,r4
81116bb0:	42002034 	orhi	r8,r8,128
81116bb4:	01400e04 	movi	r5,56
81116bb8:	29006716 	blt	r5,r4,81116d58 <__adddf3+0x840>
81116bbc:	014007c4 	movi	r5,31
81116bc0:	29007016 	blt	r5,r4,81116d84 <__adddf3+0x86c>
81116bc4:	01400804 	movi	r5,32
81116bc8:	290bc83a 	sub	r5,r5,r4
81116bcc:	4154983a 	sll	r10,r8,r5
81116bd0:	890ed83a 	srl	r7,r17,r4
81116bd4:	894a983a 	sll	r5,r17,r5
81116bd8:	4108d83a 	srl	r4,r8,r4
81116bdc:	51e2b03a 	or	r17,r10,r7
81116be0:	280ac03a 	cmpne	r5,r5,zero
81116be4:	8962b03a 	or	r17,r17,r5
81116be8:	89a3883a 	add	r17,r17,r6
81116bec:	2253883a 	add	r9,r4,r9
81116bf0:	898d803a 	cmpltu	r6,r17,r6
81116bf4:	3251883a 	add	r8,r6,r9
81116bf8:	1021883a 	mov	r16,r2
81116bfc:	003ee506 	br	81116794 <__reset+0xfb0f6794>
81116c00:	4984b03a 	or	r2,r9,r6
81116c04:	103e6326 	beq	r2,zero,81116594 <__reset+0xfb0f6594>
81116c08:	8987c83a 	sub	r3,r17,r6
81116c0c:	88c9803a 	cmpltu	r4,r17,r3
81116c10:	4245c83a 	sub	r2,r8,r9
81116c14:	1105c83a 	sub	r2,r2,r4
81116c18:	1100202c 	andhi	r4,r2,128
81116c1c:	203ebb26 	beq	r4,zero,8111670c <__reset+0xfb0f670c>
81116c20:	3463c83a 	sub	r17,r6,r17
81116c24:	4a07c83a 	sub	r3,r9,r8
81116c28:	344d803a 	cmpltu	r6,r6,r17
81116c2c:	1991c83a 	sub	r8,r3,r6
81116c30:	3825883a 	mov	r18,r7
81116c34:	003e5706 	br	81116594 <__reset+0xfb0f6594>
81116c38:	4984b03a 	or	r2,r9,r6
81116c3c:	10002e26 	beq	r2,zero,81116cf8 <__adddf3+0x7e0>
81116c40:	4004d0fa 	srli	r2,r8,3
81116c44:	8822d0fa 	srli	r17,r17,3
81116c48:	4010977a 	slli	r8,r8,29
81116c4c:	10c0022c 	andhi	r3,r2,8
81116c50:	4462b03a 	or	r17,r8,r17
81116c54:	18000826 	beq	r3,zero,81116c78 <__adddf3+0x760>
81116c58:	4808d0fa 	srli	r4,r9,3
81116c5c:	20c0022c 	andhi	r3,r4,8
81116c60:	1800051e 	bne	r3,zero,81116c78 <__adddf3+0x760>
81116c64:	300cd0fa 	srli	r6,r6,3
81116c68:	4806977a 	slli	r3,r9,29
81116c6c:	2005883a 	mov	r2,r4
81116c70:	3825883a 	mov	r18,r7
81116c74:	19a2b03a 	or	r17,r3,r6
81116c78:	8810d77a 	srli	r8,r17,29
81116c7c:	100490fa 	slli	r2,r2,3
81116c80:	882290fa 	slli	r17,r17,3
81116c84:	0401ffc4 	movi	r16,2047
81116c88:	4090b03a 	or	r8,r8,r2
81116c8c:	003e4106 	br	81116594 <__reset+0xfb0f6594>
81116c90:	0141ffc4 	movi	r5,2047
81116c94:	117fc71e 	bne	r2,r5,81116bb4 <__reset+0xfb0f6bb4>
81116c98:	4811883a 	mov	r8,r9
81116c9c:	3023883a 	mov	r17,r6
81116ca0:	1021883a 	mov	r16,r2
81116ca4:	003e3b06 	br	81116594 <__reset+0xfb0f6594>
81116ca8:	10002f26 	beq	r2,zero,81116d68 <__adddf3+0x850>
81116cac:	4984b03a 	or	r2,r9,r6
81116cb0:	10001126 	beq	r2,zero,81116cf8 <__adddf3+0x7e0>
81116cb4:	4004d0fa 	srli	r2,r8,3
81116cb8:	8822d0fa 	srli	r17,r17,3
81116cbc:	4010977a 	slli	r8,r8,29
81116cc0:	10c0022c 	andhi	r3,r2,8
81116cc4:	4462b03a 	or	r17,r8,r17
81116cc8:	183feb26 	beq	r3,zero,81116c78 <__reset+0xfb0f6c78>
81116ccc:	4808d0fa 	srli	r4,r9,3
81116cd0:	20c0022c 	andhi	r3,r4,8
81116cd4:	183fe81e 	bne	r3,zero,81116c78 <__reset+0xfb0f6c78>
81116cd8:	300cd0fa 	srli	r6,r6,3
81116cdc:	4806977a 	slli	r3,r9,29
81116ce0:	2005883a 	mov	r2,r4
81116ce4:	19a2b03a 	or	r17,r3,r6
81116ce8:	003fe306 	br	81116c78 <__reset+0xfb0f6c78>
81116cec:	0011883a 	mov	r8,zero
81116cf0:	0005883a 	mov	r2,zero
81116cf4:	003e3f06 	br	811165f4 <__reset+0xfb0f65f4>
81116cf8:	0401ffc4 	movi	r16,2047
81116cfc:	003e2506 	br	81116594 <__reset+0xfb0f6594>
81116d00:	0013883a 	mov	r9,zero
81116d04:	003f8406 	br	81116b18 <__reset+0xfb0f6b18>
81116d08:	0005883a 	mov	r2,zero
81116d0c:	0007883a 	mov	r3,zero
81116d10:	003e8906 	br	81116738 <__reset+0xfb0f6738>
81116d14:	197ff804 	addi	r5,r3,-32
81116d18:	01000804 	movi	r4,32
81116d1c:	414ad83a 	srl	r5,r8,r5
81116d20:	19002426 	beq	r3,r4,81116db4 <__adddf3+0x89c>
81116d24:	01001004 	movi	r4,64
81116d28:	20c7c83a 	sub	r3,r4,r3
81116d2c:	40c6983a 	sll	r3,r8,r3
81116d30:	1c46b03a 	or	r3,r3,r17
81116d34:	1806c03a 	cmpne	r3,r3,zero
81116d38:	28e2b03a 	or	r17,r5,r3
81116d3c:	0007883a 	mov	r3,zero
81116d40:	003f2306 	br	811169d0 <__reset+0xfb0f69d0>
81116d44:	0007883a 	mov	r3,zero
81116d48:	5811883a 	mov	r8,r11
81116d4c:	00bfffc4 	movi	r2,-1
81116d50:	0401ffc4 	movi	r16,2047
81116d54:	003e7806 	br	81116738 <__reset+0xfb0f6738>
81116d58:	4462b03a 	or	r17,r8,r17
81116d5c:	8822c03a 	cmpne	r17,r17,zero
81116d60:	0009883a 	mov	r4,zero
81116d64:	003fa006 	br	81116be8 <__reset+0xfb0f6be8>
81116d68:	4811883a 	mov	r8,r9
81116d6c:	3023883a 	mov	r17,r6
81116d70:	0401ffc4 	movi	r16,2047
81116d74:	003e0706 	br	81116594 <__reset+0xfb0f6594>
81116d78:	4811883a 	mov	r8,r9
81116d7c:	3023883a 	mov	r17,r6
81116d80:	003e0406 	br	81116594 <__reset+0xfb0f6594>
81116d84:	21fff804 	addi	r7,r4,-32
81116d88:	01400804 	movi	r5,32
81116d8c:	41ced83a 	srl	r7,r8,r7
81116d90:	21400a26 	beq	r4,r5,81116dbc <__adddf3+0x8a4>
81116d94:	01401004 	movi	r5,64
81116d98:	2909c83a 	sub	r4,r5,r4
81116d9c:	4108983a 	sll	r4,r8,r4
81116da0:	2448b03a 	or	r4,r4,r17
81116da4:	2008c03a 	cmpne	r4,r4,zero
81116da8:	3922b03a 	or	r17,r7,r4
81116dac:	0009883a 	mov	r4,zero
81116db0:	003f8d06 	br	81116be8 <__reset+0xfb0f6be8>
81116db4:	0007883a 	mov	r3,zero
81116db8:	003fdd06 	br	81116d30 <__reset+0xfb0f6d30>
81116dbc:	0009883a 	mov	r4,zero
81116dc0:	003ff706 	br	81116da0 <__reset+0xfb0f6da0>

81116dc4 <__divdf3>:
81116dc4:	defff204 	addi	sp,sp,-56
81116dc8:	dd400915 	stw	r21,36(sp)
81116dcc:	282ad53a 	srli	r21,r5,20
81116dd0:	dd000815 	stw	r20,32(sp)
81116dd4:	2828d7fa 	srli	r20,r5,31
81116dd8:	dc000415 	stw	r16,16(sp)
81116ddc:	04000434 	movhi	r16,16
81116de0:	df000c15 	stw	fp,48(sp)
81116de4:	843fffc4 	addi	r16,r16,-1
81116de8:	dfc00d15 	stw	ra,52(sp)
81116dec:	ddc00b15 	stw	r23,44(sp)
81116df0:	dd800a15 	stw	r22,40(sp)
81116df4:	dcc00715 	stw	r19,28(sp)
81116df8:	dc800615 	stw	r18,24(sp)
81116dfc:	dc400515 	stw	r17,20(sp)
81116e00:	ad41ffcc 	andi	r21,r21,2047
81116e04:	2c20703a 	and	r16,r5,r16
81116e08:	a7003fcc 	andi	fp,r20,255
81116e0c:	a8006126 	beq	r21,zero,81116f94 <__divdf3+0x1d0>
81116e10:	0081ffc4 	movi	r2,2047
81116e14:	2025883a 	mov	r18,r4
81116e18:	a8803726 	beq	r21,r2,81116ef8 <__divdf3+0x134>
81116e1c:	80800434 	orhi	r2,r16,16
81116e20:	100490fa 	slli	r2,r2,3
81116e24:	2020d77a 	srli	r16,r4,29
81116e28:	202490fa 	slli	r18,r4,3
81116e2c:	ad7f0044 	addi	r21,r21,-1023
81116e30:	80a0b03a 	or	r16,r16,r2
81116e34:	0027883a 	mov	r19,zero
81116e38:	0013883a 	mov	r9,zero
81116e3c:	3804d53a 	srli	r2,r7,20
81116e40:	382cd7fa 	srli	r22,r7,31
81116e44:	04400434 	movhi	r17,16
81116e48:	8c7fffc4 	addi	r17,r17,-1
81116e4c:	1081ffcc 	andi	r2,r2,2047
81116e50:	3011883a 	mov	r8,r6
81116e54:	3c62703a 	and	r17,r7,r17
81116e58:	b5c03fcc 	andi	r23,r22,255
81116e5c:	10006c26 	beq	r2,zero,81117010 <__divdf3+0x24c>
81116e60:	00c1ffc4 	movi	r3,2047
81116e64:	10c06426 	beq	r2,r3,81116ff8 <__divdf3+0x234>
81116e68:	88c00434 	orhi	r3,r17,16
81116e6c:	180690fa 	slli	r3,r3,3
81116e70:	3022d77a 	srli	r17,r6,29
81116e74:	301090fa 	slli	r8,r6,3
81116e78:	10bf0044 	addi	r2,r2,-1023
81116e7c:	88e2b03a 	or	r17,r17,r3
81116e80:	000f883a 	mov	r7,zero
81116e84:	a58cf03a 	xor	r6,r20,r22
81116e88:	3cc8b03a 	or	r4,r7,r19
81116e8c:	a8abc83a 	sub	r21,r21,r2
81116e90:	008003c4 	movi	r2,15
81116e94:	3007883a 	mov	r3,r6
81116e98:	34c03fcc 	andi	r19,r6,255
81116e9c:	11009036 	bltu	r2,r4,811170e0 <__divdf3+0x31c>
81116ea0:	200890ba 	slli	r4,r4,2
81116ea4:	00a04474 	movhi	r2,33041
81116ea8:	109bae04 	addi	r2,r2,28344
81116eac:	2089883a 	add	r4,r4,r2
81116eb0:	20800017 	ldw	r2,0(r4)
81116eb4:	1000683a 	jmp	r2
81116eb8:	811170e0 	cmpeqi	r4,r16,17859
81116ebc:	81116f30 	cmpltui	r4,r16,17852
81116ec0:	811170d0 	cmplti	r4,r16,17859
81116ec4:	81116f24 	muli	r4,r16,17852
81116ec8:	811170d0 	cmplti	r4,r16,17859
81116ecc:	811170a4 	muli	r4,r16,17858
81116ed0:	811170d0 	cmplti	r4,r16,17859
81116ed4:	81116f24 	muli	r4,r16,17852
81116ed8:	81116f30 	cmpltui	r4,r16,17852
81116edc:	81116f30 	cmpltui	r4,r16,17852
81116ee0:	811170a4 	muli	r4,r16,17858
81116ee4:	81116f24 	muli	r4,r16,17852
81116ee8:	81116f14 	ori	r4,r16,17852
81116eec:	81116f14 	ori	r4,r16,17852
81116ef0:	81116f14 	ori	r4,r16,17852
81116ef4:	811173c4 	addi	r4,r16,17871
81116ef8:	2404b03a 	or	r2,r4,r16
81116efc:	1000661e 	bne	r2,zero,81117098 <__divdf3+0x2d4>
81116f00:	04c00204 	movi	r19,8
81116f04:	0021883a 	mov	r16,zero
81116f08:	0025883a 	mov	r18,zero
81116f0c:	02400084 	movi	r9,2
81116f10:	003fca06 	br	81116e3c <__reset+0xfb0f6e3c>
81116f14:	8023883a 	mov	r17,r16
81116f18:	9011883a 	mov	r8,r18
81116f1c:	e02f883a 	mov	r23,fp
81116f20:	480f883a 	mov	r7,r9
81116f24:	00800084 	movi	r2,2
81116f28:	3881311e 	bne	r7,r2,811173f0 <__divdf3+0x62c>
81116f2c:	b827883a 	mov	r19,r23
81116f30:	98c0004c 	andi	r3,r19,1
81116f34:	0081ffc4 	movi	r2,2047
81116f38:	000b883a 	mov	r5,zero
81116f3c:	0025883a 	mov	r18,zero
81116f40:	1004953a 	slli	r2,r2,20
81116f44:	18c03fcc 	andi	r3,r3,255
81116f48:	04400434 	movhi	r17,16
81116f4c:	8c7fffc4 	addi	r17,r17,-1
81116f50:	180697fa 	slli	r3,r3,31
81116f54:	2c4a703a 	and	r5,r5,r17
81116f58:	288ab03a 	or	r5,r5,r2
81116f5c:	28c6b03a 	or	r3,r5,r3
81116f60:	9005883a 	mov	r2,r18
81116f64:	dfc00d17 	ldw	ra,52(sp)
81116f68:	df000c17 	ldw	fp,48(sp)
81116f6c:	ddc00b17 	ldw	r23,44(sp)
81116f70:	dd800a17 	ldw	r22,40(sp)
81116f74:	dd400917 	ldw	r21,36(sp)
81116f78:	dd000817 	ldw	r20,32(sp)
81116f7c:	dcc00717 	ldw	r19,28(sp)
81116f80:	dc800617 	ldw	r18,24(sp)
81116f84:	dc400517 	ldw	r17,20(sp)
81116f88:	dc000417 	ldw	r16,16(sp)
81116f8c:	dec00e04 	addi	sp,sp,56
81116f90:	f800283a 	ret
81116f94:	2404b03a 	or	r2,r4,r16
81116f98:	2027883a 	mov	r19,r4
81116f9c:	10003926 	beq	r2,zero,81117084 <__divdf3+0x2c0>
81116fa0:	80012e26 	beq	r16,zero,8111745c <__divdf3+0x698>
81116fa4:	8009883a 	mov	r4,r16
81116fa8:	d9800315 	stw	r6,12(sp)
81116fac:	d9c00215 	stw	r7,8(sp)
81116fb0:	110bd040 	call	8110bd04 <__clzsi2>
81116fb4:	d9800317 	ldw	r6,12(sp)
81116fb8:	d9c00217 	ldw	r7,8(sp)
81116fbc:	113ffd44 	addi	r4,r2,-11
81116fc0:	00c00704 	movi	r3,28
81116fc4:	19012116 	blt	r3,r4,8111744c <__divdf3+0x688>
81116fc8:	00c00744 	movi	r3,29
81116fcc:	147ffe04 	addi	r17,r2,-8
81116fd0:	1907c83a 	sub	r3,r3,r4
81116fd4:	8460983a 	sll	r16,r16,r17
81116fd8:	98c6d83a 	srl	r3,r19,r3
81116fdc:	9c64983a 	sll	r18,r19,r17
81116fe0:	1c20b03a 	or	r16,r3,r16
81116fe4:	1080fcc4 	addi	r2,r2,1011
81116fe8:	00abc83a 	sub	r21,zero,r2
81116fec:	0027883a 	mov	r19,zero
81116ff0:	0013883a 	mov	r9,zero
81116ff4:	003f9106 	br	81116e3c <__reset+0xfb0f6e3c>
81116ff8:	3446b03a 	or	r3,r6,r17
81116ffc:	18001f1e 	bne	r3,zero,8111707c <__divdf3+0x2b8>
81117000:	0023883a 	mov	r17,zero
81117004:	0011883a 	mov	r8,zero
81117008:	01c00084 	movi	r7,2
8111700c:	003f9d06 	br	81116e84 <__reset+0xfb0f6e84>
81117010:	3446b03a 	or	r3,r6,r17
81117014:	18001526 	beq	r3,zero,8111706c <__divdf3+0x2a8>
81117018:	88011b26 	beq	r17,zero,81117488 <__divdf3+0x6c4>
8111701c:	8809883a 	mov	r4,r17
81117020:	d9800315 	stw	r6,12(sp)
81117024:	da400115 	stw	r9,4(sp)
81117028:	110bd040 	call	8110bd04 <__clzsi2>
8111702c:	d9800317 	ldw	r6,12(sp)
81117030:	da400117 	ldw	r9,4(sp)
81117034:	113ffd44 	addi	r4,r2,-11
81117038:	00c00704 	movi	r3,28
8111703c:	19010e16 	blt	r3,r4,81117478 <__divdf3+0x6b4>
81117040:	00c00744 	movi	r3,29
81117044:	123ffe04 	addi	r8,r2,-8
81117048:	1907c83a 	sub	r3,r3,r4
8111704c:	8a22983a 	sll	r17,r17,r8
81117050:	30c6d83a 	srl	r3,r6,r3
81117054:	3210983a 	sll	r8,r6,r8
81117058:	1c62b03a 	or	r17,r3,r17
8111705c:	1080fcc4 	addi	r2,r2,1011
81117060:	0085c83a 	sub	r2,zero,r2
81117064:	000f883a 	mov	r7,zero
81117068:	003f8606 	br	81116e84 <__reset+0xfb0f6e84>
8111706c:	0023883a 	mov	r17,zero
81117070:	0011883a 	mov	r8,zero
81117074:	01c00044 	movi	r7,1
81117078:	003f8206 	br	81116e84 <__reset+0xfb0f6e84>
8111707c:	01c000c4 	movi	r7,3
81117080:	003f8006 	br	81116e84 <__reset+0xfb0f6e84>
81117084:	04c00104 	movi	r19,4
81117088:	0021883a 	mov	r16,zero
8111708c:	0025883a 	mov	r18,zero
81117090:	02400044 	movi	r9,1
81117094:	003f6906 	br	81116e3c <__reset+0xfb0f6e3c>
81117098:	04c00304 	movi	r19,12
8111709c:	024000c4 	movi	r9,3
811170a0:	003f6606 	br	81116e3c <__reset+0xfb0f6e3c>
811170a4:	01400434 	movhi	r5,16
811170a8:	0007883a 	mov	r3,zero
811170ac:	297fffc4 	addi	r5,r5,-1
811170b0:	04bfffc4 	movi	r18,-1
811170b4:	0081ffc4 	movi	r2,2047
811170b8:	003fa106 	br	81116f40 <__reset+0xfb0f6f40>
811170bc:	00c00044 	movi	r3,1
811170c0:	1887c83a 	sub	r3,r3,r2
811170c4:	01000e04 	movi	r4,56
811170c8:	20c1210e 	bge	r4,r3,81117550 <__divdf3+0x78c>
811170cc:	98c0004c 	andi	r3,r19,1
811170d0:	0005883a 	mov	r2,zero
811170d4:	000b883a 	mov	r5,zero
811170d8:	0025883a 	mov	r18,zero
811170dc:	003f9806 	br	81116f40 <__reset+0xfb0f6f40>
811170e0:	8c00fd36 	bltu	r17,r16,811174d8 <__divdf3+0x714>
811170e4:	8440fb26 	beq	r16,r17,811174d4 <__divdf3+0x710>
811170e8:	8007883a 	mov	r3,r16
811170ec:	ad7fffc4 	addi	r21,r21,-1
811170f0:	0021883a 	mov	r16,zero
811170f4:	4004d63a 	srli	r2,r8,24
811170f8:	8822923a 	slli	r17,r17,8
811170fc:	1809883a 	mov	r4,r3
81117100:	402c923a 	slli	r22,r8,8
81117104:	88b8b03a 	or	fp,r17,r2
81117108:	e028d43a 	srli	r20,fp,16
8111710c:	d8c00015 	stw	r3,0(sp)
81117110:	e5ffffcc 	andi	r23,fp,65535
81117114:	a00b883a 	mov	r5,r20
81117118:	111645c0 	call	8111645c <__udivsi3>
8111711c:	d8c00017 	ldw	r3,0(sp)
81117120:	a00b883a 	mov	r5,r20
81117124:	d8800315 	stw	r2,12(sp)
81117128:	1809883a 	mov	r4,r3
8111712c:	11164c00 	call	811164c0 <__umodsi3>
81117130:	d9800317 	ldw	r6,12(sp)
81117134:	1006943a 	slli	r3,r2,16
81117138:	9004d43a 	srli	r2,r18,16
8111713c:	b9a3383a 	mul	r17,r23,r6
81117140:	10c4b03a 	or	r2,r2,r3
81117144:	1440062e 	bgeu	r2,r17,81117160 <__divdf3+0x39c>
81117148:	1705883a 	add	r2,r2,fp
8111714c:	30ffffc4 	addi	r3,r6,-1
81117150:	1700ee36 	bltu	r2,fp,8111750c <__divdf3+0x748>
81117154:	1440ed2e 	bgeu	r2,r17,8111750c <__divdf3+0x748>
81117158:	31bfff84 	addi	r6,r6,-2
8111715c:	1705883a 	add	r2,r2,fp
81117160:	1463c83a 	sub	r17,r2,r17
81117164:	a00b883a 	mov	r5,r20
81117168:	8809883a 	mov	r4,r17
8111716c:	d9800315 	stw	r6,12(sp)
81117170:	111645c0 	call	8111645c <__udivsi3>
81117174:	a00b883a 	mov	r5,r20
81117178:	8809883a 	mov	r4,r17
8111717c:	d8800215 	stw	r2,8(sp)
81117180:	11164c00 	call	811164c0 <__umodsi3>
81117184:	d9c00217 	ldw	r7,8(sp)
81117188:	1004943a 	slli	r2,r2,16
8111718c:	94bfffcc 	andi	r18,r18,65535
81117190:	b9d1383a 	mul	r8,r23,r7
81117194:	90a4b03a 	or	r18,r18,r2
81117198:	d9800317 	ldw	r6,12(sp)
8111719c:	9200062e 	bgeu	r18,r8,811171b8 <__divdf3+0x3f4>
811171a0:	9725883a 	add	r18,r18,fp
811171a4:	38bfffc4 	addi	r2,r7,-1
811171a8:	9700d636 	bltu	r18,fp,81117504 <__divdf3+0x740>
811171ac:	9200d52e 	bgeu	r18,r8,81117504 <__divdf3+0x740>
811171b0:	39ffff84 	addi	r7,r7,-2
811171b4:	9725883a 	add	r18,r18,fp
811171b8:	3004943a 	slli	r2,r6,16
811171bc:	b012d43a 	srli	r9,r22,16
811171c0:	b1bfffcc 	andi	r6,r22,65535
811171c4:	11e2b03a 	or	r17,r2,r7
811171c8:	8806d43a 	srli	r3,r17,16
811171cc:	893fffcc 	andi	r4,r17,65535
811171d0:	218b383a 	mul	r5,r4,r6
811171d4:	30c5383a 	mul	r2,r6,r3
811171d8:	2249383a 	mul	r4,r4,r9
811171dc:	280ed43a 	srli	r7,r5,16
811171e0:	9225c83a 	sub	r18,r18,r8
811171e4:	2089883a 	add	r4,r4,r2
811171e8:	3909883a 	add	r4,r7,r4
811171ec:	1a47383a 	mul	r3,r3,r9
811171f0:	2080022e 	bgeu	r4,r2,811171fc <__divdf3+0x438>
811171f4:	00800074 	movhi	r2,1
811171f8:	1887883a 	add	r3,r3,r2
811171fc:	2004d43a 	srli	r2,r4,16
81117200:	2008943a 	slli	r4,r4,16
81117204:	297fffcc 	andi	r5,r5,65535
81117208:	10c7883a 	add	r3,r2,r3
8111720c:	2149883a 	add	r4,r4,r5
81117210:	90c0a536 	bltu	r18,r3,811174a8 <__divdf3+0x6e4>
81117214:	90c0bf26 	beq	r18,r3,81117514 <__divdf3+0x750>
81117218:	90c7c83a 	sub	r3,r18,r3
8111721c:	810fc83a 	sub	r7,r16,r4
81117220:	81e5803a 	cmpltu	r18,r16,r7
81117224:	1ca5c83a 	sub	r18,r3,r18
81117228:	e480c126 	beq	fp,r18,81117530 <__divdf3+0x76c>
8111722c:	a00b883a 	mov	r5,r20
81117230:	9009883a 	mov	r4,r18
81117234:	d9800315 	stw	r6,12(sp)
81117238:	d9c00215 	stw	r7,8(sp)
8111723c:	da400115 	stw	r9,4(sp)
81117240:	111645c0 	call	8111645c <__udivsi3>
81117244:	a00b883a 	mov	r5,r20
81117248:	9009883a 	mov	r4,r18
8111724c:	d8800015 	stw	r2,0(sp)
81117250:	11164c00 	call	811164c0 <__umodsi3>
81117254:	d9c00217 	ldw	r7,8(sp)
81117258:	da000017 	ldw	r8,0(sp)
8111725c:	1006943a 	slli	r3,r2,16
81117260:	3804d43a 	srli	r2,r7,16
81117264:	ba21383a 	mul	r16,r23,r8
81117268:	d9800317 	ldw	r6,12(sp)
8111726c:	10c4b03a 	or	r2,r2,r3
81117270:	da400117 	ldw	r9,4(sp)
81117274:	1400062e 	bgeu	r2,r16,81117290 <__divdf3+0x4cc>
81117278:	1705883a 	add	r2,r2,fp
8111727c:	40ffffc4 	addi	r3,r8,-1
81117280:	1700ad36 	bltu	r2,fp,81117538 <__divdf3+0x774>
81117284:	1400ac2e 	bgeu	r2,r16,81117538 <__divdf3+0x774>
81117288:	423fff84 	addi	r8,r8,-2
8111728c:	1705883a 	add	r2,r2,fp
81117290:	1421c83a 	sub	r16,r2,r16
81117294:	a00b883a 	mov	r5,r20
81117298:	8009883a 	mov	r4,r16
8111729c:	d9800315 	stw	r6,12(sp)
811172a0:	d9c00215 	stw	r7,8(sp)
811172a4:	da000015 	stw	r8,0(sp)
811172a8:	da400115 	stw	r9,4(sp)
811172ac:	111645c0 	call	8111645c <__udivsi3>
811172b0:	8009883a 	mov	r4,r16
811172b4:	a00b883a 	mov	r5,r20
811172b8:	1025883a 	mov	r18,r2
811172bc:	11164c00 	call	811164c0 <__umodsi3>
811172c0:	d9c00217 	ldw	r7,8(sp)
811172c4:	1004943a 	slli	r2,r2,16
811172c8:	bcaf383a 	mul	r23,r23,r18
811172cc:	393fffcc 	andi	r4,r7,65535
811172d0:	2088b03a 	or	r4,r4,r2
811172d4:	d9800317 	ldw	r6,12(sp)
811172d8:	da000017 	ldw	r8,0(sp)
811172dc:	da400117 	ldw	r9,4(sp)
811172e0:	25c0062e 	bgeu	r4,r23,811172fc <__divdf3+0x538>
811172e4:	2709883a 	add	r4,r4,fp
811172e8:	90bfffc4 	addi	r2,r18,-1
811172ec:	27009436 	bltu	r4,fp,81117540 <__divdf3+0x77c>
811172f0:	25c0932e 	bgeu	r4,r23,81117540 <__divdf3+0x77c>
811172f4:	94bfff84 	addi	r18,r18,-2
811172f8:	2709883a 	add	r4,r4,fp
811172fc:	4004943a 	slli	r2,r8,16
81117300:	25efc83a 	sub	r23,r4,r23
81117304:	1490b03a 	or	r8,r2,r18
81117308:	4008d43a 	srli	r4,r8,16
8111730c:	40ffffcc 	andi	r3,r8,65535
81117310:	30c5383a 	mul	r2,r6,r3
81117314:	1a47383a 	mul	r3,r3,r9
81117318:	310d383a 	mul	r6,r6,r4
8111731c:	100ad43a 	srli	r5,r2,16
81117320:	4913383a 	mul	r9,r9,r4
81117324:	1987883a 	add	r3,r3,r6
81117328:	28c7883a 	add	r3,r5,r3
8111732c:	1980022e 	bgeu	r3,r6,81117338 <__divdf3+0x574>
81117330:	01000074 	movhi	r4,1
81117334:	4913883a 	add	r9,r9,r4
81117338:	1808d43a 	srli	r4,r3,16
8111733c:	1806943a 	slli	r3,r3,16
81117340:	10bfffcc 	andi	r2,r2,65535
81117344:	2253883a 	add	r9,r4,r9
81117348:	1887883a 	add	r3,r3,r2
8111734c:	ba403836 	bltu	r23,r9,81117430 <__divdf3+0x66c>
81117350:	ba403626 	beq	r23,r9,8111742c <__divdf3+0x668>
81117354:	42000054 	ori	r8,r8,1
81117358:	a880ffc4 	addi	r2,r21,1023
8111735c:	00bf570e 	bge	zero,r2,811170bc <__reset+0xfb0f70bc>
81117360:	40c001cc 	andi	r3,r8,7
81117364:	18000726 	beq	r3,zero,81117384 <__divdf3+0x5c0>
81117368:	40c003cc 	andi	r3,r8,15
8111736c:	01000104 	movi	r4,4
81117370:	19000426 	beq	r3,r4,81117384 <__divdf3+0x5c0>
81117374:	4107883a 	add	r3,r8,r4
81117378:	1a11803a 	cmpltu	r8,r3,r8
8111737c:	8a23883a 	add	r17,r17,r8
81117380:	1811883a 	mov	r8,r3
81117384:	88c0402c 	andhi	r3,r17,256
81117388:	18000426 	beq	r3,zero,8111739c <__divdf3+0x5d8>
8111738c:	00ffc034 	movhi	r3,65280
81117390:	18ffffc4 	addi	r3,r3,-1
81117394:	a8810004 	addi	r2,r21,1024
81117398:	88e2703a 	and	r17,r17,r3
8111739c:	00c1ff84 	movi	r3,2046
811173a0:	18bee316 	blt	r3,r2,81116f30 <__reset+0xfb0f6f30>
811173a4:	8824977a 	slli	r18,r17,29
811173a8:	4010d0fa 	srli	r8,r8,3
811173ac:	8822927a 	slli	r17,r17,9
811173b0:	1081ffcc 	andi	r2,r2,2047
811173b4:	9224b03a 	or	r18,r18,r8
811173b8:	880ad33a 	srli	r5,r17,12
811173bc:	98c0004c 	andi	r3,r19,1
811173c0:	003edf06 	br	81116f40 <__reset+0xfb0f6f40>
811173c4:	8080022c 	andhi	r2,r16,8
811173c8:	10001226 	beq	r2,zero,81117414 <__divdf3+0x650>
811173cc:	8880022c 	andhi	r2,r17,8
811173d0:	1000101e 	bne	r2,zero,81117414 <__divdf3+0x650>
811173d4:	00800434 	movhi	r2,16
811173d8:	89400234 	orhi	r5,r17,8
811173dc:	10bfffc4 	addi	r2,r2,-1
811173e0:	b007883a 	mov	r3,r22
811173e4:	288a703a 	and	r5,r5,r2
811173e8:	4025883a 	mov	r18,r8
811173ec:	003f3106 	br	811170b4 <__reset+0xfb0f70b4>
811173f0:	008000c4 	movi	r2,3
811173f4:	3880a626 	beq	r7,r2,81117690 <__divdf3+0x8cc>
811173f8:	00800044 	movi	r2,1
811173fc:	3880521e 	bne	r7,r2,81117548 <__divdf3+0x784>
81117400:	b807883a 	mov	r3,r23
81117404:	0005883a 	mov	r2,zero
81117408:	000b883a 	mov	r5,zero
8111740c:	0025883a 	mov	r18,zero
81117410:	003ecb06 	br	81116f40 <__reset+0xfb0f6f40>
81117414:	00800434 	movhi	r2,16
81117418:	81400234 	orhi	r5,r16,8
8111741c:	10bfffc4 	addi	r2,r2,-1
81117420:	a007883a 	mov	r3,r20
81117424:	288a703a 	and	r5,r5,r2
81117428:	003f2206 	br	811170b4 <__reset+0xfb0f70b4>
8111742c:	183fca26 	beq	r3,zero,81117358 <__reset+0xfb0f7358>
81117430:	e5ef883a 	add	r23,fp,r23
81117434:	40bfffc4 	addi	r2,r8,-1
81117438:	bf00392e 	bgeu	r23,fp,81117520 <__divdf3+0x75c>
8111743c:	1011883a 	mov	r8,r2
81117440:	ba7fc41e 	bne	r23,r9,81117354 <__reset+0xfb0f7354>
81117444:	b0ffc31e 	bne	r22,r3,81117354 <__reset+0xfb0f7354>
81117448:	003fc306 	br	81117358 <__reset+0xfb0f7358>
8111744c:	143ff604 	addi	r16,r2,-40
81117450:	9c20983a 	sll	r16,r19,r16
81117454:	0025883a 	mov	r18,zero
81117458:	003ee206 	br	81116fe4 <__reset+0xfb0f6fe4>
8111745c:	d9800315 	stw	r6,12(sp)
81117460:	d9c00215 	stw	r7,8(sp)
81117464:	110bd040 	call	8110bd04 <__clzsi2>
81117468:	10800804 	addi	r2,r2,32
8111746c:	d9c00217 	ldw	r7,8(sp)
81117470:	d9800317 	ldw	r6,12(sp)
81117474:	003ed106 	br	81116fbc <__reset+0xfb0f6fbc>
81117478:	147ff604 	addi	r17,r2,-40
8111747c:	3462983a 	sll	r17,r6,r17
81117480:	0011883a 	mov	r8,zero
81117484:	003ef506 	br	8111705c <__reset+0xfb0f705c>
81117488:	3009883a 	mov	r4,r6
8111748c:	d9800315 	stw	r6,12(sp)
81117490:	da400115 	stw	r9,4(sp)
81117494:	110bd040 	call	8110bd04 <__clzsi2>
81117498:	10800804 	addi	r2,r2,32
8111749c:	da400117 	ldw	r9,4(sp)
811174a0:	d9800317 	ldw	r6,12(sp)
811174a4:	003ee306 	br	81117034 <__reset+0xfb0f7034>
811174a8:	85a1883a 	add	r16,r16,r22
811174ac:	8585803a 	cmpltu	r2,r16,r22
811174b0:	1705883a 	add	r2,r2,fp
811174b4:	14a5883a 	add	r18,r2,r18
811174b8:	88bfffc4 	addi	r2,r17,-1
811174bc:	e4800c2e 	bgeu	fp,r18,811174f0 <__divdf3+0x72c>
811174c0:	90c03e36 	bltu	r18,r3,811175bc <__divdf3+0x7f8>
811174c4:	1c806926 	beq	r3,r18,8111766c <__divdf3+0x8a8>
811174c8:	90c7c83a 	sub	r3,r18,r3
811174cc:	1023883a 	mov	r17,r2
811174d0:	003f5206 	br	8111721c <__reset+0xfb0f721c>
811174d4:	923f0436 	bltu	r18,r8,811170e8 <__reset+0xfb0f70e8>
811174d8:	800897fa 	slli	r4,r16,31
811174dc:	9004d07a 	srli	r2,r18,1
811174e0:	8006d07a 	srli	r3,r16,1
811174e4:	902097fa 	slli	r16,r18,31
811174e8:	20a4b03a 	or	r18,r4,r2
811174ec:	003f0106 	br	811170f4 <__reset+0xfb0f70f4>
811174f0:	e4bff51e 	bne	fp,r18,811174c8 <__reset+0xfb0f74c8>
811174f4:	85bff22e 	bgeu	r16,r22,811174c0 <__reset+0xfb0f74c0>
811174f8:	e0c7c83a 	sub	r3,fp,r3
811174fc:	1023883a 	mov	r17,r2
81117500:	003f4606 	br	8111721c <__reset+0xfb0f721c>
81117504:	100f883a 	mov	r7,r2
81117508:	003f2b06 	br	811171b8 <__reset+0xfb0f71b8>
8111750c:	180d883a 	mov	r6,r3
81117510:	003f1306 	br	81117160 <__reset+0xfb0f7160>
81117514:	813fe436 	bltu	r16,r4,811174a8 <__reset+0xfb0f74a8>
81117518:	0007883a 	mov	r3,zero
8111751c:	003f3f06 	br	8111721c <__reset+0xfb0f721c>
81117520:	ba402c36 	bltu	r23,r9,811175d4 <__divdf3+0x810>
81117524:	4dc05426 	beq	r9,r23,81117678 <__divdf3+0x8b4>
81117528:	1011883a 	mov	r8,r2
8111752c:	003f8906 	br	81117354 <__reset+0xfb0f7354>
81117530:	023fffc4 	movi	r8,-1
81117534:	003f8806 	br	81117358 <__reset+0xfb0f7358>
81117538:	1811883a 	mov	r8,r3
8111753c:	003f5406 	br	81117290 <__reset+0xfb0f7290>
81117540:	1025883a 	mov	r18,r2
81117544:	003f6d06 	br	811172fc <__reset+0xfb0f72fc>
81117548:	b827883a 	mov	r19,r23
8111754c:	003f8206 	br	81117358 <__reset+0xfb0f7358>
81117550:	010007c4 	movi	r4,31
81117554:	20c02616 	blt	r4,r3,811175f0 <__divdf3+0x82c>
81117558:	00800804 	movi	r2,32
8111755c:	10c5c83a 	sub	r2,r2,r3
81117560:	888a983a 	sll	r5,r17,r2
81117564:	40c8d83a 	srl	r4,r8,r3
81117568:	4084983a 	sll	r2,r8,r2
8111756c:	88e2d83a 	srl	r17,r17,r3
81117570:	2906b03a 	or	r3,r5,r4
81117574:	1004c03a 	cmpne	r2,r2,zero
81117578:	1886b03a 	or	r3,r3,r2
8111757c:	188001cc 	andi	r2,r3,7
81117580:	10000726 	beq	r2,zero,811175a0 <__divdf3+0x7dc>
81117584:	188003cc 	andi	r2,r3,15
81117588:	01000104 	movi	r4,4
8111758c:	11000426 	beq	r2,r4,811175a0 <__divdf3+0x7dc>
81117590:	1805883a 	mov	r2,r3
81117594:	10c00104 	addi	r3,r2,4
81117598:	1885803a 	cmpltu	r2,r3,r2
8111759c:	88a3883a 	add	r17,r17,r2
811175a0:	8880202c 	andhi	r2,r17,128
811175a4:	10002726 	beq	r2,zero,81117644 <__divdf3+0x880>
811175a8:	98c0004c 	andi	r3,r19,1
811175ac:	00800044 	movi	r2,1
811175b0:	000b883a 	mov	r5,zero
811175b4:	0025883a 	mov	r18,zero
811175b8:	003e6106 	br	81116f40 <__reset+0xfb0f6f40>
811175bc:	85a1883a 	add	r16,r16,r22
811175c0:	8585803a 	cmpltu	r2,r16,r22
811175c4:	1705883a 	add	r2,r2,fp
811175c8:	14a5883a 	add	r18,r2,r18
811175cc:	8c7fff84 	addi	r17,r17,-2
811175d0:	003f1106 	br	81117218 <__reset+0xfb0f7218>
811175d4:	b589883a 	add	r4,r22,r22
811175d8:	25ad803a 	cmpltu	r22,r4,r22
811175dc:	b739883a 	add	fp,r22,fp
811175e0:	40bfff84 	addi	r2,r8,-2
811175e4:	bf2f883a 	add	r23,r23,fp
811175e8:	202d883a 	mov	r22,r4
811175ec:	003f9306 	br	8111743c <__reset+0xfb0f743c>
811175f0:	013ff844 	movi	r4,-31
811175f4:	2085c83a 	sub	r2,r4,r2
811175f8:	8888d83a 	srl	r4,r17,r2
811175fc:	00800804 	movi	r2,32
81117600:	18802126 	beq	r3,r2,81117688 <__divdf3+0x8c4>
81117604:	00801004 	movi	r2,64
81117608:	10c5c83a 	sub	r2,r2,r3
8111760c:	8884983a 	sll	r2,r17,r2
81117610:	1204b03a 	or	r2,r2,r8
81117614:	1004c03a 	cmpne	r2,r2,zero
81117618:	2084b03a 	or	r2,r4,r2
8111761c:	144001cc 	andi	r17,r2,7
81117620:	88000d1e 	bne	r17,zero,81117658 <__divdf3+0x894>
81117624:	000b883a 	mov	r5,zero
81117628:	1024d0fa 	srli	r18,r2,3
8111762c:	98c0004c 	andi	r3,r19,1
81117630:	0005883a 	mov	r2,zero
81117634:	9464b03a 	or	r18,r18,r17
81117638:	003e4106 	br	81116f40 <__reset+0xfb0f6f40>
8111763c:	1007883a 	mov	r3,r2
81117640:	0023883a 	mov	r17,zero
81117644:	880a927a 	slli	r5,r17,9
81117648:	1805883a 	mov	r2,r3
8111764c:	8822977a 	slli	r17,r17,29
81117650:	280ad33a 	srli	r5,r5,12
81117654:	003ff406 	br	81117628 <__reset+0xfb0f7628>
81117658:	10c003cc 	andi	r3,r2,15
8111765c:	01000104 	movi	r4,4
81117660:	193ff626 	beq	r3,r4,8111763c <__reset+0xfb0f763c>
81117664:	0023883a 	mov	r17,zero
81117668:	003fca06 	br	81117594 <__reset+0xfb0f7594>
8111766c:	813fd336 	bltu	r16,r4,811175bc <__reset+0xfb0f75bc>
81117670:	1023883a 	mov	r17,r2
81117674:	003fa806 	br	81117518 <__reset+0xfb0f7518>
81117678:	b0ffd636 	bltu	r22,r3,811175d4 <__reset+0xfb0f75d4>
8111767c:	1011883a 	mov	r8,r2
81117680:	b0ff341e 	bne	r22,r3,81117354 <__reset+0xfb0f7354>
81117684:	003f3406 	br	81117358 <__reset+0xfb0f7358>
81117688:	0005883a 	mov	r2,zero
8111768c:	003fe006 	br	81117610 <__reset+0xfb0f7610>
81117690:	00800434 	movhi	r2,16
81117694:	89400234 	orhi	r5,r17,8
81117698:	10bfffc4 	addi	r2,r2,-1
8111769c:	b807883a 	mov	r3,r23
811176a0:	288a703a 	and	r5,r5,r2
811176a4:	4025883a 	mov	r18,r8
811176a8:	003e8206 	br	811170b4 <__reset+0xfb0f70b4>

811176ac <__eqdf2>:
811176ac:	2804d53a 	srli	r2,r5,20
811176b0:	3806d53a 	srli	r3,r7,20
811176b4:	02000434 	movhi	r8,16
811176b8:	423fffc4 	addi	r8,r8,-1
811176bc:	1081ffcc 	andi	r2,r2,2047
811176c0:	0281ffc4 	movi	r10,2047
811176c4:	2a12703a 	and	r9,r5,r8
811176c8:	18c1ffcc 	andi	r3,r3,2047
811176cc:	3a10703a 	and	r8,r7,r8
811176d0:	280ad7fa 	srli	r5,r5,31
811176d4:	380ed7fa 	srli	r7,r7,31
811176d8:	12801026 	beq	r2,r10,8111771c <__eqdf2+0x70>
811176dc:	0281ffc4 	movi	r10,2047
811176e0:	1a800a26 	beq	r3,r10,8111770c <__eqdf2+0x60>
811176e4:	10c00226 	beq	r2,r3,811176f0 <__eqdf2+0x44>
811176e8:	00800044 	movi	r2,1
811176ec:	f800283a 	ret
811176f0:	4a3ffd1e 	bne	r9,r8,811176e8 <__reset+0xfb0f76e8>
811176f4:	21bffc1e 	bne	r4,r6,811176e8 <__reset+0xfb0f76e8>
811176f8:	29c00c26 	beq	r5,r7,8111772c <__eqdf2+0x80>
811176fc:	103ffa1e 	bne	r2,zero,811176e8 <__reset+0xfb0f76e8>
81117700:	2244b03a 	or	r2,r4,r9
81117704:	1004c03a 	cmpne	r2,r2,zero
81117708:	f800283a 	ret
8111770c:	3214b03a 	or	r10,r6,r8
81117710:	503ff426 	beq	r10,zero,811176e4 <__reset+0xfb0f76e4>
81117714:	00800044 	movi	r2,1
81117718:	f800283a 	ret
8111771c:	2254b03a 	or	r10,r4,r9
81117720:	503fee26 	beq	r10,zero,811176dc <__reset+0xfb0f76dc>
81117724:	00800044 	movi	r2,1
81117728:	f800283a 	ret
8111772c:	0005883a 	mov	r2,zero
81117730:	f800283a 	ret

81117734 <__gedf2>:
81117734:	2804d53a 	srli	r2,r5,20
81117738:	3806d53a 	srli	r3,r7,20
8111773c:	02000434 	movhi	r8,16
81117740:	423fffc4 	addi	r8,r8,-1
81117744:	1081ffcc 	andi	r2,r2,2047
81117748:	0241ffc4 	movi	r9,2047
8111774c:	2a14703a 	and	r10,r5,r8
81117750:	18c1ffcc 	andi	r3,r3,2047
81117754:	3a10703a 	and	r8,r7,r8
81117758:	280ad7fa 	srli	r5,r5,31
8111775c:	380ed7fa 	srli	r7,r7,31
81117760:	12401d26 	beq	r2,r9,811177d8 <__gedf2+0xa4>
81117764:	0241ffc4 	movi	r9,2047
81117768:	1a401226 	beq	r3,r9,811177b4 <__gedf2+0x80>
8111776c:	1000081e 	bne	r2,zero,81117790 <__gedf2+0x5c>
81117770:	2296b03a 	or	r11,r4,r10
81117774:	5813003a 	cmpeq	r9,r11,zero
81117778:	1800091e 	bne	r3,zero,811177a0 <__gedf2+0x6c>
8111777c:	3218b03a 	or	r12,r6,r8
81117780:	6000071e 	bne	r12,zero,811177a0 <__gedf2+0x6c>
81117784:	0005883a 	mov	r2,zero
81117788:	5800101e 	bne	r11,zero,811177cc <__gedf2+0x98>
8111778c:	f800283a 	ret
81117790:	18000c1e 	bne	r3,zero,811177c4 <__gedf2+0x90>
81117794:	3212b03a 	or	r9,r6,r8
81117798:	48000c26 	beq	r9,zero,811177cc <__gedf2+0x98>
8111779c:	0013883a 	mov	r9,zero
811177a0:	39c03fcc 	andi	r7,r7,255
811177a4:	48000826 	beq	r9,zero,811177c8 <__gedf2+0x94>
811177a8:	38000926 	beq	r7,zero,811177d0 <__gedf2+0x9c>
811177ac:	00800044 	movi	r2,1
811177b0:	f800283a 	ret
811177b4:	3212b03a 	or	r9,r6,r8
811177b8:	483fec26 	beq	r9,zero,8111776c <__reset+0xfb0f776c>
811177bc:	00bfff84 	movi	r2,-2
811177c0:	f800283a 	ret
811177c4:	39c03fcc 	andi	r7,r7,255
811177c8:	29c00626 	beq	r5,r7,811177e4 <__gedf2+0xb0>
811177cc:	283ff726 	beq	r5,zero,811177ac <__reset+0xfb0f77ac>
811177d0:	00bfffc4 	movi	r2,-1
811177d4:	f800283a 	ret
811177d8:	2292b03a 	or	r9,r4,r10
811177dc:	483fe126 	beq	r9,zero,81117764 <__reset+0xfb0f7764>
811177e0:	003ff606 	br	811177bc <__reset+0xfb0f77bc>
811177e4:	18bff916 	blt	r3,r2,811177cc <__reset+0xfb0f77cc>
811177e8:	10c00316 	blt	r2,r3,811177f8 <__gedf2+0xc4>
811177ec:	42bff736 	bltu	r8,r10,811177cc <__reset+0xfb0f77cc>
811177f0:	52000326 	beq	r10,r8,81117800 <__gedf2+0xcc>
811177f4:	5200042e 	bgeu	r10,r8,81117808 <__gedf2+0xd4>
811177f8:	283fec1e 	bne	r5,zero,811177ac <__reset+0xfb0f77ac>
811177fc:	003ff406 	br	811177d0 <__reset+0xfb0f77d0>
81117800:	313ff236 	bltu	r6,r4,811177cc <__reset+0xfb0f77cc>
81117804:	21bffc36 	bltu	r4,r6,811177f8 <__reset+0xfb0f77f8>
81117808:	0005883a 	mov	r2,zero
8111780c:	f800283a 	ret

81117810 <__ledf2>:
81117810:	2804d53a 	srli	r2,r5,20
81117814:	3810d53a 	srli	r8,r7,20
81117818:	00c00434 	movhi	r3,16
8111781c:	18ffffc4 	addi	r3,r3,-1
81117820:	1081ffcc 	andi	r2,r2,2047
81117824:	0241ffc4 	movi	r9,2047
81117828:	28d4703a 	and	r10,r5,r3
8111782c:	4201ffcc 	andi	r8,r8,2047
81117830:	38c6703a 	and	r3,r7,r3
81117834:	280ad7fa 	srli	r5,r5,31
81117838:	380ed7fa 	srli	r7,r7,31
8111783c:	12401f26 	beq	r2,r9,811178bc <__ledf2+0xac>
81117840:	0241ffc4 	movi	r9,2047
81117844:	42401426 	beq	r8,r9,81117898 <__ledf2+0x88>
81117848:	1000091e 	bne	r2,zero,81117870 <__ledf2+0x60>
8111784c:	2296b03a 	or	r11,r4,r10
81117850:	5813003a 	cmpeq	r9,r11,zero
81117854:	29403fcc 	andi	r5,r5,255
81117858:	40000a1e 	bne	r8,zero,81117884 <__ledf2+0x74>
8111785c:	30d8b03a 	or	r12,r6,r3
81117860:	6000081e 	bne	r12,zero,81117884 <__ledf2+0x74>
81117864:	0005883a 	mov	r2,zero
81117868:	5800111e 	bne	r11,zero,811178b0 <__ledf2+0xa0>
8111786c:	f800283a 	ret
81117870:	29403fcc 	andi	r5,r5,255
81117874:	40000c1e 	bne	r8,zero,811178a8 <__ledf2+0x98>
81117878:	30d2b03a 	or	r9,r6,r3
8111787c:	48000c26 	beq	r9,zero,811178b0 <__ledf2+0xa0>
81117880:	0013883a 	mov	r9,zero
81117884:	39c03fcc 	andi	r7,r7,255
81117888:	48000826 	beq	r9,zero,811178ac <__ledf2+0x9c>
8111788c:	38001126 	beq	r7,zero,811178d4 <__ledf2+0xc4>
81117890:	00800044 	movi	r2,1
81117894:	f800283a 	ret
81117898:	30d2b03a 	or	r9,r6,r3
8111789c:	483fea26 	beq	r9,zero,81117848 <__reset+0xfb0f7848>
811178a0:	00800084 	movi	r2,2
811178a4:	f800283a 	ret
811178a8:	39c03fcc 	andi	r7,r7,255
811178ac:	39400726 	beq	r7,r5,811178cc <__ledf2+0xbc>
811178b0:	2800081e 	bne	r5,zero,811178d4 <__ledf2+0xc4>
811178b4:	00800044 	movi	r2,1
811178b8:	f800283a 	ret
811178bc:	2292b03a 	or	r9,r4,r10
811178c0:	483fdf26 	beq	r9,zero,81117840 <__reset+0xfb0f7840>
811178c4:	00800084 	movi	r2,2
811178c8:	f800283a 	ret
811178cc:	4080030e 	bge	r8,r2,811178dc <__ledf2+0xcc>
811178d0:	383fef26 	beq	r7,zero,81117890 <__reset+0xfb0f7890>
811178d4:	00bfffc4 	movi	r2,-1
811178d8:	f800283a 	ret
811178dc:	123feb16 	blt	r2,r8,8111788c <__reset+0xfb0f788c>
811178e0:	1abff336 	bltu	r3,r10,811178b0 <__reset+0xfb0f78b0>
811178e4:	50c00326 	beq	r10,r3,811178f4 <__ledf2+0xe4>
811178e8:	50c0042e 	bgeu	r10,r3,811178fc <__ledf2+0xec>
811178ec:	283fe81e 	bne	r5,zero,81117890 <__reset+0xfb0f7890>
811178f0:	003ff806 	br	811178d4 <__reset+0xfb0f78d4>
811178f4:	313fee36 	bltu	r6,r4,811178b0 <__reset+0xfb0f78b0>
811178f8:	21bffc36 	bltu	r4,r6,811178ec <__reset+0xfb0f78ec>
811178fc:	0005883a 	mov	r2,zero
81117900:	f800283a 	ret

81117904 <__subdf3>:
81117904:	02000434 	movhi	r8,16
81117908:	423fffc4 	addi	r8,r8,-1
8111790c:	defffb04 	addi	sp,sp,-20
81117910:	2a14703a 	and	r10,r5,r8
81117914:	3812d53a 	srli	r9,r7,20
81117918:	3a10703a 	and	r8,r7,r8
8111791c:	2006d77a 	srli	r3,r4,29
81117920:	3004d77a 	srli	r2,r6,29
81117924:	dc000015 	stw	r16,0(sp)
81117928:	501490fa 	slli	r10,r10,3
8111792c:	2820d53a 	srli	r16,r5,20
81117930:	401090fa 	slli	r8,r8,3
81117934:	dc800215 	stw	r18,8(sp)
81117938:	dc400115 	stw	r17,4(sp)
8111793c:	dfc00415 	stw	ra,16(sp)
81117940:	202290fa 	slli	r17,r4,3
81117944:	dcc00315 	stw	r19,12(sp)
81117948:	4a41ffcc 	andi	r9,r9,2047
8111794c:	0101ffc4 	movi	r4,2047
81117950:	2824d7fa 	srli	r18,r5,31
81117954:	8401ffcc 	andi	r16,r16,2047
81117958:	50c6b03a 	or	r3,r10,r3
8111795c:	380ed7fa 	srli	r7,r7,31
81117960:	408ab03a 	or	r5,r8,r2
81117964:	300c90fa 	slli	r6,r6,3
81117968:	49009626 	beq	r9,r4,81117bc4 <__subdf3+0x2c0>
8111796c:	39c0005c 	xori	r7,r7,1
81117970:	8245c83a 	sub	r2,r16,r9
81117974:	3c807426 	beq	r7,r18,81117b48 <__subdf3+0x244>
81117978:	0080af0e 	bge	zero,r2,81117c38 <__subdf3+0x334>
8111797c:	48002a1e 	bne	r9,zero,81117a28 <__subdf3+0x124>
81117980:	2988b03a 	or	r4,r5,r6
81117984:	20009a1e 	bne	r4,zero,81117bf0 <__subdf3+0x2ec>
81117988:	888001cc 	andi	r2,r17,7
8111798c:	10000726 	beq	r2,zero,811179ac <__subdf3+0xa8>
81117990:	888003cc 	andi	r2,r17,15
81117994:	01000104 	movi	r4,4
81117998:	11000426 	beq	r2,r4,811179ac <__subdf3+0xa8>
8111799c:	890b883a 	add	r5,r17,r4
811179a0:	2c63803a 	cmpltu	r17,r5,r17
811179a4:	1c47883a 	add	r3,r3,r17
811179a8:	2823883a 	mov	r17,r5
811179ac:	1880202c 	andhi	r2,r3,128
811179b0:	10005926 	beq	r2,zero,81117b18 <__subdf3+0x214>
811179b4:	84000044 	addi	r16,r16,1
811179b8:	0081ffc4 	movi	r2,2047
811179bc:	8080be26 	beq	r16,r2,81117cb8 <__subdf3+0x3b4>
811179c0:	017fe034 	movhi	r5,65408
811179c4:	297fffc4 	addi	r5,r5,-1
811179c8:	1946703a 	and	r3,r3,r5
811179cc:	1804977a 	slli	r2,r3,29
811179d0:	1806927a 	slli	r3,r3,9
811179d4:	8822d0fa 	srli	r17,r17,3
811179d8:	8401ffcc 	andi	r16,r16,2047
811179dc:	180ad33a 	srli	r5,r3,12
811179e0:	9100004c 	andi	r4,r18,1
811179e4:	1444b03a 	or	r2,r2,r17
811179e8:	80c1ffcc 	andi	r3,r16,2047
811179ec:	1820953a 	slli	r16,r3,20
811179f0:	20c03fcc 	andi	r3,r4,255
811179f4:	180897fa 	slli	r4,r3,31
811179f8:	00c00434 	movhi	r3,16
811179fc:	18ffffc4 	addi	r3,r3,-1
81117a00:	28c6703a 	and	r3,r5,r3
81117a04:	1c06b03a 	or	r3,r3,r16
81117a08:	1906b03a 	or	r3,r3,r4
81117a0c:	dfc00417 	ldw	ra,16(sp)
81117a10:	dcc00317 	ldw	r19,12(sp)
81117a14:	dc800217 	ldw	r18,8(sp)
81117a18:	dc400117 	ldw	r17,4(sp)
81117a1c:	dc000017 	ldw	r16,0(sp)
81117a20:	dec00504 	addi	sp,sp,20
81117a24:	f800283a 	ret
81117a28:	0101ffc4 	movi	r4,2047
81117a2c:	813fd626 	beq	r16,r4,81117988 <__reset+0xfb0f7988>
81117a30:	29402034 	orhi	r5,r5,128
81117a34:	01000e04 	movi	r4,56
81117a38:	2080a316 	blt	r4,r2,81117cc8 <__subdf3+0x3c4>
81117a3c:	010007c4 	movi	r4,31
81117a40:	2080c616 	blt	r4,r2,81117d5c <__subdf3+0x458>
81117a44:	01000804 	movi	r4,32
81117a48:	2089c83a 	sub	r4,r4,r2
81117a4c:	2910983a 	sll	r8,r5,r4
81117a50:	308ed83a 	srl	r7,r6,r2
81117a54:	3108983a 	sll	r4,r6,r4
81117a58:	2884d83a 	srl	r2,r5,r2
81117a5c:	41ccb03a 	or	r6,r8,r7
81117a60:	2008c03a 	cmpne	r4,r4,zero
81117a64:	310cb03a 	or	r6,r6,r4
81117a68:	898dc83a 	sub	r6,r17,r6
81117a6c:	89a3803a 	cmpltu	r17,r17,r6
81117a70:	1887c83a 	sub	r3,r3,r2
81117a74:	1c47c83a 	sub	r3,r3,r17
81117a78:	3023883a 	mov	r17,r6
81117a7c:	1880202c 	andhi	r2,r3,128
81117a80:	10002326 	beq	r2,zero,81117b10 <__subdf3+0x20c>
81117a84:	04c02034 	movhi	r19,128
81117a88:	9cffffc4 	addi	r19,r19,-1
81117a8c:	1ce6703a 	and	r19,r3,r19
81117a90:	98007a26 	beq	r19,zero,81117c7c <__subdf3+0x378>
81117a94:	9809883a 	mov	r4,r19
81117a98:	110bd040 	call	8110bd04 <__clzsi2>
81117a9c:	113ffe04 	addi	r4,r2,-8
81117aa0:	00c007c4 	movi	r3,31
81117aa4:	19007b16 	blt	r3,r4,81117c94 <__subdf3+0x390>
81117aa8:	00800804 	movi	r2,32
81117aac:	1105c83a 	sub	r2,r2,r4
81117ab0:	8884d83a 	srl	r2,r17,r2
81117ab4:	9906983a 	sll	r3,r19,r4
81117ab8:	8922983a 	sll	r17,r17,r4
81117abc:	10c4b03a 	or	r2,r2,r3
81117ac0:	24007816 	blt	r4,r16,81117ca4 <__subdf3+0x3a0>
81117ac4:	2421c83a 	sub	r16,r4,r16
81117ac8:	80c00044 	addi	r3,r16,1
81117acc:	010007c4 	movi	r4,31
81117ad0:	20c09516 	blt	r4,r3,81117d28 <__subdf3+0x424>
81117ad4:	01400804 	movi	r5,32
81117ad8:	28cbc83a 	sub	r5,r5,r3
81117adc:	88c8d83a 	srl	r4,r17,r3
81117ae0:	8962983a 	sll	r17,r17,r5
81117ae4:	114a983a 	sll	r5,r2,r5
81117ae8:	10c6d83a 	srl	r3,r2,r3
81117aec:	8804c03a 	cmpne	r2,r17,zero
81117af0:	290ab03a 	or	r5,r5,r4
81117af4:	28a2b03a 	or	r17,r5,r2
81117af8:	0021883a 	mov	r16,zero
81117afc:	003fa206 	br	81117988 <__reset+0xfb0f7988>
81117b00:	2090b03a 	or	r8,r4,r2
81117b04:	40018e26 	beq	r8,zero,81118140 <__subdf3+0x83c>
81117b08:	1007883a 	mov	r3,r2
81117b0c:	2023883a 	mov	r17,r4
81117b10:	888001cc 	andi	r2,r17,7
81117b14:	103f9e1e 	bne	r2,zero,81117990 <__reset+0xfb0f7990>
81117b18:	1804977a 	slli	r2,r3,29
81117b1c:	8822d0fa 	srli	r17,r17,3
81117b20:	1810d0fa 	srli	r8,r3,3
81117b24:	9100004c 	andi	r4,r18,1
81117b28:	1444b03a 	or	r2,r2,r17
81117b2c:	00c1ffc4 	movi	r3,2047
81117b30:	80c02826 	beq	r16,r3,81117bd4 <__subdf3+0x2d0>
81117b34:	01400434 	movhi	r5,16
81117b38:	297fffc4 	addi	r5,r5,-1
81117b3c:	80e0703a 	and	r16,r16,r3
81117b40:	414a703a 	and	r5,r8,r5
81117b44:	003fa806 	br	811179e8 <__reset+0xfb0f79e8>
81117b48:	0080630e 	bge	zero,r2,81117cd8 <__subdf3+0x3d4>
81117b4c:	48003026 	beq	r9,zero,81117c10 <__subdf3+0x30c>
81117b50:	0101ffc4 	movi	r4,2047
81117b54:	813f8c26 	beq	r16,r4,81117988 <__reset+0xfb0f7988>
81117b58:	29402034 	orhi	r5,r5,128
81117b5c:	01000e04 	movi	r4,56
81117b60:	2080a90e 	bge	r4,r2,81117e08 <__subdf3+0x504>
81117b64:	298cb03a 	or	r6,r5,r6
81117b68:	3012c03a 	cmpne	r9,r6,zero
81117b6c:	0005883a 	mov	r2,zero
81117b70:	4c53883a 	add	r9,r9,r17
81117b74:	4c63803a 	cmpltu	r17,r9,r17
81117b78:	10c7883a 	add	r3,r2,r3
81117b7c:	88c7883a 	add	r3,r17,r3
81117b80:	4823883a 	mov	r17,r9
81117b84:	1880202c 	andhi	r2,r3,128
81117b88:	1000d026 	beq	r2,zero,81117ecc <__subdf3+0x5c8>
81117b8c:	84000044 	addi	r16,r16,1
81117b90:	0081ffc4 	movi	r2,2047
81117b94:	8080fe26 	beq	r16,r2,81117f90 <__subdf3+0x68c>
81117b98:	00bfe034 	movhi	r2,65408
81117b9c:	10bfffc4 	addi	r2,r2,-1
81117ba0:	1886703a 	and	r3,r3,r2
81117ba4:	880ad07a 	srli	r5,r17,1
81117ba8:	180497fa 	slli	r2,r3,31
81117bac:	8900004c 	andi	r4,r17,1
81117bb0:	2922b03a 	or	r17,r5,r4
81117bb4:	1806d07a 	srli	r3,r3,1
81117bb8:	1462b03a 	or	r17,r2,r17
81117bbc:	3825883a 	mov	r18,r7
81117bc0:	003f7106 	br	81117988 <__reset+0xfb0f7988>
81117bc4:	2984b03a 	or	r2,r5,r6
81117bc8:	103f6826 	beq	r2,zero,8111796c <__reset+0xfb0f796c>
81117bcc:	39c03fcc 	andi	r7,r7,255
81117bd0:	003f6706 	br	81117970 <__reset+0xfb0f7970>
81117bd4:	4086b03a 	or	r3,r8,r2
81117bd8:	18015226 	beq	r3,zero,81118124 <__subdf3+0x820>
81117bdc:	00c00434 	movhi	r3,16
81117be0:	41400234 	orhi	r5,r8,8
81117be4:	18ffffc4 	addi	r3,r3,-1
81117be8:	28ca703a 	and	r5,r5,r3
81117bec:	003f7e06 	br	811179e8 <__reset+0xfb0f79e8>
81117bf0:	10bfffc4 	addi	r2,r2,-1
81117bf4:	1000491e 	bne	r2,zero,81117d1c <__subdf3+0x418>
81117bf8:	898fc83a 	sub	r7,r17,r6
81117bfc:	89e3803a 	cmpltu	r17,r17,r7
81117c00:	1947c83a 	sub	r3,r3,r5
81117c04:	1c47c83a 	sub	r3,r3,r17
81117c08:	3823883a 	mov	r17,r7
81117c0c:	003f9b06 	br	81117a7c <__reset+0xfb0f7a7c>
81117c10:	2988b03a 	or	r4,r5,r6
81117c14:	203f5c26 	beq	r4,zero,81117988 <__reset+0xfb0f7988>
81117c18:	10bfffc4 	addi	r2,r2,-1
81117c1c:	1000931e 	bne	r2,zero,81117e6c <__subdf3+0x568>
81117c20:	898d883a 	add	r6,r17,r6
81117c24:	3463803a 	cmpltu	r17,r6,r17
81117c28:	1947883a 	add	r3,r3,r5
81117c2c:	88c7883a 	add	r3,r17,r3
81117c30:	3023883a 	mov	r17,r6
81117c34:	003fd306 	br	81117b84 <__reset+0xfb0f7b84>
81117c38:	1000541e 	bne	r2,zero,81117d8c <__subdf3+0x488>
81117c3c:	80800044 	addi	r2,r16,1
81117c40:	1081ffcc 	andi	r2,r2,2047
81117c44:	01000044 	movi	r4,1
81117c48:	2080a20e 	bge	r4,r2,81117ed4 <__subdf3+0x5d0>
81117c4c:	8989c83a 	sub	r4,r17,r6
81117c50:	8905803a 	cmpltu	r2,r17,r4
81117c54:	1967c83a 	sub	r19,r3,r5
81117c58:	98a7c83a 	sub	r19,r19,r2
81117c5c:	9880202c 	andhi	r2,r19,128
81117c60:	10006326 	beq	r2,zero,81117df0 <__subdf3+0x4ec>
81117c64:	3463c83a 	sub	r17,r6,r17
81117c68:	28c7c83a 	sub	r3,r5,r3
81117c6c:	344d803a 	cmpltu	r6,r6,r17
81117c70:	19a7c83a 	sub	r19,r3,r6
81117c74:	3825883a 	mov	r18,r7
81117c78:	983f861e 	bne	r19,zero,81117a94 <__reset+0xfb0f7a94>
81117c7c:	8809883a 	mov	r4,r17
81117c80:	110bd040 	call	8110bd04 <__clzsi2>
81117c84:	10800804 	addi	r2,r2,32
81117c88:	113ffe04 	addi	r4,r2,-8
81117c8c:	00c007c4 	movi	r3,31
81117c90:	193f850e 	bge	r3,r4,81117aa8 <__reset+0xfb0f7aa8>
81117c94:	10bff604 	addi	r2,r2,-40
81117c98:	8884983a 	sll	r2,r17,r2
81117c9c:	0023883a 	mov	r17,zero
81117ca0:	243f880e 	bge	r4,r16,81117ac4 <__reset+0xfb0f7ac4>
81117ca4:	00ffe034 	movhi	r3,65408
81117ca8:	18ffffc4 	addi	r3,r3,-1
81117cac:	8121c83a 	sub	r16,r16,r4
81117cb0:	10c6703a 	and	r3,r2,r3
81117cb4:	003f3406 	br	81117988 <__reset+0xfb0f7988>
81117cb8:	9100004c 	andi	r4,r18,1
81117cbc:	000b883a 	mov	r5,zero
81117cc0:	0005883a 	mov	r2,zero
81117cc4:	003f4806 	br	811179e8 <__reset+0xfb0f79e8>
81117cc8:	298cb03a 	or	r6,r5,r6
81117ccc:	300cc03a 	cmpne	r6,r6,zero
81117cd0:	0005883a 	mov	r2,zero
81117cd4:	003f6406 	br	81117a68 <__reset+0xfb0f7a68>
81117cd8:	10009a1e 	bne	r2,zero,81117f44 <__subdf3+0x640>
81117cdc:	82400044 	addi	r9,r16,1
81117ce0:	4881ffcc 	andi	r2,r9,2047
81117ce4:	02800044 	movi	r10,1
81117ce8:	5080670e 	bge	r10,r2,81117e88 <__subdf3+0x584>
81117cec:	0081ffc4 	movi	r2,2047
81117cf0:	4880af26 	beq	r9,r2,81117fb0 <__subdf3+0x6ac>
81117cf4:	898d883a 	add	r6,r17,r6
81117cf8:	1945883a 	add	r2,r3,r5
81117cfc:	3447803a 	cmpltu	r3,r6,r17
81117d00:	1887883a 	add	r3,r3,r2
81117d04:	182297fa 	slli	r17,r3,31
81117d08:	300cd07a 	srli	r6,r6,1
81117d0c:	1806d07a 	srli	r3,r3,1
81117d10:	4821883a 	mov	r16,r9
81117d14:	89a2b03a 	or	r17,r17,r6
81117d18:	003f1b06 	br	81117988 <__reset+0xfb0f7988>
81117d1c:	0101ffc4 	movi	r4,2047
81117d20:	813f441e 	bne	r16,r4,81117a34 <__reset+0xfb0f7a34>
81117d24:	003f1806 	br	81117988 <__reset+0xfb0f7988>
81117d28:	843ff844 	addi	r16,r16,-31
81117d2c:	01400804 	movi	r5,32
81117d30:	1408d83a 	srl	r4,r2,r16
81117d34:	19405026 	beq	r3,r5,81117e78 <__subdf3+0x574>
81117d38:	01401004 	movi	r5,64
81117d3c:	28c7c83a 	sub	r3,r5,r3
81117d40:	10c4983a 	sll	r2,r2,r3
81117d44:	88a2b03a 	or	r17,r17,r2
81117d48:	8822c03a 	cmpne	r17,r17,zero
81117d4c:	2462b03a 	or	r17,r4,r17
81117d50:	0007883a 	mov	r3,zero
81117d54:	0021883a 	mov	r16,zero
81117d58:	003f6d06 	br	81117b10 <__reset+0xfb0f7b10>
81117d5c:	11fff804 	addi	r7,r2,-32
81117d60:	01000804 	movi	r4,32
81117d64:	29ced83a 	srl	r7,r5,r7
81117d68:	11004526 	beq	r2,r4,81117e80 <__subdf3+0x57c>
81117d6c:	01001004 	movi	r4,64
81117d70:	2089c83a 	sub	r4,r4,r2
81117d74:	2904983a 	sll	r2,r5,r4
81117d78:	118cb03a 	or	r6,r2,r6
81117d7c:	300cc03a 	cmpne	r6,r6,zero
81117d80:	398cb03a 	or	r6,r7,r6
81117d84:	0005883a 	mov	r2,zero
81117d88:	003f3706 	br	81117a68 <__reset+0xfb0f7a68>
81117d8c:	80002a26 	beq	r16,zero,81117e38 <__subdf3+0x534>
81117d90:	0101ffc4 	movi	r4,2047
81117d94:	49006626 	beq	r9,r4,81117f30 <__subdf3+0x62c>
81117d98:	0085c83a 	sub	r2,zero,r2
81117d9c:	18c02034 	orhi	r3,r3,128
81117da0:	01000e04 	movi	r4,56
81117da4:	20807e16 	blt	r4,r2,81117fa0 <__subdf3+0x69c>
81117da8:	010007c4 	movi	r4,31
81117dac:	2080e716 	blt	r4,r2,8111814c <__subdf3+0x848>
81117db0:	01000804 	movi	r4,32
81117db4:	2089c83a 	sub	r4,r4,r2
81117db8:	1914983a 	sll	r10,r3,r4
81117dbc:	8890d83a 	srl	r8,r17,r2
81117dc0:	8908983a 	sll	r4,r17,r4
81117dc4:	1884d83a 	srl	r2,r3,r2
81117dc8:	5222b03a 	or	r17,r10,r8
81117dcc:	2006c03a 	cmpne	r3,r4,zero
81117dd0:	88e2b03a 	or	r17,r17,r3
81117dd4:	3463c83a 	sub	r17,r6,r17
81117dd8:	2885c83a 	sub	r2,r5,r2
81117ddc:	344d803a 	cmpltu	r6,r6,r17
81117de0:	1187c83a 	sub	r3,r2,r6
81117de4:	4821883a 	mov	r16,r9
81117de8:	3825883a 	mov	r18,r7
81117dec:	003f2306 	br	81117a7c <__reset+0xfb0f7a7c>
81117df0:	24d0b03a 	or	r8,r4,r19
81117df4:	40001b1e 	bne	r8,zero,81117e64 <__subdf3+0x560>
81117df8:	0005883a 	mov	r2,zero
81117dfc:	0009883a 	mov	r4,zero
81117e00:	0021883a 	mov	r16,zero
81117e04:	003f4906 	br	81117b2c <__reset+0xfb0f7b2c>
81117e08:	010007c4 	movi	r4,31
81117e0c:	20803a16 	blt	r4,r2,81117ef8 <__subdf3+0x5f4>
81117e10:	01000804 	movi	r4,32
81117e14:	2089c83a 	sub	r4,r4,r2
81117e18:	2912983a 	sll	r9,r5,r4
81117e1c:	3090d83a 	srl	r8,r6,r2
81117e20:	3108983a 	sll	r4,r6,r4
81117e24:	2884d83a 	srl	r2,r5,r2
81117e28:	4a12b03a 	or	r9,r9,r8
81117e2c:	2008c03a 	cmpne	r4,r4,zero
81117e30:	4912b03a 	or	r9,r9,r4
81117e34:	003f4e06 	br	81117b70 <__reset+0xfb0f7b70>
81117e38:	1c48b03a 	or	r4,r3,r17
81117e3c:	20003c26 	beq	r4,zero,81117f30 <__subdf3+0x62c>
81117e40:	0084303a 	nor	r2,zero,r2
81117e44:	1000381e 	bne	r2,zero,81117f28 <__subdf3+0x624>
81117e48:	3463c83a 	sub	r17,r6,r17
81117e4c:	28c5c83a 	sub	r2,r5,r3
81117e50:	344d803a 	cmpltu	r6,r6,r17
81117e54:	1187c83a 	sub	r3,r2,r6
81117e58:	4821883a 	mov	r16,r9
81117e5c:	3825883a 	mov	r18,r7
81117e60:	003f0606 	br	81117a7c <__reset+0xfb0f7a7c>
81117e64:	2023883a 	mov	r17,r4
81117e68:	003f0906 	br	81117a90 <__reset+0xfb0f7a90>
81117e6c:	0101ffc4 	movi	r4,2047
81117e70:	813f3a1e 	bne	r16,r4,81117b5c <__reset+0xfb0f7b5c>
81117e74:	003ec406 	br	81117988 <__reset+0xfb0f7988>
81117e78:	0005883a 	mov	r2,zero
81117e7c:	003fb106 	br	81117d44 <__reset+0xfb0f7d44>
81117e80:	0005883a 	mov	r2,zero
81117e84:	003fbc06 	br	81117d78 <__reset+0xfb0f7d78>
81117e88:	1c44b03a 	or	r2,r3,r17
81117e8c:	80008e1e 	bne	r16,zero,811180c8 <__subdf3+0x7c4>
81117e90:	1000c826 	beq	r2,zero,811181b4 <__subdf3+0x8b0>
81117e94:	2984b03a 	or	r2,r5,r6
81117e98:	103ebb26 	beq	r2,zero,81117988 <__reset+0xfb0f7988>
81117e9c:	8989883a 	add	r4,r17,r6
81117ea0:	1945883a 	add	r2,r3,r5
81117ea4:	2447803a 	cmpltu	r3,r4,r17
81117ea8:	1887883a 	add	r3,r3,r2
81117eac:	1880202c 	andhi	r2,r3,128
81117eb0:	2023883a 	mov	r17,r4
81117eb4:	103f1626 	beq	r2,zero,81117b10 <__reset+0xfb0f7b10>
81117eb8:	00bfe034 	movhi	r2,65408
81117ebc:	10bfffc4 	addi	r2,r2,-1
81117ec0:	5021883a 	mov	r16,r10
81117ec4:	1886703a 	and	r3,r3,r2
81117ec8:	003eaf06 	br	81117988 <__reset+0xfb0f7988>
81117ecc:	3825883a 	mov	r18,r7
81117ed0:	003f0f06 	br	81117b10 <__reset+0xfb0f7b10>
81117ed4:	1c44b03a 	or	r2,r3,r17
81117ed8:	8000251e 	bne	r16,zero,81117f70 <__subdf3+0x66c>
81117edc:	1000661e 	bne	r2,zero,81118078 <__subdf3+0x774>
81117ee0:	2990b03a 	or	r8,r5,r6
81117ee4:	40009626 	beq	r8,zero,81118140 <__subdf3+0x83c>
81117ee8:	2807883a 	mov	r3,r5
81117eec:	3023883a 	mov	r17,r6
81117ef0:	3825883a 	mov	r18,r7
81117ef4:	003ea406 	br	81117988 <__reset+0xfb0f7988>
81117ef8:	127ff804 	addi	r9,r2,-32
81117efc:	01000804 	movi	r4,32
81117f00:	2a52d83a 	srl	r9,r5,r9
81117f04:	11008c26 	beq	r2,r4,81118138 <__subdf3+0x834>
81117f08:	01001004 	movi	r4,64
81117f0c:	2085c83a 	sub	r2,r4,r2
81117f10:	2884983a 	sll	r2,r5,r2
81117f14:	118cb03a 	or	r6,r2,r6
81117f18:	300cc03a 	cmpne	r6,r6,zero
81117f1c:	4992b03a 	or	r9,r9,r6
81117f20:	0005883a 	mov	r2,zero
81117f24:	003f1206 	br	81117b70 <__reset+0xfb0f7b70>
81117f28:	0101ffc4 	movi	r4,2047
81117f2c:	493f9c1e 	bne	r9,r4,81117da0 <__reset+0xfb0f7da0>
81117f30:	2807883a 	mov	r3,r5
81117f34:	3023883a 	mov	r17,r6
81117f38:	4821883a 	mov	r16,r9
81117f3c:	3825883a 	mov	r18,r7
81117f40:	003e9106 	br	81117988 <__reset+0xfb0f7988>
81117f44:	80001f1e 	bne	r16,zero,81117fc4 <__subdf3+0x6c0>
81117f48:	1c48b03a 	or	r4,r3,r17
81117f4c:	20005a26 	beq	r4,zero,811180b8 <__subdf3+0x7b4>
81117f50:	0084303a 	nor	r2,zero,r2
81117f54:	1000561e 	bne	r2,zero,811180b0 <__subdf3+0x7ac>
81117f58:	89a3883a 	add	r17,r17,r6
81117f5c:	1945883a 	add	r2,r3,r5
81117f60:	898d803a 	cmpltu	r6,r17,r6
81117f64:	3087883a 	add	r3,r6,r2
81117f68:	4821883a 	mov	r16,r9
81117f6c:	003f0506 	br	81117b84 <__reset+0xfb0f7b84>
81117f70:	10002b1e 	bne	r2,zero,81118020 <__subdf3+0x71c>
81117f74:	2984b03a 	or	r2,r5,r6
81117f78:	10008026 	beq	r2,zero,8111817c <__subdf3+0x878>
81117f7c:	2807883a 	mov	r3,r5
81117f80:	3023883a 	mov	r17,r6
81117f84:	3825883a 	mov	r18,r7
81117f88:	0401ffc4 	movi	r16,2047
81117f8c:	003e7e06 	br	81117988 <__reset+0xfb0f7988>
81117f90:	3809883a 	mov	r4,r7
81117f94:	0011883a 	mov	r8,zero
81117f98:	0005883a 	mov	r2,zero
81117f9c:	003ee306 	br	81117b2c <__reset+0xfb0f7b2c>
81117fa0:	1c62b03a 	or	r17,r3,r17
81117fa4:	8822c03a 	cmpne	r17,r17,zero
81117fa8:	0005883a 	mov	r2,zero
81117fac:	003f8906 	br	81117dd4 <__reset+0xfb0f7dd4>
81117fb0:	3809883a 	mov	r4,r7
81117fb4:	4821883a 	mov	r16,r9
81117fb8:	0011883a 	mov	r8,zero
81117fbc:	0005883a 	mov	r2,zero
81117fc0:	003eda06 	br	81117b2c <__reset+0xfb0f7b2c>
81117fc4:	0101ffc4 	movi	r4,2047
81117fc8:	49003b26 	beq	r9,r4,811180b8 <__subdf3+0x7b4>
81117fcc:	0085c83a 	sub	r2,zero,r2
81117fd0:	18c02034 	orhi	r3,r3,128
81117fd4:	01000e04 	movi	r4,56
81117fd8:	20806e16 	blt	r4,r2,81118194 <__subdf3+0x890>
81117fdc:	010007c4 	movi	r4,31
81117fe0:	20807716 	blt	r4,r2,811181c0 <__subdf3+0x8bc>
81117fe4:	01000804 	movi	r4,32
81117fe8:	2089c83a 	sub	r4,r4,r2
81117fec:	1914983a 	sll	r10,r3,r4
81117ff0:	8890d83a 	srl	r8,r17,r2
81117ff4:	8908983a 	sll	r4,r17,r4
81117ff8:	1884d83a 	srl	r2,r3,r2
81117ffc:	5222b03a 	or	r17,r10,r8
81118000:	2006c03a 	cmpne	r3,r4,zero
81118004:	88e2b03a 	or	r17,r17,r3
81118008:	89a3883a 	add	r17,r17,r6
8111800c:	1145883a 	add	r2,r2,r5
81118010:	898d803a 	cmpltu	r6,r17,r6
81118014:	3087883a 	add	r3,r6,r2
81118018:	4821883a 	mov	r16,r9
8111801c:	003ed906 	br	81117b84 <__reset+0xfb0f7b84>
81118020:	2984b03a 	or	r2,r5,r6
81118024:	10004226 	beq	r2,zero,81118130 <__subdf3+0x82c>
81118028:	1808d0fa 	srli	r4,r3,3
8111802c:	8822d0fa 	srli	r17,r17,3
81118030:	1806977a 	slli	r3,r3,29
81118034:	2080022c 	andhi	r2,r4,8
81118038:	1c62b03a 	or	r17,r3,r17
8111803c:	10000826 	beq	r2,zero,81118060 <__subdf3+0x75c>
81118040:	2812d0fa 	srli	r9,r5,3
81118044:	4880022c 	andhi	r2,r9,8
81118048:	1000051e 	bne	r2,zero,81118060 <__subdf3+0x75c>
8111804c:	300cd0fa 	srli	r6,r6,3
81118050:	2804977a 	slli	r2,r5,29
81118054:	4809883a 	mov	r4,r9
81118058:	3825883a 	mov	r18,r7
8111805c:	11a2b03a 	or	r17,r2,r6
81118060:	8806d77a 	srli	r3,r17,29
81118064:	200890fa 	slli	r4,r4,3
81118068:	882290fa 	slli	r17,r17,3
8111806c:	0401ffc4 	movi	r16,2047
81118070:	1906b03a 	or	r3,r3,r4
81118074:	003e4406 	br	81117988 <__reset+0xfb0f7988>
81118078:	2984b03a 	or	r2,r5,r6
8111807c:	103e4226 	beq	r2,zero,81117988 <__reset+0xfb0f7988>
81118080:	8989c83a 	sub	r4,r17,r6
81118084:	8911803a 	cmpltu	r8,r17,r4
81118088:	1945c83a 	sub	r2,r3,r5
8111808c:	1205c83a 	sub	r2,r2,r8
81118090:	1200202c 	andhi	r8,r2,128
81118094:	403e9a26 	beq	r8,zero,81117b00 <__reset+0xfb0f7b00>
81118098:	3463c83a 	sub	r17,r6,r17
8111809c:	28c5c83a 	sub	r2,r5,r3
811180a0:	344d803a 	cmpltu	r6,r6,r17
811180a4:	1187c83a 	sub	r3,r2,r6
811180a8:	3825883a 	mov	r18,r7
811180ac:	003e3606 	br	81117988 <__reset+0xfb0f7988>
811180b0:	0101ffc4 	movi	r4,2047
811180b4:	493fc71e 	bne	r9,r4,81117fd4 <__reset+0xfb0f7fd4>
811180b8:	2807883a 	mov	r3,r5
811180bc:	3023883a 	mov	r17,r6
811180c0:	4821883a 	mov	r16,r9
811180c4:	003e3006 	br	81117988 <__reset+0xfb0f7988>
811180c8:	10003626 	beq	r2,zero,811181a4 <__subdf3+0x8a0>
811180cc:	2984b03a 	or	r2,r5,r6
811180d0:	10001726 	beq	r2,zero,81118130 <__subdf3+0x82c>
811180d4:	1808d0fa 	srli	r4,r3,3
811180d8:	8822d0fa 	srli	r17,r17,3
811180dc:	1806977a 	slli	r3,r3,29
811180e0:	2080022c 	andhi	r2,r4,8
811180e4:	1c62b03a 	or	r17,r3,r17
811180e8:	10000726 	beq	r2,zero,81118108 <__subdf3+0x804>
811180ec:	2812d0fa 	srli	r9,r5,3
811180f0:	4880022c 	andhi	r2,r9,8
811180f4:	1000041e 	bne	r2,zero,81118108 <__subdf3+0x804>
811180f8:	300cd0fa 	srli	r6,r6,3
811180fc:	2804977a 	slli	r2,r5,29
81118100:	4809883a 	mov	r4,r9
81118104:	11a2b03a 	or	r17,r2,r6
81118108:	8806d77a 	srli	r3,r17,29
8111810c:	200890fa 	slli	r4,r4,3
81118110:	882290fa 	slli	r17,r17,3
81118114:	3825883a 	mov	r18,r7
81118118:	1906b03a 	or	r3,r3,r4
8111811c:	0401ffc4 	movi	r16,2047
81118120:	003e1906 	br	81117988 <__reset+0xfb0f7988>
81118124:	000b883a 	mov	r5,zero
81118128:	0005883a 	mov	r2,zero
8111812c:	003e2e06 	br	811179e8 <__reset+0xfb0f79e8>
81118130:	0401ffc4 	movi	r16,2047
81118134:	003e1406 	br	81117988 <__reset+0xfb0f7988>
81118138:	0005883a 	mov	r2,zero
8111813c:	003f7506 	br	81117f14 <__reset+0xfb0f7f14>
81118140:	0005883a 	mov	r2,zero
81118144:	0009883a 	mov	r4,zero
81118148:	003e7806 	br	81117b2c <__reset+0xfb0f7b2c>
8111814c:	123ff804 	addi	r8,r2,-32
81118150:	01000804 	movi	r4,32
81118154:	1a10d83a 	srl	r8,r3,r8
81118158:	11002526 	beq	r2,r4,811181f0 <__subdf3+0x8ec>
8111815c:	01001004 	movi	r4,64
81118160:	2085c83a 	sub	r2,r4,r2
81118164:	1884983a 	sll	r2,r3,r2
81118168:	1444b03a 	or	r2,r2,r17
8111816c:	1004c03a 	cmpne	r2,r2,zero
81118170:	40a2b03a 	or	r17,r8,r2
81118174:	0005883a 	mov	r2,zero
81118178:	003f1606 	br	81117dd4 <__reset+0xfb0f7dd4>
8111817c:	02000434 	movhi	r8,16
81118180:	0009883a 	mov	r4,zero
81118184:	423fffc4 	addi	r8,r8,-1
81118188:	00bfffc4 	movi	r2,-1
8111818c:	0401ffc4 	movi	r16,2047
81118190:	003e6606 	br	81117b2c <__reset+0xfb0f7b2c>
81118194:	1c62b03a 	or	r17,r3,r17
81118198:	8822c03a 	cmpne	r17,r17,zero
8111819c:	0005883a 	mov	r2,zero
811181a0:	003f9906 	br	81118008 <__reset+0xfb0f8008>
811181a4:	2807883a 	mov	r3,r5
811181a8:	3023883a 	mov	r17,r6
811181ac:	0401ffc4 	movi	r16,2047
811181b0:	003df506 	br	81117988 <__reset+0xfb0f7988>
811181b4:	2807883a 	mov	r3,r5
811181b8:	3023883a 	mov	r17,r6
811181bc:	003df206 	br	81117988 <__reset+0xfb0f7988>
811181c0:	123ff804 	addi	r8,r2,-32
811181c4:	01000804 	movi	r4,32
811181c8:	1a10d83a 	srl	r8,r3,r8
811181cc:	11000a26 	beq	r2,r4,811181f8 <__subdf3+0x8f4>
811181d0:	01001004 	movi	r4,64
811181d4:	2085c83a 	sub	r2,r4,r2
811181d8:	1884983a 	sll	r2,r3,r2
811181dc:	1444b03a 	or	r2,r2,r17
811181e0:	1004c03a 	cmpne	r2,r2,zero
811181e4:	40a2b03a 	or	r17,r8,r2
811181e8:	0005883a 	mov	r2,zero
811181ec:	003f8606 	br	81118008 <__reset+0xfb0f8008>
811181f0:	0005883a 	mov	r2,zero
811181f4:	003fdc06 	br	81118168 <__reset+0xfb0f8168>
811181f8:	0005883a 	mov	r2,zero
811181fc:	003ff706 	br	811181dc <__reset+0xfb0f81dc>

81118200 <__fixdfsi>:
81118200:	280cd53a 	srli	r6,r5,20
81118204:	00c00434 	movhi	r3,16
81118208:	18ffffc4 	addi	r3,r3,-1
8111820c:	3181ffcc 	andi	r6,r6,2047
81118210:	01c0ff84 	movi	r7,1022
81118214:	28c6703a 	and	r3,r5,r3
81118218:	280ad7fa 	srli	r5,r5,31
8111821c:	3980120e 	bge	r7,r6,81118268 <__fixdfsi+0x68>
81118220:	00810744 	movi	r2,1053
81118224:	11800c16 	blt	r2,r6,81118258 <__fixdfsi+0x58>
81118228:	00810cc4 	movi	r2,1075
8111822c:	1185c83a 	sub	r2,r2,r6
81118230:	01c007c4 	movi	r7,31
81118234:	18c00434 	orhi	r3,r3,16
81118238:	38800d16 	blt	r7,r2,81118270 <__fixdfsi+0x70>
8111823c:	31befb44 	addi	r6,r6,-1043
81118240:	2084d83a 	srl	r2,r4,r2
81118244:	1986983a 	sll	r3,r3,r6
81118248:	1884b03a 	or	r2,r3,r2
8111824c:	28000726 	beq	r5,zero,8111826c <__fixdfsi+0x6c>
81118250:	0085c83a 	sub	r2,zero,r2
81118254:	f800283a 	ret
81118258:	00a00034 	movhi	r2,32768
8111825c:	10bfffc4 	addi	r2,r2,-1
81118260:	2885883a 	add	r2,r5,r2
81118264:	f800283a 	ret
81118268:	0005883a 	mov	r2,zero
8111826c:	f800283a 	ret
81118270:	008104c4 	movi	r2,1043
81118274:	1185c83a 	sub	r2,r2,r6
81118278:	1884d83a 	srl	r2,r3,r2
8111827c:	003ff306 	br	8111824c <__reset+0xfb0f824c>

81118280 <__floatsidf>:
81118280:	defffd04 	addi	sp,sp,-12
81118284:	dfc00215 	stw	ra,8(sp)
81118288:	dc400115 	stw	r17,4(sp)
8111828c:	dc000015 	stw	r16,0(sp)
81118290:	20002b26 	beq	r4,zero,81118340 <__floatsidf+0xc0>
81118294:	2023883a 	mov	r17,r4
81118298:	2020d7fa 	srli	r16,r4,31
8111829c:	20002d16 	blt	r4,zero,81118354 <__floatsidf+0xd4>
811182a0:	8809883a 	mov	r4,r17
811182a4:	110bd040 	call	8110bd04 <__clzsi2>
811182a8:	01410784 	movi	r5,1054
811182ac:	288bc83a 	sub	r5,r5,r2
811182b0:	01010cc4 	movi	r4,1075
811182b4:	2149c83a 	sub	r4,r4,r5
811182b8:	00c007c4 	movi	r3,31
811182bc:	1900160e 	bge	r3,r4,81118318 <__floatsidf+0x98>
811182c0:	00c104c4 	movi	r3,1043
811182c4:	1947c83a 	sub	r3,r3,r5
811182c8:	88c6983a 	sll	r3,r17,r3
811182cc:	00800434 	movhi	r2,16
811182d0:	10bfffc4 	addi	r2,r2,-1
811182d4:	1886703a 	and	r3,r3,r2
811182d8:	2941ffcc 	andi	r5,r5,2047
811182dc:	800d883a 	mov	r6,r16
811182e0:	0005883a 	mov	r2,zero
811182e4:	280a953a 	slli	r5,r5,20
811182e8:	31803fcc 	andi	r6,r6,255
811182ec:	01000434 	movhi	r4,16
811182f0:	300c97fa 	slli	r6,r6,31
811182f4:	213fffc4 	addi	r4,r4,-1
811182f8:	1906703a 	and	r3,r3,r4
811182fc:	1946b03a 	or	r3,r3,r5
81118300:	1986b03a 	or	r3,r3,r6
81118304:	dfc00217 	ldw	ra,8(sp)
81118308:	dc400117 	ldw	r17,4(sp)
8111830c:	dc000017 	ldw	r16,0(sp)
81118310:	dec00304 	addi	sp,sp,12
81118314:	f800283a 	ret
81118318:	00c002c4 	movi	r3,11
8111831c:	1887c83a 	sub	r3,r3,r2
81118320:	88c6d83a 	srl	r3,r17,r3
81118324:	8904983a 	sll	r2,r17,r4
81118328:	01000434 	movhi	r4,16
8111832c:	213fffc4 	addi	r4,r4,-1
81118330:	2941ffcc 	andi	r5,r5,2047
81118334:	1906703a 	and	r3,r3,r4
81118338:	800d883a 	mov	r6,r16
8111833c:	003fe906 	br	811182e4 <__reset+0xfb0f82e4>
81118340:	000d883a 	mov	r6,zero
81118344:	000b883a 	mov	r5,zero
81118348:	0007883a 	mov	r3,zero
8111834c:	0005883a 	mov	r2,zero
81118350:	003fe406 	br	811182e4 <__reset+0xfb0f82e4>
81118354:	0123c83a 	sub	r17,zero,r4
81118358:	003fd106 	br	811182a0 <__reset+0xfb0f82a0>

8111835c <__floatunsidf>:
8111835c:	defffe04 	addi	sp,sp,-8
81118360:	dc000015 	stw	r16,0(sp)
81118364:	dfc00115 	stw	ra,4(sp)
81118368:	2021883a 	mov	r16,r4
8111836c:	20002226 	beq	r4,zero,811183f8 <__floatunsidf+0x9c>
81118370:	110bd040 	call	8110bd04 <__clzsi2>
81118374:	01010784 	movi	r4,1054
81118378:	2089c83a 	sub	r4,r4,r2
8111837c:	01810cc4 	movi	r6,1075
81118380:	310dc83a 	sub	r6,r6,r4
81118384:	00c007c4 	movi	r3,31
81118388:	1980120e 	bge	r3,r6,811183d4 <__floatunsidf+0x78>
8111838c:	00c104c4 	movi	r3,1043
81118390:	1907c83a 	sub	r3,r3,r4
81118394:	80ca983a 	sll	r5,r16,r3
81118398:	00800434 	movhi	r2,16
8111839c:	10bfffc4 	addi	r2,r2,-1
811183a0:	2101ffcc 	andi	r4,r4,2047
811183a4:	0021883a 	mov	r16,zero
811183a8:	288a703a 	and	r5,r5,r2
811183ac:	2008953a 	slli	r4,r4,20
811183b0:	00c00434 	movhi	r3,16
811183b4:	18ffffc4 	addi	r3,r3,-1
811183b8:	28c6703a 	and	r3,r5,r3
811183bc:	8005883a 	mov	r2,r16
811183c0:	1906b03a 	or	r3,r3,r4
811183c4:	dfc00117 	ldw	ra,4(sp)
811183c8:	dc000017 	ldw	r16,0(sp)
811183cc:	dec00204 	addi	sp,sp,8
811183d0:	f800283a 	ret
811183d4:	00c002c4 	movi	r3,11
811183d8:	188bc83a 	sub	r5,r3,r2
811183dc:	814ad83a 	srl	r5,r16,r5
811183e0:	00c00434 	movhi	r3,16
811183e4:	18ffffc4 	addi	r3,r3,-1
811183e8:	81a0983a 	sll	r16,r16,r6
811183ec:	2101ffcc 	andi	r4,r4,2047
811183f0:	28ca703a 	and	r5,r5,r3
811183f4:	003fed06 	br	811183ac <__reset+0xfb0f83ac>
811183f8:	0009883a 	mov	r4,zero
811183fc:	000b883a 	mov	r5,zero
81118400:	003fea06 	br	811183ac <__reset+0xfb0f83ac>

81118404 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
81118404:	defffb04 	addi	sp,sp,-20
81118408:	df000415 	stw	fp,16(sp)
8111840c:	df000404 	addi	fp,sp,16
81118410:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
81118414:	008000c4 	movi	r2,3
81118418:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
8111841c:	e0fffd17 	ldw	r3,-12(fp)
81118420:	008003f4 	movhi	r2,15
81118424:	10909004 	addi	r2,r2,16960
81118428:	1887383a 	mul	r3,r3,r2
8111842c:	00817db4 	movhi	r2,1526
81118430:	10b84004 	addi	r2,r2,-7936
81118434:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
81118438:	00a00034 	movhi	r2,32768
8111843c:	10bfffc4 	addi	r2,r2,-1
81118440:	10c5203a 	divu	r2,r2,r3
81118444:	e0ffff17 	ldw	r3,-4(fp)
81118448:	1885203a 	divu	r2,r3,r2
8111844c:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
81118450:	e0bffe17 	ldw	r2,-8(fp)
81118454:	10002526 	beq	r2,zero,811184ec <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
81118458:	e03ffc15 	stw	zero,-16(fp)
8111845c:	00001406 	br	811184b0 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
81118460:	00a00034 	movhi	r2,32768
81118464:	10bfffc4 	addi	r2,r2,-1
81118468:	10bfffc4 	addi	r2,r2,-1
8111846c:	103ffe1e 	bne	r2,zero,81118468 <__reset+0xfb0f8468>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
81118470:	e0fffd17 	ldw	r3,-12(fp)
81118474:	008003f4 	movhi	r2,15
81118478:	10909004 	addi	r2,r2,16960
8111847c:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
81118480:	00817db4 	movhi	r2,1526
81118484:	10b84004 	addi	r2,r2,-7936
81118488:	10c7203a 	divu	r3,r2,r3
8111848c:	00a00034 	movhi	r2,32768
81118490:	10bfffc4 	addi	r2,r2,-1
81118494:	10c5203a 	divu	r2,r2,r3
81118498:	e0ffff17 	ldw	r3,-4(fp)
8111849c:	1885c83a 	sub	r2,r3,r2
811184a0:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
811184a4:	e0bffc17 	ldw	r2,-16(fp)
811184a8:	10800044 	addi	r2,r2,1
811184ac:	e0bffc15 	stw	r2,-16(fp)
811184b0:	e0fffc17 	ldw	r3,-16(fp)
811184b4:	e0bffe17 	ldw	r2,-8(fp)
811184b8:	18bfe916 	blt	r3,r2,81118460 <__reset+0xfb0f8460>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
811184bc:	e0fffd17 	ldw	r3,-12(fp)
811184c0:	008003f4 	movhi	r2,15
811184c4:	10909004 	addi	r2,r2,16960
811184c8:	1887383a 	mul	r3,r3,r2
811184cc:	00817db4 	movhi	r2,1526
811184d0:	10b84004 	addi	r2,r2,-7936
811184d4:	10c7203a 	divu	r3,r2,r3
811184d8:	e0bfff17 	ldw	r2,-4(fp)
811184dc:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
811184e0:	10bfffc4 	addi	r2,r2,-1
811184e4:	103ffe1e 	bne	r2,zero,811184e0 <__reset+0xfb0f84e0>
811184e8:	00000b06 	br	81118518 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
811184ec:	e0fffd17 	ldw	r3,-12(fp)
811184f0:	008003f4 	movhi	r2,15
811184f4:	10909004 	addi	r2,r2,16960
811184f8:	1887383a 	mul	r3,r3,r2
811184fc:	00817db4 	movhi	r2,1526
81118500:	10b84004 	addi	r2,r2,-7936
81118504:	10c7203a 	divu	r3,r2,r3
81118508:	e0bfff17 	ldw	r2,-4(fp)
8111850c:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
81118510:	10bfffc4 	addi	r2,r2,-1
81118514:	00bffe16 	blt	zero,r2,81118510 <__reset+0xfb0f8510>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
81118518:	0005883a 	mov	r2,zero
}
8111851c:	e037883a 	mov	sp,fp
81118520:	df000017 	ldw	fp,0(sp)
81118524:	dec00104 	addi	sp,sp,4
81118528:	f800283a 	ret

8111852c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8111852c:	defffe04 	addi	sp,sp,-8
81118530:	dfc00115 	stw	ra,4(sp)
81118534:	df000015 	stw	fp,0(sp)
81118538:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8111853c:	d0a01417 	ldw	r2,-32688(gp)
81118540:	10000326 	beq	r2,zero,81118550 <alt_get_errno+0x24>
81118544:	d0a01417 	ldw	r2,-32688(gp)
81118548:	103ee83a 	callr	r2
8111854c:	00000106 	br	81118554 <alt_get_errno+0x28>
81118550:	d0a04204 	addi	r2,gp,-32504
}
81118554:	e037883a 	mov	sp,fp
81118558:	dfc00117 	ldw	ra,4(sp)
8111855c:	df000017 	ldw	fp,0(sp)
81118560:	dec00204 	addi	sp,sp,8
81118564:	f800283a 	ret

81118568 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
81118568:	defffb04 	addi	sp,sp,-20
8111856c:	dfc00415 	stw	ra,16(sp)
81118570:	df000315 	stw	fp,12(sp)
81118574:	df000304 	addi	fp,sp,12
81118578:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
8111857c:	e0bfff17 	ldw	r2,-4(fp)
81118580:	10000616 	blt	r2,zero,8111859c <close+0x34>
81118584:	e0bfff17 	ldw	r2,-4(fp)
81118588:	10c00324 	muli	r3,r2,12
8111858c:	00a044b4 	movhi	r2,33042
81118590:	10be0104 	addi	r2,r2,-2044
81118594:	1885883a 	add	r2,r3,r2
81118598:	00000106 	br	811185a0 <close+0x38>
8111859c:	0005883a 	mov	r2,zero
811185a0:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
811185a4:	e0bffd17 	ldw	r2,-12(fp)
811185a8:	10001926 	beq	r2,zero,81118610 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
811185ac:	e0bffd17 	ldw	r2,-12(fp)
811185b0:	10800017 	ldw	r2,0(r2)
811185b4:	10800417 	ldw	r2,16(r2)
811185b8:	10000626 	beq	r2,zero,811185d4 <close+0x6c>
811185bc:	e0bffd17 	ldw	r2,-12(fp)
811185c0:	10800017 	ldw	r2,0(r2)
811185c4:	10800417 	ldw	r2,16(r2)
811185c8:	e13ffd17 	ldw	r4,-12(fp)
811185cc:	103ee83a 	callr	r2
811185d0:	00000106 	br	811185d8 <close+0x70>
811185d4:	0005883a 	mov	r2,zero
811185d8:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
811185dc:	e13fff17 	ldw	r4,-4(fp)
811185e0:	1118f440 	call	81118f44 <alt_release_fd>
    if (rval < 0)
811185e4:	e0bffe17 	ldw	r2,-8(fp)
811185e8:	1000070e 	bge	r2,zero,81118608 <close+0xa0>
    {
      ALT_ERRNO = -rval;
811185ec:	111852c0 	call	8111852c <alt_get_errno>
811185f0:	1007883a 	mov	r3,r2
811185f4:	e0bffe17 	ldw	r2,-8(fp)
811185f8:	0085c83a 	sub	r2,zero,r2
811185fc:	18800015 	stw	r2,0(r3)
      return -1;
81118600:	00bfffc4 	movi	r2,-1
81118604:	00000706 	br	81118624 <close+0xbc>
    }
    return 0;
81118608:	0005883a 	mov	r2,zero
8111860c:	00000506 	br	81118624 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
81118610:	111852c0 	call	8111852c <alt_get_errno>
81118614:	1007883a 	mov	r3,r2
81118618:	00801444 	movi	r2,81
8111861c:	18800015 	stw	r2,0(r3)
    return -1;
81118620:	00bfffc4 	movi	r2,-1
  }
}
81118624:	e037883a 	mov	sp,fp
81118628:	dfc00117 	ldw	ra,4(sp)
8111862c:	df000017 	ldw	fp,0(sp)
81118630:	dec00204 	addi	sp,sp,8
81118634:	f800283a 	ret

81118638 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
81118638:	deffff04 	addi	sp,sp,-4
8111863c:	df000015 	stw	fp,0(sp)
81118640:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
81118644:	0001883a 	nop
81118648:	e037883a 	mov	sp,fp
8111864c:	df000017 	ldw	fp,0(sp)
81118650:	dec00104 	addi	sp,sp,4
81118654:	f800283a 	ret

81118658 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
81118658:	defffc04 	addi	sp,sp,-16
8111865c:	df000315 	stw	fp,12(sp)
81118660:	df000304 	addi	fp,sp,12
81118664:	e13ffd15 	stw	r4,-12(fp)
81118668:	e17ffe15 	stw	r5,-8(fp)
8111866c:	e1bfff15 	stw	r6,-4(fp)
  return len;
81118670:	e0bfff17 	ldw	r2,-4(fp)
}
81118674:	e037883a 	mov	sp,fp
81118678:	df000017 	ldw	fp,0(sp)
8111867c:	dec00104 	addi	sp,sp,4
81118680:	f800283a 	ret

81118684 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81118684:	defffe04 	addi	sp,sp,-8
81118688:	dfc00115 	stw	ra,4(sp)
8111868c:	df000015 	stw	fp,0(sp)
81118690:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81118694:	d0a01417 	ldw	r2,-32688(gp)
81118698:	10000326 	beq	r2,zero,811186a8 <alt_get_errno+0x24>
8111869c:	d0a01417 	ldw	r2,-32688(gp)
811186a0:	103ee83a 	callr	r2
811186a4:	00000106 	br	811186ac <alt_get_errno+0x28>
811186a8:	d0a04204 	addi	r2,gp,-32504
}
811186ac:	e037883a 	mov	sp,fp
811186b0:	dfc00117 	ldw	ra,4(sp)
811186b4:	df000017 	ldw	fp,0(sp)
811186b8:	dec00204 	addi	sp,sp,8
811186bc:	f800283a 	ret

811186c0 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
811186c0:	defffb04 	addi	sp,sp,-20
811186c4:	dfc00415 	stw	ra,16(sp)
811186c8:	df000315 	stw	fp,12(sp)
811186cc:	df000304 	addi	fp,sp,12
811186d0:	e13ffe15 	stw	r4,-8(fp)
811186d4:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
811186d8:	e0bffe17 	ldw	r2,-8(fp)
811186dc:	10000616 	blt	r2,zero,811186f8 <fstat+0x38>
811186e0:	e0bffe17 	ldw	r2,-8(fp)
811186e4:	10c00324 	muli	r3,r2,12
811186e8:	00a044b4 	movhi	r2,33042
811186ec:	10be0104 	addi	r2,r2,-2044
811186f0:	1885883a 	add	r2,r3,r2
811186f4:	00000106 	br	811186fc <fstat+0x3c>
811186f8:	0005883a 	mov	r2,zero
811186fc:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
81118700:	e0bffd17 	ldw	r2,-12(fp)
81118704:	10001026 	beq	r2,zero,81118748 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
81118708:	e0bffd17 	ldw	r2,-12(fp)
8111870c:	10800017 	ldw	r2,0(r2)
81118710:	10800817 	ldw	r2,32(r2)
81118714:	10000726 	beq	r2,zero,81118734 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
81118718:	e0bffd17 	ldw	r2,-12(fp)
8111871c:	10800017 	ldw	r2,0(r2)
81118720:	10800817 	ldw	r2,32(r2)
81118724:	e17fff17 	ldw	r5,-4(fp)
81118728:	e13ffd17 	ldw	r4,-12(fp)
8111872c:	103ee83a 	callr	r2
81118730:	00000a06 	br	8111875c <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
81118734:	e0bfff17 	ldw	r2,-4(fp)
81118738:	00c80004 	movi	r3,8192
8111873c:	10c00115 	stw	r3,4(r2)
      return 0;
81118740:	0005883a 	mov	r2,zero
81118744:	00000506 	br	8111875c <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
81118748:	11186840 	call	81118684 <alt_get_errno>
8111874c:	1007883a 	mov	r3,r2
81118750:	00801444 	movi	r2,81
81118754:	18800015 	stw	r2,0(r3)
    return -1;
81118758:	00bfffc4 	movi	r2,-1
  }
}
8111875c:	e037883a 	mov	sp,fp
81118760:	dfc00117 	ldw	ra,4(sp)
81118764:	df000017 	ldw	fp,0(sp)
81118768:	dec00204 	addi	sp,sp,8
8111876c:	f800283a 	ret

81118770 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
81118770:	defff004 	addi	sp,sp,-64
81118774:	df000f15 	stw	fp,60(sp)
81118778:	df000f04 	addi	fp,sp,60
8111877c:	e13ffd15 	stw	r4,-12(fp)
81118780:	e17ffe15 	stw	r5,-8(fp)
81118784:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
81118788:	00bffa84 	movi	r2,-22
8111878c:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
81118790:	e0bffd17 	ldw	r2,-12(fp)
81118794:	10800828 	cmpgeui	r2,r2,32
81118798:	1000501e 	bne	r2,zero,811188dc <alt_irq_register+0x16c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111879c:	0005303a 	rdctl	r2,status
811187a0:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811187a4:	e0fff617 	ldw	r3,-40(fp)
811187a8:	00bfff84 	movi	r2,-2
811187ac:	1884703a 	and	r2,r3,r2
811187b0:	1001703a 	wrctl	status,r2
  
  return context;
811187b4:	e0bff617 	ldw	r2,-40(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
811187b8:	e0bff315 	stw	r2,-52(fp)

    alt_irq[id].handler = handler;
811187bc:	00a044b4 	movhi	r2,33042
811187c0:	1084e104 	addi	r2,r2,4996
811187c4:	e0fffd17 	ldw	r3,-12(fp)
811187c8:	180690fa 	slli	r3,r3,3
811187cc:	10c5883a 	add	r2,r2,r3
811187d0:	e0ffff17 	ldw	r3,-4(fp)
811187d4:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
811187d8:	00a044b4 	movhi	r2,33042
811187dc:	1084e104 	addi	r2,r2,4996
811187e0:	e0fffd17 	ldw	r3,-12(fp)
811187e4:	180690fa 	slli	r3,r3,3
811187e8:	10c5883a 	add	r2,r2,r3
811187ec:	10800104 	addi	r2,r2,4
811187f0:	e0fffe17 	ldw	r3,-8(fp)
811187f4:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
811187f8:	e0bfff17 	ldw	r2,-4(fp)
811187fc:	10001926 	beq	r2,zero,81118864 <alt_irq_register+0xf4>
81118800:	e0bffd17 	ldw	r2,-12(fp)
81118804:	e0bff215 	stw	r2,-56(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81118808:	0005303a 	rdctl	r2,status
8111880c:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81118810:	e0fff717 	ldw	r3,-36(fp)
81118814:	00bfff84 	movi	r2,-2
81118818:	1884703a 	and	r2,r3,r2
8111881c:	1001703a 	wrctl	status,r2
  
  return context;
81118820:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
81118824:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
81118828:	00c00044 	movi	r3,1
8111882c:	e0bff217 	ldw	r2,-56(fp)
81118830:	1884983a 	sll	r2,r3,r2
81118834:	1007883a 	mov	r3,r2
81118838:	d0a04317 	ldw	r2,-32500(gp)
8111883c:	1884b03a 	or	r2,r3,r2
81118840:	d0a04315 	stw	r2,-32500(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
81118844:	d0a04317 	ldw	r2,-32500(gp)
81118848:	100170fa 	wrctl	ienable,r2
8111884c:	e0bff817 	ldw	r2,-32(fp)
81118850:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81118854:	e0bff917 	ldw	r2,-28(fp)
81118858:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8111885c:	0005883a 	mov	r2,zero
81118860:	00001906 	br	811188c8 <alt_irq_register+0x158>
81118864:	e0bffd17 	ldw	r2,-12(fp)
81118868:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111886c:	0005303a 	rdctl	r2,status
81118870:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81118874:	e0fffa17 	ldw	r3,-24(fp)
81118878:	00bfff84 	movi	r2,-2
8111887c:	1884703a 	and	r2,r3,r2
81118880:	1001703a 	wrctl	status,r2
  
  return context;
81118884:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
81118888:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
8111888c:	00c00044 	movi	r3,1
81118890:	e0bff417 	ldw	r2,-48(fp)
81118894:	1884983a 	sll	r2,r3,r2
81118898:	0084303a 	nor	r2,zero,r2
8111889c:	1007883a 	mov	r3,r2
811188a0:	d0a04317 	ldw	r2,-32500(gp)
811188a4:	1884703a 	and	r2,r3,r2
811188a8:	d0a04315 	stw	r2,-32500(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
811188ac:	d0a04317 	ldw	r2,-32500(gp)
811188b0:	100170fa 	wrctl	ienable,r2
811188b4:	e0bffb17 	ldw	r2,-20(fp)
811188b8:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811188bc:	e0bffc17 	ldw	r2,-16(fp)
811188c0:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
811188c4:	0005883a 	mov	r2,zero
811188c8:	e0bff115 	stw	r2,-60(fp)
811188cc:	e0bff317 	ldw	r2,-52(fp)
811188d0:	e0bff515 	stw	r2,-44(fp)
811188d4:	e0bff517 	ldw	r2,-44(fp)
811188d8:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
811188dc:	e0bff117 	ldw	r2,-60(fp)
}
811188e0:	e037883a 	mov	sp,fp
811188e4:	df000017 	ldw	fp,0(sp)
811188e8:	dec00104 	addi	sp,sp,4
811188ec:	f800283a 	ret

811188f0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
811188f0:	defffe04 	addi	sp,sp,-8
811188f4:	dfc00115 	stw	ra,4(sp)
811188f8:	df000015 	stw	fp,0(sp)
811188fc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81118900:	d0a01417 	ldw	r2,-32688(gp)
81118904:	10000326 	beq	r2,zero,81118914 <alt_get_errno+0x24>
81118908:	d0a01417 	ldw	r2,-32688(gp)
8111890c:	103ee83a 	callr	r2
81118910:	00000106 	br	81118918 <alt_get_errno+0x28>
81118914:	d0a04204 	addi	r2,gp,-32504
}
81118918:	e037883a 	mov	sp,fp
8111891c:	dfc00117 	ldw	ra,4(sp)
81118920:	df000017 	ldw	fp,0(sp)
81118924:	dec00204 	addi	sp,sp,8
81118928:	f800283a 	ret

8111892c <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
8111892c:	deffed04 	addi	sp,sp,-76
81118930:	dfc01215 	stw	ra,72(sp)
81118934:	df001115 	stw	fp,68(sp)
81118938:	df001104 	addi	fp,sp,68
8111893c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81118940:	e0bfff17 	ldw	r2,-4(fp)
81118944:	10000616 	blt	r2,zero,81118960 <isatty+0x34>
81118948:	e0bfff17 	ldw	r2,-4(fp)
8111894c:	10c00324 	muli	r3,r2,12
81118950:	00a044b4 	movhi	r2,33042
81118954:	10be0104 	addi	r2,r2,-2044
81118958:	1885883a 	add	r2,r3,r2
8111895c:	00000106 	br	81118964 <isatty+0x38>
81118960:	0005883a 	mov	r2,zero
81118964:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
81118968:	e0bfef17 	ldw	r2,-68(fp)
8111896c:	10000e26 	beq	r2,zero,811189a8 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
81118970:	e0bfef17 	ldw	r2,-68(fp)
81118974:	10800017 	ldw	r2,0(r2)
81118978:	10800817 	ldw	r2,32(r2)
8111897c:	1000021e 	bne	r2,zero,81118988 <isatty+0x5c>
    {
      return 1;
81118980:	00800044 	movi	r2,1
81118984:	00000d06 	br	811189bc <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
81118988:	e0bff004 	addi	r2,fp,-64
8111898c:	100b883a 	mov	r5,r2
81118990:	e13fff17 	ldw	r4,-4(fp)
81118994:	11186c00 	call	811186c0 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
81118998:	e0bff117 	ldw	r2,-60(fp)
8111899c:	10880020 	cmpeqi	r2,r2,8192
811189a0:	10803fcc 	andi	r2,r2,255
811189a4:	00000506 	br	811189bc <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
811189a8:	11188f00 	call	811188f0 <alt_get_errno>
811189ac:	1007883a 	mov	r3,r2
811189b0:	00801444 	movi	r2,81
811189b4:	18800015 	stw	r2,0(r3)
    return 0;
811189b8:	0005883a 	mov	r2,zero
  }
}
811189bc:	e037883a 	mov	sp,fp
811189c0:	dfc00117 	ldw	ra,4(sp)
811189c4:	df000017 	ldw	fp,0(sp)
811189c8:	dec00204 	addi	sp,sp,8
811189cc:	f800283a 	ret

811189d0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
811189d0:	defffe04 	addi	sp,sp,-8
811189d4:	dfc00115 	stw	ra,4(sp)
811189d8:	df000015 	stw	fp,0(sp)
811189dc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
811189e0:	d0a01417 	ldw	r2,-32688(gp)
811189e4:	10000326 	beq	r2,zero,811189f4 <alt_get_errno+0x24>
811189e8:	d0a01417 	ldw	r2,-32688(gp)
811189ec:	103ee83a 	callr	r2
811189f0:	00000106 	br	811189f8 <alt_get_errno+0x28>
811189f4:	d0a04204 	addi	r2,gp,-32504
}
811189f8:	e037883a 	mov	sp,fp
811189fc:	dfc00117 	ldw	ra,4(sp)
81118a00:	df000017 	ldw	fp,0(sp)
81118a04:	dec00204 	addi	sp,sp,8
81118a08:	f800283a 	ret

81118a0c <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
81118a0c:	defff904 	addi	sp,sp,-28
81118a10:	dfc00615 	stw	ra,24(sp)
81118a14:	df000515 	stw	fp,20(sp)
81118a18:	df000504 	addi	fp,sp,20
81118a1c:	e13ffd15 	stw	r4,-12(fp)
81118a20:	e17ffe15 	stw	r5,-8(fp)
81118a24:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
81118a28:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81118a2c:	e0bffd17 	ldw	r2,-12(fp)
81118a30:	10000616 	blt	r2,zero,81118a4c <lseek+0x40>
81118a34:	e0bffd17 	ldw	r2,-12(fp)
81118a38:	10c00324 	muli	r3,r2,12
81118a3c:	00a044b4 	movhi	r2,33042
81118a40:	10be0104 	addi	r2,r2,-2044
81118a44:	1885883a 	add	r2,r3,r2
81118a48:	00000106 	br	81118a50 <lseek+0x44>
81118a4c:	0005883a 	mov	r2,zero
81118a50:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
81118a54:	e0bffc17 	ldw	r2,-16(fp)
81118a58:	10001026 	beq	r2,zero,81118a9c <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
81118a5c:	e0bffc17 	ldw	r2,-16(fp)
81118a60:	10800017 	ldw	r2,0(r2)
81118a64:	10800717 	ldw	r2,28(r2)
81118a68:	10000926 	beq	r2,zero,81118a90 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
81118a6c:	e0bffc17 	ldw	r2,-16(fp)
81118a70:	10800017 	ldw	r2,0(r2)
81118a74:	10800717 	ldw	r2,28(r2)
81118a78:	e1bfff17 	ldw	r6,-4(fp)
81118a7c:	e17ffe17 	ldw	r5,-8(fp)
81118a80:	e13ffc17 	ldw	r4,-16(fp)
81118a84:	103ee83a 	callr	r2
81118a88:	e0bffb15 	stw	r2,-20(fp)
81118a8c:	00000506 	br	81118aa4 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
81118a90:	00bfde84 	movi	r2,-134
81118a94:	e0bffb15 	stw	r2,-20(fp)
81118a98:	00000206 	br	81118aa4 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
81118a9c:	00bfebc4 	movi	r2,-81
81118aa0:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
81118aa4:	e0bffb17 	ldw	r2,-20(fp)
81118aa8:	1000070e 	bge	r2,zero,81118ac8 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
81118aac:	11189d00 	call	811189d0 <alt_get_errno>
81118ab0:	1007883a 	mov	r3,r2
81118ab4:	e0bffb17 	ldw	r2,-20(fp)
81118ab8:	0085c83a 	sub	r2,zero,r2
81118abc:	18800015 	stw	r2,0(r3)
    rc = -1;
81118ac0:	00bfffc4 	movi	r2,-1
81118ac4:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
81118ac8:	e0bffb17 	ldw	r2,-20(fp)
}
81118acc:	e037883a 	mov	sp,fp
81118ad0:	dfc00117 	ldw	ra,4(sp)
81118ad4:	df000017 	ldw	fp,0(sp)
81118ad8:	dec00204 	addi	sp,sp,8
81118adc:	f800283a 	ret

81118ae0 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
81118ae0:	defffd04 	addi	sp,sp,-12
81118ae4:	dfc00215 	stw	ra,8(sp)
81118ae8:	df000115 	stw	fp,4(sp)
81118aec:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
81118af0:	0009883a 	mov	r4,zero
81118af4:	11193940 	call	81119394 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
81118af8:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
81118afc:	11193cc0 	call	811193cc <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
81118b00:	01a044b4 	movhi	r6,33042
81118b04:	31bb2904 	addi	r6,r6,-4956
81118b08:	016044b4 	movhi	r5,33042
81118b0c:	297b2904 	addi	r5,r5,-4956
81118b10:	012044b4 	movhi	r4,33042
81118b14:	213b2904 	addi	r4,r4,-4956
81118b18:	111ce240 	call	8111ce24 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
81118b1c:	111c9700 	call	8111c970 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
81118b20:	012044b4 	movhi	r4,33042
81118b24:	21327404 	addi	r4,r4,-13872
81118b28:	111d3600 	call	8111d360 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
81118b2c:	d0a04417 	ldw	r2,-32496(gp)
81118b30:	d0e04517 	ldw	r3,-32492(gp)
81118b34:	d1204617 	ldw	r4,-32488(gp)
81118b38:	200d883a 	mov	r6,r4
81118b3c:	180b883a 	mov	r5,r3
81118b40:	1009883a 	mov	r4,r2
81118b44:	1108c9c0 	call	81108c9c <main>
81118b48:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
81118b4c:	01000044 	movi	r4,1
81118b50:	11185680 	call	81118568 <close>
  exit (result);
81118b54:	e13fff17 	ldw	r4,-4(fp)
81118b58:	111d3740 	call	8111d374 <exit>

81118b5c <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
81118b5c:	defffe04 	addi	sp,sp,-8
81118b60:	df000115 	stw	fp,4(sp)
81118b64:	df000104 	addi	fp,sp,4
81118b68:	e13fff15 	stw	r4,-4(fp)
}
81118b6c:	0001883a 	nop
81118b70:	e037883a 	mov	sp,fp
81118b74:	df000017 	ldw	fp,0(sp)
81118b78:	dec00104 	addi	sp,sp,4
81118b7c:	f800283a 	ret

81118b80 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
81118b80:	defffe04 	addi	sp,sp,-8
81118b84:	df000115 	stw	fp,4(sp)
81118b88:	df000104 	addi	fp,sp,4
81118b8c:	e13fff15 	stw	r4,-4(fp)
}
81118b90:	0001883a 	nop
81118b94:	e037883a 	mov	sp,fp
81118b98:	df000017 	ldw	fp,0(sp)
81118b9c:	dec00104 	addi	sp,sp,4
81118ba0:	f800283a 	ret

81118ba4 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
81118ba4:	defff204 	addi	sp,sp,-56
81118ba8:	dfc00a15 	stw	ra,40(sp)
81118bac:	df000915 	stw	fp,36(sp)
81118bb0:	df000904 	addi	fp,sp,36
81118bb4:	e13fff15 	stw	r4,-4(fp)
81118bb8:	e1400215 	stw	r5,8(fp)
81118bbc:	e1800315 	stw	r6,12(fp)
81118bc0:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
81118bc4:	e0800204 	addi	r2,fp,8
81118bc8:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
81118bcc:	e0bfff17 	ldw	r2,-4(fp)
81118bd0:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
81118bd4:	00006f06 	br	81118d94 <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
81118bd8:	e0bff807 	ldb	r2,-32(fp)
81118bdc:	10800960 	cmpeqi	r2,r2,37
81118be0:	1000041e 	bne	r2,zero,81118bf4 <alt_printf+0x50>
        {
            alt_putchar(c);
81118be4:	e0bff807 	ldb	r2,-32(fp)
81118be8:	1009883a 	mov	r4,r2
81118bec:	1118dd00 	call	81118dd0 <alt_putchar>
81118bf0:	00006806 	br	81118d94 <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
81118bf4:	e0bff717 	ldw	r2,-36(fp)
81118bf8:	10c00044 	addi	r3,r2,1
81118bfc:	e0fff715 	stw	r3,-36(fp)
81118c00:	10800003 	ldbu	r2,0(r2)
81118c04:	e0bff805 	stb	r2,-32(fp)
81118c08:	e0bff807 	ldb	r2,-32(fp)
81118c0c:	10006926 	beq	r2,zero,81118db4 <alt_printf+0x210>
            {
                if (c == '%')
81118c10:	e0bff807 	ldb	r2,-32(fp)
81118c14:	10800958 	cmpnei	r2,r2,37
81118c18:	1000041e 	bne	r2,zero,81118c2c <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
81118c1c:	e0bff807 	ldb	r2,-32(fp)
81118c20:	1009883a 	mov	r4,r2
81118c24:	1118dd00 	call	81118dd0 <alt_putchar>
81118c28:	00005a06 	br	81118d94 <alt_printf+0x1f0>
                } 
                else if (c == 'c')
81118c2c:	e0bff807 	ldb	r2,-32(fp)
81118c30:	108018d8 	cmpnei	r2,r2,99
81118c34:	1000081e 	bne	r2,zero,81118c58 <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
81118c38:	e0bffe17 	ldw	r2,-8(fp)
81118c3c:	10c00104 	addi	r3,r2,4
81118c40:	e0fffe15 	stw	r3,-8(fp)
81118c44:	10800017 	ldw	r2,0(r2)
81118c48:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
81118c4c:	e13ffd17 	ldw	r4,-12(fp)
81118c50:	1118dd00 	call	81118dd0 <alt_putchar>
81118c54:	00004f06 	br	81118d94 <alt_printf+0x1f0>
                }
                else if (c == 'x')
81118c58:	e0bff807 	ldb	r2,-32(fp)
81118c5c:	10801e18 	cmpnei	r2,r2,120
81118c60:	1000341e 	bne	r2,zero,81118d34 <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
81118c64:	e0bffe17 	ldw	r2,-8(fp)
81118c68:	10c00104 	addi	r3,r2,4
81118c6c:	e0fffe15 	stw	r3,-8(fp)
81118c70:	10800017 	ldw	r2,0(r2)
81118c74:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
81118c78:	e0bffb17 	ldw	r2,-20(fp)
81118c7c:	1000031e 	bne	r2,zero,81118c8c <alt_printf+0xe8>
                    {
                        alt_putchar('0');
81118c80:	01000c04 	movi	r4,48
81118c84:	1118dd00 	call	81118dd0 <alt_putchar>
                        continue;
81118c88:	00004206 	br	81118d94 <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
81118c8c:	00800704 	movi	r2,28
81118c90:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
81118c94:	00000306 	br	81118ca4 <alt_printf+0x100>
                        digit_shift -= 4;
81118c98:	e0bff917 	ldw	r2,-28(fp)
81118c9c:	10bfff04 	addi	r2,r2,-4
81118ca0:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
81118ca4:	00c003c4 	movi	r3,15
81118ca8:	e0bff917 	ldw	r2,-28(fp)
81118cac:	1884983a 	sll	r2,r3,r2
81118cb0:	1007883a 	mov	r3,r2
81118cb4:	e0bffb17 	ldw	r2,-20(fp)
81118cb8:	1884703a 	and	r2,r3,r2
81118cbc:	103ff626 	beq	r2,zero,81118c98 <__reset+0xfb0f8c98>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
81118cc0:	00001906 	br	81118d28 <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
81118cc4:	00c003c4 	movi	r3,15
81118cc8:	e0bff917 	ldw	r2,-28(fp)
81118ccc:	1884983a 	sll	r2,r3,r2
81118cd0:	1007883a 	mov	r3,r2
81118cd4:	e0bffb17 	ldw	r2,-20(fp)
81118cd8:	1886703a 	and	r3,r3,r2
81118cdc:	e0bff917 	ldw	r2,-28(fp)
81118ce0:	1884d83a 	srl	r2,r3,r2
81118ce4:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
81118ce8:	e0bffc17 	ldw	r2,-16(fp)
81118cec:	108002a8 	cmpgeui	r2,r2,10
81118cf0:	1000041e 	bne	r2,zero,81118d04 <alt_printf+0x160>
                            c = '0' + digit;
81118cf4:	e0bffc17 	ldw	r2,-16(fp)
81118cf8:	10800c04 	addi	r2,r2,48
81118cfc:	e0bff805 	stb	r2,-32(fp)
81118d00:	00000306 	br	81118d10 <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
81118d04:	e0bffc17 	ldw	r2,-16(fp)
81118d08:	108015c4 	addi	r2,r2,87
81118d0c:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
81118d10:	e0bff807 	ldb	r2,-32(fp)
81118d14:	1009883a 	mov	r4,r2
81118d18:	1118dd00 	call	81118dd0 <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
81118d1c:	e0bff917 	ldw	r2,-28(fp)
81118d20:	10bfff04 	addi	r2,r2,-4
81118d24:	e0bff915 	stw	r2,-28(fp)
81118d28:	e0bff917 	ldw	r2,-28(fp)
81118d2c:	103fe50e 	bge	r2,zero,81118cc4 <__reset+0xfb0f8cc4>
81118d30:	00001806 	br	81118d94 <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
81118d34:	e0bff807 	ldb	r2,-32(fp)
81118d38:	10801cd8 	cmpnei	r2,r2,115
81118d3c:	1000151e 	bne	r2,zero,81118d94 <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
81118d40:	e0bffe17 	ldw	r2,-8(fp)
81118d44:	10c00104 	addi	r3,r2,4
81118d48:	e0fffe15 	stw	r3,-8(fp)
81118d4c:	10800017 	ldw	r2,0(r2)
81118d50:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
81118d54:	00000906 	br	81118d7c <alt_printf+0x1d8>
                      alt_putchar(*s++);
81118d58:	e0bffa17 	ldw	r2,-24(fp)
81118d5c:	10c00044 	addi	r3,r2,1
81118d60:	e0fffa15 	stw	r3,-24(fp)
81118d64:	10800003 	ldbu	r2,0(r2)
81118d68:	10803fcc 	andi	r2,r2,255
81118d6c:	1080201c 	xori	r2,r2,128
81118d70:	10bfe004 	addi	r2,r2,-128
81118d74:	1009883a 	mov	r4,r2
81118d78:	1118dd00 	call	81118dd0 <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
81118d7c:	e0bffa17 	ldw	r2,-24(fp)
81118d80:	10800003 	ldbu	r2,0(r2)
81118d84:	10803fcc 	andi	r2,r2,255
81118d88:	1080201c 	xori	r2,r2,128
81118d8c:	10bfe004 	addi	r2,r2,-128
81118d90:	103ff11e 	bne	r2,zero,81118d58 <__reset+0xfb0f8d58>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
81118d94:	e0bff717 	ldw	r2,-36(fp)
81118d98:	10c00044 	addi	r3,r2,1
81118d9c:	e0fff715 	stw	r3,-36(fp)
81118da0:	10800003 	ldbu	r2,0(r2)
81118da4:	e0bff805 	stb	r2,-32(fp)
81118da8:	e0bff807 	ldb	r2,-32(fp)
81118dac:	103f8a1e 	bne	r2,zero,81118bd8 <__reset+0xfb0f8bd8>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
81118db0:	00000106 	br	81118db8 <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
81118db4:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
81118db8:	0001883a 	nop
81118dbc:	e037883a 	mov	sp,fp
81118dc0:	dfc00117 	ldw	ra,4(sp)
81118dc4:	df000017 	ldw	fp,0(sp)
81118dc8:	dec00504 	addi	sp,sp,20
81118dcc:	f800283a 	ret

81118dd0 <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
81118dd0:	defffd04 	addi	sp,sp,-12
81118dd4:	dfc00215 	stw	ra,8(sp)
81118dd8:	df000115 	stw	fp,4(sp)
81118ddc:	df000104 	addi	fp,sp,4
81118de0:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
81118de4:	d0a00a17 	ldw	r2,-32728(gp)
81118de8:	10800217 	ldw	r2,8(r2)
81118dec:	100b883a 	mov	r5,r2
81118df0:	e13fff17 	ldw	r4,-4(fp)
81118df4:	1112e3c0 	call	81112e3c <putc>
#endif
#endif
}
81118df8:	e037883a 	mov	sp,fp
81118dfc:	dfc00117 	ldw	ra,4(sp)
81118e00:	df000017 	ldw	fp,0(sp)
81118e04:	dec00204 	addi	sp,sp,8
81118e08:	f800283a 	ret

81118e0c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81118e0c:	defffe04 	addi	sp,sp,-8
81118e10:	dfc00115 	stw	ra,4(sp)
81118e14:	df000015 	stw	fp,0(sp)
81118e18:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81118e1c:	d0a01417 	ldw	r2,-32688(gp)
81118e20:	10000326 	beq	r2,zero,81118e30 <alt_get_errno+0x24>
81118e24:	d0a01417 	ldw	r2,-32688(gp)
81118e28:	103ee83a 	callr	r2
81118e2c:	00000106 	br	81118e34 <alt_get_errno+0x28>
81118e30:	d0a04204 	addi	r2,gp,-32504
}
81118e34:	e037883a 	mov	sp,fp
81118e38:	dfc00117 	ldw	ra,4(sp)
81118e3c:	df000017 	ldw	fp,0(sp)
81118e40:	dec00204 	addi	sp,sp,8
81118e44:	f800283a 	ret

81118e48 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
81118e48:	defff904 	addi	sp,sp,-28
81118e4c:	dfc00615 	stw	ra,24(sp)
81118e50:	df000515 	stw	fp,20(sp)
81118e54:	df000504 	addi	fp,sp,20
81118e58:	e13ffd15 	stw	r4,-12(fp)
81118e5c:	e17ffe15 	stw	r5,-8(fp)
81118e60:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81118e64:	e0bffd17 	ldw	r2,-12(fp)
81118e68:	10000616 	blt	r2,zero,81118e84 <read+0x3c>
81118e6c:	e0bffd17 	ldw	r2,-12(fp)
81118e70:	10c00324 	muli	r3,r2,12
81118e74:	00a044b4 	movhi	r2,33042
81118e78:	10be0104 	addi	r2,r2,-2044
81118e7c:	1885883a 	add	r2,r3,r2
81118e80:	00000106 	br	81118e88 <read+0x40>
81118e84:	0005883a 	mov	r2,zero
81118e88:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
81118e8c:	e0bffb17 	ldw	r2,-20(fp)
81118e90:	10002226 	beq	r2,zero,81118f1c <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
81118e94:	e0bffb17 	ldw	r2,-20(fp)
81118e98:	10800217 	ldw	r2,8(r2)
81118e9c:	108000cc 	andi	r2,r2,3
81118ea0:	10800060 	cmpeqi	r2,r2,1
81118ea4:	1000181e 	bne	r2,zero,81118f08 <read+0xc0>
        (fd->dev->read))
81118ea8:	e0bffb17 	ldw	r2,-20(fp)
81118eac:	10800017 	ldw	r2,0(r2)
81118eb0:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
81118eb4:	10001426 	beq	r2,zero,81118f08 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
81118eb8:	e0bffb17 	ldw	r2,-20(fp)
81118ebc:	10800017 	ldw	r2,0(r2)
81118ec0:	10800517 	ldw	r2,20(r2)
81118ec4:	e0ffff17 	ldw	r3,-4(fp)
81118ec8:	180d883a 	mov	r6,r3
81118ecc:	e17ffe17 	ldw	r5,-8(fp)
81118ed0:	e13ffb17 	ldw	r4,-20(fp)
81118ed4:	103ee83a 	callr	r2
81118ed8:	e0bffc15 	stw	r2,-16(fp)
81118edc:	e0bffc17 	ldw	r2,-16(fp)
81118ee0:	1000070e 	bge	r2,zero,81118f00 <read+0xb8>
        {
          ALT_ERRNO = -rval;
81118ee4:	1118e0c0 	call	81118e0c <alt_get_errno>
81118ee8:	1007883a 	mov	r3,r2
81118eec:	e0bffc17 	ldw	r2,-16(fp)
81118ef0:	0085c83a 	sub	r2,zero,r2
81118ef4:	18800015 	stw	r2,0(r3)
          return -1;
81118ef8:	00bfffc4 	movi	r2,-1
81118efc:	00000c06 	br	81118f30 <read+0xe8>
        }
        return rval;
81118f00:	e0bffc17 	ldw	r2,-16(fp)
81118f04:	00000a06 	br	81118f30 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
81118f08:	1118e0c0 	call	81118e0c <alt_get_errno>
81118f0c:	1007883a 	mov	r3,r2
81118f10:	00800344 	movi	r2,13
81118f14:	18800015 	stw	r2,0(r3)
81118f18:	00000406 	br	81118f2c <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
81118f1c:	1118e0c0 	call	81118e0c <alt_get_errno>
81118f20:	1007883a 	mov	r3,r2
81118f24:	00801444 	movi	r2,81
81118f28:	18800015 	stw	r2,0(r3)
  }
  return -1;
81118f2c:	00bfffc4 	movi	r2,-1
}
81118f30:	e037883a 	mov	sp,fp
81118f34:	dfc00117 	ldw	ra,4(sp)
81118f38:	df000017 	ldw	fp,0(sp)
81118f3c:	dec00204 	addi	sp,sp,8
81118f40:	f800283a 	ret

81118f44 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
81118f44:	defffe04 	addi	sp,sp,-8
81118f48:	df000115 	stw	fp,4(sp)
81118f4c:	df000104 	addi	fp,sp,4
81118f50:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
81118f54:	e0bfff17 	ldw	r2,-4(fp)
81118f58:	108000d0 	cmplti	r2,r2,3
81118f5c:	10000d1e 	bne	r2,zero,81118f94 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
81118f60:	00a044b4 	movhi	r2,33042
81118f64:	10be0104 	addi	r2,r2,-2044
81118f68:	e0ffff17 	ldw	r3,-4(fp)
81118f6c:	18c00324 	muli	r3,r3,12
81118f70:	10c5883a 	add	r2,r2,r3
81118f74:	10800204 	addi	r2,r2,8
81118f78:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
81118f7c:	00a044b4 	movhi	r2,33042
81118f80:	10be0104 	addi	r2,r2,-2044
81118f84:	e0ffff17 	ldw	r3,-4(fp)
81118f88:	18c00324 	muli	r3,r3,12
81118f8c:	10c5883a 	add	r2,r2,r3
81118f90:	10000015 	stw	zero,0(r2)
  }
}
81118f94:	0001883a 	nop
81118f98:	e037883a 	mov	sp,fp
81118f9c:	df000017 	ldw	fp,0(sp)
81118fa0:	dec00104 	addi	sp,sp,4
81118fa4:	f800283a 	ret

81118fa8 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
81118fa8:	defff904 	addi	sp,sp,-28
81118fac:	df000615 	stw	fp,24(sp)
81118fb0:	df000604 	addi	fp,sp,24
81118fb4:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81118fb8:	0005303a 	rdctl	r2,status
81118fbc:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81118fc0:	e0fffe17 	ldw	r3,-8(fp)
81118fc4:	00bfff84 	movi	r2,-2
81118fc8:	1884703a 	and	r2,r3,r2
81118fcc:	1001703a 	wrctl	status,r2
  
  return context;
81118fd0:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
81118fd4:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
81118fd8:	d0a01617 	ldw	r2,-32680(gp)
81118fdc:	10c000c4 	addi	r3,r2,3
81118fe0:	00bfff04 	movi	r2,-4
81118fe4:	1884703a 	and	r2,r3,r2
81118fe8:	d0a01615 	stw	r2,-32680(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
81118fec:	d0e01617 	ldw	r3,-32680(gp)
81118ff0:	e0bfff17 	ldw	r2,-4(fp)
81118ff4:	1887883a 	add	r3,r3,r2
81118ff8:	00a04834 	movhi	r2,33056
81118ffc:	10a80004 	addi	r2,r2,-24576
81119000:	10c0062e 	bgeu	r2,r3,8111901c <sbrk+0x74>
81119004:	e0bffb17 	ldw	r2,-20(fp)
81119008:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111900c:	e0bffa17 	ldw	r2,-24(fp)
81119010:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
81119014:	00bfffc4 	movi	r2,-1
81119018:	00000b06 	br	81119048 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
8111901c:	d0a01617 	ldw	r2,-32680(gp)
81119020:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
81119024:	d0e01617 	ldw	r3,-32680(gp)
81119028:	e0bfff17 	ldw	r2,-4(fp)
8111902c:	1885883a 	add	r2,r3,r2
81119030:	d0a01615 	stw	r2,-32680(gp)
81119034:	e0bffb17 	ldw	r2,-20(fp)
81119038:	e0bffc15 	stw	r2,-16(fp)
8111903c:	e0bffc17 	ldw	r2,-16(fp)
81119040:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
81119044:	e0bffd17 	ldw	r2,-12(fp)
} 
81119048:	e037883a 	mov	sp,fp
8111904c:	df000017 	ldw	fp,0(sp)
81119050:	dec00104 	addi	sp,sp,4
81119054:	f800283a 	ret

81119058 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
81119058:	defffa04 	addi	sp,sp,-24
8111905c:	df000515 	stw	fp,20(sp)
81119060:	df000504 	addi	fp,sp,20
81119064:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81119068:	0005303a 	rdctl	r2,status
8111906c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81119070:	e0fffc17 	ldw	r3,-16(fp)
81119074:	00bfff84 	movi	r2,-2
81119078:	1884703a 	and	r2,r3,r2
8111907c:	1001703a 	wrctl	status,r2
  
  return context;
81119080:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
81119084:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
81119088:	e0bfff17 	ldw	r2,-4(fp)
8111908c:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
81119090:	e0bffd17 	ldw	r2,-12(fp)
81119094:	10800017 	ldw	r2,0(r2)
81119098:	e0fffd17 	ldw	r3,-12(fp)
8111909c:	18c00117 	ldw	r3,4(r3)
811190a0:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
811190a4:	e0bffd17 	ldw	r2,-12(fp)
811190a8:	10800117 	ldw	r2,4(r2)
811190ac:	e0fffd17 	ldw	r3,-12(fp)
811190b0:	18c00017 	ldw	r3,0(r3)
811190b4:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
811190b8:	e0bffd17 	ldw	r2,-12(fp)
811190bc:	e0fffd17 	ldw	r3,-12(fp)
811190c0:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
811190c4:	e0bffd17 	ldw	r2,-12(fp)
811190c8:	e0fffd17 	ldw	r3,-12(fp)
811190cc:	10c00015 	stw	r3,0(r2)
811190d0:	e0bffb17 	ldw	r2,-20(fp)
811190d4:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811190d8:	e0bffe17 	ldw	r2,-8(fp)
811190dc:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
811190e0:	0001883a 	nop
811190e4:	e037883a 	mov	sp,fp
811190e8:	df000017 	ldw	fp,0(sp)
811190ec:	dec00104 	addi	sp,sp,4
811190f0:	f800283a 	ret

811190f4 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
811190f4:	defffb04 	addi	sp,sp,-20
811190f8:	dfc00415 	stw	ra,16(sp)
811190fc:	df000315 	stw	fp,12(sp)
81119100:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
81119104:	d0a01717 	ldw	r2,-32676(gp)
81119108:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
8111910c:	d0a04817 	ldw	r2,-32480(gp)
81119110:	10800044 	addi	r2,r2,1
81119114:	d0a04815 	stw	r2,-32480(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
81119118:	00002e06 	br	811191d4 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
8111911c:	e0bffd17 	ldw	r2,-12(fp)
81119120:	10800017 	ldw	r2,0(r2)
81119124:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
81119128:	e0bffd17 	ldw	r2,-12(fp)
8111912c:	10800403 	ldbu	r2,16(r2)
81119130:	10803fcc 	andi	r2,r2,255
81119134:	10000426 	beq	r2,zero,81119148 <alt_tick+0x54>
81119138:	d0a04817 	ldw	r2,-32480(gp)
8111913c:	1000021e 	bne	r2,zero,81119148 <alt_tick+0x54>
    {
      alarm->rollover = 0;
81119140:	e0bffd17 	ldw	r2,-12(fp)
81119144:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
81119148:	e0bffd17 	ldw	r2,-12(fp)
8111914c:	10800217 	ldw	r2,8(r2)
81119150:	d0e04817 	ldw	r3,-32480(gp)
81119154:	18801d36 	bltu	r3,r2,811191cc <alt_tick+0xd8>
81119158:	e0bffd17 	ldw	r2,-12(fp)
8111915c:	10800403 	ldbu	r2,16(r2)
81119160:	10803fcc 	andi	r2,r2,255
81119164:	1000191e 	bne	r2,zero,811191cc <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
81119168:	e0bffd17 	ldw	r2,-12(fp)
8111916c:	10800317 	ldw	r2,12(r2)
81119170:	e0fffd17 	ldw	r3,-12(fp)
81119174:	18c00517 	ldw	r3,20(r3)
81119178:	1809883a 	mov	r4,r3
8111917c:	103ee83a 	callr	r2
81119180:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
81119184:	e0bfff17 	ldw	r2,-4(fp)
81119188:	1000031e 	bne	r2,zero,81119198 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
8111918c:	e13ffd17 	ldw	r4,-12(fp)
81119190:	11190580 	call	81119058 <alt_alarm_stop>
81119194:	00000d06 	br	811191cc <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
81119198:	e0bffd17 	ldw	r2,-12(fp)
8111919c:	10c00217 	ldw	r3,8(r2)
811191a0:	e0bfff17 	ldw	r2,-4(fp)
811191a4:	1887883a 	add	r3,r3,r2
811191a8:	e0bffd17 	ldw	r2,-12(fp)
811191ac:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
811191b0:	e0bffd17 	ldw	r2,-12(fp)
811191b4:	10c00217 	ldw	r3,8(r2)
811191b8:	d0a04817 	ldw	r2,-32480(gp)
811191bc:	1880032e 	bgeu	r3,r2,811191cc <alt_tick+0xd8>
        {
          alarm->rollover = 1;
811191c0:	e0bffd17 	ldw	r2,-12(fp)
811191c4:	00c00044 	movi	r3,1
811191c8:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
811191cc:	e0bffe17 	ldw	r2,-8(fp)
811191d0:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
811191d4:	e0fffd17 	ldw	r3,-12(fp)
811191d8:	d0a01704 	addi	r2,gp,-32676
811191dc:	18bfcf1e 	bne	r3,r2,8111911c <__reset+0xfb0f911c>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
811191e0:	0001883a 	nop
}
811191e4:	0001883a 	nop
811191e8:	e037883a 	mov	sp,fp
811191ec:	dfc00117 	ldw	ra,4(sp)
811191f0:	df000017 	ldw	fp,0(sp)
811191f4:	dec00204 	addi	sp,sp,8
811191f8:	f800283a 	ret

811191fc <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
811191fc:	defffd04 	addi	sp,sp,-12
81119200:	dfc00215 	stw	ra,8(sp)
81119204:	df000115 	stw	fp,4(sp)
81119208:	df000104 	addi	fp,sp,4
8111920c:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
81119210:	e13fff17 	ldw	r4,-4(fp)
81119214:	11184040 	call	81118404 <alt_busy_sleep>
}
81119218:	e037883a 	mov	sp,fp
8111921c:	dfc00117 	ldw	ra,4(sp)
81119220:	df000017 	ldw	fp,0(sp)
81119224:	dec00204 	addi	sp,sp,8
81119228:	f800283a 	ret

8111922c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8111922c:	defffe04 	addi	sp,sp,-8
81119230:	dfc00115 	stw	ra,4(sp)
81119234:	df000015 	stw	fp,0(sp)
81119238:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8111923c:	d0a01417 	ldw	r2,-32688(gp)
81119240:	10000326 	beq	r2,zero,81119250 <alt_get_errno+0x24>
81119244:	d0a01417 	ldw	r2,-32688(gp)
81119248:	103ee83a 	callr	r2
8111924c:	00000106 	br	81119254 <alt_get_errno+0x28>
81119250:	d0a04204 	addi	r2,gp,-32504
}
81119254:	e037883a 	mov	sp,fp
81119258:	dfc00117 	ldw	ra,4(sp)
8111925c:	df000017 	ldw	fp,0(sp)
81119260:	dec00204 	addi	sp,sp,8
81119264:	f800283a 	ret

81119268 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
81119268:	defff904 	addi	sp,sp,-28
8111926c:	dfc00615 	stw	ra,24(sp)
81119270:	df000515 	stw	fp,20(sp)
81119274:	df000504 	addi	fp,sp,20
81119278:	e13ffd15 	stw	r4,-12(fp)
8111927c:	e17ffe15 	stw	r5,-8(fp)
81119280:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81119284:	e0bffd17 	ldw	r2,-12(fp)
81119288:	10000616 	blt	r2,zero,811192a4 <write+0x3c>
8111928c:	e0bffd17 	ldw	r2,-12(fp)
81119290:	10c00324 	muli	r3,r2,12
81119294:	00a044b4 	movhi	r2,33042
81119298:	10be0104 	addi	r2,r2,-2044
8111929c:	1885883a 	add	r2,r3,r2
811192a0:	00000106 	br	811192a8 <write+0x40>
811192a4:	0005883a 	mov	r2,zero
811192a8:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
811192ac:	e0bffb17 	ldw	r2,-20(fp)
811192b0:	10002126 	beq	r2,zero,81119338 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
811192b4:	e0bffb17 	ldw	r2,-20(fp)
811192b8:	10800217 	ldw	r2,8(r2)
811192bc:	108000cc 	andi	r2,r2,3
811192c0:	10001826 	beq	r2,zero,81119324 <write+0xbc>
811192c4:	e0bffb17 	ldw	r2,-20(fp)
811192c8:	10800017 	ldw	r2,0(r2)
811192cc:	10800617 	ldw	r2,24(r2)
811192d0:	10001426 	beq	r2,zero,81119324 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
811192d4:	e0bffb17 	ldw	r2,-20(fp)
811192d8:	10800017 	ldw	r2,0(r2)
811192dc:	10800617 	ldw	r2,24(r2)
811192e0:	e0ffff17 	ldw	r3,-4(fp)
811192e4:	180d883a 	mov	r6,r3
811192e8:	e17ffe17 	ldw	r5,-8(fp)
811192ec:	e13ffb17 	ldw	r4,-20(fp)
811192f0:	103ee83a 	callr	r2
811192f4:	e0bffc15 	stw	r2,-16(fp)
811192f8:	e0bffc17 	ldw	r2,-16(fp)
811192fc:	1000070e 	bge	r2,zero,8111931c <write+0xb4>
      {
        ALT_ERRNO = -rval;
81119300:	111922c0 	call	8111922c <alt_get_errno>
81119304:	1007883a 	mov	r3,r2
81119308:	e0bffc17 	ldw	r2,-16(fp)
8111930c:	0085c83a 	sub	r2,zero,r2
81119310:	18800015 	stw	r2,0(r3)
        return -1;
81119314:	00bfffc4 	movi	r2,-1
81119318:	00000c06 	br	8111934c <write+0xe4>
      }
      return rval;
8111931c:	e0bffc17 	ldw	r2,-16(fp)
81119320:	00000a06 	br	8111934c <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
81119324:	111922c0 	call	8111922c <alt_get_errno>
81119328:	1007883a 	mov	r3,r2
8111932c:	00800344 	movi	r2,13
81119330:	18800015 	stw	r2,0(r3)
81119334:	00000406 	br	81119348 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
81119338:	111922c0 	call	8111922c <alt_get_errno>
8111933c:	1007883a 	mov	r3,r2
81119340:	00801444 	movi	r2,81
81119344:	18800015 	stw	r2,0(r3)
  }
  return -1;
81119348:	00bfffc4 	movi	r2,-1
}
8111934c:	e037883a 	mov	sp,fp
81119350:	dfc00117 	ldw	ra,4(sp)
81119354:	df000017 	ldw	fp,0(sp)
81119358:	dec00204 	addi	sp,sp,8
8111935c:	f800283a 	ret

81119360 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
81119360:	defffd04 	addi	sp,sp,-12
81119364:	dfc00215 	stw	ra,8(sp)
81119368:	df000115 	stw	fp,4(sp)
8111936c:	df000104 	addi	fp,sp,4
81119370:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
81119374:	d1601104 	addi	r5,gp,-32700
81119378:	e13fff17 	ldw	r4,-4(fp)
8111937c:	111c8cc0 	call	8111c8cc <alt_dev_llist_insert>
}
81119380:	e037883a 	mov	sp,fp
81119384:	dfc00117 	ldw	ra,4(sp)
81119388:	df000017 	ldw	fp,0(sp)
8111938c:	dec00204 	addi	sp,sp,8
81119390:	f800283a 	ret

81119394 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
81119394:	defffd04 	addi	sp,sp,-12
81119398:	dfc00215 	stw	ra,8(sp)
8111939c:	df000115 	stw	fp,4(sp)
811193a0:	df000104 	addi	fp,sp,4
811193a4:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
811193a8:	111d0f40 	call	8111d0f4 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
811193ac:	00800044 	movi	r2,1
811193b0:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
811193b4:	0001883a 	nop
811193b8:	e037883a 	mov	sp,fp
811193bc:	dfc00117 	ldw	ra,4(sp)
811193c0:	df000017 	ldw	fp,0(sp)
811193c4:	dec00204 	addi	sp,sp,8
811193c8:	f800283a 	ret

811193cc <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
811193cc:	defffe04 	addi	sp,sp,-8
811193d0:	dfc00115 	stw	ra,4(sp)
811193d4:	df000015 	stw	fp,0(sp)
811193d8:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_1MS, timer_1ms);
811193dc:	01c0fa04 	movi	r7,1000
811193e0:	01800304 	movi	r6,12
811193e4:	000b883a 	mov	r5,zero
811193e8:	01200034 	movhi	r4,32768
811193ec:	21022004 	addi	r4,r4,2176
811193f0:	1119f940 	call	81119f94 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1US, timer_1us);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
811193f4:	018002c4 	movi	r6,11
811193f8:	000b883a 	mov	r5,zero
811193fc:	012044b4 	movhi	r4,33042
81119400:	213e6b04 	addi	r4,r4,-1620
81119404:	11196180 	call	81119618 <altera_avalon_jtag_uart_init>
81119408:	012044b4 	movhi	r4,33042
8111940c:	213e6104 	addi	r4,r4,-1660
81119410:	11193600 	call	81119360 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS, sysid_qsys);
81119414:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( RS232_UART, rs232_uart);
81119418:	018003c4 	movi	r6,15
8111941c:	000b883a 	mov	r5,zero
81119420:	012044b4 	movhi	r4,33042
81119424:	21028304 	addi	r4,r4,2572
81119428:	111a1200 	call	8111a120 <altera_avalon_uart_init>
8111942c:	012044b4 	movhi	r4,33042
81119430:	21027904 	addi	r4,r4,2532
81119434:	11193600 	call	81119360 <alt_dev_reg>
    ALTERA_MSGDMA_INIT ( DMA_DDR_M1, dma_DDR_M1);
81119438:	00a044b4 	movhi	r2,33042
8111943c:	1082aa04 	addi	r2,r2,2728
81119440:	10c00717 	ldw	r3,28(r2)
81119444:	00a044b4 	movhi	r2,33042
81119448:	1082aa04 	addi	r2,r2,2728
8111944c:	10800817 	ldw	r2,32(r2)
81119450:	100d883a 	mov	r6,r2
81119454:	180b883a 	mov	r5,r3
81119458:	012044b4 	movhi	r4,33042
8111945c:	2102aa04 	addi	r4,r4,2728
81119460:	111c4b40 	call	8111c4b4 <alt_msgdma_init>
    ALTERA_MSGDMA_INIT ( DMA_DDR_M2, dma_DDR_M2);
81119464:	00a044b4 	movhi	r2,33042
81119468:	1082c204 	addi	r2,r2,2824
8111946c:	10c00717 	ldw	r3,28(r2)
81119470:	00a044b4 	movhi	r2,33042
81119474:	1082c204 	addi	r2,r2,2824
81119478:	10800817 	ldw	r2,32(r2)
8111947c:	100d883a 	mov	r6,r2
81119480:	180b883a 	mov	r5,r3
81119484:	012044b4 	movhi	r4,33042
81119488:	2102c204 	addi	r4,r4,2824
8111948c:	111c4b40 	call	8111c4b4 <alt_msgdma_init>
    ALTERA_UP_SD_CARD_AVALON_INTERFACE_INIT ( ALTERA_UP_SD_CARD_AVALON_INTERFACE_0, Altera_UP_SD_Card_Avalon_Interface_0);
81119490:	012044b4 	movhi	r4,33042
81119494:	2102da04 	addi	r4,r4,2920
81119498:	11193600 	call	81119360 <alt_dev_reg>
}
8111949c:	0001883a 	nop
811194a0:	e037883a 	mov	sp,fp
811194a4:	dfc00117 	ldw	ra,4(sp)
811194a8:	df000017 	ldw	fp,0(sp)
811194ac:	dec00204 	addi	sp,sp,8
811194b0:	f800283a 	ret

811194b4 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
811194b4:	defffa04 	addi	sp,sp,-24
811194b8:	dfc00515 	stw	ra,20(sp)
811194bc:	df000415 	stw	fp,16(sp)
811194c0:	df000404 	addi	fp,sp,16
811194c4:	e13ffd15 	stw	r4,-12(fp)
811194c8:	e17ffe15 	stw	r5,-8(fp)
811194cc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
811194d0:	e0bffd17 	ldw	r2,-12(fp)
811194d4:	10800017 	ldw	r2,0(r2)
811194d8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
811194dc:	e0bffc17 	ldw	r2,-16(fp)
811194e0:	10c00a04 	addi	r3,r2,40
811194e4:	e0bffd17 	ldw	r2,-12(fp)
811194e8:	10800217 	ldw	r2,8(r2)
811194ec:	100f883a 	mov	r7,r2
811194f0:	e1bfff17 	ldw	r6,-4(fp)
811194f4:	e17ffe17 	ldw	r5,-8(fp)
811194f8:	1809883a 	mov	r4,r3
811194fc:	1119adc0 	call	81119adc <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
81119500:	e037883a 	mov	sp,fp
81119504:	dfc00117 	ldw	ra,4(sp)
81119508:	df000017 	ldw	fp,0(sp)
8111950c:	dec00204 	addi	sp,sp,8
81119510:	f800283a 	ret

81119514 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
81119514:	defffa04 	addi	sp,sp,-24
81119518:	dfc00515 	stw	ra,20(sp)
8111951c:	df000415 	stw	fp,16(sp)
81119520:	df000404 	addi	fp,sp,16
81119524:	e13ffd15 	stw	r4,-12(fp)
81119528:	e17ffe15 	stw	r5,-8(fp)
8111952c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
81119530:	e0bffd17 	ldw	r2,-12(fp)
81119534:	10800017 	ldw	r2,0(r2)
81119538:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
8111953c:	e0bffc17 	ldw	r2,-16(fp)
81119540:	10c00a04 	addi	r3,r2,40
81119544:	e0bffd17 	ldw	r2,-12(fp)
81119548:	10800217 	ldw	r2,8(r2)
8111954c:	100f883a 	mov	r7,r2
81119550:	e1bfff17 	ldw	r6,-4(fp)
81119554:	e17ffe17 	ldw	r5,-8(fp)
81119558:	1809883a 	mov	r4,r3
8111955c:	1119cf80 	call	81119cf8 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
81119560:	e037883a 	mov	sp,fp
81119564:	dfc00117 	ldw	ra,4(sp)
81119568:	df000017 	ldw	fp,0(sp)
8111956c:	dec00204 	addi	sp,sp,8
81119570:	f800283a 	ret

81119574 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
81119574:	defffc04 	addi	sp,sp,-16
81119578:	dfc00315 	stw	ra,12(sp)
8111957c:	df000215 	stw	fp,8(sp)
81119580:	df000204 	addi	fp,sp,8
81119584:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
81119588:	e0bfff17 	ldw	r2,-4(fp)
8111958c:	10800017 	ldw	r2,0(r2)
81119590:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
81119594:	e0bffe17 	ldw	r2,-8(fp)
81119598:	10c00a04 	addi	r3,r2,40
8111959c:	e0bfff17 	ldw	r2,-4(fp)
811195a0:	10800217 	ldw	r2,8(r2)
811195a4:	100b883a 	mov	r5,r2
811195a8:	1809883a 	mov	r4,r3
811195ac:	11199840 	call	81119984 <altera_avalon_jtag_uart_close>
}
811195b0:	e037883a 	mov	sp,fp
811195b4:	dfc00117 	ldw	ra,4(sp)
811195b8:	df000017 	ldw	fp,0(sp)
811195bc:	dec00204 	addi	sp,sp,8
811195c0:	f800283a 	ret

811195c4 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
811195c4:	defffa04 	addi	sp,sp,-24
811195c8:	dfc00515 	stw	ra,20(sp)
811195cc:	df000415 	stw	fp,16(sp)
811195d0:	df000404 	addi	fp,sp,16
811195d4:	e13ffd15 	stw	r4,-12(fp)
811195d8:	e17ffe15 	stw	r5,-8(fp)
811195dc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
811195e0:	e0bffd17 	ldw	r2,-12(fp)
811195e4:	10800017 	ldw	r2,0(r2)
811195e8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
811195ec:	e0bffc17 	ldw	r2,-16(fp)
811195f0:	10800a04 	addi	r2,r2,40
811195f4:	e1bfff17 	ldw	r6,-4(fp)
811195f8:	e17ffe17 	ldw	r5,-8(fp)
811195fc:	1009883a 	mov	r4,r2
81119600:	11199ec0 	call	811199ec <altera_avalon_jtag_uart_ioctl>
}
81119604:	e037883a 	mov	sp,fp
81119608:	dfc00117 	ldw	ra,4(sp)
8111960c:	df000017 	ldw	fp,0(sp)
81119610:	dec00204 	addi	sp,sp,8
81119614:	f800283a 	ret

81119618 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
81119618:	defffa04 	addi	sp,sp,-24
8111961c:	dfc00515 	stw	ra,20(sp)
81119620:	df000415 	stw	fp,16(sp)
81119624:	df000404 	addi	fp,sp,16
81119628:	e13ffd15 	stw	r4,-12(fp)
8111962c:	e17ffe15 	stw	r5,-8(fp)
81119630:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
81119634:	e0bffd17 	ldw	r2,-12(fp)
81119638:	00c00044 	movi	r3,1
8111963c:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
81119640:	e0bffd17 	ldw	r2,-12(fp)
81119644:	10800017 	ldw	r2,0(r2)
81119648:	10800104 	addi	r2,r2,4
8111964c:	1007883a 	mov	r3,r2
81119650:	e0bffd17 	ldw	r2,-12(fp)
81119654:	10800817 	ldw	r2,32(r2)
81119658:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
8111965c:	e0bffe17 	ldw	r2,-8(fp)
81119660:	e0ffff17 	ldw	r3,-4(fp)
81119664:	d8000015 	stw	zero,0(sp)
81119668:	e1fffd17 	ldw	r7,-12(fp)
8111966c:	01a044b4 	movhi	r6,33042
81119670:	31a5b604 	addi	r6,r6,-26920
81119674:	180b883a 	mov	r5,r3
81119678:	1009883a 	mov	r4,r2
8111967c:	111cac00 	call	8111cac0 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
81119680:	e0bffd17 	ldw	r2,-12(fp)
81119684:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
81119688:	e0bffd17 	ldw	r2,-12(fp)
8111968c:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81119690:	d0e04717 	ldw	r3,-32484(gp)
81119694:	e1fffd17 	ldw	r7,-12(fp)
81119698:	01a044b4 	movhi	r6,33042
8111969c:	31a63904 	addi	r6,r6,-26396
811196a0:	180b883a 	mov	r5,r3
811196a4:	1009883a 	mov	r4,r2
811196a8:	111c7640 	call	8111c764 <alt_alarm_start>
811196ac:	1000040e 	bge	r2,zero,811196c0 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
811196b0:	e0fffd17 	ldw	r3,-12(fp)
811196b4:	00a00034 	movhi	r2,32768
811196b8:	10bfffc4 	addi	r2,r2,-1
811196bc:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
811196c0:	0001883a 	nop
811196c4:	e037883a 	mov	sp,fp
811196c8:	dfc00117 	ldw	ra,4(sp)
811196cc:	df000017 	ldw	fp,0(sp)
811196d0:	dec00204 	addi	sp,sp,8
811196d4:	f800283a 	ret

811196d8 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
811196d8:	defff804 	addi	sp,sp,-32
811196dc:	df000715 	stw	fp,28(sp)
811196e0:	df000704 	addi	fp,sp,28
811196e4:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
811196e8:	e0bfff17 	ldw	r2,-4(fp)
811196ec:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
811196f0:	e0bffb17 	ldw	r2,-20(fp)
811196f4:	10800017 	ldw	r2,0(r2)
811196f8:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
811196fc:	e0bffc17 	ldw	r2,-16(fp)
81119700:	10800104 	addi	r2,r2,4
81119704:	10800037 	ldwio	r2,0(r2)
81119708:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
8111970c:	e0bffd17 	ldw	r2,-12(fp)
81119710:	1080c00c 	andi	r2,r2,768
81119714:	10006d26 	beq	r2,zero,811198cc <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
81119718:	e0bffd17 	ldw	r2,-12(fp)
8111971c:	1080400c 	andi	r2,r2,256
81119720:	10003526 	beq	r2,zero,811197f8 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
81119724:	00800074 	movhi	r2,1
81119728:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
8111972c:	e0bffb17 	ldw	r2,-20(fp)
81119730:	10800a17 	ldw	r2,40(r2)
81119734:	10800044 	addi	r2,r2,1
81119738:	1081ffcc 	andi	r2,r2,2047
8111973c:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
81119740:	e0bffb17 	ldw	r2,-20(fp)
81119744:	10c00b17 	ldw	r3,44(r2)
81119748:	e0bffe17 	ldw	r2,-8(fp)
8111974c:	18801526 	beq	r3,r2,811197a4 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
81119750:	e0bffc17 	ldw	r2,-16(fp)
81119754:	10800037 	ldwio	r2,0(r2)
81119758:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
8111975c:	e0bff917 	ldw	r2,-28(fp)
81119760:	10a0000c 	andi	r2,r2,32768
81119764:	10001126 	beq	r2,zero,811197ac <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
81119768:	e0bffb17 	ldw	r2,-20(fp)
8111976c:	10800a17 	ldw	r2,40(r2)
81119770:	e0fff917 	ldw	r3,-28(fp)
81119774:	1809883a 	mov	r4,r3
81119778:	e0fffb17 	ldw	r3,-20(fp)
8111977c:	1885883a 	add	r2,r3,r2
81119780:	10800e04 	addi	r2,r2,56
81119784:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81119788:	e0bffb17 	ldw	r2,-20(fp)
8111978c:	10800a17 	ldw	r2,40(r2)
81119790:	10800044 	addi	r2,r2,1
81119794:	10c1ffcc 	andi	r3,r2,2047
81119798:	e0bffb17 	ldw	r2,-20(fp)
8111979c:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
811197a0:	003fe206 	br	8111972c <__reset+0xfb0f972c>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
811197a4:	0001883a 	nop
811197a8:	00000106 	br	811197b0 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
811197ac:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
811197b0:	e0bff917 	ldw	r2,-28(fp)
811197b4:	10bfffec 	andhi	r2,r2,65535
811197b8:	10000f26 	beq	r2,zero,811197f8 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
811197bc:	e0bffb17 	ldw	r2,-20(fp)
811197c0:	10c00817 	ldw	r3,32(r2)
811197c4:	00bfff84 	movi	r2,-2
811197c8:	1886703a 	and	r3,r3,r2
811197cc:	e0bffb17 	ldw	r2,-20(fp)
811197d0:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
811197d4:	e0bffc17 	ldw	r2,-16(fp)
811197d8:	10800104 	addi	r2,r2,4
811197dc:	1007883a 	mov	r3,r2
811197e0:	e0bffb17 	ldw	r2,-20(fp)
811197e4:	10800817 	ldw	r2,32(r2)
811197e8:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
811197ec:	e0bffc17 	ldw	r2,-16(fp)
811197f0:	10800104 	addi	r2,r2,4
811197f4:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
811197f8:	e0bffd17 	ldw	r2,-12(fp)
811197fc:	1080800c 	andi	r2,r2,512
81119800:	103fbe26 	beq	r2,zero,811196fc <__reset+0xfb0f96fc>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
81119804:	e0bffd17 	ldw	r2,-12(fp)
81119808:	1004d43a 	srli	r2,r2,16
8111980c:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
81119810:	00001406 	br	81119864 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
81119814:	e0bffc17 	ldw	r2,-16(fp)
81119818:	e0fffb17 	ldw	r3,-20(fp)
8111981c:	18c00d17 	ldw	r3,52(r3)
81119820:	e13ffb17 	ldw	r4,-20(fp)
81119824:	20c7883a 	add	r3,r4,r3
81119828:	18c20e04 	addi	r3,r3,2104
8111982c:	18c00003 	ldbu	r3,0(r3)
81119830:	18c03fcc 	andi	r3,r3,255
81119834:	18c0201c 	xori	r3,r3,128
81119838:	18ffe004 	addi	r3,r3,-128
8111983c:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81119840:	e0bffb17 	ldw	r2,-20(fp)
81119844:	10800d17 	ldw	r2,52(r2)
81119848:	10800044 	addi	r2,r2,1
8111984c:	10c1ffcc 	andi	r3,r2,2047
81119850:	e0bffb17 	ldw	r2,-20(fp)
81119854:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
81119858:	e0bffa17 	ldw	r2,-24(fp)
8111985c:	10bfffc4 	addi	r2,r2,-1
81119860:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
81119864:	e0bffa17 	ldw	r2,-24(fp)
81119868:	10000526 	beq	r2,zero,81119880 <altera_avalon_jtag_uart_irq+0x1a8>
8111986c:	e0bffb17 	ldw	r2,-20(fp)
81119870:	10c00d17 	ldw	r3,52(r2)
81119874:	e0bffb17 	ldw	r2,-20(fp)
81119878:	10800c17 	ldw	r2,48(r2)
8111987c:	18bfe51e 	bne	r3,r2,81119814 <__reset+0xfb0f9814>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
81119880:	e0bffa17 	ldw	r2,-24(fp)
81119884:	103f9d26 	beq	r2,zero,811196fc <__reset+0xfb0f96fc>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
81119888:	e0bffb17 	ldw	r2,-20(fp)
8111988c:	10c00817 	ldw	r3,32(r2)
81119890:	00bfff44 	movi	r2,-3
81119894:	1886703a 	and	r3,r3,r2
81119898:	e0bffb17 	ldw	r2,-20(fp)
8111989c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
811198a0:	e0bffb17 	ldw	r2,-20(fp)
811198a4:	10800017 	ldw	r2,0(r2)
811198a8:	10800104 	addi	r2,r2,4
811198ac:	1007883a 	mov	r3,r2
811198b0:	e0bffb17 	ldw	r2,-20(fp)
811198b4:	10800817 	ldw	r2,32(r2)
811198b8:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
811198bc:	e0bffc17 	ldw	r2,-16(fp)
811198c0:	10800104 	addi	r2,r2,4
811198c4:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
811198c8:	003f8c06 	br	811196fc <__reset+0xfb0f96fc>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
811198cc:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
811198d0:	0001883a 	nop
811198d4:	e037883a 	mov	sp,fp
811198d8:	df000017 	ldw	fp,0(sp)
811198dc:	dec00104 	addi	sp,sp,4
811198e0:	f800283a 	ret

811198e4 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
811198e4:	defff804 	addi	sp,sp,-32
811198e8:	df000715 	stw	fp,28(sp)
811198ec:	df000704 	addi	fp,sp,28
811198f0:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
811198f4:	e0bffb17 	ldw	r2,-20(fp)
811198f8:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
811198fc:	e0bff917 	ldw	r2,-28(fp)
81119900:	10800017 	ldw	r2,0(r2)
81119904:	10800104 	addi	r2,r2,4
81119908:	10800037 	ldwio	r2,0(r2)
8111990c:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
81119910:	e0bffa17 	ldw	r2,-24(fp)
81119914:	1081000c 	andi	r2,r2,1024
81119918:	10000b26 	beq	r2,zero,81119948 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
8111991c:	e0bff917 	ldw	r2,-28(fp)
81119920:	10800017 	ldw	r2,0(r2)
81119924:	10800104 	addi	r2,r2,4
81119928:	1007883a 	mov	r3,r2
8111992c:	e0bff917 	ldw	r2,-28(fp)
81119930:	10800817 	ldw	r2,32(r2)
81119934:	10810014 	ori	r2,r2,1024
81119938:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
8111993c:	e0bff917 	ldw	r2,-28(fp)
81119940:	10000915 	stw	zero,36(r2)
81119944:	00000a06 	br	81119970 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
81119948:	e0bff917 	ldw	r2,-28(fp)
8111994c:	10c00917 	ldw	r3,36(r2)
81119950:	00a00034 	movhi	r2,32768
81119954:	10bfff04 	addi	r2,r2,-4
81119958:	10c00536 	bltu	r2,r3,81119970 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
8111995c:	e0bff917 	ldw	r2,-28(fp)
81119960:	10800917 	ldw	r2,36(r2)
81119964:	10c00044 	addi	r3,r2,1
81119968:	e0bff917 	ldw	r2,-28(fp)
8111996c:	10c00915 	stw	r3,36(r2)
81119970:	d0a04717 	ldw	r2,-32484(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
81119974:	e037883a 	mov	sp,fp
81119978:	df000017 	ldw	fp,0(sp)
8111997c:	dec00104 	addi	sp,sp,4
81119980:	f800283a 	ret

81119984 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
81119984:	defffd04 	addi	sp,sp,-12
81119988:	df000215 	stw	fp,8(sp)
8111998c:	df000204 	addi	fp,sp,8
81119990:	e13ffe15 	stw	r4,-8(fp)
81119994:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
81119998:	00000506 	br	811199b0 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
8111999c:	e0bfff17 	ldw	r2,-4(fp)
811199a0:	1090000c 	andi	r2,r2,16384
811199a4:	10000226 	beq	r2,zero,811199b0 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
811199a8:	00bffd44 	movi	r2,-11
811199ac:	00000b06 	br	811199dc <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
811199b0:	e0bffe17 	ldw	r2,-8(fp)
811199b4:	10c00d17 	ldw	r3,52(r2)
811199b8:	e0bffe17 	ldw	r2,-8(fp)
811199bc:	10800c17 	ldw	r2,48(r2)
811199c0:	18800526 	beq	r3,r2,811199d8 <altera_avalon_jtag_uart_close+0x54>
811199c4:	e0bffe17 	ldw	r2,-8(fp)
811199c8:	10c00917 	ldw	r3,36(r2)
811199cc:	e0bffe17 	ldw	r2,-8(fp)
811199d0:	10800117 	ldw	r2,4(r2)
811199d4:	18bff136 	bltu	r3,r2,8111999c <__reset+0xfb0f999c>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
811199d8:	0005883a 	mov	r2,zero
}
811199dc:	e037883a 	mov	sp,fp
811199e0:	df000017 	ldw	fp,0(sp)
811199e4:	dec00104 	addi	sp,sp,4
811199e8:	f800283a 	ret

811199ec <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
811199ec:	defffa04 	addi	sp,sp,-24
811199f0:	df000515 	stw	fp,20(sp)
811199f4:	df000504 	addi	fp,sp,20
811199f8:	e13ffd15 	stw	r4,-12(fp)
811199fc:	e17ffe15 	stw	r5,-8(fp)
81119a00:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
81119a04:	00bff9c4 	movi	r2,-25
81119a08:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
81119a0c:	e0bffe17 	ldw	r2,-8(fp)
81119a10:	10da8060 	cmpeqi	r3,r2,27137
81119a14:	1800031e 	bne	r3,zero,81119a24 <altera_avalon_jtag_uart_ioctl+0x38>
81119a18:	109a80a0 	cmpeqi	r2,r2,27138
81119a1c:	1000181e 	bne	r2,zero,81119a80 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
81119a20:	00002906 	br	81119ac8 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
81119a24:	e0bffd17 	ldw	r2,-12(fp)
81119a28:	10c00117 	ldw	r3,4(r2)
81119a2c:	00a00034 	movhi	r2,32768
81119a30:	10bfffc4 	addi	r2,r2,-1
81119a34:	18802126 	beq	r3,r2,81119abc <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
81119a38:	e0bfff17 	ldw	r2,-4(fp)
81119a3c:	10800017 	ldw	r2,0(r2)
81119a40:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
81119a44:	e0bffc17 	ldw	r2,-16(fp)
81119a48:	10800090 	cmplti	r2,r2,2
81119a4c:	1000061e 	bne	r2,zero,81119a68 <altera_avalon_jtag_uart_ioctl+0x7c>
81119a50:	e0fffc17 	ldw	r3,-16(fp)
81119a54:	00a00034 	movhi	r2,32768
81119a58:	10bfffc4 	addi	r2,r2,-1
81119a5c:	18800226 	beq	r3,r2,81119a68 <altera_avalon_jtag_uart_ioctl+0x7c>
81119a60:	e0bffc17 	ldw	r2,-16(fp)
81119a64:	00000206 	br	81119a70 <altera_avalon_jtag_uart_ioctl+0x84>
81119a68:	00a00034 	movhi	r2,32768
81119a6c:	10bfff84 	addi	r2,r2,-2
81119a70:	e0fffd17 	ldw	r3,-12(fp)
81119a74:	18800115 	stw	r2,4(r3)
      rc = 0;
81119a78:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
81119a7c:	00000f06 	br	81119abc <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
81119a80:	e0bffd17 	ldw	r2,-12(fp)
81119a84:	10c00117 	ldw	r3,4(r2)
81119a88:	00a00034 	movhi	r2,32768
81119a8c:	10bfffc4 	addi	r2,r2,-1
81119a90:	18800c26 	beq	r3,r2,81119ac4 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
81119a94:	e0bffd17 	ldw	r2,-12(fp)
81119a98:	10c00917 	ldw	r3,36(r2)
81119a9c:	e0bffd17 	ldw	r2,-12(fp)
81119aa0:	10800117 	ldw	r2,4(r2)
81119aa4:	1885803a 	cmpltu	r2,r3,r2
81119aa8:	10c03fcc 	andi	r3,r2,255
81119aac:	e0bfff17 	ldw	r2,-4(fp)
81119ab0:	10c00015 	stw	r3,0(r2)
      rc = 0;
81119ab4:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
81119ab8:	00000206 	br	81119ac4 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
81119abc:	0001883a 	nop
81119ac0:	00000106 	br	81119ac8 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
81119ac4:	0001883a 	nop

  default:
    break;
  }

  return rc;
81119ac8:	e0bffb17 	ldw	r2,-20(fp)
}
81119acc:	e037883a 	mov	sp,fp
81119ad0:	df000017 	ldw	fp,0(sp)
81119ad4:	dec00104 	addi	sp,sp,4
81119ad8:	f800283a 	ret

81119adc <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
81119adc:	defff304 	addi	sp,sp,-52
81119ae0:	dfc00c15 	stw	ra,48(sp)
81119ae4:	df000b15 	stw	fp,44(sp)
81119ae8:	df000b04 	addi	fp,sp,44
81119aec:	e13ffc15 	stw	r4,-16(fp)
81119af0:	e17ffd15 	stw	r5,-12(fp)
81119af4:	e1bffe15 	stw	r6,-8(fp)
81119af8:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
81119afc:	e0bffd17 	ldw	r2,-12(fp)
81119b00:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
81119b04:	00004706 	br	81119c24 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
81119b08:	e0bffc17 	ldw	r2,-16(fp)
81119b0c:	10800a17 	ldw	r2,40(r2)
81119b10:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
81119b14:	e0bffc17 	ldw	r2,-16(fp)
81119b18:	10800b17 	ldw	r2,44(r2)
81119b1c:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
81119b20:	e0fff717 	ldw	r3,-36(fp)
81119b24:	e0bff817 	ldw	r2,-32(fp)
81119b28:	18800536 	bltu	r3,r2,81119b40 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
81119b2c:	e0fff717 	ldw	r3,-36(fp)
81119b30:	e0bff817 	ldw	r2,-32(fp)
81119b34:	1885c83a 	sub	r2,r3,r2
81119b38:	e0bff615 	stw	r2,-40(fp)
81119b3c:	00000406 	br	81119b50 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
81119b40:	00c20004 	movi	r3,2048
81119b44:	e0bff817 	ldw	r2,-32(fp)
81119b48:	1885c83a 	sub	r2,r3,r2
81119b4c:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
81119b50:	e0bff617 	ldw	r2,-40(fp)
81119b54:	10001e26 	beq	r2,zero,81119bd0 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
81119b58:	e0fffe17 	ldw	r3,-8(fp)
81119b5c:	e0bff617 	ldw	r2,-40(fp)
81119b60:	1880022e 	bgeu	r3,r2,81119b6c <altera_avalon_jtag_uart_read+0x90>
        n = space;
81119b64:	e0bffe17 	ldw	r2,-8(fp)
81119b68:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
81119b6c:	e0bffc17 	ldw	r2,-16(fp)
81119b70:	10c00e04 	addi	r3,r2,56
81119b74:	e0bff817 	ldw	r2,-32(fp)
81119b78:	1885883a 	add	r2,r3,r2
81119b7c:	e1bff617 	ldw	r6,-40(fp)
81119b80:	100b883a 	mov	r5,r2
81119b84:	e13ff517 	ldw	r4,-44(fp)
81119b88:	110be600 	call	8110be60 <memcpy>
      ptr   += n;
81119b8c:	e0fff517 	ldw	r3,-44(fp)
81119b90:	e0bff617 	ldw	r2,-40(fp)
81119b94:	1885883a 	add	r2,r3,r2
81119b98:	e0bff515 	stw	r2,-44(fp)
      space -= n;
81119b9c:	e0fffe17 	ldw	r3,-8(fp)
81119ba0:	e0bff617 	ldw	r2,-40(fp)
81119ba4:	1885c83a 	sub	r2,r3,r2
81119ba8:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81119bac:	e0fff817 	ldw	r3,-32(fp)
81119bb0:	e0bff617 	ldw	r2,-40(fp)
81119bb4:	1885883a 	add	r2,r3,r2
81119bb8:	10c1ffcc 	andi	r3,r2,2047
81119bbc:	e0bffc17 	ldw	r2,-16(fp)
81119bc0:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
81119bc4:	e0bffe17 	ldw	r2,-8(fp)
81119bc8:	00bfcf16 	blt	zero,r2,81119b08 <__reset+0xfb0f9b08>
81119bcc:	00000106 	br	81119bd4 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
81119bd0:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
81119bd4:	e0fff517 	ldw	r3,-44(fp)
81119bd8:	e0bffd17 	ldw	r2,-12(fp)
81119bdc:	1880141e 	bne	r3,r2,81119c30 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
81119be0:	e0bfff17 	ldw	r2,-4(fp)
81119be4:	1090000c 	andi	r2,r2,16384
81119be8:	1000131e 	bne	r2,zero,81119c38 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
81119bec:	0001883a 	nop
81119bf0:	e0bffc17 	ldw	r2,-16(fp)
81119bf4:	10c00a17 	ldw	r3,40(r2)
81119bf8:	e0bff717 	ldw	r2,-36(fp)
81119bfc:	1880051e 	bne	r3,r2,81119c14 <altera_avalon_jtag_uart_read+0x138>
81119c00:	e0bffc17 	ldw	r2,-16(fp)
81119c04:	10c00917 	ldw	r3,36(r2)
81119c08:	e0bffc17 	ldw	r2,-16(fp)
81119c0c:	10800117 	ldw	r2,4(r2)
81119c10:	18bff736 	bltu	r3,r2,81119bf0 <__reset+0xfb0f9bf0>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
81119c14:	e0bffc17 	ldw	r2,-16(fp)
81119c18:	10c00a17 	ldw	r3,40(r2)
81119c1c:	e0bff717 	ldw	r2,-36(fp)
81119c20:	18800726 	beq	r3,r2,81119c40 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
81119c24:	e0bffe17 	ldw	r2,-8(fp)
81119c28:	00bfb716 	blt	zero,r2,81119b08 <__reset+0xfb0f9b08>
81119c2c:	00000506 	br	81119c44 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
81119c30:	0001883a 	nop
81119c34:	00000306 	br	81119c44 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
81119c38:	0001883a 	nop
81119c3c:	00000106 	br	81119c44 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
81119c40:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
81119c44:	e0fff517 	ldw	r3,-44(fp)
81119c48:	e0bffd17 	ldw	r2,-12(fp)
81119c4c:	18801826 	beq	r3,r2,81119cb0 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81119c50:	0005303a 	rdctl	r2,status
81119c54:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81119c58:	e0fffb17 	ldw	r3,-20(fp)
81119c5c:	00bfff84 	movi	r2,-2
81119c60:	1884703a 	and	r2,r3,r2
81119c64:	1001703a 	wrctl	status,r2
  
  return context;
81119c68:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
81119c6c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
81119c70:	e0bffc17 	ldw	r2,-16(fp)
81119c74:	10800817 	ldw	r2,32(r2)
81119c78:	10c00054 	ori	r3,r2,1
81119c7c:	e0bffc17 	ldw	r2,-16(fp)
81119c80:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81119c84:	e0bffc17 	ldw	r2,-16(fp)
81119c88:	10800017 	ldw	r2,0(r2)
81119c8c:	10800104 	addi	r2,r2,4
81119c90:	1007883a 	mov	r3,r2
81119c94:	e0bffc17 	ldw	r2,-16(fp)
81119c98:	10800817 	ldw	r2,32(r2)
81119c9c:	18800035 	stwio	r2,0(r3)
81119ca0:	e0bffa17 	ldw	r2,-24(fp)
81119ca4:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81119ca8:	e0bff917 	ldw	r2,-28(fp)
81119cac:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
81119cb0:	e0fff517 	ldw	r3,-44(fp)
81119cb4:	e0bffd17 	ldw	r2,-12(fp)
81119cb8:	18800426 	beq	r3,r2,81119ccc <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
81119cbc:	e0fff517 	ldw	r3,-44(fp)
81119cc0:	e0bffd17 	ldw	r2,-12(fp)
81119cc4:	1885c83a 	sub	r2,r3,r2
81119cc8:	00000606 	br	81119ce4 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
81119ccc:	e0bfff17 	ldw	r2,-4(fp)
81119cd0:	1090000c 	andi	r2,r2,16384
81119cd4:	10000226 	beq	r2,zero,81119ce0 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
81119cd8:	00bffd44 	movi	r2,-11
81119cdc:	00000106 	br	81119ce4 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
81119ce0:	00bffec4 	movi	r2,-5
}
81119ce4:	e037883a 	mov	sp,fp
81119ce8:	dfc00117 	ldw	ra,4(sp)
81119cec:	df000017 	ldw	fp,0(sp)
81119cf0:	dec00204 	addi	sp,sp,8
81119cf4:	f800283a 	ret

81119cf8 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
81119cf8:	defff304 	addi	sp,sp,-52
81119cfc:	dfc00c15 	stw	ra,48(sp)
81119d00:	df000b15 	stw	fp,44(sp)
81119d04:	df000b04 	addi	fp,sp,44
81119d08:	e13ffc15 	stw	r4,-16(fp)
81119d0c:	e17ffd15 	stw	r5,-12(fp)
81119d10:	e1bffe15 	stw	r6,-8(fp)
81119d14:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
81119d18:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
81119d1c:	e0bffd17 	ldw	r2,-12(fp)
81119d20:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
81119d24:	00003706 	br	81119e04 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
81119d28:	e0bffc17 	ldw	r2,-16(fp)
81119d2c:	10800c17 	ldw	r2,48(r2)
81119d30:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
81119d34:	e0bffc17 	ldw	r2,-16(fp)
81119d38:	10800d17 	ldw	r2,52(r2)
81119d3c:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
81119d40:	e0fff917 	ldw	r3,-28(fp)
81119d44:	e0bff517 	ldw	r2,-44(fp)
81119d48:	1880062e 	bgeu	r3,r2,81119d64 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
81119d4c:	e0fff517 	ldw	r3,-44(fp)
81119d50:	e0bff917 	ldw	r2,-28(fp)
81119d54:	1885c83a 	sub	r2,r3,r2
81119d58:	10bfffc4 	addi	r2,r2,-1
81119d5c:	e0bff615 	stw	r2,-40(fp)
81119d60:	00000b06 	br	81119d90 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
81119d64:	e0bff517 	ldw	r2,-44(fp)
81119d68:	10000526 	beq	r2,zero,81119d80 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
81119d6c:	00c20004 	movi	r3,2048
81119d70:	e0bff917 	ldw	r2,-28(fp)
81119d74:	1885c83a 	sub	r2,r3,r2
81119d78:	e0bff615 	stw	r2,-40(fp)
81119d7c:	00000406 	br	81119d90 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
81119d80:	00c1ffc4 	movi	r3,2047
81119d84:	e0bff917 	ldw	r2,-28(fp)
81119d88:	1885c83a 	sub	r2,r3,r2
81119d8c:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
81119d90:	e0bff617 	ldw	r2,-40(fp)
81119d94:	10001e26 	beq	r2,zero,81119e10 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
81119d98:	e0fffe17 	ldw	r3,-8(fp)
81119d9c:	e0bff617 	ldw	r2,-40(fp)
81119da0:	1880022e 	bgeu	r3,r2,81119dac <altera_avalon_jtag_uart_write+0xb4>
        n = count;
81119da4:	e0bffe17 	ldw	r2,-8(fp)
81119da8:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
81119dac:	e0bffc17 	ldw	r2,-16(fp)
81119db0:	10c20e04 	addi	r3,r2,2104
81119db4:	e0bff917 	ldw	r2,-28(fp)
81119db8:	1885883a 	add	r2,r3,r2
81119dbc:	e1bff617 	ldw	r6,-40(fp)
81119dc0:	e17ffd17 	ldw	r5,-12(fp)
81119dc4:	1009883a 	mov	r4,r2
81119dc8:	110be600 	call	8110be60 <memcpy>
      ptr   += n;
81119dcc:	e0fffd17 	ldw	r3,-12(fp)
81119dd0:	e0bff617 	ldw	r2,-40(fp)
81119dd4:	1885883a 	add	r2,r3,r2
81119dd8:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
81119ddc:	e0fffe17 	ldw	r3,-8(fp)
81119de0:	e0bff617 	ldw	r2,-40(fp)
81119de4:	1885c83a 	sub	r2,r3,r2
81119de8:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81119dec:	e0fff917 	ldw	r3,-28(fp)
81119df0:	e0bff617 	ldw	r2,-40(fp)
81119df4:	1885883a 	add	r2,r3,r2
81119df8:	10c1ffcc 	andi	r3,r2,2047
81119dfc:	e0bffc17 	ldw	r2,-16(fp)
81119e00:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
81119e04:	e0bffe17 	ldw	r2,-8(fp)
81119e08:	00bfc716 	blt	zero,r2,81119d28 <__reset+0xfb0f9d28>
81119e0c:	00000106 	br	81119e14 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
81119e10:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81119e14:	0005303a 	rdctl	r2,status
81119e18:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81119e1c:	e0fffb17 	ldw	r3,-20(fp)
81119e20:	00bfff84 	movi	r2,-2
81119e24:	1884703a 	and	r2,r3,r2
81119e28:	1001703a 	wrctl	status,r2
  
  return context;
81119e2c:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
81119e30:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
81119e34:	e0bffc17 	ldw	r2,-16(fp)
81119e38:	10800817 	ldw	r2,32(r2)
81119e3c:	10c00094 	ori	r3,r2,2
81119e40:	e0bffc17 	ldw	r2,-16(fp)
81119e44:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81119e48:	e0bffc17 	ldw	r2,-16(fp)
81119e4c:	10800017 	ldw	r2,0(r2)
81119e50:	10800104 	addi	r2,r2,4
81119e54:	1007883a 	mov	r3,r2
81119e58:	e0bffc17 	ldw	r2,-16(fp)
81119e5c:	10800817 	ldw	r2,32(r2)
81119e60:	18800035 	stwio	r2,0(r3)
81119e64:	e0bffa17 	ldw	r2,-24(fp)
81119e68:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81119e6c:	e0bff817 	ldw	r2,-32(fp)
81119e70:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
81119e74:	e0bffe17 	ldw	r2,-8(fp)
81119e78:	0080100e 	bge	zero,r2,81119ebc <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
81119e7c:	e0bfff17 	ldw	r2,-4(fp)
81119e80:	1090000c 	andi	r2,r2,16384
81119e84:	1000101e 	bne	r2,zero,81119ec8 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
81119e88:	0001883a 	nop
81119e8c:	e0bffc17 	ldw	r2,-16(fp)
81119e90:	10c00d17 	ldw	r3,52(r2)
81119e94:	e0bff517 	ldw	r2,-44(fp)
81119e98:	1880051e 	bne	r3,r2,81119eb0 <altera_avalon_jtag_uart_write+0x1b8>
81119e9c:	e0bffc17 	ldw	r2,-16(fp)
81119ea0:	10c00917 	ldw	r3,36(r2)
81119ea4:	e0bffc17 	ldw	r2,-16(fp)
81119ea8:	10800117 	ldw	r2,4(r2)
81119eac:	18bff736 	bltu	r3,r2,81119e8c <__reset+0xfb0f9e8c>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
81119eb0:	e0bffc17 	ldw	r2,-16(fp)
81119eb4:	10800917 	ldw	r2,36(r2)
81119eb8:	1000051e 	bne	r2,zero,81119ed0 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
81119ebc:	e0bffe17 	ldw	r2,-8(fp)
81119ec0:	00bfd016 	blt	zero,r2,81119e04 <__reset+0xfb0f9e04>
81119ec4:	00000306 	br	81119ed4 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
81119ec8:	0001883a 	nop
81119ecc:	00000106 	br	81119ed4 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
81119ed0:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
81119ed4:	e0fffd17 	ldw	r3,-12(fp)
81119ed8:	e0bff717 	ldw	r2,-36(fp)
81119edc:	18800426 	beq	r3,r2,81119ef0 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
81119ee0:	e0fffd17 	ldw	r3,-12(fp)
81119ee4:	e0bff717 	ldw	r2,-36(fp)
81119ee8:	1885c83a 	sub	r2,r3,r2
81119eec:	00000606 	br	81119f08 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
81119ef0:	e0bfff17 	ldw	r2,-4(fp)
81119ef4:	1090000c 	andi	r2,r2,16384
81119ef8:	10000226 	beq	r2,zero,81119f04 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
81119efc:	00bffd44 	movi	r2,-11
81119f00:	00000106 	br	81119f08 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
81119f04:	00bffec4 	movi	r2,-5
}
81119f08:	e037883a 	mov	sp,fp
81119f0c:	dfc00117 	ldw	ra,4(sp)
81119f10:	df000017 	ldw	fp,0(sp)
81119f14:	dec00204 	addi	sp,sp,8
81119f18:	f800283a 	ret

81119f1c <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
81119f1c:	defffa04 	addi	sp,sp,-24
81119f20:	dfc00515 	stw	ra,20(sp)
81119f24:	df000415 	stw	fp,16(sp)
81119f28:	df000404 	addi	fp,sp,16
81119f2c:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
81119f30:	0007883a 	mov	r3,zero
81119f34:	e0bfff17 	ldw	r2,-4(fp)
81119f38:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
81119f3c:	e0bfff17 	ldw	r2,-4(fp)
81119f40:	10800104 	addi	r2,r2,4
81119f44:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81119f48:	0005303a 	rdctl	r2,status
81119f4c:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81119f50:	e0fffd17 	ldw	r3,-12(fp)
81119f54:	00bfff84 	movi	r2,-2
81119f58:	1884703a 	and	r2,r3,r2
81119f5c:	1001703a 	wrctl	status,r2
  
  return context;
81119f60:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
81119f64:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
81119f68:	11190f40 	call	811190f4 <alt_tick>
81119f6c:	e0bffc17 	ldw	r2,-16(fp)
81119f70:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81119f74:	e0bffe17 	ldw	r2,-8(fp)
81119f78:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
81119f7c:	0001883a 	nop
81119f80:	e037883a 	mov	sp,fp
81119f84:	dfc00117 	ldw	ra,4(sp)
81119f88:	df000017 	ldw	fp,0(sp)
81119f8c:	dec00204 	addi	sp,sp,8
81119f90:	f800283a 	ret

81119f94 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
81119f94:	defff804 	addi	sp,sp,-32
81119f98:	dfc00715 	stw	ra,28(sp)
81119f9c:	df000615 	stw	fp,24(sp)
81119fa0:	df000604 	addi	fp,sp,24
81119fa4:	e13ffc15 	stw	r4,-16(fp)
81119fa8:	e17ffd15 	stw	r5,-12(fp)
81119fac:	e1bffe15 	stw	r6,-8(fp)
81119fb0:	e1ffff15 	stw	r7,-4(fp)
81119fb4:	e0bfff17 	ldw	r2,-4(fp)
81119fb8:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
81119fbc:	d0a04717 	ldw	r2,-32484(gp)
81119fc0:	1000021e 	bne	r2,zero,81119fcc <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
81119fc4:	e0bffb17 	ldw	r2,-20(fp)
81119fc8:	d0a04715 	stw	r2,-32484(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
81119fcc:	e0bffc17 	ldw	r2,-16(fp)
81119fd0:	10800104 	addi	r2,r2,4
81119fd4:	00c001c4 	movi	r3,7
81119fd8:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
81119fdc:	d8000015 	stw	zero,0(sp)
81119fe0:	e1fffc17 	ldw	r7,-16(fp)
81119fe4:	01a044b4 	movhi	r6,33042
81119fe8:	31a7c704 	addi	r6,r6,-24804
81119fec:	e17ffe17 	ldw	r5,-8(fp)
81119ff0:	e13ffd17 	ldw	r4,-12(fp)
81119ff4:	111cac00 	call	8111cac0 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
81119ff8:	0001883a 	nop
81119ffc:	e037883a 	mov	sp,fp
8111a000:	dfc00117 	ldw	ra,4(sp)
8111a004:	df000017 	ldw	fp,0(sp)
8111a008:	dec00204 	addi	sp,sp,8
8111a00c:	f800283a 	ret

8111a010 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
8111a010:	defffa04 	addi	sp,sp,-24
8111a014:	dfc00515 	stw	ra,20(sp)
8111a018:	df000415 	stw	fp,16(sp)
8111a01c:	df000404 	addi	fp,sp,16
8111a020:	e13ffd15 	stw	r4,-12(fp)
8111a024:	e17ffe15 	stw	r5,-8(fp)
8111a028:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
8111a02c:	e0bffd17 	ldw	r2,-12(fp)
8111a030:	10800017 	ldw	r2,0(r2)
8111a034:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
8111a038:	e0bffc17 	ldw	r2,-16(fp)
8111a03c:	10c00a04 	addi	r3,r2,40
8111a040:	e0bffd17 	ldw	r2,-12(fp)
8111a044:	10800217 	ldw	r2,8(r2)
8111a048:	100f883a 	mov	r7,r2
8111a04c:	e1bfff17 	ldw	r6,-4(fp)
8111a050:	e17ffe17 	ldw	r5,-8(fp)
8111a054:	1809883a 	mov	r4,r3
8111a058:	111a5240 	call	8111a524 <altera_avalon_uart_read>
      fd->fd_flags);
}
8111a05c:	e037883a 	mov	sp,fp
8111a060:	dfc00117 	ldw	ra,4(sp)
8111a064:	df000017 	ldw	fp,0(sp)
8111a068:	dec00204 	addi	sp,sp,8
8111a06c:	f800283a 	ret

8111a070 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
8111a070:	defffa04 	addi	sp,sp,-24
8111a074:	dfc00515 	stw	ra,20(sp)
8111a078:	df000415 	stw	fp,16(sp)
8111a07c:	df000404 	addi	fp,sp,16
8111a080:	e13ffd15 	stw	r4,-12(fp)
8111a084:	e17ffe15 	stw	r5,-8(fp)
8111a088:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
8111a08c:	e0bffd17 	ldw	r2,-12(fp)
8111a090:	10800017 	ldw	r2,0(r2)
8111a094:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
8111a098:	e0bffc17 	ldw	r2,-16(fp)
8111a09c:	10c00a04 	addi	r3,r2,40
8111a0a0:	e0bffd17 	ldw	r2,-12(fp)
8111a0a4:	10800217 	ldw	r2,8(r2)
8111a0a8:	100f883a 	mov	r7,r2
8111a0ac:	e1bfff17 	ldw	r6,-4(fp)
8111a0b0:	e17ffe17 	ldw	r5,-8(fp)
8111a0b4:	1809883a 	mov	r4,r3
8111a0b8:	111a73c0 	call	8111a73c <altera_avalon_uart_write>
      fd->fd_flags);
}
8111a0bc:	e037883a 	mov	sp,fp
8111a0c0:	dfc00117 	ldw	ra,4(sp)
8111a0c4:	df000017 	ldw	fp,0(sp)
8111a0c8:	dec00204 	addi	sp,sp,8
8111a0cc:	f800283a 	ret

8111a0d0 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
8111a0d0:	defffc04 	addi	sp,sp,-16
8111a0d4:	dfc00315 	stw	ra,12(sp)
8111a0d8:	df000215 	stw	fp,8(sp)
8111a0dc:	df000204 	addi	fp,sp,8
8111a0e0:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
8111a0e4:	e0bfff17 	ldw	r2,-4(fp)
8111a0e8:	10800017 	ldw	r2,0(r2)
8111a0ec:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
8111a0f0:	e0bffe17 	ldw	r2,-8(fp)
8111a0f4:	10c00a04 	addi	r3,r2,40
8111a0f8:	e0bfff17 	ldw	r2,-4(fp)
8111a0fc:	10800217 	ldw	r2,8(r2)
8111a100:	100b883a 	mov	r5,r2
8111a104:	1809883a 	mov	r4,r3
8111a108:	111a4940 	call	8111a494 <altera_avalon_uart_close>
}
8111a10c:	e037883a 	mov	sp,fp
8111a110:	dfc00117 	ldw	ra,4(sp)
8111a114:	df000017 	ldw	fp,0(sp)
8111a118:	dec00204 	addi	sp,sp,8
8111a11c:	f800283a 	ret

8111a120 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
8111a120:	defff804 	addi	sp,sp,-32
8111a124:	dfc00715 	stw	ra,28(sp)
8111a128:	df000615 	stw	fp,24(sp)
8111a12c:	df000604 	addi	fp,sp,24
8111a130:	e13ffd15 	stw	r4,-12(fp)
8111a134:	e17ffe15 	stw	r5,-8(fp)
8111a138:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
8111a13c:	e0bffd17 	ldw	r2,-12(fp)
8111a140:	10800017 	ldw	r2,0(r2)
8111a144:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
8111a148:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
8111a14c:	1000041e 	bne	r2,zero,8111a160 <altera_avalon_uart_init+0x40>
8111a150:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
8111a154:	1000021e 	bne	r2,zero,8111a160 <altera_avalon_uart_init+0x40>
8111a158:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
8111a15c:	10000226 	beq	r2,zero,8111a168 <altera_avalon_uart_init+0x48>
8111a160:	00800044 	movi	r2,1
8111a164:	00000106 	br	8111a16c <altera_avalon_uart_init+0x4c>
8111a168:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
8111a16c:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
8111a170:	e0bffc17 	ldw	r2,-16(fp)
8111a174:	10000f1e 	bne	r2,zero,8111a1b4 <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
8111a178:	e0bffd17 	ldw	r2,-12(fp)
8111a17c:	00c32004 	movi	r3,3200
8111a180:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
8111a184:	e0bffb17 	ldw	r2,-20(fp)
8111a188:	10800304 	addi	r2,r2,12
8111a18c:	e0fffd17 	ldw	r3,-12(fp)
8111a190:	18c00117 	ldw	r3,4(r3)
8111a194:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
8111a198:	d8000015 	stw	zero,0(sp)
8111a19c:	e1fffd17 	ldw	r7,-12(fp)
8111a1a0:	01a044b4 	movhi	r6,33042
8111a1a4:	31a87304 	addi	r6,r6,-24116
8111a1a8:	e17fff17 	ldw	r5,-4(fp)
8111a1ac:	e13ffe17 	ldw	r4,-8(fp)
8111a1b0:	111cac00 	call	8111cac0 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
8111a1b4:	0001883a 	nop
8111a1b8:	e037883a 	mov	sp,fp
8111a1bc:	dfc00117 	ldw	ra,4(sp)
8111a1c0:	df000017 	ldw	fp,0(sp)
8111a1c4:	dec00204 	addi	sp,sp,8
8111a1c8:	f800283a 	ret

8111a1cc <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
8111a1cc:	defffa04 	addi	sp,sp,-24
8111a1d0:	dfc00515 	stw	ra,20(sp)
8111a1d4:	df000415 	stw	fp,16(sp)
8111a1d8:	df000404 	addi	fp,sp,16
8111a1dc:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
8111a1e0:	e0bfff17 	ldw	r2,-4(fp)
8111a1e4:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
8111a1e8:	e0bffc17 	ldw	r2,-16(fp)
8111a1ec:	10800017 	ldw	r2,0(r2)
8111a1f0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
8111a1f4:	e0bffd17 	ldw	r2,-12(fp)
8111a1f8:	10800204 	addi	r2,r2,8
8111a1fc:	10800037 	ldwio	r2,0(r2)
8111a200:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
8111a204:	e0bffd17 	ldw	r2,-12(fp)
8111a208:	10800204 	addi	r2,r2,8
8111a20c:	0007883a 	mov	r3,zero
8111a210:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
8111a214:	e0bffd17 	ldw	r2,-12(fp)
8111a218:	10800204 	addi	r2,r2,8
8111a21c:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
8111a220:	e0bffe17 	ldw	r2,-8(fp)
8111a224:	1080200c 	andi	r2,r2,128
8111a228:	10000326 	beq	r2,zero,8111a238 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
8111a22c:	e17ffe17 	ldw	r5,-8(fp)
8111a230:	e13ffc17 	ldw	r4,-16(fp)
8111a234:	111a2680 	call	8111a268 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
8111a238:	e0bffe17 	ldw	r2,-8(fp)
8111a23c:	1081100c 	andi	r2,r2,1088
8111a240:	10000326 	beq	r2,zero,8111a250 <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
8111a244:	e17ffe17 	ldw	r5,-8(fp)
8111a248:	e13ffc17 	ldw	r4,-16(fp)
8111a24c:	111a34c0 	call	8111a34c <altera_avalon_uart_txirq>
  }
  

}
8111a250:	0001883a 	nop
8111a254:	e037883a 	mov	sp,fp
8111a258:	dfc00117 	ldw	ra,4(sp)
8111a25c:	df000017 	ldw	fp,0(sp)
8111a260:	dec00204 	addi	sp,sp,8
8111a264:	f800283a 	ret

8111a268 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
8111a268:	defffc04 	addi	sp,sp,-16
8111a26c:	df000315 	stw	fp,12(sp)
8111a270:	df000304 	addi	fp,sp,12
8111a274:	e13ffe15 	stw	r4,-8(fp)
8111a278:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
8111a27c:	e0bfff17 	ldw	r2,-4(fp)
8111a280:	108000cc 	andi	r2,r2,3
8111a284:	10002c1e 	bne	r2,zero,8111a338 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
8111a288:	e0bffe17 	ldw	r2,-8(fp)
8111a28c:	10800317 	ldw	r2,12(r2)
8111a290:	e0bffe17 	ldw	r2,-8(fp)
8111a294:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
8111a298:	e0bffe17 	ldw	r2,-8(fp)
8111a29c:	10800317 	ldw	r2,12(r2)
8111a2a0:	10800044 	addi	r2,r2,1
8111a2a4:	10800fcc 	andi	r2,r2,63
8111a2a8:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
8111a2ac:	e0bffe17 	ldw	r2,-8(fp)
8111a2b0:	10800317 	ldw	r2,12(r2)
8111a2b4:	e0fffe17 	ldw	r3,-8(fp)
8111a2b8:	18c00017 	ldw	r3,0(r3)
8111a2bc:	18c00037 	ldwio	r3,0(r3)
8111a2c0:	1809883a 	mov	r4,r3
8111a2c4:	e0fffe17 	ldw	r3,-8(fp)
8111a2c8:	1885883a 	add	r2,r3,r2
8111a2cc:	10800704 	addi	r2,r2,28
8111a2d0:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
8111a2d4:	e0bffe17 	ldw	r2,-8(fp)
8111a2d8:	e0fffd17 	ldw	r3,-12(fp)
8111a2dc:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
8111a2e0:	e0bffe17 	ldw	r2,-8(fp)
8111a2e4:	10800317 	ldw	r2,12(r2)
8111a2e8:	10800044 	addi	r2,r2,1
8111a2ec:	10800fcc 	andi	r2,r2,63
8111a2f0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
8111a2f4:	e0bffe17 	ldw	r2,-8(fp)
8111a2f8:	10c00217 	ldw	r3,8(r2)
8111a2fc:	e0bffd17 	ldw	r2,-12(fp)
8111a300:	18800e1e 	bne	r3,r2,8111a33c <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
8111a304:	e0bffe17 	ldw	r2,-8(fp)
8111a308:	10c00117 	ldw	r3,4(r2)
8111a30c:	00bfdfc4 	movi	r2,-129
8111a310:	1886703a 	and	r3,r3,r2
8111a314:	e0bffe17 	ldw	r2,-8(fp)
8111a318:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
8111a31c:	e0bffe17 	ldw	r2,-8(fp)
8111a320:	10800017 	ldw	r2,0(r2)
8111a324:	10800304 	addi	r2,r2,12
8111a328:	e0fffe17 	ldw	r3,-8(fp)
8111a32c:	18c00117 	ldw	r3,4(r3)
8111a330:	10c00035 	stwio	r3,0(r2)
8111a334:	00000106 	br	8111a33c <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
8111a338:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
8111a33c:	e037883a 	mov	sp,fp
8111a340:	df000017 	ldw	fp,0(sp)
8111a344:	dec00104 	addi	sp,sp,4
8111a348:	f800283a 	ret

8111a34c <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
8111a34c:	defffb04 	addi	sp,sp,-20
8111a350:	df000415 	stw	fp,16(sp)
8111a354:	df000404 	addi	fp,sp,16
8111a358:	e13ffc15 	stw	r4,-16(fp)
8111a35c:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
8111a360:	e0bffc17 	ldw	r2,-16(fp)
8111a364:	10c00417 	ldw	r3,16(r2)
8111a368:	e0bffc17 	ldw	r2,-16(fp)
8111a36c:	10800517 	ldw	r2,20(r2)
8111a370:	18803226 	beq	r3,r2,8111a43c <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
8111a374:	e0bffc17 	ldw	r2,-16(fp)
8111a378:	10800617 	ldw	r2,24(r2)
8111a37c:	1080008c 	andi	r2,r2,2
8111a380:	10000326 	beq	r2,zero,8111a390 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
8111a384:	e0bffd17 	ldw	r2,-12(fp)
8111a388:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
8111a38c:	10001d26 	beq	r2,zero,8111a404 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
8111a390:	e0bffc17 	ldw	r2,-16(fp)
8111a394:	10800417 	ldw	r2,16(r2)
8111a398:	e0bffc17 	ldw	r2,-16(fp)
8111a39c:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
8111a3a0:	e0bffc17 	ldw	r2,-16(fp)
8111a3a4:	10800017 	ldw	r2,0(r2)
8111a3a8:	10800104 	addi	r2,r2,4
8111a3ac:	e0fffc17 	ldw	r3,-16(fp)
8111a3b0:	18c00417 	ldw	r3,16(r3)
8111a3b4:	e13ffc17 	ldw	r4,-16(fp)
8111a3b8:	20c7883a 	add	r3,r4,r3
8111a3bc:	18c01704 	addi	r3,r3,92
8111a3c0:	18c00003 	ldbu	r3,0(r3)
8111a3c4:	18c03fcc 	andi	r3,r3,255
8111a3c8:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
8111a3cc:	e0bffc17 	ldw	r2,-16(fp)
8111a3d0:	10800417 	ldw	r2,16(r2)
8111a3d4:	10800044 	addi	r2,r2,1
8111a3d8:	e0fffc17 	ldw	r3,-16(fp)
8111a3dc:	18800415 	stw	r2,16(r3)
8111a3e0:	10c00fcc 	andi	r3,r2,63
8111a3e4:	e0bffc17 	ldw	r2,-16(fp)
8111a3e8:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
8111a3ec:	e0bffc17 	ldw	r2,-16(fp)
8111a3f0:	10800117 	ldw	r2,4(r2)
8111a3f4:	10c01014 	ori	r3,r2,64
8111a3f8:	e0bffc17 	ldw	r2,-16(fp)
8111a3fc:	10c00115 	stw	r3,4(r2)
8111a400:	00000e06 	br	8111a43c <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
8111a404:	e0bffc17 	ldw	r2,-16(fp)
8111a408:	10800017 	ldw	r2,0(r2)
8111a40c:	10800204 	addi	r2,r2,8
8111a410:	10800037 	ldwio	r2,0(r2)
8111a414:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
8111a418:	e0bffd17 	ldw	r2,-12(fp)
8111a41c:	1082000c 	andi	r2,r2,2048
8111a420:	1000061e 	bne	r2,zero,8111a43c <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
8111a424:	e0bffc17 	ldw	r2,-16(fp)
8111a428:	10c00117 	ldw	r3,4(r2)
8111a42c:	00bfefc4 	movi	r2,-65
8111a430:	1886703a 	and	r3,r3,r2
8111a434:	e0bffc17 	ldw	r2,-16(fp)
8111a438:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
8111a43c:	e0bffc17 	ldw	r2,-16(fp)
8111a440:	10c00417 	ldw	r3,16(r2)
8111a444:	e0bffc17 	ldw	r2,-16(fp)
8111a448:	10800517 	ldw	r2,20(r2)
8111a44c:	1880061e 	bne	r3,r2,8111a468 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
8111a450:	e0bffc17 	ldw	r2,-16(fp)
8111a454:	10c00117 	ldw	r3,4(r2)
8111a458:	00beefc4 	movi	r2,-1089
8111a45c:	1886703a 	and	r3,r3,r2
8111a460:	e0bffc17 	ldw	r2,-16(fp)
8111a464:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
8111a468:	e0bffc17 	ldw	r2,-16(fp)
8111a46c:	10800017 	ldw	r2,0(r2)
8111a470:	10800304 	addi	r2,r2,12
8111a474:	e0fffc17 	ldw	r3,-16(fp)
8111a478:	18c00117 	ldw	r3,4(r3)
8111a47c:	10c00035 	stwio	r3,0(r2)
}
8111a480:	0001883a 	nop
8111a484:	e037883a 	mov	sp,fp
8111a488:	df000017 	ldw	fp,0(sp)
8111a48c:	dec00104 	addi	sp,sp,4
8111a490:	f800283a 	ret

8111a494 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
8111a494:	defffd04 	addi	sp,sp,-12
8111a498:	df000215 	stw	fp,8(sp)
8111a49c:	df000204 	addi	fp,sp,8
8111a4a0:	e13ffe15 	stw	r4,-8(fp)
8111a4a4:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
8111a4a8:	00000506 	br	8111a4c0 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
8111a4ac:	e0bfff17 	ldw	r2,-4(fp)
8111a4b0:	1090000c 	andi	r2,r2,16384
8111a4b4:	10000226 	beq	r2,zero,8111a4c0 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
8111a4b8:	00bffd44 	movi	r2,-11
8111a4bc:	00000606 	br	8111a4d8 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
8111a4c0:	e0bffe17 	ldw	r2,-8(fp)
8111a4c4:	10c00417 	ldw	r3,16(r2)
8111a4c8:	e0bffe17 	ldw	r2,-8(fp)
8111a4cc:	10800517 	ldw	r2,20(r2)
8111a4d0:	18bff61e 	bne	r3,r2,8111a4ac <__reset+0xfb0fa4ac>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
8111a4d4:	0005883a 	mov	r2,zero
}
8111a4d8:	e037883a 	mov	sp,fp
8111a4dc:	df000017 	ldw	fp,0(sp)
8111a4e0:	dec00104 	addi	sp,sp,4
8111a4e4:	f800283a 	ret

8111a4e8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8111a4e8:	defffe04 	addi	sp,sp,-8
8111a4ec:	dfc00115 	stw	ra,4(sp)
8111a4f0:	df000015 	stw	fp,0(sp)
8111a4f4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8111a4f8:	d0a01417 	ldw	r2,-32688(gp)
8111a4fc:	10000326 	beq	r2,zero,8111a50c <alt_get_errno+0x24>
8111a500:	d0a01417 	ldw	r2,-32688(gp)
8111a504:	103ee83a 	callr	r2
8111a508:	00000106 	br	8111a510 <alt_get_errno+0x28>
8111a50c:	d0a04204 	addi	r2,gp,-32504
}
8111a510:	e037883a 	mov	sp,fp
8111a514:	dfc00117 	ldw	ra,4(sp)
8111a518:	df000017 	ldw	fp,0(sp)
8111a51c:	dec00204 	addi	sp,sp,8
8111a520:	f800283a 	ret

8111a524 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
8111a524:	defff204 	addi	sp,sp,-56
8111a528:	dfc00d15 	stw	ra,52(sp)
8111a52c:	df000c15 	stw	fp,48(sp)
8111a530:	df000c04 	addi	fp,sp,48
8111a534:	e13ffc15 	stw	r4,-16(fp)
8111a538:	e17ffd15 	stw	r5,-12(fp)
8111a53c:	e1bffe15 	stw	r6,-8(fp)
8111a540:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
8111a544:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
8111a548:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
8111a54c:	e0bfff17 	ldw	r2,-4(fp)
8111a550:	1090000c 	andi	r2,r2,16384
8111a554:	1005003a 	cmpeq	r2,r2,zero
8111a558:	10803fcc 	andi	r2,r2,255
8111a55c:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
8111a560:	00001306 	br	8111a5b0 <altera_avalon_uart_read+0x8c>
    {
      count++;
8111a564:	e0bff517 	ldw	r2,-44(fp)
8111a568:	10800044 	addi	r2,r2,1
8111a56c:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
8111a570:	e0bffd17 	ldw	r2,-12(fp)
8111a574:	10c00044 	addi	r3,r2,1
8111a578:	e0fffd15 	stw	r3,-12(fp)
8111a57c:	e0fffc17 	ldw	r3,-16(fp)
8111a580:	18c00217 	ldw	r3,8(r3)
8111a584:	e13ffc17 	ldw	r4,-16(fp)
8111a588:	20c7883a 	add	r3,r4,r3
8111a58c:	18c00704 	addi	r3,r3,28
8111a590:	18c00003 	ldbu	r3,0(r3)
8111a594:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
8111a598:	e0bffc17 	ldw	r2,-16(fp)
8111a59c:	10800217 	ldw	r2,8(r2)
8111a5a0:	10800044 	addi	r2,r2,1
8111a5a4:	10c00fcc 	andi	r3,r2,63
8111a5a8:	e0bffc17 	ldw	r2,-16(fp)
8111a5ac:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
8111a5b0:	e0fff517 	ldw	r3,-44(fp)
8111a5b4:	e0bffe17 	ldw	r2,-8(fp)
8111a5b8:	1880050e 	bge	r3,r2,8111a5d0 <altera_avalon_uart_read+0xac>
8111a5bc:	e0bffc17 	ldw	r2,-16(fp)
8111a5c0:	10c00217 	ldw	r3,8(r2)
8111a5c4:	e0bffc17 	ldw	r2,-16(fp)
8111a5c8:	10800317 	ldw	r2,12(r2)
8111a5cc:	18bfe51e 	bne	r3,r2,8111a564 <__reset+0xfb0fa564>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
8111a5d0:	e0bff517 	ldw	r2,-44(fp)
8111a5d4:	1000251e 	bne	r2,zero,8111a66c <altera_avalon_uart_read+0x148>
8111a5d8:	e0bffc17 	ldw	r2,-16(fp)
8111a5dc:	10c00217 	ldw	r3,8(r2)
8111a5e0:	e0bffc17 	ldw	r2,-16(fp)
8111a5e4:	10800317 	ldw	r2,12(r2)
8111a5e8:	1880201e 	bne	r3,r2,8111a66c <altera_avalon_uart_read+0x148>
    {
      if (!block)
8111a5ec:	e0bff617 	ldw	r2,-40(fp)
8111a5f0:	1000071e 	bne	r2,zero,8111a610 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
8111a5f4:	111a4e80 	call	8111a4e8 <alt_get_errno>
8111a5f8:	1007883a 	mov	r3,r2
8111a5fc:	008002c4 	movi	r2,11
8111a600:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
8111a604:	00800044 	movi	r2,1
8111a608:	e0bff405 	stb	r2,-48(fp)
        break;
8111a60c:	00001b06 	br	8111a67c <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111a610:	0005303a 	rdctl	r2,status
8111a614:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111a618:	e0fff917 	ldw	r3,-28(fp)
8111a61c:	00bfff84 	movi	r2,-2
8111a620:	1884703a 	and	r2,r3,r2
8111a624:	1001703a 	wrctl	status,r2
  
  return context;
8111a628:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
8111a62c:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
8111a630:	e0bffc17 	ldw	r2,-16(fp)
8111a634:	10800117 	ldw	r2,4(r2)
8111a638:	10c02014 	ori	r3,r2,128
8111a63c:	e0bffc17 	ldw	r2,-16(fp)
8111a640:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
8111a644:	e0bffc17 	ldw	r2,-16(fp)
8111a648:	10800017 	ldw	r2,0(r2)
8111a64c:	10800304 	addi	r2,r2,12
8111a650:	e0fffc17 	ldw	r3,-16(fp)
8111a654:	18c00117 	ldw	r3,4(r3)
8111a658:	10c00035 	stwio	r3,0(r2)
8111a65c:	e0bff817 	ldw	r2,-32(fp)
8111a660:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111a664:	e0bffa17 	ldw	r2,-24(fp)
8111a668:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
8111a66c:	e0bff517 	ldw	r2,-44(fp)
8111a670:	1000021e 	bne	r2,zero,8111a67c <altera_avalon_uart_read+0x158>
8111a674:	e0bffe17 	ldw	r2,-8(fp)
8111a678:	103fcd1e 	bne	r2,zero,8111a5b0 <__reset+0xfb0fa5b0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111a67c:	0005303a 	rdctl	r2,status
8111a680:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111a684:	e0fffb17 	ldw	r3,-20(fp)
8111a688:	00bfff84 	movi	r2,-2
8111a68c:	1884703a 	and	r2,r3,r2
8111a690:	1001703a 	wrctl	status,r2
  
  return context;
8111a694:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
8111a698:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
8111a69c:	e0bffc17 	ldw	r2,-16(fp)
8111a6a0:	10800117 	ldw	r2,4(r2)
8111a6a4:	10c02014 	ori	r3,r2,128
8111a6a8:	e0bffc17 	ldw	r2,-16(fp)
8111a6ac:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
8111a6b0:	e0bffc17 	ldw	r2,-16(fp)
8111a6b4:	10800017 	ldw	r2,0(r2)
8111a6b8:	10800304 	addi	r2,r2,12
8111a6bc:	e0fffc17 	ldw	r3,-16(fp)
8111a6c0:	18c00117 	ldw	r3,4(r3)
8111a6c4:	10c00035 	stwio	r3,0(r2)
8111a6c8:	e0bff817 	ldw	r2,-32(fp)
8111a6cc:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111a6d0:	e0bff717 	ldw	r2,-36(fp)
8111a6d4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
8111a6d8:	e0bff403 	ldbu	r2,-48(fp)
8111a6dc:	10000226 	beq	r2,zero,8111a6e8 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
8111a6e0:	00bffd44 	movi	r2,-11
8111a6e4:	00000106 	br	8111a6ec <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
8111a6e8:	e0bff517 	ldw	r2,-44(fp)
  }
}
8111a6ec:	e037883a 	mov	sp,fp
8111a6f0:	dfc00117 	ldw	ra,4(sp)
8111a6f4:	df000017 	ldw	fp,0(sp)
8111a6f8:	dec00204 	addi	sp,sp,8
8111a6fc:	f800283a 	ret

8111a700 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8111a700:	defffe04 	addi	sp,sp,-8
8111a704:	dfc00115 	stw	ra,4(sp)
8111a708:	df000015 	stw	fp,0(sp)
8111a70c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8111a710:	d0a01417 	ldw	r2,-32688(gp)
8111a714:	10000326 	beq	r2,zero,8111a724 <alt_get_errno+0x24>
8111a718:	d0a01417 	ldw	r2,-32688(gp)
8111a71c:	103ee83a 	callr	r2
8111a720:	00000106 	br	8111a728 <alt_get_errno+0x28>
8111a724:	d0a04204 	addi	r2,gp,-32504
}
8111a728:	e037883a 	mov	sp,fp
8111a72c:	dfc00117 	ldw	ra,4(sp)
8111a730:	df000017 	ldw	fp,0(sp)
8111a734:	dec00204 	addi	sp,sp,8
8111a738:	f800283a 	ret

8111a73c <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
8111a73c:	defff204 	addi	sp,sp,-56
8111a740:	dfc00d15 	stw	ra,52(sp)
8111a744:	df000c15 	stw	fp,48(sp)
8111a748:	df000c04 	addi	fp,sp,48
8111a74c:	e13ffc15 	stw	r4,-16(fp)
8111a750:	e17ffd15 	stw	r5,-12(fp)
8111a754:	e1bffe15 	stw	r6,-8(fp)
8111a758:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
8111a75c:	e0bffe17 	ldw	r2,-8(fp)
8111a760:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
8111a764:	e0bfff17 	ldw	r2,-4(fp)
8111a768:	1090000c 	andi	r2,r2,16384
8111a76c:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
8111a770:	00003c06 	br	8111a864 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
8111a774:	e0bffc17 	ldw	r2,-16(fp)
8111a778:	10800517 	ldw	r2,20(r2)
8111a77c:	10800044 	addi	r2,r2,1
8111a780:	10800fcc 	andi	r2,r2,63
8111a784:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
8111a788:	e0bffc17 	ldw	r2,-16(fp)
8111a78c:	10c00417 	ldw	r3,16(r2)
8111a790:	e0bff717 	ldw	r2,-36(fp)
8111a794:	1880221e 	bne	r3,r2,8111a820 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
8111a798:	e0bff517 	ldw	r2,-44(fp)
8111a79c:	10000526 	beq	r2,zero,8111a7b4 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
8111a7a0:	111a7000 	call	8111a700 <alt_get_errno>
8111a7a4:	1007883a 	mov	r3,r2
8111a7a8:	008002c4 	movi	r2,11
8111a7ac:	18800015 	stw	r2,0(r3)
        break;
8111a7b0:	00002e06 	br	8111a86c <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111a7b4:	0005303a 	rdctl	r2,status
8111a7b8:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111a7bc:	e0fff917 	ldw	r3,-28(fp)
8111a7c0:	00bfff84 	movi	r2,-2
8111a7c4:	1884703a 	and	r2,r3,r2
8111a7c8:	1001703a 	wrctl	status,r2
  
  return context;
8111a7cc:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
8111a7d0:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
8111a7d4:	e0bffc17 	ldw	r2,-16(fp)
8111a7d8:	10800117 	ldw	r2,4(r2)
8111a7dc:	10c11014 	ori	r3,r2,1088
8111a7e0:	e0bffc17 	ldw	r2,-16(fp)
8111a7e4:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
8111a7e8:	e0bffc17 	ldw	r2,-16(fp)
8111a7ec:	10800017 	ldw	r2,0(r2)
8111a7f0:	10800304 	addi	r2,r2,12
8111a7f4:	e0fffc17 	ldw	r3,-16(fp)
8111a7f8:	18c00117 	ldw	r3,4(r3)
8111a7fc:	10c00035 	stwio	r3,0(r2)
8111a800:	e0bff817 	ldw	r2,-32(fp)
8111a804:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111a808:	e0bff617 	ldw	r2,-40(fp)
8111a80c:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
8111a810:	e0bffc17 	ldw	r2,-16(fp)
8111a814:	10c00417 	ldw	r3,16(r2)
8111a818:	e0bff717 	ldw	r2,-36(fp)
8111a81c:	18bffc26 	beq	r3,r2,8111a810 <__reset+0xfb0fa810>
      }
    }

    count--;
8111a820:	e0bff417 	ldw	r2,-48(fp)
8111a824:	10bfffc4 	addi	r2,r2,-1
8111a828:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
8111a82c:	e0bffc17 	ldw	r2,-16(fp)
8111a830:	10c00517 	ldw	r3,20(r2)
8111a834:	e0bffd17 	ldw	r2,-12(fp)
8111a838:	11000044 	addi	r4,r2,1
8111a83c:	e13ffd15 	stw	r4,-12(fp)
8111a840:	10800003 	ldbu	r2,0(r2)
8111a844:	1009883a 	mov	r4,r2
8111a848:	e0bffc17 	ldw	r2,-16(fp)
8111a84c:	10c5883a 	add	r2,r2,r3
8111a850:	10801704 	addi	r2,r2,92
8111a854:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
8111a858:	e0bffc17 	ldw	r2,-16(fp)
8111a85c:	e0fff717 	ldw	r3,-36(fp)
8111a860:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
8111a864:	e0bff417 	ldw	r2,-48(fp)
8111a868:	103fc21e 	bne	r2,zero,8111a774 <__reset+0xfb0fa774>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111a86c:	0005303a 	rdctl	r2,status
8111a870:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111a874:	e0fffb17 	ldw	r3,-20(fp)
8111a878:	00bfff84 	movi	r2,-2
8111a87c:	1884703a 	and	r2,r3,r2
8111a880:	1001703a 	wrctl	status,r2
  
  return context;
8111a884:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
8111a888:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
8111a88c:	e0bffc17 	ldw	r2,-16(fp)
8111a890:	10800117 	ldw	r2,4(r2)
8111a894:	10c11014 	ori	r3,r2,1088
8111a898:	e0bffc17 	ldw	r2,-16(fp)
8111a89c:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
8111a8a0:	e0bffc17 	ldw	r2,-16(fp)
8111a8a4:	10800017 	ldw	r2,0(r2)
8111a8a8:	10800304 	addi	r2,r2,12
8111a8ac:	e0fffc17 	ldw	r3,-16(fp)
8111a8b0:	18c00117 	ldw	r3,4(r3)
8111a8b4:	10c00035 	stwio	r3,0(r2)
8111a8b8:	e0bff817 	ldw	r2,-32(fp)
8111a8bc:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111a8c0:	e0bffa17 	ldw	r2,-24(fp)
8111a8c4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
8111a8c8:	e0fffe17 	ldw	r3,-8(fp)
8111a8cc:	e0bff417 	ldw	r2,-48(fp)
8111a8d0:	1885c83a 	sub	r2,r3,r2
}
8111a8d4:	e037883a 	mov	sp,fp
8111a8d8:	dfc00117 	ldw	ra,4(sp)
8111a8dc:	df000017 	ldw	fp,0(sp)
8111a8e0:	dec00204 	addi	sp,sp,8
8111a8e4:	f800283a 	ret

8111a8e8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8111a8e8:	defffe04 	addi	sp,sp,-8
8111a8ec:	dfc00115 	stw	ra,4(sp)
8111a8f0:	df000015 	stw	fp,0(sp)
8111a8f4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8111a8f8:	d0a01417 	ldw	r2,-32688(gp)
8111a8fc:	10000326 	beq	r2,zero,8111a90c <alt_get_errno+0x24>
8111a900:	d0a01417 	ldw	r2,-32688(gp)
8111a904:	103ee83a 	callr	r2
8111a908:	00000106 	br	8111a910 <alt_get_errno+0x28>
8111a90c:	d0a04204 	addi	r2,gp,-32504
}
8111a910:	e037883a 	mov	sp,fp
8111a914:	dfc00117 	ldw	ra,4(sp)
8111a918:	df000017 	ldw	fp,0(sp)
8111a91c:	dec00204 	addi	sp,sp,8
8111a920:	f800283a 	ret

8111a924 <alt_msgdma_write_standard_descriptor>:
 */
static int alt_msgdma_write_standard_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_standard_descriptor *descriptor)
{
8111a924:	defffc04 	addi	sp,sp,-16
8111a928:	df000315 	stw	fp,12(sp)
8111a92c:	df000304 	addi	fp,sp,12
8111a930:	e13ffd15 	stw	r4,-12(fp)
8111a934:	e17ffe15 	stw	r5,-8(fp)
8111a938:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
8111a93c:	e0bffd17 	ldw	r2,-12(fp)
8111a940:	10800037 	ldwio	r2,0(r2)
8111a944:	1080010c 	andi	r2,r2,4
8111a948:	10000226 	beq	r2,zero,8111a954 <alt_msgdma_write_standard_descriptor+0x30>
    	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
		is non-blocking*/
        return -ENOSPC;
8111a94c:	00bff904 	movi	r2,-28
8111a950:	00001506 	br	8111a9a8 <alt_msgdma_write_standard_descriptor+0x84>
    }

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base, 
8111a954:	e0bfff17 	ldw	r2,-4(fp)
8111a958:	10800017 	ldw	r2,0(r2)
8111a95c:	1007883a 	mov	r3,r2
8111a960:	e0bffe17 	ldw	r2,-8(fp)
8111a964:	10c00035 	stwio	r3,0(r2)
		(alt_u32)descriptor->read_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base, 
8111a968:	e0bffe17 	ldw	r2,-8(fp)
8111a96c:	10800104 	addi	r2,r2,4
8111a970:	e0ffff17 	ldw	r3,-4(fp)
8111a974:	18c00117 	ldw	r3,4(r3)
8111a978:	10c00035 	stwio	r3,0(r2)
	(	alt_u32)descriptor->write_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base, 
8111a97c:	e0bffe17 	ldw	r2,-8(fp)
8111a980:	10800204 	addi	r2,r2,8
8111a984:	e0ffff17 	ldw	r3,-4(fp)
8111a988:	18c00217 	ldw	r3,8(r3)
8111a98c:	10c00035 	stwio	r3,0(r2)
		descriptor->transfer_length);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD(descriptor_base, 
8111a990:	e0bffe17 	ldw	r2,-8(fp)
8111a994:	10800304 	addi	r2,r2,12
8111a998:	e0ffff17 	ldw	r3,-4(fp)
8111a99c:	18c00317 	ldw	r3,12(r3)
8111a9a0:	10c00035 	stwio	r3,0(r2)
		descriptor->control);
        return 0;
8111a9a4:	0005883a 	mov	r2,zero
}
8111a9a8:	e037883a 	mov	sp,fp
8111a9ac:	df000017 	ldw	fp,0(sp)
8111a9b0:	dec00104 	addi	sp,sp,4
8111a9b4:	f800283a 	ret

8111a9b8 <alt_msgdma_write_extended_descriptor>:
 */
static int alt_msgdma_write_extended_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_extended_descriptor *descriptor)
{
8111a9b8:	defffc04 	addi	sp,sp,-16
8111a9bc:	df000315 	stw	fp,12(sp)
8111a9c0:	df000304 	addi	fp,sp,12
8111a9c4:	e13ffd15 	stw	r4,-12(fp)
8111a9c8:	e17ffe15 	stw	r5,-8(fp)
8111a9cc:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
8111a9d0:	e0bffd17 	ldw	r2,-12(fp)
8111a9d4:	10800037 	ldwio	r2,0(r2)
8111a9d8:	1080010c 	andi	r2,r2,4
8111a9dc:	10000226 	beq	r2,zero,8111a9e8 <alt_msgdma_write_extended_descriptor+0x30>
    	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
	is non-blocking*/
        return -ENOSPC;
8111a9e0:	00bff904 	movi	r2,-28
8111a9e4:	00003b06 	br	8111aad4 <alt_msgdma_write_extended_descriptor+0x11c>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(
8111a9e8:	e0bfff17 	ldw	r2,-4(fp)
8111a9ec:	10800017 	ldw	r2,0(r2)
8111a9f0:	1007883a 	mov	r3,r2
8111a9f4:	e0bffe17 	ldw	r2,-8(fp)
8111a9f8:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	(alt_u32)descriptor->read_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(
8111a9fc:	e0bffe17 	ldw	r2,-8(fp)
8111aa00:	10800104 	addi	r2,r2,4
8111aa04:	e0ffff17 	ldw	r3,-4(fp)
8111aa08:	18c00117 	ldw	r3,4(r3)
8111aa0c:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
		(alt_u32)descriptor->write_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(
8111aa10:	e0bffe17 	ldw	r2,-8(fp)
8111aa14:	10800204 	addi	r2,r2,8
8111aa18:	e0ffff17 	ldw	r3,-4(fp)
8111aa1c:	18c00217 	ldw	r3,8(r3)
8111aa20:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(
8111aa24:	e0bffe17 	ldw	r2,-8(fp)
8111aa28:	10800304 	addi	r2,r2,12
8111aa2c:	e0ffff17 	ldw	r3,-4(fp)
8111aa30:	18c0030b 	ldhu	r3,12(r3)
8111aa34:	18ffffcc 	andi	r3,r3,65535
8111aa38:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->sequence_number);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(
8111aa3c:	e0bffe17 	ldw	r2,-8(fp)
8111aa40:	10800384 	addi	r2,r2,14
8111aa44:	e0ffff17 	ldw	r3,-4(fp)
8111aa48:	18c00383 	ldbu	r3,14(r3)
8111aa4c:	18c03fcc 	andi	r3,r3,255
8111aa50:	10c00025 	stbio	r3,0(r2)
		descriptor_base, 
    	descriptor->read_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(
8111aa54:	e0bffe17 	ldw	r2,-8(fp)
8111aa58:	108003c4 	addi	r2,r2,15
8111aa5c:	e0ffff17 	ldw	r3,-4(fp)
8111aa60:	18c003c3 	ldbu	r3,15(r3)
8111aa64:	18c03fcc 	andi	r3,r3,255
8111aa68:	10c00025 	stbio	r3,0(r2)
		descriptor_base, 
    	descriptor->write_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(
8111aa6c:	e0bffe17 	ldw	r2,-8(fp)
8111aa70:	10800404 	addi	r2,r2,16
8111aa74:	e0ffff17 	ldw	r3,-4(fp)
8111aa78:	18c0040b 	ldhu	r3,16(r3)
8111aa7c:	18ffffcc 	andi	r3,r3,65535
8111aa80:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->read_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(
8111aa84:	e0bffe17 	ldw	r2,-8(fp)
8111aa88:	10800484 	addi	r2,r2,18
8111aa8c:	e0ffff17 	ldw	r3,-4(fp)
8111aa90:	18c0048b 	ldhu	r3,18(r3)
8111aa94:	18ffffcc 	andi	r3,r3,65535
8111aa98:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->write_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base, 0);
8111aa9c:	e0bffe17 	ldw	r2,-8(fp)
8111aaa0:	10800504 	addi	r2,r2,20
8111aaa4:	0007883a 	mov	r3,zero
8111aaa8:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base, 0);
8111aaac:	e0bffe17 	ldw	r2,-8(fp)
8111aab0:	10800604 	addi	r2,r2,24
8111aab4:	0007883a 	mov	r3,zero
8111aab8:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(
8111aabc:	e0bffe17 	ldw	r2,-8(fp)
8111aac0:	10800704 	addi	r2,r2,28
8111aac4:	e0ffff17 	ldw	r3,-4(fp)
8111aac8:	18c00717 	ldw	r3,28(r3)
8111aacc:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	descriptor->control);
    return 0;
8111aad0:	0005883a 	mov	r2,zero
}
8111aad4:	e037883a 	mov	sp,fp
8111aad8:	df000017 	ldw	fp,0(sp)
8111aadc:	dec00104 	addi	sp,sp,4
8111aae0:	f800283a 	ret

8111aae4 <alt_msgdma_irq>:
 * alt_msgdma_irq()
 *
 * Interrupt handler for the Modular Scatter-Gather DMA controller.
 */
static void alt_msgdma_irq(void *context)
{
8111aae4:	defff804 	addi	sp,sp,-32
8111aae8:	dfc00715 	stw	ra,28(sp)
8111aaec:	df000615 	stw	fp,24(sp)
8111aaf0:	df000604 	addi	fp,sp,24
8111aaf4:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev *dev = (alt_msgdma_dev *) context;
8111aaf8:	e0bfff17 	ldw	r2,-4(fp)
8111aafc:	e0bffa15 	stw	r2,-24(fp)
    alt_irq_context cpu_sr;
    alt_u32 temporary_control;

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
8111ab00:	e0bffa17 	ldw	r2,-24(fp)
8111ab04:	10801783 	ldbu	r2,94(r2)
8111ab08:	10803fcc 	andi	r2,r2,255
8111ab0c:	10001126 	beq	r2,zero,8111ab54 <alt_msgdma_irq+0x70>
    {
        temporary_control = 
        		IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
8111ab10:	e0bffa17 	ldw	r2,-24(fp)
8111ab14:	10800617 	ldw	r2,24(r2)
8111ab18:	10800037 	ldwio	r2,0(r2)

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
    {
        temporary_control = 
8111ab1c:	1007883a 	mov	r3,r2
8111ab20:	00bffdc4 	movi	r2,-9
8111ab24:	1884703a 	and	r2,r3,r2
8111ab28:	e0bffb15 	stw	r2,-20(fp)
        		IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
				& ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
8111ab2c:	e0bffa17 	ldw	r2,-24(fp)
8111ab30:	10800617 	ldw	r2,24(r2)
8111ab34:	e0fffb17 	ldw	r3,-20(fp)
8111ab38:	10c00035 	stwio	r3,0(r2)
        		temporary_control);
        
        /* clear the IRQ status- W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base,
8111ab3c:	e0bffa17 	ldw	r2,-24(fp)
8111ab40:	10800617 	ldw	r2,24(r2)
8111ab44:	10800404 	addi	r2,r2,16
8111ab48:	00c00044 	movi	r3,1
8111ab4c:	10c00035 	stwio	r3,0(r2)
8111ab50:	00001106 	br	8111ab98 <alt_msgdma_irq+0xb4>
        		ALT_MSGDMA_PREFETCHER_STATUS_IRQ_SET_MASK);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
8111ab54:	e0bffa17 	ldw	r2,-24(fp)
8111ab58:	10800317 	ldw	r2,12(r2)
8111ab5c:	10800104 	addi	r2,r2,4
8111ab60:	10800037 	ldwio	r2,0(r2)
8111ab64:	1007883a 	mov	r3,r2
8111ab68:	00bffbc4 	movi	r2,-17
8111ab6c:	1884703a 	and	r2,r3,r2
8111ab70:	e0bffb15 	stw	r2,-20(fp)
    			& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
8111ab74:	e0bffa17 	ldw	r2,-24(fp)
8111ab78:	10800317 	ldw	r2,12(r2)
8111ab7c:	10800104 	addi	r2,r2,4
8111ab80:	e0fffb17 	ldw	r3,-20(fp)
8111ab84:	10c00035 	stwio	r3,0(r2)
    	/* clear the IRQ status */
    	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
8111ab88:	e0bffa17 	ldw	r2,-24(fp)
8111ab8c:	10800317 	ldw	r2,12(r2)
8111ab90:	00c08004 	movi	r3,512
8111ab94:	10c00035 	stwio	r3,0(r2)
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
8111ab98:	e0bffa17 	ldw	r2,-24(fp)
8111ab9c:	10800b17 	ldw	r2,44(r2)
8111aba0:	10001226 	beq	r2,zero,8111abec <alt_msgdma_irq+0x108>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111aba4:	0005303a 	rdctl	r2,status
8111aba8:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111abac:	e0fffd17 	ldw	r3,-12(fp)
8111abb0:	00bfff84 	movi	r2,-2
8111abb4:	1884703a 	and	r2,r3,r2
8111abb8:	1001703a 	wrctl	status,r2
  
  return context;
8111abbc:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
8111abc0:	e0bffc15 	stw	r2,-16(fp)
        dev->callback (dev->callback_context);
8111abc4:	e0bffa17 	ldw	r2,-24(fp)
8111abc8:	10800b17 	ldw	r2,44(r2)
8111abcc:	e0fffa17 	ldw	r3,-24(fp)
8111abd0:	18c00c17 	ldw	r3,48(r3)
8111abd4:	1809883a 	mov	r4,r3
8111abd8:	103ee83a 	callr	r2
8111abdc:	e0bffc17 	ldw	r2,-16(fp)
8111abe0:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111abe4:	e0bffe17 	ldw	r2,-8(fp)
8111abe8:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
8111abec:	e0bffa17 	ldw	r2,-24(fp)
8111abf0:	10801783 	ldbu	r2,94(r2)
8111abf4:	10803fcc 	andi	r2,r2,255
8111abf8:	10000a26 	beq	r2,zero,8111ac24 <alt_msgdma_irq+0x140>
    {
    	temporary_control = 
    			IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
8111abfc:	e0bffa17 	ldw	r2,-24(fp)
8111ac00:	10800617 	ldw	r2,24(r2)
8111ac04:	10800037 	ldwio	r2,0(r2)
				| ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
8111ac08:	10800214 	ori	r2,r2,8
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
    {
    	temporary_control = 
8111ac0c:	e0bffb15 	stw	r2,-20(fp)
    			IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
				| ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
    	
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
8111ac10:	e0bffa17 	ldw	r2,-24(fp)
8111ac14:	10800617 	ldw	r2,24(r2)
8111ac18:	e0fffb17 	ldw	r3,-20(fp)
8111ac1c:	10c00035 	stwio	r3,0(r2)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
    }

    return;
8111ac20:	00000c06 	br	8111ac54 <alt_msgdma_irq+0x170>
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    			temporary_control);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
8111ac24:	e0bffa17 	ldw	r2,-24(fp)
8111ac28:	10800317 	ldw	r2,12(r2)
8111ac2c:	10800104 	addi	r2,r2,4
8111ac30:	10800037 	ldwio	r2,0(r2)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
8111ac34:	10800414 	ori	r2,r2,16
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    			temporary_control);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
8111ac38:	e0bffb15 	stw	r2,-20(fp)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
8111ac3c:	e0bffa17 	ldw	r2,-24(fp)
8111ac40:	10800317 	ldw	r2,12(r2)
8111ac44:	10800104 	addi	r2,r2,4
8111ac48:	e0fffb17 	ldw	r3,-20(fp)
8111ac4c:	10c00035 	stwio	r3,0(r2)
    }

    return;
8111ac50:	0001883a 	nop
}
8111ac54:	e037883a 	mov	sp,fp
8111ac58:	dfc00117 	ldw	ra,4(sp)
8111ac5c:	df000017 	ldw	fp,0(sp)
8111ac60:	dec00204 	addi	sp,sp,8
8111ac64:	f800283a 	ret

8111ac68 <alt_msgdma_construct_standard_descriptor>:
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
8111ac68:	defffb04 	addi	sp,sp,-20
8111ac6c:	df000415 	stw	fp,16(sp)
8111ac70:	df000404 	addi	fp,sp,16
8111ac74:	e13ffc15 	stw	r4,-16(fp)
8111ac78:	e17ffd15 	stw	r5,-12(fp)
8111ac7c:	e1bffe15 	stw	r6,-8(fp)
8111ac80:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
8111ac84:	e0bffc17 	ldw	r2,-16(fp)
8111ac88:	10c01217 	ldw	r3,72(r2)
8111ac8c:	e0800117 	ldw	r2,4(fp)
8111ac90:	18800436 	bltu	r3,r2,8111aca4 <alt_msgdma_construct_standard_descriptor+0x3c>
       dev->enhanced_features != 0
8111ac94:	e0bffc17 	ldw	r2,-16(fp)
8111ac98:	10801703 	ldbu	r2,92(r2)
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
8111ac9c:	10803fcc 	andi	r2,r2,255
8111aca0:	10000226 	beq	r2,zero,8111acac <alt_msgdma_construct_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
8111aca4:	00bffa84 	movi	r2,-22
8111aca8:	00000e06 	br	8111ace4 <alt_msgdma_construct_standard_descriptor+0x7c>
    }
    descriptor->read_address = read_address;
8111acac:	e0bffd17 	ldw	r2,-12(fp)
8111acb0:	e0fffe17 	ldw	r3,-8(fp)
8111acb4:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
8111acb8:	e0bffd17 	ldw	r2,-12(fp)
8111acbc:	e0ffff17 	ldw	r3,-4(fp)
8111acc0:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
8111acc4:	e0bffd17 	ldw	r2,-12(fp)
8111acc8:	e0c00117 	ldw	r3,4(fp)
8111accc:	10c00215 	stw	r3,8(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
8111acd0:	e0800217 	ldw	r2,8(fp)
8111acd4:	10e00034 	orhi	r3,r2,32768
8111acd8:	e0bffd17 	ldw	r2,-12(fp)
8111acdc:	10c00315 	stw	r3,12(r2)
    
    return 0;
8111ace0:	0005883a 	mov	r2,zero
}
8111ace4:	e037883a 	mov	sp,fp
8111ace8:	df000017 	ldw	fp,0(sp)
8111acec:	dec00104 	addi	sp,sp,4
8111acf0:	f800283a 	ret

8111acf4 <alt_msgdma_construct_extended_descriptor>:
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
8111acf4:	defff604 	addi	sp,sp,-40
8111acf8:	df000915 	stw	fp,36(sp)
8111acfc:	df000904 	addi	fp,sp,36
8111ad00:	e13ff715 	stw	r4,-36(fp)
8111ad04:	e17ff815 	stw	r5,-32(fp)
8111ad08:	e1bff915 	stw	r6,-28(fp)
8111ad0c:	e1fffa15 	stw	r7,-24(fp)
8111ad10:	e1800317 	ldw	r6,12(fp)
8111ad14:	e1400417 	ldw	r5,16(fp)
8111ad18:	e1000517 	ldw	r4,20(fp)
8111ad1c:	e0c00617 	ldw	r3,24(fp)
8111ad20:	e0800717 	ldw	r2,28(fp)
8111ad24:	e1bffb0d 	sth	r6,-20(fp)
8111ad28:	e17ffc05 	stb	r5,-16(fp)
8111ad2c:	e13ffd05 	stb	r4,-12(fp)
8111ad30:	e0fffe0d 	sth	r3,-8(fp)
8111ad34:	e0bfff0d 	sth	r2,-4(fp)
    if(dev->max_byte < length ||
8111ad38:	e0bff717 	ldw	r2,-36(fp)
8111ad3c:	10c01217 	ldw	r3,72(r2)
8111ad40:	e0800117 	ldw	r2,4(fp)
8111ad44:	18801936 	bltu	r3,r2,8111adac <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
8111ad48:	e13ff717 	ldw	r4,-36(fp)
8111ad4c:	20801317 	ldw	r2,76(r4)
8111ad50:	20c01417 	ldw	r3,80(r4)
8111ad54:	e13ffe0b 	ldhu	r4,-8(fp)
8111ad58:	213fffcc 	andi	r4,r4,65535
8111ad5c:	2015883a 	mov	r10,r4
8111ad60:	0017883a 	mov	r11,zero
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
8111ad64:	1ac01136 	bltu	r3,r11,8111adac <alt_msgdma_construct_extended_descriptor+0xb8>
8111ad68:	58c0011e 	bne	r11,r3,8111ad70 <alt_msgdma_construct_extended_descriptor+0x7c>
8111ad6c:	12800f36 	bltu	r2,r10,8111adac <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
8111ad70:	e13ff717 	ldw	r4,-36(fp)
8111ad74:	20801317 	ldw	r2,76(r4)
8111ad78:	20c01417 	ldw	r3,80(r4)
8111ad7c:	e13fff0b 	ldhu	r4,-4(fp)
8111ad80:	213fffcc 	andi	r4,r4,65535
8111ad84:	2011883a 	mov	r8,r4
8111ad88:	0013883a 	mov	r9,zero
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
8111ad8c:	1a400736 	bltu	r3,r9,8111adac <alt_msgdma_construct_extended_descriptor+0xb8>
8111ad90:	48c0011e 	bne	r9,r3,8111ad98 <alt_msgdma_construct_extended_descriptor+0xa4>
8111ad94:	12000536 	bltu	r2,r8,8111adac <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
8111ad98:	e0bff717 	ldw	r2,-36(fp)
8111ad9c:	10801703 	ldbu	r2,92(r2)
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
8111ada0:	10803fcc 	andi	r2,r2,255
8111ada4:	10800060 	cmpeqi	r2,r2,1
8111ada8:	1000021e 	bne	r2,zero,8111adb4 <alt_msgdma_construct_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
8111adac:	00bffa84 	movi	r2,-22
8111adb0:	00002106 	br	8111ae38 <alt_msgdma_construct_extended_descriptor+0x144>
    }
    
    descriptor->read_address_low = read_address;
8111adb4:	e0bff817 	ldw	r2,-32(fp)
8111adb8:	e0fff917 	ldw	r3,-28(fp)
8111adbc:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_low = write_address;
8111adc0:	e0bff817 	ldw	r2,-32(fp)
8111adc4:	e0fffa17 	ldw	r3,-24(fp)
8111adc8:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
8111adcc:	e0bff817 	ldw	r2,-32(fp)
8111add0:	e0c00117 	ldw	r3,4(fp)
8111add4:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
8111add8:	e0bff817 	ldw	r2,-32(fp)
8111addc:	e0fffb0b 	ldhu	r3,-20(fp)
8111ade0:	10c0030d 	sth	r3,12(r2)
    descriptor->read_burst_count = read_burst_count;
8111ade4:	e0bff817 	ldw	r2,-32(fp)
8111ade8:	e0fffc03 	ldbu	r3,-16(fp)
8111adec:	10c00385 	stb	r3,14(r2)
    descriptor->write_burst_count = write_burst_count;
8111adf0:	e0bff817 	ldw	r2,-32(fp)
8111adf4:	e0fffd03 	ldbu	r3,-12(fp)
8111adf8:	10c003c5 	stb	r3,15(r2)
    descriptor->read_stride = read_stride;
8111adfc:	e0bff817 	ldw	r2,-32(fp)
8111ae00:	e0fffe0b 	ldhu	r3,-8(fp)
8111ae04:	10c0040d 	sth	r3,16(r2)
    descriptor->write_stride = write_stride;
8111ae08:	e0bff817 	ldw	r2,-32(fp)
8111ae0c:	e0ffff0b 	ldhu	r3,-4(fp)
8111ae10:	10c0048d 	sth	r3,18(r2)
    descriptor->read_address_high = NULL;
8111ae14:	e0bff817 	ldw	r2,-32(fp)
8111ae18:	10000515 	stw	zero,20(r2)
    descriptor->write_address_high = NULL;
8111ae1c:	e0bff817 	ldw	r2,-32(fp)
8111ae20:	10000615 	stw	zero,24(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
8111ae24:	e0800217 	ldw	r2,8(fp)
8111ae28:	10e00034 	orhi	r3,r2,32768
8111ae2c:	e0bff817 	ldw	r2,-32(fp)
8111ae30:	10c00715 	stw	r3,28(r2)

  return 0 ;
8111ae34:	0005883a 	mov	r2,zero

}
8111ae38:	e037883a 	mov	sp,fp
8111ae3c:	df000017 	ldw	fp,0(sp)
8111ae40:	dec00104 	addi	sp,sp,4
8111ae44:	f800283a 	ret

8111ae48 <alt_msgdma_descriptor_async_transfer>:
 */
static int alt_msgdma_descriptor_async_transfer (
	alt_msgdma_dev *dev, 
	alt_msgdma_standard_descriptor *standard_desc, 
	alt_msgdma_extended_descriptor *extended_desc)
{
8111ae48:	defff004 	addi	sp,sp,-64
8111ae4c:	dfc00f15 	stw	ra,60(sp)
8111ae50:	df000e15 	stw	fp,56(sp)
8111ae54:	df000e04 	addi	fp,sp,56
8111ae58:	e13ffd15 	stw	r4,-12(fp)
8111ae5c:	e17ffe15 	stw	r5,-8(fp)
8111ae60:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control = 0;
8111ae64:	e03ff315 	stw	zero,-52(fp)
    alt_irq_context context = 0;
8111ae68:	e03ff415 	stw	zero,-48(fp)
    alt_u16 counter = 0;
8111ae6c:	e03ff20d 	sth	zero,-56(fp)
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
8111ae70:	e0bffd17 	ldw	r2,-12(fp)
8111ae74:	10800317 	ldw	r2,12(r2)
8111ae78:	10800204 	addi	r2,r2,8
8111ae7c:	10800037 	ldwio	r2,0(r2)
	alt_msgdma_extended_descriptor *extended_desc)
{
    alt_u32 control = 0;
    alt_irq_context context = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
8111ae80:	10bfffcc 	andi	r2,r2,65535
8111ae84:	e0bff515 	stw	r2,-44(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
8111ae88:	e0bffd17 	ldw	r2,-12(fp)
8111ae8c:	10800317 	ldw	r2,12(r2)
8111ae90:	10800204 	addi	r2,r2,8
8111ae94:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
8111ae98:	1004d43a 	srli	r2,r2,16
8111ae9c:	e0bff615 	stw	r2,-40(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
8111aea0:	e0bffd17 	ldw	r2,-12(fp)
8111aea4:	10800917 	ldw	r2,36(r2)
8111aea8:	e0fff617 	ldw	r3,-40(fp)
8111aeac:	1880042e 	bgeu	r3,r2,8111aec0 <alt_msgdma_descriptor_async_transfer+0x78>
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
8111aeb0:	e0bffd17 	ldw	r2,-12(fp)
8111aeb4:	10800917 	ldw	r2,36(r2)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
8111aeb8:	e0fff517 	ldw	r3,-44(fp)
8111aebc:	18800236 	bltu	r3,r2,8111aec8 <alt_msgdma_descriptor_async_transfer+0x80>
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
	{
		/*at least one write or read FIFO descriptor buffer is full,
		returning so that this function is non-blocking*/
		return -ENOSPC;
8111aec0:	00bff904 	movi	r2,-28
8111aec4:	00008f06 	br	8111b104 <alt_msgdma_descriptor_async_transfer+0x2bc>
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* Stop the msgdma dispatcher from issuing more descriptors to the
	read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
8111aec8:	00800804 	movi	r2,32
8111aecc:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111aed0:	0005303a 	rdctl	r2,status
8111aed4:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111aed8:	e0fff717 	ldw	r3,-36(fp)
8111aedc:	00bfff84 	movi	r2,-2
8111aee0:	1884703a 	and	r2,r3,r2
8111aee4:	1001703a 	wrctl	status,r2
  
  return context;
8111aee8:	e0bff717 	ldw	r2,-36(fp)
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
8111aeec:	e0bff415 	stw	r2,-48(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8111aef0:	e0bffd17 	ldw	r2,-12(fp)
8111aef4:	10800317 	ldw	r2,12(r2)
8111aef8:	10800104 	addi	r2,r2,4
8111aefc:	e0fff317 	ldw	r3,-52(fp)
8111af00:	10c00035 	stwio	r3,0(r2)
	/*
	* Clear any (previous) status register information
	* that might occlude our error checking later.
	*/
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
8111af04:	e0bffd17 	ldw	r2,-12(fp)
8111af08:	10800317 	ldw	r2,12(r2)
8111af0c:	e0fffd17 	ldw	r3,-12(fp)
8111af10:	18c00317 	ldw	r3,12(r3)
8111af14:	18c00037 	ldwio	r3,0(r3)
8111af18:	10c00035 	stwio	r3,0(r2)
8111af1c:	e0bff417 	ldw	r2,-48(fp)
8111af20:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111af24:	e0bffc17 	ldw	r2,-16(fp)
8111af28:	1001703a 	wrctl	status,r2
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
8111af2c:	e0bffe17 	ldw	r2,-8(fp)
8111af30:	10001a26 	beq	r2,zero,8111af9c <alt_msgdma_descriptor_async_transfer+0x154>
8111af34:	e0bfff17 	ldw	r2,-4(fp)
8111af38:	1000181e 	bne	r2,zero,8111af9c <alt_msgdma_descriptor_async_transfer+0x154>
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
8111af3c:	00000d06 	br	8111af74 <alt_msgdma_descriptor_async_transfer+0x12c>
		dev->csr_base, dev->descriptor_base, standard_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
8111af40:	01000044 	movi	r4,1
8111af44:	11184040 	call	81118404 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8111af48:	e0bff20b 	ldhu	r2,-56(fp)
8111af4c:	1084e230 	cmpltui	r2,r2,5000
8111af50:	1000051e 	bne	r2,zero,8111af68 <alt_msgdma_descriptor_async_transfer+0x120>
            {
                alt_printf("time out after 5 msec while waiting" 
8111af54:	012044b4 	movhi	r4,33042
8111af58:	213b5204 	addi	r4,r4,-4792
8111af5c:	1118ba40 	call	81118ba4 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
8111af60:	00bff084 	movi	r2,-62
8111af64:	00006706 	br	8111b104 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
8111af68:	e0bff20b 	ldhu	r2,-56(fp)
8111af6c:	10800044 	addi	r2,r2,1
8111af70:	e0bff20d 	sth	r2,-56(fp)

    if (NULL != standard_desc && NULL == extended_desc)
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
8111af74:	e0bffd17 	ldw	r2,-12(fp)
8111af78:	10c00317 	ldw	r3,12(r2)
8111af7c:	e0bffd17 	ldw	r2,-12(fp)
8111af80:	10800417 	ldw	r2,16(r2)
8111af84:	e1bffe17 	ldw	r6,-8(fp)
8111af88:	100b883a 	mov	r5,r2
8111af8c:	1809883a 	mov	r4,r3
8111af90:	111a9240 	call	8111a924 <alt_msgdma_write_standard_descriptor>
8111af94:	103fea1e 	bne	r2,zero,8111af40 <__reset+0xfb0faf40>
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
8111af98:	00001f06 	br	8111b018 <alt_msgdma_descriptor_async_transfer+0x1d0>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
8111af9c:	e0bffe17 	ldw	r2,-8(fp)
8111afa0:	10001b1e 	bne	r2,zero,8111b010 <alt_msgdma_descriptor_async_transfer+0x1c8>
8111afa4:	e0bfff17 	ldw	r2,-4(fp)
8111afa8:	10001926 	beq	r2,zero,8111b010 <alt_msgdma_descriptor_async_transfer+0x1c8>
    {
        counter = 0; /* reset counter */
8111afac:	e03ff20d 	sth	zero,-56(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8111afb0:	00000d06 	br	8111afe8 <alt_msgdma_descriptor_async_transfer+0x1a0>
		dev->csr_base, 
		dev->descriptor_base, 
		extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
8111afb4:	01000044 	movi	r4,1
8111afb8:	11184040 	call	81118404 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8111afbc:	e0bff20b 	ldhu	r2,-56(fp)
8111afc0:	1084e230 	cmpltui	r2,r2,5000
8111afc4:	1000051e 	bne	r2,zero,8111afdc <alt_msgdma_descriptor_async_transfer+0x194>
            {
                alt_printf("time out after 5 msec while waiting free FIFO buffer" 
8111afc8:	012044b4 	movhi	r4,33042
8111afcc:	213b6804 	addi	r4,r4,-4704
8111afd0:	1118ba40 	call	81118ba4 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
8111afd4:	00bff084 	movi	r2,-62
8111afd8:	00004a06 	br	8111b104 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
8111afdc:	e0bff20b 	ldhu	r2,-56(fp)
8111afe0:	10800044 	addi	r2,r2,1
8111afe4:	e0bff20d 	sth	r2,-56(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8111afe8:	e0bffd17 	ldw	r2,-12(fp)
8111afec:	10c00317 	ldw	r3,12(r2)
8111aff0:	e0bffd17 	ldw	r2,-12(fp)
8111aff4:	10800417 	ldw	r2,16(r2)
8111aff8:	e1bfff17 	ldw	r6,-4(fp)
8111affc:	100b883a 	mov	r5,r2
8111b000:	1809883a 	mov	r4,r3
8111b004:	111a9b80 	call	8111a9b8 <alt_msgdma_write_extended_descriptor>
8111b008:	103fea1e 	bne	r2,zero,8111afb4 <__reset+0xfb0fafb4>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
8111b00c:	00000206 	br	8111b018 <alt_msgdma_descriptor_async_transfer+0x1d0>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
8111b010:	00bfffc4 	movi	r2,-1
8111b014:	00003b06 	br	8111b104 <alt_msgdma_descriptor_async_transfer+0x2bc>
    * If a callback routine has been previously registered which will be
    * called from the msgdma ISR. Set up controller to:
    *  - Run
    *  - Stop on an error with any particular descriptor
    */
    if(dev->callback)
8111b018:	e0bffd17 	ldw	r2,-12(fp)
8111b01c:	10800b17 	ldw	r2,44(r2)
8111b020:	10001c26 	beq	r2,zero,8111b094 <alt_msgdma_descriptor_async_transfer+0x24c>
    {

        control |= (dev->control |
8111b024:	e0bffd17 	ldw	r2,-12(fp)
8111b028:	10c00d17 	ldw	r3,52(r2)
8111b02c:	e0bff317 	ldw	r2,-52(fp)
8111b030:	1884b03a 	or	r2,r3,r2
8111b034:	10800514 	ori	r2,r2,20
8111b038:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
                    ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        control &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
8111b03c:	e0fff317 	ldw	r3,-52(fp)
8111b040:	00bff7c4 	movi	r2,-33
8111b044:	1884703a 	and	r2,r3,r2
8111b048:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111b04c:	0005303a 	rdctl	r2,status
8111b050:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111b054:	e0fffa17 	ldw	r3,-24(fp)
8111b058:	00bfff84 	movi	r2,-2
8111b05c:	1884703a 	and	r2,r3,r2
8111b060:	1001703a 	wrctl	status,r2
  
  return context;
8111b064:	e0bffa17 	ldw	r2,-24(fp)
    /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
8111b068:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8111b06c:	e0bffd17 	ldw	r2,-12(fp)
8111b070:	10800317 	ldw	r2,12(r2)
8111b074:	10800104 	addi	r2,r2,4
8111b078:	e0fff317 	ldw	r3,-52(fp)
8111b07c:	10c00035 	stwio	r3,0(r2)
8111b080:	e0bff417 	ldw	r2,-48(fp)
8111b084:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111b088:	e0bff817 	ldw	r2,-32(fp)
8111b08c:	1001703a 	wrctl	status,r2
8111b090:	00001b06 	br	8111b100 <alt_msgdma_descriptor_async_transfer+0x2b8>
    *   - Stop on an error with any particular descriptor
    *   - Disable interrupt generation
    */
    else
    {
        control |= (dev->control |
8111b094:	e0bffd17 	ldw	r2,-12(fp)
8111b098:	10c00d17 	ldw	r3,52(r2)
8111b09c:	e0bff317 	ldw	r2,-52(fp)
8111b0a0:	1884b03a 	or	r2,r3,r2
8111b0a4:	10800114 	ori	r2,r2,4
8111b0a8:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK );
        control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
8111b0ac:	e0fff317 	ldw	r3,-52(fp)
8111b0b0:	00bff3c4 	movi	r2,-49
8111b0b4:	1884703a 	and	r2,r3,r2
8111b0b8:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111b0bc:	0005303a 	rdctl	r2,status
8111b0c0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111b0c4:	e0fffb17 	ldw	r3,-20(fp)
8111b0c8:	00bfff84 	movi	r2,-2
8111b0cc:	1884703a 	and	r2,r3,r2
8111b0d0:	1001703a 	wrctl	status,r2
  
  return context;
8111b0d4:	e0bffb17 	ldw	r2,-20(fp)
                   (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all();
8111b0d8:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8111b0dc:	e0bffd17 	ldw	r2,-12(fp)
8111b0e0:	10800317 	ldw	r2,12(r2)
8111b0e4:	10800104 	addi	r2,r2,4
8111b0e8:	e0fff317 	ldw	r3,-52(fp)
8111b0ec:	10c00035 	stwio	r3,0(r2)
8111b0f0:	e0bff417 	ldw	r2,-48(fp)
8111b0f4:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111b0f8:	e0bff917 	ldw	r2,-28(fp)
8111b0fc:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
     * semaphore so that other threads can access the registers.
     */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
8111b100:	0005883a 	mov	r2,zero
}
8111b104:	e037883a 	mov	sp,fp
8111b108:	dfc00117 	ldw	ra,4(sp)
8111b10c:	df000017 	ldw	fp,0(sp)
8111b110:	dec00204 	addi	sp,sp,8
8111b114:	f800283a 	ret

8111b118 <alt_msgdma_descriptor_sync_transfer>:
 */
static int alt_msgdma_descriptor_sync_transfer (
	alt_msgdma_dev *dev, 
	alt_msgdma_standard_descriptor *standard_desc, 
	alt_msgdma_extended_descriptor *extended_desc)
{
8111b118:	defff004 	addi	sp,sp,-64
8111b11c:	dfc00f15 	stw	ra,60(sp)
8111b120:	df000e15 	stw	fp,56(sp)
8111b124:	df000e04 	addi	fp,sp,56
8111b128:	e13ffd15 	stw	r4,-12(fp)
8111b12c:	e17ffe15 	stw	r5,-8(fp)
8111b130:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control=0;
8111b134:	e03ff615 	stw	zero,-40(fp)
    alt_irq_context context=0;
8111b138:	e03ff715 	stw	zero,-36(fp)
    alt_u32 csr_status = 0;
8111b13c:	e03ff215 	stw	zero,-56(fp)
    alt_u16 counter = 0;
8111b140:	e03ff30d 	sth	zero,-52(fp)
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
8111b144:	e0bffd17 	ldw	r2,-12(fp)
8111b148:	10800317 	ldw	r2,12(r2)
8111b14c:	10800204 	addi	r2,r2,8
8111b150:	10800037 	ldwio	r2,0(r2)
{
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
8111b154:	10bfffcc 	andi	r2,r2,65535
8111b158:	e0bff415 	stw	r2,-48(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
8111b15c:	e0bffd17 	ldw	r2,-12(fp)
8111b160:	10800317 	ldw	r2,12(r2)
8111b164:	10800204 	addi	r2,r2,8
8111b168:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
8111b16c:	1004d43a 	srli	r2,r2,16
8111b170:	e0bff515 	stw	r2,-44(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
    alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK | 
8111b174:	00807804 	movi	r2,480
8111b178:	e0bff815 	stw	r2,-32(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
8111b17c:	00001906 	br	8111b1e4 <alt_msgdma_descriptor_sync_transfer+0xcc>
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
8111b180:	01000044 	movi	r4,1
8111b184:	11184040 	call	81118404 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8111b188:	e0bff30b 	ldhu	r2,-52(fp)
8111b18c:	1084e230 	cmpltui	r2,r2,5000
8111b190:	1000051e 	bne	r2,zero,8111b1a8 <alt_msgdma_descriptor_sync_transfer+0x90>
        {
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
8111b194:	012044b4 	movhi	r4,33042
8111b198:	213b7e04 	addi	r4,r4,-4616
8111b19c:	1118ba40 	call	81118ba4 <alt_printf>
				" for storing descriptor\n");
            return -ETIME;
8111b1a0:	00bff084 	movi	r2,-62
8111b1a4:	0000b506 	br	8111b47c <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;  
8111b1a8:	e0bff30b 	ldhu	r2,-52(fp)
8111b1ac:	10800044 	addi	r2,r2,1
8111b1b0:	e0bff30d 	sth	r2,-52(fp)
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
8111b1b4:	e0bffd17 	ldw	r2,-12(fp)
8111b1b8:	10800317 	ldw	r2,12(r2)
8111b1bc:	10800204 	addi	r2,r2,8
8111b1c0:	10800037 	ldwio	r2,0(r2)
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
				" for storing descriptor\n");
            return -ETIME;
        }
        counter++;  
        fifo_read_fill_level = (
8111b1c4:	10bfffcc 	andi	r2,r2,65535
8111b1c8:	e0bff415 	stw	r2,-48(fp)
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
8111b1cc:	e0bffd17 	ldw	r2,-12(fp)
8111b1d0:	10800317 	ldw	r2,12(r2)
8111b1d4:	10800204 	addi	r2,r2,8
8111b1d8:	10800037 	ldwio	r2,0(r2)
        counter++;  
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
8111b1dc:	1004d43a 	srli	r2,r2,16
8111b1e0:	e0bff515 	stw	r2,-44(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
8111b1e4:	e0bffd17 	ldw	r2,-12(fp)
8111b1e8:	10800917 	ldw	r2,36(r2)
8111b1ec:	e0fff517 	ldw	r3,-44(fp)
8111b1f0:	18bfe32e 	bgeu	r3,r2,8111b180 <__reset+0xfb0fb180>
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
8111b1f4:	e0bffd17 	ldw	r2,-12(fp)
8111b1f8:	10800917 	ldw	r2,36(r2)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
8111b1fc:	e0fff417 	ldw	r3,-48(fp)
8111b200:	18bfdf2e 	bgeu	r3,r2,8111b180 <__reset+0xfb0fb180>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111b204:	0005303a 	rdctl	r2,status
8111b208:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111b20c:	e0fffc17 	ldw	r3,-16(fp)
8111b210:	00bfff84 	movi	r2,-2
8111b214:	1884703a 	and	r2,r3,r2
8111b218:	1001703a 	wrctl	status,r2
  
  return context;
8111b21c:	e0bffc17 	ldw	r2,-16(fp)
	ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
8111b220:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
8111b224:	e0bffd17 	ldw	r2,-12(fp)
8111b228:	10800317 	ldw	r2,12(r2)
8111b22c:	10800104 	addi	r2,r2,4
8111b230:	00c00804 	movi	r3,32
8111b234:	10c00035 	stwio	r3,0(r2)
        ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
8111b238:	e0bffd17 	ldw	r2,-12(fp)
8111b23c:	10800317 	ldw	r2,12(r2)
8111b240:	e0fffd17 	ldw	r3,-12(fp)
8111b244:	18c00317 	ldw	r3,12(r3)
8111b248:	18c00037 	ldwio	r3,0(r3)
8111b24c:	10c00035 	stwio	r3,0(r2)
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
8111b250:	e0bffe17 	ldw	r2,-8(fp)
8111b254:	10001b26 	beq	r2,zero,8111b2c4 <alt_msgdma_descriptor_sync_transfer+0x1ac>
8111b258:	e0bfff17 	ldw	r2,-4(fp)
8111b25c:	1000191e 	bne	r2,zero,8111b2c4 <alt_msgdma_descriptor_sync_transfer+0x1ac>
    {
        counter = 0; /* reset counter */
8111b260:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
8111b264:	00000d06 	br	8111b29c <alt_msgdma_descriptor_sync_transfer+0x184>
			dev->csr_base, dev->descriptor_base, standard_desc))
        {     
            alt_busy_sleep(1); /* delay 1us */
8111b268:	01000044 	movi	r4,1
8111b26c:	11184040 	call	81118404 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8111b270:	e0bff30b 	ldhu	r2,-52(fp)
8111b274:	1084e230 	cmpltui	r2,r2,5000
8111b278:	1000051e 	bne	r2,zero,8111b290 <alt_msgdma_descriptor_sync_transfer+0x178>
            {
                alt_printf("time out after 5 msec while writing standard" 
8111b27c:	012044b4 	movhi	r4,33042
8111b280:	213b9204 	addi	r4,r4,-4536
8111b284:	1118ba40 	call	81118ba4 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
8111b288:	00bff084 	movi	r2,-62
8111b28c:	00007b06 	br	8111b47c <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;    
8111b290:	e0bff30b 	ldhu	r2,-52(fp)
8111b294:	10800044 	addi	r2,r2,1
8111b298:	e0bff30d 	sth	r2,-52(fp)
    if (NULL != standard_desc && NULL == extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
8111b29c:	e0bffd17 	ldw	r2,-12(fp)
8111b2a0:	10c00317 	ldw	r3,12(r2)
8111b2a4:	e0bffd17 	ldw	r2,-12(fp)
8111b2a8:	10800417 	ldw	r2,16(r2)
8111b2ac:	e1bffe17 	ldw	r6,-8(fp)
8111b2b0:	100b883a 	mov	r5,r2
8111b2b4:	1809883a 	mov	r4,r3
8111b2b8:	111a9240 	call	8111a924 <alt_msgdma_write_standard_descriptor>
8111b2bc:	103fea1e 	bne	r2,zero,8111b268 <__reset+0xfb0fb268>
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
8111b2c0:	00001f06 	br	8111b340 <alt_msgdma_descriptor_sync_transfer+0x228>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
8111b2c4:	e0bffe17 	ldw	r2,-8(fp)
8111b2c8:	10001b1e 	bne	r2,zero,8111b338 <alt_msgdma_descriptor_sync_transfer+0x220>
8111b2cc:	e0bfff17 	ldw	r2,-4(fp)
8111b2d0:	10001926 	beq	r2,zero,8111b338 <alt_msgdma_descriptor_sync_transfer+0x220>
    {
        counter = 0; /* reset counter */
8111b2d4:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8111b2d8:	00000d06 	br	8111b310 <alt_msgdma_descriptor_sync_transfer+0x1f8>
			dev->csr_base, dev->descriptor_base, extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
8111b2dc:	01000044 	movi	r4,1
8111b2e0:	11184040 	call	81118404 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8111b2e4:	e0bff30b 	ldhu	r2,-52(fp)
8111b2e8:	1084e230 	cmpltui	r2,r2,5000
8111b2ec:	1000051e 	bne	r2,zero,8111b304 <alt_msgdma_descriptor_sync_transfer+0x1ec>
            {
                alt_printf("time out after 5 msec while writing extended" 
8111b2f0:	012044b4 	movhi	r4,33042
8111b2f4:	213ba304 	addi	r4,r4,-4468
8111b2f8:	1118ba40 	call	81118ba4 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
8111b2fc:	00bff084 	movi	r2,-62
8111b300:	00005e06 	br	8111b47c <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;
8111b304:	e0bff30b 	ldhu	r2,-52(fp)
8111b308:	10800044 	addi	r2,r2,1
8111b30c:	e0bff30d 	sth	r2,-52(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8111b310:	e0bffd17 	ldw	r2,-12(fp)
8111b314:	10c00317 	ldw	r3,12(r2)
8111b318:	e0bffd17 	ldw	r2,-12(fp)
8111b31c:	10800417 	ldw	r2,16(r2)
8111b320:	e1bfff17 	ldw	r6,-4(fp)
8111b324:	100b883a 	mov	r5,r2
8111b328:	1809883a 	mov	r4,r3
8111b32c:	111a9b80 	call	8111a9b8 <alt_msgdma_write_extended_descriptor>
8111b330:	103fea1e 	bne	r2,zero,8111b2dc <__reset+0xfb0fb2dc>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
8111b334:	00000206 	br	8111b340 <alt_msgdma_descriptor_sync_transfer+0x228>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
8111b338:	00bfffc4 	movi	r2,-1
8111b33c:	00004f06 	br	8111b47c <alt_msgdma_descriptor_sync_transfer+0x364>
    * Set up msgdma controller to:
    * - Disable interrupt generation
    * - Run once a valid descriptor is written to controller
    * - Stop on an error with any particular descriptor
    */
     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
8111b340:	e0bffd17 	ldw	r2,-12(fp)
8111b344:	10800317 	ldw	r2,12(r2)
8111b348:	10800104 	addi	r2,r2,4
8111b34c:	e0fffd17 	ldw	r3,-12(fp)
8111b350:	19000d17 	ldw	r4,52(r3)
8111b354:	00fff2c4 	movi	r3,-53
8111b358:	20c6703a 	and	r3,r4,r3
8111b35c:	18c00114 	ori	r3,r3,4
8111b360:	10c00035 	stwio	r3,0(r2)
8111b364:	e0bff717 	ldw	r2,-36(fp)
8111b368:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111b36c:	e0bff917 	ldw	r2,-28(fp)
8111b370:	1001703a 	wrctl	status,r2
		(~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
		(~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK)) ;
	 
	alt_irq_enable_all(context);
     
    counter = 0; /* reset counter */ 
8111b374:	e03ff30d 	sth	zero,-52(fp)
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
8111b378:	e0bffd17 	ldw	r2,-12(fp)
8111b37c:	10800317 	ldw	r2,12(r2)
8111b380:	10800037 	ldwio	r2,0(r2)
8111b384:	e0bff215 	stw	r2,-56(fp)
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
8111b388:	00001106 	br	8111b3d0 <alt_msgdma_descriptor_sync_transfer+0x2b8>
    {
        alt_busy_sleep(1); /* delay 1us */
8111b38c:	01000044 	movi	r4,1
8111b390:	11184040 	call	81118404 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8111b394:	e0bff30b 	ldhu	r2,-52(fp)
8111b398:	1084e230 	cmpltui	r2,r2,5000
8111b39c:	1000051e 	bne	r2,zero,8111b3b4 <alt_msgdma_descriptor_sync_transfer+0x29c>
        {
            alt_printf("time out after 5 msec while waiting for any pending" 
8111b3a0:	012044b4 	movhi	r4,33042
8111b3a4:	213bb404 	addi	r4,r4,-4400
8111b3a8:	1118ba40 	call	81118ba4 <alt_printf>
			* Now that access to the registers is complete, release the registers
			* semaphore so that other threads can access the registers.
			*/
			ALT_SEM_POST (dev->regs_lock);
			
            return -ETIME;
8111b3ac:	00bff084 	movi	r2,-62
8111b3b0:	00003206 	br	8111b47c <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;
8111b3b4:	e0bff30b 	ldhu	r2,-52(fp)
8111b3b8:	10800044 	addi	r2,r2,1
8111b3bc:	e0bff30d 	sth	r2,-52(fp)
        csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
8111b3c0:	e0bffd17 	ldw	r2,-12(fp)
8111b3c4:	10800317 	ldw	r2,12(r2)
8111b3c8:	10800037 	ldwio	r2,0(r2)
8111b3cc:	e0bff215 	stw	r2,-56(fp)
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
8111b3d0:	e0fff217 	ldw	r3,-56(fp)
8111b3d4:	e0bff817 	ldw	r2,-32(fp)
8111b3d8:	1884703a 	and	r2,r3,r2
8111b3dc:	1000031e 	bne	r2,zero,8111b3ec <alt_msgdma_descriptor_sync_transfer+0x2d4>
8111b3e0:	e0bff217 	ldw	r2,-56(fp)
8111b3e4:	1080004c 	andi	r2,r2,1
8111b3e8:	103fe81e 	bne	r2,zero,8111b38c <__reset+0xfb0fb38c>
    }
    

    /*Errors or conditions causing the dispatcher stopping issuing read/write 
      commands to masters*/
    if(0 != (csr_status & error))
8111b3ec:	e0fff217 	ldw	r3,-56(fp)
8111b3f0:	e0bff817 	ldw	r2,-32(fp)
8111b3f4:	1884703a 	and	r2,r3,r2
8111b3f8:	10000226 	beq	r2,zero,8111b404 <alt_msgdma_descriptor_sync_transfer+0x2ec>
		* Now that access to the registers is complete, release the registers
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        return error;
8111b3fc:	e0bff817 	ldw	r2,-32(fp)
8111b400:	00001e06 	br	8111b47c <alt_msgdma_descriptor_sync_transfer+0x364>
    }

    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) | 
8111b404:	e0bffd17 	ldw	r2,-12(fp)
8111b408:	10800317 	ldw	r2,12(r2)
8111b40c:	10800104 	addi	r2,r2,4
8111b410:	10800037 	ldwio	r2,0(r2)
8111b414:	10800814 	ori	r2,r2,32
8111b418:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111b41c:	0005303a 	rdctl	r2,status
8111b420:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111b424:	e0fffa17 	ldw	r3,-24(fp)
8111b428:	00bfff84 	movi	r2,-2
8111b42c:	1884703a 	and	r2,r3,r2
8111b430:	1001703a 	wrctl	status,r2
  
  return context;
8111b434:	e0bffa17 	ldw	r2,-24(fp)
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();  
8111b438:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8111b43c:	e0bffd17 	ldw	r2,-12(fp)
8111b440:	10800317 	ldw	r2,12(r2)
8111b444:	10800104 	addi	r2,r2,4
8111b448:	e0fff617 	ldw	r3,-40(fp)
8111b44c:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
8111b450:	e0bffd17 	ldw	r2,-12(fp)
8111b454:	10800317 	ldw	r2,12(r2)
8111b458:	e0fffd17 	ldw	r3,-12(fp)
8111b45c:	18c00317 	ldw	r3,12(r3)
8111b460:	18c00037 	ldwio	r3,0(r3)
8111b464:	10c00035 	stwio	r3,0(r2)
8111b468:	e0bff717 	ldw	r2,-36(fp)
8111b46c:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111b470:	e0bffb17 	ldw	r2,-20(fp)
8111b474:	1001703a 	wrctl	status,r2
	* Now that access to the registers is complete, release the registers
	* semaphore so that other threads can access the registers.
	*/
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
8111b478:	0005883a 	mov	r2,zero

}
8111b47c:	e037883a 	mov	sp,fp
8111b480:	dfc00117 	ldw	ra,4(sp)
8111b484:	df000017 	ldw	fp,0(sp)
8111b488:	dec00204 	addi	sp,sp,8
8111b48c:	f800283a 	ret

8111b490 <alt_msgdma_construct_standard_st_to_mm_descriptor>:
 */
int alt_msgdma_construct_standard_st_to_mm_descriptor (
    alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *write_address, alt_u32 length, alt_u32 control)
{
8111b490:	defff804 	addi	sp,sp,-32
8111b494:	dfc00715 	stw	ra,28(sp)
8111b498:	df000615 	stw	fp,24(sp)
8111b49c:	df000604 	addi	fp,sp,24
8111b4a0:	e13ffc15 	stw	r4,-16(fp)
8111b4a4:	e17ffd15 	stw	r5,-12(fp)
8111b4a8:	e1bffe15 	stw	r6,-8(fp)
8111b4ac:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, NULL, 
8111b4b0:	e0800217 	ldw	r2,8(fp)
8111b4b4:	d8800115 	stw	r2,4(sp)
8111b4b8:	e0bfff17 	ldw	r2,-4(fp)
8111b4bc:	d8800015 	stw	r2,0(sp)
8111b4c0:	e1fffe17 	ldw	r7,-8(fp)
8111b4c4:	000d883a 	mov	r6,zero
8111b4c8:	e17ffd17 	ldw	r5,-12(fp)
8111b4cc:	e13ffc17 	ldw	r4,-16(fp)
8111b4d0:	111ac680 	call	8111ac68 <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
8111b4d4:	e037883a 	mov	sp,fp
8111b4d8:	dfc00117 	ldw	ra,4(sp)
8111b4dc:	df000017 	ldw	fp,0(sp)
8111b4e0:	dec00204 	addi	sp,sp,8
8111b4e4:	f800283a 	ret

8111b4e8 <alt_msgdma_construct_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address,
	alt_u32 length,
	alt_u32 control)
{
8111b4e8:	defff804 	addi	sp,sp,-32
8111b4ec:	dfc00715 	stw	ra,28(sp)
8111b4f0:	df000615 	stw	fp,24(sp)
8111b4f4:	df000604 	addi	fp,sp,24
8111b4f8:	e13ffc15 	stw	r4,-16(fp)
8111b4fc:	e17ffd15 	stw	r5,-12(fp)
8111b500:	e1bffe15 	stw	r6,-8(fp)
8111b504:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
8111b508:	e0800217 	ldw	r2,8(fp)
8111b50c:	d8800115 	stw	r2,4(sp)
8111b510:	e0bfff17 	ldw	r2,-4(fp)
8111b514:	d8800015 	stw	r2,0(sp)
8111b518:	000f883a 	mov	r7,zero
8111b51c:	e1bffe17 	ldw	r6,-8(fp)
8111b520:	e17ffd17 	ldw	r5,-12(fp)
8111b524:	e13ffc17 	ldw	r4,-16(fp)
8111b528:	111ac680 	call	8111ac68 <alt_msgdma_construct_standard_descriptor>
            NULL, length, control);

}
8111b52c:	e037883a 	mov	sp,fp
8111b530:	dfc00117 	ldw	ra,4(sp)
8111b534:	df000017 	ldw	fp,0(sp)
8111b538:	dec00204 	addi	sp,sp,8
8111b53c:	f800283a 	ret

8111b540 <alt_msgdma_construct_standard_mm_to_mm_descriptor>:
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
8111b540:	defff804 	addi	sp,sp,-32
8111b544:	dfc00715 	stw	ra,28(sp)
8111b548:	df000615 	stw	fp,24(sp)
8111b54c:	df000604 	addi	fp,sp,24
8111b550:	e13ffc15 	stw	r4,-16(fp)
8111b554:	e17ffd15 	stw	r5,-12(fp)
8111b558:	e1bffe15 	stw	r6,-8(fp)
8111b55c:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
8111b560:	e0800317 	ldw	r2,12(fp)
8111b564:	d8800115 	stw	r2,4(sp)
8111b568:	e0800217 	ldw	r2,8(fp)
8111b56c:	d8800015 	stw	r2,0(sp)
8111b570:	e1ffff17 	ldw	r7,-4(fp)
8111b574:	e1bffe17 	ldw	r6,-8(fp)
8111b578:	e17ffd17 	ldw	r5,-12(fp)
8111b57c:	e13ffc17 	ldw	r4,-16(fp)
8111b580:	111ac680 	call	8111ac68 <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
8111b584:	e037883a 	mov	sp,fp
8111b588:	dfc00117 	ldw	ra,4(sp)
8111b58c:	df000017 	ldw	fp,0(sp)
8111b590:	dec00204 	addi	sp,sp,8
8111b594:	f800283a 	ret

8111b598 <alt_msgdma_construct_extended_st_to_mm_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 write_burst_count, 
	alt_u16 write_stride)
{
8111b598:	defff004 	addi	sp,sp,-64
8111b59c:	dfc00f15 	stw	ra,60(sp)
8111b5a0:	df000e15 	stw	fp,56(sp)
8111b5a4:	df000e04 	addi	fp,sp,56
8111b5a8:	e13ff915 	stw	r4,-28(fp)
8111b5ac:	e17ffa15 	stw	r5,-24(fp)
8111b5b0:	e1bffb15 	stw	r6,-20(fp)
8111b5b4:	e1fffc15 	stw	r7,-16(fp)
8111b5b8:	e1000317 	ldw	r4,12(fp)
8111b5bc:	e0c00417 	ldw	r3,16(fp)
8111b5c0:	e0800517 	ldw	r2,20(fp)
8111b5c4:	e13ffd0d 	sth	r4,-12(fp)
8111b5c8:	e0fffe05 	stb	r3,-8(fp)
8111b5cc:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
8111b5d0:	e0bffd0b 	ldhu	r2,-12(fp)
8111b5d4:	e0fffe03 	ldbu	r3,-8(fp)
8111b5d8:	e13fff0b 	ldhu	r4,-4(fp)
8111b5dc:	d9000615 	stw	r4,24(sp)
8111b5e0:	d8000515 	stw	zero,20(sp)
8111b5e4:	d8c00415 	stw	r3,16(sp)
8111b5e8:	d8000315 	stw	zero,12(sp)
8111b5ec:	d8800215 	stw	r2,8(sp)
8111b5f0:	e0800217 	ldw	r2,8(fp)
8111b5f4:	d8800115 	stw	r2,4(sp)
8111b5f8:	e0bffc17 	ldw	r2,-16(fp)
8111b5fc:	d8800015 	stw	r2,0(sp)
8111b600:	e1fffb17 	ldw	r7,-20(fp)
8111b604:	000d883a 	mov	r6,zero
8111b608:	e17ffa17 	ldw	r5,-24(fp)
8111b60c:	e13ff917 	ldw	r4,-28(fp)
8111b610:	111acf40 	call	8111acf4 <alt_msgdma_construct_extended_descriptor>
            NULL, write_address, length, control, sequence_number, 0, 
            write_burst_count, 0, write_stride);
}
8111b614:	e037883a 	mov	sp,fp
8111b618:	dfc00117 	ldw	ra,4(sp)
8111b61c:	df000017 	ldw	fp,0(sp)
8111b620:	dec00204 	addi	sp,sp,8
8111b624:	f800283a 	ret

8111b628 <alt_msgdma_construct_extended_mm_to_st_descriptor>:
	alt_u32 length,
	alt_u32 control,
	alt_u16 sequence_number,
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
8111b628:	defff004 	addi	sp,sp,-64
8111b62c:	dfc00f15 	stw	ra,60(sp)
8111b630:	df000e15 	stw	fp,56(sp)
8111b634:	df000e04 	addi	fp,sp,56
8111b638:	e13ff915 	stw	r4,-28(fp)
8111b63c:	e17ffa15 	stw	r5,-24(fp)
8111b640:	e1bffb15 	stw	r6,-20(fp)
8111b644:	e1fffc15 	stw	r7,-16(fp)
8111b648:	e1000317 	ldw	r4,12(fp)
8111b64c:	e0c00417 	ldw	r3,16(fp)
8111b650:	e0800517 	ldw	r2,20(fp)
8111b654:	e13ffd0d 	sth	r4,-12(fp)
8111b658:	e0fffe05 	stb	r3,-8(fp)
8111b65c:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, read_address, 
8111b660:	e0bffd0b 	ldhu	r2,-12(fp)
8111b664:	e0fffe03 	ldbu	r3,-8(fp)
8111b668:	e13fff0b 	ldhu	r4,-4(fp)
8111b66c:	d8000615 	stw	zero,24(sp)
8111b670:	d9000515 	stw	r4,20(sp)
8111b674:	d8000415 	stw	zero,16(sp)
8111b678:	d8c00315 	stw	r3,12(sp)
8111b67c:	d8800215 	stw	r2,8(sp)
8111b680:	e0800217 	ldw	r2,8(fp)
8111b684:	d8800115 	stw	r2,4(sp)
8111b688:	e0bffc17 	ldw	r2,-16(fp)
8111b68c:	d8800015 	stw	r2,0(sp)
8111b690:	000f883a 	mov	r7,zero
8111b694:	e1bffb17 	ldw	r6,-20(fp)
8111b698:	e17ffa17 	ldw	r5,-24(fp)
8111b69c:	e13ff917 	ldw	r4,-28(fp)
8111b6a0:	111acf40 	call	8111acf4 <alt_msgdma_construct_extended_descriptor>
            NULL, length, control, sequence_number, read_burst_count, 0, 
            read_stride, 0);

}
8111b6a4:	e037883a 	mov	sp,fp
8111b6a8:	dfc00117 	ldw	ra,4(sp)
8111b6ac:	df000017 	ldw	fp,0(sp)
8111b6b0:	dec00204 	addi	sp,sp,8
8111b6b4:	f800283a 	ret

8111b6b8 <alt_msgdma_construct_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
8111b6b8:	deffee04 	addi	sp,sp,-72
8111b6bc:	dfc01115 	stw	ra,68(sp)
8111b6c0:	df001015 	stw	fp,64(sp)
8111b6c4:	df001004 	addi	fp,sp,64
8111b6c8:	e13ff715 	stw	r4,-36(fp)
8111b6cc:	e17ff815 	stw	r5,-32(fp)
8111b6d0:	e1bff915 	stw	r6,-28(fp)
8111b6d4:	e1fffa15 	stw	r7,-24(fp)
8111b6d8:	e1800417 	ldw	r6,16(fp)
8111b6dc:	e1400517 	ldw	r5,20(fp)
8111b6e0:	e1000617 	ldw	r4,24(fp)
8111b6e4:	e0c00717 	ldw	r3,28(fp)
8111b6e8:	e0800817 	ldw	r2,32(fp)
8111b6ec:	e1bffb0d 	sth	r6,-20(fp)
8111b6f0:	e17ffc05 	stb	r5,-16(fp)
8111b6f4:	e13ffd05 	stb	r4,-12(fp)
8111b6f8:	e0fffe0d 	sth	r3,-8(fp)
8111b6fc:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
8111b700:	e0bffb0b 	ldhu	r2,-20(fp)
8111b704:	e0fffc03 	ldbu	r3,-16(fp)
8111b708:	e13ffd03 	ldbu	r4,-12(fp)
8111b70c:	e17ffe0b 	ldhu	r5,-8(fp)
8111b710:	e1bfff0b 	ldhu	r6,-4(fp)
8111b714:	d9800615 	stw	r6,24(sp)
8111b718:	d9400515 	stw	r5,20(sp)
8111b71c:	d9000415 	stw	r4,16(sp)
8111b720:	d8c00315 	stw	r3,12(sp)
8111b724:	d8800215 	stw	r2,8(sp)
8111b728:	e0800317 	ldw	r2,12(fp)
8111b72c:	d8800115 	stw	r2,4(sp)
8111b730:	e0800217 	ldw	r2,8(fp)
8111b734:	d8800015 	stw	r2,0(sp)
8111b738:	e1fffa17 	ldw	r7,-24(fp)
8111b73c:	e1bff917 	ldw	r6,-28(fp)
8111b740:	e17ff817 	ldw	r5,-32(fp)
8111b744:	e13ff717 	ldw	r4,-36(fp)
8111b748:	111acf40 	call	8111acf4 <alt_msgdma_construct_extended_descriptor>
            read_address, write_address, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
8111b74c:	e037883a 	mov	sp,fp
8111b750:	dfc00117 	ldw	ra,4(sp)
8111b754:	df000017 	ldw	fp,0(sp)
8111b758:	dec00204 	addi	sp,sp,8
8111b75c:	f800283a 	ret

8111b760 <alt_msgdma_construct_prefetcher_standard_descriptor>:
	alt_msgdma_prefetcher_standard_descriptor *descriptor,
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
8111b760:	defffb04 	addi	sp,sp,-20
8111b764:	df000415 	stw	fp,16(sp)
8111b768:	df000404 	addi	fp,sp,16
8111b76c:	e13ffc15 	stw	r4,-16(fp)
8111b770:	e17ffd15 	stw	r5,-12(fp)
8111b774:	e1bffe15 	stw	r6,-8(fp)
8111b778:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
8111b77c:	e0bffc17 	ldw	r2,-16(fp)
8111b780:	10c01217 	ldw	r3,72(r2)
8111b784:	e0800117 	ldw	r2,4(fp)
8111b788:	18800436 	bltu	r3,r2,8111b79c <alt_msgdma_construct_prefetcher_standard_descriptor+0x3c>
       dev->enhanced_features != 0
8111b78c:	e0bffc17 	ldw	r2,-16(fp)
8111b790:	10801703 	ldbu	r2,92(r2)
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
8111b794:	10803fcc 	andi	r2,r2,255
8111b798:	10000226 	beq	r2,zero,8111b7a4 <alt_msgdma_construct_prefetcher_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
8111b79c:	00bffa84 	movi	r2,-22
8111b7a0:	00001406 	br	8111b7f4 <alt_msgdma_construct_prefetcher_standard_descriptor+0x94>
    }
    descriptor->read_address = read_address;
8111b7a4:	e0bffd17 	ldw	r2,-12(fp)
8111b7a8:	e0fffe17 	ldw	r3,-8(fp)
8111b7ac:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
8111b7b0:	e0bffd17 	ldw	r2,-12(fp)
8111b7b4:	e0ffff17 	ldw	r3,-4(fp)
8111b7b8:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
8111b7bc:	e0bffd17 	ldw	r2,-12(fp)
8111b7c0:	e0c00117 	ldw	r3,4(fp)
8111b7c4:	10c00215 	stw	r3,8(r2)
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
8111b7c8:	e0fffd17 	ldw	r3,-12(fp)
8111b7cc:	e0bffd17 	ldw	r2,-12(fp)
8111b7d0:	10c00315 	stw	r3,12(r2)
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
8111b7d4:	e0c00217 	ldw	r3,8(fp)
8111b7d8:	00900034 	movhi	r2,16384
8111b7dc:	10bfffc4 	addi	r2,r2,-1
8111b7e0:	1884703a 	and	r2,r3,r2
8111b7e4:	10e00034 	orhi	r3,r2,32768
    descriptor->transfer_length = length;
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
8111b7e8:	e0bffd17 	ldw	r2,-12(fp)
8111b7ec:	10c00715 	stw	r3,28(r2)
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
8111b7f0:	0005883a 	mov	r2,zero
}
8111b7f4:	e037883a 	mov	sp,fp
8111b7f8:	df000017 	ldw	fp,0(sp)
8111b7fc:	dec00104 	addi	sp,sp,4
8111b800:	f800283a 	ret

8111b804 <alt_msgdma_construct_prefetcher_extended_descriptor>:
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
8111b804:	defff404 	addi	sp,sp,-48
8111b808:	df000b15 	stw	fp,44(sp)
8111b80c:	df000b04 	addi	fp,sp,44
8111b810:	e13ff715 	stw	r4,-36(fp)
8111b814:	e17ff815 	stw	r5,-32(fp)
8111b818:	e1bff915 	stw	r6,-28(fp)
8111b81c:	e1fffa15 	stw	r7,-24(fp)
8111b820:	e1800517 	ldw	r6,20(fp)
8111b824:	e1400617 	ldw	r5,24(fp)
8111b828:	e1000717 	ldw	r4,28(fp)
8111b82c:	e0c00817 	ldw	r3,32(fp)
8111b830:	e0800917 	ldw	r2,36(fp)
8111b834:	e1bffb0d 	sth	r6,-20(fp)
8111b838:	e17ffc05 	stb	r5,-16(fp)
8111b83c:	e13ffd05 	stb	r4,-12(fp)
8111b840:	e0fffe0d 	sth	r3,-8(fp)
8111b844:	e0bfff0d 	sth	r2,-4(fp)
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
8111b848:	e0bff717 	ldw	r2,-36(fp)
8111b84c:	10c01217 	ldw	r3,72(r2)
8111b850:	e0800317 	ldw	r2,12(fp)
8111b854:	18801936 	bltu	r3,r2,8111b8bc <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
8111b858:	e13ff717 	ldw	r4,-36(fp)
8111b85c:	20801317 	ldw	r2,76(r4)
8111b860:	20c01417 	ldw	r3,80(r4)
8111b864:	e13ffe0b 	ldhu	r4,-8(fp)
8111b868:	213fffcc 	andi	r4,r4,65535
8111b86c:	2015883a 	mov	r10,r4
8111b870:	0017883a 	mov	r11,zero
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
8111b874:	1ac01136 	bltu	r3,r11,8111b8bc <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
8111b878:	58c0011e 	bne	r11,r3,8111b880 <alt_msgdma_construct_prefetcher_extended_descriptor+0x7c>
8111b87c:	12800f36 	bltu	r2,r10,8111b8bc <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
8111b880:	e13ff717 	ldw	r4,-36(fp)
8111b884:	20801317 	ldw	r2,76(r4)
8111b888:	20c01417 	ldw	r3,80(r4)
8111b88c:	e13fff0b 	ldhu	r4,-4(fp)
8111b890:	213fffcc 	andi	r4,r4,65535
8111b894:	2011883a 	mov	r8,r4
8111b898:	0013883a 	mov	r9,zero
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
8111b89c:	1a400736 	bltu	r3,r9,8111b8bc <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
8111b8a0:	48c0011e 	bne	r9,r3,8111b8a8 <alt_msgdma_construct_prefetcher_extended_descriptor+0xa4>
8111b8a4:	12000536 	bltu	r2,r8,8111b8bc <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
8111b8a8:	e0bff717 	ldw	r2,-36(fp)
8111b8ac:	10801703 	ldbu	r2,92(r2)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
8111b8b0:	10803fcc 	andi	r2,r2,255
8111b8b4:	10800060 	cmpeqi	r2,r2,1
8111b8b8:	1000021e 	bne	r2,zero,8111b8c4 <alt_msgdma_construct_prefetcher_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
8111b8bc:	00bffa84 	movi	r2,-22
8111b8c0:	00003106 	br	8111b988 <alt_msgdma_construct_prefetcher_extended_descriptor+0x184>
    }
    
    descriptor->read_address_high = read_address_high;
8111b8c4:	e0bff817 	ldw	r2,-32(fp)
8111b8c8:	e0fff917 	ldw	r3,-28(fp)
8111b8cc:	10c00915 	stw	r3,36(r2)
    descriptor->read_address_low = read_address_low;
8111b8d0:	e0bff817 	ldw	r2,-32(fp)
8111b8d4:	e0fffa17 	ldw	r3,-24(fp)
8111b8d8:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_high = write_address_high;
8111b8dc:	e0bff817 	ldw	r2,-32(fp)
8111b8e0:	e0c00117 	ldw	r3,4(fp)
8111b8e4:	10c00a15 	stw	r3,40(r2)
    descriptor->write_address_low = write_address_low;
8111b8e8:	e0bff817 	ldw	r2,-32(fp)
8111b8ec:	e0c00217 	ldw	r3,8(fp)
8111b8f0:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
8111b8f4:	e0bff817 	ldw	r2,-32(fp)
8111b8f8:	e0c00317 	ldw	r3,12(fp)
8111b8fc:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
8111b900:	e0bff817 	ldw	r2,-32(fp)
8111b904:	e0fffb0b 	ldhu	r3,-20(fp)
8111b908:	10c0070d 	sth	r3,28(r2)
    descriptor->read_burst_count = read_burst_count;
8111b90c:	e0bff817 	ldw	r2,-32(fp)
8111b910:	e0fffc03 	ldbu	r3,-16(fp)
8111b914:	10c00785 	stb	r3,30(r2)
    descriptor->write_burst_count = write_burst_count;
8111b918:	e0bff817 	ldw	r2,-32(fp)
8111b91c:	e0fffd03 	ldbu	r3,-12(fp)
8111b920:	10c007c5 	stb	r3,31(r2)
    descriptor->read_stride = read_stride;
8111b924:	e0bff817 	ldw	r2,-32(fp)
8111b928:	e0fffe0b 	ldhu	r3,-8(fp)
8111b92c:	10c0080d 	sth	r3,32(r2)
    descriptor->write_stride = write_stride;
8111b930:	e0bff817 	ldw	r2,-32(fp)
8111b934:	e0ffff0b 	ldhu	r3,-4(fp)
8111b938:	10c0088d 	sth	r3,34(r2)
    /* have descriptor point to itself */
	node_addr.u64 = (uintptr_t)descriptor;
8111b93c:	e0bff817 	ldw	r2,-32(fp)
8111b940:	1019883a 	mov	r12,r2
8111b944:	001b883a 	mov	r13,zero
8111b948:	e33ff515 	stw	r12,-44(fp)
8111b94c:	e37ff615 	stw	r13,-40(fp)
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
8111b950:	e0fff517 	ldw	r3,-44(fp)
8111b954:	e0bff817 	ldw	r2,-32(fp)
8111b958:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = node_addr.u32[1];
8111b95c:	e0fff617 	ldw	r3,-40(fp)
8111b960:	e0bff817 	ldw	r2,-32(fp)
8111b964:	10c00b15 	stw	r3,44(r2)
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
8111b968:	e0c00417 	ldw	r3,16(fp)
8111b96c:	00900034 	movhi	r2,16384
8111b970:	10bfffc4 	addi	r2,r2,-1
8111b974:	1884703a 	and	r2,r3,r2
8111b978:	10e00034 	orhi	r3,r2,32768
	node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
    descriptor->next_desc_ptr_high = node_addr.u32[1];
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
8111b97c:	e0bff817 	ldw	r2,-32(fp)
8111b980:	10c00f15 	stw	r3,60(r2)
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
8111b984:	0005883a 	mov	r2,zero
}
8111b988:	e037883a 	mov	sp,fp
8111b98c:	df000017 	ldw	fp,0(sp)
8111b990:	dec00104 	addi	sp,sp,4
8111b994:	f800283a 	ret

8111b998 <alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor>:
	alt_msgdma_prefetcher_standard_descriptor *descriptor,
	alt_u32 read_address,
	alt_u32 write_address,
	alt_u32 length,
	alt_u32 control)
{
8111b998:	defff804 	addi	sp,sp,-32
8111b99c:	dfc00715 	stw	ra,28(sp)
8111b9a0:	df000615 	stw	fp,24(sp)
8111b9a4:	df000604 	addi	fp,sp,24
8111b9a8:	e13ffc15 	stw	r4,-16(fp)
8111b9ac:	e17ffd15 	stw	r5,-12(fp)
8111b9b0:	e1bffe15 	stw	r6,-8(fp)
8111b9b4:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
8111b9b8:	e0800317 	ldw	r2,12(fp)
8111b9bc:	d8800115 	stw	r2,4(sp)
8111b9c0:	e0800217 	ldw	r2,8(fp)
8111b9c4:	d8800015 	stw	r2,0(sp)
8111b9c8:	e1ffff17 	ldw	r7,-4(fp)
8111b9cc:	e1bffe17 	ldw	r6,-8(fp)
8111b9d0:	e17ffd17 	ldw	r5,-12(fp)
8111b9d4:	e13ffc17 	ldw	r4,-16(fp)
8111b9d8:	111b7600 	call	8111b760 <alt_msgdma_construct_prefetcher_standard_descriptor>
    		read_address, write_address, length, control);
}
8111b9dc:	e037883a 	mov	sp,fp
8111b9e0:	dfc00117 	ldw	ra,4(sp)
8111b9e4:	df000017 	ldw	fp,0(sp)
8111b9e8:	dec00204 	addi	sp,sp,8
8111b9ec:	f800283a 	ret

8111b9f0 <alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor>:
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *descriptor, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
8111b9f0:	defff804 	addi	sp,sp,-32
8111b9f4:	dfc00715 	stw	ra,28(sp)
8111b9f8:	df000615 	stw	fp,24(sp)
8111b9fc:	df000604 	addi	fp,sp,24
8111ba00:	e13ffc15 	stw	r4,-16(fp)
8111ba04:	e17ffd15 	stw	r5,-12(fp)
8111ba08:	e1bffe15 	stw	r6,-8(fp)
8111ba0c:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
8111ba10:	e0800217 	ldw	r2,8(fp)
8111ba14:	d8800115 	stw	r2,4(sp)
8111ba18:	e0bfff17 	ldw	r2,-4(fp)
8111ba1c:	d8800015 	stw	r2,0(sp)
8111ba20:	e1fffe17 	ldw	r7,-8(fp)
8111ba24:	000d883a 	mov	r6,zero
8111ba28:	e17ffd17 	ldw	r5,-12(fp)
8111ba2c:	e13ffc17 	ldw	r4,-16(fp)
8111ba30:	111b7600 	call	8111b760 <alt_msgdma_construct_prefetcher_standard_descriptor>
    		0, write_address, length, control);
}
8111ba34:	e037883a 	mov	sp,fp
8111ba38:	dfc00117 	ldw	ra,4(sp)
8111ba3c:	df000017 	ldw	fp,0(sp)
8111ba40:	dec00204 	addi	sp,sp,8
8111ba44:	f800283a 	ret

8111ba48 <alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor>:
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *descriptor, 
	alt_u32 read_address, 
	alt_u32 length, 
	alt_u32 control)
{
8111ba48:	defff804 	addi	sp,sp,-32
8111ba4c:	dfc00715 	stw	ra,28(sp)
8111ba50:	df000615 	stw	fp,24(sp)
8111ba54:	df000604 	addi	fp,sp,24
8111ba58:	e13ffc15 	stw	r4,-16(fp)
8111ba5c:	e17ffd15 	stw	r5,-12(fp)
8111ba60:	e1bffe15 	stw	r6,-8(fp)
8111ba64:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
8111ba68:	e0800217 	ldw	r2,8(fp)
8111ba6c:	d8800115 	stw	r2,4(sp)
8111ba70:	e0bfff17 	ldw	r2,-4(fp)
8111ba74:	d8800015 	stw	r2,0(sp)
8111ba78:	000f883a 	mov	r7,zero
8111ba7c:	e1bffe17 	ldw	r6,-8(fp)
8111ba80:	e17ffd17 	ldw	r5,-12(fp)
8111ba84:	e13ffc17 	ldw	r4,-16(fp)
8111ba88:	111b7600 	call	8111b760 <alt_msgdma_construct_prefetcher_standard_descriptor>
    		read_address, 0, length, control);
}
8111ba8c:	e037883a 	mov	sp,fp
8111ba90:	dfc00117 	ldw	ra,4(sp)
8111ba94:	df000017 	ldw	fp,0(sp)
8111ba98:	dec00204 	addi	sp,sp,8
8111ba9c:	f800283a 	ret

8111baa0 <alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number,
	alt_u8 write_burst_count,
	alt_u16 write_stride)
{
8111baa0:	deffee04 	addi	sp,sp,-72
8111baa4:	dfc01115 	stw	ra,68(sp)
8111baa8:	df001015 	stw	fp,64(sp)
8111baac:	df001004 	addi	fp,sp,64
8111bab0:	e13ff915 	stw	r4,-28(fp)
8111bab4:	e17ffa15 	stw	r5,-24(fp)
8111bab8:	e1bffb15 	stw	r6,-20(fp)
8111babc:	e1fffc15 	stw	r7,-16(fp)
8111bac0:	e1000417 	ldw	r4,16(fp)
8111bac4:	e0c00517 	ldw	r3,20(fp)
8111bac8:	e0800617 	ldw	r2,24(fp)
8111bacc:	e13ffd0d 	sth	r4,-12(fp)
8111bad0:	e0fffe05 	stb	r3,-8(fp)
8111bad4:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor, 
8111bad8:	e0bffd0b 	ldhu	r2,-12(fp)
8111badc:	e0fffe03 	ldbu	r3,-8(fp)
8111bae0:	e13fff0b 	ldhu	r4,-4(fp)
8111bae4:	d9000815 	stw	r4,32(sp)
8111bae8:	d8000715 	stw	zero,28(sp)
8111baec:	d8c00615 	stw	r3,24(sp)
8111baf0:	d8000515 	stw	zero,20(sp)
8111baf4:	d8800415 	stw	r2,16(sp)
8111baf8:	e0800317 	ldw	r2,12(fp)
8111bafc:	d8800315 	stw	r2,12(sp)
8111bb00:	e0800217 	ldw	r2,8(fp)
8111bb04:	d8800215 	stw	r2,8(sp)
8111bb08:	e0bffc17 	ldw	r2,-16(fp)
8111bb0c:	d8800115 	stw	r2,4(sp)
8111bb10:	e0bffb17 	ldw	r2,-20(fp)
8111bb14:	d8800015 	stw	r2,0(sp)
8111bb18:	000f883a 	mov	r7,zero
8111bb1c:	000d883a 	mov	r6,zero
8111bb20:	e17ffa17 	ldw	r5,-24(fp)
8111bb24:	e13ff917 	ldw	r4,-28(fp)
8111bb28:	111b8040 	call	8111b804 <alt_msgdma_construct_prefetcher_extended_descriptor>
            0, 0, write_address_high, write_address_low, length, control, 
			sequence_number, 0, write_burst_count, 0, write_stride);
}
8111bb2c:	e037883a 	mov	sp,fp
8111bb30:	dfc00117 	ldw	ra,4(sp)
8111bb34:	df000017 	ldw	fp,0(sp)
8111bb38:	dec00204 	addi	sp,sp,8
8111bb3c:	f800283a 	ret

8111bb40 <alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
8111bb40:	deffee04 	addi	sp,sp,-72
8111bb44:	dfc01115 	stw	ra,68(sp)
8111bb48:	df001015 	stw	fp,64(sp)
8111bb4c:	df001004 	addi	fp,sp,64
8111bb50:	e13ff915 	stw	r4,-28(fp)
8111bb54:	e17ffa15 	stw	r5,-24(fp)
8111bb58:	e1bffb15 	stw	r6,-20(fp)
8111bb5c:	e1fffc15 	stw	r7,-16(fp)
8111bb60:	e1000417 	ldw	r4,16(fp)
8111bb64:	e0c00517 	ldw	r3,20(fp)
8111bb68:	e0800617 	ldw	r2,24(fp)
8111bb6c:	e13ffd0d 	sth	r4,-12(fp)
8111bb70:	e0fffe05 	stb	r3,-8(fp)
8111bb74:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
8111bb78:	e0bffd0b 	ldhu	r2,-12(fp)
8111bb7c:	e0fffe03 	ldbu	r3,-8(fp)
8111bb80:	e13fff0b 	ldhu	r4,-4(fp)
8111bb84:	d8000815 	stw	zero,32(sp)
8111bb88:	d9000715 	stw	r4,28(sp)
8111bb8c:	d8000615 	stw	zero,24(sp)
8111bb90:	d8c00515 	stw	r3,20(sp)
8111bb94:	d8800415 	stw	r2,16(sp)
8111bb98:	e0800317 	ldw	r2,12(fp)
8111bb9c:	d8800315 	stw	r2,12(sp)
8111bba0:	e0800217 	ldw	r2,8(fp)
8111bba4:	d8800215 	stw	r2,8(sp)
8111bba8:	d8000115 	stw	zero,4(sp)
8111bbac:	d8000015 	stw	zero,0(sp)
8111bbb0:	e1fffc17 	ldw	r7,-16(fp)
8111bbb4:	e1bffb17 	ldw	r6,-20(fp)
8111bbb8:	e17ffa17 	ldw	r5,-24(fp)
8111bbbc:	e13ff917 	ldw	r4,-28(fp)
8111bbc0:	111b8040 	call	8111b804 <alt_msgdma_construct_prefetcher_extended_descriptor>
    		read_address_high, read_address_low, 0, 0, length, control, 
			sequence_number, read_burst_count, 0, read_stride, 0);
}
8111bbc4:	e037883a 	mov	sp,fp
8111bbc8:	dfc00117 	ldw	ra,4(sp)
8111bbcc:	df000017 	ldw	fp,0(sp)
8111bbd0:	dec00204 	addi	sp,sp,8
8111bbd4:	f800283a 	ret

8111bbd8 <alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor>:
	alt_u16 sequence_number,
	alt_u8 read_burst_count,
	alt_u8 write_burst_count, 
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
8111bbd8:	deffec04 	addi	sp,sp,-80
8111bbdc:	dfc01315 	stw	ra,76(sp)
8111bbe0:	df001215 	stw	fp,72(sp)
8111bbe4:	df001204 	addi	fp,sp,72
8111bbe8:	e13ff715 	stw	r4,-36(fp)
8111bbec:	e17ff815 	stw	r5,-32(fp)
8111bbf0:	e1bff915 	stw	r6,-28(fp)
8111bbf4:	e1fffa15 	stw	r7,-24(fp)
8111bbf8:	e1800617 	ldw	r6,24(fp)
8111bbfc:	e1400717 	ldw	r5,28(fp)
8111bc00:	e1000817 	ldw	r4,32(fp)
8111bc04:	e0c00917 	ldw	r3,36(fp)
8111bc08:	e0800a17 	ldw	r2,40(fp)
8111bc0c:	e1bffb0d 	sth	r6,-20(fp)
8111bc10:	e17ffc05 	stb	r5,-16(fp)
8111bc14:	e13ffd05 	stb	r4,-12(fp)
8111bc18:	e0fffe0d 	sth	r3,-8(fp)
8111bc1c:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
8111bc20:	e0bffb0b 	ldhu	r2,-20(fp)
8111bc24:	e0fffc03 	ldbu	r3,-16(fp)
8111bc28:	e13ffd03 	ldbu	r4,-12(fp)
8111bc2c:	e17ffe0b 	ldhu	r5,-8(fp)
8111bc30:	e1bfff0b 	ldhu	r6,-4(fp)
8111bc34:	d9800815 	stw	r6,32(sp)
8111bc38:	d9400715 	stw	r5,28(sp)
8111bc3c:	d9000615 	stw	r4,24(sp)
8111bc40:	d8c00515 	stw	r3,20(sp)
8111bc44:	d8800415 	stw	r2,16(sp)
8111bc48:	e0800517 	ldw	r2,20(fp)
8111bc4c:	d8800315 	stw	r2,12(sp)
8111bc50:	e0800417 	ldw	r2,16(fp)
8111bc54:	d8800215 	stw	r2,8(sp)
8111bc58:	e0800317 	ldw	r2,12(fp)
8111bc5c:	d8800115 	stw	r2,4(sp)
8111bc60:	e0800217 	ldw	r2,8(fp)
8111bc64:	d8800015 	stw	r2,0(sp)
8111bc68:	e1fffa17 	ldw	r7,-24(fp)
8111bc6c:	e1bff917 	ldw	r6,-28(fp)
8111bc70:	e17ff817 	ldw	r5,-32(fp)
8111bc74:	e13ff717 	ldw	r4,-36(fp)
8111bc78:	111b8040 	call	8111b804 <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, write_address_high, 
			write_address_low, length, control, sequence_number, 
			read_burst_count, write_burst_count, read_stride, write_stride);

}
8111bc7c:	e037883a 	mov	sp,fp
8111bc80:	dfc00117 	ldw	ra,4(sp)
8111bc84:	df000017 	ldw	fp,0(sp)
8111bc88:	dec00204 	addi	sp,sp,8
8111bc8c:	f800283a 	ret

8111bc90 <alt_msgdma_prefetcher_add_standard_desc_to_list>:
 *           descriptor.next_ptr not pointing back to itslef)
 */
int alt_msgdma_prefetcher_add_standard_desc_to_list (
	alt_msgdma_prefetcher_standard_descriptor** list,
	alt_msgdma_prefetcher_standard_descriptor* descriptor)
{
8111bc90:	defffc04 	addi	sp,sp,-16
8111bc94:	df000315 	stw	fp,12(sp)
8111bc98:	df000304 	addi	fp,sp,12
8111bc9c:	e13ffe15 	stw	r4,-8(fp)
8111bca0:	e17fff15 	stw	r5,-4(fp)
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	
	if (descriptor == NULL)
8111bca4:	e0bfff17 	ldw	r2,-4(fp)
8111bca8:	1000021e 	bne	r2,zero,8111bcb4 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x24>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
8111bcac:	00bffa84 	movi	r2,-22
8111bcb0:	00002f06 	br	8111bd70 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (descriptor->next_desc_ptr != (alt_u32)descriptor)
8111bcb4:	e0bfff17 	ldw	r2,-4(fp)
8111bcb8:	10c00317 	ldw	r3,12(r2)
8111bcbc:	e0bfff17 	ldw	r2,-4(fp)
8111bcc0:	18800226 	beq	r3,r2,8111bccc <alt_msgdma_prefetcher_add_standard_desc_to_list+0x3c>
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
8111bcc4:	00bffa84 	movi	r2,-22
8111bcc8:	00002906 	br	8111bd70 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (*list == NULL)
8111bccc:	e0bffe17 	ldw	r2,-8(fp)
8111bcd0:	10800017 	ldw	r2,0(r2)
8111bcd4:	1000051e 	bne	r2,zero,8111bcec <alt_msgdma_prefetcher_add_standard_desc_to_list+0x5c>
	{
		*list = descriptor;  /* make this root-node if list is empty */
8111bcd8:	e0bffe17 	ldw	r2,-8(fp)
8111bcdc:	e0ffff17 	ldw	r3,-4(fp)
8111bce0:	10c00015 	stw	r3,0(r2)
		return 0;  /* successfully added */
8111bce4:	0005883a 	mov	r2,zero
8111bce8:	00002106 	br	8111bd70 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (*list == descriptor)
8111bcec:	e0bffe17 	ldw	r2,-8(fp)
8111bcf0:	10c00017 	ldw	r3,0(r2)
8111bcf4:	e0bfff17 	ldw	r2,-4(fp)
8111bcf8:	1880021e 	bne	r3,r2,8111bd04 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x74>
	{
		return -EINVAL;  /* this descriptor cannot already be root-node */
8111bcfc:	00bffa84 	movi	r2,-22
8111bd00:	00001b06 	br	8111bd70 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
8111bd04:	e0bffe17 	ldw	r2,-8(fp)
8111bd08:	10800017 	ldw	r2,0(r2)
8111bd0c:	e0bffd15 	stw	r2,-12(fp)
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
8111bd10:	00000906 	br	8111bd38 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xa8>
	{
		if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
8111bd14:	e0bffd17 	ldw	r2,-12(fp)
8111bd18:	10c00317 	ldw	r3,12(r2)
8111bd1c:	e0bfff17 	ldw	r2,-4(fp)
8111bd20:	1880021e 	bne	r3,r2,8111bd2c <alt_msgdma_prefetcher_add_standard_desc_to_list+0x9c>
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
8111bd24:	00bffa84 	movi	r2,-22
8111bd28:	00001106 	br	8111bd70 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
		}
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
8111bd2c:	e0bffd17 	ldw	r2,-12(fp)
8111bd30:	10800317 	ldw	r2,12(r2)
	{
		if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		last_descr_ptr = 
8111bd34:	e0bffd15 	stw	r2,-12(fp)
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
8111bd38:	e0bffd17 	ldw	r2,-12(fp)
8111bd3c:	10800317 	ldw	r2,12(r2)
8111bd40:	e0fffe17 	ldw	r3,-8(fp)
8111bd44:	18c00017 	ldw	r3,0(r3)
8111bd48:	10fff21e 	bne	r2,r3,8111bd14 <__reset+0xfb0fbd14>
		}
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* add this descriptor to end of list */
	last_descr_ptr->next_desc_ptr = (alt_u32)((uintptr_t)descriptor);
8111bd4c:	e0ffff17 	ldw	r3,-4(fp)
8111bd50:	e0bffd17 	ldw	r2,-12(fp)
8111bd54:	10c00315 	stw	r3,12(r2)
	/* ensure new last pointer points the start of the list */
	descriptor->next_desc_ptr = (alt_u32)((uintptr_t)*list);  
8111bd58:	e0bffe17 	ldw	r2,-8(fp)
8111bd5c:	10800017 	ldw	r2,0(r2)
8111bd60:	1007883a 	mov	r3,r2
8111bd64:	e0bfff17 	ldw	r2,-4(fp)
8111bd68:	10c00315 	stw	r3,12(r2)
	return 0; /* successfully added */
8111bd6c:	0005883a 	mov	r2,zero
}
8111bd70:	e037883a 	mov	sp,fp
8111bd74:	df000017 	ldw	fp,0(sp)
8111bd78:	dec00104 	addi	sp,sp,4
8111bd7c:	f800283a 	ret

8111bd80 <alt_msgdma_prefetcher_add_extended_desc_to_list>:

int alt_msgdma_prefetcher_add_extended_desc_to_list (
	alt_msgdma_prefetcher_extended_descriptor** list,
	alt_msgdma_prefetcher_extended_descriptor* descriptor)
{
8111bd80:	defff804 	addi	sp,sp,-32
8111bd84:	df000715 	stw	fp,28(sp)
8111bd88:	df000704 	addi	fp,sp,28
8111bd8c:	e13ffe15 	stw	r4,-8(fp)
8111bd90:	e17fff15 	stw	r5,-4(fp)
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	msgdma_addr64 root_node_addr, next_node_addr;
	
	if (descriptor == NULL)
8111bd94:	e13fff17 	ldw	r4,-4(fp)
8111bd98:	2000021e 	bne	r4,zero,8111bda4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x24>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
8111bd9c:	00bffa84 	movi	r2,-22
8111bda0:	00005906 	br	8111bf08 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	next_node_addr.u64 = (uintptr_t)descriptor;
8111bda4:	e13fff17 	ldw	r4,-4(fp)
8111bda8:	2015883a 	mov	r10,r4
8111bdac:	0017883a 	mov	r11,zero
8111bdb0:	e2bffc15 	stw	r10,-16(fp)
8111bdb4:	e2fffd15 	stw	r11,-12(fp)
	if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) &&
8111bdb8:	e13fff17 	ldw	r4,-4(fp)
8111bdbc:	21400317 	ldw	r5,12(r4)
8111bdc0:	e13ffc17 	ldw	r4,-16(fp)
8111bdc4:	29000626 	beq	r5,r4,8111bde0 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		(descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
8111bdc8:	e13fff17 	ldw	r4,-4(fp)
8111bdcc:	21400b17 	ldw	r5,44(r4)
8111bdd0:	e13ffd17 	ldw	r4,-12(fp)
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
	}
	
	next_node_addr.u64 = (uintptr_t)descriptor;
	if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) &&
8111bdd4:	29000226 	beq	r5,r4,8111bde0 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		(descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
8111bdd8:	00bffa84 	movi	r2,-22
8111bddc:	00004a06 	br	8111bf08 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	if (*list == NULL)
8111bde0:	e13ffe17 	ldw	r4,-8(fp)
8111bde4:	21000017 	ldw	r4,0(r4)
8111bde8:	2000051e 	bne	r4,zero,8111be00 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x80>
	{
		*list = descriptor;  /* make this the root-node if list is empty */
8111bdec:	e0bffe17 	ldw	r2,-8(fp)
8111bdf0:	e0ffff17 	ldw	r3,-4(fp)
8111bdf4:	10c00015 	stw	r3,0(r2)
		return 0;
8111bdf8:	0005883a 	mov	r2,zero
8111bdfc:	00004206 	br	8111bf08 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	if (*list == descriptor)
8111be00:	e13ffe17 	ldw	r4,-8(fp)
8111be04:	21400017 	ldw	r5,0(r4)
8111be08:	e13fff17 	ldw	r4,-4(fp)
8111be0c:	2900021e 	bne	r5,r4,8111be18 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x98>
	{
		return -EINVAL;  /* this descriptor cannot already be root-node */
8111be10:	00bffa84 	movi	r2,-22
8111be14:	00003c06 	br	8111bf08 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
8111be18:	e13ffe17 	ldw	r4,-8(fp)
8111be1c:	21000017 	ldw	r4,0(r4)
8111be20:	e13ff915 	stw	r4,-28(fp)
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
8111be24:	e13ffe17 	ldw	r4,-8(fp)
8111be28:	21000017 	ldw	r4,0(r4)
8111be2c:	2011883a 	mov	r8,r4
8111be30:	0013883a 	mov	r9,zero
8111be34:	e23ffa15 	stw	r8,-24(fp)
8111be38:	e27ffb15 	stw	r9,-20(fp)
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8111be3c:	00001806 	br	8111bea0 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x120>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* first check if descriptor already in the list */
		next_node_addr.u64 = (uintptr_t)descriptor;
8111be40:	e13fff17 	ldw	r4,-4(fp)
8111be44:	200d883a 	mov	r6,r4
8111be48:	000f883a 	mov	r7,zero
8111be4c:	e1bffc15 	stw	r6,-16(fp)
8111be50:	e1fffd15 	stw	r7,-12(fp)
		if ((last_descr_ptr->next_desc_ptr_low == next_node_addr.u32[0])
8111be54:	e13ff917 	ldw	r4,-28(fp)
8111be58:	21400317 	ldw	r5,12(r4)
8111be5c:	e13ffc17 	ldw	r4,-16(fp)
8111be60:	2900061e 	bne	r5,r4,8111be7c <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
			&& (last_descr_ptr->next_desc_ptr_high == next_node_addr.u32[1]))
8111be64:	e13ff917 	ldw	r4,-28(fp)
8111be68:	21400b17 	ldw	r5,44(r4)
8111be6c:	e13ffd17 	ldw	r4,-12(fp)
8111be70:	2900021e 	bne	r5,r4,8111be7c <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
8111be74:	00bffa84 	movi	r2,-22
8111be78:	00002306 	br	8111bf08 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
		}
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
8111be7c:	e13ff917 	ldw	r4,-28(fp)
8111be80:	21000317 	ldw	r4,12(r4)
8111be84:	e13ffc15 	stw	r4,-16(fp)
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
8111be88:	e13ff917 	ldw	r4,-28(fp)
8111be8c:	21000b17 	ldw	r4,44(r4)
8111be90:	e13ffd15 	stw	r4,-12(fp)
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
8111be94:	e13ffc17 	ldw	r4,-16(fp)
8111be98:	e17ffd17 	ldw	r5,-12(fp)
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
8111be9c:	e13ff915 	stw	r4,-28(fp)
	last_descr_ptr = *list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8111bea0:	e13ff917 	ldw	r4,-28(fp)
8111bea4:	21400317 	ldw	r5,12(r4)
8111bea8:	e13ffa17 	ldw	r4,-24(fp)
8111beac:	29000426 	beq	r5,r4,8111bec0 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x140>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
8111beb0:	e13ff917 	ldw	r4,-28(fp)
8111beb4:	21400b17 	ldw	r5,44(r4)
8111beb8:	e13ffb17 	ldw	r4,-20(fp)
8111bebc:	293fe01e 	bne	r5,r4,8111be40 <__reset+0xfb0fbe40>
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* add this descriptor to end of list */
	next_node_addr.u64 = (uintptr_t)descriptor;
8111bec0:	e13fff17 	ldw	r4,-4(fp)
8111bec4:	2005883a 	mov	r2,r4
8111bec8:	0007883a 	mov	r3,zero
8111becc:	e0bffc15 	stw	r2,-16(fp)
8111bed0:	e0fffd15 	stw	r3,-12(fp)
	last_descr_ptr->next_desc_ptr_low = next_node_addr.u32[0];
8111bed4:	e0fffc17 	ldw	r3,-16(fp)
8111bed8:	e0bff917 	ldw	r2,-28(fp)
8111bedc:	10c00315 	stw	r3,12(r2)
	last_descr_ptr->next_desc_ptr_high = next_node_addr.u32[1];
8111bee0:	e0fffd17 	ldw	r3,-12(fp)
8111bee4:	e0bff917 	ldw	r2,-28(fp)
8111bee8:	10c00b15 	stw	r3,44(r2)
	/* ensure new last pointer points the beginning of the list */
	descriptor->next_desc_ptr_low = root_node_addr.u32[0];
8111beec:	e0fffa17 	ldw	r3,-24(fp)
8111bef0:	e0bfff17 	ldw	r2,-4(fp)
8111bef4:	10c00315 	stw	r3,12(r2)
	descriptor->next_desc_ptr_high = root_node_addr.u32[1];
8111bef8:	e0fffb17 	ldw	r3,-20(fp)
8111befc:	e0bfff17 	ldw	r2,-4(fp)
8111bf00:	10c00b15 	stw	r3,44(r2)
	return 0;
8111bf04:	0005883a 	mov	r2,zero
}
8111bf08:	e037883a 	mov	sp,fp
8111bf0c:	df000017 	ldw	fp,0(sp)
8111bf10:	dec00104 	addi	sp,sp,4
8111bf14:	f800283a 	ret

8111bf18 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>:
 * prefetcher since if used the create descriptor APIs the set_by_hw bits are
 * still set to SW owned. 
 */
int alt_msgdma_prefetcher_set_std_list_own_by_hw_bits (
	alt_msgdma_prefetcher_standard_descriptor *list)
{
8111bf18:	defffc04 	addi	sp,sp,-16
8111bf1c:	df000315 	stw	fp,12(sp)
8111bf20:	df000304 	addi	fp,sp,12
8111bf24:	e13fff15 	stw	r4,-4(fp)
	alt_u32 descriptor_control_field = 0;
8111bf28:	e03ffe15 	stw	zero,-8(fp)
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	if (list == NULL)
8111bf2c:	e0bfff17 	ldw	r2,-4(fp)
8111bf30:	1000021e 	bne	r2,zero,8111bf3c <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x24>
	{
		return -EINVAL;  /* this list cannot be empty */
8111bf34:	00bffa84 	movi	r2,-22
8111bf38:	00001906 	br	8111bfa0 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x88>
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
8111bf3c:	e0bfff17 	ldw	r2,-4(fp)
8111bf40:	e0bffd15 	stw	r2,-12(fp)
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
8111bf44:	00000a06 	br	8111bf70 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x58>
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
8111bf48:	e0bffd17 	ldw	r2,-12(fp)
8111bf4c:	10800717 	ldw	r2,28(r2)
8111bf50:	e0bffe15 	stw	r2,-8(fp)
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
8111bf54:	e0bffe17 	ldw	r2,-8(fp)
8111bf58:	10d00034 	orhi	r3,r2,16384
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
8111bf5c:	e0bffd17 	ldw	r2,-12(fp)
8111bf60:	10c00715 	stw	r3,28(r2)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
8111bf64:	e0bffd17 	ldw	r2,-12(fp)
8111bf68:	10800317 	ldw	r2,12(r2)
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
8111bf6c:	e0bffd15 	stw	r2,-12(fp)
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
8111bf70:	e0bffd17 	ldw	r2,-12(fp)
8111bf74:	10c00317 	ldw	r3,12(r2)
8111bf78:	e0bfff17 	ldw	r2,-4(fp)
8111bf7c:	18bff21e 	bne	r3,r2,8111bf48 <__reset+0xfb0fbf48>
		/* go to next node in list */
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
8111bf80:	e0bffd17 	ldw	r2,-12(fp)
8111bf84:	10800717 	ldw	r2,28(r2)
8111bf88:	e0bffe15 	stw	r2,-8(fp)
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
8111bf8c:	e0bffe17 	ldw	r2,-8(fp)
8111bf90:	10d00034 	orhi	r3,r2,16384
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
8111bf94:	e0bffd17 	ldw	r2,-12(fp)
8111bf98:	10c00715 	stw	r3,28(r2)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	
	return 0;
8111bf9c:	0005883a 	mov	r2,zero
}
8111bfa0:	e037883a 	mov	sp,fp
8111bfa4:	df000017 	ldw	fp,0(sp)
8111bfa8:	dec00104 	addi	sp,sp,4
8111bfac:	f800283a 	ret

8111bfb0 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>:
 * prefetcher since if used the create descriptor APIs the set_by_hw bits are
 * still set to SW owned. 
 */
int alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits (
	alt_msgdma_prefetcher_extended_descriptor *list)
{
8111bfb0:	defff804 	addi	sp,sp,-32
8111bfb4:	df000715 	stw	fp,28(sp)
8111bfb8:	df000704 	addi	fp,sp,28
8111bfbc:	e13fff15 	stw	r4,-4(fp)
	alt_u32 descriptor_control_field = 0;
8111bfc0:	e03ffa15 	stw	zero,-24(fp)
	msgdma_addr64 root_node_addr, next_node_addr;
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	
	if (list == NULL)
8111bfc4:	e13fff17 	ldw	r4,-4(fp)
8111bfc8:	2000021e 	bne	r4,zero,8111bfd4 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x24>
	{
		return -EINVAL;  /* this list cannot be empty */
8111bfcc:	00bffa84 	movi	r2,-22
8111bfd0:	00002806 	br	8111c074 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xc4>
	}
	
	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
8111bfd4:	e13fff17 	ldw	r4,-4(fp)
8111bfd8:	e13ff915 	stw	r4,-28(fp)
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;
8111bfdc:	e13fff17 	ldw	r4,-4(fp)
8111bfe0:	2005883a 	mov	r2,r4
8111bfe4:	0007883a 	mov	r3,zero
8111bfe8:	e0bffb15 	stw	r2,-20(fp)
8111bfec:	e0fffc15 	stw	r3,-16(fp)

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8111bff0:	00001006 	br	8111c034 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x84>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
8111bff4:	e0bff917 	ldw	r2,-28(fp)
8111bff8:	10800f17 	ldw	r2,60(r2)
8111bffc:	e0bffa15 	stw	r2,-24(fp)
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
8111c000:	e0bffa17 	ldw	r2,-24(fp)
8111c004:	10d00034 	orhi	r3,r2,16384
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
8111c008:	e0bff917 	ldw	r2,-28(fp)
8111c00c:	10c00f15 	stw	r3,60(r2)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
8111c010:	e0bff917 	ldw	r2,-28(fp)
8111c014:	10800317 	ldw	r2,12(r2)
8111c018:	e0bffd15 	stw	r2,-12(fp)
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
8111c01c:	e0bff917 	ldw	r2,-28(fp)
8111c020:	10800b17 	ldw	r2,44(r2)
8111c024:	e0bffe15 	stw	r2,-8(fp)
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
8111c028:	e0bffd17 	ldw	r2,-12(fp)
8111c02c:	e0fffe17 	ldw	r3,-8(fp)
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
8111c030:	e0bff915 	stw	r2,-28(fp)
	last_descr_ptr = list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8111c034:	e0bff917 	ldw	r2,-28(fp)
8111c038:	10c00317 	ldw	r3,12(r2)
8111c03c:	e0bffb17 	ldw	r2,-20(fp)
8111c040:	18800426 	beq	r3,r2,8111c054 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xa4>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
8111c044:	e0bff917 	ldw	r2,-28(fp)
8111c048:	10c00b17 	ldw	r3,44(r2)
8111c04c:	e0bffc17 	ldw	r2,-16(fp)
8111c050:	18bfe81e 	bne	r3,r2,8111bff4 <__reset+0xfb0fbff4>
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
8111c054:	e0bff917 	ldw	r2,-28(fp)
8111c058:	10800f17 	ldw	r2,60(r2)
8111c05c:	e0bffa15 	stw	r2,-24(fp)
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
8111c060:	e0bffa17 	ldw	r2,-24(fp)
8111c064:	10d00034 	orhi	r3,r2,16384
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
8111c068:	e0bff917 	ldw	r2,-28(fp)
8111c06c:	10c00f15 	stw	r3,60(r2)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	return 0;
8111c070:	0005883a 	mov	r2,zero
}
8111c074:	e037883a 	mov	sp,fp
8111c078:	df000017 	ldw	fp,0(sp)
8111c07c:	dec00104 	addi	sp,sp,4
8111c080:	f800283a 	ret

8111c084 <alt_msgdma_start_prefetcher_with_list_addr>:
int alt_msgdma_start_prefetcher_with_list_addr (
	alt_msgdma_dev *dev,
	alt_u64  list_addr,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
8111c084:	deffef04 	addi	sp,sp,-68
8111c088:	df001015 	stw	fp,64(sp)
8111c08c:	df001004 	addi	fp,sp,64
8111c090:	e13ffb15 	stw	r4,-20(fp)
8111c094:	e17ffc15 	stw	r5,-16(fp)
8111c098:	e1bffd15 	stw	r6,-12(fp)
8111c09c:	3807883a 	mov	r3,r7
8111c0a0:	e0800117 	ldw	r2,4(fp)
8111c0a4:	e0fffe05 	stb	r3,-8(fp)
8111c0a8:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 prefetcher_ctl = 0;
8111c0ac:	e03ff015 	stw	zero,-64(fp)
	alt_u32 dispatcher_ctl = 0;
8111c0b0:	e03ff115 	stw	zero,-60(fp)
	alt_irq_context context = 0;
8111c0b4:	e03ff215 	stw	zero,-56(fp)
	
	/* use helper struct to get easy access to hi/low address */
	msgdma_addr64 root_node_addr;
	root_node_addr.u64 = list_addr;  
8111c0b8:	e0bffc17 	ldw	r2,-16(fp)
8111c0bc:	e0bff915 	stw	r2,-28(fp)
8111c0c0:	e0bffd17 	ldw	r2,-12(fp)
8111c0c4:	e0bffa15 	stw	r2,-24(fp)
	 * semaphore. This ensures that accessing registers is thread-safe.
	 */
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* case where prefetcher already started, return busy error */ 
	prefetcher_ctl = IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base);
8111c0c8:	e0bffb17 	ldw	r2,-20(fp)
8111c0cc:	10800617 	ldw	r2,24(r2)
8111c0d0:	10800037 	ldwio	r2,0(r2)
8111c0d4:	e0bff015 	stw	r2,-64(fp)
	if(ALT_MSGDMA_PREFETCHER_CTRL_RUN_GET(prefetcher_ctl)){
8111c0d8:	e0bff017 	ldw	r2,-64(fp)
8111c0dc:	1080004c 	andi	r2,r2,1
8111c0e0:	10000226 	beq	r2,zero,8111c0ec <alt_msgdma_start_prefetcher_with_list_addr+0x68>
		/* release the registers semaphore */
		ALT_SEM_POST (dev->regs_lock);
		return -EBUSY;
8111c0e4:	00bffc04 	movi	r2,-16
8111c0e8:	00009206 	br	8111c334 <alt_msgdma_start_prefetcher_with_list_addr+0x2b0>
	}
		
	/* Stop the msgdma dispatcher from issuing more descriptors to the
	   read or write masters  */
	/* stop issuing more descriptors */
	dispatcher_ctl = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
8111c0ec:	00800804 	movi	r2,32
8111c0f0:	e0bff115 	stw	r2,-60(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111c0f4:	0005303a 	rdctl	r2,status
8111c0f8:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111c0fc:	e0fff517 	ldw	r3,-44(fp)
8111c100:	00bfff84 	movi	r2,-2
8111c104:	1884703a 	and	r2,r3,r2
8111c108:	1001703a 	wrctl	status,r2
  
  return context;
8111c10c:	e0bff517 	ldw	r2,-44(fp)
	
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
8111c110:	e0bff215 	stw	r2,-56(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
8111c114:	e0bffb17 	ldw	r2,-20(fp)
8111c118:	10800317 	ldw	r2,12(r2)
8111c11c:	10800104 	addi	r2,r2,4
8111c120:	e0fff117 	ldw	r3,-60(fp)
8111c124:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS( dev->csr_base, 
8111c128:	e0bffb17 	ldw	r2,-20(fp)
8111c12c:	10800317 	ldw	r2,12(r2)
8111c130:	e0fffb17 	ldw	r3,-20(fp)
8111c134:	18c00317 	ldw	r3,12(r3)
8111c138:	18c00037 	ldwio	r3,0(r3)
8111c13c:	10c00035 	stwio	r3,0(r2)
8111c140:	e0bff217 	ldw	r2,-56(fp)
8111c144:	e0bff315 	stw	r2,-52(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111c148:	e0bff317 	ldw	r2,-52(fp)
8111c14c:	1001703a 	wrctl	status,r2
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up dispatcher to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if(dev->callback)
8111c150:	e0bffb17 	ldw	r2,-20(fp)
8111c154:	10800b17 	ldw	r2,44(r2)
8111c158:	10002326 	beq	r2,zero,8111c1e8 <alt_msgdma_start_prefetcher_with_list_addr+0x164>
	{
		dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
8111c15c:	e0bffb17 	ldw	r2,-20(fp)
8111c160:	10c00d17 	ldw	r3,52(r2)
8111c164:	e0bff117 	ldw	r2,-60(fp)
8111c168:	1884b03a 	or	r2,r3,r2
8111c16c:	10800514 	ori	r2,r2,20
8111c170:	e0bff115 	stw	r2,-60(fp)
				| ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
		dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
8111c174:	e0fff117 	ldw	r3,-60(fp)
8111c178:	00bff7c4 	movi	r2,-33
8111c17c:	1884703a 	and	r2,r3,r2
8111c180:	e0bff115 	stw	r2,-60(fp)
		
		prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
8111c184:	e0bff017 	ldw	r2,-64(fp)
8111c188:	10800214 	ori	r2,r2,8
8111c18c:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111c190:	0005303a 	rdctl	r2,status
8111c194:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111c198:	e0fff717 	ldw	r3,-36(fp)
8111c19c:	00bfff84 	movi	r2,-2
8111c1a0:	1884703a 	and	r2,r3,r2
8111c1a4:	1001703a 	wrctl	status,r2
  
  return context;
8111c1a8:	e0bff717 	ldw	r2,-36(fp)
	    /* making sure the read-modify-write below can't be pre-empted */
	    context = alt_irq_disable_all(); 
8111c1ac:	e0bff215 	stw	r2,-56(fp)
	    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
8111c1b0:	e0bffb17 	ldw	r2,-20(fp)
8111c1b4:	10800317 	ldw	r2,12(r2)
8111c1b8:	10800104 	addi	r2,r2,4
8111c1bc:	e0fff117 	ldw	r3,-60(fp)
8111c1c0:	10c00035 	stwio	r3,0(r2)
		IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
8111c1c4:	e0bffb17 	ldw	r2,-20(fp)
8111c1c8:	10800617 	ldw	r2,24(r2)
8111c1cc:	e0fff017 	ldw	r3,-64(fp)
8111c1d0:	10c00035 	stwio	r3,0(r2)
8111c1d4:	e0bff217 	ldw	r2,-56(fp)
8111c1d8:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111c1dc:	e0bff417 	ldw	r2,-48(fp)
8111c1e0:	1001703a 	wrctl	status,r2
8111c1e4:	00002306 	br	8111c274 <alt_msgdma_start_prefetcher_with_list_addr+0x1f0>
	  *   - Stop on an error with any particular descriptor
	  *   - Disable interrupt generation
	  */
	 else
	 {
		 dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
8111c1e8:	e0bffb17 	ldw	r2,-20(fp)
8111c1ec:	10c00d17 	ldw	r3,52(r2)
8111c1f0:	e0bff117 	ldw	r2,-60(fp)
8111c1f4:	1884b03a 	or	r2,r3,r2
8111c1f8:	10800114 	ori	r2,r2,4
8111c1fc:	e0bff115 	stw	r2,-60(fp)
		 dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
8111c200:	e0fff117 	ldw	r3,-60(fp)
8111c204:	00bff3c4 	movi	r2,-49
8111c208:	1884703a 	and	r2,r3,r2
8111c20c:	e0bff115 	stw	r2,-60(fp)
				 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
8111c210:	e0fff017 	ldw	r3,-64(fp)
8111c214:	00bffdc4 	movi	r2,-9
8111c218:	1884703a 	and	r2,r3,r2
8111c21c:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111c220:	0005303a 	rdctl	r2,status
8111c224:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111c228:	e0fff817 	ldw	r3,-32(fp)
8111c22c:	00bfff84 	movi	r2,-2
8111c230:	1884703a 	and	r2,r3,r2
8111c234:	1001703a 	wrctl	status,r2
  
  return context;
8111c238:	e0bff817 	ldw	r2,-32(fp)
	     /* making sure the read-modify-write below can't be pre-empted */
	     context = alt_irq_disable_all();
8111c23c:	e0bff215 	stw	r2,-56(fp)
	     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
8111c240:	e0bffb17 	ldw	r2,-20(fp)
8111c244:	10800317 	ldw	r2,12(r2)
8111c248:	10800104 	addi	r2,r2,4
8111c24c:	e0fff117 	ldw	r3,-60(fp)
8111c250:	10c00035 	stwio	r3,0(r2)
	     IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
8111c254:	e0bffb17 	ldw	r2,-20(fp)
8111c258:	10800617 	ldw	r2,24(r2)
8111c25c:	e0fff017 	ldw	r3,-64(fp)
8111c260:	10c00035 	stwio	r3,0(r2)
8111c264:	e0bff217 	ldw	r2,-56(fp)
8111c268:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111c26c:	e0bff617 	ldw	r2,-40(fp)
8111c270:	1001703a 	wrctl	status,r2
	     alt_irq_enable_all(context);
	 }   
	
	 /* set next descriptor registers to point to the list root-node */
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW(dev->prefetcher_base,
8111c274:	e0bffb17 	ldw	r2,-20(fp)
8111c278:	10800617 	ldw	r2,24(r2)
8111c27c:	10800104 	addi	r2,r2,4
8111c280:	e0fff917 	ldw	r3,-28(fp)
8111c284:	10c00035 	stwio	r3,0(r2)
			 root_node_addr.u32[0]);
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH(dev->prefetcher_base,
8111c288:	e0bffb17 	ldw	r2,-20(fp)
8111c28c:	10800617 	ldw	r2,24(r2)
8111c290:	10800204 	addi	r2,r2,8
8111c294:	e0fffa17 	ldw	r3,-24(fp)
8111c298:	10c00035 	stwio	r3,0(r2)
			 root_node_addr.u32[1]);
		
	 /* set park-mode */
	 if (park_mode_en){
8111c29c:	e0bffe03 	ldbu	r2,-8(fp)
8111c2a0:	10000426 	beq	r2,zero,8111c2b4 <alt_msgdma_start_prefetcher_with_list_addr+0x230>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_SET_MASK;
8111c2a4:	e0bff017 	ldw	r2,-64(fp)
8111c2a8:	10800414 	ori	r2,r2,16
8111c2ac:	e0bff015 	stw	r2,-64(fp)
8111c2b0:	00000406 	br	8111c2c4 <alt_msgdma_start_prefetcher_with_list_addr+0x240>
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
8111c2b4:	e0fff017 	ldw	r3,-64(fp)
8111c2b8:	00bffbc4 	movi	r2,-17
8111c2bc:	1884703a 	and	r2,r3,r2
8111c2c0:	e0bff015 	stw	r2,-64(fp)
	 }
	 
	 /* set poll-en */
	 if (poll_en){
8111c2c4:	e0bfff03 	ldbu	r2,-4(fp)
8111c2c8:	10000e26 	beq	r2,zero,8111c304 <alt_msgdma_start_prefetcher_with_list_addr+0x280>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_MASK; 
8111c2cc:	e0bff017 	ldw	r2,-64(fp)
8111c2d0:	10800094 	ori	r2,r2,2
8111c2d4:	e0bff015 	stw	r2,-64(fp)
		 if(IORD_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
8111c2d8:	e0bffb17 	ldw	r2,-20(fp)
8111c2dc:	10800617 	ldw	r2,24(r2)
8111c2e0:	10800304 	addi	r2,r2,12
8111c2e4:	10800037 	ldwio	r2,0(r2)
8111c2e8:	10000a1e 	bne	r2,zero,8111c314 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
				 dev->prefetcher_base) == 0){
			 /* set poll frequency to some non-zero default value */
			 IOWR_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
8111c2ec:	e0bffb17 	ldw	r2,-20(fp)
8111c2f0:	10800617 	ldw	r2,24(r2)
8111c2f4:	10800304 	addi	r2,r2,12
8111c2f8:	00c03fc4 	movi	r3,255
8111c2fc:	10c00035 	stwio	r3,0(r2)
8111c300:	00000406 	br	8111c314 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
					 dev->prefetcher_base, 0xFF);
		 }
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_CLR_MASK; 
8111c304:	e0fff017 	ldw	r3,-64(fp)
8111c308:	00bfff44 	movi	r2,-3
8111c30c:	1884703a 	and	r2,r3,r2
8111c310:	e0bff015 	stw	r2,-64(fp)
	 }
	 
	 /* set the prefetcher run bit */
	 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_RUN_SET_MASK;
8111c314:	e0bff017 	ldw	r2,-64(fp)
8111c318:	10800054 	ori	r2,r2,1
8111c31c:	e0bff015 	stw	r2,-64(fp)
	 /* start the dma since run bit is set */
	 IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
8111c320:	e0bffb17 	ldw	r2,-20(fp)
8111c324:	10800617 	ldw	r2,24(r2)
8111c328:	e0fff017 	ldw	r3,-64(fp)
8111c32c:	10c00035 	stwio	r3,0(r2)
	  * Now that access to the registers is complete, release the registers
	  * semaphore so that other threads can access the registers.
	  */
	 ALT_SEM_POST (dev->regs_lock);
	 
	 return 0;
8111c330:	0005883a 	mov	r2,zero
}
8111c334:	e037883a 	mov	sp,fp
8111c338:	df000017 	ldw	fp,0(sp)
8111c33c:	dec00104 	addi	sp,sp,4
8111c340:	f800283a 	ret

8111c344 <alt_msgdma_start_prefetcher_with_std_desc_list>:
int alt_msgdma_start_prefetcher_with_std_desc_list (
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{	
8111c344:	defff704 	addi	sp,sp,-36
8111c348:	dfc00815 	stw	ra,32(sp)
8111c34c:	df000715 	stw	fp,28(sp)
8111c350:	dc400615 	stw	r17,24(sp)
8111c354:	dc000515 	stw	r16,20(sp)
8111c358:	df000704 	addi	fp,sp,28
8111c35c:	e13ffa15 	stw	r4,-24(fp)
8111c360:	e17ffb15 	stw	r5,-20(fp)
8111c364:	3007883a 	mov	r3,r6
8111c368:	3805883a 	mov	r2,r7
8111c36c:	e0fffc05 	stb	r3,-16(fp)
8111c370:	e0bffd05 	stb	r2,-12(fp)
	if (alt_msgdma_prefetcher_set_std_list_own_by_hw_bits(list) != 0){
8111c374:	e13ffb17 	ldw	r4,-20(fp)
8111c378:	111bf180 	call	8111bf18 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>
8111c37c:	10000226 	beq	r2,zero,8111c388 <alt_msgdma_start_prefetcher_with_std_desc_list+0x44>
		return -EINVAL;
8111c380:	00bffa84 	movi	r2,-22
8111c384:	00000b06 	br	8111c3b4 <alt_msgdma_start_prefetcher_with_std_desc_list+0x70>
	}
	
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list,
8111c388:	e0bffb17 	ldw	r2,-20(fp)
8111c38c:	1021883a 	mov	r16,r2
8111c390:	0023883a 	mov	r17,zero
8111c394:	e0fffc03 	ldbu	r3,-16(fp)
8111c398:	e0bffd03 	ldbu	r2,-12(fp)
8111c39c:	d8800015 	stw	r2,0(sp)
8111c3a0:	180f883a 	mov	r7,r3
8111c3a4:	800b883a 	mov	r5,r16
8111c3a8:	880d883a 	mov	r6,r17
8111c3ac:	e13ffa17 	ldw	r4,-24(fp)
8111c3b0:	111c0840 	call	8111c084 <alt_msgdma_start_prefetcher_with_list_addr>
			park_mode_en, poll_en);
}
8111c3b4:	e6fffe04 	addi	sp,fp,-8
8111c3b8:	dfc00317 	ldw	ra,12(sp)
8111c3bc:	df000217 	ldw	fp,8(sp)
8111c3c0:	dc400117 	ldw	r17,4(sp)
8111c3c4:	dc000017 	ldw	r16,0(sp)
8111c3c8:	dec00404 	addi	sp,sp,16
8111c3cc:	f800283a 	ret

8111c3d0 <alt_msgdma_start_prefetcher_with_extd_desc_list>:
int alt_msgdma_start_prefetcher_with_extd_desc_list (
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_extended_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
8111c3d0:	defff704 	addi	sp,sp,-36
8111c3d4:	dfc00815 	stw	ra,32(sp)
8111c3d8:	df000715 	stw	fp,28(sp)
8111c3dc:	dc400615 	stw	r17,24(sp)
8111c3e0:	dc000515 	stw	r16,20(sp)
8111c3e4:	df000704 	addi	fp,sp,28
8111c3e8:	e13ffa15 	stw	r4,-24(fp)
8111c3ec:	e17ffb15 	stw	r5,-20(fp)
8111c3f0:	3007883a 	mov	r3,r6
8111c3f4:	3805883a 	mov	r2,r7
8111c3f8:	e0fffc05 	stb	r3,-16(fp)
8111c3fc:	e0bffd05 	stb	r2,-12(fp)
	if (alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits(list) != 0){
8111c400:	e13ffb17 	ldw	r4,-20(fp)
8111c404:	111bfb00 	call	8111bfb0 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>
8111c408:	10000226 	beq	r2,zero,8111c414 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x44>
		return -EINVAL;
8111c40c:	00bffa84 	movi	r2,-22
8111c410:	00000b06 	br	8111c440 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x70>
	}
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list, 
8111c414:	e0bffb17 	ldw	r2,-20(fp)
8111c418:	1021883a 	mov	r16,r2
8111c41c:	0023883a 	mov	r17,zero
8111c420:	e0fffc03 	ldbu	r3,-16(fp)
8111c424:	e0bffd03 	ldbu	r2,-12(fp)
8111c428:	d8800015 	stw	r2,0(sp)
8111c42c:	180f883a 	mov	r7,r3
8111c430:	800b883a 	mov	r5,r16
8111c434:	880d883a 	mov	r6,r17
8111c438:	e13ffa17 	ldw	r4,-24(fp)
8111c43c:	111c0840 	call	8111c084 <alt_msgdma_start_prefetcher_with_list_addr>
			park_mode_en, poll_en);
}
8111c440:	e6fffe04 	addi	sp,fp,-8
8111c444:	dfc00317 	ldw	ra,12(sp)
8111c448:	df000217 	ldw	fp,8(sp)
8111c44c:	dc400117 	ldw	r17,4(sp)
8111c450:	dc000017 	ldw	r16,0(sp)
8111c454:	dec00404 	addi	sp,sp,16
8111c458:	f800283a 	ret

8111c45c <alt_msgdma_open>:
 * Returns:
 * - Pointer to msgdma device instance structure, or null if the device
 *   could not be opened.
 */
alt_msgdma_dev* alt_msgdma_open (const char* name)
{
8111c45c:	defffc04 	addi	sp,sp,-16
8111c460:	dfc00315 	stw	ra,12(sp)
8111c464:	df000215 	stw	fp,8(sp)
8111c468:	df000204 	addi	fp,sp,8
8111c46c:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev* dev = NULL;
8111c470:	e03ffe15 	stw	zero,-8(fp)

    dev = (alt_msgdma_dev*) alt_find_dev (name, &alt_msgdma_list);
8111c474:	d1601904 	addi	r5,gp,-32668
8111c478:	e13fff17 	ldw	r4,-4(fp)
8111c47c:	111ca300 	call	8111ca30 <alt_find_dev>
8111c480:	e0bffe15 	stw	r2,-8(fp)

    if (NULL == dev)
8111c484:	e0bffe17 	ldw	r2,-8(fp)
8111c488:	1000041e 	bne	r2,zero,8111c49c <alt_msgdma_open+0x40>
    {
        ALT_ERRNO = ENODEV;
8111c48c:	111a8e80 	call	8111a8e8 <alt_get_errno>
8111c490:	1007883a 	mov	r3,r2
8111c494:	008004c4 	movi	r2,19
8111c498:	18800015 	stw	r2,0(r3)
    }

    return dev;
8111c49c:	e0bffe17 	ldw	r2,-8(fp)
}
8111c4a0:	e037883a 	mov	sp,fp
8111c4a4:	dfc00117 	ldw	ra,4(sp)
8111c4a8:	df000017 	ldw	fp,0(sp)
8111c4ac:	dec00204 	addi	sp,sp,8
8111c4b0:	f800283a 	ret

8111c4b4 <alt_msgdma_init>:
 * This routine disables interrupts, descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_msgdma_init (alt_msgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
8111c4b4:	defff804 	addi	sp,sp,-32
8111c4b8:	dfc00715 	stw	ra,28(sp)
8111c4bc:	df000615 	stw	fp,24(sp)
8111c4c0:	df000604 	addi	fp,sp,24
8111c4c4:	e13ffd15 	stw	r4,-12(fp)
8111c4c8:	e17ffe15 	stw	r5,-8(fp)
8111c4cc:	e1bfff15 	stw	r6,-4(fp)
    extern alt_llist alt_msgdma_list;
    alt_u32 temporary_control;
    int error;

    if (dev->prefetcher_enable)
8111c4d0:	e0bffd17 	ldw	r2,-12(fp)
8111c4d4:	10801783 	ldbu	r2,94(r2)
8111c4d8:	10803fcc 	andi	r2,r2,255
8111c4dc:	10000b26 	beq	r2,zero,8111c50c <alt_msgdma_init+0x58>
    {
    	/* start prefetcher reset sequence */
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, 
8111c4e0:	e0bffd17 	ldw	r2,-12(fp)
8111c4e4:	10800617 	ldw	r2,24(r2)
8111c4e8:	00c00104 	movi	r3,4
8111c4ec:	10c00035 	stwio	r3,0(r2)
    			ALT_MSGDMA_PREFETCHER_CTRL_RESET_SET_MASK);
    	/* wait until hw clears the bit */
    	while(ALT_MSGDMA_PREFETCHER_CTRL_RESET_GET(
8111c4f0:	0001883a 	nop
8111c4f4:	e0bffd17 	ldw	r2,-12(fp)
8111c4f8:	10800617 	ldw	r2,24(r2)
8111c4fc:	10800037 	ldwio	r2,0(r2)
8111c500:	1080010c 	andi	r2,r2,4
8111c504:	1005d0ba 	srai	r2,r2,2
8111c508:	103ffa1e 	bne	r2,zero,8111c4f4 <__reset+0xfb0fc4f4>
    }    
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
8111c50c:	e0bffd17 	ldw	r2,-12(fp)
8111c510:	10800317 	ldw	r2,12(r2)
8111c514:	10800104 	addi	r2,r2,4
8111c518:	00c00084 	movi	r3,2
8111c51c:	10c00035 	stwio	r3,0(r2)
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
8111c520:	0001883a 	nop
8111c524:	e0bffd17 	ldw	r2,-12(fp)
8111c528:	10800317 	ldw	r2,12(r2)
8111c52c:	10800037 	ldwio	r2,0(r2)
    		& ALTERA_MSGDMA_CSR_RESET_STATE_MASK));
8111c530:	1080100c 	andi	r2,r2,64
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
8111c534:	103ffb1e 	bne	r2,zero,8111c524 <__reset+0xfb0fc524>
    * Disable interrupts, halt descriptor processing,
    * and clear status register content
    */

    /* disable global interrupt */
    temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
8111c538:	e0bffd17 	ldw	r2,-12(fp)
8111c53c:	10800317 	ldw	r2,12(r2)
8111c540:	10800104 	addi	r2,r2,4
8111c544:	10800037 	ldwio	r2,0(r2)
8111c548:	1007883a 	mov	r3,r2
8111c54c:	00bffbc4 	movi	r2,-17
8111c550:	1884703a 	and	r2,r3,r2
8111c554:	e0bffb15 	stw	r2,-20(fp)
    		& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    /* stopping descriptor */
    temporary_control |= ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
8111c558:	e0bffb17 	ldw	r2,-20(fp)
8111c55c:	10800814 	ori	r2,r2,32
8111c560:	e0bffb15 	stw	r2,-20(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
8111c564:	e0bffd17 	ldw	r2,-12(fp)
8111c568:	10800317 	ldw	r2,12(r2)
8111c56c:	10800104 	addi	r2,r2,4
8111c570:	e0fffb17 	ldw	r3,-20(fp)
8111c574:	10c00035 	stwio	r3,0(r2)

    /* clear the CSR status register */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base, 
8111c578:	e0bffd17 	ldw	r2,-12(fp)
8111c57c:	10800317 	ldw	r2,12(r2)
8111c580:	e0fffd17 	ldw	r3,-12(fp)
8111c584:	18c00317 	ldw	r3,12(r3)
8111c588:	18c00037 	ldwio	r3,0(r3)
8111c58c:	10c00035 	stwio	r3,0(r2)
    		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    
    if (dev->prefetcher_enable)
8111c590:	e0bffd17 	ldw	r2,-12(fp)
8111c594:	10801783 	ldbu	r2,94(r2)
8111c598:	10803fcc 	andi	r2,r2,255
8111c59c:	10000826 	beq	r2,zero,8111c5c0 <alt_msgdma_init+0x10c>
    {
    	/* clear all status bits that are set, since theyre W1C */
    	IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base, 
8111c5a0:	e0bffd17 	ldw	r2,-12(fp)
8111c5a4:	10800617 	ldw	r2,24(r2)
8111c5a8:	10800404 	addi	r2,r2,16
8111c5ac:	e0fffd17 	ldw	r3,-12(fp)
8111c5b0:	18c00617 	ldw	r3,24(r3)
8111c5b4:	18c00404 	addi	r3,r3,16
8111c5b8:	18c00037 	ldwio	r3,0(r3)
8111c5bc:	10c00035 	stwio	r3,0(r2)
    			IORD_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base));
    }

    /* Register this instance of the msgdma controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_msgdma_list);
8111c5c0:	d1601904 	addi	r5,gp,-32668
8111c5c4:	e13ffd17 	ldw	r4,-12(fp)
8111c5c8:	111c8cc0 	call	8111c8cc <alt_dev_llist_insert>
8111c5cc:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
8111c5d0:	e0bffc15 	stw	r2,-16(fp)
            
    if (!error)
8111c5d4:	e0bffc17 	ldw	r2,-16(fp)
8111c5d8:	1000081e 	bne	r2,zero,8111c5fc <alt_msgdma_init+0x148>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
8111c5dc:	d8000015 	stw	zero,0(sp)
8111c5e0:	e1fffd17 	ldw	r7,-12(fp)
8111c5e4:	01a044b4 	movhi	r6,33042
8111c5e8:	31aab904 	addi	r6,r6,-21788
8111c5ec:	e17fff17 	ldw	r5,-4(fp)
8111c5f0:	e13ffe17 	ldw	r4,-8(fp)
8111c5f4:	111cac00 	call	8111cac0 <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }
    
    return;
8111c5f8:	00000406 	br	8111c60c <alt_msgdma_init+0x158>
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
8111c5fc:	012044b4 	movhi	r4,33042
8111c600:	213bc604 	addi	r4,r4,-4328
8111c604:	1118ba40 	call	81118ba4 <alt_printf>
    }
    
    return;
8111c608:	0001883a 	nop

}
8111c60c:	e037883a 	mov	sp,fp
8111c610:	dfc00117 	ldw	ra,4(sp)
8111c614:	df000017 	ldw	fp,0(sp)
8111c618:	dec00204 	addi	sp,sp,8
8111c61c:	f800283a 	ret

8111c620 <alt_msgdma_register_callback>:
void alt_msgdma_register_callback(
	alt_msgdma_dev *dev,
	alt_msgdma_callback callback,
	alt_u32 control,
	void *context)
{
8111c620:	defffb04 	addi	sp,sp,-20
8111c624:	df000415 	stw	fp,16(sp)
8111c628:	df000404 	addi	fp,sp,16
8111c62c:	e13ffc15 	stw	r4,-16(fp)
8111c630:	e17ffd15 	stw	r5,-12(fp)
8111c634:	e1bffe15 	stw	r6,-8(fp)
8111c638:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
8111c63c:	e0bffc17 	ldw	r2,-16(fp)
8111c640:	e0fffd17 	ldw	r3,-12(fp)
8111c644:	10c00b15 	stw	r3,44(r2)
    dev->callback_context = context;
8111c648:	e0bffc17 	ldw	r2,-16(fp)
8111c64c:	e0ffff17 	ldw	r3,-4(fp)
8111c650:	10c00c15 	stw	r3,48(r2)
    dev->control          = control;
8111c654:	e0bffc17 	ldw	r2,-16(fp)
8111c658:	e0fffe17 	ldw	r3,-8(fp)
8111c65c:	10c00d15 	stw	r3,52(r2)

    return ;
8111c660:	0001883a 	nop
}
8111c664:	e037883a 	mov	sp,fp
8111c668:	df000017 	ldw	fp,0(sp)
8111c66c:	dec00104 	addi	sp,sp,4
8111c670:	f800283a 	ret

8111c674 <alt_msgdma_standard_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_standard_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
8111c674:	defffc04 	addi	sp,sp,-16
8111c678:	dfc00315 	stw	ra,12(sp)
8111c67c:	df000215 	stw	fp,8(sp)
8111c680:	df000204 	addi	fp,sp,8
8111c684:	e13ffe15 	stw	r4,-8(fp)
8111c688:	e17fff15 	stw	r5,-4(fp)
   /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
    return alt_msgdma_descriptor_async_transfer(dev, desc, NULL);
8111c68c:	000d883a 	mov	r6,zero
8111c690:	e17fff17 	ldw	r5,-4(fp)
8111c694:	e13ffe17 	ldw	r4,-8(fp)
8111c698:	111ae480 	call	8111ae48 <alt_msgdma_descriptor_async_transfer>

}
8111c69c:	e037883a 	mov	sp,fp
8111c6a0:	dfc00117 	ldw	ra,4(sp)
8111c6a4:	df000017 	ldw	fp,0(sp)
8111c6a8:	dec00204 	addi	sp,sp,8
8111c6ac:	f800283a 	ret

8111c6b0 <alt_msgdma_extended_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_extended_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
8111c6b0:	defffc04 	addi	sp,sp,-16
8111c6b4:	dfc00315 	stw	ra,12(sp)
8111c6b8:	df000215 	stw	fp,8(sp)
8111c6bc:	df000204 	addi	fp,sp,8
8111c6c0:	e13ffe15 	stw	r4,-8(fp)
8111c6c4:	e17fff15 	stw	r5,-4(fp)
    /*
    * Error detection/handling should be performed at the application
    * or callback level as appropriate.
    */
    return alt_msgdma_descriptor_async_transfer(dev, NULL, desc);
8111c6c8:	e1bfff17 	ldw	r6,-4(fp)
8111c6cc:	000b883a 	mov	r5,zero
8111c6d0:	e13ffe17 	ldw	r4,-8(fp)
8111c6d4:	111ae480 	call	8111ae48 <alt_msgdma_descriptor_async_transfer>
}
8111c6d8:	e037883a 	mov	sp,fp
8111c6dc:	dfc00117 	ldw	ra,4(sp)
8111c6e0:	df000017 	ldw	fp,0(sp)
8111c6e4:	dec00204 	addi	sp,sp,8
8111c6e8:	f800283a 	ret

8111c6ec <alt_msgdma_standard_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_standard_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
8111c6ec:	defffc04 	addi	sp,sp,-16
8111c6f0:	dfc00315 	stw	ra,12(sp)
8111c6f4:	df000215 	stw	fp,8(sp)
8111c6f8:	df000204 	addi	fp,sp,8
8111c6fc:	e13ffe15 	stw	r4,-8(fp)
8111c700:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, desc, NULL);
8111c704:	000d883a 	mov	r6,zero
8111c708:	e17fff17 	ldw	r5,-4(fp)
8111c70c:	e13ffe17 	ldw	r4,-8(fp)
8111c710:	111b1180 	call	8111b118 <alt_msgdma_descriptor_sync_transfer>
}
8111c714:	e037883a 	mov	sp,fp
8111c718:	dfc00117 	ldw	ra,4(sp)
8111c71c:	df000017 	ldw	fp,0(sp)
8111c720:	dec00204 	addi	sp,sp,8
8111c724:	f800283a 	ret

8111c728 <alt_msgdma_extended_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_extended_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
8111c728:	defffc04 	addi	sp,sp,-16
8111c72c:	dfc00315 	stw	ra,12(sp)
8111c730:	df000215 	stw	fp,8(sp)
8111c734:	df000204 	addi	fp,sp,8
8111c738:	e13ffe15 	stw	r4,-8(fp)
8111c73c:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, NULL, desc);
8111c740:	e1bfff17 	ldw	r6,-4(fp)
8111c744:	000b883a 	mov	r5,zero
8111c748:	e13ffe17 	ldw	r4,-8(fp)
8111c74c:	111b1180 	call	8111b118 <alt_msgdma_descriptor_sync_transfer>
}
8111c750:	e037883a 	mov	sp,fp
8111c754:	dfc00117 	ldw	ra,4(sp)
8111c758:	df000017 	ldw	fp,0(sp)
8111c75c:	dec00204 	addi	sp,sp,8
8111c760:	f800283a 	ret

8111c764 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
8111c764:	defff504 	addi	sp,sp,-44
8111c768:	df000a15 	stw	fp,40(sp)
8111c76c:	df000a04 	addi	fp,sp,40
8111c770:	e13ffc15 	stw	r4,-16(fp)
8111c774:	e17ffd15 	stw	r5,-12(fp)
8111c778:	e1bffe15 	stw	r6,-8(fp)
8111c77c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
8111c780:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
8111c784:	d0a04717 	ldw	r2,-32484(gp)
  
  if (alt_ticks_per_second ())
8111c788:	10003c26 	beq	r2,zero,8111c87c <alt_alarm_start+0x118>
  {
    if (alarm)
8111c78c:	e0bffc17 	ldw	r2,-16(fp)
8111c790:	10003826 	beq	r2,zero,8111c874 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
8111c794:	e0bffc17 	ldw	r2,-16(fp)
8111c798:	e0fffe17 	ldw	r3,-8(fp)
8111c79c:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
8111c7a0:	e0bffc17 	ldw	r2,-16(fp)
8111c7a4:	e0ffff17 	ldw	r3,-4(fp)
8111c7a8:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111c7ac:	0005303a 	rdctl	r2,status
8111c7b0:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111c7b4:	e0fff917 	ldw	r3,-28(fp)
8111c7b8:	00bfff84 	movi	r2,-2
8111c7bc:	1884703a 	and	r2,r3,r2
8111c7c0:	1001703a 	wrctl	status,r2
  
  return context;
8111c7c4:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
8111c7c8:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
8111c7cc:	d0a04817 	ldw	r2,-32480(gp)
      
      current_nticks = alt_nticks();
8111c7d0:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
8111c7d4:	e0fffd17 	ldw	r3,-12(fp)
8111c7d8:	e0bff617 	ldw	r2,-40(fp)
8111c7dc:	1885883a 	add	r2,r3,r2
8111c7e0:	10c00044 	addi	r3,r2,1
8111c7e4:	e0bffc17 	ldw	r2,-16(fp)
8111c7e8:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
8111c7ec:	e0bffc17 	ldw	r2,-16(fp)
8111c7f0:	10c00217 	ldw	r3,8(r2)
8111c7f4:	e0bff617 	ldw	r2,-40(fp)
8111c7f8:	1880042e 	bgeu	r3,r2,8111c80c <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
8111c7fc:	e0bffc17 	ldw	r2,-16(fp)
8111c800:	00c00044 	movi	r3,1
8111c804:	10c00405 	stb	r3,16(r2)
8111c808:	00000206 	br	8111c814 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
8111c80c:	e0bffc17 	ldw	r2,-16(fp)
8111c810:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
8111c814:	e0bffc17 	ldw	r2,-16(fp)
8111c818:	d0e01704 	addi	r3,gp,-32676
8111c81c:	e0fffa15 	stw	r3,-24(fp)
8111c820:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
8111c824:	e0bffb17 	ldw	r2,-20(fp)
8111c828:	e0fffa17 	ldw	r3,-24(fp)
8111c82c:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
8111c830:	e0bffa17 	ldw	r2,-24(fp)
8111c834:	10c00017 	ldw	r3,0(r2)
8111c838:	e0bffb17 	ldw	r2,-20(fp)
8111c83c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
8111c840:	e0bffa17 	ldw	r2,-24(fp)
8111c844:	10800017 	ldw	r2,0(r2)
8111c848:	e0fffb17 	ldw	r3,-20(fp)
8111c84c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
8111c850:	e0bffa17 	ldw	r2,-24(fp)
8111c854:	e0fffb17 	ldw	r3,-20(fp)
8111c858:	10c00015 	stw	r3,0(r2)
8111c85c:	e0bff817 	ldw	r2,-32(fp)
8111c860:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111c864:	e0bff717 	ldw	r2,-36(fp)
8111c868:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
8111c86c:	0005883a 	mov	r2,zero
8111c870:	00000306 	br	8111c880 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
8111c874:	00bffa84 	movi	r2,-22
8111c878:	00000106 	br	8111c880 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
8111c87c:	00bfde84 	movi	r2,-134
  }
}
8111c880:	e037883a 	mov	sp,fp
8111c884:	df000017 	ldw	fp,0(sp)
8111c888:	dec00104 	addi	sp,sp,4
8111c88c:	f800283a 	ret

8111c890 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8111c890:	defffe04 	addi	sp,sp,-8
8111c894:	dfc00115 	stw	ra,4(sp)
8111c898:	df000015 	stw	fp,0(sp)
8111c89c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8111c8a0:	d0a01417 	ldw	r2,-32688(gp)
8111c8a4:	10000326 	beq	r2,zero,8111c8b4 <alt_get_errno+0x24>
8111c8a8:	d0a01417 	ldw	r2,-32688(gp)
8111c8ac:	103ee83a 	callr	r2
8111c8b0:	00000106 	br	8111c8b8 <alt_get_errno+0x28>
8111c8b4:	d0a04204 	addi	r2,gp,-32504
}
8111c8b8:	e037883a 	mov	sp,fp
8111c8bc:	dfc00117 	ldw	ra,4(sp)
8111c8c0:	df000017 	ldw	fp,0(sp)
8111c8c4:	dec00204 	addi	sp,sp,8
8111c8c8:	f800283a 	ret

8111c8cc <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
8111c8cc:	defffa04 	addi	sp,sp,-24
8111c8d0:	dfc00515 	stw	ra,20(sp)
8111c8d4:	df000415 	stw	fp,16(sp)
8111c8d8:	df000404 	addi	fp,sp,16
8111c8dc:	e13ffe15 	stw	r4,-8(fp)
8111c8e0:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
8111c8e4:	e0bffe17 	ldw	r2,-8(fp)
8111c8e8:	10000326 	beq	r2,zero,8111c8f8 <alt_dev_llist_insert+0x2c>
8111c8ec:	e0bffe17 	ldw	r2,-8(fp)
8111c8f0:	10800217 	ldw	r2,8(r2)
8111c8f4:	1000061e 	bne	r2,zero,8111c910 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
8111c8f8:	111c8900 	call	8111c890 <alt_get_errno>
8111c8fc:	1007883a 	mov	r3,r2
8111c900:	00800584 	movi	r2,22
8111c904:	18800015 	stw	r2,0(r3)
    return -EINVAL;
8111c908:	00bffa84 	movi	r2,-22
8111c90c:	00001306 	br	8111c95c <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
8111c910:	e0bffe17 	ldw	r2,-8(fp)
8111c914:	e0ffff17 	ldw	r3,-4(fp)
8111c918:	e0fffc15 	stw	r3,-16(fp)
8111c91c:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
8111c920:	e0bffd17 	ldw	r2,-12(fp)
8111c924:	e0fffc17 	ldw	r3,-16(fp)
8111c928:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
8111c92c:	e0bffc17 	ldw	r2,-16(fp)
8111c930:	10c00017 	ldw	r3,0(r2)
8111c934:	e0bffd17 	ldw	r2,-12(fp)
8111c938:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
8111c93c:	e0bffc17 	ldw	r2,-16(fp)
8111c940:	10800017 	ldw	r2,0(r2)
8111c944:	e0fffd17 	ldw	r3,-12(fp)
8111c948:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
8111c94c:	e0bffc17 	ldw	r2,-16(fp)
8111c950:	e0fffd17 	ldw	r3,-12(fp)
8111c954:	10c00015 	stw	r3,0(r2)

  return 0;  
8111c958:	0005883a 	mov	r2,zero
}
8111c95c:	e037883a 	mov	sp,fp
8111c960:	dfc00117 	ldw	ra,4(sp)
8111c964:	df000017 	ldw	fp,0(sp)
8111c968:	dec00204 	addi	sp,sp,8
8111c96c:	f800283a 	ret

8111c970 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
8111c970:	defffd04 	addi	sp,sp,-12
8111c974:	dfc00215 	stw	ra,8(sp)
8111c978:	df000115 	stw	fp,4(sp)
8111c97c:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
8111c980:	00a044b4 	movhi	r2,33042
8111c984:	10b5bc04 	addi	r2,r2,-10512
8111c988:	e0bfff15 	stw	r2,-4(fp)
8111c98c:	00000606 	br	8111c9a8 <_do_ctors+0x38>
        (*ctor) (); 
8111c990:	e0bfff17 	ldw	r2,-4(fp)
8111c994:	10800017 	ldw	r2,0(r2)
8111c998:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
8111c99c:	e0bfff17 	ldw	r2,-4(fp)
8111c9a0:	10bfff04 	addi	r2,r2,-4
8111c9a4:	e0bfff15 	stw	r2,-4(fp)
8111c9a8:	e0ffff17 	ldw	r3,-4(fp)
8111c9ac:	00a044b4 	movhi	r2,33042
8111c9b0:	10b5bd04 	addi	r2,r2,-10508
8111c9b4:	18bff62e 	bgeu	r3,r2,8111c990 <__reset+0xfb0fc990>
        (*ctor) (); 
}
8111c9b8:	0001883a 	nop
8111c9bc:	e037883a 	mov	sp,fp
8111c9c0:	dfc00117 	ldw	ra,4(sp)
8111c9c4:	df000017 	ldw	fp,0(sp)
8111c9c8:	dec00204 	addi	sp,sp,8
8111c9cc:	f800283a 	ret

8111c9d0 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
8111c9d0:	defffd04 	addi	sp,sp,-12
8111c9d4:	dfc00215 	stw	ra,8(sp)
8111c9d8:	df000115 	stw	fp,4(sp)
8111c9dc:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
8111c9e0:	00a044b4 	movhi	r2,33042
8111c9e4:	10b5bc04 	addi	r2,r2,-10512
8111c9e8:	e0bfff15 	stw	r2,-4(fp)
8111c9ec:	00000606 	br	8111ca08 <_do_dtors+0x38>
        (*dtor) (); 
8111c9f0:	e0bfff17 	ldw	r2,-4(fp)
8111c9f4:	10800017 	ldw	r2,0(r2)
8111c9f8:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
8111c9fc:	e0bfff17 	ldw	r2,-4(fp)
8111ca00:	10bfff04 	addi	r2,r2,-4
8111ca04:	e0bfff15 	stw	r2,-4(fp)
8111ca08:	e0ffff17 	ldw	r3,-4(fp)
8111ca0c:	00a044b4 	movhi	r2,33042
8111ca10:	10b5bd04 	addi	r2,r2,-10508
8111ca14:	18bff62e 	bgeu	r3,r2,8111c9f0 <__reset+0xfb0fc9f0>
        (*dtor) (); 
}
8111ca18:	0001883a 	nop
8111ca1c:	e037883a 	mov	sp,fp
8111ca20:	dfc00117 	ldw	ra,4(sp)
8111ca24:	df000017 	ldw	fp,0(sp)
8111ca28:	dec00204 	addi	sp,sp,8
8111ca2c:	f800283a 	ret

8111ca30 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
8111ca30:	defffa04 	addi	sp,sp,-24
8111ca34:	dfc00515 	stw	ra,20(sp)
8111ca38:	df000415 	stw	fp,16(sp)
8111ca3c:	df000404 	addi	fp,sp,16
8111ca40:	e13ffe15 	stw	r4,-8(fp)
8111ca44:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
8111ca48:	e0bfff17 	ldw	r2,-4(fp)
8111ca4c:	10800017 	ldw	r2,0(r2)
8111ca50:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
8111ca54:	e13ffe17 	ldw	r4,-8(fp)
8111ca58:	110c1900 	call	8110c190 <strlen>
8111ca5c:	10800044 	addi	r2,r2,1
8111ca60:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
8111ca64:	00000d06 	br	8111ca9c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
8111ca68:	e0bffc17 	ldw	r2,-16(fp)
8111ca6c:	10800217 	ldw	r2,8(r2)
8111ca70:	e0fffd17 	ldw	r3,-12(fp)
8111ca74:	180d883a 	mov	r6,r3
8111ca78:	e17ffe17 	ldw	r5,-8(fp)
8111ca7c:	1009883a 	mov	r4,r2
8111ca80:	111d3ac0 	call	8111d3ac <memcmp>
8111ca84:	1000021e 	bne	r2,zero,8111ca90 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
8111ca88:	e0bffc17 	ldw	r2,-16(fp)
8111ca8c:	00000706 	br	8111caac <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
8111ca90:	e0bffc17 	ldw	r2,-16(fp)
8111ca94:	10800017 	ldw	r2,0(r2)
8111ca98:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
8111ca9c:	e0fffc17 	ldw	r3,-16(fp)
8111caa0:	e0bfff17 	ldw	r2,-4(fp)
8111caa4:	18bff01e 	bne	r3,r2,8111ca68 <__reset+0xfb0fca68>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
8111caa8:	0005883a 	mov	r2,zero
}
8111caac:	e037883a 	mov	sp,fp
8111cab0:	dfc00117 	ldw	ra,4(sp)
8111cab4:	df000017 	ldw	fp,0(sp)
8111cab8:	dec00204 	addi	sp,sp,8
8111cabc:	f800283a 	ret

8111cac0 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
8111cac0:	defff904 	addi	sp,sp,-28
8111cac4:	dfc00615 	stw	ra,24(sp)
8111cac8:	df000515 	stw	fp,20(sp)
8111cacc:	df000504 	addi	fp,sp,20
8111cad0:	e13ffc15 	stw	r4,-16(fp)
8111cad4:	e17ffd15 	stw	r5,-12(fp)
8111cad8:	e1bffe15 	stw	r6,-8(fp)
8111cadc:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
8111cae0:	e0800217 	ldw	r2,8(fp)
8111cae4:	d8800015 	stw	r2,0(sp)
8111cae8:	e1ffff17 	ldw	r7,-4(fp)
8111caec:	e1bffe17 	ldw	r6,-8(fp)
8111caf0:	e17ffd17 	ldw	r5,-12(fp)
8111caf4:	e13ffc17 	ldw	r4,-16(fp)
8111caf8:	111cc700 	call	8111cc70 <alt_iic_isr_register>
}  
8111cafc:	e037883a 	mov	sp,fp
8111cb00:	dfc00117 	ldw	ra,4(sp)
8111cb04:	df000017 	ldw	fp,0(sp)
8111cb08:	dec00204 	addi	sp,sp,8
8111cb0c:	f800283a 	ret

8111cb10 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
8111cb10:	defff904 	addi	sp,sp,-28
8111cb14:	df000615 	stw	fp,24(sp)
8111cb18:	df000604 	addi	fp,sp,24
8111cb1c:	e13ffe15 	stw	r4,-8(fp)
8111cb20:	e17fff15 	stw	r5,-4(fp)
8111cb24:	e0bfff17 	ldw	r2,-4(fp)
8111cb28:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111cb2c:	0005303a 	rdctl	r2,status
8111cb30:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111cb34:	e0fffb17 	ldw	r3,-20(fp)
8111cb38:	00bfff84 	movi	r2,-2
8111cb3c:	1884703a 	and	r2,r3,r2
8111cb40:	1001703a 	wrctl	status,r2
  
  return context;
8111cb44:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
8111cb48:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
8111cb4c:	00c00044 	movi	r3,1
8111cb50:	e0bffa17 	ldw	r2,-24(fp)
8111cb54:	1884983a 	sll	r2,r3,r2
8111cb58:	1007883a 	mov	r3,r2
8111cb5c:	d0a04317 	ldw	r2,-32500(gp)
8111cb60:	1884b03a 	or	r2,r3,r2
8111cb64:	d0a04315 	stw	r2,-32500(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8111cb68:	d0a04317 	ldw	r2,-32500(gp)
8111cb6c:	100170fa 	wrctl	ienable,r2
8111cb70:	e0bffc17 	ldw	r2,-16(fp)
8111cb74:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111cb78:	e0bffd17 	ldw	r2,-12(fp)
8111cb7c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8111cb80:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
8111cb84:	0001883a 	nop
}
8111cb88:	e037883a 	mov	sp,fp
8111cb8c:	df000017 	ldw	fp,0(sp)
8111cb90:	dec00104 	addi	sp,sp,4
8111cb94:	f800283a 	ret

8111cb98 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
8111cb98:	defff904 	addi	sp,sp,-28
8111cb9c:	df000615 	stw	fp,24(sp)
8111cba0:	df000604 	addi	fp,sp,24
8111cba4:	e13ffe15 	stw	r4,-8(fp)
8111cba8:	e17fff15 	stw	r5,-4(fp)
8111cbac:	e0bfff17 	ldw	r2,-4(fp)
8111cbb0:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111cbb4:	0005303a 	rdctl	r2,status
8111cbb8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111cbbc:	e0fffb17 	ldw	r3,-20(fp)
8111cbc0:	00bfff84 	movi	r2,-2
8111cbc4:	1884703a 	and	r2,r3,r2
8111cbc8:	1001703a 	wrctl	status,r2
  
  return context;
8111cbcc:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
8111cbd0:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
8111cbd4:	00c00044 	movi	r3,1
8111cbd8:	e0bffa17 	ldw	r2,-24(fp)
8111cbdc:	1884983a 	sll	r2,r3,r2
8111cbe0:	0084303a 	nor	r2,zero,r2
8111cbe4:	1007883a 	mov	r3,r2
8111cbe8:	d0a04317 	ldw	r2,-32500(gp)
8111cbec:	1884703a 	and	r2,r3,r2
8111cbf0:	d0a04315 	stw	r2,-32500(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8111cbf4:	d0a04317 	ldw	r2,-32500(gp)
8111cbf8:	100170fa 	wrctl	ienable,r2
8111cbfc:	e0bffc17 	ldw	r2,-16(fp)
8111cc00:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111cc04:	e0bffd17 	ldw	r2,-12(fp)
8111cc08:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8111cc0c:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
8111cc10:	0001883a 	nop
}
8111cc14:	e037883a 	mov	sp,fp
8111cc18:	df000017 	ldw	fp,0(sp)
8111cc1c:	dec00104 	addi	sp,sp,4
8111cc20:	f800283a 	ret

8111cc24 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
8111cc24:	defffc04 	addi	sp,sp,-16
8111cc28:	df000315 	stw	fp,12(sp)
8111cc2c:	df000304 	addi	fp,sp,12
8111cc30:	e13ffe15 	stw	r4,-8(fp)
8111cc34:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
8111cc38:	000530fa 	rdctl	r2,ienable
8111cc3c:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
8111cc40:	00c00044 	movi	r3,1
8111cc44:	e0bfff17 	ldw	r2,-4(fp)
8111cc48:	1884983a 	sll	r2,r3,r2
8111cc4c:	1007883a 	mov	r3,r2
8111cc50:	e0bffd17 	ldw	r2,-12(fp)
8111cc54:	1884703a 	and	r2,r3,r2
8111cc58:	1004c03a 	cmpne	r2,r2,zero
8111cc5c:	10803fcc 	andi	r2,r2,255
}
8111cc60:	e037883a 	mov	sp,fp
8111cc64:	df000017 	ldw	fp,0(sp)
8111cc68:	dec00104 	addi	sp,sp,4
8111cc6c:	f800283a 	ret

8111cc70 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
8111cc70:	defff504 	addi	sp,sp,-44
8111cc74:	dfc00a15 	stw	ra,40(sp)
8111cc78:	df000915 	stw	fp,36(sp)
8111cc7c:	df000904 	addi	fp,sp,36
8111cc80:	e13ffc15 	stw	r4,-16(fp)
8111cc84:	e17ffd15 	stw	r5,-12(fp)
8111cc88:	e1bffe15 	stw	r6,-8(fp)
8111cc8c:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
8111cc90:	00bffa84 	movi	r2,-22
8111cc94:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
8111cc98:	e0bffd17 	ldw	r2,-12(fp)
8111cc9c:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
8111cca0:	e0bff817 	ldw	r2,-32(fp)
8111cca4:	10800808 	cmpgei	r2,r2,32
8111cca8:	1000271e 	bne	r2,zero,8111cd48 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8111ccac:	0005303a 	rdctl	r2,status
8111ccb0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8111ccb4:	e0fffb17 	ldw	r3,-20(fp)
8111ccb8:	00bfff84 	movi	r2,-2
8111ccbc:	1884703a 	and	r2,r3,r2
8111ccc0:	1001703a 	wrctl	status,r2
  
  return context;
8111ccc4:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
8111ccc8:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
8111cccc:	00a044b4 	movhi	r2,33042
8111ccd0:	1084e104 	addi	r2,r2,4996
8111ccd4:	e0fff817 	ldw	r3,-32(fp)
8111ccd8:	180690fa 	slli	r3,r3,3
8111ccdc:	10c5883a 	add	r2,r2,r3
8111cce0:	e0fffe17 	ldw	r3,-8(fp)
8111cce4:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
8111cce8:	00a044b4 	movhi	r2,33042
8111ccec:	1084e104 	addi	r2,r2,4996
8111ccf0:	e0fff817 	ldw	r3,-32(fp)
8111ccf4:	180690fa 	slli	r3,r3,3
8111ccf8:	10c5883a 	add	r2,r2,r3
8111ccfc:	10800104 	addi	r2,r2,4
8111cd00:	e0ffff17 	ldw	r3,-4(fp)
8111cd04:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
8111cd08:	e0bffe17 	ldw	r2,-8(fp)
8111cd0c:	10000526 	beq	r2,zero,8111cd24 <alt_iic_isr_register+0xb4>
8111cd10:	e0bff817 	ldw	r2,-32(fp)
8111cd14:	100b883a 	mov	r5,r2
8111cd18:	e13ffc17 	ldw	r4,-16(fp)
8111cd1c:	111cb100 	call	8111cb10 <alt_ic_irq_enable>
8111cd20:	00000406 	br	8111cd34 <alt_iic_isr_register+0xc4>
8111cd24:	e0bff817 	ldw	r2,-32(fp)
8111cd28:	100b883a 	mov	r5,r2
8111cd2c:	e13ffc17 	ldw	r4,-16(fp)
8111cd30:	111cb980 	call	8111cb98 <alt_ic_irq_disable>
8111cd34:	e0bff715 	stw	r2,-36(fp)
8111cd38:	e0bffa17 	ldw	r2,-24(fp)
8111cd3c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8111cd40:	e0bff917 	ldw	r2,-28(fp)
8111cd44:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
8111cd48:	e0bff717 	ldw	r2,-36(fp)
}
8111cd4c:	e037883a 	mov	sp,fp
8111cd50:	dfc00117 	ldw	ra,4(sp)
8111cd54:	df000017 	ldw	fp,0(sp)
8111cd58:	dec00204 	addi	sp,sp,8
8111cd5c:	f800283a 	ret

8111cd60 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
8111cd60:	defff904 	addi	sp,sp,-28
8111cd64:	dfc00615 	stw	ra,24(sp)
8111cd68:	df000515 	stw	fp,20(sp)
8111cd6c:	df000504 	addi	fp,sp,20
8111cd70:	e13ffc15 	stw	r4,-16(fp)
8111cd74:	e17ffd15 	stw	r5,-12(fp)
8111cd78:	e1bffe15 	stw	r6,-8(fp)
8111cd7c:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
8111cd80:	e1bfff17 	ldw	r6,-4(fp)
8111cd84:	e17ffe17 	ldw	r5,-8(fp)
8111cd88:	e13ffd17 	ldw	r4,-12(fp)
8111cd8c:	111cfa00 	call	8111cfa0 <open>
8111cd90:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
8111cd94:	e0bffb17 	ldw	r2,-20(fp)
8111cd98:	10001c16 	blt	r2,zero,8111ce0c <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
8111cd9c:	00a044b4 	movhi	r2,33042
8111cda0:	10be0104 	addi	r2,r2,-2044
8111cda4:	e0fffb17 	ldw	r3,-20(fp)
8111cda8:	18c00324 	muli	r3,r3,12
8111cdac:	10c5883a 	add	r2,r2,r3
8111cdb0:	10c00017 	ldw	r3,0(r2)
8111cdb4:	e0bffc17 	ldw	r2,-16(fp)
8111cdb8:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
8111cdbc:	00a044b4 	movhi	r2,33042
8111cdc0:	10be0104 	addi	r2,r2,-2044
8111cdc4:	e0fffb17 	ldw	r3,-20(fp)
8111cdc8:	18c00324 	muli	r3,r3,12
8111cdcc:	10c5883a 	add	r2,r2,r3
8111cdd0:	10800104 	addi	r2,r2,4
8111cdd4:	10c00017 	ldw	r3,0(r2)
8111cdd8:	e0bffc17 	ldw	r2,-16(fp)
8111cddc:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
8111cde0:	00a044b4 	movhi	r2,33042
8111cde4:	10be0104 	addi	r2,r2,-2044
8111cde8:	e0fffb17 	ldw	r3,-20(fp)
8111cdec:	18c00324 	muli	r3,r3,12
8111cdf0:	10c5883a 	add	r2,r2,r3
8111cdf4:	10800204 	addi	r2,r2,8
8111cdf8:	10c00017 	ldw	r3,0(r2)
8111cdfc:	e0bffc17 	ldw	r2,-16(fp)
8111ce00:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
8111ce04:	e13ffb17 	ldw	r4,-20(fp)
8111ce08:	1118f440 	call	81118f44 <alt_release_fd>
  }
} 
8111ce0c:	0001883a 	nop
8111ce10:	e037883a 	mov	sp,fp
8111ce14:	dfc00117 	ldw	ra,4(sp)
8111ce18:	df000017 	ldw	fp,0(sp)
8111ce1c:	dec00204 	addi	sp,sp,8
8111ce20:	f800283a 	ret

8111ce24 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
8111ce24:	defffb04 	addi	sp,sp,-20
8111ce28:	dfc00415 	stw	ra,16(sp)
8111ce2c:	df000315 	stw	fp,12(sp)
8111ce30:	df000304 	addi	fp,sp,12
8111ce34:	e13ffd15 	stw	r4,-12(fp)
8111ce38:	e17ffe15 	stw	r5,-8(fp)
8111ce3c:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
8111ce40:	01c07fc4 	movi	r7,511
8111ce44:	01800044 	movi	r6,1
8111ce48:	e17ffd17 	ldw	r5,-12(fp)
8111ce4c:	012044b4 	movhi	r4,33042
8111ce50:	213e0404 	addi	r4,r4,-2032
8111ce54:	111cd600 	call	8111cd60 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
8111ce58:	01c07fc4 	movi	r7,511
8111ce5c:	000d883a 	mov	r6,zero
8111ce60:	e17ffe17 	ldw	r5,-8(fp)
8111ce64:	012044b4 	movhi	r4,33042
8111ce68:	213e0104 	addi	r4,r4,-2044
8111ce6c:	111cd600 	call	8111cd60 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
8111ce70:	01c07fc4 	movi	r7,511
8111ce74:	01800044 	movi	r6,1
8111ce78:	e17fff17 	ldw	r5,-4(fp)
8111ce7c:	012044b4 	movhi	r4,33042
8111ce80:	213e0704 	addi	r4,r4,-2020
8111ce84:	111cd600 	call	8111cd60 <alt_open_fd>
}  
8111ce88:	0001883a 	nop
8111ce8c:	e037883a 	mov	sp,fp
8111ce90:	dfc00117 	ldw	ra,4(sp)
8111ce94:	df000017 	ldw	fp,0(sp)
8111ce98:	dec00204 	addi	sp,sp,8
8111ce9c:	f800283a 	ret

8111cea0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8111cea0:	defffe04 	addi	sp,sp,-8
8111cea4:	dfc00115 	stw	ra,4(sp)
8111cea8:	df000015 	stw	fp,0(sp)
8111ceac:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8111ceb0:	d0a01417 	ldw	r2,-32688(gp)
8111ceb4:	10000326 	beq	r2,zero,8111cec4 <alt_get_errno+0x24>
8111ceb8:	d0a01417 	ldw	r2,-32688(gp)
8111cebc:	103ee83a 	callr	r2
8111cec0:	00000106 	br	8111cec8 <alt_get_errno+0x28>
8111cec4:	d0a04204 	addi	r2,gp,-32504
}
8111cec8:	e037883a 	mov	sp,fp
8111cecc:	dfc00117 	ldw	ra,4(sp)
8111ced0:	df000017 	ldw	fp,0(sp)
8111ced4:	dec00204 	addi	sp,sp,8
8111ced8:	f800283a 	ret

8111cedc <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
8111cedc:	defffd04 	addi	sp,sp,-12
8111cee0:	df000215 	stw	fp,8(sp)
8111cee4:	df000204 	addi	fp,sp,8
8111cee8:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
8111ceec:	e0bfff17 	ldw	r2,-4(fp)
8111cef0:	10800217 	ldw	r2,8(r2)
8111cef4:	10d00034 	orhi	r3,r2,16384
8111cef8:	e0bfff17 	ldw	r2,-4(fp)
8111cefc:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
8111cf00:	e03ffe15 	stw	zero,-8(fp)
8111cf04:	00001d06 	br	8111cf7c <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
8111cf08:	00a044b4 	movhi	r2,33042
8111cf0c:	10be0104 	addi	r2,r2,-2044
8111cf10:	e0fffe17 	ldw	r3,-8(fp)
8111cf14:	18c00324 	muli	r3,r3,12
8111cf18:	10c5883a 	add	r2,r2,r3
8111cf1c:	10c00017 	ldw	r3,0(r2)
8111cf20:	e0bfff17 	ldw	r2,-4(fp)
8111cf24:	10800017 	ldw	r2,0(r2)
8111cf28:	1880111e 	bne	r3,r2,8111cf70 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
8111cf2c:	00a044b4 	movhi	r2,33042
8111cf30:	10be0104 	addi	r2,r2,-2044
8111cf34:	e0fffe17 	ldw	r3,-8(fp)
8111cf38:	18c00324 	muli	r3,r3,12
8111cf3c:	10c5883a 	add	r2,r2,r3
8111cf40:	10800204 	addi	r2,r2,8
8111cf44:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
8111cf48:	1000090e 	bge	r2,zero,8111cf70 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
8111cf4c:	e0bffe17 	ldw	r2,-8(fp)
8111cf50:	10c00324 	muli	r3,r2,12
8111cf54:	00a044b4 	movhi	r2,33042
8111cf58:	10be0104 	addi	r2,r2,-2044
8111cf5c:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
8111cf60:	e0bfff17 	ldw	r2,-4(fp)
8111cf64:	18800226 	beq	r3,r2,8111cf70 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
8111cf68:	00bffcc4 	movi	r2,-13
8111cf6c:	00000806 	br	8111cf90 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
8111cf70:	e0bffe17 	ldw	r2,-8(fp)
8111cf74:	10800044 	addi	r2,r2,1
8111cf78:	e0bffe15 	stw	r2,-8(fp)
8111cf7c:	d0a01317 	ldw	r2,-32692(gp)
8111cf80:	1007883a 	mov	r3,r2
8111cf84:	e0bffe17 	ldw	r2,-8(fp)
8111cf88:	18bfdf2e 	bgeu	r3,r2,8111cf08 <__reset+0xfb0fcf08>
    }
  }
  
  /* The device is not locked */
 
  return 0;
8111cf8c:	0005883a 	mov	r2,zero
}
8111cf90:	e037883a 	mov	sp,fp
8111cf94:	df000017 	ldw	fp,0(sp)
8111cf98:	dec00104 	addi	sp,sp,4
8111cf9c:	f800283a 	ret

8111cfa0 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
8111cfa0:	defff604 	addi	sp,sp,-40
8111cfa4:	dfc00915 	stw	ra,36(sp)
8111cfa8:	df000815 	stw	fp,32(sp)
8111cfac:	df000804 	addi	fp,sp,32
8111cfb0:	e13ffd15 	stw	r4,-12(fp)
8111cfb4:	e17ffe15 	stw	r5,-8(fp)
8111cfb8:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
8111cfbc:	00bfffc4 	movi	r2,-1
8111cfc0:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
8111cfc4:	00bffb44 	movi	r2,-19
8111cfc8:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
8111cfcc:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
8111cfd0:	d1601104 	addi	r5,gp,-32700
8111cfd4:	e13ffd17 	ldw	r4,-12(fp)
8111cfd8:	111ca300 	call	8111ca30 <alt_find_dev>
8111cfdc:	e0bff815 	stw	r2,-32(fp)
8111cfe0:	e0bff817 	ldw	r2,-32(fp)
8111cfe4:	1000051e 	bne	r2,zero,8111cffc <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
8111cfe8:	e13ffd17 	ldw	r4,-12(fp)
8111cfec:	111d1180 	call	8111d118 <alt_find_file>
8111cff0:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
8111cff4:	00800044 	movi	r2,1
8111cff8:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
8111cffc:	e0bff817 	ldw	r2,-32(fp)
8111d000:	10002926 	beq	r2,zero,8111d0a8 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
8111d004:	e13ff817 	ldw	r4,-32(fp)
8111d008:	111d2200 	call	8111d220 <alt_get_fd>
8111d00c:	e0bff915 	stw	r2,-28(fp)
8111d010:	e0bff917 	ldw	r2,-28(fp)
8111d014:	1000030e 	bge	r2,zero,8111d024 <open+0x84>
    {
      status = index;
8111d018:	e0bff917 	ldw	r2,-28(fp)
8111d01c:	e0bffa15 	stw	r2,-24(fp)
8111d020:	00002306 	br	8111d0b0 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
8111d024:	e0bff917 	ldw	r2,-28(fp)
8111d028:	10c00324 	muli	r3,r2,12
8111d02c:	00a044b4 	movhi	r2,33042
8111d030:	10be0104 	addi	r2,r2,-2044
8111d034:	1885883a 	add	r2,r3,r2
8111d038:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
8111d03c:	e0fffe17 	ldw	r3,-8(fp)
8111d040:	00900034 	movhi	r2,16384
8111d044:	10bfffc4 	addi	r2,r2,-1
8111d048:	1886703a 	and	r3,r3,r2
8111d04c:	e0bffc17 	ldw	r2,-16(fp)
8111d050:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
8111d054:	e0bffb17 	ldw	r2,-20(fp)
8111d058:	1000051e 	bne	r2,zero,8111d070 <open+0xd0>
8111d05c:	e13ffc17 	ldw	r4,-16(fp)
8111d060:	111cedc0 	call	8111cedc <alt_file_locked>
8111d064:	e0bffa15 	stw	r2,-24(fp)
8111d068:	e0bffa17 	ldw	r2,-24(fp)
8111d06c:	10001016 	blt	r2,zero,8111d0b0 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
8111d070:	e0bff817 	ldw	r2,-32(fp)
8111d074:	10800317 	ldw	r2,12(r2)
8111d078:	10000826 	beq	r2,zero,8111d09c <open+0xfc>
8111d07c:	e0bff817 	ldw	r2,-32(fp)
8111d080:	10800317 	ldw	r2,12(r2)
8111d084:	e1ffff17 	ldw	r7,-4(fp)
8111d088:	e1bffe17 	ldw	r6,-8(fp)
8111d08c:	e17ffd17 	ldw	r5,-12(fp)
8111d090:	e13ffc17 	ldw	r4,-16(fp)
8111d094:	103ee83a 	callr	r2
8111d098:	00000106 	br	8111d0a0 <open+0x100>
8111d09c:	0005883a 	mov	r2,zero
8111d0a0:	e0bffa15 	stw	r2,-24(fp)
8111d0a4:	00000206 	br	8111d0b0 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
8111d0a8:	00bffb44 	movi	r2,-19
8111d0ac:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
8111d0b0:	e0bffa17 	ldw	r2,-24(fp)
8111d0b4:	1000090e 	bge	r2,zero,8111d0dc <open+0x13c>
  {
    alt_release_fd (index);  
8111d0b8:	e13ff917 	ldw	r4,-28(fp)
8111d0bc:	1118f440 	call	81118f44 <alt_release_fd>
    ALT_ERRNO = -status;
8111d0c0:	111cea00 	call	8111cea0 <alt_get_errno>
8111d0c4:	1007883a 	mov	r3,r2
8111d0c8:	e0bffa17 	ldw	r2,-24(fp)
8111d0cc:	0085c83a 	sub	r2,zero,r2
8111d0d0:	18800015 	stw	r2,0(r3)
    return -1;
8111d0d4:	00bfffc4 	movi	r2,-1
8111d0d8:	00000106 	br	8111d0e0 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
8111d0dc:	e0bff917 	ldw	r2,-28(fp)
}
8111d0e0:	e037883a 	mov	sp,fp
8111d0e4:	dfc00117 	ldw	ra,4(sp)
8111d0e8:	df000017 	ldw	fp,0(sp)
8111d0ec:	dec00204 	addi	sp,sp,8
8111d0f0:	f800283a 	ret

8111d0f4 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
8111d0f4:	deffff04 	addi	sp,sp,-4
8111d0f8:	df000015 	stw	fp,0(sp)
8111d0fc:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
8111d100:	000170fa 	wrctl	ienable,zero
}
8111d104:	0001883a 	nop
8111d108:	e037883a 	mov	sp,fp
8111d10c:	df000017 	ldw	fp,0(sp)
8111d110:	dec00104 	addi	sp,sp,4
8111d114:	f800283a 	ret

8111d118 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
8111d118:	defffb04 	addi	sp,sp,-20
8111d11c:	dfc00415 	stw	ra,16(sp)
8111d120:	df000315 	stw	fp,12(sp)
8111d124:	df000304 	addi	fp,sp,12
8111d128:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
8111d12c:	d0a00f17 	ldw	r2,-32708(gp)
8111d130:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
8111d134:	00003106 	br	8111d1fc <alt_find_file+0xe4>
  {
    len = strlen(next->name);
8111d138:	e0bffd17 	ldw	r2,-12(fp)
8111d13c:	10800217 	ldw	r2,8(r2)
8111d140:	1009883a 	mov	r4,r2
8111d144:	110c1900 	call	8110c190 <strlen>
8111d148:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
8111d14c:	e0bffd17 	ldw	r2,-12(fp)
8111d150:	10c00217 	ldw	r3,8(r2)
8111d154:	e0bffe17 	ldw	r2,-8(fp)
8111d158:	10bfffc4 	addi	r2,r2,-1
8111d15c:	1885883a 	add	r2,r3,r2
8111d160:	10800003 	ldbu	r2,0(r2)
8111d164:	10803fcc 	andi	r2,r2,255
8111d168:	1080201c 	xori	r2,r2,128
8111d16c:	10bfe004 	addi	r2,r2,-128
8111d170:	10800bd8 	cmpnei	r2,r2,47
8111d174:	1000031e 	bne	r2,zero,8111d184 <alt_find_file+0x6c>
    {
      len -= 1;
8111d178:	e0bffe17 	ldw	r2,-8(fp)
8111d17c:	10bfffc4 	addi	r2,r2,-1
8111d180:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
8111d184:	e0bffe17 	ldw	r2,-8(fp)
8111d188:	e0ffff17 	ldw	r3,-4(fp)
8111d18c:	1885883a 	add	r2,r3,r2
8111d190:	10800003 	ldbu	r2,0(r2)
8111d194:	10803fcc 	andi	r2,r2,255
8111d198:	1080201c 	xori	r2,r2,128
8111d19c:	10bfe004 	addi	r2,r2,-128
8111d1a0:	10800be0 	cmpeqi	r2,r2,47
8111d1a4:	1000081e 	bne	r2,zero,8111d1c8 <alt_find_file+0xb0>
8111d1a8:	e0bffe17 	ldw	r2,-8(fp)
8111d1ac:	e0ffff17 	ldw	r3,-4(fp)
8111d1b0:	1885883a 	add	r2,r3,r2
8111d1b4:	10800003 	ldbu	r2,0(r2)
8111d1b8:	10803fcc 	andi	r2,r2,255
8111d1bc:	1080201c 	xori	r2,r2,128
8111d1c0:	10bfe004 	addi	r2,r2,-128
8111d1c4:	10000a1e 	bne	r2,zero,8111d1f0 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
8111d1c8:	e0bffd17 	ldw	r2,-12(fp)
8111d1cc:	10800217 	ldw	r2,8(r2)
8111d1d0:	e0fffe17 	ldw	r3,-8(fp)
8111d1d4:	180d883a 	mov	r6,r3
8111d1d8:	e17fff17 	ldw	r5,-4(fp)
8111d1dc:	1009883a 	mov	r4,r2
8111d1e0:	111d3ac0 	call	8111d3ac <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
8111d1e4:	1000021e 	bne	r2,zero,8111d1f0 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
8111d1e8:	e0bffd17 	ldw	r2,-12(fp)
8111d1ec:	00000706 	br	8111d20c <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
8111d1f0:	e0bffd17 	ldw	r2,-12(fp)
8111d1f4:	10800017 	ldw	r2,0(r2)
8111d1f8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
8111d1fc:	e0fffd17 	ldw	r3,-12(fp)
8111d200:	d0a00f04 	addi	r2,gp,-32708
8111d204:	18bfcc1e 	bne	r3,r2,8111d138 <__reset+0xfb0fd138>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
8111d208:	0005883a 	mov	r2,zero
}
8111d20c:	e037883a 	mov	sp,fp
8111d210:	dfc00117 	ldw	ra,4(sp)
8111d214:	df000017 	ldw	fp,0(sp)
8111d218:	dec00204 	addi	sp,sp,8
8111d21c:	f800283a 	ret

8111d220 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
8111d220:	defffc04 	addi	sp,sp,-16
8111d224:	df000315 	stw	fp,12(sp)
8111d228:	df000304 	addi	fp,sp,12
8111d22c:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
8111d230:	00bffa04 	movi	r2,-24
8111d234:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
8111d238:	e03ffd15 	stw	zero,-12(fp)
8111d23c:	00001906 	br	8111d2a4 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
8111d240:	00a044b4 	movhi	r2,33042
8111d244:	10be0104 	addi	r2,r2,-2044
8111d248:	e0fffd17 	ldw	r3,-12(fp)
8111d24c:	18c00324 	muli	r3,r3,12
8111d250:	10c5883a 	add	r2,r2,r3
8111d254:	10800017 	ldw	r2,0(r2)
8111d258:	10000f1e 	bne	r2,zero,8111d298 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
8111d25c:	00a044b4 	movhi	r2,33042
8111d260:	10be0104 	addi	r2,r2,-2044
8111d264:	e0fffd17 	ldw	r3,-12(fp)
8111d268:	18c00324 	muli	r3,r3,12
8111d26c:	10c5883a 	add	r2,r2,r3
8111d270:	e0ffff17 	ldw	r3,-4(fp)
8111d274:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
8111d278:	d0e01317 	ldw	r3,-32692(gp)
8111d27c:	e0bffd17 	ldw	r2,-12(fp)
8111d280:	1880020e 	bge	r3,r2,8111d28c <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
8111d284:	e0bffd17 	ldw	r2,-12(fp)
8111d288:	d0a01315 	stw	r2,-32692(gp)
      }
      rc = i;
8111d28c:	e0bffd17 	ldw	r2,-12(fp)
8111d290:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
8111d294:	00000606 	br	8111d2b0 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
8111d298:	e0bffd17 	ldw	r2,-12(fp)
8111d29c:	10800044 	addi	r2,r2,1
8111d2a0:	e0bffd15 	stw	r2,-12(fp)
8111d2a4:	e0bffd17 	ldw	r2,-12(fp)
8111d2a8:	10800810 	cmplti	r2,r2,32
8111d2ac:	103fe41e 	bne	r2,zero,8111d240 <__reset+0xfb0fd240>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
8111d2b0:	e0bffe17 	ldw	r2,-8(fp)
}
8111d2b4:	e037883a 	mov	sp,fp
8111d2b8:	df000017 	ldw	fp,0(sp)
8111d2bc:	dec00104 	addi	sp,sp,4
8111d2c0:	f800283a 	ret

8111d2c4 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
8111d2c4:	defffe04 	addi	sp,sp,-8
8111d2c8:	df000115 	stw	fp,4(sp)
8111d2cc:	df000104 	addi	fp,sp,4
8111d2d0:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
8111d2d4:	e0bfff17 	ldw	r2,-4(fp)
8111d2d8:	10bffe84 	addi	r2,r2,-6
8111d2dc:	10c00428 	cmpgeui	r3,r2,16
8111d2e0:	18001a1e 	bne	r3,zero,8111d34c <alt_exception_cause_generated_bad_addr+0x88>
8111d2e4:	100690ba 	slli	r3,r2,2
8111d2e8:	00a044b4 	movhi	r2,33042
8111d2ec:	10b4bf04 	addi	r2,r2,-11524
8111d2f0:	1885883a 	add	r2,r3,r2
8111d2f4:	10800017 	ldw	r2,0(r2)
8111d2f8:	1000683a 	jmp	r2
8111d2fc:	8111d33c 	xorhi	r4,r16,18252
8111d300:	8111d33c 	xorhi	r4,r16,18252
8111d304:	8111d34c 	andi	r4,r16,18253
8111d308:	8111d34c 	andi	r4,r16,18253
8111d30c:	8111d34c 	andi	r4,r16,18253
8111d310:	8111d33c 	xorhi	r4,r16,18252
8111d314:	8111d344 	addi	r4,r16,18253
8111d318:	8111d34c 	andi	r4,r16,18253
8111d31c:	8111d33c 	xorhi	r4,r16,18252
8111d320:	8111d33c 	xorhi	r4,r16,18252
8111d324:	8111d34c 	andi	r4,r16,18253
8111d328:	8111d33c 	xorhi	r4,r16,18252
8111d32c:	8111d344 	addi	r4,r16,18253
8111d330:	8111d34c 	andi	r4,r16,18253
8111d334:	8111d34c 	andi	r4,r16,18253
8111d338:	8111d33c 	xorhi	r4,r16,18252
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
8111d33c:	00800044 	movi	r2,1
8111d340:	00000306 	br	8111d350 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
8111d344:	0005883a 	mov	r2,zero
8111d348:	00000106 	br	8111d350 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
8111d34c:	0005883a 	mov	r2,zero
  }
}
8111d350:	e037883a 	mov	sp,fp
8111d354:	df000017 	ldw	fp,0(sp)
8111d358:	dec00104 	addi	sp,sp,4
8111d35c:	f800283a 	ret

8111d360 <atexit>:
8111d360:	200b883a 	mov	r5,r4
8111d364:	000f883a 	mov	r7,zero
8111d368:	000d883a 	mov	r6,zero
8111d36c:	0009883a 	mov	r4,zero
8111d370:	111d4281 	jmpi	8111d428 <__register_exitproc>

8111d374 <exit>:
8111d374:	defffe04 	addi	sp,sp,-8
8111d378:	000b883a 	mov	r5,zero
8111d37c:	dc000015 	stw	r16,0(sp)
8111d380:	dfc00115 	stw	ra,4(sp)
8111d384:	2021883a 	mov	r16,r4
8111d388:	111d5400 	call	8111d540 <__call_exitprocs>
8111d38c:	00a044b4 	movhi	r2,33042
8111d390:	1082ee04 	addi	r2,r2,3000
8111d394:	11000017 	ldw	r4,0(r2)
8111d398:	20800f17 	ldw	r2,60(r4)
8111d39c:	10000126 	beq	r2,zero,8111d3a4 <exit+0x30>
8111d3a0:	103ee83a 	callr	r2
8111d3a4:	8009883a 	mov	r4,r16
8111d3a8:	111d6c00 	call	8111d6c0 <_exit>

8111d3ac <memcmp>:
8111d3ac:	01c000c4 	movi	r7,3
8111d3b0:	3980192e 	bgeu	r7,r6,8111d418 <memcmp+0x6c>
8111d3b4:	2144b03a 	or	r2,r4,r5
8111d3b8:	11c4703a 	and	r2,r2,r7
8111d3bc:	10000f26 	beq	r2,zero,8111d3fc <memcmp+0x50>
8111d3c0:	20800003 	ldbu	r2,0(r4)
8111d3c4:	28c00003 	ldbu	r3,0(r5)
8111d3c8:	10c0151e 	bne	r2,r3,8111d420 <memcmp+0x74>
8111d3cc:	31bfff84 	addi	r6,r6,-2
8111d3d0:	01ffffc4 	movi	r7,-1
8111d3d4:	00000406 	br	8111d3e8 <memcmp+0x3c>
8111d3d8:	20800003 	ldbu	r2,0(r4)
8111d3dc:	28c00003 	ldbu	r3,0(r5)
8111d3e0:	31bfffc4 	addi	r6,r6,-1
8111d3e4:	10c00e1e 	bne	r2,r3,8111d420 <memcmp+0x74>
8111d3e8:	21000044 	addi	r4,r4,1
8111d3ec:	29400044 	addi	r5,r5,1
8111d3f0:	31fff91e 	bne	r6,r7,8111d3d8 <__reset+0xfb0fd3d8>
8111d3f4:	0005883a 	mov	r2,zero
8111d3f8:	f800283a 	ret
8111d3fc:	20c00017 	ldw	r3,0(r4)
8111d400:	28800017 	ldw	r2,0(r5)
8111d404:	18bfee1e 	bne	r3,r2,8111d3c0 <__reset+0xfb0fd3c0>
8111d408:	31bfff04 	addi	r6,r6,-4
8111d40c:	21000104 	addi	r4,r4,4
8111d410:	29400104 	addi	r5,r5,4
8111d414:	39bff936 	bltu	r7,r6,8111d3fc <__reset+0xfb0fd3fc>
8111d418:	303fe91e 	bne	r6,zero,8111d3c0 <__reset+0xfb0fd3c0>
8111d41c:	003ff506 	br	8111d3f4 <__reset+0xfb0fd3f4>
8111d420:	10c5c83a 	sub	r2,r2,r3
8111d424:	f800283a 	ret

8111d428 <__register_exitproc>:
8111d428:	defffa04 	addi	sp,sp,-24
8111d42c:	dc000315 	stw	r16,12(sp)
8111d430:	042044b4 	movhi	r16,33042
8111d434:	8402ee04 	addi	r16,r16,3000
8111d438:	80c00017 	ldw	r3,0(r16)
8111d43c:	dc400415 	stw	r17,16(sp)
8111d440:	dfc00515 	stw	ra,20(sp)
8111d444:	18805217 	ldw	r2,328(r3)
8111d448:	2023883a 	mov	r17,r4
8111d44c:	10003726 	beq	r2,zero,8111d52c <__register_exitproc+0x104>
8111d450:	10c00117 	ldw	r3,4(r2)
8111d454:	010007c4 	movi	r4,31
8111d458:	20c00e16 	blt	r4,r3,8111d494 <__register_exitproc+0x6c>
8111d45c:	1a000044 	addi	r8,r3,1
8111d460:	8800221e 	bne	r17,zero,8111d4ec <__register_exitproc+0xc4>
8111d464:	18c00084 	addi	r3,r3,2
8111d468:	18c7883a 	add	r3,r3,r3
8111d46c:	18c7883a 	add	r3,r3,r3
8111d470:	12000115 	stw	r8,4(r2)
8111d474:	10c7883a 	add	r3,r2,r3
8111d478:	19400015 	stw	r5,0(r3)
8111d47c:	0005883a 	mov	r2,zero
8111d480:	dfc00517 	ldw	ra,20(sp)
8111d484:	dc400417 	ldw	r17,16(sp)
8111d488:	dc000317 	ldw	r16,12(sp)
8111d48c:	dec00604 	addi	sp,sp,24
8111d490:	f800283a 	ret
8111d494:	00800034 	movhi	r2,0
8111d498:	10800004 	addi	r2,r2,0
8111d49c:	10002626 	beq	r2,zero,8111d538 <__register_exitproc+0x110>
8111d4a0:	01006404 	movi	r4,400
8111d4a4:	d9400015 	stw	r5,0(sp)
8111d4a8:	d9800115 	stw	r6,4(sp)
8111d4ac:	d9c00215 	stw	r7,8(sp)
8111d4b0:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x1100000>
8111d4b4:	d9400017 	ldw	r5,0(sp)
8111d4b8:	d9800117 	ldw	r6,4(sp)
8111d4bc:	d9c00217 	ldw	r7,8(sp)
8111d4c0:	10001d26 	beq	r2,zero,8111d538 <__register_exitproc+0x110>
8111d4c4:	81000017 	ldw	r4,0(r16)
8111d4c8:	10000115 	stw	zero,4(r2)
8111d4cc:	02000044 	movi	r8,1
8111d4d0:	22405217 	ldw	r9,328(r4)
8111d4d4:	0007883a 	mov	r3,zero
8111d4d8:	12400015 	stw	r9,0(r2)
8111d4dc:	20805215 	stw	r2,328(r4)
8111d4e0:	10006215 	stw	zero,392(r2)
8111d4e4:	10006315 	stw	zero,396(r2)
8111d4e8:	883fde26 	beq	r17,zero,8111d464 <__reset+0xfb0fd464>
8111d4ec:	18c9883a 	add	r4,r3,r3
8111d4f0:	2109883a 	add	r4,r4,r4
8111d4f4:	1109883a 	add	r4,r2,r4
8111d4f8:	21802215 	stw	r6,136(r4)
8111d4fc:	01800044 	movi	r6,1
8111d500:	12406217 	ldw	r9,392(r2)
8111d504:	30cc983a 	sll	r6,r6,r3
8111d508:	4992b03a 	or	r9,r9,r6
8111d50c:	12406215 	stw	r9,392(r2)
8111d510:	21c04215 	stw	r7,264(r4)
8111d514:	01000084 	movi	r4,2
8111d518:	893fd21e 	bne	r17,r4,8111d464 <__reset+0xfb0fd464>
8111d51c:	11006317 	ldw	r4,396(r2)
8111d520:	218cb03a 	or	r6,r4,r6
8111d524:	11806315 	stw	r6,396(r2)
8111d528:	003fce06 	br	8111d464 <__reset+0xfb0fd464>
8111d52c:	18805304 	addi	r2,r3,332
8111d530:	18805215 	stw	r2,328(r3)
8111d534:	003fc606 	br	8111d450 <__reset+0xfb0fd450>
8111d538:	00bfffc4 	movi	r2,-1
8111d53c:	003fd006 	br	8111d480 <__reset+0xfb0fd480>

8111d540 <__call_exitprocs>:
8111d540:	defff504 	addi	sp,sp,-44
8111d544:	df000915 	stw	fp,36(sp)
8111d548:	dd400615 	stw	r21,24(sp)
8111d54c:	dc800315 	stw	r18,12(sp)
8111d550:	dfc00a15 	stw	ra,40(sp)
8111d554:	ddc00815 	stw	r23,32(sp)
8111d558:	dd800715 	stw	r22,28(sp)
8111d55c:	dd000515 	stw	r20,20(sp)
8111d560:	dcc00415 	stw	r19,16(sp)
8111d564:	dc400215 	stw	r17,8(sp)
8111d568:	dc000115 	stw	r16,4(sp)
8111d56c:	d9000015 	stw	r4,0(sp)
8111d570:	2839883a 	mov	fp,r5
8111d574:	04800044 	movi	r18,1
8111d578:	057fffc4 	movi	r21,-1
8111d57c:	00a044b4 	movhi	r2,33042
8111d580:	1082ee04 	addi	r2,r2,3000
8111d584:	12000017 	ldw	r8,0(r2)
8111d588:	45005217 	ldw	r20,328(r8)
8111d58c:	44c05204 	addi	r19,r8,328
8111d590:	a0001c26 	beq	r20,zero,8111d604 <__call_exitprocs+0xc4>
8111d594:	a0800117 	ldw	r2,4(r20)
8111d598:	15ffffc4 	addi	r23,r2,-1
8111d59c:	b8000d16 	blt	r23,zero,8111d5d4 <__call_exitprocs+0x94>
8111d5a0:	14000044 	addi	r16,r2,1
8111d5a4:	8421883a 	add	r16,r16,r16
8111d5a8:	8421883a 	add	r16,r16,r16
8111d5ac:	84402004 	addi	r17,r16,128
8111d5b0:	a463883a 	add	r17,r20,r17
8111d5b4:	a421883a 	add	r16,r20,r16
8111d5b8:	e0001e26 	beq	fp,zero,8111d634 <__call_exitprocs+0xf4>
8111d5bc:	80804017 	ldw	r2,256(r16)
8111d5c0:	e0801c26 	beq	fp,r2,8111d634 <__call_exitprocs+0xf4>
8111d5c4:	bdffffc4 	addi	r23,r23,-1
8111d5c8:	843fff04 	addi	r16,r16,-4
8111d5cc:	8c7fff04 	addi	r17,r17,-4
8111d5d0:	bd7ff91e 	bne	r23,r21,8111d5b8 <__reset+0xfb0fd5b8>
8111d5d4:	00800034 	movhi	r2,0
8111d5d8:	10800004 	addi	r2,r2,0
8111d5dc:	10000926 	beq	r2,zero,8111d604 <__call_exitprocs+0xc4>
8111d5e0:	a0800117 	ldw	r2,4(r20)
8111d5e4:	1000301e 	bne	r2,zero,8111d6a8 <__call_exitprocs+0x168>
8111d5e8:	a0800017 	ldw	r2,0(r20)
8111d5ec:	10003226 	beq	r2,zero,8111d6b8 <__call_exitprocs+0x178>
8111d5f0:	a009883a 	mov	r4,r20
8111d5f4:	98800015 	stw	r2,0(r19)
8111d5f8:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x1100000>
8111d5fc:	9d000017 	ldw	r20,0(r19)
8111d600:	a03fe41e 	bne	r20,zero,8111d594 <__reset+0xfb0fd594>
8111d604:	dfc00a17 	ldw	ra,40(sp)
8111d608:	df000917 	ldw	fp,36(sp)
8111d60c:	ddc00817 	ldw	r23,32(sp)
8111d610:	dd800717 	ldw	r22,28(sp)
8111d614:	dd400617 	ldw	r21,24(sp)
8111d618:	dd000517 	ldw	r20,20(sp)
8111d61c:	dcc00417 	ldw	r19,16(sp)
8111d620:	dc800317 	ldw	r18,12(sp)
8111d624:	dc400217 	ldw	r17,8(sp)
8111d628:	dc000117 	ldw	r16,4(sp)
8111d62c:	dec00b04 	addi	sp,sp,44
8111d630:	f800283a 	ret
8111d634:	a0800117 	ldw	r2,4(r20)
8111d638:	80c00017 	ldw	r3,0(r16)
8111d63c:	10bfffc4 	addi	r2,r2,-1
8111d640:	15c01426 	beq	r2,r23,8111d694 <__call_exitprocs+0x154>
8111d644:	80000015 	stw	zero,0(r16)
8111d648:	183fde26 	beq	r3,zero,8111d5c4 <__reset+0xfb0fd5c4>
8111d64c:	95c8983a 	sll	r4,r18,r23
8111d650:	a0806217 	ldw	r2,392(r20)
8111d654:	a5800117 	ldw	r22,4(r20)
8111d658:	2084703a 	and	r2,r4,r2
8111d65c:	10000b26 	beq	r2,zero,8111d68c <__call_exitprocs+0x14c>
8111d660:	a0806317 	ldw	r2,396(r20)
8111d664:	2088703a 	and	r4,r4,r2
8111d668:	20000c1e 	bne	r4,zero,8111d69c <__call_exitprocs+0x15c>
8111d66c:	89400017 	ldw	r5,0(r17)
8111d670:	d9000017 	ldw	r4,0(sp)
8111d674:	183ee83a 	callr	r3
8111d678:	a0800117 	ldw	r2,4(r20)
8111d67c:	15bfbf1e 	bne	r2,r22,8111d57c <__reset+0xfb0fd57c>
8111d680:	98800017 	ldw	r2,0(r19)
8111d684:	153fcf26 	beq	r2,r20,8111d5c4 <__reset+0xfb0fd5c4>
8111d688:	003fbc06 	br	8111d57c <__reset+0xfb0fd57c>
8111d68c:	183ee83a 	callr	r3
8111d690:	003ff906 	br	8111d678 <__reset+0xfb0fd678>
8111d694:	a5c00115 	stw	r23,4(r20)
8111d698:	003feb06 	br	8111d648 <__reset+0xfb0fd648>
8111d69c:	89000017 	ldw	r4,0(r17)
8111d6a0:	183ee83a 	callr	r3
8111d6a4:	003ff406 	br	8111d678 <__reset+0xfb0fd678>
8111d6a8:	a0800017 	ldw	r2,0(r20)
8111d6ac:	a027883a 	mov	r19,r20
8111d6b0:	1029883a 	mov	r20,r2
8111d6b4:	003fb606 	br	8111d590 <__reset+0xfb0fd590>
8111d6b8:	0005883a 	mov	r2,zero
8111d6bc:	003ffb06 	br	8111d6ac <__reset+0xfb0fd6ac>

8111d6c0 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
8111d6c0:	defffd04 	addi	sp,sp,-12
8111d6c4:	df000215 	stw	fp,8(sp)
8111d6c8:	df000204 	addi	fp,sp,8
8111d6cc:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
8111d6d0:	0001883a 	nop
8111d6d4:	e0bfff17 	ldw	r2,-4(fp)
8111d6d8:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
8111d6dc:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
8111d6e0:	10000226 	beq	r2,zero,8111d6ec <_exit+0x2c>
    ALT_SIM_FAIL();
8111d6e4:	002af070 	cmpltui	zero,zero,43969
8111d6e8:	00000106 	br	8111d6f0 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
8111d6ec:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
8111d6f0:	003fff06 	br	8111d6f0 <__reset+0xfb0fd6f0>
