#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Fri Jul  9 03:58:52 2021
# Process ID: 844
# Current directory: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3980 E:\Xilinx_project\HDL_projects_for_digital_circuit_course\MCU_ff\MCU_f.xpr
# Log file: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/vivado.log
# Journal file: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.xpr
update_compile_order -fileset sources_1
file mkdir E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sim_1/new/sim_tb.vhd w ]
add_files -fileset sim_1 E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sim_1/new/sim_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source sim_tb.tcl
relaunch_sim
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
close_sim
launch_simulation
source sim_tb.tcl
relaunch_sim
run 100 us
close_sim
launch_simulation
source sim_tb.tcl
relaunch_sim
run 100 us
relaunch_sim
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
close_sim
export_ip_user_files -of_objects  [get_files E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/RAM/RAM.xci] -no_script -reset -force -quiet
remove_files  -fileset RAM E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/RAM/RAM.xci
file delete -force E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/RAM
file delete -force e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.gen/sources_1/ip/RAM
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0
set_property -dict [list CONFIG.data_width {32} CONFIG.memory_type {single_port_ram} CONFIG.coefficient_file {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/sort_input.coe}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
file delete -force e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/dist_mem_gen_0
file delete -force e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.gen/sources_1/ip/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name RAM
set_property -dict [list CONFIG.data_width {32} CONFIG.Component_Name {RAM} CONFIG.coefficient_file {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/sort_input.coe}] [get_ips RAM]
generate_target {instantiation_template} [get_files e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/RAM/RAM.xci]
generate_target all [get_files  e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_ff/MCU_f.srcs/sources_1/ip/RAM/RAM.xci]
update_compile_order -fileset sources_1
launch_simulation
source sim_tb.tcl
relaunch_sim
run 500 us
close_sim
launch_simulation
launch_simulation
launch_simulation
source sim_tb.tcl
run 500 us
relaunch_sim
run 500 us
close_sim
launch_simulation
source sim_tb.tcl
relaunch_sim
run 500 us
relaunch_sim
run 500 us
close_sim
launch_simulation
source sim_tb.tcl
relaunch_sim
run 500 us
close_sim
