// Seed: 303769970
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  assign id_2 = (id_3);
endmodule
module module_1 (
    input id_0,
    input reg id_1,
    output logic id_2
);
  reg id_4;
  reg id_5;
  type_12(
      id_1, id_4, id_1
  );
  assign id_3[1] = id_0;
  always @(negedge id_4) begin
    id_5 = id_4;
    id_5 <= 1;
  end
  logic id_6;
  logic id_7;
endmodule
