Classic Timing Analyzer report for switchled1
Tue Aug 17 04:48:12 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                         ;
+------------------------------+-------+---------------+-------------+-----------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From      ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 15.620 ns   ; switch[7] ; LED7[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;           ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+-----------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To      ;
+-------+-------------------+-----------------+-----------+---------+
; N/A   ; None              ; 15.620 ns       ; switch[7] ; LED7[3] ;
; N/A   ; None              ; 15.521 ns       ; switch[7] ; LED7[0] ;
; N/A   ; None              ; 15.463 ns       ; switch[7] ; LED7[1] ;
; N/A   ; None              ; 15.335 ns       ; switch[6] ; LED7[3] ;
; N/A   ; None              ; 15.274 ns       ; switch[7] ; LED7[4] ;
; N/A   ; None              ; 15.266 ns       ; switch[5] ; LED7[3] ;
; N/A   ; None              ; 15.236 ns       ; switch[6] ; LED7[0] ;
; N/A   ; None              ; 15.178 ns       ; switch[6] ; LED7[1] ;
; N/A   ; None              ; 15.167 ns       ; switch[5] ; LED7[0] ;
; N/A   ; None              ; 15.109 ns       ; switch[5] ; LED7[1] ;
; N/A   ; None              ; 15.016 ns       ; switch[7] ; LED7[2] ;
; N/A   ; None              ; 14.989 ns       ; switch[6] ; LED7[4] ;
; N/A   ; None              ; 14.963 ns       ; switch[2] ; LED7[0] ;
; N/A   ; None              ; 14.942 ns       ; switch[2] ; LED7[1] ;
; N/A   ; None              ; 14.920 ns       ; switch[5] ; LED7[4] ;
; N/A   ; None              ; 14.883 ns       ; switch[4] ; LED7[0] ;
; N/A   ; None              ; 14.862 ns       ; switch[4] ; LED7[1] ;
; N/A   ; None              ; 14.754 ns       ; switch[2] ; LED7[5] ;
; N/A   ; None              ; 14.731 ns       ; switch[6] ; LED7[2] ;
; N/A   ; None              ; 14.720 ns       ; switch[2] ; LED7[6] ;
; N/A   ; None              ; 14.705 ns       ; switch[3] ; LED7[0] ;
; N/A   ; None              ; 14.684 ns       ; switch[3] ; LED7[1] ;
; N/A   ; None              ; 14.674 ns       ; switch[4] ; LED7[5] ;
; N/A   ; None              ; 14.662 ns       ; switch[5] ; LED7[2] ;
; N/A   ; None              ; 14.640 ns       ; switch[4] ; LED7[6] ;
; N/A   ; None              ; 14.621 ns       ; switch[1] ; LED7[2] ;
; N/A   ; None              ; 14.496 ns       ; switch[3] ; LED7[5] ;
; N/A   ; None              ; 14.462 ns       ; switch[3] ; LED7[6] ;
; N/A   ; None              ; 14.426 ns       ; switch[2] ; LED7[2] ;
; N/A   ; None              ; 14.226 ns       ; switch[2] ; LED7[7] ;
; N/A   ; None              ; 14.221 ns       ; switch[0] ; LED7[2] ;
; N/A   ; None              ; 14.193 ns       ; switch[1] ; LED7[0] ;
; N/A   ; None              ; 14.146 ns       ; switch[4] ; LED7[7] ;
; N/A   ; None              ; 14.076 ns       ; switch[1] ; LED7[3] ;
; N/A   ; None              ; 14.049 ns       ; switch[1] ; LED7[1] ;
; N/A   ; None              ; 13.968 ns       ; switch[3] ; LED7[7] ;
; N/A   ; None              ; 13.954 ns       ; switch[1] ; LED7[5] ;
; N/A   ; None              ; 13.920 ns       ; switch[1] ; LED7[6] ;
; N/A   ; None              ; 13.873 ns       ; switch[0] ; LED7[3] ;
; N/A   ; None              ; 13.735 ns       ; switch[0] ; LED7[0] ;
; N/A   ; None              ; 13.730 ns       ; switch[1] ; LED7[4] ;
; N/A   ; None              ; 13.716 ns       ; switch[0] ; LED7[1] ;
; N/A   ; None              ; 13.657 ns       ; switch[4] ; LED7[2] ;
; N/A   ; None              ; 13.534 ns       ; switch[0] ; LED7[5] ;
; N/A   ; None              ; 13.527 ns       ; switch[0] ; LED7[4] ;
; N/A   ; None              ; 13.500 ns       ; switch[0] ; LED7[6] ;
; N/A   ; None              ; 13.480 ns       ; switch[3] ; LED7[2] ;
; N/A   ; None              ; 13.426 ns       ; switch[1] ; LED7[7] ;
; N/A   ; None              ; 13.370 ns       ; switch[2] ; LED7[3] ;
; N/A   ; None              ; 13.297 ns       ; switch[4] ; LED7[3] ;
; N/A   ; None              ; 13.277 ns       ; switch[7] ; LED7[5] ;
; N/A   ; None              ; 13.247 ns       ; switch[7] ; LED7[6] ;
; N/A   ; None              ; 13.121 ns       ; switch[3] ; LED7[3] ;
; N/A   ; None              ; 13.022 ns       ; switch[2] ; LED7[4] ;
; N/A   ; None              ; 13.006 ns       ; switch[0] ; LED7[7] ;
; N/A   ; None              ; 12.971 ns       ; switch[6] ; LED7[6] ;
; N/A   ; None              ; 12.957 ns       ; switch[6] ; LED7[5] ;
; N/A   ; None              ; 12.900 ns       ; switch[4] ; LED7[4] ;
; N/A   ; None              ; 12.898 ns       ; switch[5] ; LED7[6] ;
; N/A   ; None              ; 12.883 ns       ; switch[5] ; LED7[5] ;
; N/A   ; None              ; 12.723 ns       ; switch[3] ; LED7[4] ;
; N/A   ; None              ; 12.645 ns       ; switch[7] ; LED7[7] ;
; N/A   ; None              ; 12.474 ns       ; switch[6] ; LED7[7] ;
; N/A   ; None              ; 12.397 ns       ; switch[5] ; LED7[7] ;
+-------+-------------------+-----------------+-----------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Aug 17 04:48:11 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off switchled1 -c switchled1 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Longest tpd from source pin "switch[7]" to destination pin "LED7[3]" is 15.620 ns
    Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 4; PIN Node = 'switch[7]'
    Info: 2: + IC(6.047 ns) + CELL(0.615 ns) = 7.646 ns; Loc. = LCCOMB_X18_Y1_N10; Fanout = 4; COMB Node = 'Mux7~1'
    Info: 3: + IC(0.412 ns) + CELL(0.615 ns) = 8.673 ns; Loc. = LCCOMB_X18_Y1_N28; Fanout = 2; COMB Node = 'Mux5~2'
    Info: 4: + IC(0.384 ns) + CELL(0.577 ns) = 9.634 ns; Loc. = LCCOMB_X18_Y1_N30; Fanout = 1; COMB Node = 'Mux4~0'
    Info: 5: + IC(2.890 ns) + CELL(3.096 ns) = 15.620 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'LED7[3]'
    Info: Total cell delay = 5.887 ns ( 37.69 % )
    Info: Total interconnect delay = 9.733 ns ( 62.31 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 143 megabytes
    Info: Processing ended: Tue Aug 17 04:48:12 2010
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


