// Seed: 185357584
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  wire id_3;
  assign module_1.id_3 = 0;
  parameter id_4 = id_4;
  tri0 id_5, id_6 = id_4, id_7;
  wire id_8;
endmodule
module module_1 (
    output supply1 id_0,
    id_8,
    output tri0 id_1,
    output logic id_2,
    id_9,
    output tri1 id_3,
    output wand id_4,
    output supply1 id_5,
    output supply1 id_6
);
  assign id_6 = 1;
  module_0 modCall_1 (id_8);
  always_latch
    if (-1) @(posedge id_8) id_2 <= id_8 != -1;
    else id_4 = (1);
  wire id_10;
  always id_9 = (id_9);
endmodule
