Classic Timing Analyzer report for Parallel
Tue Sep 07 15:04:53 2021
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                    ;
+------------------------------+-------+---------------+-------------+--------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.762 ns    ; D2     ; inst6 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.141 ns    ; inst12 ; Q4    ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.084 ns   ; D1     ; inst4 ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+-------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------+
; tsu                                                          ;
+-------+--------------+------------+------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To     ; To Clock ;
+-------+--------------+------------+------+--------+----------+
; N/A   ; None         ; 2.762 ns   ; D2   ; inst6  ; clk      ;
; N/A   ; None         ; 2.503 ns   ; D5   ; inst15 ; clk      ;
; N/A   ; None         ; 2.496 ns   ; D0   ; inst   ; clk      ;
; N/A   ; None         ; 2.463 ns   ; D4   ; inst12 ; clk      ;
; N/A   ; None         ; 2.326 ns   ; D3   ; inst9  ; clk      ;
; N/A   ; None         ; 2.323 ns   ; D1   ; inst4  ; clk      ;
+-------+--------------+------------+------+--------+----------+


+--------------------------------------------------------------+
; tco                                                          ;
+-------+--------------+------------+--------+----+------------+
; Slack ; Required tco ; Actual tco ; From   ; To ; From Clock ;
+-------+--------------+------------+--------+----+------------+
; N/A   ; None         ; 7.141 ns   ; inst12 ; Q4 ; clk        ;
; N/A   ; None         ; 6.279 ns   ; inst6  ; Q2 ; clk        ;
; N/A   ; None         ; 5.162 ns   ; inst15 ; Q5 ; clk        ;
; N/A   ; None         ; 5.070 ns   ; inst9  ; Q3 ; clk        ;
; N/A   ; None         ; 5.067 ns   ; inst4  ; Q1 ; clk        ;
; N/A   ; None         ; 5.051 ns   ; inst   ; Q0 ; clk        ;
+-------+--------------+------------+--------+----+------------+


+--------------------------------------------------------------------+
; th                                                                 ;
+---------------+-------------+-----------+------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To     ; To Clock ;
+---------------+-------------+-----------+------+--------+----------+
; N/A           ; None        ; -2.084 ns ; D1   ; inst4  ; clk      ;
; N/A           ; None        ; -2.087 ns ; D3   ; inst9  ; clk      ;
; N/A           ; None        ; -2.224 ns ; D4   ; inst12 ; clk      ;
; N/A           ; None        ; -2.257 ns ; D0   ; inst   ; clk      ;
; N/A           ; None        ; -2.264 ns ; D5   ; inst15 ; clk      ;
; N/A           ; None        ; -2.523 ns ; D2   ; inst6  ; clk      ;
+---------------+-------------+-----------+------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Sep 07 15:04:53 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Parallel -c Parallel --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "inst6" (data pin = "D2", clock pin = "clk") is 2.762 ns
    Info: + Longest pin to register delay is 5.147 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA5; Fanout = 1; PIN Node = 'D2'
        Info: 2: + IC(3.981 ns) + CELL(0.309 ns) = 5.147 ns; Loc. = LCFF_X30_Y9_N17; Fanout = 1; REG Node = 'inst6'
        Info: Total cell delay = 1.166 ns ( 22.65 % )
        Info: Total interconnect delay = 3.981 ns ( 77.35 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.475 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X30_Y9_N17; Fanout = 1; REG Node = 'inst6'
        Info: Total cell delay = 1.472 ns ( 59.47 % )
        Info: Total interconnect delay = 1.003 ns ( 40.53 % )
Info: tco from clock "clk" to destination pin "Q4" through register "inst12" is 7.141 ns
    Info: + Longest clock path from clock "clk" to source register is 2.491 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X26_Y3_N17; Fanout = 1; REG Node = 'inst12'
        Info: Total cell delay = 1.472 ns ( 59.09 % )
        Info: Total interconnect delay = 1.019 ns ( 40.91 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.556 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y3_N17; Fanout = 1; REG Node = 'inst12'
        Info: 2: + IC(2.558 ns) + CELL(1.998 ns) = 4.556 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'Q4'
        Info: Total cell delay = 1.998 ns ( 43.85 % )
        Info: Total interconnect delay = 2.558 ns ( 56.15 % )
Info: th for register "inst4" (data pin = "D1", clock pin = "clk") is -2.084 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.497 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X39_Y3_N1; Fanout = 1; REG Node = 'inst4'
        Info: Total cell delay = 1.472 ns ( 58.95 % )
        Info: Total interconnect delay = 1.025 ns ( 41.05 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.730 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W1; Fanout = 1; PIN Node = 'D1'
        Info: 2: + IC(3.692 ns) + CELL(0.053 ns) = 4.575 ns; Loc. = LCCOMB_X39_Y3_N0; Fanout = 1; COMB Node = 'inst4~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.730 ns; Loc. = LCFF_X39_Y3_N1; Fanout = 1; REG Node = 'inst4'
        Info: Total cell delay = 1.038 ns ( 21.95 % )
        Info: Total interconnect delay = 3.692 ns ( 78.05 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 172 megabytes
    Info: Processing ended: Tue Sep 07 15:04:53 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


