{
	"author": ["Hiroki Matsutani", "Michihiro Koibuchi", "Hideharu Amano", "Tsutomu Yoshinaga"],
	"booktitle": "HPCA",
	"crossref": "conf/hpca/2009",
	"dblpkey": "conf/hpca/MatsutaniKAY09",
	"doi": "10.1109/HPCA.2009.4798274",
	"ee": "http://dx.doi.org/10.1109/HPCA.2009.4798274",
	"pages": "367-378",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["predict", "router", "yet", "anoth", "low", "latenc", "on", "chip", "router", "architectur"],
	"tag": ["architecture", "latency", "predict"],
	"title": "Prediction router: Yet another low latency on-chip router architecture",
	"type": "inproceedings",
	"venue": "HPCA",
	"year": 2009
}