{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678114589063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678114589063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 15:56:28 2023 " "Processing started: Mon Mar 06 15:56:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678114589063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678114589063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARP -c ARP " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARP -c ARP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678114589064 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1678114589648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ARP " "Found entity 1: ARP" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/add_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/add_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_1 " "Found entity 1: add_1" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/add_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/add_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_8 " "Found entity 1: add_8" {  } { { "arithmetic/add_8.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/add_16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/add_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_16 " "Found entity 1: add_16" {  } { { "arithmetic/add_16.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/add_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/add_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_32 " "Found entity 1: add_32" {  } { { "arithmetic/add_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/add_sub_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/add_sub_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_32 " "Found entity 1: add_sub_32" {  } { { "arithmetic/add_sub_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_sub_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/xor32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/xor32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xor32 " "Found entity 1: xor32" {  } { { "arithmetic/xor32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/xor32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/or32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/or32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "arithmetic/or32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/or32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/and32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/and32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "arithmetic/and32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/and32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft1l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft1l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft1l32 " "Found entity 1: shft1l32" {  } { { "arithmetic/shft1l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft1l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft2l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft2l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft2l32 " "Found entity 1: shft2l32" {  } { { "arithmetic/shft2l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft2l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft4l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft4l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft4l32 " "Found entity 1: shft4l32" {  } { { "arithmetic/shft4l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft4l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft8l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft8l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft8l32 " "Found entity 1: shft8l32" {  } { { "arithmetic/shft8l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft8l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft12l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft12l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft12l32 " "Found entity 1: shft12l32" {  } { { "arithmetic/shft12l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft12l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft16l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft16l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft16l32 " "Found entity 1: shft16l32" {  } { { "arithmetic/shft16l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft16l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shftl32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shftl32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shftl32 " "Found entity 1: shftl32" {  } { { "arithmetic/shftl32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shftl32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft1r32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft1r32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft1r32 " "Found entity 1: shft1r32" {  } { { "arithmetic/shft1r32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft1r32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft2r32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft2r32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft2r32 " "Found entity 1: shft2r32" {  } { { "arithmetic/shft2r32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft2r32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft4r32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft4r32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft4r32 " "Found entity 1: shft4r32" {  } { { "arithmetic/shft4r32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft4r32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft8r32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft8r32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft8r32 " "Found entity 1: shft8r32" {  } { { "arithmetic/shft8r32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft8r32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft16r32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft16r32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft16r32 " "Found entity 1: shft16r32" {  } { { "arithmetic/shft16r32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft16r32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shftr32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shftr32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shftr32 " "Found entity 1: shftr32" {  } { { "arithmetic/shftr32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shftr32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp4 " "Found entity 1: cmp4" {  } { { "arithmetic/cmp4.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp8 " "Found entity 1: cmp8" {  } { { "arithmetic/cmp8.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp16 " "Found entity 1: cmp16" {  } { { "arithmetic/cmp16.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp32 " "Found entity 1: cmp32" {  } { { "arithmetic/cmp32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp32s.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp32s.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp32s " "Found entity 1: cmp32s" {  } { { "arithmetic/cmp32s.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp32s.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/slt32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/slt32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 slt32 " "Found entity 1: slt32" {  } { { "arithmetic/slt32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/slt32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/sltu32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/sltu32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sltu32 " "Found entity 1: sltu32" {  } { { "arithmetic/sltu32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/sltu32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext8_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext8_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext8_32 " "Found entity 1: signext8_32" {  } { { "arithmetic/signext8_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext8_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext12_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext12_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext12_32 " "Found entity 1: signext12_32" {  } { { "arithmetic/signext12_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext12_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext13_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext13_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext13_32 " "Found entity 1: signext13_32" {  } { { "arithmetic/signext13_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext13_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext14_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext14_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext14_32 " "Found entity 1: signext14_32" {  } { { "arithmetic/signext14_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext14_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext16_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext16_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext16_32 " "Found entity 1: signext16_32" {  } { { "arithmetic/signext16_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext16_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext20_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext20_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext20_32 " "Found entity 1: signext20_32" {  } { { "arithmetic/signext20_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext20_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext21_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext21_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext21_32 " "Found entity 1: signext21_32" {  } { { "arithmetic/signext21_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext21_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext22_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext22_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext22_32 " "Found entity 1: signext22_32" {  } { { "arithmetic/signext22_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext22_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/zeroext8_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/zeroext8_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zeroext8_32 " "Found entity 1: zeroext8_32" {  } { { "arithmetic/zeroext8_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/zeroext8_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/zeroext16_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/zeroext16_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zeroext16_32 " "Found entity 1: zeroext16_32" {  } { { "arithmetic/zeroext16_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/zeroext16_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/cd4_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/cd4_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cd4_2 " "Found entity 1: cd4_2" {  } { { "logic/cd4_2.bdf" "" { Schematic "C:/projects/ARP/logic/cd4_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/cd8_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/cd8_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cd8_3 " "Found entity 1: cd8_3" {  } { { "logic/cd8_3.bdf" "" { Schematic "C:/projects/ARP/logic/cd8_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/dc2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/dc2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dc2_4 " "Found entity 1: dc2_4" {  } { { "logic/dc2_4.bdf" "" { Schematic "C:/projects/ARP/logic/dc2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/dc3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/dc3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dc3_8 " "Found entity 1: dc3_8" {  } { { "logic/dc3_8.bdf" "" { Schematic "C:/projects/ARP/logic/dc3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx2_1b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx2_1b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx2_1b " "Found entity 1: mx2_1b" {  } { { "logic/mx2_1b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_1b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx2_2b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx2_2b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx2_2b " "Found entity 1: mx2_2b" {  } { { "logic/mx2_2b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_2b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx2_3b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx2_3b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx2_3b " "Found entity 1: mx2_3b" {  } { { "logic/mx2_3b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_3b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx2_32b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx2_32b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx2_32b " "Found entity 1: mx2_32b" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx4_4b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx4_4b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx4_4b " "Found entity 1: mx4_4b" {  } { { "logic/mx4_4b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_4b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx4_12b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx4_12b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx4_12b " "Found entity 1: mx4_12b" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx4_32b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx4_32b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx4_32b " "Found entity 1: mx4_32b" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx8_32b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx8_32b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx8_32b " "Found entity 1: mx8_32b" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg1_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg1_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg1_ld_clr " "Found entity 1: reg1_ld_clr" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg1_ld_clr_inc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg1_ld_clr_inc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg1_ld_clr_inc " "Found entity 1: reg1_ld_clr_inc" {  } { { "registers/reg1_ld_clr_inc.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr_inc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg4_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg4_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4_ld_clr " "Found entity 1: reg4_ld_clr" {  } { { "registers/reg4_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg4_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg8_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg8_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg8_ld_clr " "Found entity 1: reg8_ld_clr" {  } { { "registers/reg8_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg8_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg10_ld_clr_inc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg10_ld_clr_inc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg10_ld_clr_inc " "Found entity 1: reg10_ld_clr_inc" {  } { { "registers/reg10_ld_clr_inc.bdf" "" { Schematic "C:/projects/ARP/registers/reg10_ld_clr_inc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg11_ld_clr_inc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg11_ld_clr_inc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg11_ld_clr_inc " "Found entity 1: reg11_ld_clr_inc" {  } { { "registers/reg11_ld_clr_inc.bdf" "" { Schematic "C:/projects/ARP/registers/reg11_ld_clr_inc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg16_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg16_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg16_ld_clr " "Found entity 1: reg16_ld_clr" {  } { { "registers/reg16_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg16_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg20_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg20_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg20_ld_clr " "Found entity 1: reg20_ld_clr" {  } { { "registers/reg20_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg20_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg32_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg32_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg32_ld_clr " "Found entity 1: reg32_ld_clr" {  } { { "registers/reg32_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg32_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/rv32i.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/rv32i.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i " "Found entity 1: rv32i" {  } { { "rv32i/rv32i.bdf" "" { Schematic "C:/projects/ARP/rv32i/rv32i.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "rv32i/alu.bdf" "" { Schematic "C:/projects/ARP/rv32i/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/bus_interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/bus_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bus_interface " "Found entity 1: bus_interface" {  } { { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/instrdc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/instrdc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instrdc " "Found entity 1: instrdc" {  } { { "rv32i/instrdc.bdf" "" { Schematic "C:/projects/ARP/rv32i/instrdc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/instrreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/instrreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instrreg " "Found entity 1: instrreg" {  } { { "rv32i/instrreg.bdf" "" { Schematic "C:/projects/ARP/rv32i/instrreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "rv32i/pc.bdf" "" { Schematic "C:/projects/ARP/rv32i/pc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/regfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/regfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "rv32i/regfile.bdf" "" { Schematic "C:/projects/ARP/rv32i/regfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/tc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/tc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tc " "Found entity 1: tc" {  } { { "rv32i/tc.bdf" "" { Schematic "C:/projects/ARP/rv32i/tc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114589934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114589934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram/sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-SYN " "Found design unit 1: sram-SYN" {  } { { "sram/sram.vhd" "" { Text "C:/projects/ARP/sram/sram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590354 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram/sram.vhd" "" { Text "C:/projects/ARP/sram/sram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/sram_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sram/sram_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sram_controller " "Found entity 1: sram_controller" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/gpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/gpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gpu " "Found entity 1: gpu" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dif.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dif.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dif " "Found entity 1: dif" {  } { { "gpu/dif.bdf" "" { Schematic "C:/projects/ARP/gpu/dif.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_init " "Found entity 1: dram_init" {  } { { "gpu/dram_init.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/gmc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/gmc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gmc " "Found entity 1: gmc" {  } { { "gpu/gmc.bdf" "" { Schematic "C:/projects/ARP/gpu/gmc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_hva.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_hva.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_hva " "Found entity 1: vga_hva" {  } { { "gpu/vga_hva.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hva.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_hfp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_hfp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_hfp " "Found entity 1: vga_hfp" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_hsp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_hsp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_hsp " "Found entity 1: vga_hsp" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_hbp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_hbp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_hbp " "Found entity 1: vga_hbp" {  } { { "gpu/vga_hbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hbp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_vva.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_vva.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_vva " "Found entity 1: vga_vva" {  } { { "gpu/vga_vva.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_vva.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_vfp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_vfp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_vfp " "Found entity 1: vga_vfp" {  } { { "gpu/vga_vfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_vfp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_vsp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_vsp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_vsp " "Found entity 1: vga_vsp" {  } { { "gpu/vga_vsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_vsp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_vbp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_vbp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_vbp " "Found entity 1: vga_vbp" {  } { { "gpu/vga_vbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_vbp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_act_b1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_act_b1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_act_b1 " "Found entity 1: dram_act_b1" {  } { { "gpu/dram_act_b1.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_act_b1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_rd_b1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_rd_b1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_rd_b1 " "Found entity 1: dram_rd_b1" {  } { { "gpu/dram_rd_b1.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_rd_b1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_init_precharge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_init_precharge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_init_precharge " "Found entity 1: dram_init_precharge" {  } { { "gpu/dram_init_precharge.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_init_precharge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_init_autoref1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_init_autoref1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_init_autoref1 " "Found entity 1: dram_init_autoref1" {  } { { "gpu/dram_init_autoref1.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_init_autoref1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_init_autoref2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_init_autoref2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_init_autoref2 " "Found entity 1: dram_init_autoref2" {  } { { "gpu/dram_init_autoref2.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_init_autoref2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_init_ldmr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_init_ldmr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_init_ldmr " "Found entity 1: dram_init_ldmr" {  } { { "gpu/dram_init_ldmr.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_init_ldmr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_mr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_mr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_mr " "Found entity 1: dram_mr" {  } { { "gpu/dram_mr.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_mr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_init_done.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_init_done.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_init_done " "Found entity 1: dram_init_done" {  } { { "gpu/dram_init_done.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_init_done.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_act_b2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_act_b2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_act_b2 " "Found entity 1: dram_act_b2" {  } { { "gpu/dram_act_b2.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_act_b2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_rd_b2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_rd_b2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_rd_b2 " "Found entity 1: dram_rd_b2" {  } { { "gpu/dram_rd_b2.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_rd_b2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_act_b3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_act_b3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_act_b3 " "Found entity 1: dram_act_b3" {  } { { "gpu/dram_act_b3.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_act_b3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_rd_b3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_rd_b3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_rd_b3 " "Found entity 1: dram_rd_b3" {  } { { "gpu/dram_rd_b3.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_rd_b3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_rd_b0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_rd_b0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_rd_b0 " "Found entity 1: dram_rd_b0" {  } { { "gpu/dram_rd_b0.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_rd_b0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_precharge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_precharge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_precharge " "Found entity 1: dram_precharge" {  } { { "gpu/dram_precharge.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_precharge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_act_b0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_act_b0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_act_b0 " "Found entity 1: dram_act_b0" {  } { { "gpu/dram_act_b0.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_act_b0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg13_ld_clr_inc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg13_ld_clr_inc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg13_ld_clr_inc " "Found entity 1: reg13_ld_clr_inc" {  } { { "registers/reg13_ld_clr_inc.bdf" "" { Schematic "C:/projects/ARP/registers/reg13_ld_clr_inc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/rtc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/rtc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rtc " "Found entity 1: rtc" {  } { { "gpu/rtc.bdf" "" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp32u.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp32u.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp32u " "Found entity 1: cmp32u" {  } { { "arithmetic/cmp32u.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp32u.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp10u.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp10u.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp10u " "Found entity 1: cmp10u" {  } { { "arithmetic/cmp10u.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp10u.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants/zero32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file constants/zero32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zero32 " "Found entity 1: zero32" {  } { { "constants/zero32.bdf" "" { Schematic "C:/projects/ARP/constants/zero32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants/true32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file constants/true32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 true32 " "Found entity 1: true32" {  } { { "constants/true32.bdf" "" { Schematic "C:/projects/ARP/constants/true32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants/dram_cond_va.bdf 1 1 " "Found 1 design units, including 1 entities, in source file constants/dram_cond_va.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_cond_va " "Found entity 1: dram_cond_va" {  } { { "constants/dram_cond_va.bdf" "" { Schematic "C:/projects/ARP/constants/dram_cond_va.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants/dram_cond_bp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file constants/dram_cond_bp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_cond_bp " "Found entity 1: dram_cond_bp" {  } { { "constants/dram_cond_bp.bdf" "" { Schematic "C:/projects/ARP/constants/dram_cond_bp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/inc12.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/inc12.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 inc12 " "Found entity 1: inc12" {  } { { "arithmetic/inc12.bdf" "" { Schematic "C:/projects/ARP/arithmetic/inc12.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dram_inst_dc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dram_inst_dc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dram_inst_dc " "Found entity 1: dram_inst_dc" {  } { { "gpu/dram_inst_dc.bdf" "" { Schematic "C:/projects/ARP/gpu/dram_inst_dc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "misc/dbgif.bdf 1 1 " "Found 1 design units, including 1 entities, in source file misc/dbgif.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dbgif " "Found entity 1: dbgif" {  } { { "misc/dbgif.bdf" "" { Schematic "C:/projects/ARP/misc/dbgif.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg4_ld_clr_inc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg4_ld_clr_inc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4_ld_clr_inc " "Found entity 1: reg4_ld_clr_inc" {  } { { "registers/reg4_ld_clr_inc.bdf" "" { Schematic "C:/projects/ARP/registers/reg4_ld_clr_inc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg3_ld_clr_inc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg3_ld_clr_inc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg3_ld_clr_inc " "Found entity 1: reg3_ld_clr_inc" {  } { { "registers/reg3_ld_clr_inc.bdf" "" { Schematic "C:/projects/ARP/registers/reg3_ld_clr_inc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg2_ld_clr_inc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg2_ld_clr_inc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg2_ld_clr_inc " "Found entity 1: reg2_ld_clr_inc" {  } { { "registers/reg2_ld_clr_inc.bdf" "" { Schematic "C:/projects/ARP/registers/reg2_ld_clr_inc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx2_12b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx2_12b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx2_12b " "Found entity 1: mx2_12b" {  } { { "logic/mx2_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_12b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "misc/rv32i_debug.bdf 1 1 " "Found 1 design units, including 1 entities, in source file misc/rv32i_debug.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_debug " "Found entity 1: rv32i_debug" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114590478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114590478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARP " "Elaborating entity \"ARP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678114590846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpu gpu:inst " "Elaborating entity \"gpu\" for hierarchy \"gpu:inst\"" {  } { { "ARP.bdf" "inst" { Schematic "C:/projects/ARP/ARP.bdf" { { 408 904 1136 728 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590849 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "RD " "Pin \"RD\" not connected" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 344 264 440 360 "RD" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1678114590850 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "WR " "Pin \"WR\" not connected" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 360 264 440 376 "WR" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1678114590850 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ABUS " "Pin \"ABUS\" not connected" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 312 264 440 328 "ABUS\[31..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1678114590850 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DBUS " "Pin \"DBUS\" not connected" {  } { { "gpu/gpu.bdf" "" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 328 264 440 344 "DBUS\[31..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1678114590850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gmc gpu:inst\|gmc:inst1 " "Elaborating entity \"gmc\" for hierarchy \"gpu:inst\|gmc:inst1\"" {  } { { "gpu/gpu.bdf" "inst1" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { -16 752 960 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590852 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TRI inst1 " "Primitive \"TRI\" of instance \"inst1\" not used" {  } { { "gpu/gmc.bdf" "" { Schematic "C:/projects/ARP/gpu/gmc.bdf" { { 48 1312 1360 80 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1678114590853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtc gpu:inst\|gmc:inst1\|rtc:inst5 " "Elaborating entity \"rtc\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\"" {  } { { "gpu/gmc.bdf" "inst5" { Schematic "C:/projects/ARP/gpu/gmc.bdf" { { -104 560 776 56 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp10u gpu:inst\|gmc:inst1\|rtc:inst5\|cmp10u:inst19 " "Elaborating entity \"cmp10u\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|cmp10u:inst19\"" {  } { { "gpu/rtc.bdf" "inst19" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -720 304 400 -624 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp16 gpu:inst\|gmc:inst1\|rtc:inst5\|cmp10u:inst19\|cmp16:inst " "Elaborating entity \"cmp16\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|cmp10u:inst19\|cmp16:inst\"" {  } { { "arithmetic/cmp10u.bdf" "inst" { Schematic "C:/projects/ARP/arithmetic/cmp10u.bdf" { { 160 560 672 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp8 gpu:inst\|gmc:inst1\|rtc:inst5\|cmp10u:inst19\|cmp16:inst\|cmp8:inst3 " "Elaborating entity \"cmp8\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|cmp10u:inst19\|cmp16:inst\|cmp8:inst3\"" {  } { { "arithmetic/cmp16.bdf" "inst3" { Schematic "C:/projects/ARP/arithmetic/cmp16.bdf" { { 384 584 680 512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp4 gpu:inst\|gmc:inst1\|rtc:inst5\|cmp10u:inst19\|cmp16:inst\|cmp8:inst3\|cmp4:inst1 " "Elaborating entity \"cmp4\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|cmp10u:inst19\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\"" {  } { { "arithmetic/cmp8.bdf" "inst1" { Schematic "C:/projects/ARP/arithmetic/cmp8.bdf" { { 280 488 584 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_cond_va gpu:inst\|gmc:inst1\|rtc:inst5\|dram_cond_va:inst21 " "Elaborating entity \"dram_cond_va\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|dram_cond_va:inst21\"" {  } { { "gpu/rtc.bdf" "inst21" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -704 -8 160 -608 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_cond_bp gpu:inst\|gmc:inst1\|rtc:inst5\|dram_cond_bp:inst22 " "Elaborating entity \"dram_cond_bp\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|dram_cond_bp:inst22\"" {  } { { "gpu/rtc.bdf" "inst22" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -816 -8 160 -720 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_act_b0 gpu:inst\|gmc:inst1\|rtc:inst5\|dram_act_b0:inst14 " "Elaborating entity \"dram_act_b0\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|dram_act_b0:inst14\"" {  } { { "gpu/rtc.bdf" "inst14" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -144 208 400 -48 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_act_b2 gpu:inst\|gmc:inst1\|rtc:inst5\|dram_act_b2:inst11 " "Elaborating entity \"dram_act_b2\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|dram_act_b2:inst11\"" {  } { { "gpu/rtc.bdf" "inst11" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -336 208 400 -240 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_act_b1 gpu:inst\|gmc:inst1\|rtc:inst5\|dram_act_b1:inst " "Elaborating entity \"dram_act_b1\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|dram_act_b1:inst\"" {  } { { "gpu/rtc.bdf" "inst" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -240 208 400 -144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_act_b3 gpu:inst\|gmc:inst1\|rtc:inst5\|dram_act_b3:inst12 " "Elaborating entity \"dram_act_b3\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|dram_act_b3:inst12\"" {  } { { "gpu/rtc.bdf" "inst12" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -432 208 400 -336 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_rd_b2 gpu:inst\|gmc:inst1\|rtc:inst5\|dram_rd_b2:inst2 " "Elaborating entity \"dram_rd_b2\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|dram_rd_b2:inst2\"" {  } { { "gpu/rtc.bdf" "inst2" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { 144 216 400 240 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_rd_b1 gpu:inst\|gmc:inst1\|rtc:inst5\|dram_rd_b1:inst3 " "Elaborating entity \"dram_rd_b1\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|dram_rd_b1:inst3\"" {  } { { "gpu/rtc.bdf" "inst3" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { 48 216 400 144 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_rd_b3 gpu:inst\|gmc:inst1\|rtc:inst5\|dram_rd_b3:inst13 " "Elaborating entity \"dram_rd_b3\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|dram_rd_b3:inst13\"" {  } { { "gpu/rtc.bdf" "inst13" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { 240 216 400 336 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_rd_b0 gpu:inst\|gmc:inst1\|rtc:inst5\|dram_rd_b0:inst15 " "Elaborating entity \"dram_rd_b0\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|dram_rd_b0:inst15\"" {  } { { "gpu/rtc.bdf" "inst15" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -48 216 400 48 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_precharge gpu:inst\|gmc:inst1\|rtc:inst5\|dram_precharge:inst18 " "Elaborating entity \"dram_precharge\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|dram_precharge:inst18\"" {  } { { "gpu/rtc.bdf" "inst18" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -936 192 400 -840 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cd4_2 gpu:inst\|gmc:inst1\|rtc:inst5\|cd4_2:inst4 " "Elaborating entity \"cd4_2\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|cd4_2:inst4\"" {  } { { "gpu/rtc.bdf" "inst4" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -104 656 752 24 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx4_12b gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41 " "Elaborating entity \"mx4_12b\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\"" {  } { { "gpu/rtc.bdf" "inst41" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -880 1216 1360 -752 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc2_4 gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|dc2_4:inst " "Elaborating entity \"dc2_4\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|dc2_4:inst\"" {  } { { "logic/mx4_12b.bdf" "inst" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 184 688 784 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc12 gpu:inst\|gmc:inst1\|rtc:inst5\|inc12:inst48 " "Elaborating entity \"inc12\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|inc12:inst48\"" {  } { { "gpu/rtc.bdf" "inst48" { Schematic "C:/projects/ARP/gpu/rtc.bdf" { { -760 1024 1168 -664 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16 gpu:inst\|gmc:inst1\|rtc:inst5\|inc12:inst48\|add_16:inst " "Elaborating entity \"add_16\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|inc12:inst48\|add_16:inst\"" {  } { { "arithmetic/inc12.bdf" "inst" { Schematic "C:/projects/ARP/arithmetic/inc12.bdf" { { 192 552 696 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_8 gpu:inst\|gmc:inst1\|rtc:inst5\|inc12:inst48\|add_16:inst\|add_8:inst1 " "Elaborating entity \"add_8\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|inc12:inst48\|add_16:inst\|add_8:inst1\"" {  } { { "arithmetic/add_16.bdf" "inst1" { Schematic "C:/projects/ARP/arithmetic/add_16.bdf" { { 280 360 488 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_1 gpu:inst\|gmc:inst1\|rtc:inst5\|inc12:inst48\|add_16:inst\|add_8:inst1\|add_1:inst9 " "Elaborating entity \"add_1\" for hierarchy \"gpu:inst\|gmc:inst1\|rtc:inst5\|inc12:inst48\|add_16:inst\|add_8:inst1\|add_1:inst9\"" {  } { { "arithmetic/add_8.bdf" "inst9" { Schematic "C:/projects/ARP/arithmetic/add_8.bdf" { { 200 1480 1576 296 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_init gpu:inst\|gmc:inst1\|dram_init:inst " "Elaborating entity \"dram_init\" for hierarchy \"gpu:inst\|gmc:inst1\|dram_init:inst\"" {  } { { "gpu/gmc.bdf" "inst" { Schematic "C:/projects/ARP/gpu/gmc.bdf" { { -248 560 776 -120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_init_precharge gpu:inst\|gmc:inst1\|dram_init:inst\|dram_init_precharge:inst4 " "Elaborating entity \"dram_init_precharge\" for hierarchy \"gpu:inst\|gmc:inst1\|dram_init:inst\|dram_init_precharge:inst4\"" {  } { { "gpu/dram_init.bdf" "inst4" { Schematic "C:/projects/ARP/gpu/dram_init.bdf" { { 232 528 624 488 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg13_ld_clr_inc gpu:inst\|gmc:inst1\|dram_init:inst\|reg13_ld_clr_inc:inst " "Elaborating entity \"reg13_ld_clr_inc\" for hierarchy \"gpu:inst\|gmc:inst1\|dram_init:inst\|reg13_ld_clr_inc:inst\"" {  } { { "gpu/dram_init.bdf" "inst" { Schematic "C:/projects/ARP/gpu/dram_init.bdf" { { 184 336 512 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1_ld_clr_inc gpu:inst\|gmc:inst1\|dram_init:inst\|reg13_ld_clr_inc:inst\|reg1_ld_clr_inc:inst7 " "Elaborating entity \"reg1_ld_clr_inc\" for hierarchy \"gpu:inst\|gmc:inst1\|dram_init:inst\|reg13_ld_clr_inc:inst\|reg1_ld_clr_inc:inst7\"" {  } { { "registers/reg13_ld_clr_inc.bdf" "inst7" { Schematic "C:/projects/ARP/registers/reg13_ld_clr_inc.bdf" { { 312 440 552 440 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_init_done gpu:inst\|gmc:inst1\|dram_init:inst\|dram_init_done:inst9 " "Elaborating entity \"dram_init_done\" for hierarchy \"gpu:inst\|gmc:inst1\|dram_init:inst\|dram_init_done:inst9\"" {  } { { "gpu/dram_init.bdf" "inst9" { Schematic "C:/projects/ARP/gpu/dram_init.bdf" { { 232 912 1008 456 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_init_autoref1 gpu:inst\|gmc:inst1\|dram_init:inst\|dram_init_autoref1:inst5 " "Elaborating entity \"dram_init_autoref1\" for hierarchy \"gpu:inst\|gmc:inst1\|dram_init:inst\|dram_init_autoref1:inst5\"" {  } { { "gpu/dram_init.bdf" "inst5" { Schematic "C:/projects/ARP/gpu/dram_init.bdf" { { 232 624 720 480 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_init_autoref2 gpu:inst\|gmc:inst1\|dram_init:inst\|dram_init_autoref2:inst6 " "Elaborating entity \"dram_init_autoref2\" for hierarchy \"gpu:inst\|gmc:inst1\|dram_init:inst\|dram_init_autoref2:inst6\"" {  } { { "gpu/dram_init.bdf" "inst6" { Schematic "C:/projects/ARP/gpu/dram_init.bdf" { { 232 720 816 480 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_init_ldmr gpu:inst\|gmc:inst1\|dram_init:inst\|dram_init_ldmr:inst7 " "Elaborating entity \"dram_init_ldmr\" for hierarchy \"gpu:inst\|gmc:inst1\|dram_init:inst\|dram_init_ldmr:inst7\"" {  } { { "gpu/dram_init.bdf" "inst7" { Schematic "C:/projects/ARP/gpu/dram_init.bdf" { { 232 816 912 456 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_mr gpu:inst\|gmc:inst1\|dram_init:inst\|dram_mr:inst8 " "Elaborating entity \"dram_mr\" for hierarchy \"gpu:inst\|gmc:inst1\|dram_init:inst\|dram_mr:inst8\"" {  } { { "gpu/dram_init.bdf" "inst8" { Schematic "C:/projects/ARP/gpu/dram_init.bdf" { { 592 672 864 688 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_inst_dc gpu:inst\|gmc:inst1\|dram_inst_dc:inst10 " "Elaborating entity \"dram_inst_dc\" for hierarchy \"gpu:inst\|gmc:inst1\|dram_inst_dc:inst10\"" {  } { { "gpu/gmc.bdf" "inst10" { Schematic "C:/projects/ARP/gpu/gmc.bdf" { { 112 1112 1344 272 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cd8_3 gpu:inst\|gmc:inst1\|dram_inst_dc:inst10\|cd8_3:inst2 " "Elaborating entity \"cd8_3\" for hierarchy \"gpu:inst\|gmc:inst1\|dram_inst_dc:inst10\|cd8_3:inst2\"" {  } { { "gpu/dram_inst_dc.bdf" "inst2" { Schematic "C:/projects/ARP/gpu/dram_inst_dc.bdf" { { 104 928 1024 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx2_2b gpu:inst\|gmc:inst1\|dram_inst_dc:inst10\|cd8_3:inst2\|mx2_2b:inst3 " "Elaborating entity \"mx2_2b\" for hierarchy \"gpu:inst\|gmc:inst1\|dram_inst_dc:inst10\|cd8_3:inst2\|mx2_2b:inst3\"" {  } { { "logic/cd8_3.bdf" "inst3" { Schematic "C:/projects/ARP/logic/cd8_3.bdf" { { 208 712 840 304 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114590996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dif gpu:inst\|dif:inst " "Elaborating entity \"dif\" for hierarchy \"gpu:inst\|dif:inst\"" {  } { { "gpu/gpu.bdf" "inst" { Schematic "C:/projects/ARP/gpu/gpu.bdf" { { 256 752 960 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591000 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "SRFF inst15 " "Primitive \"SRFF\" of instance \"inst15\" not used" {  } { { "gpu/dif.bdf" "" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 608 944 1008 688 "inst15" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1678114591001 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "SRFF inst17 " "Primitive \"SRFF\" of instance \"inst17\" not used" {  } { { "gpu/dif.bdf" "" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 800 944 1008 880 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1678114591001 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "SRFF inst4 " "Primitive \"SRFF\" of instance \"inst4\" not used" {  } { { "gpu/dif.bdf" "" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 160 944 1008 240 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1678114591001 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "SRFF inst6 " "Primitive \"SRFF\" of instance \"inst6\" not used" {  } { { "gpu/dif.bdf" "" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 352 944 1008 432 "inst6" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1678114591001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_vsp gpu:inst\|dif:inst\|vga_vsp:inst35 " "Elaborating entity \"vga_vsp\" for hierarchy \"gpu:inst\|dif:inst\|vga_vsp:inst35\"" {  } { { "gpu/dif.bdf" "inst35" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 696 744 880 792 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg10_ld_clr_inc gpu:inst\|dif:inst\|reg10_ld_clr_inc:inst2 " "Elaborating entity \"reg10_ld_clr_inc\" for hierarchy \"gpu:inst\|dif:inst\|reg10_ld_clr_inc:inst2\"" {  } { { "gpu/dif.bdf" "inst2" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 504 544 704 632 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_vva gpu:inst\|dif:inst\|vga_vva:inst25 " "Elaborating entity \"vga_vva\" for hierarchy \"gpu:inst\|dif:inst\|vga_vva:inst25\"" {  } { { "gpu/dif.bdf" "inst25" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 504 736 880 600 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_hva gpu:inst\|dif:inst\|vga_hva:inst12 " "Elaborating entity \"vga_hva\" for hierarchy \"gpu:inst\|dif:inst\|vga_hva:inst12\"" {  } { { "gpu/dif.bdf" "inst12" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 56 736 880 152 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg11_ld_clr_inc gpu:inst\|dif:inst\|reg11_ld_clr_inc:inst " "Elaborating entity \"reg11_ld_clr_inc\" for hierarchy \"gpu:inst\|dif:inst\|reg11_ld_clr_inc:inst\"" {  } { { "gpu/dif.bdf" "inst" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 56 528 704 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_vbp gpu:inst\|dif:inst\|vga_vbp:inst36 " "Elaborating entity \"vga_vbp\" for hierarchy \"gpu:inst\|dif:inst\|vga_vbp:inst36\"" {  } { { "gpu/dif.bdf" "inst36" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 792 744 880 888 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_hsp gpu:inst\|dif:inst\|vga_hsp:inst1 " "Elaborating entity \"vga_hsp\" for hierarchy \"gpu:inst\|dif:inst\|vga_hsp:inst1\"" {  } { { "gpu/dif.bdf" "inst1" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 248 736 880 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591041 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "nA\[10..3\] " "Not all bits in bus \"nA\[10..3\]\" are used" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { { 408 840 904 424 "nA\[3\]" "" } { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } { 376 840 904 392 "nA\[5\]" "" } { 344 840 904 360 "nA\[7\]" "" } { 296 840 904 312 "nA\[10\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1678114591042 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "nA " "Converted elements in bus name \"nA\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[3\] nA3 " "Converted element name(s) from \"nA\[3\]\" to \"nA3\"" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { { 408 840 904 424 "nA\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591042 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[10\] nA10 " "Converted element name(s) from \"nA\[10\]\" to \"nA10\"" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591042 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[7\] nA7 " "Converted element name(s) from \"nA\[7\]\" to \"nA7\"" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591042 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[5\] nA5 " "Converted element name(s) from \"nA\[5\]\" to \"nA5\"" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591042 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[3\] nA3 " "Converted element name(s) from \"nA\[3\]\" to \"nA3\"" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591042 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[5\] nA5 " "Converted element name(s) from \"nA\[5\]\" to \"nA5\"" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { { 376 840 904 392 "nA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591042 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[7\] nA7 " "Converted element name(s) from \"nA\[7\]\" to \"nA7\"" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { { 344 840 904 360 "nA\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591042 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[10\] nA10 " "Converted element name(s) from \"nA\[10\]\" to \"nA10\"" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { { 296 840 904 312 "nA\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591042 ""}  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { { 408 840 904 424 "nA\[3\]" "" } { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } { 306 824 840 426 "nA\[10\],nA\[7\],nA\[5\],nA\[3\]" "" } { 376 840 904 392 "nA\[5\]" "" } { 344 840 904 360 "nA\[7\]" "" } { 296 840 904 312 "nA\[10\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1678114591042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_hbp gpu:inst\|dif:inst\|vga_hbp:inst7 " "Elaborating entity \"vga_hbp\" for hierarchy \"gpu:inst\|dif:inst\|vga_hbp:inst7\"" {  } { { "gpu/dif.bdf" "inst7" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 344 736 880 440 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591045 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "nA\[10..4\] " "Not all bits in bus \"nA\[10..4\]\" are used" {  } { { "gpu/vga_hbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hbp.bdf" { { 384 888 952 400 "nA\[4\]" "" } { 300 872 888 400 "nA\[10\],nA\[5\],nA\[4\]" "" } { 300 872 888 400 "nA\[10\],nA\[5\],nA\[4\]" "" } { 300 872 888 400 "nA\[10\],nA\[5\],nA\[4\]" "" } { 368 888 952 384 "nA\[5\]" "" } { 288 888 952 304 "nA\[10\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1678114591046 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "nA " "Converted elements in bus name \"nA\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[4\] nA4 " "Converted element name(s) from \"nA\[4\]\" to \"nA4\"" {  } { { "gpu/vga_hbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hbp.bdf" { { 384 888 952 400 "nA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591046 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[10\] nA10 " "Converted element name(s) from \"nA\[10\]\" to \"nA10\"" {  } { { "gpu/vga_hbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hbp.bdf" { { 300 872 888 400 "nA\[10\],nA\[5\],nA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591046 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[5\] nA5 " "Converted element name(s) from \"nA\[5\]\" to \"nA5\"" {  } { { "gpu/vga_hbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hbp.bdf" { { 300 872 888 400 "nA\[10\],nA\[5\],nA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591046 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[4\] nA4 " "Converted element name(s) from \"nA\[4\]\" to \"nA4\"" {  } { { "gpu/vga_hbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hbp.bdf" { { 300 872 888 400 "nA\[10\],nA\[5\],nA\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591046 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[5\] nA5 " "Converted element name(s) from \"nA\[5\]\" to \"nA5\"" {  } { { "gpu/vga_hbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hbp.bdf" { { 368 888 952 384 "nA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591046 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[10\] nA10 " "Converted element name(s) from \"nA\[10\]\" to \"nA10\"" {  } { { "gpu/vga_hbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hbp.bdf" { { 288 888 952 304 "nA\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591046 ""}  } { { "gpu/vga_hbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hbp.bdf" { { 384 888 952 400 "nA\[4\]" "" } { 300 872 888 400 "nA\[10\],nA\[5\],nA\[4\]" "" } { 300 872 888 400 "nA\[10\],nA\[5\],nA\[4\]" "" } { 300 872 888 400 "nA\[10\],nA\[5\],nA\[4\]" "" } { 368 888 952 384 "nA\[5\]" "" } { 288 888 952 304 "nA\[10\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1678114591046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_hfp gpu:inst\|dif:inst\|vga_hfp:inst8 " "Elaborating entity \"vga_hfp\" for hierarchy \"gpu:inst\|dif:inst\|vga_hfp:inst8\"" {  } { { "gpu/dif.bdf" "inst8" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 152 736 880 248 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591048 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "nA\[10..5\] " "Not all bits in bus \"nA\[10..5\]\" are used" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { { 168 600 664 184 "nA\[5\]" "" } { 152 600 664 168 "nA\[6\]" "" } { 136 600 664 152 "nA\[7\]" "" } { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } { 88 600 664 104 "nA\[10\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1678114591049 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "nA " "Converted elements in bus name \"nA\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[5\] nA5 " "Converted element name(s) from \"nA\[5\]\" to \"nA5\"" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { { 168 600 664 184 "nA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591049 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[6\] nA6 " "Converted element name(s) from \"nA\[6\]\" to \"nA6\"" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { { 152 600 664 168 "nA\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591049 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[7\] nA7 " "Converted element name(s) from \"nA\[7\]\" to \"nA7\"" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { { 136 600 664 152 "nA\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591049 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[10\] nA10 " "Converted element name(s) from \"nA\[10\]\" to \"nA10\"" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591049 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[7\] nA7 " "Converted element name(s) from \"nA\[7\]\" to \"nA7\"" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591049 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[6\] nA6 " "Converted element name(s) from \"nA\[6\]\" to \"nA6\"" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591049 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[5\] nA5 " "Converted element name(s) from \"nA\[5\]\" to \"nA5\"" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591049 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nA\[10\] nA10 " "Converted element name(s) from \"nA\[10\]\" to \"nA10\"" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { { 88 600 664 104 "nA\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591049 ""}  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { { 168 600 664 184 "nA\[5\]" "" } { 152 600 664 168 "nA\[6\]" "" } { 136 600 664 152 "nA\[7\]" "" } { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } { 66 584 600 186 "nA\[10\],nA\[7\],nA\[6\],nA\[5\]" "" } { 88 600 664 104 "nA\[10\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1678114591049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_vfp gpu:inst\|dif:inst\|vga_vfp:inst34 " "Elaborating entity \"vga_vfp\" for hierarchy \"gpu:inst\|dif:inst\|vga_vfp:inst34\"" {  } { { "gpu/dif.bdf" "inst34" { Schematic "C:/projects/ARP/gpu/dif.bdf" { { 600 744 880 696 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_debug rv32i_debug:inst3 " "Elaborating entity \"rv32i_debug\" for hierarchy \"rv32i_debug:inst3\"" {  } { { "ARP.bdf" "inst3" { Schematic "C:/projects/ARP/ARP.bdf" { { 232 576 808 464 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_interface rv32i_debug:inst3\|bus_interface:inst7 " "Elaborating entity \"bus_interface\" for hierarchy \"rv32i_debug:inst3\|bus_interface:inst7\"" {  } { { "misc/rv32i_debug.bdf" "inst7" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 16 192 1552 176 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_32 rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst " "Elaborating entity \"add_32\" for hierarchy \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\"" {  } { { "rv32i/bus_interface.bdf" "inst" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 24 544 688 120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext12_32 rv32i_debug:inst3\|bus_interface:inst7\|signext12_32:inst6 " "Elaborating entity \"signext12_32\" for hierarchy \"rv32i_debug:inst3\|bus_interface:inst7\|signext12_32:inst6\"" {  } { { "rv32i/bus_interface.bdf" "inst6" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 72 352 512 168 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx8_32b rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11 " "Elaborating entity \"mx8_32b\" for hierarchy \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\"" {  } { { "rv32i/bus_interface.bdf" "inst11" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 528 544 688 720 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc3_8 rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|dc3_8:inst " "Elaborating entity \"dc3_8\" for hierarchy \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|dc3_8:inst\"" {  } { { "logic/mx8_32b.bdf" "inst" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 224 928 1024 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext8_32 rv32i_debug:inst3\|bus_interface:inst7\|signext8_32:inst9 " "Elaborating entity \"signext8_32\" for hierarchy \"rv32i_debug:inst3\|bus_interface:inst7\|signext8_32:inst9\"" {  } { { "rv32i/bus_interface.bdf" "inst9" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 256 808 960 352 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext16_32 rv32i_debug:inst3\|bus_interface:inst7\|signext16_32:inst10 " "Elaborating entity \"signext16_32\" for hierarchy \"rv32i_debug:inst3\|bus_interface:inst7\|signext16_32:inst10\"" {  } { { "rv32i/bus_interface.bdf" "inst10" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 368 800 960 464 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroext8_32 rv32i_debug:inst3\|bus_interface:inst7\|zeroext8_32:inst15 " "Elaborating entity \"zeroext8_32\" for hierarchy \"rv32i_debug:inst3\|bus_interface:inst7\|zeroext8_32:inst15\"" {  } { { "rv32i/bus_interface.bdf" "inst15" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 496 808 960 592 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroext16_32 rv32i_debug:inst3\|bus_interface:inst7\|zeroext16_32:inst8 " "Elaborating entity \"zeroext16_32\" for hierarchy \"rv32i_debug:inst3\|bus_interface:inst7\|zeroext16_32:inst8\"" {  } { { "rv32i/bus_interface.bdf" "inst8" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 624 800 960 720 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx4_32b rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1 " "Elaborating entity \"mx4_32b\" for hierarchy \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\"" {  } { { "rv32i/bus_interface.bdf" "inst1" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 384 544 688 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tc rv32i_debug:inst3\|tc:inst9 " "Elaborating entity \"tc\" for hierarchy \"rv32i_debug:inst3\|tc:inst9\"" {  } { { "misc/rv32i_debug.bdf" "inst9" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 744 192 1552 944 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591138 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK SRFF inst10 " "Port \"CLK\" of type SRFF and instance \"inst10\" is missing source signal" {  } { { "rv32i/tc.bdf" "" { Schematic "C:/projects/ARP/rv32i/tc.bdf" { { -56 360 424 24 "inst10" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1678114591140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrdc rv32i_debug:inst3\|tc:inst9\|instrdc:inst " "Elaborating entity \"instrdc\" for hierarchy \"rv32i_debug:inst3\|tc:inst9\|instrdc:inst\"" {  } { { "rv32i/tc.bdf" "inst" { Schematic "C:/projects/ARP/rv32i/tc.bdf" { { 128 -632 -456 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591142 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst7 " "Primitive \"NOT\" of instance \"inst7\" not used" {  } { { "rv32i/instrdc.bdf" "" { Schematic "C:/projects/ARP/rv32i/instrdc.bdf" { { 208 784 816 256 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1678114591142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg2_ld_clr_inc rv32i_debug:inst3\|tc:inst9\|reg2_ld_clr_inc:inst6 " "Elaborating entity \"reg2_ld_clr_inc\" for hierarchy \"rv32i_debug:inst3\|tc:inst9\|reg2_ld_clr_inc:inst6\"" {  } { { "rv32i/tc.bdf" "inst6" { Schematic "C:/projects/ARP/rv32i/tc.bdf" { { -176 -728 -568 -48 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx2_32b rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3 " "Elaborating entity \"mx2_32b\" for hierarchy \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\"" {  } { { "rv32i/tc.bdf" "inst3" { Schematic "C:/projects/ARP/rv32i/tc.bdf" { { 760 360 504 856 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft12l32 rv32i_debug:inst3\|tc:inst9\|shft12l32:inst16 " "Elaborating entity \"shft12l32\" for hierarchy \"rv32i_debug:inst3\|tc:inst9\|shft12l32:inst16\"" {  } { { "rv32i/tc.bdf" "inst16" { Schematic "C:/projects/ARP/rv32i/tc.bdf" { { 544 -216 -72 640 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591156 ""}
{ "Warning" "WSGN_SEARCH_FILE" "constants/pcinc32.bdf 1 1 " "Using design file constants/pcinc32.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pcinc32 " "Found entity 1: pcinc32" {  } { { "pcinc32.bdf" "" { Schematic "c:/projects/arp/constants/pcinc32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114591280 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1678114591280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcinc32 rv32i_debug:inst3\|tc:inst9\|pcinc32:inst15 " "Elaborating entity \"pcinc32\" for hierarchy \"rv32i_debug:inst3\|tc:inst9\|pcinc32:inst15\"" {  } { { "rv32i/tc.bdf" "inst15" { Schematic "C:/projects/ARP/rv32i/tc.bdf" { { 704 -192 -72 800 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx2_3b rv32i_debug:inst3\|tc:inst9\|mx2_3b:inst5 " "Elaborating entity \"mx2_3b\" for hierarchy \"rv32i_debug:inst3\|tc:inst9\|mx2_3b:inst5\"" {  } { { "rv32i/tc.bdf" "inst5" { Schematic "C:/projects/ARP/rv32i/tc.bdf" { { 872 368 496 968 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu rv32i_debug:inst3\|alu:inst12 " "Elaborating entity \"alu\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\"" {  } { { "misc/rv32i_debug.bdf" "inst12" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 288 1384 1504 480 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_32 rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2 " "Elaborating entity \"add_sub_32\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\"" {  } { { "rv32i/alu.bdf" "inst2" { Schematic "C:/projects/ARP/rv32i/alu.bdf" { { 32 696 840 128 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shftl32 rv32i_debug:inst3\|alu:inst12\|shftl32:inst14 " "Elaborating entity \"shftl32\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\"" {  } { { "rv32i/alu.bdf" "inst14" { Schematic "C:/projects/ARP/rv32i/alu.bdf" { { 144 696 840 240 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft16l32 rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|shft16l32:inst " "Elaborating entity \"shft16l32\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|shft16l32:inst\"" {  } { { "arithmetic/shftl32.bdf" "inst" { Schematic "C:/projects/ARP/arithmetic/shftl32.bdf" { { 64 616 760 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft8l32 rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|shft8l32:inst2 " "Elaborating entity \"shft8l32\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|shft8l32:inst2\"" {  } { { "arithmetic/shftl32.bdf" "inst2" { Schematic "C:/projects/ARP/arithmetic/shftl32.bdf" { { 192 616 760 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft4l32 rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|shft4l32:inst3 " "Elaborating entity \"shft4l32\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|shft4l32:inst3\"" {  } { { "arithmetic/shftl32.bdf" "inst3" { Schematic "C:/projects/ARP/arithmetic/shftl32.bdf" { { 320 616 760 416 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft2l32 rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|shft2l32:inst4 " "Elaborating entity \"shft2l32\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|shft2l32:inst4\"" {  } { { "arithmetic/shftl32.bdf" "inst4" { Schematic "C:/projects/ARP/arithmetic/shftl32.bdf" { { 448 616 760 544 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft1l32 rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|shft1l32:inst5 " "Elaborating entity \"shft1l32\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|shft1l32:inst5\"" {  } { { "arithmetic/shftl32.bdf" "inst5" { Schematic "C:/projects/ARP/arithmetic/shftl32.bdf" { { 576 616 760 672 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt32 rv32i_debug:inst3\|alu:inst12\|slt32:inst1 " "Elaborating entity \"slt32\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\"" {  } { { "rv32i/alu.bdf" "inst1" { Schematic "C:/projects/ARP/rv32i/alu.bdf" { { 256 696 840 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp32s rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|cmp32s:inst1 " "Elaborating entity \"cmp32s\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|cmp32s:inst1\"" {  } { { "arithmetic/slt32.bdf" "inst1" { Schematic "C:/projects/ARP/arithmetic/slt32.bdf" { { 192 840 936 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp32 rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|cmp32s:inst1\|cmp32:inst " "Elaborating entity \"cmp32\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|cmp32s:inst1\|cmp32:inst\"" {  } { { "arithmetic/cmp32s.bdf" "inst" { Schematic "C:/projects/ARP/arithmetic/cmp32s.bdf" { { 240 912 1024 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx2_1b rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|cmp32s:inst1\|mx2_1b:inst12 " "Elaborating entity \"mx2_1b\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|cmp32s:inst1\|mx2_1b:inst12\"" {  } { { "arithmetic/cmp32s.bdf" "inst12" { Schematic "C:/projects/ARP/arithmetic/cmp32s.bdf" { { 304 1152 1248 400 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero32 rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|zero32:inst6 " "Elaborating entity \"zero32\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|zero32:inst6\"" {  } { { "arithmetic/slt32.bdf" "inst6" { Schematic "C:/projects/ARP/arithmetic/slt32.bdf" { { 296 824 936 392 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "true32 rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|true32:inst7 " "Elaborating entity \"true32\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|true32:inst7\"" {  } { { "arithmetic/slt32.bdf" "inst7" { Schematic "C:/projects/ARP/arithmetic/slt32.bdf" { { 400 824 936 496 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sltu32 rv32i_debug:inst3\|alu:inst12\|sltu32:inst4 " "Elaborating entity \"sltu32\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\"" {  } { { "rv32i/alu.bdf" "inst4" { Schematic "C:/projects/ARP/rv32i/alu.bdf" { { 368 696 840 464 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor32 rv32i_debug:inst3\|alu:inst12\|xor32:inst3 " "Elaborating entity \"xor32\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\"" {  } { { "rv32i/alu.bdf" "inst3" { Schematic "C:/projects/ARP/rv32i/alu.bdf" { { 480 696 840 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shftr32 rv32i_debug:inst3\|alu:inst12\|shftr32:inst15 " "Elaborating entity \"shftr32\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\"" {  } { { "rv32i/alu.bdf" "inst15" { Schematic "C:/projects/ARP/rv32i/alu.bdf" { { 592 696 840 688 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft16r32 rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|shft16r32:inst5 " "Elaborating entity \"shft16r32\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|shft16r32:inst5\"" {  } { { "arithmetic/shftr32.bdf" "inst5" { Schematic "C:/projects/ARP/arithmetic/shftr32.bdf" { { 176 840 984 272 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft8r32 rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|shft8r32:inst8 " "Elaborating entity \"shft8r32\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|shft8r32:inst8\"" {  } { { "arithmetic/shftr32.bdf" "inst8" { Schematic "C:/projects/ARP/arithmetic/shftr32.bdf" { { 304 840 984 400 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft4r32 rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|shft4r32:inst12 " "Elaborating entity \"shft4r32\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|shft4r32:inst12\"" {  } { { "arithmetic/shftr32.bdf" "inst12" { Schematic "C:/projects/ARP/arithmetic/shftr32.bdf" { { 432 840 984 528 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft2r32 rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|shft2r32:inst13 " "Elaborating entity \"shft2r32\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|shft2r32:inst13\"" {  } { { "arithmetic/shftr32.bdf" "inst13" { Schematic "C:/projects/ARP/arithmetic/shftr32.bdf" { { 560 840 984 656 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft1r32 rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|shft1r32:inst14 " "Elaborating entity \"shft1r32\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|shft1r32:inst14\"" {  } { { "arithmetic/shftr32.bdf" "inst14" { Schematic "C:/projects/ARP/arithmetic/shftr32.bdf" { { 688 840 984 784 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 rv32i_debug:inst3\|alu:inst12\|or32:inst13 " "Elaborating entity \"or32\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|or32:inst13\"" {  } { { "rv32i/alu.bdf" "inst13" { Schematic "C:/projects/ARP/rv32i/alu.bdf" { { 704 696 840 800 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 rv32i_debug:inst3\|alu:inst12\|and32:inst16 " "Elaborating entity \"and32\" for hierarchy \"rv32i_debug:inst3\|alu:inst12\|and32:inst16\"" {  } { { "rv32i/alu.bdf" "inst16" { Schematic "C:/projects/ARP/rv32i/alu.bdf" { { 816 696 840 912 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile rv32i_debug:inst3\|regfile:inst3 " "Elaborating entity \"regfile\" for hierarchy \"rv32i_debug:inst3\|regfile:inst3\"" {  } { { "misc/rv32i_debug.bdf" "inst3" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 288 688 1048 488 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_ld_clr rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg0 " "Elaborating entity \"reg32_ld_clr\" for hierarchy \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg0\"" {  } { { "rv32i/regfile.bdf" "reg0" { Schematic "C:/projects/ARP/rv32i/regfile.bdf" { { 16 416 592 144 "reg0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16_ld_clr rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg0\|reg16_ld_clr:inst " "Elaborating entity \"reg16_ld_clr\" for hierarchy \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg0\|reg16_ld_clr:inst\"" {  } { { "registers/reg32_ld_clr.bdf" "inst" { Schematic "C:/projects/ARP/registers/reg32_ld_clr.bdf" { { 160 376 552 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8_ld_clr rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg0\|reg16_ld_clr:inst\|reg8_ld_clr:inst1 " "Elaborating entity \"reg8_ld_clr\" for hierarchy \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg0\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\"" {  } { { "registers/reg16_ld_clr.bdf" "inst1" { Schematic "C:/projects/ARP/registers/reg16_ld_clr.bdf" { { 168 616 776 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1_ld_clr rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg0\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst " "Elaborating entity \"reg1_ld_clr\" for hierarchy \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg0\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\"" {  } { { "registers/reg8_ld_clr.bdf" "inst" { Schematic "C:/projects/ARP/registers/reg8_ld_clr.bdf" { { 136 592 704 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114591501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrreg rv32i_debug:inst3\|instrreg:inst8 " "Elaborating entity \"instrreg\" for hierarchy \"rv32i_debug:inst3\|instrreg:inst8\"" {  } { { "misc/rv32i_debug.bdf" "inst8" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 288 496 672 480 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc rv32i_debug:inst3\|pc:inst6 " "Elaborating entity \"pc\" for hierarchy \"rv32i_debug:inst3\|pc:inst6\"" {  } { { "misc/rv32i_debug.bdf" "inst6" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 288 320 480 480 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext13_32 rv32i_debug:inst3\|pc:inst6\|signext13_32:inst14 " "Elaborating entity \"signext13_32\" for hierarchy \"rv32i_debug:inst3\|pc:inst6\|signext13_32:inst14\"" {  } { { "rv32i/pc.bdf" "inst14" { Schematic "C:/projects/ARP/rv32i/pc.bdf" { { 376 552 712 472 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext21_32 rv32i_debug:inst3\|pc:inst6\|signext21_32:inst12 " "Elaborating entity \"signext21_32\" for hierarchy \"rv32i_debug:inst3\|pc:inst6\|signext21_32:inst12\"" {  } { { "rv32i/pc.bdf" "inst12" { Schematic "C:/projects/ARP/rv32i/pc.bdf" { { 488 552 712 584 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593471 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rv32i/branch_alu.bdf 1 1 " "Using design file rv32i/branch_alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 branch_alu " "Found entity 1: branch_alu" {  } { { "branch_alu.bdf" "" { Schematic "c:/projects/arp/rv32i/branch_alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114593549 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1678114593549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_alu rv32i_debug:inst3\|branch_alu:inst " "Elaborating entity \"branch_alu\" for hierarchy \"rv32i_debug:inst3\|branch_alu:inst\"" {  } { { "misc/rv32i_debug.bdf" "inst" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 536 920 1112 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593553 ""}
{ "Warning" "WSGN_SEARCH_FILE" "logic/mx8_1b.bdf 1 1 " "Using design file logic/mx8_1b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mx8_1b " "Found entity 1: mx8_1b" {  } { { "mx8_1b.bdf" "" { Schematic "c:/projects/arp/logic/mx8_1b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114593577 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1678114593577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx8_1b rv32i_debug:inst3\|branch_alu:inst\|mx8_1b:inst3 " "Elaborating entity \"mx8_1b\" for hierarchy \"rv32i_debug:inst3\|branch_alu:inst\|mx8_1b:inst3\"" {  } { { "branch_alu.bdf" "inst3" { Schematic "c:/projects/arp/rv32i/branch_alu.bdf" { { 216 648 840 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp32u rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst " "Elaborating entity \"cmp32u\" for hierarchy \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\"" {  } { { "branch_alu.bdf" "inst" { Schematic "c:/projects/arp/rv32i/branch_alu.bdf" { { 136 488 584 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dbgif dbgif:inst1 " "Elaborating entity \"dbgif\" for hierarchy \"dbgif:inst1\"" {  } { { "ARP.bdf" "inst1" { Schematic "C:/projects/ARP/ARP.bdf" { { 480 576 808 688 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_controller sram_controller:inst2 " "Elaborating entity \"sram_controller\" for hierarchy \"sram_controller:inst2\"" {  } { { "ARP.bdf" "inst2" { Schematic "C:/projects/ARP/ARP.bdf" { { 232 904 1136 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram_controller:inst2\|sram:inst " "Elaborating entity \"sram\" for hierarchy \"sram_controller:inst2\|sram:inst\"" {  } { { "sram/sram_controller.bdf" "inst" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 392 864 1080 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\"" {  } { { "sram/sram.vhd" "altsyncram_component" { Text "C:/projects/ARP/sram/sram.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\"" {  } { { "sram/sram.vhd" "" { Text "C:/projects/ARP/sram/sram.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../arppm/arppm.mif " "Parameter \"init_file\" = \"../arppm/arppm.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593816 ""}  } { { "sram/sram.vhd" "" { Text "C:/projects/ARP/sram/sram.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1678114593816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ebs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ebs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ebs3 " "Found entity 1: altsyncram_ebs3" {  } { { "db/altsyncram_ebs3.tdf" "" { Text "C:/projects/ARP/db/altsyncram_ebs3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678114593900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678114593900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ebs3 sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated " "Elaborating entity \"altsyncram_ebs3\" for hierarchy \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programdata/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx4_4b sram_controller:inst2\|mx4_4b:inst13 " "Elaborating entity \"mx4_4b\" for hierarchy \"sram_controller:inst2\|mx4_4b:inst13\"" {  } { { "sram/sram_controller.bdf" "inst13" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 544 672 800 672 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114593914 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[31\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[31\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[30\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[30\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[29\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[29\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[28\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[28\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[27\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[27\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[26\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[26\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[25\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[25\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[24\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[24\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[23\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[23\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[22\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[22\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[21\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[21\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[20\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[20\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[19\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[19\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[18\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[18\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[17\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[17\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[16\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[16\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[15\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[15\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[14\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[14\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[13\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[13\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[12\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[12\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[11\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[11\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[10\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[10\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[9\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[9\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[8\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[8\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[7\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[7\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[6\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[6\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[5\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[5\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[4\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[4\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[3\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[3\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[2\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[2\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[1\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[1\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[0\]\" " "Converted tri-state node \"rv32i_debug:inst3\|pc:inst6\|mx4_32b:inst9\|O\[0\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|tc:inst9\|mx2_3b:inst5\|O\[2\]\" " "Converted tri-state node \"rv32i_debug:inst3\|tc:inst9\|mx2_3b:inst5\|O\[2\]\" into a selector" {  } { { "logic/dc2_4.bdf" "" { Schematic "C:/projects/ARP/logic/dc2_4.bdf" { { 176 496 560 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|tc:inst9\|mx2_3b:inst5\|O\[1\]\" " "Converted tri-state node \"rv32i_debug:inst3\|tc:inst9\|mx2_3b:inst5\|O\[1\]\" into a selector" {  } { { "logic/dc2_4.bdf" "" { Schematic "C:/projects/ARP/logic/dc2_4.bdf" { { 232 496 560 280 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|tc:inst9\|mx2_3b:inst5\|O\[0\]\" " "Converted tri-state node \"rv32i_debug:inst3\|tc:inst9\|mx2_3b:inst5\|O\[0\]\" into a selector" {  } { { "logic/dc2_4.bdf" "" { Schematic "C:/projects/ARP/logic/dc2_4.bdf" { { 176 496 560 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[11\]\" " "Converted tri-state node \"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[11\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[10\]\" " "Converted tri-state node \"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[10\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[9\]\" " "Converted tri-state node \"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[9\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[8\]\" " "Converted tri-state node \"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[8\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[7\]\" " "Converted tri-state node \"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[7\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[6\]\" " "Converted tri-state node \"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[6\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[5\]\" " "Converted tri-state node \"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[5\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[4\]\" " "Converted tri-state node \"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[4\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[3\]\" " "Converted tri-state node \"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[3\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[2\]\" " "Converted tri-state node \"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[2\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[1\]\" " "Converted tri-state node \"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[1\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[0\]\" " "Converted tri-state node \"rv32i_debug:inst3\|tc:inst9\|mx4_12b:inst27\|O\[0\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 232 512 576 280 "inst4" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|tc:inst9\|cd8_3:inst12\|mx2_2b:inst3\|O\[1\]\" " "Converted tri-state node \"rv32i_debug:inst3\|tc:inst9\|cd8_3:inst12\|mx2_2b:inst3\|O\[1\]\" into a selector" {  } { { "logic/dc2_4.bdf" "" { Schematic "C:/projects/ARP/logic/dc2_4.bdf" { { 232 496 560 280 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rv32i_debug:inst3\|tc:inst9\|cd8_3:inst12\|mx2_2b:inst3\|O\[0\]\" " "Converted tri-state node \"rv32i_debug:inst3\|tc:inst9\|cd8_3:inst12\|mx2_2b:inst3\|O\[0\]\" into a selector" {  } { { "logic/dc2_4.bdf" "" { Schematic "C:/projects/ARP/logic/dc2_4.bdf" { { 176 496 560 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1678114595764 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1678114595764 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpu:inst\|gmc:inst1\|DATA_DIF\[15\] " "Bidir \"gpu:inst\|gmc:inst1\|DATA_DIF\[15\]\" has no driver" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1678114600241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpu:inst\|gmc:inst1\|DATA_DIF\[14\] " "Bidir \"gpu:inst\|gmc:inst1\|DATA_DIF\[14\]\" has no driver" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1678114600241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpu:inst\|gmc:inst1\|DATA_DIF\[13\] " "Bidir \"gpu:inst\|gmc:inst1\|DATA_DIF\[13\]\" has no driver" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1678114600241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpu:inst\|gmc:inst1\|DATA_DIF\[12\] " "Bidir \"gpu:inst\|gmc:inst1\|DATA_DIF\[12\]\" has no driver" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1678114600241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpu:inst\|gmc:inst1\|DATA_DIF\[11\] " "Bidir \"gpu:inst\|gmc:inst1\|DATA_DIF\[11\]\" has no driver" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1678114600241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpu:inst\|gmc:inst1\|DATA_DIF\[10\] " "Bidir \"gpu:inst\|gmc:inst1\|DATA_DIF\[10\]\" has no driver" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1678114600241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpu:inst\|gmc:inst1\|DATA_DIF\[9\] " "Bidir \"gpu:inst\|gmc:inst1\|DATA_DIF\[9\]\" has no driver" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1678114600241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpu:inst\|gmc:inst1\|DATA_DIF\[8\] " "Bidir \"gpu:inst\|gmc:inst1\|DATA_DIF\[8\]\" has no driver" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1678114600241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpu:inst\|gmc:inst1\|DATA_DIF\[7\] " "Bidir \"gpu:inst\|gmc:inst1\|DATA_DIF\[7\]\" has no driver" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1678114600241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpu:inst\|gmc:inst1\|DATA_DIF\[6\] " "Bidir \"gpu:inst\|gmc:inst1\|DATA_DIF\[6\]\" has no driver" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1678114600241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpu:inst\|gmc:inst1\|DATA_DIF\[5\] " "Bidir \"gpu:inst\|gmc:inst1\|DATA_DIF\[5\]\" has no driver" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1678114600241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpu:inst\|gmc:inst1\|DATA_DIF\[4\] " "Bidir \"gpu:inst\|gmc:inst1\|DATA_DIF\[4\]\" has no driver" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1678114600241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpu:inst\|gmc:inst1\|DATA_DIF\[3\] " "Bidir \"gpu:inst\|gmc:inst1\|DATA_DIF\[3\]\" has no driver" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1678114600241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpu:inst\|gmc:inst1\|DATA_DIF\[2\] " "Bidir \"gpu:inst\|gmc:inst1\|DATA_DIF\[2\]\" has no driver" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1678114600241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpu:inst\|gmc:inst1\|DATA_DIF\[1\] " "Bidir \"gpu:inst\|gmc:inst1\|DATA_DIF\[1\]\" has no driver" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1678114600241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpu:inst\|gmc:inst1\|DATA_DIF\[0\] " "Bidir \"gpu:inst\|gmc:inst1\|DATA_DIF\[0\]\" has no driver" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1678114600241 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1678114600241 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[31\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[31\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[31\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[31\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[29\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[29\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[29\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[29\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[27\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[27\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[27\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[27\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[25\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[25\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[25\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[25\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[23\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[23\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[23\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[23\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[21\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[21\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[21\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[21\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[19\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[19\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[19\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[19\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[17\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[17\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[17\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[17\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[15\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[15\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[15\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[15\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[13\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[13\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[13\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[13\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[11\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[11\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[11\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[11\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[9\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[9\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[9\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[9\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[7\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[7\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[7\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[7\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[5\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[5\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[5\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[5\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[3\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[3\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[3\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[3\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[1\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[1\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[1\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[1\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[0\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[0\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[0\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[0\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[2\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[2\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[2\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[2\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[4\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[4\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[4\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[4\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[6\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[6\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[6\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[6\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[8\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[8\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[8\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[8\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[10\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[10\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[10\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[10\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[12\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[12\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[12\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[12\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[14\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[14\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[14\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[14\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[16\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[16\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[16\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[16\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[18\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[18\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[18\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[18\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[20\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[20\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[20\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[20\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[22\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[22\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[22\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[22\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[24\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[24\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[24\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[24\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[26\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[26\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[26\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[26\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[28\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[28\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[28\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[28\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[30\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[30\] " "Removed fan-out from the always-disabled I/O buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst1\[30\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[30\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678114600273 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1678114600273 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[31\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[31\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[31\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[31\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[30\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[30\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[30\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[30\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[29\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[29\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[29\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[29\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[28\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[28\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[28\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[28\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[27\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[27\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[27\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[27\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[26\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[26\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[26\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[26\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[25\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[25\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[25\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[25\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[24\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[24\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[24\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[24\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[23\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[23\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[23\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[23\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[22\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[22\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[22\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[22\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[21\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[21\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[21\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[21\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[20\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[20\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[20\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[20\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[19\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[19\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[19\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[19\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[18\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[18\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[18\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[18\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[17\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[17\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[17\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[17\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[16\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[16\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[16\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[16\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[15\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[15\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[15\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[15\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[14\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[14\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[14\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[14\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[13\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[13\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[13\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[13\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[12\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[12\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[12\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[12\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[11\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[11\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[11\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[11\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[10\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[10\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[10\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[10\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[9\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[9\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[9\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[9\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[8\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[8\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[8\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[8\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[7\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[7\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[6\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[6\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[5\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[5\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[4\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[4\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[3\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[3\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[2\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[2\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[1\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[1\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst16\[0\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst16\[0\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 800 832 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|inst3\[31\] dbgif:inst1\|inst77 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|inst3\[31\]\" to the node \"dbgif:inst1\|inst77\" into an OR gate" {  } { { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 56 992 1040 88 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|inst3\[30\] dbgif:inst1\|inst77 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|inst3\[30\]\" to the node \"dbgif:inst1\|inst77\" into an OR gate" {  } { { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 56 992 1040 88 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|inst3\[12\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|inst3\[12\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 56 992 1040 88 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|inst3\[11\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|inst3\[11\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 56 992 1040 88 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|inst3\[10\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|inst3\[10\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 56 992 1040 88 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|inst3\[9\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|inst3\[9\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 56 992 1040 88 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|inst3\[8\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|inst3\[8\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 56 992 1040 88 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|inst3\[7\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|inst3\[7\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 56 992 1040 88 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|inst3\[6\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|inst3\[6\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 56 992 1040 88 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|inst3\[5\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|inst3\[5\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 56 992 1040 88 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|inst3\[4\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|inst3\[4\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 56 992 1040 88 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|inst3\[3\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|inst3\[3\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 56 992 1040 88 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|inst3\[2\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|inst3\[2\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 56 992 1040 88 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|inst3\[1\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|inst3\[1\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 56 992 1040 88 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|inst3\[0\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|inst3\[0\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 56 992 1040 88 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[31\] rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|cmp32s:inst1\|inst1 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[31\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|cmp32s:inst1\|inst1\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[29\] rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|cmp32s:inst1\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst25 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[29\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|cmp32s:inst1\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst25\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[27\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[27\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[27\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[25\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[25\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[25\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[23\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst21 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[23\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst21\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[21\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst25 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[21\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst25\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[19\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[19\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[19\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[17\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[17\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[17\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[15\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst21 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[15\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst21\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[13\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst25 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[13\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst25\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[11\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[11\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[11\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[9\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[9\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[9\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[7\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst21 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[7\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst21\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[5\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst25 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[5\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst25\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[3\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[3\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[3\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[1\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[1\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[1\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[0\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[0\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[0\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[2\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[2\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[2\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[4\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst30 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[4\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst30\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[6\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst23 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[6\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst23\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[8\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[8\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[8\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[10\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[10\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[10\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[12\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst30 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[12\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst30\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[14\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst23 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[14\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst23\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[16\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[16\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[16\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[18\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[18\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[18\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[20\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst30 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[20\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst30\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[22\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst23 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[22\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst23\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[24\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[24\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[24\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[26\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[26\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[26\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[28\] rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|cmp32s:inst1\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst30 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[28\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|cmp32s:inst1\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst30\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst5\|inst\[30\] rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|cmp32s:inst1\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst23 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst5\|inst\[30\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|cmp32s:inst1\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst23\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600276 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1678114600276 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "gpu:inst\|gmc:inst1\|dram_inst_dc:inst10\|cd8_3:inst2\|mx2_2b:inst3\|inst\[0\] DRAM_WE_N " "Converted the fanout from the always-enabled tri-state buffer \"gpu:inst\|gmc:inst1\|dram_inst_dc:inst10\|cd8_3:inst2\|mx2_2b:inst3\|inst\[0\]\" to the node \"DRAM_WE_N\" into a wire" {  } { { "logic/mx2_2b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_2b.bdf" { { 376 888 936 408 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "gpu:inst\|gmc:inst1\|dram_inst_dc:inst10\|cd8_3:inst2\|mx2_2b:inst3\|inst1\[1\] DRAM_CAS_N " "Converted the fanout from the always-enabled tri-state buffer \"gpu:inst\|gmc:inst1\|dram_inst_dc:inst10\|cd8_3:inst2\|mx2_2b:inst3\|inst1\[1\]\" to the node \"DRAM_CAS_N\" into a wire" {  } { { "logic/mx2_2b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_2b.bdf" { { 424 888 936 456 "inst1" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[31\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst9\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[31\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst9\|inst2\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[31\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[31\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[31\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[31\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[31\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[31\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[31\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst9\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[31\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst9\|inst2\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[30\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[30\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[30\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[30\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[30\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[30\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[29\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[29\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[29\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[29\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[29\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[29\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[28\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[28\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[28\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[28\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[28\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[28\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[27\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[27\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[27\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[27\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[27\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[27\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[26\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[26\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[26\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[26\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[26\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[26\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[25\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[25\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[25\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[25\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[25\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[25\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[24\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[24\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[24\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[24\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[24\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[24\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[23\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[23\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[23\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[23\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[23\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[23\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[22\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[22\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[22\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[22\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[22\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[22\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[21\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[21\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[21\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[21\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[21\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[21\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[20\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[20\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[20\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[20\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[20\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[20\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[19\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[19\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[19\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[19\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[19\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[19\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[18\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[18\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[18\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[18\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[18\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[18\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[17\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[17\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[17\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[17\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[17\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[17\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[16\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[16\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[16\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[16\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[16\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[16\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[15\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[15\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[15\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[15\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[15\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[15\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[14\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[14\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[14\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[14\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[14\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[14\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[13\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[13\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[13\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[13\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[13\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[13\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[12\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[12\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[12\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[12\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[12\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[12\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[11\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[11\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[11\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[11\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[11\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[11\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[10\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[10\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[10\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[10\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[10\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[10\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[9\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[9\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[9\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[9\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[9\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[9\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[8\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[8\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[8\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[8\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[8\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[8\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[7\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[7\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[7\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[7\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[7\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[7\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[6\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[6\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[6\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[6\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[6\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[6\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[5\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[5\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[5\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[5\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[5\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[5\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[4\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[4\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[4\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[4\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[4\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[4\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[3\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[3\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[3\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[3\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[3\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[3\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[2\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[2\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[2\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[2\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[2\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[2\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[1\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[1\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[1\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[1\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[1\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[1\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[0\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[0\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst7\[0\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[0\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[0\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[0\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[0\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[0\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[0\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[0\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[0\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst3\[0\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst1\[31\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst1\[31\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[31\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|cmp32s:inst1\|mx2_1b:inst12\|inst rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|cmp32s:inst1\|mx2_1b:inst12\|inst\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[0\]\" into a wire" {  } { { "logic/mx2_1b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_1b.bdf" { { 296 856 904 328 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[31\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[31\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst\[31\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[31\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[31\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[31\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[30\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[30\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[30\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[0\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[0\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[0\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[31\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[31\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[31\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[29\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[29\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[29\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[30\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[30\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[30\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[28\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[28\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[28\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[1\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[1\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[1\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[0\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[0\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[0\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[31\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[31\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[31\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[27\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[27\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[27\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[29\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[29\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[29\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[25\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[25\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[25\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[30\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[30\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[30\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[26\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[26\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[26\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[28\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[28\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[28\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[24\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[24\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[24\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[3\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[3\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[3\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[2\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[2\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[2\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[1\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[1\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[1\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[0\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[0\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[0\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[7\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[7\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[7\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[6\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[6\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[6\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[5\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[5\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[5\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[4\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[4\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[4\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[3\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[3\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[3\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[2\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[2\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[2\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[1\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[1\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[1\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[0\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[0\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[0\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dbgif:inst1\|mx2_1b:inst3\|inst DRAM_CLK " "Converted the fanout from the always-enabled tri-state buffer \"dbgif:inst1\|mx2_1b:inst3\|inst\" to the node \"DRAM_CLK\" into a wire" {  } { { "logic/mx2_1b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_1b.bdf" { { 296 856 904 328 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600352 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1678114600352 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst4\[11\] gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[11\] " "Converted the fanout from the open-drain buffer \"gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst4\[11\]\" to the node \"gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[11\]\" into a wire" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 384 856 904 416 "inst4" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[31\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[31\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[31\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[31\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[31\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[31\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[31\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[31\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[30\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[30\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[30\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[30\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[30\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[30\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[30\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[30\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[29\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[29\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[29\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[29\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[29\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[29\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[29\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[29\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[28\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[28\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[28\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[28\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[28\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[28\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[28\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[28\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[27\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[27\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[27\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[27\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[27\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[27\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[27\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[27\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[26\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[26\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[26\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[26\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[26\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[26\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[26\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[26\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[25\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[25\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[25\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[25\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[25\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[25\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[25\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[25\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[24\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[24\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[24\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[24\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[24\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[24\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[24\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[24\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[23\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[23\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[23\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[23\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[23\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[23\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[23\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[23\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[22\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[22\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[22\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[22\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[22\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[22\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[22\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[22\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[21\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[21\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[21\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[21\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[21\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[21\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[21\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[21\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[20\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[20\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[20\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[20\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[20\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[20\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[20\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[20\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[19\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[19\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[19\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[19\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[19\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[19\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[19\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[19\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[18\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[18\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[18\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[18\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[18\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[18\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[18\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[18\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[17\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[17\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[17\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[17\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[17\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[17\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[17\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[17\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[16\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[16\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[16\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[16\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[16\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[16\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[16\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[16\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[15\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[15\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[15\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[15\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[15\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[15\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[15\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[15\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[14\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[14\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[14\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[14\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[14\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[14\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[14\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[14\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[13\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[13\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[13\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[13\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[13\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[13\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[13\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[13\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[12\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[12\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[12\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[12\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[12\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[12\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[12\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[12\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[11\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[11\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[11\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[11\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[11\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[11\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[11\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[11\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[10\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[10\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[10\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[10\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[10\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[10\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[10\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[10\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[9\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[9\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[9\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[9\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[9\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[9\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[9\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[9\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[8\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[8\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[8\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[8\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[8\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[8\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[8\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[8\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[7\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[7\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[7\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[7\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[7\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[7\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[7\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[7\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[6\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[6\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[6\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[6\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[6\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[6\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[6\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[6\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[5\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[5\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[5\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[5\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[5\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[5\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[5\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[5\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[4\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[4\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[4\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[4\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[4\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[4\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[4\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[4\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[3\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[3\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[3\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[3\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[3\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[3\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[3\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[3\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[2\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[2\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[2\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[2\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[2\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[2\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[2\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[2\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[1\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[1\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|mx2_32b:inst\|inst\[1\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst5\[1\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[1\] rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[1\] " "Converted the fanout from the open-drain buffer \"rv32i_debug:inst3\|alu:inst12\|slt32:inst1\|mx2_32b:inst\|inst\[1\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst4\[1\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1678114600359 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Quartus II" 0 -1 1678114600359 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[31\] 7SEG\[31\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[31\]\" to the node \"7SEG\[31\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[30\] 7SEG\[30\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[30\]\" to the node \"7SEG\[30\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[29\] 7SEG\[29\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[29\]\" to the node \"7SEG\[29\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[28\] 7SEG\[28\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[28\]\" to the node \"7SEG\[28\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[27\] 7SEG\[27\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[27\]\" to the node \"7SEG\[27\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[26\] 7SEG\[26\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[26\]\" to the node \"7SEG\[26\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[25\] 7SEG\[25\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[25\]\" to the node \"7SEG\[25\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[24\] 7SEG\[24\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[24\]\" to the node \"7SEG\[24\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[23\] 7SEG\[23\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[23\]\" to the node \"7SEG\[23\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[22\] 7SEG\[22\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[22\]\" to the node \"7SEG\[22\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[21\] 7SEG\[21\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[21\]\" to the node \"7SEG\[21\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[20\] 7SEG\[20\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[20\]\" to the node \"7SEG\[20\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[19\] 7SEG\[19\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[19\]\" to the node \"7SEG\[19\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[18\] 7SEG\[18\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[18\]\" to the node \"7SEG\[18\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[17\] 7SEG\[17\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[17\]\" to the node \"7SEG\[17\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[16\] 7SEG\[16\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[16\]\" to the node \"7SEG\[16\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[15\] 7SEG\[15\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[15\]\" to the node \"7SEG\[15\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[14\] 7SEG\[14\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[14\]\" to the node \"7SEG\[14\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[13\] 7SEG\[13\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[13\]\" to the node \"7SEG\[13\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[12\] 7SEG\[12\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[12\]\" to the node \"7SEG\[12\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[11\] 7SEG\[11\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[11\]\" to the node \"7SEG\[11\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[10\] 7SEG\[10\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[10\]\" to the node \"7SEG\[10\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[9\] 7SEG\[9\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[9\]\" to the node \"7SEG\[9\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[8\] 7SEG\[8\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[8\]\" to the node \"7SEG\[8\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[7\] 7SEG\[7\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[7\]\" to the node \"7SEG\[7\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[6\] 7SEG\[6\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[6\]\" to the node \"7SEG\[6\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[5\] 7SEG\[5\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[5\]\" to the node \"7SEG\[5\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[4\] 7SEG\[4\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[4\]\" to the node \"7SEG\[4\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[3\] 7SEG\[3\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[3\]\" to the node \"7SEG\[3\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[2\] 7SEG\[2\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[2\]\" to the node \"7SEG\[2\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[1\] 7SEG\[1\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[1\]\" to the node \"7SEG\[1\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx8_32b:inst\|inst8\[0\] 7SEG\[0\] " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx8_32b:inst\|inst8\[0\]\" to the node \"7SEG\[0\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[6\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[6\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst1\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[5\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst2\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[5\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst2\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[4\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[4\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst3\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[3\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst4\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[3\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst4\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[2\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[2\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst5\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[1\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst6\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[1\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst6\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[31\] dbgif:inst1\|mx8_32b:inst\|inst6\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[31\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[31\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[31\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[31\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[30\] dbgif:inst1\|mx8_32b:inst\|inst6\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[30\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[30\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[30\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[30\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst1\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[29\] dbgif:inst1\|mx8_32b:inst\|inst6\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[29\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[29\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[29\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst2\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[29\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst2\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[28\] dbgif:inst1\|mx8_32b:inst\|inst6\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[28\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[28\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[28\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[28\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst3\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[27\] dbgif:inst1\|mx8_32b:inst\|inst6\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[27\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[27\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[27\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst4\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[27\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst4\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[26\] dbgif:inst1\|mx8_32b:inst\|inst6\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[26\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[26\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[26\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[26\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst5\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[25\] dbgif:inst1\|mx8_32b:inst\|inst6\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[25\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[25\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[25\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst6\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[25\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst6\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[24\] dbgif:inst1\|mx8_32b:inst\|inst6\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[24\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[24\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[24\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst7\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[24\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst7\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[23\] dbgif:inst1\|mx8_32b:inst\|inst6\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[23\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[23\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[23\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[23\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[22\] dbgif:inst1\|mx8_32b:inst\|inst6\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[22\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[22\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[22\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[22\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst1\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[21\] dbgif:inst1\|mx8_32b:inst\|inst6\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[21\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[21\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[21\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst2\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[21\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst2\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[20\] dbgif:inst1\|mx8_32b:inst\|inst6\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[20\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[20\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[20\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[20\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst3\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[19\] dbgif:inst1\|mx8_32b:inst\|inst6\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[19\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[19\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[19\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst4\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[19\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst4\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[18\] dbgif:inst1\|mx8_32b:inst\|inst6\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[18\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[18\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[18\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[18\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst5\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[17\] dbgif:inst1\|mx8_32b:inst\|inst6\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[17\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[17\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[17\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst6\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[17\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst6\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[16\] dbgif:inst1\|mx8_32b:inst\|inst6\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[16\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[16\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[16\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst7\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[16\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst7\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[15\] dbgif:inst1\|mx8_32b:inst\|inst6\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[15\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[15\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[15\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[15\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[14\] dbgif:inst1\|mx8_32b:inst\|inst6\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[14\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[14\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[14\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[14\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst1\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[13\] dbgif:inst1\|mx8_32b:inst\|inst6\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[13\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[13\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[13\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst2\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[13\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst2\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[12\] dbgif:inst1\|mx8_32b:inst\|inst6\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[12\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[12\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[12\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[12\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst3\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[11\] dbgif:inst1\|mx8_32b:inst\|inst6\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[11\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[11\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[11\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst4\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[11\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst4\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[10\] dbgif:inst1\|mx8_32b:inst\|inst6\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[10\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[10\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[10\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[10\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst5\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[9\] dbgif:inst1\|mx8_32b:inst\|inst6\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[9\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[9\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[9\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst6\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[9\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst6\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[8\] dbgif:inst1\|mx8_32b:inst\|inst6\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[8\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[8\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[8\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst7\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[8\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst7\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[7\] dbgif:inst1\|mx8_32b:inst\|inst6\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[7\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[7\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[7\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[7\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[6\] dbgif:inst1\|mx8_32b:inst\|inst6\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[6\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[6\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[6\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[6\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst1\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[5\] dbgif:inst1\|mx8_32b:inst\|inst6\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[5\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[5\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[5\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst2\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[5\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst2\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[4\] dbgif:inst1\|mx8_32b:inst\|inst6\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[4\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[4\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[4\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[4\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst3\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[3\] dbgif:inst1\|mx8_32b:inst\|inst6\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[3\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[3\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[3\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst4\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[3\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst4\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[2\] dbgif:inst1\|mx8_32b:inst\|inst6\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[2\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[2\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[2\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[2\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst5\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[1\] dbgif:inst1\|mx8_32b:inst\|inst6\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[1\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[1\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[1\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst6\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[1\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst6\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[0\] dbgif:inst1\|mx8_32b:inst\|inst6\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|mx8_32b:inst\|inst8\[0\]\" to the node \"dbgif:inst1\|mx8_32b:inst\|inst6\[0\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|inst15\[0\] dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst7\|inst8 " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|inst15\[0\]\" to the node \"dbgif:inst1\|reg32_ld_clr:inst7\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst7\|inst8\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst4\[10\] gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[10\] " "Converted the fan-out from the tri-state buffer \"gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst4\[10\]\" to the node \"gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[10\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 384 856 904 416 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[9\] gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[9\] " "Converted the fan-out from the tri-state buffer \"gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[9\]\" to the node \"gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[9\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[8\] gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[8\] " "Converted the fan-out from the tri-state buffer \"gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[8\]\" to the node \"gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[8\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[7\] gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[7\] " "Converted the fan-out from the tri-state buffer \"gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[7\]\" to the node \"gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[7\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[6\] gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[6\] " "Converted the fan-out from the tri-state buffer \"gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[6\]\" to the node \"gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[6\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[5\] gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[5\] " "Converted the fan-out from the tri-state buffer \"gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[5\]\" to the node \"gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[5\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[4\] gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[4\] " "Converted the fan-out from the tri-state buffer \"gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[4\]\" to the node \"gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[4\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[3\] gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[3\] " "Converted the fan-out from the tri-state buffer \"gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[3\]\" to the node \"gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[3\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[2\] gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[2\] " "Converted the fan-out from the tri-state buffer \"gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[2\]\" to the node \"gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[2\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[1\] gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[1\] " "Converted the fan-out from the tri-state buffer \"gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[1\]\" to the node \"gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[1\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[0\] gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[0\] " "Converted the fan-out from the tri-state buffer \"gpu:inst\|gmc:inst1\|rtc:inst5\|mx4_12b:inst41\|inst2\[0\]\" to the node \"gpu:inst\|gmc:inst1\|rtc:inst5\|inst45\[0\]\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|branch_alu:inst\|mx8_1b:inst3\|inst5 rv32i_debug:inst3\|pc:inst6\|cd4_2:inst1\|inst4 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|branch_alu:inst\|mx8_1b:inst3\|inst5\" to the node \"rv32i_debug:inst3\|pc:inst6\|cd4_2:inst1\|inst4\" into an OR gate" {  } { { "mx8_1b.bdf" "" { Schematic "c:/projects/arp/logic/mx8_1b.bdf" { { 456 840 888 488 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[31\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst15 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[31\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst15\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[28\] rv32i_debug:inst3\|branch_alu:inst\|cmp32s:inst2\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst30 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[28\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32s:inst2\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst30\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[26\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst14 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[26\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst14\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[24\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst12 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[24\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst12\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[22\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst23 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[22\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst23\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[20\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst30 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[20\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst30\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[18\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst14 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[18\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst14\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[16\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst12 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[16\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst12\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[14\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst23 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[14\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst23\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[12\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst30 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[12\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst30\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[10\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst14 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[10\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst14\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[8\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst12 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[8\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst12\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[6\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst23 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[6\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst23\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[4\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst30 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[4\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst30\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[2\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst14 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[2\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst14\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[0\] rv32i_debug:inst3\|pc:inst6\|add_32:inst8\|add_16:inst\|add_8:inst\|add_1:inst\|inst4 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[0\]\" to the node \"rv32i_debug:inst3\|pc:inst6\|add_32:inst8\|add_16:inst\|add_8:inst\|add_1:inst\|inst4\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[1\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst13 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[1\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst13\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[3\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst15 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[3\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst15\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[5\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst25 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[5\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst25\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[7\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst21 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[7\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst21\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[9\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst13 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[9\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst13\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[11\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst15 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[11\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst15\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[13\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst25 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[13\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst25\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[15\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst21 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[15\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst21\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[17\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst13 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[17\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst13\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[19\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst15 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[19\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst15\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[21\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst25 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[21\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst25\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[23\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst21 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[23\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst21\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[25\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst13 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[25\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst13\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[27\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst15 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[27\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst15\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[29\] rv32i_debug:inst3\|branch_alu:inst\|cmp32s:inst2\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst25 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[29\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32s:inst2\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst25\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[30\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst1 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[30\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst1\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[31\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[31\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[28\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst5\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[28\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst5\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[26\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[26\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst2\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[24\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[24\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[22\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst7\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[22\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst7\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[20\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst5\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[20\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst5\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[18\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[18\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst2\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[16\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[16\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[14\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst7\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[14\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst7\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[12\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst5\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[12\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst5\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[10\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[10\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst2\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[8\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[8\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[6\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst7\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[6\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst7\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[4\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst5\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[4\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst5\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[2\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[2\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst2\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[0\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst\|inst4 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[0\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst\|inst4\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[1\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[1\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst1\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[3\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[3\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst4\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[5\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst6\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[5\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst6\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[7\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst9\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[7\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst9\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[9\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[9\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst1\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[11\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[11\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst4\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[13\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst6\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[13\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst6\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[15\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst9\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[15\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst9\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[17\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[17\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst1\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[19\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[19\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst4\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[21\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst6\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[21\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst6\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[23\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst9\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[23\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst9\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[25\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[25\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst1\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[27\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[27\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst4\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[29\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst6\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[29\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst6\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[30\] rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst7\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx2_32b:inst3\|inst\[30\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst7\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[30\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[30\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst1\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[29\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst2\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[29\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst2\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[28\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[28\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst3\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[27\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst4\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[27\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst4\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[26\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[26\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst5\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[25\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst6\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[25\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst6\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[24\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst7\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[24\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst7\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[23\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[23\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[22\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[22\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst1\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[21\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst2\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[21\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst2\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[20\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[20\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst3\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[19\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst4\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[19\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst4\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[18\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[18\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst5\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[17\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst6\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[17\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst6\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[16\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst7\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[16\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst7\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[15\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[15\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[14\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[14\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst1\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[13\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst2\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[13\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst2\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[12\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[12\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst3\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[11\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst4\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[11\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst4\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[10\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[10\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst5\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[9\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst6\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[9\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst6\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[8\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst7\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[8\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst7\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[7\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[7\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|inst10\[0\] rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst7\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|inst10\[0\]\" to the node \"rv32i_debug:inst3\|instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst7\|inst8\" into an OR gate" {  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[6\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst14 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[6\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst14\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst8\[6\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst8\[6\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[6\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[5\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst13 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[5\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst13\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst8\[5\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst8\[5\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[5\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[4\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst12 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[4\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst12\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst8\[4\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst8\[4\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[4\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[3\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst20 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[3\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst20\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst8\[3\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst8\[3\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[3\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[2\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst22 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[2\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst22\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst8\[2\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst8\[2\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[2\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[1\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst24 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[1\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst24\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst8\[1\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst8\[1\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[1\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[31\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[31\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[31\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[29\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst6\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[29\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst6\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[27\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[27\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst4\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[25\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[25\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst1\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[23\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst9\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[23\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst9\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[21\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst6\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[21\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst6\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[19\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[19\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst4\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[17\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[17\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst1\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[15\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst9\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[15\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst9\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[13\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst6\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[13\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst6\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[11\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[11\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst4\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[9\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[9\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst1\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[7\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst9\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[7\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst9\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[5\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst6\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[5\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst6\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[3\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[3\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst4\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[1\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[1\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst1\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[0\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[0\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[2\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[2\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst2\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[4\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst5\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[4\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst5\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[6\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst7\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[6\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst7\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[8\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[8\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[10\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[10\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst2\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[12\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst5\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[12\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst5\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[14\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst7\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[14\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst7\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[16\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[16\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[18\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[18\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst2\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[20\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst5\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[20\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst5\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[22\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst7\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[22\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst7\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[24\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[24\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[26\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[26\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst2\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[28\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst5\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[28\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst5\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[30\] rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst7\|inst5 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[30\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst7\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[31\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[31\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[30\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[30\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[30\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[30\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[30\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[29\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[29\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[29\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[29\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[29\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[28\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[28\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[28\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[28\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[28\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[27\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst20 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[27\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst20\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[27\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[27\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[26\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst22 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[26\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst22\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[26\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[26\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[25\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst24 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[25\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst24\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[25\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[25\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[24\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst29 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[24\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst29\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[24\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[24\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[23\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[23\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[23\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[23\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[23\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[22\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[22\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[22\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[22\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[22\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[21\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[21\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[21\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[21\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[21\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[20\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[20\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[20\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[20\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[20\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[19\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst20 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[19\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst20\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[19\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[19\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[18\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst22 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[18\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst22\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[18\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[18\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[17\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst24 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[17\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst24\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[17\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[17\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[16\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst29 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[16\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst29\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[16\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[16\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[15\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[15\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[15\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[15\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[15\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[14\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[14\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[14\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[14\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[14\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[13\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[13\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[13\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[13\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[13\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[12\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[12\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[12\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[12\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[12\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[11\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst20 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[11\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst20\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[11\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[11\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[10\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst22 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[10\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst22\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[10\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[10\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[9\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst24 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[9\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst24\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[9\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[9\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[8\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst29 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[8\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst29\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[8\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[8\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[7\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[7\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[7\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[7\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[7\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[6\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[6\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[6\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[6\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[6\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[5\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[5\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[5\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[5\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[5\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[4\] rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[4\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|xor32:inst3\|inst\[4\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[4\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[4\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[3\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst20 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[3\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst20\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[3\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[3\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[2\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst22 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[2\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst22\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[2\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[2\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[1\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst24 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[1\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst24\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[1\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[1\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|mx2_32b:inst4\|inst\[0\] rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst29 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|mx2_32b:inst4\|inst\[0\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst29\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[0\] rv32i_debug:inst3\|bus_interface:inst7\|inst5\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx4_32b:inst1\|inst5\[0\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst5\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[31\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst15 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[31\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst15\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[30\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst1 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[30\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst1\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[29\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst2 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[29\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst2\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[28\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst3 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[28\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst3\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[0\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst29 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[0\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst29\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[7\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst15 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[7\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst15\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[11\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst20 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[11\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst20\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[10\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst22 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[10\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst22\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[9\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst24 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[9\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst24\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[8\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst29 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[8\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst29\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[15\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst15 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[15\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst15\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[14\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst14 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[14\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst14\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[13\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst13 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[13\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst13\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[12\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst12 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[12\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst12\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[19\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst20 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[19\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst20\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[18\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst22 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[18\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst22\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[17\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst24 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[17\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst24\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[16\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst29 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[16\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst29\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[23\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst15 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[23\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst15\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[22\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst14 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[22\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst14\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[21\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst13 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[21\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst13\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[20\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst12 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[20\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst12\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[27\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst20 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[27\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst20\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[26\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst22 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[26\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst22\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[25\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst24 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[25\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst24\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[24\] rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst29 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[24\]\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|cmp32u:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst29\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|branch_alu:inst\|cmp32s:inst2\|mx2_1b:inst12\|inst rv32i_debug:inst3\|branch_alu:inst\|mx8_1b:inst3\|inst7 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|branch_alu:inst\|cmp32s:inst2\|mx2_1b:inst12\|inst\" to the node \"rv32i_debug:inst3\|branch_alu:inst\|mx8_1b:inst3\|inst7\" into an OR gate" {  } { { "logic/mx2_1b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_1b.bdf" { { 296 856 904 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[31\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[31\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[31\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[31\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[31\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[31\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[31\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[31\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[31\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[31\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[31\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[31\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[31\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[31\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[31\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[31\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[28\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[28\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[28\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[28\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[28\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[28\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[28\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[28\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[28\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[28\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[28\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[28\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[28\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[28\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[28\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[28\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[26\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[26\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[26\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[26\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[26\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[26\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[26\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[26\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[26\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[26\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[26\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[26\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[26\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[26\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[26\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[26\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[24\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[24\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[24\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[24\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[24\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[24\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[24\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[24\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[24\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[24\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[24\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[24\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[24\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[24\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[24\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[24\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[22\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[22\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[22\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[22\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[22\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[22\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[22\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[22\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[22\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[22\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[22\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[22\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[22\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[22\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[22\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[22\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[20\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[20\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[20\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[20\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[20\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[20\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[20\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[20\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[20\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[20\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[20\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[20\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[20\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[20\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[20\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[20\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[18\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[18\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[18\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[18\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[18\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[18\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[18\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[18\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[18\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[18\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[18\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[18\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[18\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[18\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[18\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[18\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[16\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[16\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[16\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[16\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[16\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[16\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[16\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[16\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[16\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[16\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[16\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[16\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[16\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[16\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[16\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[16\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[14\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[14\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[14\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[14\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[14\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[14\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[14\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[14\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[14\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[14\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[14\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[14\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[14\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[14\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[14\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[14\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[12\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[12\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[12\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[12\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[12\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[12\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[12\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[12\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[12\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[12\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[12\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[12\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[12\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[12\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[12\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[12\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[10\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[10\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[10\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[10\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[10\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[10\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[10\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[10\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[10\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[10\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[10\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[10\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[10\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[10\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[10\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[10\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[8\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[8\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[8\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[8\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[8\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[8\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[8\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[8\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[8\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[8\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[8\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[8\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[8\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[8\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[8\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[8\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[6\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[6\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[6\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[6\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[6\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[6\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[6\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[6\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[6\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[6\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[6\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[6\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[6\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[6\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[6\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[6\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[4\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[4\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[4\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[4\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[4\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[4\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[4\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[4\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[4\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[4\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[4\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[4\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[4\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[4\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[4\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[4\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[2\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[2\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[2\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[2\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[2\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[2\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[2\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[2\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[2\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[2\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[2\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[2\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[2\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[2\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[2\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[2\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[0\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[0\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[0\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[0\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[0\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[0\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[0\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[0\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[0\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[0\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[0\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[0\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[0\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[0\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[0\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[0\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[1\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[1\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[1\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[1\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[1\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[1\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[1\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[1\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[1\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[1\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[1\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[1\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[1\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[1\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[1\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[1\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[3\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[3\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[3\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[3\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[3\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[3\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[3\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[3\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[3\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[3\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[3\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[3\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[3\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[3\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[3\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[3\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[5\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[5\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[5\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[5\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[5\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[5\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[5\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[5\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[5\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[5\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[5\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[5\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[5\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[5\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[5\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[5\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[7\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[7\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[7\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[7\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[7\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[7\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[7\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[7\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[7\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[7\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[7\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[7\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[7\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[7\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[7\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[7\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[9\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[9\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[9\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[9\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[9\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[9\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[9\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[9\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[9\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[9\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[9\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[9\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[9\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[9\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[9\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[9\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[11\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[11\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[11\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[11\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[11\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[11\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[11\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[11\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[11\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[11\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[11\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[11\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[11\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[11\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[11\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[11\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[13\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[13\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[13\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[13\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[13\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[13\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[13\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[13\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[13\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[13\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[13\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[13\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[13\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[13\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[13\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[13\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[15\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[15\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[15\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[15\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[15\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[15\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[15\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[15\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[15\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[15\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[15\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[15\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[15\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[15\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[15\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[15\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[17\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[17\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[17\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[17\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[17\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[17\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[17\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[17\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[17\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[17\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[17\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[17\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[17\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[17\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[17\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[17\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[19\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[19\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[19\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[19\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[19\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[19\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[19\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[19\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[19\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[19\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[19\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[19\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[19\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[19\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[19\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[19\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[21\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[21\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[21\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[21\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[21\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[21\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[21\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[21\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[21\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[21\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[21\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[21\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[21\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[21\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[21\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[21\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[23\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[23\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[23\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[23\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[23\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[23\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[23\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[23\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[23\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[23\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[23\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[23\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[23\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[23\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[23\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[23\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[25\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[25\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[25\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[25\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[25\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[25\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[25\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[25\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[25\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[25\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[25\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[25\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[25\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[25\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[25\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[25\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[27\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[27\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[27\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[27\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[27\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[27\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[27\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[27\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[27\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[27\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[27\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[27\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[27\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[27\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[27\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[27\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[29\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[29\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[29\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[29\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[29\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[29\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[29\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[29\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[29\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[29\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[29\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[29\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[29\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[29\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[29\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[29\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[30\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst41\|inst5\[30\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst8\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[30\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst35\|inst5\[30\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst7\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[30\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst29\|inst5\[30\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst6\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[30\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst23\|inst5\[30\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst5\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[30\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst17\|inst5\[30\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst4\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[30\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst11\|inst5\[30\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst3\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[30\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst5\|inst2\[30\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst2\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[30\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst47\|inst5\[30\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst60\|inst9\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[31\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[31\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[31\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 592 1176 1224 624 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|mx4_4b:inst13\|inst5\[3\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[24\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|mx4_4b:inst13\|inst5\[3\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[24\]\" into an OR gate" {  } { { "logic/mx4_4b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_4b.bdf" { { 488 1288 1336 520 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[30\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[30\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[30\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 592 1176 1224 624 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[29\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[29\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[29\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 592 1176 1224 624 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[28\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[28\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[28\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 592 1176 1224 624 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[27\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[27\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[27\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 592 1176 1224 624 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[26\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[26\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[26\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 592 1176 1224 624 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[25\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[25\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[25\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 592 1176 1224 624 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[24\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[24\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[24\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 592 1176 1224 624 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[23\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[23\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[23\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 592 1176 1224 624 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|mx4_4b:inst13\|inst5\[2\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[16\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|mx4_4b:inst13\|inst5\[2\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[16\]\" into an OR gate" {  } { { "logic/mx4_4b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_4b.bdf" { { 488 1288 1336 520 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[22\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[22\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[22\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 592 1176 1224 624 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[21\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[21\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[21\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 592 1176 1224 624 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[20\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[20\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[20\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 592 1176 1224 624 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[19\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[19\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[19\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 592 1176 1224 624 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[18\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[18\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[18\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 592 1176 1224 624 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[17\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[17\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[17\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 592 1176 1224 624 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[16\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst7\[16\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[16\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 592 1176 1224 624 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst6\[15\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst6\[15\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[15\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 560 1144 1192 592 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|mx4_4b:inst13\|inst5\[1\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[8\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|mx4_4b:inst13\|inst5\[1\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[8\]\" into an OR gate" {  } { { "logic/mx4_4b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_4b.bdf" { { 488 1288 1336 520 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst6\[14\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst6\[14\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[14\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 560 1144 1192 592 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst6\[13\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst6\[13\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[13\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 560 1144 1192 592 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst6\[12\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst6\[12\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[12\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 560 1144 1192 592 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst6\[11\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst6\[11\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[11\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 560 1144 1192 592 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst6\[10\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst6\[10\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[10\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 560 1144 1192 592 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst6\[9\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst6\[9\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[9\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 560 1144 1192 592 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst6\[8\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst6\[8\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[8\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 560 1144 1192 592 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst8\[7\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst8\[7\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[7\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|mx4_4b:inst13\|inst5\[0\] sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|mx4_4b:inst13\|inst5\[0\]\" to the node \"sram_controller:inst2\|sram:inst\|altsyncram:altsyncram_component\|altsyncram_ebs3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "logic/mx4_4b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_4b.bdf" { { 488 1288 1336 520 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst8\[0\] rv32i_debug:inst3\|bus_interface:inst7\|inst14\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|bus_interface:inst7\|mx8_32b:inst11\|inst8\[0\]\" to the node \"rv32i_debug:inst3\|bus_interface:inst7\|inst14\[0\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[6\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[6\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[6\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[6\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[6\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[6\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[6\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[6\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[6\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[6\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[6\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[6\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[6\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[6\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[6\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[6\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[5\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[5\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[5\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[5\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[5\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[5\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[5\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[5\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[5\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[5\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[5\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[5\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[5\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[5\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[5\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[5\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[4\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[4\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[4\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[4\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[4\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[4\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[4\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[4\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[4\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[4\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[4\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[4\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[4\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[4\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[4\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[4\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[3\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[3\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[3\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[3\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[3\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[3\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[3\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[3\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[3\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[3\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[3\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[3\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[3\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[3\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[3\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[3\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[2\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[2\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[2\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[2\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[2\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[2\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[2\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[2\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[2\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[2\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[2\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[2\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[2\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[2\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[2\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[2\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[1\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[1\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[1\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[1\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[1\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[1\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[1\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[1\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[1\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[1\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[1\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[1\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[1\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[1\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[1\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[1\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[30\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[30\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[31\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[30\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[30\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[30\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[29\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[29\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[30\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[29\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[29\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[29\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[28\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[28\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[29\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[28\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[28\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[28\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[27\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[27\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[28\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[27\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[27\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[27\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[26\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[26\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[27\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[26\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[26\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[26\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[25\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[25\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[26\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[25\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[25\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[25\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[24\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[24\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[25\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[24\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[24\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[24\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[23\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[23\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[24\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[23\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[23\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[23\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[22\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[22\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[23\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[22\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[22\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[22\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[21\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[21\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[22\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[21\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[21\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[21\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[20\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[20\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[21\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[20\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[20\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[20\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[19\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[19\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[20\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[19\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[19\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[19\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[18\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[18\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[19\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[18\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[18\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[18\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[17\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[17\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[18\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[17\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[17\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[17\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[16\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[16\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[17\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[16\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[16\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[16\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[15\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[15\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[16\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[15\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[15\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[15\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[14\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[14\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[15\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[14\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[14\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[14\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[13\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[13\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[14\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[13\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[13\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[13\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[12\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[12\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[13\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[12\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[12\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[12\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[11\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[11\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[12\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[11\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[11\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[11\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[10\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[10\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[11\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[10\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[10\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[10\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[9\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[9\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[10\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[9\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[9\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[9\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[8\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[8\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[9\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[8\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[8\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[8\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[7\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[7\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[8\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[7\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[7\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[7\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[6\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[6\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[7\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[6\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[6\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[6\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[5\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[5\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[6\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[5\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[5\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[5\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[4\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[4\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[5\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[4\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[4\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[4\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[3\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[3\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[4\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[3\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[3\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[3\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[2\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst\[2\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[3\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[2\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[2\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[2\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[1\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[1\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[2\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[1\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[1\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[1\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[0\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[0\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst11\|inst1\[1\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[0\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[0\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst\|inst\[0\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[31\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[31\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[31\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[31\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[31\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[31\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[31\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[31\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[31\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[31\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[31\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[31\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[31\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[31\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[31\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[31\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[30\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[30\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[30\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[30\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[30\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[30\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[30\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[30\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[30\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[30\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[30\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[30\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[30\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[30\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[30\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[30\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[29\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[29\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[29\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[29\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[29\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[29\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[29\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[29\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[29\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[29\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[29\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[29\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[29\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[29\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[29\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[29\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[28\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[28\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[28\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[28\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[28\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[28\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[28\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[28\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[28\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[28\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[28\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[28\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[28\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[28\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[28\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[28\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[0\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[0\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[0\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[0\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[0\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[0\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[0\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[0\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[0\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[0\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[0\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[0\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[0\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[0\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[0\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[0\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[0\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[7\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[7\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[7\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[7\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[7\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[7\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[7\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[7\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[7\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[7\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[7\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[7\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[7\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[7\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[7\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[7\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[11\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[11\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[11\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[11\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[11\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[11\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[11\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[11\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[11\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[11\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[11\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[11\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[11\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[11\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[11\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[11\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[10\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[10\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[10\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[10\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[10\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[10\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[10\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[10\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[10\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[10\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[10\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[10\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[10\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[10\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[10\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[10\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[9\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[9\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[9\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[9\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[9\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[9\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[9\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[9\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[9\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[9\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[9\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[9\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[9\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[9\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[9\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[9\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[8\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[8\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[8\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[8\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[8\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[8\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[8\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[8\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[8\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[8\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[8\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[8\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[8\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[8\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[8\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[8\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[15\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[15\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[15\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[15\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[15\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[15\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[15\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[15\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[15\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[15\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[15\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[15\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[15\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[15\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[15\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[15\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[14\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[14\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[14\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[14\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[14\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[14\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[14\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[14\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[14\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[14\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[14\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[14\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[14\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[14\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[14\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[14\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[13\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[13\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[13\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[13\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[13\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[13\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[13\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[13\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[13\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[13\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[13\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[13\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[13\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[13\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[13\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[13\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[12\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[12\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[12\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[12\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[12\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[12\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[12\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[12\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[12\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[12\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[12\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[12\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[12\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[12\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[12\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[12\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[19\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[19\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[19\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[19\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[19\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[19\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[19\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[19\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[19\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[19\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[19\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[19\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[19\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[19\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[19\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[19\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[18\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[18\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[18\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[18\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[18\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[18\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[18\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[18\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[18\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[18\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[18\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[18\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[18\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[18\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[18\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[18\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[17\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[17\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[17\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[17\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[17\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[17\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[17\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[17\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[17\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[17\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[17\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[17\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[17\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[17\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[17\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[17\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[16\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[16\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[16\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[16\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[16\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[16\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[16\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[16\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[16\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[16\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[16\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[16\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[16\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[16\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[16\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[16\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[23\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[23\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[23\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[23\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[23\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[23\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[23\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[23\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[23\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[23\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[23\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[23\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[23\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[23\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[23\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[23\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[22\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[22\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[22\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[22\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[22\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[22\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[22\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[22\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[22\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[22\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[22\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[22\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[22\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[22\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[22\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[22\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[21\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[21\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[21\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[21\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[21\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[21\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[21\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[21\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[21\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[21\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[21\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[21\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[21\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[21\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[21\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[21\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[20\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[20\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[20\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[20\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[20\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[20\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[20\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[20\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[20\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[20\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[20\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[20\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[20\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[20\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[20\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[20\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[27\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[27\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[27\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[27\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[27\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[27\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[27\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[27\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[27\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[27\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[27\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[27\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[27\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[27\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[27\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[27\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[26\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[26\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[26\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[26\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[26\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[26\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[26\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[26\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[26\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[26\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[26\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[26\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[26\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[26\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[26\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[26\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[25\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[25\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[25\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[25\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[25\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[25\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[25\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[25\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[25\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[25\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[25\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[25\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[25\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[25\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[25\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[25\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[24\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst56\|inst5\[24\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst8\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[24\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst55\|inst5\[24\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst7\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[24\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst54\|inst5\[24\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst6\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[24\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst52\|inst5\[24\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst5\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[24\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst51\|inst5\[24\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst4\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[24\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst50\|inst5\[24\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst3\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[24\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst48\|inst2\[24\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst2\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[24\] rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|regfile:inst3\|mx4_32b:inst57\|inst5\[24\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|mx8_32b:inst61\|inst9\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|mx4_4b:inst10\|inst4\[3\] sram_controller:inst2\|mx4_4b:inst13\|inst4\[3\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|mx4_4b:inst10\|inst4\[3\]\" to the node \"sram_controller:inst2\|mx4_4b:inst13\|inst4\[3\]\" into an OR gate" {  } { { "logic/mx4_4b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_4b.bdf" { { 456 1256 1304 488 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|mx4_4b:inst11\|inst3\[3\] sram_controller:inst2\|mx4_4b:inst13\|inst3\[3\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|mx4_4b:inst11\|inst3\[3\]\" to the node \"sram_controller:inst2\|mx4_4b:inst13\|inst3\[3\]\" into an OR gate" {  } { { "logic/mx4_4b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_4b.bdf" { { 424 1224 1272 456 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|mx4_4b:inst12\|inst4\[3\] sram_controller:inst2\|mx4_4b:inst13\|inst2\[3\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|mx4_4b:inst12\|inst4\[3\]\" to the node \"sram_controller:inst2\|mx4_4b:inst13\|inst2\[3\]\" into an OR gate" {  } { { "logic/mx4_4b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_4b.bdf" { { 456 1256 1304 488 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|mx4_4b:inst10\|inst4\[2\] sram_controller:inst2\|mx4_4b:inst13\|inst4\[2\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|mx4_4b:inst10\|inst4\[2\]\" to the node \"sram_controller:inst2\|mx4_4b:inst13\|inst4\[2\]\" into an OR gate" {  } { { "logic/mx4_4b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_4b.bdf" { { 456 1256 1304 488 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|mx4_4b:inst11\|inst2\[2\] sram_controller:inst2\|mx4_4b:inst13\|inst3\[2\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|mx4_4b:inst11\|inst2\[2\]\" to the node \"sram_controller:inst2\|mx4_4b:inst13\|inst3\[2\]\" into an OR gate" {  } { { "logic/mx4_4b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_4b.bdf" { { 392 1192 1240 424 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|mx4_4b:inst12\|inst3\[2\] sram_controller:inst2\|mx4_4b:inst13\|inst2\[2\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|mx4_4b:inst12\|inst3\[2\]\" to the node \"sram_controller:inst2\|mx4_4b:inst13\|inst2\[2\]\" into an OR gate" {  } { { "logic/mx4_4b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_4b.bdf" { { 424 1224 1272 456 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|mx4_4b:inst10\|inst4\[1\] sram_controller:inst2\|mx4_4b:inst13\|inst4\[1\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|mx4_4b:inst10\|inst4\[1\]\" to the node \"sram_controller:inst2\|mx4_4b:inst13\|inst4\[1\]\" into an OR gate" {  } { { "logic/mx4_4b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_4b.bdf" { { 456 1256 1304 488 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|mx4_4b:inst11\|inst4\[1\] sram_controller:inst2\|mx4_4b:inst13\|inst3\[1\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|mx4_4b:inst11\|inst4\[1\]\" to the node \"sram_controller:inst2\|mx4_4b:inst13\|inst3\[1\]\" into an OR gate" {  } { { "logic/mx4_4b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_4b.bdf" { { 456 1256 1304 488 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|mx4_4b:inst12\|inst4\[1\] sram_controller:inst2\|mx4_4b:inst13\|inst2\[1\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|mx4_4b:inst12\|inst4\[1\]\" to the node \"sram_controller:inst2\|mx4_4b:inst13\|inst2\[1\]\" into an OR gate" {  } { { "logic/mx4_4b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_4b.bdf" { { 456 1256 1304 488 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|mx4_4b:inst10\|inst4\[0\] sram_controller:inst2\|mx4_4b:inst13\|inst4\[0\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|mx4_4b:inst10\|inst4\[0\]\" to the node \"sram_controller:inst2\|mx4_4b:inst13\|inst4\[0\]\" into an OR gate" {  } { { "logic/mx4_4b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_4b.bdf" { { 456 1256 1304 488 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|mx4_4b:inst11\|inst4\[0\] sram_controller:inst2\|mx4_4b:inst13\|inst3\[0\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|mx4_4b:inst11\|inst4\[0\]\" to the node \"sram_controller:inst2\|mx4_4b:inst13\|inst3\[0\]\" into an OR gate" {  } { { "logic/mx4_4b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_4b.bdf" { { 456 1256 1304 488 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_controller:inst2\|mx4_4b:inst12\|inst4\[0\] sram_controller:inst2\|mx4_4b:inst13\|inst2\[0\] " "Converted the fan-out from the tri-state buffer \"sram_controller:inst2\|mx4_4b:inst12\|inst4\[0\]\" to the node \"sram_controller:inst2\|mx4_4b:inst13\|inst2\[0\]\" into an OR gate" {  } { { "logic/mx4_4b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_4b.bdf" { { 456 1256 1304 488 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst1\[31\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst1\[31\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[31\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[29\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[29\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[31\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[28\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[28\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[30\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[31\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[31\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 656 1240 1288 688 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[28\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[28\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst3\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 656 1240 1288 688 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[26\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[26\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst5\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 656 1240 1288 688 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[24\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst7\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[24\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst7\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 656 1240 1288 688 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[22\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[22\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst1\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 656 1240 1288 688 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[20\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[20\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst3\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 656 1240 1288 688 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[18\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[18\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst5\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 656 1240 1288 688 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[16\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst7\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[16\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst7\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 656 1240 1288 688 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[14\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[14\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst1\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 656 1240 1288 688 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[12\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[12\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst3\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 656 1240 1288 688 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[10\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[10\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst5\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 432 1016 1064 464 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[8\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst7\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[8\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst7\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 432 1016 1064 464 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[6\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[6\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst1\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 432 1016 1064 464 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[4\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[4\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst3\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 432 1016 1064 464 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[2\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[2\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst5\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 432 1016 1064 464 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[0\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst7\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[0\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst7\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 432 1016 1064 464 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[1\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst6\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[1\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst6\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 432 1016 1064 464 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[3\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst4\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[3\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst4\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 432 1016 1064 464 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[5\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst2\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[5\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst2\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 432 1016 1064 464 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[7\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[7\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 432 1016 1064 464 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[9\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst6\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[9\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst6\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 432 1016 1064 464 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[11\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst4\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst2\[11\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst4\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 432 1016 1064 464 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[13\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst2\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[13\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst2\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 656 1240 1288 688 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[15\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[15\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 656 1240 1288 688 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[17\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst6\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[17\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst6\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 656 1240 1288 688 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[19\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst4\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[19\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst4\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 656 1240 1288 688 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[21\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst2\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[21\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst2\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 656 1240 1288 688 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[23\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[23\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 656 1240 1288 688 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[25\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst6\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[25\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst6\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 656 1240 1288 688 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[27\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst4\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[27\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst4\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 656 1240 1288 688 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[29\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst2\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[29\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst2\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 656 1240 1288 688 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[30\] rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|tc:inst9\|mx8_32b:inst11\|inst9\[30\]\" to the node \"rv32i_debug:inst3\|regfile:inst3\|reg32_ld_clr:reg27\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst1\|inst8\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 656 1240 1288 688 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst1\[30\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst1\[30\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[30\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[27\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[27\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[29\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[29\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[29\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[29\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[26\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[26\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[28\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[28\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[28\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[28\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[25\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[25\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[27\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[27\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[27\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[27\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[24\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[24\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[26\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[26\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[26\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[26\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[23\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[23\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[25\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[25\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[25\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[25\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[22\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[22\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[24\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[24\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[24\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[24\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[21\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[21\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[23\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[23\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[23\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[23\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[20\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[20\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[22\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[22\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[22\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[22\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[19\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[19\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[21\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[21\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[21\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[21\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[18\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[18\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[20\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[20\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[20\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[20\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[17\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[17\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[19\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[19\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[19\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[19\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[16\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[16\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[18\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[18\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[18\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[18\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[15\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[15\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[17\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[17\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[17\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[17\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[14\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[14\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[16\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[16\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[16\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[16\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[13\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[13\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[15\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[15\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[15\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[15\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[12\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[12\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[14\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[14\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[14\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[14\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[11\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[11\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[13\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[13\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[13\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[13\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[10\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[10\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[12\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[12\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[12\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[12\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[9\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[9\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[11\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[11\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[11\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[11\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[8\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[8\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[10\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[10\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[10\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[10\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[7\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[7\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[9\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[9\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[9\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[9\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[6\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[6\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[8\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[8\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[8\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[8\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[5\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[5\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[7\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[7\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[7\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[7\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[4\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst\[4\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[6\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[6\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[6\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[6\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[3\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[3\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[5\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[5\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[5\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[5\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[2\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[2\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[4\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[4\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[4\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[4\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[1\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[1\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[3\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[3\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[3\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[3\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[0\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[0\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst10\|inst1\[2\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[2\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[2\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[2\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[1\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[1\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[1\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst11\|inst\[1\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst1\[31\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst1\[31\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[31\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[27\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[27\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[31\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[25\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[25\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[29\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[26\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[26\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[30\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[24\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[24\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[28\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst1\[30\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst1\[30\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[30\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[23\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[23\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[27\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst1\[29\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst1\[29\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[29\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[22\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[22\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[26\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst1\[28\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst1\[28\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[28\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[21\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[21\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[25\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[27\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[27\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[27\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[20\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[20\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[24\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[26\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[26\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[26\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[19\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[19\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[23\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[25\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[25\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[25\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[18\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[18\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[22\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[24\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[24\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[24\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[17\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[17\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[21\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[23\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[23\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[23\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[16\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[16\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[20\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[22\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[22\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[22\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[15\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[15\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[19\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[21\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[21\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[21\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[14\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[14\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[18\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[20\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[20\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[20\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[13\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[13\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[17\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[19\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[19\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[19\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[12\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[12\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[16\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[18\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[18\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[18\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[11\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[11\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[15\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[17\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[17\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[17\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[10\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[10\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[14\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[16\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[16\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[16\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[9\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[9\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[13\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[15\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[15\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[15\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[8\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst\[8\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[12\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[14\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[14\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[14\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[7\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[7\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[11\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[13\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[13\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[13\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[6\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[6\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[10\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[12\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[12\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[12\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[5\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[5\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[9\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[11\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[11\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[11\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[4\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[4\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[8\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[10\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[10\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[10\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[3\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[3\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[7\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[9\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[9\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[9\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[2\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[2\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[6\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[8\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[8\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[8\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[1\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[1\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[5\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[7\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[7\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[7\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[0\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[0\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst9\|inst1\[4\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[6\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[6\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[6\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[5\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[5\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[5\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[4\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[4\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[4\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[3\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[3\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[3\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[3\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[2\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[2\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[2\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst10\|inst\[2\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst1\[31\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst1\[31\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[31\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[23\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[23\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[31\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[19\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[19\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[27\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[21\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[21\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[29\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[17\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[17\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[25\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[22\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[22\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[30\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[18\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[18\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[26\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[20\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[20\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[28\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[16\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst\[16\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[24\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst1\[30\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst1\[30\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[30\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[15\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[15\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[23\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst1\[29\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst1\[29\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[29\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[14\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[14\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[22\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst1\[28\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst1\[28\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[28\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[13\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[13\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[21\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst1\[27\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst1\[27\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[27\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[12\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[12\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[20\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst1\[26\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst1\[26\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[26\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[11\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[11\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[19\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst1\[25\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst1\[25\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[25\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[10\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[10\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[18\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst1\[24\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst1\[24\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[24\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[9\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[9\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[17\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[23\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[23\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[23\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[8\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[8\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[16\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[22\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[22\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[22\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[7\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[7\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[15\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[21\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[21\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[21\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[6\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[6\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[14\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[20\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[20\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[20\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[5\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[5\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[13\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[19\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[19\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[19\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[4\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[4\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[12\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[18\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[18\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[18\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[3\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[3\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[11\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[17\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[17\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[17\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[2\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[2\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[10\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[16\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[16\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[16\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[1\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[1\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[9\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[15\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[15\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[15\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[0\] rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst6\|inst1\[0\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftl32:inst14\|mx2_32b:inst7\|inst1\[8\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[14\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[14\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[14\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[13\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[13\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[13\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[12\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[12\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[12\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[11\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[11\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[11\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[10\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[10\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[10\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[9\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[9\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[9\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[8\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[8\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[8\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[7\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[7\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[7\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[7\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[6\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[6\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[6\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[6\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[5\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[5\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[5\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[5\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[4\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[4\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[4\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst9\|inst\[4\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[31\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[31\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[31\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[31\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[30\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[30\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[30\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[30\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[29\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[29\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[29\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[29\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[28\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[28\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[28\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[28\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[27\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[27\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[27\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[27\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[26\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[26\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[26\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[26\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[25\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[25\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[25\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[25\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[24\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[24\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[24\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[24\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[23\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[23\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[23\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[23\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[22\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[22\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[22\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[22\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[21\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[21\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[21\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[21\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[20\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[20\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[20\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[20\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[19\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[19\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[19\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[19\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[18\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[18\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[18\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[18\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[17\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[17\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[17\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[17\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[16\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[16\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst1\[16\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[16\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[15\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[15\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[15\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[15\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[14\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[14\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[14\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[14\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[13\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[13\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[13\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[13\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[12\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[12\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[12\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[12\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[11\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[11\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[11\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[11\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[10\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[10\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[10\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[10\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[9\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[9\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[9\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[9\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[8\] rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[8\] " "Converted the fan-out from the tri-state buffer \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst6\|inst\[8\]\" to the node \"rv32i_debug:inst3\|alu:inst12\|shftr32:inst15\|mx2_32b:inst7\|inst\[8\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "dbgif:inst1\|mx2_1b:inst3\|inst gpu:inst\|gmc:inst1\|dram_init:inst\|inst22 " "Converted the fan-out from the tri-state buffer \"dbgif:inst1\|mx2_1b:inst3\|inst\" to the node \"gpu:inst\|gmc:inst1\|dram_init:inst\|inst22\" into an OR gate" {  } { { "logic/mx2_1b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_1b.bdf" { { 296 856 904 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678114600366 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1678114600366 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 496 1152 1328 512 "DRAM_LDQM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1678114604187 "|ARP|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 512 1152 1328 528 "DRAM_UDQM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1678114604187 "|ARP|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 608 1152 1328 624 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1678114604187 "|ARP|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 648 384 560 664 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1678114604187 "|ARP|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 648 384 560 664 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1678114604187 "|ARP|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 648 384 560 664 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1678114604187 "|ARP|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 648 384 560 664 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1678114604187 "|ARP|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 648 384 560 664 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1678114604187 "|ARP|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 648 384 560 664 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1678114604187 "|ARP|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 648 384 560 664 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1678114604187 "|ARP|LED[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1678114604187 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1678114604816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678114617591 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114617591 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[1\] " "No output dependent on input pin \"BTN\[1\]\"" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 600 384 560 616 "BTN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114618197 "|ARP|BTN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[0\] " "No output dependent on input pin \"BTN\[0\]\"" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 600 384 560 616 "BTN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114618197 "|ARP|BTN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 616 384 560 632 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114618197 "|ARP|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 616 384 560 632 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114618197 "|ARP|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 616 384 560 632 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114618197 "|ARP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 616 384 560 632 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114618197 "|ARP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 616 384 560 632 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114618197 "|ARP|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1678114618197 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4532 " "Implemented 4532 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678114618199 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678114618199 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1678114618199 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4392 " "Implemented 4392 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1678114618199 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1678114618199 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678114618199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1592 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1592 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678114618348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 06 15:56:58 2023 " "Processing ended: Mon Mar 06 15:56:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678114618348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678114618348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678114618348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678114618348 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678114620073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678114620074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 15:56:59 2023 " "Processing started: Mon Mar 06 15:56:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678114620074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1678114620074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ARP -c ARP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ARP -c ARP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1678114620074 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1678114620229 ""}
{ "Info" "0" "" "Project  = ARP" {  } {  } 0 0 "Project  = ARP" 0 0 "Fitter" 0 0 1678114620230 ""}
{ "Info" "0" "" "Revision = ARP" {  } {  } 0 0 "Revision = ARP" 0 0 "Fitter" 0 0 1678114620230 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1678114620373 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ARP EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"ARP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1678114620411 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678114620452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678114620452 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1678114620737 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1678114620747 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1678114621045 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1678114621045 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1678114621045 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1678114621045 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 8931 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1678114621056 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 8933 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1678114621056 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 8935 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1678114621056 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 8937 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1678114621056 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1678114621056 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1678114621059 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1678114621066 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARP.sdc " "Synopsys Design Constraints File file not found: 'ARP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1678114622429 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1678114622431 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[0\]~46\|combout " "Node \"inst3\|inst10\[0\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622451 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[0\]~31\|dataa " "Node \"inst3\|inst7\|inst5\[0\]~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622451 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[0\]~31\|combout " "Node \"inst3\|inst7\|inst5\[0\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622451 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[0\]~63\|datab " "Node \"inst2\|inst15\[0\]~63\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622451 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[0\]~63\|combout " "Node \"inst2\|inst15\[0\]~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622451 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[0\]~46\|datac " "Node \"inst3\|inst10\[0\]~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622451 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622451 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[17\]~14\|combout " "Node \"inst3\|inst10\[17\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622453 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[17\]~14\|dataa " "Node \"inst3\|inst7\|inst5\[17\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622453 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[17\]~14\|combout " "Node \"inst3\|inst7\|inst5\[17\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622453 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[17\]~46\|datab " "Node \"inst2\|inst15\[17\]~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622453 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[17\]~46\|combout " "Node \"inst2\|inst15\[17\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622453 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[17\]~13\|dataa " "Node \"inst3\|inst10\[17\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622453 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[17\]~13\|combout " "Node \"inst3\|inst10\[17\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622453 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[17\]~14\|datac " "Node \"inst3\|inst10\[17\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622453 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622453 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[19\]~10\|combout " "Node \"inst3\|inst10\[19\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622453 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[19\]~12\|dataa " "Node \"inst3\|inst7\|inst5\[19\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622453 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[19\]~12\|combout " "Node \"inst3\|inst7\|inst5\[19\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622453 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[19\]~44\|datab " "Node \"inst2\|inst15\[19\]~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622453 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[19\]~44\|combout " "Node \"inst2\|inst15\[19\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622453 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[19\]~9\|dataa " "Node \"inst3\|inst10\[19\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622453 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[19\]~9\|combout " "Node \"inst3\|inst10\[19\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622453 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[19\]~10\|datac " "Node \"inst3\|inst10\[19\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622453 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622453 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[24\]~22\|combout " "Node \"inst3\|inst10\[24\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622454 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[24\]~7\|dataa " "Node \"inst3\|inst7\|inst5\[24\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622454 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[24\]~7\|combout " "Node \"inst3\|inst7\|inst5\[24\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622454 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[24\]~39\|datab " "Node \"inst2\|inst15\[24\]~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622454 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[24\]~39\|combout " "Node \"inst2\|inst15\[24\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622454 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[24\]~21\|dataa " "Node \"inst3\|inst10\[24\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622454 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[24\]~21\|combout " "Node \"inst3\|inst10\[24\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622454 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[24\]~22\|datab " "Node \"inst3\|inst10\[24\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622454 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622454 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[1\]~38\|combout " "Node \"inst3\|inst10\[1\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622454 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[1\]~30\|dataa " "Node \"inst3\|inst7\|inst5\[1\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622454 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[1\]~30\|combout " "Node \"inst3\|inst7\|inst5\[1\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622454 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[1\]~62\|datab " "Node \"inst2\|inst15\[1\]~62\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622454 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[1\]~62\|combout " "Node \"inst2\|inst15\[1\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622454 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[1\]~38\|datab " "Node \"inst3\|inst10\[1\]~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622454 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622454 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[23\]~50\|combout " "Node \"inst3\|inst10\[23\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622455 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[23\]~8\|dataa " "Node \"inst3\|inst7\|inst5\[23\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622455 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[23\]~8\|combout " "Node \"inst3\|inst7\|inst5\[23\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622455 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[23\]~40\|datab " "Node \"inst2\|inst15\[23\]~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622455 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[23\]~40\|combout " "Node \"inst2\|inst15\[23\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622455 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[23\]~49\|dataa " "Node \"inst3\|inst10\[23\]~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622455 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[23\]~49\|combout " "Node \"inst3\|inst10\[23\]~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622455 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[23\]~50\|datac " "Node \"inst3\|inst10\[23\]~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622455 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622455 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[2\]~39\|combout " "Node \"inst3\|inst10\[2\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622455 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[2\]~29\|dataa " "Node \"inst3\|inst7\|inst5\[2\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622455 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[2\]~29\|combout " "Node \"inst3\|inst7\|inst5\[2\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622455 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[2\]~61\|datab " "Node \"inst2\|inst15\[2\]~61\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622455 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[2\]~61\|combout " "Node \"inst2\|inst15\[2\]~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622455 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[2\]~39\|datab " "Node \"inst3\|inst10\[2\]~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622455 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622455 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[3\]~40\|combout " "Node \"inst3\|inst10\[3\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622456 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[3\]~28\|dataa " "Node \"inst3\|inst7\|inst5\[3\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622456 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[3\]~28\|combout " "Node \"inst3\|inst7\|inst5\[3\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622456 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[3\]~60\|datab " "Node \"inst2\|inst15\[3\]~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622456 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[3\]~60\|combout " "Node \"inst2\|inst15\[3\]~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622456 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[3\]~40\|datab " "Node \"inst3\|inst10\[3\]~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622456 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622456 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[21\]~48\|combout " "Node \"inst3\|inst10\[21\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622456 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[21\]~10\|dataa " "Node \"inst3\|inst7\|inst5\[21\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622456 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[21\]~10\|combout " "Node \"inst3\|inst7\|inst5\[21\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622456 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[21\]~42\|datab " "Node \"inst2\|inst15\[21\]~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622456 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[21\]~42\|combout " "Node \"inst2\|inst15\[21\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622456 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[21\]~47\|dataa " "Node \"inst3\|inst10\[21\]~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622456 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[21\]~47\|combout " "Node \"inst3\|inst10\[21\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622456 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[21\]~48\|datac " "Node \"inst3\|inst10\[21\]~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622456 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622456 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[20\]~26\|combout " "Node \"inst3\|inst10\[20\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622457 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[20\]~11\|dataa " "Node \"inst3\|inst7\|inst5\[20\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622457 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[20\]~11\|combout " "Node \"inst3\|inst7\|inst5\[20\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622457 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[20\]~43\|datab " "Node \"inst2\|inst15\[20\]~43\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622457 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[20\]~43\|combout " "Node \"inst2\|inst15\[20\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622457 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[20\]~25\|dataa " "Node \"inst3\|inst10\[20\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622457 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[20\]~25\|combout " "Node \"inst3\|inst10\[20\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622457 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[20\]~26\|datac " "Node \"inst3\|inst10\[20\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622457 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622457 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[22\]~24\|combout " "Node \"inst3\|inst10\[22\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622457 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[22\]~9\|dataa " "Node \"inst3\|inst7\|inst5\[22\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622457 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[22\]~9\|combout " "Node \"inst3\|inst7\|inst5\[22\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622457 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[22\]~41\|datab " "Node \"inst2\|inst15\[22\]~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622457 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[22\]~41\|combout " "Node \"inst2\|inst15\[22\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622457 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[22\]~23\|dataa " "Node \"inst3\|inst10\[22\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622457 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[22\]~23\|combout " "Node \"inst3\|inst10\[22\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622457 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[22\]~24\|datac " "Node \"inst3\|inst10\[22\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622457 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622457 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[16\]~5\|combout " "Node \"inst3\|inst10\[16\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622458 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[16\]~15\|dataa " "Node \"inst3\|inst7\|inst5\[16\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622458 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[16\]~15\|combout " "Node \"inst3\|inst7\|inst5\[16\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622458 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[16\]~47\|datab " "Node \"inst2\|inst15\[16\]~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622458 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[16\]~47\|combout " "Node \"inst2\|inst15\[16\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622458 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[16\]~4\|dataa " "Node \"inst3\|inst10\[16\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622458 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[16\]~4\|combout " "Node \"inst3\|inst10\[16\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622458 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[16\]~5\|datac " "Node \"inst3\|inst10\[16\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622458 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622458 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[14\]~28\|combout " "Node \"inst3\|inst10\[14\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622458 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[14\]~17\|dataa " "Node \"inst3\|inst7\|inst5\[14\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622458 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[14\]~17\|combout " "Node \"inst3\|inst7\|inst5\[14\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622458 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[14\]~49\|datab " "Node \"inst2\|inst15\[14\]~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622458 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[14\]~49\|combout " "Node \"inst2\|inst15\[14\]~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622458 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[14\]~27\|dataa " "Node \"inst3\|inst10\[14\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622458 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[14\]~27\|combout " "Node \"inst3\|inst10\[14\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622458 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[14\]~28\|datac " "Node \"inst3\|inst10\[14\]~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622458 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622458 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[18\]~12\|combout " "Node \"inst3\|inst10\[18\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622459 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[18\]~13\|dataa " "Node \"inst3\|inst7\|inst5\[18\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622459 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[18\]~13\|combout " "Node \"inst3\|inst7\|inst5\[18\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622459 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[18\]~45\|datab " "Node \"inst2\|inst15\[18\]~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622459 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[18\]~45\|combout " "Node \"inst2\|inst15\[18\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622459 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[18\]~11\|dataa " "Node \"inst3\|inst10\[18\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622459 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[18\]~11\|combout " "Node \"inst3\|inst10\[18\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622459 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[18\]~12\|datac " "Node \"inst3\|inst10\[18\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622459 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622459 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[9\]~44\|combout " "Node \"inst3\|inst10\[9\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622459 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[9\]~22\|dataa " "Node \"inst3\|inst7\|inst5\[9\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622459 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[9\]~22\|combout " "Node \"inst3\|inst7\|inst5\[9\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622459 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[9\]~54\|datab " "Node \"inst2\|inst15\[9\]~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622459 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[9\]~54\|combout " "Node \"inst2\|inst15\[9\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622459 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[9\]~43\|dataa " "Node \"inst3\|inst10\[9\]~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622459 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[9\]~43\|combout " "Node \"inst3\|inst10\[9\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622459 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[9\]~44\|datac " "Node \"inst3\|inst10\[9\]~44\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622459 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622459 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[10\]~32\|combout " "Node \"inst3\|inst10\[10\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622460 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[10\]~21\|dataa " "Node \"inst3\|inst7\|inst5\[10\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622460 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[10\]~21\|combout " "Node \"inst3\|inst7\|inst5\[10\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622460 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[10\]~53\|datab " "Node \"inst2\|inst15\[10\]~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622460 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[10\]~53\|combout " "Node \"inst2\|inst15\[10\]~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622460 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[10\]~31\|dataa " "Node \"inst3\|inst10\[10\]~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622460 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[10\]~31\|combout " "Node \"inst3\|inst10\[10\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622460 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[10\]~32\|datac " "Node \"inst3\|inst10\[10\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622460 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622460 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[11\]~37\|combout " "Node \"inst3\|inst10\[11\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622460 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[11\]~20\|dataa " "Node \"inst3\|inst7\|inst5\[11\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622460 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[11\]~20\|combout " "Node \"inst3\|inst7\|inst5\[11\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622460 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[11\]~52\|datab " "Node \"inst2\|inst15\[11\]~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622460 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[11\]~52\|combout " "Node \"inst2\|inst15\[11\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622460 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[11\]~36\|dataa " "Node \"inst3\|inst10\[11\]~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622460 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[11\]~36\|combout " "Node \"inst3\|inst10\[11\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622460 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[11\]~37\|datac " "Node \"inst3\|inst10\[11\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622460 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622460 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[25\]~52\|combout " "Node \"inst3\|inst10\[25\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[25\]~6\|dataa " "Node \"inst3\|inst7\|inst5\[25\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[25\]~6\|combout " "Node \"inst3\|inst7\|inst5\[25\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[25\]~38\|datab " "Node \"inst2\|inst15\[25\]~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[25\]~38\|combout " "Node \"inst2\|inst15\[25\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[25\]~51\|dataa " "Node \"inst3\|inst10\[25\]~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[25\]~51\|combout " "Node \"inst3\|inst10\[25\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[25\]~52\|datac " "Node \"inst3\|inst10\[25\]~52\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622461 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[6\]~35\|combout " "Node \"inst3\|inst10\[6\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[6\]~25\|dataa " "Node \"inst3\|inst7\|inst5\[6\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[6\]~25\|combout " "Node \"inst3\|inst7\|inst5\[6\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[6\]~57\|datab " "Node \"inst2\|inst15\[6\]~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[6\]~57\|combout " "Node \"inst2\|inst15\[6\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[6\]~35\|datab " "Node \"inst3\|inst10\[6\]~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622461 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[26\]~20\|combout " "Node \"inst3\|inst10\[26\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[26\]~5\|dataa " "Node \"inst3\|inst7\|inst5\[26\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[26\]~5\|combout " "Node \"inst3\|inst7\|inst5\[26\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[26\]~37\|datab " "Node \"inst2\|inst15\[26\]~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[26\]~37\|combout " "Node \"inst2\|inst15\[26\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[26\]~19\|dataa " "Node \"inst3\|inst10\[26\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[26\]~19\|combout " "Node \"inst3\|inst10\[26\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[26\]~20\|datac " "Node \"inst3\|inst10\[26\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622461 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622461 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[27\]~54\|combout " "Node \"inst3\|inst10\[27\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[27\]~4\|dataa " "Node \"inst3\|inst7\|inst5\[27\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[27\]~4\|combout " "Node \"inst3\|inst7\|inst5\[27\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622462 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[27\]~36\|datab " "Node \"inst2\|inst15\[27\]~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622462 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[27\]~36\|combout " "Node \"inst2\|inst15\[27\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[27\]~53\|dataa " "Node \"inst3\|inst10\[27\]~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[27\]~53\|combout " "Node \"inst3\|inst10\[27\]~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[27\]~54\|datac " "Node \"inst3\|inst10\[27\]~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622462 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622462 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[28\]~18\|combout " "Node \"inst3\|inst10\[28\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[28\]~3\|dataa " "Node \"inst3\|inst7\|inst5\[28\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[28\]~3\|combout " "Node \"inst3\|inst7\|inst5\[28\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622462 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[28\]~35\|datab " "Node \"inst2\|inst15\[28\]~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622462 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[28\]~35\|combout " "Node \"inst2\|inst15\[28\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[28\]~17\|dataa " "Node \"inst3\|inst10\[28\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[28\]~17\|combout " "Node \"inst3\|inst10\[28\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622462 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[28\]~18\|datac " "Node \"inst3\|inst10\[28\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622462 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622462 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[29\]~56\|combout " "Node \"inst3\|inst10\[29\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622463 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[29\]~2\|dataa " "Node \"inst3\|inst7\|inst5\[29\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622463 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[29\]~2\|combout " "Node \"inst3\|inst7\|inst5\[29\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622463 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[29\]~34\|datab " "Node \"inst2\|inst15\[29\]~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622463 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[29\]~34\|combout " "Node \"inst2\|inst15\[29\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622463 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[29\]~55\|dataa " "Node \"inst3\|inst10\[29\]~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622463 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[29\]~55\|combout " "Node \"inst3\|inst10\[29\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622463 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[29\]~56\|datac " "Node \"inst3\|inst10\[29\]~56\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622463 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622463 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[30\]~16\|combout " "Node \"inst3\|inst10\[30\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622463 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[30\]~1\|dataa " "Node \"inst3\|inst7\|inst5\[30\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622463 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[30\]~1\|combout " "Node \"inst3\|inst7\|inst5\[30\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622463 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[30\]~33\|datab " "Node \"inst2\|inst15\[30\]~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622463 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[30\]~33\|combout " "Node \"inst2\|inst15\[30\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622463 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[30\]~15\|dataa " "Node \"inst3\|inst10\[30\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622463 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[30\]~15\|combout " "Node \"inst3\|inst10\[30\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622463 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[30\]~16\|datac " "Node \"inst3\|inst10\[30\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622463 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622463 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[8\]~34\|combout " "Node \"inst3\|inst10\[8\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622464 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[8\]~23\|dataa " "Node \"inst3\|inst7\|inst5\[8\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622464 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[8\]~23\|combout " "Node \"inst3\|inst7\|inst5\[8\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622464 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[8\]~55\|datab " "Node \"inst2\|inst15\[8\]~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622464 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[8\]~55\|combout " "Node \"inst2\|inst15\[8\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622464 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[8\]~33\|dataa " "Node \"inst3\|inst10\[8\]~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622464 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[8\]~33\|combout " "Node \"inst3\|inst10\[8\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622464 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[8\]~34\|datac " "Node \"inst3\|inst10\[8\]~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622464 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622464 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[5\]~41\|combout " "Node \"inst3\|inst10\[5\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622465 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[5\]~26\|dataa " "Node \"inst3\|inst7\|inst5\[5\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622465 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[5\]~26\|combout " "Node \"inst3\|inst7\|inst5\[5\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622465 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[5\]~58\|datab " "Node \"inst2\|inst15\[5\]~58\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622465 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[5\]~58\|combout " "Node \"inst2\|inst15\[5\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622465 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[5\]~41\|datab " "Node \"inst3\|inst10\[5\]~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622465 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622465 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[13\]~58\|combout " "Node \"inst3\|inst10\[13\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622465 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[13\]~18\|dataa " "Node \"inst3\|inst7\|inst5\[13\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622465 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[13\]~18\|combout " "Node \"inst3\|inst7\|inst5\[13\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622465 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[13\]~50\|datab " "Node \"inst2\|inst15\[13\]~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622465 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[13\]~50\|combout " "Node \"inst2\|inst15\[13\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622465 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[13\]~57\|dataa " "Node \"inst3\|inst10\[13\]~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622465 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[13\]~57\|combout " "Node \"inst3\|inst10\[13\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622465 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[13\]~58\|datac " "Node \"inst3\|inst10\[13\]~58\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622465 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622465 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[4\]~42\|combout " "Node \"inst3\|inst10\[4\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622465 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[4\]~27\|dataa " "Node \"inst3\|inst7\|inst5\[4\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622465 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[4\]~27\|combout " "Node \"inst3\|inst7\|inst5\[4\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622465 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[4\]~59\|datab " "Node \"inst2\|inst15\[4\]~59\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622465 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[4\]~59\|combout " "Node \"inst2\|inst15\[4\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622465 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[4\]~42\|datab " "Node \"inst3\|inst10\[4\]~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622465 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622465 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[12\]~30\|combout " "Node \"inst3\|inst10\[12\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622466 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[12\]~19\|dataa " "Node \"inst3\|inst7\|inst5\[12\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622466 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[12\]~19\|combout " "Node \"inst3\|inst7\|inst5\[12\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622466 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[12\]~51\|datab " "Node \"inst2\|inst15\[12\]~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622466 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[12\]~51\|combout " "Node \"inst2\|inst15\[12\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622466 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[12\]~29\|dataa " "Node \"inst3\|inst10\[12\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622466 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[12\]~29\|combout " "Node \"inst3\|inst10\[12\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622466 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[12\]~30\|datac " "Node \"inst3\|inst10\[12\]~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622466 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622466 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[31\]~32\|combout " "Node \"inst2\|inst15\[31\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622466 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[31\]~2\|dataa " "Node \"inst3\|inst10\[31\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622466 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[31\]~2\|combout " "Node \"inst3\|inst10\[31\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622466 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[31\]~3\|datac " "Node \"inst3\|inst10\[31\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622466 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[31\]~3\|combout " "Node \"inst3\|inst10\[31\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622466 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[31\]~0\|dataa " "Node \"inst3\|inst7\|inst5\[31\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622466 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[31\]~0\|combout " "Node \"inst3\|inst7\|inst5\[31\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622466 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[31\]~32\|datab " "Node \"inst2\|inst15\[31\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622466 ""}  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } } { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622466 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[15\]~48\|combout " "Node \"inst2\|inst15\[15\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622467 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[15\]~7\|dataa " "Node \"inst3\|inst10\[15\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622467 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[15\]~7\|combout " "Node \"inst3\|inst10\[15\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622467 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[15\]~8\|datad " "Node \"inst3\|inst10\[15\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622467 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[15\]~8\|combout " "Node \"inst3\|inst10\[15\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622467 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[15\]~16\|dataa " "Node \"inst3\|inst7\|inst5\[15\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622467 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[15\]~16\|combout " "Node \"inst3\|inst7\|inst5\[15\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622467 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[15\]~48\|datab " "Node \"inst2\|inst15\[15\]~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622467 ""}  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } } { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622467 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[7\]~56\|combout " "Node \"inst2\|inst15\[7\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622467 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[7\]~45\|datab " "Node \"inst3\|inst10\[7\]~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622467 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[7\]~45\|combout " "Node \"inst3\|inst10\[7\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622467 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[7\]~24\|dataa " "Node \"inst3\|inst7\|inst5\[7\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622467 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[7\]~24\|combout " "Node \"inst3\|inst7\|inst5\[7\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622467 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[7\]~56\|datab " "Node \"inst2\|inst15\[7\]~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114622467 ""}  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } } { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678114622467 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1678114622494 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1678114622494 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1678114622496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dbgif:inst1\|mx2_1b:inst3\|inst~0  " "Automatically promoted node dbgif:inst1\|mx2_1b:inst3\|inst~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1678114622806 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DRAM_CLK~output " "Destination node DRAM_CLK~output" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 592 1152 1328 608 "DRAM_CLK" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 8860 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1678114622806 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1678114622806 ""}  } { { "logic/mx2_1b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_1b.bdf" { { 296 856 904 328 "inst" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dbgif:inst1|mx2_1b:inst3|inst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 5089 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678114622806 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1678114623512 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678114623519 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678114623519 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678114623526 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678114623535 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1678114623541 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1678114623542 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1678114623548 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1678114623676 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1678114623682 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1678114623682 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678114623990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1678114625313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678114626765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1678114626775 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1678114633985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678114633985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1678114634816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "44 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/projects/ARP/" { { 1 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1678114638652 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1678114638652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678114654366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1678114654368 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1678114654368 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.67 " "Total time spent on timing analysis during the Fitter is 3.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1678114654485 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678114654528 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678114655470 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678114655507 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678114656249 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678114657248 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2045 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1678114658182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2046 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1678114658182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2047 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1678114658182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2048 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1678114658182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2049 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1678114658182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2050 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1678114658182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2051 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1678114658182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2052 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1678114658182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2053 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1678114658182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2054 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1678114658182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2055 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1678114658182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2056 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1678114658182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2057 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1678114658182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2058 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1678114658182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2059 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1678114658182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { { 448 1152 1328 464 "DRAM_DQ" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2060 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1678114658182 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1678114658182 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/projects/ARP/output_files/ARP.fit.smsg " "Generated suppressed messages file C:/projects/ARP/output_files/ARP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1678114658613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 277 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 277 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5024 " "Peak virtual memory: 5024 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678114659753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 06 15:57:39 2023 " "Processing ended: Mon Mar 06 15:57:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678114659753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678114659753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678114659753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678114659753 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1678114661125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678114661126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 15:57:40 2023 " "Processing started: Mon Mar 06 15:57:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678114661126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1678114661126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ARP -c ARP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ARP -c ARP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1678114661126 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1678114662267 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1678114662296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678114662721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 06 15:57:42 2023 " "Processing ended: Mon Mar 06 15:57:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678114662721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678114662721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678114662721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1678114662721 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1678114663364 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1678114664356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678114664357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 15:57:43 2023 " "Processing started: Mon Mar 06 15:57:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678114664357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678114664357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ARP -c ARP " "Command: quartus_sta ARP -c ARP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678114664357 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1678114664511 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1678114664897 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1678114664941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1678114664941 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARP.sdc " "Synopsys Design Constraints File file not found: 'ARP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1678114665388 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1678114665389 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BTN\[2\] BTN\[2\] " "create_clock -period 1.000 -name BTN\[2\] BTN\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1678114665406 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1678114665406 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[26\]~20\|combout " "Node \"inst3\|inst10\[26\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665410 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[26\]~5\|dataa " "Node \"inst3\|inst7\|inst5\[26\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665410 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[26\]~5\|combout " "Node \"inst3\|inst7\|inst5\[26\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665410 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[26\]~37\|dataa " "Node \"inst2\|inst15\[26\]~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665410 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[26\]~37\|combout " "Node \"inst2\|inst15\[26\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665410 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[26\]~19\|datac " "Node \"inst3\|inst10\[26\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665410 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[26\]~19\|combout " "Node \"inst3\|inst10\[26\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665410 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[26\]~20\|dataa " "Node \"inst3\|inst10\[26\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665410 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665410 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[27\]~54\|combout " "Node \"inst3\|inst10\[27\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665411 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[27\]~4\|datab " "Node \"inst3\|inst7\|inst5\[27\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665411 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[27\]~4\|combout " "Node \"inst3\|inst7\|inst5\[27\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665411 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[27\]~36\|datac " "Node \"inst2\|inst15\[27\]~36\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665411 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[27\]~36\|combout " "Node \"inst2\|inst15\[27\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665411 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[27\]~53\|datad " "Node \"inst3\|inst10\[27\]~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665411 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[27\]~53\|combout " "Node \"inst3\|inst10\[27\]~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665411 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[27\]~54\|datac " "Node \"inst3\|inst10\[27\]~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665411 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665411 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[0\]~46\|combout " "Node \"inst3\|inst10\[0\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665411 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[0\]~31\|datab " "Node \"inst3\|inst7\|inst5\[0\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665411 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[0\]~31\|combout " "Node \"inst3\|inst7\|inst5\[0\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665411 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[0\]~63\|datad " "Node \"inst2\|inst15\[0\]~63\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665411 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[0\]~63\|combout " "Node \"inst2\|inst15\[0\]~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665411 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[0\]~46\|dataa " "Node \"inst3\|inst10\[0\]~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665411 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665411 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[25\]~52\|combout " "Node \"inst3\|inst10\[25\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665412 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[25\]~6\|datac " "Node \"inst3\|inst7\|inst5\[25\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665412 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[25\]~6\|combout " "Node \"inst3\|inst7\|inst5\[25\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665412 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[25\]~38\|dataa " "Node \"inst2\|inst15\[25\]~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665412 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[25\]~38\|combout " "Node \"inst2\|inst15\[25\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665412 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[25\]~51\|datab " "Node \"inst3\|inst10\[25\]~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665412 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[25\]~51\|combout " "Node \"inst3\|inst10\[25\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665412 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[25\]~52\|dataa " "Node \"inst3\|inst10\[25\]~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665412 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665412 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[3\]~40\|combout " "Node \"inst3\|inst10\[3\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665412 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[3\]~28\|datad " "Node \"inst3\|inst7\|inst5\[3\]~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665412 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[3\]~28\|combout " "Node \"inst3\|inst7\|inst5\[3\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665412 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[3\]~60\|datab " "Node \"inst2\|inst15\[3\]~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665412 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[3\]~60\|combout " "Node \"inst2\|inst15\[3\]~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665412 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[3\]~40\|datab " "Node \"inst3\|inst10\[3\]~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665412 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665412 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[29\]~56\|combout " "Node \"inst3\|inst10\[29\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665413 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[29\]~2\|datad " "Node \"inst3\|inst7\|inst5\[29\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665413 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[29\]~2\|combout " "Node \"inst3\|inst7\|inst5\[29\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665413 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[29\]~34\|dataa " "Node \"inst2\|inst15\[29\]~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665413 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[29\]~34\|combout " "Node \"inst2\|inst15\[29\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665413 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[29\]~55\|datac " "Node \"inst3\|inst10\[29\]~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665413 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[29\]~55\|combout " "Node \"inst3\|inst10\[29\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665413 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[29\]~56\|dataa " "Node \"inst3\|inst10\[29\]~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665413 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665413 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[30\]~16\|combout " "Node \"inst3\|inst10\[30\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665413 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[30\]~1\|datad " "Node \"inst3\|inst7\|inst5\[30\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665413 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[30\]~1\|combout " "Node \"inst3\|inst7\|inst5\[30\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665413 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[30\]~33\|dataa " "Node \"inst2\|inst15\[30\]~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665413 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[30\]~33\|combout " "Node \"inst2\|inst15\[30\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665413 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[30\]~15\|datad " "Node \"inst3\|inst10\[30\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665413 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[30\]~15\|combout " "Node \"inst3\|inst10\[30\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665413 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[30\]~16\|dataa " "Node \"inst3\|inst10\[30\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665413 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665413 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[11\]~37\|combout " "Node \"inst3\|inst10\[11\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665414 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[11\]~20\|dataa " "Node \"inst3\|inst7\|inst5\[11\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665414 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[11\]~20\|combout " "Node \"inst3\|inst7\|inst5\[11\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665414 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[11\]~52\|datad " "Node \"inst2\|inst15\[11\]~52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665414 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[11\]~52\|combout " "Node \"inst2\|inst15\[11\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665414 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[11\]~36\|dataa " "Node \"inst3\|inst10\[11\]~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665414 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[11\]~36\|combout " "Node \"inst3\|inst10\[11\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665414 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[11\]~37\|dataa " "Node \"inst3\|inst10\[11\]~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665414 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665414 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[14\]~28\|combout " "Node \"inst3\|inst10\[14\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665414 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[14\]~17\|datab " "Node \"inst3\|inst7\|inst5\[14\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665414 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[14\]~17\|combout " "Node \"inst3\|inst7\|inst5\[14\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665414 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[14\]~49\|datab " "Node \"inst2\|inst15\[14\]~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665414 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[14\]~49\|combout " "Node \"inst2\|inst15\[14\]~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665414 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[14\]~27\|datad " "Node \"inst3\|inst10\[14\]~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665414 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[14\]~27\|combout " "Node \"inst3\|inst10\[14\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665414 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[14\]~28\|datab " "Node \"inst3\|inst10\[14\]~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665414 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665414 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[16\]~5\|combout " "Node \"inst3\|inst10\[16\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665415 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[16\]~15\|dataa " "Node \"inst3\|inst7\|inst5\[16\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665415 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[16\]~15\|combout " "Node \"inst3\|inst7\|inst5\[16\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665415 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[16\]~47\|datab " "Node \"inst2\|inst15\[16\]~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665415 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[16\]~47\|combout " "Node \"inst2\|inst15\[16\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665415 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[16\]~4\|datac " "Node \"inst3\|inst10\[16\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665415 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[16\]~4\|combout " "Node \"inst3\|inst10\[16\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665415 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[16\]~5\|datac " "Node \"inst3\|inst10\[16\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665415 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665415 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[4\]~42\|combout " "Node \"inst3\|inst10\[4\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665415 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[4\]~27\|datad " "Node \"inst3\|inst7\|inst5\[4\]~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665415 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[4\]~27\|combout " "Node \"inst3\|inst7\|inst5\[4\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665415 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[4\]~59\|datab " "Node \"inst2\|inst15\[4\]~59\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665415 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[4\]~59\|combout " "Node \"inst2\|inst15\[4\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665415 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[4\]~42\|datac " "Node \"inst3\|inst10\[4\]~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665415 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665415 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[28\]~18\|combout " "Node \"inst3\|inst10\[28\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665416 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[28\]~3\|dataa " "Node \"inst3\|inst7\|inst5\[28\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665416 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[28\]~3\|combout " "Node \"inst3\|inst7\|inst5\[28\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665416 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[28\]~35\|datad " "Node \"inst2\|inst15\[28\]~35\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665416 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[28\]~35\|combout " "Node \"inst2\|inst15\[28\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665416 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[28\]~17\|datab " "Node \"inst3\|inst10\[28\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665416 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[28\]~17\|combout " "Node \"inst3\|inst10\[28\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665416 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[28\]~18\|datab " "Node \"inst3\|inst10\[28\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665416 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665416 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[19\]~10\|combout " "Node \"inst3\|inst10\[19\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665416 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[19\]~12\|datac " "Node \"inst3\|inst7\|inst5\[19\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665416 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[19\]~12\|combout " "Node \"inst3\|inst7\|inst5\[19\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665416 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[19\]~44\|datab " "Node \"inst2\|inst15\[19\]~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665416 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[19\]~44\|combout " "Node \"inst2\|inst15\[19\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665416 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[19\]~9\|datac " "Node \"inst3\|inst10\[19\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665416 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[19\]~9\|combout " "Node \"inst3\|inst10\[19\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665416 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[19\]~10\|datab " "Node \"inst3\|inst10\[19\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665416 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665416 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[1\]~38\|combout " "Node \"inst3\|inst10\[1\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665417 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[1\]~30\|datab " "Node \"inst3\|inst7\|inst5\[1\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665417 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[1\]~30\|combout " "Node \"inst3\|inst7\|inst5\[1\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665417 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[1\]~62\|datab " "Node \"inst2\|inst15\[1\]~62\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665417 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[1\]~62\|combout " "Node \"inst2\|inst15\[1\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665417 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[1\]~38\|datad " "Node \"inst3\|inst10\[1\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665417 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665417 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[2\]~39\|combout " "Node \"inst3\|inst10\[2\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665417 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[2\]~29\|datab " "Node \"inst3\|inst7\|inst5\[2\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665417 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[2\]~29\|combout " "Node \"inst3\|inst7\|inst5\[2\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665417 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[2\]~61\|datab " "Node \"inst2\|inst15\[2\]~61\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665417 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[2\]~61\|combout " "Node \"inst2\|inst15\[2\]~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665417 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[2\]~39\|datac " "Node \"inst3\|inst10\[2\]~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665417 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665417 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[17\]~14\|combout " "Node \"inst3\|inst10\[17\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665417 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[17\]~14\|datac " "Node \"inst3\|inst7\|inst5\[17\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665417 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[17\]~14\|combout " "Node \"inst3\|inst7\|inst5\[17\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665417 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[17\]~46\|datab " "Node \"inst2\|inst15\[17\]~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665417 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[17\]~46\|combout " "Node \"inst2\|inst15\[17\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665417 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[17\]~13\|datad " "Node \"inst3\|inst10\[17\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665417 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[17\]~13\|combout " "Node \"inst3\|inst10\[17\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665417 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[17\]~14\|datad " "Node \"inst3\|inst10\[17\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665417 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665417 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[8\]~34\|combout " "Node \"inst3\|inst10\[8\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665418 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[8\]~23\|datac " "Node \"inst3\|inst7\|inst5\[8\]~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665418 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[8\]~23\|combout " "Node \"inst3\|inst7\|inst5\[8\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665418 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[8\]~55\|datab " "Node \"inst2\|inst15\[8\]~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665418 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[8\]~55\|combout " "Node \"inst2\|inst15\[8\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665418 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[8\]~33\|datac " "Node \"inst3\|inst10\[8\]~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665418 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[8\]~33\|combout " "Node \"inst3\|inst10\[8\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665418 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[8\]~34\|datac " "Node \"inst3\|inst10\[8\]~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665418 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665418 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[23\]~50\|combout " "Node \"inst3\|inst10\[23\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665418 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[23\]~8\|datac " "Node \"inst3\|inst7\|inst5\[23\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665418 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[23\]~8\|combout " "Node \"inst3\|inst7\|inst5\[23\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665418 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[23\]~40\|dataa " "Node \"inst2\|inst15\[23\]~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665418 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[23\]~40\|combout " "Node \"inst2\|inst15\[23\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665418 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[23\]~49\|datac " "Node \"inst3\|inst10\[23\]~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665418 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[23\]~49\|combout " "Node \"inst3\|inst10\[23\]~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665418 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[23\]~50\|datab " "Node \"inst3\|inst10\[23\]~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665418 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665418 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[6\]~35\|combout " "Node \"inst3\|inst10\[6\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665419 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[6\]~25\|datab " "Node \"inst3\|inst7\|inst5\[6\]~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665419 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[6\]~25\|combout " "Node \"inst3\|inst7\|inst5\[6\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665419 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[6\]~57\|dataa " "Node \"inst2\|inst15\[6\]~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665419 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[6\]~57\|combout " "Node \"inst2\|inst15\[6\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665419 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[6\]~35\|dataa " "Node \"inst3\|inst10\[6\]~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665419 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665419 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[20\]~26\|combout " "Node \"inst3\|inst10\[20\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665419 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[20\]~11\|datab " "Node \"inst3\|inst7\|inst5\[20\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665419 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[20\]~11\|combout " "Node \"inst3\|inst7\|inst5\[20\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665419 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[20\]~43\|dataa " "Node \"inst2\|inst15\[20\]~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665419 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[20\]~43\|combout " "Node \"inst2\|inst15\[20\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665419 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[20\]~25\|datac " "Node \"inst3\|inst10\[20\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665419 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[20\]~25\|combout " "Node \"inst3\|inst10\[20\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665419 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[20\]~26\|dataa " "Node \"inst3\|inst10\[20\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665419 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665419 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[10\]~32\|combout " "Node \"inst3\|inst10\[10\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665420 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[10\]~21\|datad " "Node \"inst3\|inst7\|inst5\[10\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665420 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[10\]~21\|combout " "Node \"inst3\|inst7\|inst5\[10\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665420 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[10\]~53\|datab " "Node \"inst2\|inst15\[10\]~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665420 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[10\]~53\|combout " "Node \"inst2\|inst15\[10\]~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665420 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[10\]~31\|datab " "Node \"inst3\|inst10\[10\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665420 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[10\]~31\|combout " "Node \"inst3\|inst10\[10\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665420 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[10\]~32\|datab " "Node \"inst3\|inst10\[10\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665420 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665420 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[9\]~44\|combout " "Node \"inst3\|inst10\[9\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665420 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[9\]~22\|datab " "Node \"inst3\|inst7\|inst5\[9\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665420 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[9\]~22\|combout " "Node \"inst3\|inst7\|inst5\[9\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665420 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[9\]~54\|datab " "Node \"inst2\|inst15\[9\]~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665420 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[9\]~54\|combout " "Node \"inst2\|inst15\[9\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665420 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[9\]~43\|datad " "Node \"inst3\|inst10\[9\]~43\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665420 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[9\]~43\|combout " "Node \"inst3\|inst10\[9\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665420 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[9\]~44\|datac " "Node \"inst3\|inst10\[9\]~44\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665420 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665420 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[24\]~22\|combout " "Node \"inst3\|inst10\[24\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665421 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[24\]~7\|dataa " "Node \"inst3\|inst7\|inst5\[24\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665421 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[24\]~7\|combout " "Node \"inst3\|inst7\|inst5\[24\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665421 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[24\]~39\|datac " "Node \"inst2\|inst15\[24\]~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665421 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[24\]~39\|combout " "Node \"inst2\|inst15\[24\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665421 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[24\]~21\|datac " "Node \"inst3\|inst10\[24\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665421 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[24\]~21\|combout " "Node \"inst3\|inst10\[24\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665421 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[24\]~22\|datab " "Node \"inst3\|inst10\[24\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665421 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665421 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[22\]~24\|combout " "Node \"inst3\|inst10\[22\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[22\]~9\|datab " "Node \"inst3\|inst7\|inst5\[22\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[22\]~9\|combout " "Node \"inst3\|inst7\|inst5\[22\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[22\]~41\|dataa " "Node \"inst2\|inst15\[22\]~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[22\]~41\|combout " "Node \"inst2\|inst15\[22\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[22\]~23\|datad " "Node \"inst3\|inst10\[22\]~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[22\]~23\|combout " "Node \"inst3\|inst10\[22\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[22\]~24\|datad " "Node \"inst3\|inst10\[22\]~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665422 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[5\]~41\|combout " "Node \"inst3\|inst10\[5\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[5\]~26\|datad " "Node \"inst3\|inst7\|inst5\[5\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[5\]~26\|combout " "Node \"inst3\|inst7\|inst5\[5\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[5\]~58\|dataa " "Node \"inst2\|inst15\[5\]~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[5\]~58\|combout " "Node \"inst2\|inst15\[5\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[5\]~41\|datab " "Node \"inst3\|inst10\[5\]~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665422 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[18\]~12\|combout " "Node \"inst3\|inst10\[18\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[18\]~13\|datab " "Node \"inst3\|inst7\|inst5\[18\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[18\]~13\|combout " "Node \"inst3\|inst7\|inst5\[18\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[18\]~45\|datad " "Node \"inst2\|inst15\[18\]~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[18\]~45\|combout " "Node \"inst2\|inst15\[18\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[18\]~11\|datad " "Node \"inst3\|inst10\[18\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[18\]~11\|combout " "Node \"inst3\|inst10\[18\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[18\]~12\|datab " "Node \"inst3\|inst10\[18\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665422 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665422 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[21\]~48\|combout " "Node \"inst3\|inst10\[21\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665423 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[21\]~10\|datab " "Node \"inst3\|inst7\|inst5\[21\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665423 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[21\]~10\|combout " "Node \"inst3\|inst7\|inst5\[21\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665423 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[21\]~42\|datad " "Node \"inst2\|inst15\[21\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665423 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[21\]~42\|combout " "Node \"inst2\|inst15\[21\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665423 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[21\]~47\|dataa " "Node \"inst3\|inst10\[21\]~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665423 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[21\]~47\|combout " "Node \"inst3\|inst10\[21\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665423 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[21\]~48\|dataa " "Node \"inst3\|inst10\[21\]~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665423 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665423 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[13\]~58\|combout " "Node \"inst3\|inst10\[13\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665423 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[13\]~18\|datac " "Node \"inst3\|inst7\|inst5\[13\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665423 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[13\]~18\|combout " "Node \"inst3\|inst7\|inst5\[13\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665423 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[13\]~50\|datab " "Node \"inst2\|inst15\[13\]~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665423 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[13\]~50\|combout " "Node \"inst2\|inst15\[13\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665423 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[13\]~57\|datac " "Node \"inst3\|inst10\[13\]~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665423 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[13\]~57\|combout " "Node \"inst3\|inst10\[13\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665423 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[13\]~58\|datab " "Node \"inst3\|inst10\[13\]~58\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665423 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665423 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[12\]~30\|combout " "Node \"inst3\|inst10\[12\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665424 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[12\]~19\|datad " "Node \"inst3\|inst7\|inst5\[12\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665424 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[12\]~19\|combout " "Node \"inst3\|inst7\|inst5\[12\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665424 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[12\]~51\|datad " "Node \"inst2\|inst15\[12\]~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665424 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[12\]~51\|combout " "Node \"inst2\|inst15\[12\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665424 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[12\]~29\|dataa " "Node \"inst3\|inst10\[12\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665424 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[12\]~29\|combout " "Node \"inst3\|inst10\[12\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665424 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[12\]~30\|datab " "Node \"inst3\|inst10\[12\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665424 ""}  } { { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665424 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[31\]~32\|combout " "Node \"inst2\|inst15\[31\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665424 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[31\]~2\|datac " "Node \"inst3\|inst10\[31\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665424 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[31\]~2\|combout " "Node \"inst3\|inst10\[31\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665424 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[31\]~3\|dataa " "Node \"inst3\|inst10\[31\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665424 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[31\]~3\|combout " "Node \"inst3\|inst10\[31\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665424 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[31\]~0\|dataa " "Node \"inst3\|inst7\|inst5\[31\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665424 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[31\]~0\|combout " "Node \"inst3\|inst7\|inst5\[31\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665424 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[31\]~32\|datad " "Node \"inst2\|inst15\[31\]~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665424 ""}  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } } { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665424 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[15\]~48\|combout " "Node \"inst2\|inst15\[15\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665425 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[15\]~7\|datac " "Node \"inst3\|inst10\[15\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665425 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[15\]~7\|combout " "Node \"inst3\|inst10\[15\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665425 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[15\]~8\|dataa " "Node \"inst3\|inst10\[15\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665425 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[15\]~8\|combout " "Node \"inst3\|inst10\[15\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665425 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[15\]~16\|datab " "Node \"inst3\|inst7\|inst5\[15\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665425 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[15\]~16\|combout " "Node \"inst3\|inst7\|inst5\[15\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665425 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[15\]~48\|datab " "Node \"inst2\|inst15\[15\]~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665425 ""}  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } } { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665425 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[7\]~56\|combout " "Node \"inst2\|inst15\[7\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665425 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[7\]~45\|datad " "Node \"inst3\|inst10\[7\]~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665425 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst10\[7\]~45\|combout " "Node \"inst3\|inst10\[7\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665425 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[7\]~24\|datac " "Node \"inst3\|inst7\|inst5\[7\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665425 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst7\|inst5\[7\]~24\|combout " "Node \"inst3\|inst7\|inst5\[7\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665425 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst15\[7\]~56\|datab " "Node \"inst2\|inst15\[7\]~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678114665425 ""}  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 280 1088 1120 328 "inst15" "" } } } } { "misc/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/misc/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } } { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 80 912 960 112 "inst5" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1678114665425 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1678114665551 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1678114665551 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1678114665553 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1678114665581 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1678114666116 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1678114666116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.169 " "Worst-case setup slack is -17.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114666120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114666120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.169          -17457.439 BTN\[2\]  " "  -17.169          -17457.439 BTN\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114666120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678114666120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114666158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114666158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 BTN\[2\]  " "    0.358               0.000 BTN\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114666158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678114666158 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1678114666162 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1678114666166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114666171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114666171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1550.408 BTN\[2\]  " "   -3.000           -1550.408 BTN\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114666171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678114666171 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1678114666438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1678114666469 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1678114667487 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1678114667713 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1678114667832 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1678114667832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.267 " "Worst-case setup slack is -15.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114667837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114667837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.267          -15544.143 BTN\[2\]  " "  -15.267          -15544.143 BTN\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114667837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678114667837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114667878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114667878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 BTN\[2\]  " "    0.312               0.000 BTN\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114667878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678114667878 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1678114667883 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1678114667887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114667893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114667893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1550.408 BTN\[2\]  " "   -3.000           -1550.408 BTN\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114667893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678114667893 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1678114668149 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1678114668401 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1678114668439 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1678114668439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.325 " "Worst-case setup slack is -9.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114668447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114668447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.325           -9670.800 BTN\[2\]  " "   -9.325           -9670.800 BTN\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114668447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678114668447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114668493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114668493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 BTN\[2\]  " "    0.187               0.000 BTN\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114668493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678114668493 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1678114668499 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1678114668505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114668512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114668512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1567.155 BTN\[2\]  " "   -3.000           -1567.155 BTN\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678114668512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678114668512 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1678114669157 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1678114669200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 277 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 277 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678114669431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 06 15:57:49 2023 " "Processing ended: Mon Mar 06 15:57:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678114669431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678114669431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678114669431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678114669431 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678114670844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678114670845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 15:57:50 2023 " "Processing started: Mon Mar 06 15:57:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678114670845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678114670845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ARP -c ARP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ARP -c ARP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678114670845 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP_6_1200mv_85c_slow.vo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP_6_1200mv_85c_slow.vo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678114672260 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP_6_1200mv_0c_slow.vo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP_6_1200mv_0c_slow.vo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678114672843 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP_min_1200mv_0c_fast.vo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP_min_1200mv_0c_fast.vo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678114673439 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP.vo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP.vo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678114674044 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP_6_1200mv_85c_v_slow.sdo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP_6_1200mv_85c_v_slow.sdo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678114674499 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP_6_1200mv_0c_v_slow.sdo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP_6_1200mv_0c_v_slow.sdo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678114674944 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP_min_1200mv_0c_v_fast.sdo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP_min_1200mv_0c_v_fast.sdo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678114675398 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP_v.sdo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP_v.sdo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678114675850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678114675972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 06 15:57:55 2023 " "Processing ended: Mon Mar 06 15:57:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678114675972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678114675972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678114675972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678114675972 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 2146 s " "Quartus II Full Compilation was successful. 0 errors, 2146 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678114676639 ""}
