ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_RCC_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_RCC_DeInit:
  27              	.LFB292:
  28              		.file 1 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c"
   1:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @file    stm32l4xx_hal_rcc.c
   4:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
  11:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @verbatim
  12:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..]
  16:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       After reset the device is running from Multiple Speed Internal oscillator
  17:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (4 MHz) with Flash 0 wait state. Flash prefetch buffer, D-Cache
  18:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  19:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  21:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHBs) and Low speed (APBs) busses:
  22:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           all peripherals mapped on these busses are running at MSI speed.
  23:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  24:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) All GPIOs are in analog mode, except the JTAG pins which
  25:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  26:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  27:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..]
  28:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  29:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  30:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 2


  31:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
  32:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Configure the AHB and APB busses prescalers
  33:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  34:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  35:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           derived from the System clock (SAIx, RTC, ADC, USB OTG FS/SDMMC1/RNG)
  36:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  37:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @endverbatim
  38:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ******************************************************************************
  39:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @attention
  40:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
  41:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * Copyright (c) 2017 STMicroelectronics.
  42:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * All rights reserved.
  43:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
  44:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  45:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * the root directory of this software component.
  46:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  47:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ******************************************************************************
  48:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  49:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  50:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  51:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #include "stm32l4xx_hal.h"
  52:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  53:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @addtogroup STM32L4xx_HAL_Driver
  54:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
  55:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  56:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  57:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC RCC
  58:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief RCC HAL module driver
  59:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
  60:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  61:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  62:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  63:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  64:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  65:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  66:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  67:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  * @{
  68:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  */
  69:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define HSE_TIMEOUT_VALUE          HSE_STARTUP_TIMEOUT
  70:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define HSI_TIMEOUT_VALUE          2U    /* 2 ms (minimum Tick + 1) */
  71:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define MSI_TIMEOUT_VALUE          2U    /* 2 ms (minimum Tick + 1) */
  72:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_CSR_LSIPREDIV)
  73:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define LSI_TIMEOUT_VALUE          17U   /* 17 ms (16 ms starting time + 1) */
  74:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
  75:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define LSI_TIMEOUT_VALUE          2U    /* 2 ms (minimum Tick + 1) */
  76:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_CSR_LSIPREDIV */
  77:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define HSI48_TIMEOUT_VALUE        2U    /* 2 ms (minimum Tick + 1) */
  78:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define PLL_TIMEOUT_VALUE          2U    /* 2 ms (minimum Tick + 1) */
  79:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define CLOCKSWITCH_TIMEOUT_VALUE  5000U /* 5 s    */
  80:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
  81:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
  82:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  83:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  84:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  85:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
  86:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
  87:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 3


  88:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define __MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
  89:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  90:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  91:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  92:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define RCC_PLL_OSCSOURCE_CONFIG(__HAL_RCC_PLLSOURCE__) \
  93:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             (MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__HAL_RCC_PLLSOURCE__)))
  94:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
  95:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
  96:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  97:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  98:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
  99:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Private_Functions RCC Private Functions
 102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
 103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange);
 105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
 106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
 107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** static uint32_t          RCC_GetSysClockFreqFromPLLSource(void);
 108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
 110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
 111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Exported functions --------------------------------------------------------*/
 114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
 117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions
 121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
 122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @verbatim
 123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  ===============================================================================
 124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  ===============================================================================
 126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..]
 127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       This section provides functions allowing to configure the internal and external oscillators
 128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (HSE, HSI, LSE, MSI, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB1
 129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        and APB2).
 130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) HSI (high-speed internal): 16 MHz factory-trimmed RC used directly or through
 133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              the PLL as System clock source.
 134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) MSI (Multiple Speed Internal): Its frequency is software trimmable from 100KHZ to 48MH
 136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              It can be used to generate the clock for the USB OTG FS (48 MHz).
 137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              The number of flash wait states is automatically adjusted when MSI range is updated wi
 138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              HAL_RCC_OscConfig() and the MSI is used as System clock source.
 139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) LSI (low-speed internal): 32 KHz low consumption RC used as IWDG and/or RTC
 141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              clock source.
 142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) HSE (high-speed external): 4 to 48 MHz crystal oscillator used directly or
 144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also optionally as RTC clock sourc
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 4


 145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) LSE (low-speed external): 32.768 KHz oscillator used optionally as RTC clock source.
 147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) PLL (clocked by HSI, HSE or MSI) providing up to three independent output clocks:
 149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The first output is used to generate the high speed system clock (up to 80MHz).
 150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDMMC1 (<= 48 MHz).
 152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The third output is used to generate an accurate clock to achieve
 153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 high-quality audio performance on SAI interface.
 154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) PLLSAI1 (clocked by HSI, HSE or MSI) providing up to three independent output clocks:
 156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The first output is used to generate SAR ADC1 clock.
 157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDMMC1 (<= 48 MHz).
 159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The third output is used to generate an accurate clock to achieve
 160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 high-quality audio performance on SAI interface.
 161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) PLLSAI2 (clocked by HSI, HSE or MSI) providing up to three independent output clocks:
 163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The first output is used to generate an accurate clock to achieve
 164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 high-quality audio performance on SAI interface.
 165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The second output is used to generate either SAR ADC2 clock if ADC2 is present
 166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 or LCD clock if LTDC is present.
 167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The third output is used to generate DSI clock if DSI is present.
 168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) CSS (Clock security system): once enabled, if a HSE clock failure occurs
 170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             (HSE used directly or through PLL as System clock source), the System clock
 171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              is automatically switched to HSI and an interrupt is generated if enabled.
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt)
 173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              exception vector.
 174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) MCO (microcontroller clock output): used to output MSI, LSI, HSI, LSE, HSE or
 176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              main PLL clock (through a configurable prescaler) on PA8 pin.
 177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..] System, AHB and APB busses clocks configuration
 179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) Several clock sources can be used to drive the System clock (SYSCLK): MSI, HSI,
 180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              HSE and main PLL.
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System clock through configurable
 182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              prescaler and used to clock the CPU, memory and peripherals mapped
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              from AHB clock through configurable prescalers and used to clock
 185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              the peripherals mapped on these busses. You can use
 186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (+@) SAI: the SAI clock can be derived either from a specific PLL (PLLSAI1) or (PLLSAI2)
 191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 from an external clock mapped on the SAI_CKIN pin.
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 You have to use HAL_RCCEx_PeriphCLKConfig() function to configure this clock.
 193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (+@) RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 divided by 2 to 31.
 195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 You have to use __HAL_RCC_RTC_ENABLE() and HAL_RCCEx_PeriphCLKConfig() function
 196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 to configure this clock.
 197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (+@) USB OTG FS, SDMMC1 and RNG: USB OTG FS requires a frequency equal to 48 MHz
 198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 to work correctly, while the SDMMC1 and RNG peripherals require a frequency
 199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 equal or lower than to 48 MHz. This clock is derived of the main PLL or PLLSAI1
 200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 through PLLQ divider. You have to enable the peripheral clock and use
 201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 HAL_RCCEx_PeriphCLKConfig() function to configure this clock.
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 5


 202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (+@) IWDG clock which is always the LSI clock.
 203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) The maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 is 80 MHz.
 206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              The clock source frequency should be adapted depending on the device voltage range
 207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              as listed in the Reference Manual "Clock source frequency versus voltage scaling" chap
 208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @endverbatim
 210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            Table 1. HCLK clock frequency for other STM32L4 devices
 212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            +-------------------------------------------------------+
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            | Latency         |    HCLK clock frequency (MHz)       |
 214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |-------------------------------------|
 215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 | voltage range 1  | voltage range 2  |
 216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |      1.2 V       |     1.0 V        |
 217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |0WS(1 CPU cycles)|  0 < HCLK <= 16  |  0 < HCLK <= 6   |
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |1WS(2 CPU cycles)| 16 < HCLK <= 32  |  6 < HCLK <= 12  |
 221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |2WS(3 CPU cycles)| 32 < HCLK <= 48  | 12 < HCLK <= 18  |
 223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |3WS(4 CPU cycles)| 48 < HCLK <= 64  | 18 < HCLK <= 26  |
 225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |4WS(5 CPU cycles)| 64 < HCLK <= 80  | 18 < HCLK <= 26  |
 227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            +-------------------------------------------------------+
 228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            Table 2. HCLK clock frequency for STM32L4+ devices
 230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            +--------------------------------------------------------+
 231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            | Latency         |     HCLK clock frequency (MHz)       |
 232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |--------------------------------------|
 233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |  voltage range 1  | voltage range 2  |
 234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |       1.2 V       |     1.0 V        |
 235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |0WS(1 CPU cycles)|   0 < HCLK <= 20  |  0 < HCLK <= 8   |
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |1WS(2 CPU cycles)|  20 < HCLK <= 40  |  8 < HCLK <= 16  |
 239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |2WS(3 CPU cycles)|  40 < HCLK <= 60  | 16 < HCLK <= 26  |
 241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |3WS(4 CPU cycles)|  60 < HCLK <= 80  | 16 < HCLK <= 26  |
 243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |4WS(5 CPU cycles)|  80 < HCLK <= 100 | 16 < HCLK <= 26  |
 245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |5WS(6 CPU cycles)| 100 < HCLK <= 120 | 16 < HCLK <= 26  |
 247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            +--------------------------------------------------------+
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
 252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Reset the RCC clock configuration to the default reset state.
 253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - MSI ON and used as system clock source
 255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - HSE, HSI, PLL, PLLSAI1 and PLLSAI2 OFF
 256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescalers set to 1.
 257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - CSS, MCO1 OFF
 258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - All interrupts disabled
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 6


 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - All interrupt and reset flags cleared
 260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - Peripheral clock sources
 262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks (Backup domain)
 263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval HAL status
 264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
  29              		.loc 1 266 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 82B0     		sub	sp, sp, #8
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
 267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t tickstart;
 268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset to default System clock */
 270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Set MSION bit */
 271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_MSION);
  44              		.loc 1 271 3
  45 0006 454B     		ldr	r3, .L10
  46 0008 1B68     		ldr	r3, [r3]
  47 000a 444A     		ldr	r2, .L10
  48 000c 43F00103 		orr	r3, r3, #1
  49 0010 1360     		str	r3, [r2]
 272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Insure MSIRDY bit is set before writing default MSIRANGE value */
 274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get start tick */
 275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  50              		.loc 1 275 15
  51 0012 FFF7FEFF 		bl	HAL_GetTick
  52 0016 7860     		str	r0, [r7, #4]
 276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Wait till MSI is ready */
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
  53              		.loc 1 278 8
  54 0018 08E0     		b	.L2
  55              	.L4:
 279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
  56              		.loc 1 280 9
  57 001a FFF7FEFF 		bl	HAL_GetTick
  58 001e 0246     		mov	r2, r0
  59              		.loc 1 280 23
  60 0020 7B68     		ldr	r3, [r7, #4]
  61 0022 D31A     		subs	r3, r2, r3
  62              		.loc 1 280 7
  63 0024 022B     		cmp	r3, #2
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 7


  64 0026 01D9     		bls	.L2
 281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_TIMEOUT;
  65              		.loc 1 282 14
  66 0028 0323     		movs	r3, #3
  67 002a 73E0     		b	.L3
  68              	.L2:
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
  69              		.loc 1 278 9
  70 002c 3B4B     		ldr	r3, .L10
  71 002e 1B68     		ldr	r3, [r3]
  72 0030 03F00203 		and	r3, r3, #2
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
  73              		.loc 1 278 8
  74 0034 002B     		cmp	r3, #0
  75 0036 F0D0     		beq	.L4
 283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Set MSIRANGE default value */
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, RCC_MSIRANGE_6);
  76              		.loc 1 287 3
  77 0038 384B     		ldr	r3, .L10
  78 003a 1B68     		ldr	r3, [r3]
  79 003c 23F0F003 		bic	r3, r3, #240
  80 0040 364A     		ldr	r2, .L10
  81 0042 43F06003 		orr	r3, r3, #96
  82 0046 1360     		str	r3, [r2]
 288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset CFGR register (MSI is selected as system clock source) */
 290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
  83              		.loc 1 290 3
  84 0048 344B     		ldr	r3, .L10
  85 004a 0022     		movs	r2, #0
  86 004c 9A60     		str	r2, [r3, #8]
 291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable for MSI as system clock source */
 293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SystemCoreClock = MSI_VALUE;
  87              		.loc 1 293 19
  88 004e 344B     		ldr	r3, .L10+4
  89 0050 344A     		ldr	r2, .L10+8
  90 0052 1A60     		str	r2, [r3]
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clock settings  */
 296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(HAL_InitTick(uwTickPrio) != HAL_OK)
  91              		.loc 1 296 6
  92 0054 344B     		ldr	r3, .L10+12
  93 0056 1B68     		ldr	r3, [r3]
  94 0058 1846     		mov	r0, r3
  95 005a FFF7FEFF 		bl	HAL_InitTick
  96 005e 0346     		mov	r3, r0
  97              		.loc 1 296 5
  98 0060 002B     		cmp	r3, #0
  99 0062 01D0     		beq	.L5
 297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     return HAL_ERROR;
 100              		.loc 1 298 12
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 8


 101 0064 0123     		movs	r3, #1
 102 0066 55E0     		b	.L3
 103              	.L5:
 299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Insure MSI selected as system clock source */
 302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get start tick */
 303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 104              		.loc 1 303 15
 105 0068 FFF7FEFF 		bl	HAL_GetTick
 106 006c 7860     		str	r0, [r7, #4]
 304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Wait till system clock source is ready */
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_MSI)
 107              		.loc 1 306 8
 108 006e 0AE0     		b	.L6
 109              	.L7:
 307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 110              		.loc 1 308 9
 111 0070 FFF7FEFF 		bl	HAL_GetTick
 112 0074 0246     		mov	r2, r0
 113              		.loc 1 308 23
 114 0076 7B68     		ldr	r3, [r7, #4]
 115 0078 D31A     		subs	r3, r2, r3
 116              		.loc 1 308 7
 117 007a 41F28832 		movw	r2, #5000
 118 007e 9342     		cmp	r3, r2
 119 0080 01D9     		bls	.L6
 309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_TIMEOUT;
 120              		.loc 1 310 14
 121 0082 0323     		movs	r3, #3
 122 0084 46E0     		b	.L3
 123              	.L6:
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 124              		.loc 1 306 9
 125 0086 254B     		ldr	r3, .L10
 126 0088 9B68     		ldr	r3, [r3, #8]
 127 008a 03F00C03 		and	r3, r3, #12
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 128              		.loc 1 306 8
 129 008e 002B     		cmp	r3, #0
 130 0090 EED1     		bne	.L7
 311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset HSION, HSIKERON, HSIASFS, HSEON, HSECSSON, PLLON, PLLSAIxON bits */
 315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON |
 318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #elif defined(RCC_PLLSAI1_SUPPORT)
 320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON |
 131              		.loc 1 321 3
 132 0092 224B     		ldr	r3, .L10
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 9


 133 0094 1A68     		ldr	r2, [r3]
 134 0096 2149     		ldr	r1, .L10
 135 0098 244B     		ldr	r3, .L10+16
 136 009a 1340     		ands	r3, r3, r2
 137 009c 0B60     		str	r3, [r1]
 322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON);
 326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Insure PLLRDY, PLLSAI1RDY and PLLSAI2RDY (if present) are reset */
 330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get start tick */
 331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 138              		.loc 1 331 15
 139 009e FFF7FEFF 		bl	HAL_GetTick
 140 00a2 7860     		str	r0, [r7, #4]
 332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY) != 0U)
 336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #elif defined(RCC_PLLSAI1_SUPPORT)
 338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY) != 0U)
 141              		.loc 1 339 8
 142 00a4 08E0     		b	.L8
 143              	.L9:
 340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 144              		.loc 1 347 9
 145 00a6 FFF7FEFF 		bl	HAL_GetTick
 146 00aa 0246     		mov	r2, r0
 147              		.loc 1 347 23
 148 00ac 7B68     		ldr	r3, [r7, #4]
 149 00ae D31A     		subs	r3, r2, r3
 150              		.loc 1 347 7
 151 00b0 022B     		cmp	r3, #2
 152 00b2 01D9     		bls	.L8
 348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_TIMEOUT;
 153              		.loc 1 349 14
 154 00b4 0323     		movs	r3, #3
 155 00b6 2DE0     		b	.L3
 156              	.L8:
 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 157              		.loc 1 339 9
 158 00b8 184B     		ldr	r3, .L10
 159 00ba 1B68     		ldr	r3, [r3]
 160 00bc 03F02063 		and	r3, r3, #167772160
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 10


 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 161              		.loc 1 339 8
 162 00c0 002B     		cmp	r3, #0
 163 00c2 F0D1     		bne	.L9
 350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset PLLCFGR register */
 354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->PLLCFGR);
 164              		.loc 1 354 3
 165 00c4 154B     		ldr	r3, .L10
 166 00c6 0022     		movs	r2, #0
 167 00c8 DA60     		str	r2, [r3, #12]
 355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_4 );
 168              		.loc 1 355 3
 169 00ca 144B     		ldr	r3, .L10
 170 00cc DB68     		ldr	r3, [r3, #12]
 171 00ce 134A     		ldr	r2, .L10
 172 00d0 43F48053 		orr	r3, r3, #4096
 173 00d4 D360     		str	r3, [r2, #12]
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset PLLSAI1CFGR register */
 360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->PLLSAI1CFGR);
 174              		.loc 1 360 3
 175 00d6 114B     		ldr	r3, .L10
 176 00d8 0022     		movs	r2, #0
 177 00da 1A61     		str	r2, [r3, #16]
 361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->PLLSAI1CFGR,  RCC_PLLSAI1CFGR_PLLSAI1N_4 );
 178              		.loc 1 361 3
 179 00dc 0F4B     		ldr	r3, .L10
 180 00de 1B69     		ldr	r3, [r3, #16]
 181 00e0 0E4A     		ldr	r2, .L10
 182 00e2 43F48053 		orr	r3, r3, #4096
 183 00e6 1361     		str	r3, [r2, #16]
 362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset PLLSAI2CFGR register */
 368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->PLLSAI2CFGR);
 369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->PLLSAI2CFGR,  RCC_PLLSAI2CFGR_PLLSAI2N_4 );
 370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 184              		.loc 1 374 3
 185 00e8 0C4B     		ldr	r3, .L10
 186 00ea 1B68     		ldr	r3, [r3]
 187 00ec 0B4A     		ldr	r2, .L10
 188 00ee 23F48023 		bic	r3, r3, #262144
 189 00f2 1360     		str	r3, [r2]
 375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Disable all interrupts */
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 11


 377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->CIER);
 190              		.loc 1 377 3
 191 00f4 094B     		ldr	r3, .L10
 192 00f6 0022     		movs	r2, #0
 193 00f8 9A61     		str	r2, [r3, #24]
 378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Clear all interrupt flags */
 380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 194              		.loc 1 380 3
 195 00fa 084B     		ldr	r3, .L10
 196 00fc 4FF0FF32 		mov	r2, #-1
 197 0100 1A62     		str	r2, [r3, #32]
 381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Clear all reset flags */
 383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 198              		.loc 1 383 3
 199 0102 064B     		ldr	r3, .L10
 200 0104 D3F89430 		ldr	r3, [r3, #148]
 201 0108 044A     		ldr	r2, .L10
 202 010a 43F40003 		orr	r3, r3, #8388608
 203 010e C2F89430 		str	r3, [r2, #148]
 384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return HAL_OK;
 204              		.loc 1 385 10
 205 0112 0023     		movs	r3, #0
 206              	.L3:
 386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 207              		.loc 1 386 1
 208 0114 1846     		mov	r0, r3
 209 0116 0837     		adds	r7, r7, #8
 210              	.LCFI3:
 211              		.cfi_def_cfa_offset 8
 212 0118 BD46     		mov	sp, r7
 213              	.LCFI4:
 214              		.cfi_def_cfa_register 13
 215              		@ sp needed
 216 011a 80BD     		pop	{r7, pc}
 217              	.L11:
 218              		.align	2
 219              	.L10:
 220 011c 00100240 		.word	1073876992
 221 0120 00000000 		.word	SystemCoreClock
 222 0124 00093D00 		.word	4000000
 223 0128 00000000 		.word	uwTickPrio
 224 012c FFF4FEFA 		.word	-83954433
 225              		.cfi_endproc
 226              	.LFE292:
 228              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 229              		.align	1
 230              		.global	HAL_RCC_OscConfig
 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 234              		.fpu fpv4-sp-d16
 236              	HAL_RCC_OscConfig:
 237              	.LFB293:
 387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 12


 388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
 389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Initialize the RCC Oscillators according to the specified parameters in the
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct  pointer to an RCC_OscInitTypeDef structure that
 392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The PLL source is not updated when used as PLLSAI(s) clock source.
 395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval HAL status
 402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 238              		.loc 1 404 1
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 32
 241              		@ frame_needed = 1, uses_anonymous_args = 0
 242 0000 80B5     		push	{r7, lr}
 243              	.LCFI5:
 244              		.cfi_def_cfa_offset 8
 245              		.cfi_offset 7, -8
 246              		.cfi_offset 14, -4
 247 0002 88B0     		sub	sp, sp, #32
 248              	.LCFI6:
 249              		.cfi_def_cfa_offset 40
 250 0004 00AF     		add	r7, sp, #0
 251              	.LCFI7:
 252              		.cfi_def_cfa_register 7
 253 0006 7860     		str	r0, [r7, #4]
 405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t tickstart;
 406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   HAL_StatusTypeDef status;
 407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t sysclk_source, pll_config;
 408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check Null pointer */
 410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
 254              		.loc 1 410 5
 255 0008 7B68     		ldr	r3, [r7, #4]
 256 000a 002B     		cmp	r3, #0
 257 000c 01D1     		bne	.L13
 411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     return HAL_ERROR;
 258              		.loc 1 412 12
 259 000e 0123     		movs	r3, #1
 260 0010 FEE3     		b	.L14
 261              	.L13:
 413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
 416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 262              		.loc 1 418 19
 263 0012 A14B     		ldr	r3, .L96
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 13


 264 0014 9B68     		ldr	r3, [r3, #8]
 265              		.loc 1 418 17
 266 0016 03F00C03 		and	r3, r3, #12
 267 001a BB61     		str	r3, [r7, #24]
 419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 268              		.loc 1 419 16
 269 001c 9E4B     		ldr	r3, .L96
 270 001e DB68     		ldr	r3, [r3, #12]
 271              		.loc 1 419 14
 272 0020 03F00303 		and	r3, r3, #3
 273 0024 7B61     		str	r3, [r7, #20]
 420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*----------------------------- MSI Configuration --------------------------*/
 422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 274              		.loc 1 422 25
 275 0026 7B68     		ldr	r3, [r7, #4]
 276 0028 1B68     		ldr	r3, [r3]
 277              		.loc 1 422 43
 278 002a 03F01003 		and	r3, r3, #16
 279              		.loc 1 422 5
 280 002e 002B     		cmp	r3, #0
 281 0030 00F0E480 		beq	.L15
 423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock *
 430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 282              		.loc 1 430 7
 283 0034 BB69     		ldr	r3, [r7, #24]
 284 0036 002B     		cmp	r3, #0
 285 0038 07D0     		beq	.L16
 286              		.loc 1 430 44 discriminator 1
 287 003a BB69     		ldr	r3, [r7, #24]
 288 003c 0C2B     		cmp	r3, #12
 289 003e 40F08B80 		bne	.L17
 431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 290              		.loc 1 431 45
 291 0042 7B69     		ldr	r3, [r7, #20]
 292 0044 012B     		cmp	r3, #1
 293 0046 40F08780 		bne	.L17
 294              	.L16:
 432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 295              		.loc 1 433 11
 296 004a 934B     		ldr	r3, .L96
 297 004c 1B68     		ldr	r3, [r3]
 298 004e 03F00203 		and	r3, r3, #2
 299              		.loc 1 433 9
 300 0052 002B     		cmp	r3, #0
 301 0054 05D0     		beq	.L18
 302              		.loc 1 433 72 discriminator 1
 303 0056 7B68     		ldr	r3, [r7, #4]
 304 0058 9B69     		ldr	r3, [r3, #24]
 305              		.loc 1 433 51 discriminator 1
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 14


 306 005a 002B     		cmp	r3, #0
 307 005c 01D1     		bne	.L18
 434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 308              		.loc 1 435 16
 309 005e 0123     		movs	r3, #1
 310 0060 D6E3     		b	.L14
 311              	.L18:
 436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        /* Otherwise, just the calibration and MSI range change are allowed */
 439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            must be correctly programmed according to the frequency of the CPU clock
 443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (HCLK) and the supply voltage of the device. */
 444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 312              		.loc 1 444 29
 313 0062 7B68     		ldr	r3, [r7, #4]
 314 0064 1A6A     		ldr	r2, [r3, #32]
 315              		.loc 1 444 47
 316 0066 8C4B     		ldr	r3, .L96
 317 0068 1B68     		ldr	r3, [r3]
 318 006a 03F00803 		and	r3, r3, #8
 319 006e 002B     		cmp	r3, #0
 320 0070 04D0     		beq	.L19
 321              		.loc 1 444 47 is_stmt 0 discriminator 1
 322 0072 894B     		ldr	r3, .L96
 323 0074 1B68     		ldr	r3, [r3]
 324 0076 03F0F003 		and	r3, r3, #240
 325 007a 05E0     		b	.L20
 326              	.L19:
 327              		.loc 1 444 47 discriminator 2
 328 007c 864B     		ldr	r3, .L96
 329 007e D3F89430 		ldr	r3, [r3, #148]
 330 0082 1B09     		lsrs	r3, r3, #4
 331 0084 03F0F003 		and	r3, r3, #240
 332              	.L20:
 333              		.loc 1 444 11 is_stmt 1 discriminator 4
 334 0088 9342     		cmp	r3, r2
 335 008a 23D2     		bcs	.L21
 445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* First increase number of wait states update if necessary */
 447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 336              		.loc 1 447 14
 337 008c 7B68     		ldr	r3, [r7, #4]
 338 008e 1B6A     		ldr	r3, [r3, #32]
 339 0090 1846     		mov	r0, r3
 340 0092 FFF7FEFF 		bl	RCC_SetFlashLatencyFromMSIRange
 341 0096 0346     		mov	r3, r0
 342              		.loc 1 447 13
 343 0098 002B     		cmp	r3, #0
 344 009a 01D0     		beq	.L22
 448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_ERROR;
 345              		.loc 1 449 20
 346 009c 0123     		movs	r3, #1
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 15


 347 009e B7E3     		b	.L14
 348              	.L22:
 450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 349              		.loc 1 453 11
 350 00a0 7D4B     		ldr	r3, .L96
 351 00a2 1B68     		ldr	r3, [r3]
 352 00a4 7C4A     		ldr	r2, .L96
 353 00a6 43F00803 		orr	r3, r3, #8
 354 00aa 1360     		str	r3, [r2]
 355 00ac 7A4B     		ldr	r3, .L96
 356 00ae 1B68     		ldr	r3, [r3]
 357 00b0 23F0F002 		bic	r2, r3, #240
 358 00b4 7B68     		ldr	r3, [r7, #4]
 359 00b6 1B6A     		ldr	r3, [r3, #32]
 360 00b8 7749     		ldr	r1, .L96
 361 00ba 1343     		orrs	r3, r3, r2
 362 00bc 0B60     		str	r3, [r1]
 454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 363              		.loc 1 455 11
 364 00be 764B     		ldr	r3, .L96
 365 00c0 5B68     		ldr	r3, [r3, #4]
 366 00c2 23F47F42 		bic	r2, r3, #65280
 367 00c6 7B68     		ldr	r3, [r7, #4]
 368 00c8 DB69     		ldr	r3, [r3, #28]
 369 00ca 1B02     		lsls	r3, r3, #8
 370 00cc 7249     		ldr	r1, .L96
 371 00ce 1343     		orrs	r3, r3, r2
 372 00d0 4B60     		str	r3, [r1, #4]
 373 00d2 25E0     		b	.L23
 374              	.L21:
 456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         else
 458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Else, keep current flash latency while decreasing applies */
 460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 375              		.loc 1 461 11
 376 00d4 704B     		ldr	r3, .L96
 377 00d6 1B68     		ldr	r3, [r3]
 378 00d8 6F4A     		ldr	r2, .L96
 379 00da 43F00803 		orr	r3, r3, #8
 380 00de 1360     		str	r3, [r2]
 381 00e0 6D4B     		ldr	r3, .L96
 382 00e2 1B68     		ldr	r3, [r3]
 383 00e4 23F0F002 		bic	r2, r3, #240
 384 00e8 7B68     		ldr	r3, [r7, #4]
 385 00ea 1B6A     		ldr	r3, [r3, #32]
 386 00ec 6A49     		ldr	r1, .L96
 387 00ee 1343     		orrs	r3, r3, r2
 388 00f0 0B60     		str	r3, [r1]
 462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 389              		.loc 1 463 11
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 16


 390 00f2 694B     		ldr	r3, .L96
 391 00f4 5B68     		ldr	r3, [r3, #4]
 392 00f6 23F47F42 		bic	r2, r3, #65280
 393 00fa 7B68     		ldr	r3, [r7, #4]
 394 00fc DB69     		ldr	r3, [r3, #28]
 395 00fe 1B02     		lsls	r3, r3, #8
 396 0100 6549     		ldr	r1, .L96
 397 0102 1343     		orrs	r3, r3, r2
 398 0104 4B60     		str	r3, [r1, #4]
 464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Decrease number of wait states update if necessary */
 466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Only possible when MSI is the System clock source  */
 467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if(sysclk_source == RCC_CFGR_SWS_MSI)
 399              		.loc 1 467 13
 400 0106 BB69     		ldr	r3, [r7, #24]
 401 0108 002B     		cmp	r3, #0
 402 010a 09D1     		bne	.L23
 468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 403              		.loc 1 469 16
 404 010c 7B68     		ldr	r3, [r7, #4]
 405 010e 1B6A     		ldr	r3, [r3, #32]
 406 0110 1846     		mov	r0, r3
 407 0112 FFF7FEFF 		bl	RCC_SetFlashLatencyFromMSIRange
 408 0116 0346     		mov	r3, r0
 409              		.loc 1 469 15
 410 0118 002B     		cmp	r3, #0
 411 011a 01D0     		beq	.L23
 470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               return HAL_ERROR;
 412              		.loc 1 471 22
 413 011c 0123     		movs	r3, #1
 414 011e 77E3     		b	.L14
 415              	.L23:
 472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             }
 473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Update the SystemCoreClock global variable */
 477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_
 416              		.loc 1 477 27
 417 0120 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 418 0124 0246     		mov	r2, r0
 419              		.loc 1 477 71
 420 0126 5C4B     		ldr	r3, .L96
 421 0128 9B68     		ldr	r3, [r3, #8]
 422              		.loc 1 477 106
 423 012a 1B09     		lsrs	r3, r3, #4
 424 012c 03F00F03 		and	r3, r3, #15
 425              		.loc 1 477 70
 426 0130 5A49     		ldr	r1, .L96+4
 427 0132 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 428              		.loc 1 477 128
 429 0134 03F01F03 		and	r3, r3, #31
 430              		.loc 1 477 53
 431 0138 22FA03F3 		lsr	r3, r2, r3
 432              		.loc 1 477 25
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 17


 433 013c 584A     		ldr	r2, .L96+8
 434 013e 1360     		str	r3, [r2]
 478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Configure the source of time base considering new system clocks settings*/
 480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         status = HAL_InitTick(uwTickPrio);
 435              		.loc 1 480 18
 436 0140 584B     		ldr	r3, .L96+12
 437 0142 1B68     		ldr	r3, [r3]
 438 0144 1846     		mov	r0, r3
 439 0146 FFF7FEFF 		bl	HAL_InitTick
 440 014a 0346     		mov	r3, r0
 441 014c FB73     		strb	r3, [r7, #15]
 481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(status != HAL_OK)
 442              		.loc 1 481 11
 443 014e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 444 0150 002B     		cmp	r3, #0
 445 0152 52D0     		beq	.L94
 482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return status;
 446              		.loc 1 483 18
 447 0154 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 448 0156 5BE3     		b	.L14
 449              	.L17:
 484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the MSI State */
 490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 450              		.loc 1 490 27
 451 0158 7B68     		ldr	r3, [r7, #4]
 452 015a 9B69     		ldr	r3, [r3, #24]
 453              		.loc 1 490 9
 454 015c 002B     		cmp	r3, #0
 455 015e 32D0     		beq	.L25
 491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (MSI). */
 493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_MSI_ENABLE();
 456              		.loc 1 493 9
 457 0160 4D4B     		ldr	r3, .L96
 458 0162 1B68     		ldr	r3, [r3]
 459 0164 4C4A     		ldr	r2, .L96
 460 0166 43F00103 		orr	r3, r3, #1
 461 016a 1360     		str	r3, [r2]
 494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get timeout */
 496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 462              		.loc 1 496 21
 463 016c FFF7FEFF 		bl	HAL_GetTick
 464 0170 3861     		str	r0, [r7, #16]
 497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till MSI is ready */
 499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 465              		.loc 1 499 14
 466 0172 08E0     		b	.L26
 467              	.L27:
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 18


 500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 468              		.loc 1 501 15
 469 0174 FFF7FEFF 		bl	HAL_GetTick
 470 0178 0246     		mov	r2, r0
 471              		.loc 1 501 29
 472 017a 3B69     		ldr	r3, [r7, #16]
 473 017c D31A     		subs	r3, r2, r3
 474              		.loc 1 501 13
 475 017e 022B     		cmp	r3, #2
 476 0180 01D9     		bls	.L26
 502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 477              		.loc 1 503 20
 478 0182 0323     		movs	r3, #3
 479 0184 44E3     		b	.L14
 480              	.L26:
 499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 481              		.loc 1 499 15
 482 0186 444B     		ldr	r3, .L96
 483 0188 1B68     		ldr	r3, [r3]
 484 018a 03F00203 		and	r3, r3, #2
 499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 485              		.loc 1 499 14
 486 018e 002B     		cmp	r3, #0
 487 0190 F0D0     		beq	.L27
 504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 488              		.loc 1 507 9
 489 0192 414B     		ldr	r3, .L96
 490 0194 1B68     		ldr	r3, [r3]
 491 0196 404A     		ldr	r2, .L96
 492 0198 43F00803 		orr	r3, r3, #8
 493 019c 1360     		str	r3, [r2]
 494 019e 3E4B     		ldr	r3, .L96
 495 01a0 1B68     		ldr	r3, [r3]
 496 01a2 23F0F002 		bic	r2, r3, #240
 497 01a6 7B68     		ldr	r3, [r7, #4]
 498 01a8 1B6A     		ldr	r3, [r3, #32]
 499 01aa 3B49     		ldr	r1, .L96
 500 01ac 1343     		orrs	r3, r3, r2
 501 01ae 0B60     		str	r3, [r1]
 508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 502              		.loc 1 509 9
 503 01b0 394B     		ldr	r3, .L96
 504 01b2 5B68     		ldr	r3, [r3, #4]
 505 01b4 23F47F42 		bic	r2, r3, #65280
 506 01b8 7B68     		ldr	r3, [r7, #4]
 507 01ba DB69     		ldr	r3, [r3, #28]
 508 01bc 1B02     		lsls	r3, r3, #8
 509 01be 3649     		ldr	r1, .L96
 510 01c0 1343     		orrs	r3, r3, r2
 511 01c2 4B60     		str	r3, [r1, #4]
 512 01c4 1AE0     		b	.L15
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 19


 513              	.L25:
 510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (MSI). */
 515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_MSI_DISABLE();
 514              		.loc 1 515 9
 515 01c6 344B     		ldr	r3, .L96
 516 01c8 1B68     		ldr	r3, [r3]
 517 01ca 334A     		ldr	r2, .L96
 518 01cc 23F00103 		bic	r3, r3, #1
 519 01d0 1360     		str	r3, [r2]
 516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get timeout */
 518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 520              		.loc 1 518 21
 521 01d2 FFF7FEFF 		bl	HAL_GetTick
 522 01d6 3861     		str	r0, [r7, #16]
 519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till MSI is ready */
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 523              		.loc 1 521 14
 524 01d8 08E0     		b	.L28
 525              	.L29:
 522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 526              		.loc 1 523 15
 527 01da FFF7FEFF 		bl	HAL_GetTick
 528 01de 0246     		mov	r2, r0
 529              		.loc 1 523 29
 530 01e0 3B69     		ldr	r3, [r7, #16]
 531 01e2 D31A     		subs	r3, r2, r3
 532              		.loc 1 523 13
 533 01e4 022B     		cmp	r3, #2
 534 01e6 01D9     		bls	.L28
 524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 535              		.loc 1 525 20
 536 01e8 0323     		movs	r3, #3
 537 01ea 11E3     		b	.L14
 538              	.L28:
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 539              		.loc 1 521 15
 540 01ec 2A4B     		ldr	r3, .L96
 541 01ee 1B68     		ldr	r3, [r3]
 542 01f0 03F00203 		and	r3, r3, #2
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 543              		.loc 1 521 14
 544 01f4 002B     		cmp	r3, #0
 545 01f6 F0D1     		bne	.L29
 546 01f8 00E0     		b	.L15
 547              	.L94:
 433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 548              		.loc 1 433 9
 549 01fa 00BF     		nop
 550              	.L15:
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 20


 526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 551              		.loc 1 532 25
 552 01fc 7B68     		ldr	r3, [r7, #4]
 553 01fe 1B68     		ldr	r3, [r3]
 554              		.loc 1 532 43
 555 0200 03F00103 		and	r3, r3, #1
 556              		.loc 1 532 5
 557 0204 002B     		cmp	r3, #0
 558 0206 74D0     		beq	.L30
 533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 559              		.loc 1 538 7
 560 0208 BB69     		ldr	r3, [r7, #24]
 561 020a 082B     		cmp	r3, #8
 562 020c 05D0     		beq	.L31
 563              		.loc 1 538 44 discriminator 1
 564 020e BB69     		ldr	r3, [r7, #24]
 565 0210 0C2B     		cmp	r3, #12
 566 0212 0ED1     		bne	.L32
 539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 567              		.loc 1 539 45
 568 0214 7B69     		ldr	r3, [r7, #20]
 569 0216 032B     		cmp	r3, #3
 570 0218 0BD1     		bne	.L32
 571              	.L31:
 540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 572              		.loc 1 541 11
 573 021a 1F4B     		ldr	r3, .L96
 574 021c 1B68     		ldr	r3, [r3]
 575 021e 03F40033 		and	r3, r3, #131072
 576              		.loc 1 541 9
 577 0222 002B     		cmp	r3, #0
 578 0224 64D0     		beq	.L95
 579              		.loc 1 541 72 discriminator 1
 580 0226 7B68     		ldr	r3, [r7, #4]
 581 0228 5B68     		ldr	r3, [r3, #4]
 582              		.loc 1 541 51 discriminator 1
 583 022a 002B     		cmp	r3, #0
 584 022c 60D1     		bne	.L95
 542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 585              		.loc 1 543 16
 586 022e 0123     		movs	r3, #1
 587 0230 EEE2     		b	.L14
 588              	.L32:
 544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 21


 545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 589              		.loc 1 549 7
 590 0232 7B68     		ldr	r3, [r7, #4]
 591 0234 5B68     		ldr	r3, [r3, #4]
 592 0236 B3F5803F 		cmp	r3, #65536
 593 023a 06D1     		bne	.L34
 594              		.loc 1 549 7 is_stmt 0 discriminator 1
 595 023c 164B     		ldr	r3, .L96
 596 023e 1B68     		ldr	r3, [r3]
 597 0240 154A     		ldr	r2, .L96
 598 0242 43F48033 		orr	r3, r3, #65536
 599 0246 1360     		str	r3, [r2]
 600 0248 1DE0     		b	.L35
 601              	.L34:
 602              		.loc 1 549 7 discriminator 2
 603 024a 7B68     		ldr	r3, [r7, #4]
 604 024c 5B68     		ldr	r3, [r3, #4]
 605 024e B3F5A02F 		cmp	r3, #327680
 606 0252 0CD1     		bne	.L36
 607              		.loc 1 549 7 discriminator 3
 608 0254 104B     		ldr	r3, .L96
 609 0256 1B68     		ldr	r3, [r3]
 610 0258 0F4A     		ldr	r2, .L96
 611 025a 43F48023 		orr	r3, r3, #262144
 612 025e 1360     		str	r3, [r2]
 613 0260 0D4B     		ldr	r3, .L96
 614 0262 1B68     		ldr	r3, [r3]
 615 0264 0C4A     		ldr	r2, .L96
 616 0266 43F48033 		orr	r3, r3, #65536
 617 026a 1360     		str	r3, [r2]
 618 026c 0BE0     		b	.L35
 619              	.L36:
 620              		.loc 1 549 7 discriminator 4
 621 026e 0A4B     		ldr	r3, .L96
 622 0270 1B68     		ldr	r3, [r3]
 623 0272 094A     		ldr	r2, .L96
 624 0274 23F48033 		bic	r3, r3, #65536
 625 0278 1360     		str	r3, [r2]
 626 027a 074B     		ldr	r3, .L96
 627 027c 1B68     		ldr	r3, [r3]
 628 027e 064A     		ldr	r2, .L96
 629 0280 23F48023 		bic	r3, r3, #262144
 630 0284 1360     		str	r3, [r2]
 631              	.L35:
 550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the HSE State */
 552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 632              		.loc 1 552 27 is_stmt 1
 633 0286 7B68     		ldr	r3, [r7, #4]
 634 0288 5B68     		ldr	r3, [r3, #4]
 635              		.loc 1 552 9
 636 028a 002B     		cmp	r3, #0
 637 028c 1CD0     		beq	.L37
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 22


 553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 638              		.loc 1 555 21
 639 028e FFF7FEFF 		bl	HAL_GetTick
 640 0292 3861     		str	r0, [r7, #16]
 556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till HSE is ready */
 558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 641              		.loc 1 558 14
 642 0294 11E0     		b	.L38
 643              	.L97:
 644 0296 00BF     		.align	2
 645              	.L96:
 646 0298 00100240 		.word	1073876992
 647 029c 00000000 		.word	AHBPrescTable
 648 02a0 00000000 		.word	SystemCoreClock
 649 02a4 00000000 		.word	uwTickPrio
 650              	.L39:
 559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 651              		.loc 1 560 15
 652 02a8 FFF7FEFF 		bl	HAL_GetTick
 653 02ac 0246     		mov	r2, r0
 654              		.loc 1 560 29
 655 02ae 3B69     		ldr	r3, [r7, #16]
 656 02b0 D31A     		subs	r3, r2, r3
 657              		.loc 1 560 13
 658 02b2 642B     		cmp	r3, #100
 659 02b4 01D9     		bls	.L38
 561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 660              		.loc 1 562 20
 661 02b6 0323     		movs	r3, #3
 662 02b8 AAE2     		b	.L14
 663              	.L38:
 558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 664              		.loc 1 558 15
 665 02ba AF4B     		ldr	r3, .L98
 666 02bc 1B68     		ldr	r3, [r3]
 667 02be 03F40033 		and	r3, r3, #131072
 558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 668              		.loc 1 558 14
 669 02c2 002B     		cmp	r3, #0
 670 02c4 F0D0     		beq	.L39
 671 02c6 14E0     		b	.L30
 672              	.L37:
 563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 673              		.loc 1 569 21
 674 02c8 FFF7FEFF 		bl	HAL_GetTick
 675 02cc 3861     		str	r0, [r7, #16]
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 23


 570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 676              		.loc 1 572 14
 677 02ce 08E0     		b	.L40
 678              	.L41:
 573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 679              		.loc 1 574 15
 680 02d0 FFF7FEFF 		bl	HAL_GetTick
 681 02d4 0246     		mov	r2, r0
 682              		.loc 1 574 29
 683 02d6 3B69     		ldr	r3, [r7, #16]
 684 02d8 D31A     		subs	r3, r2, r3
 685              		.loc 1 574 13
 686 02da 642B     		cmp	r3, #100
 687 02dc 01D9     		bls	.L40
 575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 688              		.loc 1 576 20
 689 02de 0323     		movs	r3, #3
 690 02e0 96E2     		b	.L14
 691              	.L40:
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 692              		.loc 1 572 15
 693 02e2 A54B     		ldr	r3, .L98
 694 02e4 1B68     		ldr	r3, [r3]
 695 02e6 03F40033 		and	r3, r3, #131072
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 696              		.loc 1 572 14
 697 02ea 002B     		cmp	r3, #0
 698 02ec F0D1     		bne	.L41
 699 02ee 00E0     		b	.L30
 700              	.L95:
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 701              		.loc 1 541 9
 702 02f0 00BF     		nop
 703              	.L30:
 577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 704              		.loc 1 583 25
 705 02f2 7B68     		ldr	r3, [r7, #4]
 706 02f4 1B68     		ldr	r3, [r3]
 707              		.loc 1 583 43
 708 02f6 03F00203 		and	r3, r3, #2
 709              		.loc 1 583 5
 710 02fa 002B     		cmp	r3, #0
 711 02fc 60D0     		beq	.L42
 584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 24


 588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 712              		.loc 1 590 7
 713 02fe BB69     		ldr	r3, [r7, #24]
 714 0300 042B     		cmp	r3, #4
 715 0302 05D0     		beq	.L43
 716              		.loc 1 590 44 discriminator 1
 717 0304 BB69     		ldr	r3, [r7, #24]
 718 0306 0C2B     		cmp	r3, #12
 719 0308 19D1     		bne	.L44
 591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 720              		.loc 1 591 45
 721 030a 7B69     		ldr	r3, [r7, #20]
 722 030c 022B     		cmp	r3, #2
 723 030e 16D1     		bne	.L44
 724              	.L43:
 592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* When HSI is used as system clock it will not be disabled */
 594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 725              		.loc 1 594 11
 726 0310 994B     		ldr	r3, .L98
 727 0312 1B68     		ldr	r3, [r3]
 728 0314 03F48063 		and	r3, r3, #1024
 729              		.loc 1 594 9
 730 0318 002B     		cmp	r3, #0
 731 031a 05D0     		beq	.L45
 732              		.loc 1 594 72 discriminator 1
 733 031c 7B68     		ldr	r3, [r7, #4]
 734 031e DB68     		ldr	r3, [r3, #12]
 735              		.loc 1 594 51 discriminator 1
 736 0320 002B     		cmp	r3, #0
 737 0322 01D1     		bne	.L45
 595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 738              		.loc 1 596 16
 739 0324 0123     		movs	r3, #1
 740 0326 73E2     		b	.L14
 741              	.L45:
 597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 742              		.loc 1 602 9
 743 0328 934B     		ldr	r3, .L98
 744 032a 5B68     		ldr	r3, [r3, #4]
 745 032c 23F0FE42 		bic	r2, r3, #2130706432
 746 0330 7B68     		ldr	r3, [r7, #4]
 747 0332 1B69     		ldr	r3, [r3, #16]
 748 0334 1B06     		lsls	r3, r3, #24
 749 0336 9049     		ldr	r1, .L98
 750 0338 1343     		orrs	r3, r3, r2
 751 033a 4B60     		str	r3, [r1, #4]
 594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 752              		.loc 1 594 9
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 25


 753 033c 40E0     		b	.L42
 754              	.L44:
 603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the HSI State */
 608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 755              		.loc 1 608 27
 756 033e 7B68     		ldr	r3, [r7, #4]
 757 0340 DB68     		ldr	r3, [r3, #12]
 758              		.loc 1 608 9
 759 0342 002B     		cmp	r3, #0
 760 0344 23D0     		beq	.L46
 609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 761              		.loc 1 611 9
 762 0346 8C4B     		ldr	r3, .L98
 763 0348 1B68     		ldr	r3, [r3]
 764 034a 8B4A     		ldr	r2, .L98
 765 034c 43F48073 		orr	r3, r3, #256
 766 0350 1360     		str	r3, [r2]
 612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 767              		.loc 1 614 21
 768 0352 FFF7FEFF 		bl	HAL_GetTick
 769 0356 3861     		str	r0, [r7, #16]
 615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 770              		.loc 1 617 14
 771 0358 08E0     		b	.L47
 772              	.L48:
 618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 773              		.loc 1 619 15
 774 035a FFF7FEFF 		bl	HAL_GetTick
 775 035e 0246     		mov	r2, r0
 776              		.loc 1 619 29
 777 0360 3B69     		ldr	r3, [r7, #16]
 778 0362 D31A     		subs	r3, r2, r3
 779              		.loc 1 619 13
 780 0364 022B     		cmp	r3, #2
 781 0366 01D9     		bls	.L47
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 782              		.loc 1 621 20
 783 0368 0323     		movs	r3, #3
 784 036a 51E2     		b	.L14
 785              	.L47:
 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 786              		.loc 1 617 15
 787 036c 824B     		ldr	r3, .L98
 788 036e 1B68     		ldr	r3, [r3]
 789 0370 03F48063 		and	r3, r3, #1024
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 26


 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 790              		.loc 1 617 14
 791 0374 002B     		cmp	r3, #0
 792 0376 F0D0     		beq	.L48
 622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 793              		.loc 1 626 9
 794 0378 7F4B     		ldr	r3, .L98
 795 037a 5B68     		ldr	r3, [r3, #4]
 796 037c 23F0FE42 		bic	r2, r3, #2130706432
 797 0380 7B68     		ldr	r3, [r7, #4]
 798 0382 1B69     		ldr	r3, [r3, #16]
 799 0384 1B06     		lsls	r3, r3, #24
 800 0386 7C49     		ldr	r1, .L98
 801 0388 1343     		orrs	r3, r3, r2
 802 038a 4B60     		str	r3, [r1, #4]
 803 038c 18E0     		b	.L42
 804              	.L46:
 627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 805              		.loc 1 631 9
 806 038e 7A4B     		ldr	r3, .L98
 807 0390 1B68     		ldr	r3, [r3]
 808 0392 794A     		ldr	r2, .L98
 809 0394 23F48073 		bic	r3, r3, #256
 810 0398 1360     		str	r3, [r2]
 632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 811              		.loc 1 634 21
 812 039a FFF7FEFF 		bl	HAL_GetTick
 813 039e 3861     		str	r0, [r7, #16]
 635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 814              		.loc 1 637 14
 815 03a0 08E0     		b	.L49
 816              	.L50:
 638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 817              		.loc 1 639 15
 818 03a2 FFF7FEFF 		bl	HAL_GetTick
 819 03a6 0246     		mov	r2, r0
 820              		.loc 1 639 29
 821 03a8 3B69     		ldr	r3, [r7, #16]
 822 03aa D31A     		subs	r3, r2, r3
 823              		.loc 1 639 13
 824 03ac 022B     		cmp	r3, #2
 825 03ae 01D9     		bls	.L49
 640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 27


 826              		.loc 1 641 20
 827 03b0 0323     		movs	r3, #3
 828 03b2 2DE2     		b	.L14
 829              	.L49:
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 830              		.loc 1 637 15
 831 03b4 704B     		ldr	r3, .L98
 832 03b6 1B68     		ldr	r3, [r3]
 833 03b8 03F48063 		and	r3, r3, #1024
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 834              		.loc 1 637 14
 835 03bc 002B     		cmp	r3, #0
 836 03be F0D1     		bne	.L50
 837              	.L42:
 642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 838              		.loc 1 648 25
 839 03c0 7B68     		ldr	r3, [r7, #4]
 840 03c2 1B68     		ldr	r3, [r3]
 841              		.loc 1 648 43
 842 03c4 03F00803 		and	r3, r3, #8
 843              		.loc 1 648 5
 844 03c8 002B     		cmp	r3, #0
 845 03ca 3CD0     		beq	.L51
 649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the LSI State */
 654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 846              		.loc 1 654 25
 847 03cc 7B68     		ldr	r3, [r7, #4]
 848 03ce 5B69     		ldr	r3, [r3, #20]
 849              		.loc 1 654 7
 850 03d0 002B     		cmp	r3, #0
 851 03d2 1CD0     		beq	.L52
 655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_CSR_LSIPREDIV)
 657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       uint32_t csr_temp = RCC->CSR;
 658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check LSI division factor */
 660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));
 661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            /* If LSIRDY is set while LSION is not enabled,
 668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               LSIPREDIV can't be updated  */
 669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
 670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 28


 671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
 673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_LSI_DISABLE();
 676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Get Start Tick*/
 678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           tickstart = HAL_GetTick();
 679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Wait till LSI is disabled */
 681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               return HAL_TIMEOUT;
 686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             }
 687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Set LSI division factor */
 691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_CSR_LSIPREDIV */
 694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 852              		.loc 1 696 7
 853 03d4 684B     		ldr	r3, .L98
 854 03d6 D3F89430 		ldr	r3, [r3, #148]
 855 03da 674A     		ldr	r2, .L98
 856 03dc 43F00103 		orr	r3, r3, #1
 857 03e0 C2F89430 		str	r3, [r2, #148]
 697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 858              		.loc 1 699 19
 859 03e4 FFF7FEFF 		bl	HAL_GetTick
 860 03e8 3861     		str	r0, [r7, #16]
 700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 861              		.loc 1 702 12
 862 03ea 08E0     		b	.L53
 863              	.L54:
 703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 864              		.loc 1 704 13
 865 03ec FFF7FEFF 		bl	HAL_GetTick
 866 03f0 0246     		mov	r2, r0
 867              		.loc 1 704 27
 868 03f2 3B69     		ldr	r3, [r7, #16]
 869 03f4 D31A     		subs	r3, r2, r3
 870              		.loc 1 704 11
 871 03f6 022B     		cmp	r3, #2
 872 03f8 01D9     		bls	.L53
 705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 29


 873              		.loc 1 706 18
 874 03fa 0323     		movs	r3, #3
 875 03fc 08E2     		b	.L14
 876              	.L53:
 702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 877              		.loc 1 702 13
 878 03fe 5E4B     		ldr	r3, .L98
 879 0400 D3F89430 		ldr	r3, [r3, #148]
 880 0404 03F00203 		and	r3, r3, #2
 702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 881              		.loc 1 702 12
 882 0408 002B     		cmp	r3, #0
 883 040a EFD0     		beq	.L54
 884 040c 1BE0     		b	.L51
 885              	.L52:
 707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 886              		.loc 1 713 7
 887 040e 5A4B     		ldr	r3, .L98
 888 0410 D3F89430 		ldr	r3, [r3, #148]
 889 0414 584A     		ldr	r2, .L98
 890 0416 23F00103 		bic	r3, r3, #1
 891 041a C2F89430 		str	r3, [r2, #148]
 714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 892              		.loc 1 716 19
 893 041e FFF7FEFF 		bl	HAL_GetTick
 894 0422 3861     		str	r0, [r7, #16]
 717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till LSI is disabled */
 719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 895              		.loc 1 719 12
 896 0424 08E0     		b	.L55
 897              	.L56:
 720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 898              		.loc 1 721 13
 899 0426 FFF7FEFF 		bl	HAL_GetTick
 900 042a 0246     		mov	r2, r0
 901              		.loc 1 721 27
 902 042c 3B69     		ldr	r3, [r7, #16]
 903 042e D31A     		subs	r3, r2, r3
 904              		.loc 1 721 11
 905 0430 022B     		cmp	r3, #2
 906 0432 01D9     		bls	.L55
 722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 907              		.loc 1 723 18
 908 0434 0323     		movs	r3, #3
 909 0436 EBE1     		b	.L14
 910              	.L55:
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 30


 719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 911              		.loc 1 719 13
 912 0438 4F4B     		ldr	r3, .L98
 913 043a D3F89430 		ldr	r3, [r3, #148]
 914 043e 03F00203 		and	r3, r3, #2
 719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 915              		.loc 1 719 12
 916 0442 002B     		cmp	r3, #0
 917 0444 EFD1     		bne	.L56
 918              	.L51:
 724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 919              		.loc 1 729 25
 920 0446 7B68     		ldr	r3, [r7, #4]
 921 0448 1B68     		ldr	r3, [r3]
 922              		.loc 1 729 43
 923 044a 03F00403 		and	r3, r3, #4
 924              		.loc 1 729 5
 925 044e 002B     		cmp	r3, #0
 926 0450 00F0A680 		beq	.L57
 927              	.LBB2:
 730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 928              		.loc 1 731 22
 929 0454 0023     		movs	r3, #0
 930 0456 FB77     		strb	r3, [r7, #31]
 732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 931              		.loc 1 738 8
 932 0458 474B     		ldr	r3, .L98
 933 045a 9B6D     		ldr	r3, [r3, #88]
 934 045c 03F08053 		and	r3, r3, #268435456
 935              		.loc 1 738 7
 936 0460 002B     		cmp	r3, #0
 937 0462 0DD1     		bne	.L58
 938              	.LBB3:
 739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 939              		.loc 1 740 7
 940 0464 444B     		ldr	r3, .L98
 941 0466 9B6D     		ldr	r3, [r3, #88]
 942 0468 434A     		ldr	r2, .L98
 943 046a 43F08053 		orr	r3, r3, #268435456
 944 046e 9365     		str	r3, [r2, #88]
 945 0470 414B     		ldr	r3, .L98
 946 0472 9B6D     		ldr	r3, [r3, #88]
 947 0474 03F08053 		and	r3, r3, #268435456
 948 0478 BB60     		str	r3, [r7, #8]
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 31


 949 047a BB68     		ldr	r3, [r7, #8]
 950              	.LBE3:
 741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pwrclkchanged = SET;
 951              		.loc 1 741 21
 952 047c 0123     		movs	r3, #1
 953 047e FB77     		strb	r3, [r7, #31]
 954              	.L58:
 742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 955              		.loc 1 744 8
 956 0480 3E4B     		ldr	r3, .L98+4
 957 0482 1B68     		ldr	r3, [r3]
 958 0484 03F48073 		and	r3, r3, #256
 959              		.loc 1 744 7
 960 0488 002B     		cmp	r3, #0
 961 048a 18D1     		bne	.L59
 745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       SET_BIT(PWR->CR1, PWR_CR1_DBP);
 962              		.loc 1 747 7
 963 048c 3B4B     		ldr	r3, .L98+4
 964 048e 1B68     		ldr	r3, [r3]
 965 0490 3A4A     		ldr	r2, .L98+4
 966 0492 43F48073 		orr	r3, r3, #256
 967 0496 1360     		str	r3, [r2]
 748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 968              		.loc 1 750 19
 969 0498 FFF7FEFF 		bl	HAL_GetTick
 970 049c 3861     		str	r0, [r7, #16]
 751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 971              		.loc 1 752 12
 972 049e 08E0     		b	.L60
 973              	.L61:
 753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 974              		.loc 1 754 13
 975 04a0 FFF7FEFF 		bl	HAL_GetTick
 976 04a4 0246     		mov	r2, r0
 977              		.loc 1 754 27
 978 04a6 3B69     		ldr	r3, [r7, #16]
 979 04a8 D31A     		subs	r3, r2, r3
 980              		.loc 1 754 11
 981 04aa 022B     		cmp	r3, #2
 982 04ac 01D9     		bls	.L60
 755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 983              		.loc 1 756 18
 984 04ae 0323     		movs	r3, #3
 985 04b0 AEE1     		b	.L14
 986              	.L60:
 752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 987              		.loc 1 752 13
 988 04b2 324B     		ldr	r3, .L98+4
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 32


 989 04b4 1B68     		ldr	r3, [r3]
 990 04b6 03F48073 		and	r3, r3, #256
 752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 991              		.loc 1 752 12
 992 04ba 002B     		cmp	r3, #0
 993 04bc F0D0     		beq	.L61
 994              	.L59:
 757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_BDCR_LSESYSDIS)
 763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
 766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS))
 767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* LSE oscillator bypass enable */
 771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* LSE oscillator enable */
 777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 995              		.loc 1 786 5
 996 04be 7B68     		ldr	r3, [r7, #4]
 997 04c0 9B68     		ldr	r3, [r3, #8]
 998 04c2 012B     		cmp	r3, #1
 999 04c4 08D1     		bne	.L62
 1000              		.loc 1 786 5 is_stmt 0 discriminator 1
 1001 04c6 2C4B     		ldr	r3, .L98
 1002 04c8 D3F89030 		ldr	r3, [r3, #144]
 1003 04cc 2A4A     		ldr	r2, .L98
 1004 04ce 43F00103 		orr	r3, r3, #1
 1005 04d2 C2F89030 		str	r3, [r2, #144]
 1006 04d6 24E0     		b	.L63
 1007              	.L62:
 1008              		.loc 1 786 5 discriminator 2
 1009 04d8 7B68     		ldr	r3, [r7, #4]
 1010 04da 9B68     		ldr	r3, [r3, #8]
 1011 04dc 052B     		cmp	r3, #5
 1012 04de 10D1     		bne	.L64
 1013              		.loc 1 786 5 discriminator 3
 1014 04e0 254B     		ldr	r3, .L98
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 33


 1015 04e2 D3F89030 		ldr	r3, [r3, #144]
 1016 04e6 244A     		ldr	r2, .L98
 1017 04e8 43F00403 		orr	r3, r3, #4
 1018 04ec C2F89030 		str	r3, [r2, #144]
 1019 04f0 214B     		ldr	r3, .L98
 1020 04f2 D3F89030 		ldr	r3, [r3, #144]
 1021 04f6 204A     		ldr	r2, .L98
 1022 04f8 43F00103 		orr	r3, r3, #1
 1023 04fc C2F89030 		str	r3, [r2, #144]
 1024 0500 0FE0     		b	.L63
 1025              	.L64:
 1026              		.loc 1 786 5 discriminator 4
 1027 0502 1D4B     		ldr	r3, .L98
 1028 0504 D3F89030 		ldr	r3, [r3, #144]
 1029 0508 1B4A     		ldr	r2, .L98
 1030 050a 23F00103 		bic	r3, r3, #1
 1031 050e C2F89030 		str	r3, [r2, #144]
 1032 0512 194B     		ldr	r3, .L98
 1033 0514 D3F89030 		ldr	r3, [r3, #144]
 1034 0518 174A     		ldr	r2, .L98
 1035 051a 23F00403 		bic	r3, r3, #4
 1036 051e C2F89030 		str	r3, [r2, #144]
 1037              	.L63:
 787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
 788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the LSE State */
 790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 1038              		.loc 1 790 25 is_stmt 1
 1039 0522 7B68     		ldr	r3, [r7, #4]
 1040 0524 9B68     		ldr	r3, [r3, #8]
 1041              		.loc 1 790 7
 1042 0526 002B     		cmp	r3, #0
 1043 0528 16D0     		beq	.L65
 791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1044              		.loc 1 793 19
 1045 052a FFF7FEFF 		bl	HAL_GetTick
 1046 052e 3861     		str	r0, [r7, #16]
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 1047              		.loc 1 796 12
 1048 0530 0AE0     		b	.L66
 1049              	.L67:
 797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 1050              		.loc 1 798 13
 1051 0532 FFF7FEFF 		bl	HAL_GetTick
 1052 0536 0246     		mov	r2, r0
 1053              		.loc 1 798 27
 1054 0538 3B69     		ldr	r3, [r7, #16]
 1055 053a D31A     		subs	r3, r2, r3
 1056              		.loc 1 798 11
 1057 053c 41F28832 		movw	r2, #5000
 1058 0540 9342     		cmp	r3, r2
 1059 0542 01D9     		bls	.L66
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 34


 799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1060              		.loc 1 800 18
 1061 0544 0323     		movs	r3, #3
 1062 0546 63E1     		b	.L14
 1063              	.L66:
 796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1064              		.loc 1 796 13
 1065 0548 0B4B     		ldr	r3, .L98
 1066 054a D3F89030 		ldr	r3, [r3, #144]
 1067 054e 03F00203 		and	r3, r3, #2
 796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1068              		.loc 1 796 12
 1069 0552 002B     		cmp	r3, #0
 1070 0554 EDD0     		beq	.L67
 1071 0556 1AE0     		b	.L68
 1072              	.L65:
 801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1073              		.loc 1 807 19
 1074 0558 FFF7FEFF 		bl	HAL_GetTick
 1075 055c 3861     		str	r0, [r7, #16]
 808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till LSE is disabled */
 810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 1076              		.loc 1 810 12
 1077 055e 0FE0     		b	.L69
 1078              	.L70:
 811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 1079              		.loc 1 812 13
 1080 0560 FFF7FEFF 		bl	HAL_GetTick
 1081 0564 0246     		mov	r2, r0
 1082              		.loc 1 812 27
 1083 0566 3B69     		ldr	r3, [r7, #16]
 1084 0568 D31A     		subs	r3, r2, r3
 1085              		.loc 1 812 11
 1086 056a 41F28832 		movw	r2, #5000
 1087 056e 9342     		cmp	r3, r2
 1088 0570 06D9     		bls	.L69
 813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1089              		.loc 1 814 18
 1090 0572 0323     		movs	r3, #3
 1091 0574 4CE1     		b	.L14
 1092              	.L99:
 1093 0576 00BF     		.align	2
 1094              	.L98:
 1095 0578 00100240 		.word	1073876992
 1096 057c 00700040 		.word	1073770496
 1097              	.L69:
 810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 35


 1098              		.loc 1 810 13
 1099 0580 A54B     		ldr	r3, .L100
 1100 0582 D3F89030 		ldr	r3, [r3, #144]
 1101 0586 03F00203 		and	r3, r3, #2
 810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1102              		.loc 1 810 12
 1103 058a 002B     		cmp	r3, #0
 1104 058c E8D1     		bne	.L70
 1105              	.L68:
 815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_BDCR_LSESYSDIS)
 819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* By default, stop disabling LSE propagation */
 820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
 822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Restore clock configuration if changed */
 825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 1106              		.loc 1 825 7
 1107 058e FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 1108 0590 012B     		cmp	r3, #1
 1109 0592 05D1     		bne	.L57
 826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 1110              		.loc 1 827 7
 1111 0594 A04B     		ldr	r3, .L100
 1112 0596 9B6D     		ldr	r3, [r3, #88]
 1113 0598 9F4A     		ldr	r2, .L100
 1114 059a 23F08053 		bic	r3, r3, #268435456
 1115 059e 9365     		str	r3, [r2, #88]
 1116              	.L57:
 1117              	.LBE2:
 828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
 831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------------ HSI48 Configuration -----------------------*/
 832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 1118              		.loc 1 832 25
 1119 05a0 7B68     		ldr	r3, [r7, #4]
 1120 05a2 1B68     		ldr	r3, [r3]
 1121              		.loc 1 832 43
 1122 05a4 03F02003 		and	r3, r3, #32
 1123              		.loc 1 832 5
 1124 05a8 002B     		cmp	r3, #0
 1125 05aa 3CD0     		beq	.L71
 833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the LSI State */
 838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 1126              		.loc 1 838 25
 1127 05ac 7B68     		ldr	r3, [r7, #4]
 1128 05ae 5B6A     		ldr	r3, [r3, #36]
 1129              		.loc 1 838 7
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 36


 1130 05b0 002B     		cmp	r3, #0
 1131 05b2 1CD0     		beq	.L72
 839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (HSI48). */
 841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_HSI48_ENABLE();
 1132              		.loc 1 841 7
 1133 05b4 984B     		ldr	r3, .L100
 1134 05b6 D3F89830 		ldr	r3, [r3, #152]
 1135 05ba 974A     		ldr	r2, .L100
 1136 05bc 43F00103 		orr	r3, r3, #1
 1137 05c0 C2F89830 		str	r3, [r2, #152]
 842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1138              		.loc 1 844 19
 1139 05c4 FFF7FEFF 		bl	HAL_GetTick
 1140 05c8 3861     		str	r0, [r7, #16]
 845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till HSI48 is ready */
 847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 1141              		.loc 1 847 12
 1142 05ca 08E0     		b	.L73
 1143              	.L74:
 848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 1144              		.loc 1 849 13
 1145 05cc FFF7FEFF 		bl	HAL_GetTick
 1146 05d0 0246     		mov	r2, r0
 1147              		.loc 1 849 27
 1148 05d2 3B69     		ldr	r3, [r7, #16]
 1149 05d4 D31A     		subs	r3, r2, r3
 1150              		.loc 1 849 11
 1151 05d6 022B     		cmp	r3, #2
 1152 05d8 01D9     		bls	.L73
 850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1153              		.loc 1 851 18
 1154 05da 0323     		movs	r3, #3
 1155 05dc 18E1     		b	.L14
 1156              	.L73:
 847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1157              		.loc 1 847 13
 1158 05de 8E4B     		ldr	r3, .L100
 1159 05e0 D3F89830 		ldr	r3, [r3, #152]
 1160 05e4 03F00203 		and	r3, r3, #2
 847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1161              		.loc 1 847 12
 1162 05e8 002B     		cmp	r3, #0
 1163 05ea EFD0     		beq	.L74
 1164 05ec 1BE0     		b	.L71
 1165              	.L72:
 852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (HSI48). */
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 37


 858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_HSI48_DISABLE();
 1166              		.loc 1 858 7
 1167 05ee 8A4B     		ldr	r3, .L100
 1168 05f0 D3F89830 		ldr	r3, [r3, #152]
 1169 05f4 884A     		ldr	r2, .L100
 1170 05f6 23F00103 		bic	r3, r3, #1
 1171 05fa C2F89830 		str	r3, [r2, #152]
 859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1172              		.loc 1 861 19
 1173 05fe FFF7FEFF 		bl	HAL_GetTick
 1174 0602 3861     		str	r0, [r7, #16]
 862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till HSI48 is disabled */
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 1175              		.loc 1 864 12
 1176 0604 08E0     		b	.L75
 1177              	.L76:
 865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 1178              		.loc 1 866 13
 1179 0606 FFF7FEFF 		bl	HAL_GetTick
 1180 060a 0246     		mov	r2, r0
 1181              		.loc 1 866 27
 1182 060c 3B69     		ldr	r3, [r7, #16]
 1183 060e D31A     		subs	r3, r2, r3
 1184              		.loc 1 866 11
 1185 0610 022B     		cmp	r3, #2
 1186 0612 01D9     		bls	.L75
 867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1187              		.loc 1 868 18
 1188 0614 0323     		movs	r3, #3
 1189 0616 FBE0     		b	.L14
 1190              	.L75:
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1191              		.loc 1 864 13
 1192 0618 7F4B     		ldr	r3, .L100
 1193 061a D3F89830 		ldr	r3, [r3, #152]
 1194 061e 03F00203 		and	r3, r3, #2
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1195              		.loc 1 864 12
 1196 0622 002B     		cmp	r3, #0
 1197 0624 EFD1     		bne	.L76
 1198              	.L71:
 869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
 874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
 876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 1199              		.loc 1 878 28
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 38


 1200 0626 7B68     		ldr	r3, [r7, #4]
 1201 0628 9B6A     		ldr	r3, [r3, #40]
 1202              		.loc 1 878 5
 1203 062a 002B     		cmp	r3, #0
 1204 062c 00F0EF80 		beq	.L77
 879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* PLL On ? */
 881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 1205              		.loc 1 881 30
 1206 0630 7B68     		ldr	r3, [r7, #4]
 1207 0632 9B6A     		ldr	r3, [r3, #40]
 1208              		.loc 1 881 7
 1209 0634 022B     		cmp	r3, #2
 1210 0636 40F0C580 		bne	.L78
 882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the parameters */
 884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_SUPPORT)
 888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLP_SUPPORT */
 890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Do nothing if PLL configuration is the unchanged */
 894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pll_config = RCC->PLLCFGR;
 1211              		.loc 1 894 23
 1212 063a 774B     		ldr	r3, .L100
 1213              		.loc 1 894 18
 1214 063c DB68     		ldr	r3, [r3, #12]
 1215 063e 7B61     		str	r3, [r7, #20]
 895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 1216              		.loc 1 895 11
 1217 0640 7B69     		ldr	r3, [r7, #20]
 1218 0642 03F00302 		and	r2, r3, #3
 1219              		.loc 1 895 78
 1220 0646 7B68     		ldr	r3, [r7, #4]
 1221 0648 DB6A     		ldr	r3, [r3, #44]
 1222              		.loc 1 895 9
 1223 064a 9A42     		cmp	r2, r3
 1224 064c 2CD1     		bne	.L79
 896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_P
 1225              		.loc 1 896 11 discriminator 1
 1226 064e 7B69     		ldr	r3, [r7, #20]
 1227 0650 03F07002 		and	r2, r3, #112
 1228              		.loc 1 896 80 discriminator 1
 1229 0654 7B68     		ldr	r3, [r7, #4]
 1230 0656 1B6B     		ldr	r3, [r3, #48]
 1231              		.loc 1 896 86 discriminator 1
 1232 0658 013B     		subs	r3, r3, #1
 1233              		.loc 1 896 92 discriminator 1
 1234 065a 1B01     		lsls	r3, r3, #4
 895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 1235              		.loc 1 895 90 discriminator 1
 1236 065c 9A42     		cmp	r2, r3
 1237 065e 23D1     		bne	.L79
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 39


 897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_
 1238              		.loc 1 897 11
 1239 0660 7B69     		ldr	r3, [r7, #20]
 1240 0662 03F4FE42 		and	r2, r3, #32512
 1241              		.loc 1 897 79
 1242 0666 7B68     		ldr	r3, [r7, #4]
 1243 0668 5B6B     		ldr	r3, [r3, #52]
 1244              		.loc 1 897 85
 1245 066a 1B02     		lsls	r3, r3, #8
 896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_P
 1246              		.loc 1 896 118
 1247 066c 9A42     		cmp	r2, r3
 1248 066e 1BD1     		bne	.L79
 898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_SUPPORT)
 899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
 900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_
 1249              		.loc 1 900 11
 1250 0670 7B69     		ldr	r3, [r7, #20]
 1251 0672 03F07842 		and	r2, r3, #-134217728
 1252              		.loc 1 900 79
 1253 0676 7B68     		ldr	r3, [r7, #4]
 1254 0678 9B6B     		ldr	r3, [r3, #56]
 1255              		.loc 1 900 85
 1256 067a DB06     		lsls	r3, r3, #27
 897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_
 1257              		.loc 1 897 111
 1258 067c 9A42     		cmp	r2, r3
 1259 067e 13D1     		bne	.L79
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DI
 903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U
 1260              		.loc 1 905 11
 1261 0680 7B69     		ldr	r3, [r7, #20]
 1262 0682 03F4C002 		and	r2, r3, #6291456
 1263              		.loc 1 905 82
 1264 0686 7B68     		ldr	r3, [r7, #4]
 1265 0688 DB6B     		ldr	r3, [r3, #60]
 1266              		.loc 1 905 89
 1267 068a 5B08     		lsrs	r3, r3, #1
 1268              		.loc 1 905 96
 1269 068c 013B     		subs	r3, r3, #1
 1270              		.loc 1 905 102
 1271 068e 5B05     		lsls	r3, r3, #21
 900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 1272              		.loc 1 900 114
 1273 0690 9A42     		cmp	r2, r3
 1274 0692 09D1     		bne	.L79
 906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U
 1275              		.loc 1 906 11
 1276 0694 7B69     		ldr	r3, [r7, #20]
 1277 0696 03F0C062 		and	r2, r3, #100663296
 1278              		.loc 1 906 82
 1279 069a 7B68     		ldr	r3, [r7, #4]
 1280 069c 1B6C     		ldr	r3, [r3, #64]
 1281              		.loc 1 906 89
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 40


 1282 069e 5B08     		lsrs	r3, r3, #1
 1283              		.loc 1 906 96
 1284 06a0 013B     		subs	r3, r3, #1
 1285              		.loc 1 906 102
 1286 06a2 5B06     		lsls	r3, r3, #25
 905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U
 1287              		.loc 1 905 128
 1288 06a4 9A42     		cmp	r2, r3
 1289 06a6 67D0     		beq	.L80
 1290              	.L79:
 907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Check if the PLL is used as system clock or not */
 909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(sysclk_source != RCC_CFGR_SWS_PLL)
 1291              		.loc 1 909 11
 1292 06a8 BB69     		ldr	r3, [r7, #24]
 1293 06aa 0C2B     		cmp	r3, #12
 1294 06ac 62D0     		beq	.L81
 910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
 912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Check if main PLL can be updated */
 913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Not possible if the source is shared by other enabled PLLSAIx */
 914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 1295              		.loc 1 914 15
 1296 06ae 5A4B     		ldr	r3, .L100
 1297 06b0 1B68     		ldr	r3, [r3]
 1298 06b2 03F08063 		and	r3, r3, #67108864
 1299              		.loc 1 914 13
 1300 06b6 002B     		cmp	r3, #0
 1301 06b8 01D0     		beq	.L82
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             )
 919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_ERROR;
 1302              		.loc 1 920 20
 1303 06ba 0123     		movs	r3, #1
 1304 06bc A8E0     		b	.L14
 1305              	.L82:
 921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           else
 923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
 924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Disable the main PLL. */
 926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             __HAL_RCC_PLL_DISABLE();
 1306              		.loc 1 926 13
 1307 06be 564B     		ldr	r3, .L100
 1308 06c0 1B68     		ldr	r3, [r3]
 1309 06c2 554A     		ldr	r2, .L100
 1310 06c4 23F08073 		bic	r3, r3, #16777216
 1311 06c8 1360     		str	r3, [r2]
 927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Get Start Tick*/
 929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             tickstart = HAL_GetTick();
 1312              		.loc 1 929 25
 1313 06ca FFF7FEFF 		bl	HAL_GetTick
 1314 06ce 3861     		str	r0, [r7, #16]
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 41


 930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Wait till PLL is ready */
 932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 1315              		.loc 1 932 18
 1316 06d0 08E0     		b	.L83
 1317              	.L84:
 933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1318              		.loc 1 934 19
 1319 06d2 FFF7FEFF 		bl	HAL_GetTick
 1320 06d6 0246     		mov	r2, r0
 1321              		.loc 1 934 33
 1322 06d8 3B69     		ldr	r3, [r7, #16]
 1323 06da D31A     		subs	r3, r2, r3
 1324              		.loc 1 934 17
 1325 06dc 022B     		cmp	r3, #2
 1326 06de 01D9     		bls	.L83
 935:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               {
 936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 return HAL_TIMEOUT;
 1327              		.loc 1 936 24
 1328 06e0 0323     		movs	r3, #3
 1329 06e2 95E0     		b	.L14
 1330              	.L83:
 932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 1331              		.loc 1 932 19
 1332 06e4 4C4B     		ldr	r3, .L100
 1333 06e6 1B68     		ldr	r3, [r3]
 1334 06e8 03F00073 		and	r3, r3, #33554432
 932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 1335              		.loc 1 932 18
 1336 06ec 002B     		cmp	r3, #0
 1337 06ee F0D1     		bne	.L84
 937:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               }
 938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             }
 939:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Configure the main PLL clock source, multiplication and division factors. */
 941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_SUPPORT)
 942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 1338              		.loc 1 942 13
 1339 06f0 494B     		ldr	r3, .L100
 1340 06f2 DA68     		ldr	r2, [r3, #12]
 1341 06f4 494B     		ldr	r3, .L100+4
 1342 06f6 1340     		ands	r3, r3, r2
 1343 06f8 7A68     		ldr	r2, [r7, #4]
 1344 06fa D16A     		ldr	r1, [r2, #44]
 1345 06fc 7A68     		ldr	r2, [r7, #4]
 1346 06fe 126B     		ldr	r2, [r2, #48]
 1347 0700 013A     		subs	r2, r2, #1
 1348 0702 1201     		lsls	r2, r2, #4
 1349 0704 1143     		orrs	r1, r1, r2
 1350 0706 7A68     		ldr	r2, [r7, #4]
 1351 0708 526B     		ldr	r2, [r2, #52]
 1352 070a 1202     		lsls	r2, r2, #8
 1353 070c 1143     		orrs	r1, r1, r2
 1354 070e 7A68     		ldr	r2, [r7, #4]
 1355 0710 D26B     		ldr	r2, [r2, #60]
 1356 0712 5208     		lsrs	r2, r2, #1
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 42


 1357 0714 013A     		subs	r2, r2, #1
 1358 0716 5205     		lsls	r2, r2, #21
 1359 0718 1143     		orrs	r1, r1, r2
 1360 071a 7A68     		ldr	r2, [r7, #4]
 1361 071c 126C     		ldr	r2, [r2, #64]
 1362 071e 5208     		lsrs	r2, r2, #1
 1363 0720 013A     		subs	r2, r2, #1
 1364 0722 5206     		lsls	r2, r2, #25
 1365 0724 1143     		orrs	r1, r1, r2
 1366 0726 7A68     		ldr	r2, [r7, #4]
 1367 0728 926B     		ldr	r2, [r2, #56]
 1368 072a D206     		lsls	r2, r2, #27
 1369 072c 0A43     		orrs	r2, r2, r1
 1370 072e 3A49     		ldr	r1, .L100
 1371 0730 1343     		orrs	r3, r3, r2
 1372 0732 CB60     		str	r3, [r1, #12]
 943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM,
 944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLN,
 945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLP,
 946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLQ,
 947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLR);
 948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM,
 951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLN,
 952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLQ,
 953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLR);
 954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 955:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Enable the main PLL. */
 957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             __HAL_RCC_PLL_ENABLE();
 1373              		.loc 1 957 13
 1374 0734 384B     		ldr	r3, .L100
 1375 0736 1B68     		ldr	r3, [r3]
 1376 0738 374A     		ldr	r2, .L100
 1377 073a 43F08073 		orr	r3, r3, #16777216
 1378 073e 1360     		str	r3, [r2]
 958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Enable PLL System Clock output. */
 960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 1379              		.loc 1 960 13
 1380 0740 354B     		ldr	r3, .L100
 1381 0742 DB68     		ldr	r3, [r3, #12]
 1382 0744 344A     		ldr	r2, .L100
 1383 0746 43F08073 		orr	r3, r3, #16777216
 1384 074a D360     		str	r3, [r2, #12]
 961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Get Start Tick*/
 963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             tickstart = HAL_GetTick();
 1385              		.loc 1 963 25
 1386 074c FFF7FEFF 		bl	HAL_GetTick
 1387 0750 3861     		str	r0, [r7, #16]
 964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 965:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Wait till PLL is ready */
 966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 1388              		.loc 1 966 18
 1389 0752 08E0     		b	.L85
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 43


 1390              	.L86:
 967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1391              		.loc 1 968 19
 1392 0754 FFF7FEFF 		bl	HAL_GetTick
 1393 0758 0246     		mov	r2, r0
 1394              		.loc 1 968 33
 1395 075a 3B69     		ldr	r3, [r7, #16]
 1396 075c D31A     		subs	r3, r2, r3
 1397              		.loc 1 968 17
 1398 075e 022B     		cmp	r3, #2
 1399 0760 01D9     		bls	.L85
 969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               {
 970:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 return HAL_TIMEOUT;
 1400              		.loc 1 970 24
 1401 0762 0323     		movs	r3, #3
 1402 0764 54E0     		b	.L14
 1403              	.L85:
 966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 1404              		.loc 1 966 19
 1405 0766 2C4B     		ldr	r3, .L100
 1406 0768 1B68     		ldr	r3, [r3]
 1407 076a 03F00073 		and	r3, r3, #33554432
 966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 1408              		.loc 1 966 18
 1409 076e 002B     		cmp	r3, #0
 1410 0770 F0D0     		beq	.L86
 909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1411              		.loc 1 909 11
 1412 0772 4CE0     		b	.L77
 1413              	.L81:
 971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               }
 972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             }
 973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         else
 976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* PLL is already used as System core clock */
 978:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
 1414              		.loc 1 978 18
 1415 0774 0123     		movs	r3, #1
 1416 0776 4BE0     		b	.L14
 1417              	.L80:
 979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 980:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* PLL configuration is unchanged */
 984:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Re-enable PLL if it was disabled (ie. low power mode) */
 985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 1418              		.loc 1 985 12
 1419 0778 274B     		ldr	r3, .L100
 1420 077a 1B68     		ldr	r3, [r3]
 1421 077c 03F00073 		and	r3, r3, #33554432
 1422              		.loc 1 985 11
 1423 0780 002B     		cmp	r3, #0
 1424 0782 44D1     		bne	.L77
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 44


 986:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 987:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Enable the main PLL. */
 988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_PLL_ENABLE();
 1425              		.loc 1 988 11
 1426 0784 244B     		ldr	r3, .L100
 1427 0786 1B68     		ldr	r3, [r3]
 1428 0788 234A     		ldr	r2, .L100
 1429 078a 43F08073 		orr	r3, r3, #16777216
 1430 078e 1360     		str	r3, [r2]
 989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Enable PLL System Clock output. */
 991:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 1431              		.loc 1 991 11
 1432 0790 214B     		ldr	r3, .L100
 1433 0792 DB68     		ldr	r3, [r3, #12]
 1434 0794 204A     		ldr	r2, .L100
 1435 0796 43F08073 		orr	r3, r3, #16777216
 1436 079a D360     		str	r3, [r2, #12]
 992:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Get Start Tick*/
 994:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           tickstart = HAL_GetTick();
 1437              		.loc 1 994 23
 1438 079c FFF7FEFF 		bl	HAL_GetTick
 1439 07a0 3861     		str	r0, [r7, #16]
 995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 996:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Wait till PLL is ready */
 997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 1440              		.loc 1 997 16
 1441 07a2 08E0     		b	.L89
 1442              	.L90:
 998:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1443              		.loc 1 999 17
 1444 07a4 FFF7FEFF 		bl	HAL_GetTick
 1445 07a8 0246     		mov	r2, r0
 1446              		.loc 1 999 31
 1447 07aa 3B69     		ldr	r3, [r7, #16]
 1448 07ac D31A     		subs	r3, r2, r3
 1449              		.loc 1 999 15
 1450 07ae 022B     		cmp	r3, #2
 1451 07b0 01D9     		bls	.L89
1000:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
1001:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               return HAL_TIMEOUT;
 1452              		.loc 1 1001 22
 1453 07b2 0323     		movs	r3, #3
 1454 07b4 2CE0     		b	.L14
 1455              	.L89:
 997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 1456              		.loc 1 997 17
 1457 07b6 184B     		ldr	r3, .L100
 1458 07b8 1B68     		ldr	r3, [r3]
 1459 07ba 03F00073 		and	r3, r3, #33554432
 997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 1460              		.loc 1 997 16
 1461 07be 002B     		cmp	r3, #0
 1462 07c0 F0D0     		beq	.L90
 1463 07c2 24E0     		b	.L77
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 45


 1464              	.L78:
1002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             }
1003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
1004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1006:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1007:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1009:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check that PLL is not used as system clock or not */
1010:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(sysclk_source != RCC_CFGR_SWS_PLL)
 1465              		.loc 1 1010 9
 1466 07c4 BB69     		ldr	r3, [r7, #24]
 1467 07c6 0C2B     		cmp	r3, #12
 1468 07c8 1FD0     		beq	.L91
1011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1012:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Disable the main PLL. */
1013:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1469              		.loc 1 1013 9
 1470 07ca 134B     		ldr	r3, .L100
 1471 07cc 1B68     		ldr	r3, [r3]
 1472 07ce 124A     		ldr	r2, .L100
 1473 07d0 23F08073 		bic	r3, r3, #16777216
 1474 07d4 1360     		str	r3, [r2]
1014:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
1016:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1475              		.loc 1 1016 21
 1476 07d6 FFF7FEFF 		bl	HAL_GetTick
 1477 07da 3861     		str	r0, [r7, #16]
1017:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1018:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till PLL is disabled */
1019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 1478              		.loc 1 1019 14
 1479 07dc 08E0     		b	.L92
 1480              	.L93:
1020:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1481              		.loc 1 1021 15
 1482 07de FFF7FEFF 		bl	HAL_GetTick
 1483 07e2 0246     		mov	r2, r0
 1484              		.loc 1 1021 29
 1485 07e4 3B69     		ldr	r3, [r7, #16]
 1486 07e6 D31A     		subs	r3, r2, r3
 1487              		.loc 1 1021 13
 1488 07e8 022B     		cmp	r3, #2
 1489 07ea 01D9     		bls	.L92
1022:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
1023:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1490              		.loc 1 1023 20
 1491 07ec 0323     		movs	r3, #3
 1492 07ee 0FE0     		b	.L14
 1493              	.L92:
1019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1494              		.loc 1 1019 15
 1495 07f0 094B     		ldr	r3, .L100
 1496 07f2 1B68     		ldr	r3, [r3]
 1497 07f4 03F00073 		and	r3, r3, #33554432
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 46


1019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1498              		.loc 1 1019 14
 1499 07f8 002B     		cmp	r3, #0
 1500 07fa F0D1     		bne	.L93
1024:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
1025:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1026:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Unselect main PLL clock source and disable main PLL outputs to save power */
1027:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
1028:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
1029:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #elif defined(RCC_PLLSAI1_SUPPORT)
1030:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 1501              		.loc 1 1030 22
 1502 07fc 064B     		ldr	r3, .L100
 1503 07fe DA68     		ldr	r2, [r3, #12]
 1504 0800 0549     		ldr	r1, .L100
 1505 0802 074B     		ldr	r3, .L100+8
 1506 0804 1340     		ands	r3, r3, r2
 1507 0806 CB60     		str	r3, [r1, #12]
 1508 0808 01E0     		b	.L77
 1509              	.L91:
1031:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1032:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
1033:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI2_SUPPORT */
1034:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1035:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
1036:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1037:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* PLL is already used as System core clock */
1038:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 1510              		.loc 1 1038 16
 1511 080a 0123     		movs	r3, #1
 1512 080c 00E0     		b	.L14
 1513              	.L77:
1039:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1040:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1041:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1042:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return HAL_OK;
 1514              		.loc 1 1042 10
 1515 080e 0023     		movs	r3, #0
 1516              	.L14:
1043:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 1517              		.loc 1 1043 1
 1518 0810 1846     		mov	r0, r3
 1519 0812 2037     		adds	r7, r7, #32
 1520              	.LCFI8:
 1521              		.cfi_def_cfa_offset 8
 1522 0814 BD46     		mov	sp, r7
 1523              	.LCFI9:
 1524              		.cfi_def_cfa_register 13
 1525              		@ sp needed
 1526 0816 80BD     		pop	{r7, pc}
 1527              	.L101:
 1528              		.align	2
 1529              	.L100:
 1530 0818 00100240 		.word	1073876992
 1531 081c 8C809D01 		.word	27099276
 1532 0820 FCFFEEFE 		.word	-17891332
 1533              		.cfi_endproc
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 47


 1534              	.LFE293:
 1536              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1537              		.align	1
 1538              		.global	HAL_RCC_ClockConfig
 1539              		.syntax unified
 1540              		.thumb
 1541              		.thumb_func
 1542              		.fpu fpv4-sp-d16
 1544              	HAL_RCC_ClockConfig:
 1545              	.LFB294:
1044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1045:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1046:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Initialize the CPU, AHB and APB busses clocks according to the specified
1047:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
1048:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct  pointer to an RCC_OscInitTypeDef structure that
1049:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
1050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  FLatency  FLASH Latency
1051:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1052:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_0   FLASH 0 Latency cycle
1053:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_1   FLASH 1 Latency cycle
1054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_2   FLASH 2 Latency cycles
1055:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_3   FLASH 3 Latency cycles
1056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_4   FLASH 4 Latency cycles
1057:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @if STM32L4S9xx
1058:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_5   FLASH 5 Latency cycles
1059:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_6   FLASH 6 Latency cycles
1060:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_7   FLASH 7 Latency cycles
1061:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_8   FLASH 8 Latency cycles
1062:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_9   FLASH 9 Latency cycles
1063:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_10  FLASH 10 Latency cycles
1064:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_11  FLASH 11 Latency cycles
1065:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_12  FLASH 12 Latency cycles
1066:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_13  FLASH 13 Latency cycles
1067:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_14  FLASH 14 Latency cycles
1068:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_15  FLASH 15 Latency cycles
1069:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @endif
1070:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1071:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
1072:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
1073:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1074:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The MSI is used by default as system clock source after
1075:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         startup from Reset, wake-up from STANDBY mode. After restart from Reset,
1076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         the MSI frequency is set to its default value 4 MHz.
1077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1078:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The HSI can be selected as system clock source after
1079:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         from STOP modes or in case of failure of the HSE used directly or indirectly
1080:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         as system clock (if the Clock Security System CSS is enabled).
1081:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1082:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
1083:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
1084:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
1085:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         occur when the clock source is ready.
1086:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1087:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   You can use HAL_RCC_GetClockConfig() function to know which clock is
1088:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         currently used as system clock source.
1089:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1090:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 48


1091:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
1092:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
1093:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1094:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1095:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
1096:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 1546              		.loc 1 1096 1
 1547              		.cfi_startproc
 1548              		@ args = 0, pretend = 0, frame = 16
 1549              		@ frame_needed = 1, uses_anonymous_args = 0
 1550 0000 80B5     		push	{r7, lr}
 1551              	.LCFI10:
 1552              		.cfi_def_cfa_offset 8
 1553              		.cfi_offset 7, -8
 1554              		.cfi_offset 14, -4
 1555 0002 84B0     		sub	sp, sp, #16
 1556              	.LCFI11:
 1557              		.cfi_def_cfa_offset 24
 1558 0004 00AF     		add	r7, sp, #0
 1559              	.LCFI12:
 1560              		.cfi_def_cfa_register 7
 1561 0006 7860     		str	r0, [r7, #4]
 1562 0008 3960     		str	r1, [r7]
1097:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t tickstart;
1098:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
1099:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t hpre = RCC_SYSCLK_DIV1;
1101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   HAL_StatusTypeDef status;
1103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check Null pointer */
1105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 1563              		.loc 1 1105 5
 1564 000a 7B68     		ldr	r3, [r7, #4]
 1565 000c 002B     		cmp	r3, #0
 1566 000e 01D1     		bne	.L103
1106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     return HAL_ERROR;
 1567              		.loc 1 1107 12
 1568 0010 0123     		movs	r3, #1
 1569 0012 E7E0     		b	.L104
 1570              	.L103:
1108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
1111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
1112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
1113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
1115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     must be correctly programmed according to the frequency of the CPU clock
1116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     (HCLK) and the supply voltage of the device. */
1117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
1119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 1571              		.loc 1 1119 17
 1572 0014 754B     		ldr	r3, .L118
 1573 0016 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 49


 1574 0018 03F00703 		and	r3, r3, #7
 1575              		.loc 1 1119 5
 1576 001c 3A68     		ldr	r2, [r7]
 1577 001e 9A42     		cmp	r2, r3
 1578 0020 10D9     		bls	.L105
1120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
1122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 1579              		.loc 1 1122 5
 1580 0022 724B     		ldr	r3, .L118
 1581 0024 1B68     		ldr	r3, [r3]
 1582 0026 23F00702 		bic	r2, r3, #7
 1583 002a 7049     		ldr	r1, .L118
 1584 002c 3B68     		ldr	r3, [r7]
 1585 002e 1343     		orrs	r3, r3, r2
 1586 0030 0B60     		str	r3, [r1]
1123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
1125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
1126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 1587              		.loc 1 1126 8
 1588 0032 6E4B     		ldr	r3, .L118
 1589 0034 1B68     		ldr	r3, [r3]
 1590 0036 03F00703 		and	r3, r3, #7
 1591              		.loc 1 1126 7
 1592 003a 3A68     		ldr	r2, [r7]
 1593 003c 9A42     		cmp	r2, r3
 1594 003e 01D0     		beq	.L105
1127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_ERROR;
 1595              		.loc 1 1128 14
 1596 0040 0123     		movs	r3, #1
 1597 0042 CFE0     		b	.L104
 1598              	.L105:
1129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
1133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is 
1134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 1599              		.loc 1 1134 25
 1600 0044 7B68     		ldr	r3, [r7, #4]
 1601 0046 1B68     		ldr	r3, [r3]
 1602              		.loc 1 1134 38
 1603 0048 03F00203 		and	r3, r3, #2
 1604              		.loc 1 1134 5
 1605 004c 002B     		cmp	r3, #0
 1606 004e 10D0     		beq	.L106
1135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
1137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 1607              		.loc 1 1138 25
 1608 0050 7B68     		ldr	r3, [r7, #4]
 1609 0052 9A68     		ldr	r2, [r3, #8]
 1610              		.loc 1 1138 43
 1611 0054 664B     		ldr	r3, .L118+4
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 50


 1612 0056 9B68     		ldr	r3, [r3, #8]
 1613 0058 03F0F003 		and	r3, r3, #240
 1614              		.loc 1 1138 7
 1615 005c 9A42     		cmp	r2, r3
 1616 005e 08D9     		bls	.L106
1139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1617              		.loc 1 1140 7
 1618 0060 634B     		ldr	r3, .L118+4
 1619 0062 9B68     		ldr	r3, [r3, #8]
 1620 0064 23F0F002 		bic	r2, r3, #240
 1621 0068 7B68     		ldr	r3, [r7, #4]
 1622 006a 9B68     		ldr	r3, [r3, #8]
 1623 006c 6049     		ldr	r1, .L118+4
 1624 006e 1343     		orrs	r3, r3, r2
 1625 0070 8B60     		str	r3, [r1, #8]
 1626              	.L106:
1141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
1145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 1627              		.loc 1 1145 25
 1628 0072 7B68     		ldr	r3, [r7, #4]
 1629 0074 1B68     		ldr	r3, [r3]
 1630              		.loc 1 1145 38
 1631 0076 03F00103 		and	r3, r3, #1
 1632              		.loc 1 1145 5
 1633 007a 002B     		cmp	r3, #0
 1634 007c 4CD0     		beq	.L107
1146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
1148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
1150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 1635              		.loc 1 1150 25
 1636 007e 7B68     		ldr	r3, [r7, #4]
 1637 0080 5B68     		ldr	r3, [r3, #4]
 1638              		.loc 1 1150 7
 1639 0082 032B     		cmp	r3, #3
 1640 0084 07D1     		bne	.L108
1151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the PLL ready flag */
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 1641              		.loc 1 1153 10
 1642 0086 5A4B     		ldr	r3, .L118+4
 1643 0088 1B68     		ldr	r3, [r3]
 1644 008a 03F00073 		and	r3, r3, #33554432
 1645              		.loc 1 1153 9
 1646 008e 002B     		cmp	r3, #0
 1647 0090 21D1     		bne	.L109
1154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 1648              		.loc 1 1155 16
 1649 0092 0123     		movs	r3, #1
 1650 0094 A6E0     		b	.L104
 1651              	.L108:
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 51


1156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
1158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
1160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Compute target PLL output frequency */
1161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
1162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before
1164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
1165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
1167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           hpre = RCC_SYSCLK_DIV2;
1168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* HSE is selected as System Clock Source */
1175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 1652              		.loc 1 1175 27
 1653 0096 7B68     		ldr	r3, [r7, #4]
 1654 0098 5B68     		ldr	r3, [r3, #4]
 1655              		.loc 1 1175 9
 1656 009a 022B     		cmp	r3, #2
 1657 009c 07D1     		bne	.L110
1176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Check the HSE ready flag */
1178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 1658              		.loc 1 1178 12
 1659 009e 544B     		ldr	r3, .L118+4
 1660 00a0 1B68     		ldr	r3, [r3]
 1661 00a2 03F40033 		and	r3, r3, #131072
 1662              		.loc 1 1178 11
 1663 00a6 002B     		cmp	r3, #0
 1664 00a8 15D1     		bne	.L109
1179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
 1665              		.loc 1 1180 18
 1666 00aa 0123     		movs	r3, #1
 1667 00ac 9AE0     		b	.L104
 1668              	.L110:
1181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI is selected as System Clock Source */
1184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 1669              		.loc 1 1184 32
 1670 00ae 7B68     		ldr	r3, [r7, #4]
 1671 00b0 5B68     		ldr	r3, [r3, #4]
 1672              		.loc 1 1184 14
 1673 00b2 002B     		cmp	r3, #0
 1674 00b4 07D1     		bne	.L111
1185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Check the MSI ready flag */
1187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 1675              		.loc 1 1187 12
 1676 00b6 4E4B     		ldr	r3, .L118+4
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 52


 1677 00b8 1B68     		ldr	r3, [r3]
 1678 00ba 03F00203 		and	r3, r3, #2
 1679              		.loc 1 1187 11
 1680 00be 002B     		cmp	r3, #0
 1681 00c0 09D1     		bne	.L109
1188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
 1682              		.loc 1 1189 18
 1683 00c2 0123     		movs	r3, #1
 1684 00c4 8EE0     		b	.L104
 1685              	.L111:
1190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* HSI is selected as System Clock Source */
1193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
1194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Check the HSI ready flag */
1196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 1686              		.loc 1 1196 12
 1687 00c6 4A4B     		ldr	r3, .L118+4
 1688 00c8 1B68     		ldr	r3, [r3]
 1689 00ca 03F48063 		and	r3, r3, #1024
 1690              		.loc 1 1196 11
 1691 00ce 002B     		cmp	r3, #0
 1692 00d0 01D1     		bne	.L109
1197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
 1693              		.loc 1 1198 18
 1694 00d2 0123     		movs	r3, #1
 1695 00d4 86E0     		b	.L104
 1696              	.L109:
1199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
1202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz *
1204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(HAL_RCC_GetSysClockFreq() > 80000000U)
1205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before
1207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
1208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
1210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           hpre = RCC_SYSCLK_DIV2;
1211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 1697              		.loc 1 1217 5
 1698 00d6 464B     		ldr	r3, .L118+4
 1699 00d8 9B68     		ldr	r3, [r3, #8]
 1700 00da 23F00302 		bic	r2, r3, #3
 1701 00de 7B68     		ldr	r3, [r7, #4]
 1702 00e0 5B68     		ldr	r3, [r3, #4]
 1703 00e2 4349     		ldr	r1, .L118+4
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 53


 1704 00e4 1343     		orrs	r3, r3, r2
 1705 00e6 8B60     		str	r3, [r1, #8]
1218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Get Start Tick*/
1220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 1706              		.loc 1 1220 17
 1707 00e8 FFF7FEFF 		bl	HAL_GetTick
 1708 00ec F860     		str	r0, [r7, #12]
1221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 1709              		.loc 1 1222 10
 1710 00ee 0AE0     		b	.L112
 1711              	.L113:
1223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 1712              		.loc 1 1224 11
 1713 00f0 FFF7FEFF 		bl	HAL_GetTick
 1714 00f4 0246     		mov	r2, r0
 1715              		.loc 1 1224 25
 1716 00f6 FB68     		ldr	r3, [r7, #12]
 1717 00f8 D31A     		subs	r3, r2, r3
 1718              		.loc 1 1224 9
 1719 00fa 41F28832 		movw	r2, #5000
 1720 00fe 9342     		cmp	r3, r2
 1721 0100 01D9     		bls	.L112
1225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_TIMEOUT;
 1722              		.loc 1 1226 16
 1723 0102 0323     		movs	r3, #3
 1724 0104 6EE0     		b	.L104
 1725              	.L112:
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1726              		.loc 1 1222 11
 1727 0106 3A4B     		ldr	r3, .L118+4
 1728 0108 9B68     		ldr	r3, [r3, #8]
 1729 010a 03F00C02 		and	r2, r3, #12
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1730              		.loc 1 1222 62
 1731 010e 7B68     		ldr	r3, [r7, #4]
 1732 0110 5B68     		ldr	r3, [r3, #4]
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1733              		.loc 1 1222 77
 1734 0112 9B00     		lsls	r3, r3, #2
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1735              		.loc 1 1222 10
 1736 0114 9A42     		cmp	r2, r3
 1737 0116 EBD1     		bne	.L113
 1738              	.L107:
1227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
1232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
1234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(hpre == RCC_SYSCLK_DIV2)
1235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 54


1236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
1237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*----------------- HCLK Configuration after SYSCLK-------------------------*/
1241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is s
1242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 1739              		.loc 1 1242 25
 1740 0118 7B68     		ldr	r3, [r7, #4]
 1741 011a 1B68     		ldr	r3, [r3]
 1742              		.loc 1 1242 38
 1743 011c 03F00203 		and	r3, r3, #2
 1744              		.loc 1 1242 5
 1745 0120 002B     		cmp	r3, #0
 1746 0122 10D0     		beq	.L114
1243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 1747              		.loc 1 1244 25
 1748 0124 7B68     		ldr	r3, [r7, #4]
 1749 0126 9A68     		ldr	r2, [r3, #8]
 1750              		.loc 1 1244 43
 1751 0128 314B     		ldr	r3, .L118+4
 1752 012a 9B68     		ldr	r3, [r3, #8]
 1753 012c 03F0F003 		and	r3, r3, #240
 1754              		.loc 1 1244 7
 1755 0130 9A42     		cmp	r2, r3
 1756 0132 08D2     		bcs	.L114
1245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1757              		.loc 1 1246 7
 1758 0134 2E4B     		ldr	r3, .L118+4
 1759 0136 9B68     		ldr	r3, [r3, #8]
 1760 0138 23F0F002 		bic	r2, r3, #240
 1761 013c 7B68     		ldr	r3, [r7, #4]
 1762 013e 9B68     		ldr	r3, [r3, #8]
 1763 0140 2B49     		ldr	r1, .L118+4
 1764 0142 1343     		orrs	r3, r3, r2
 1765 0144 8B60     		str	r3, [r1, #8]
 1766              	.L114:
1247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
1251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 1767              		.loc 1 1251 17
 1768 0146 294B     		ldr	r3, .L118
 1769 0148 1B68     		ldr	r3, [r3]
 1770 014a 03F00703 		and	r3, r3, #7
 1771              		.loc 1 1251 5
 1772 014e 3A68     		ldr	r2, [r7]
 1773 0150 9A42     		cmp	r2, r3
 1774 0152 10D2     		bcs	.L115
1252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
1254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 1775              		.loc 1 1254 5
 1776 0154 254B     		ldr	r3, .L118
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 55


 1777 0156 1B68     		ldr	r3, [r3]
 1778 0158 23F00702 		bic	r2, r3, #7
 1779 015c 2349     		ldr	r1, .L118
 1780 015e 3B68     		ldr	r3, [r7]
 1781 0160 1343     		orrs	r3, r3, r2
 1782 0162 0B60     		str	r3, [r1]
1255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
1257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
1258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 1783              		.loc 1 1258 8
 1784 0164 214B     		ldr	r3, .L118
 1785 0166 1B68     		ldr	r3, [r3]
 1786 0168 03F00703 		and	r3, r3, #7
 1787              		.loc 1 1258 7
 1788 016c 3A68     		ldr	r2, [r7]
 1789 016e 9A42     		cmp	r2, r3
 1790 0170 01D0     		beq	.L115
1259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_ERROR;
 1791              		.loc 1 1260 14
 1792 0172 0123     		movs	r3, #1
 1793 0174 36E0     		b	.L104
 1794              	.L115:
1261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
1265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 1795              		.loc 1 1265 25
 1796 0176 7B68     		ldr	r3, [r7, #4]
 1797 0178 1B68     		ldr	r3, [r3]
 1798              		.loc 1 1265 38
 1799 017a 03F00403 		and	r3, r3, #4
 1800              		.loc 1 1265 5
 1801 017e 002B     		cmp	r3, #0
 1802 0180 08D0     		beq	.L116
1266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
1268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1803              		.loc 1 1268 5
 1804 0182 1B4B     		ldr	r3, .L118+4
 1805 0184 9B68     		ldr	r3, [r3, #8]
 1806 0186 23F4E062 		bic	r2, r3, #1792
 1807 018a 7B68     		ldr	r3, [r7, #4]
 1808 018c DB68     		ldr	r3, [r3, #12]
 1809 018e 1849     		ldr	r1, .L118+4
 1810 0190 1343     		orrs	r3, r3, r2
 1811 0192 8B60     		str	r3, [r1, #8]
 1812              	.L116:
1269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
1272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 1813              		.loc 1 1272 25
 1814 0194 7B68     		ldr	r3, [r7, #4]
 1815 0196 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 56


 1816              		.loc 1 1272 38
 1817 0198 03F00803 		and	r3, r3, #8
 1818              		.loc 1 1272 5
 1819 019c 002B     		cmp	r3, #0
 1820 019e 09D0     		beq	.L117
1273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
1275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1821              		.loc 1 1275 5
 1822 01a0 134B     		ldr	r3, .L118+4
 1823 01a2 9B68     		ldr	r3, [r3, #8]
 1824 01a4 23F46052 		bic	r2, r3, #14336
 1825 01a8 7B68     		ldr	r3, [r7, #4]
 1826 01aa 1B69     		ldr	r3, [r3, #16]
 1827 01ac DB00     		lsls	r3, r3, #3
 1828 01ae 1049     		ldr	r1, .L118+4
 1829 01b0 1343     		orrs	r3, r3, r2
 1830 01b2 8B60     		str	r3, [r1, #8]
 1831              	.L117:
1276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
1279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) 
 1832              		.loc 1 1279 21
 1833 01b4 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1834 01b8 0246     		mov	r2, r0
 1835              		.loc 1 1279 65
 1836 01ba 0D4B     		ldr	r3, .L118+4
 1837 01bc 9B68     		ldr	r3, [r3, #8]
 1838              		.loc 1 1279 100
 1839 01be 1B09     		lsrs	r3, r3, #4
 1840 01c0 03F00F03 		and	r3, r3, #15
 1841              		.loc 1 1279 64
 1842 01c4 0B49     		ldr	r1, .L118+8
 1843 01c6 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 1844              		.loc 1 1279 122
 1845 01c8 03F01F03 		and	r3, r3, #31
 1846              		.loc 1 1279 47
 1847 01cc 22FA03F3 		lsr	r3, r2, r3
 1848              		.loc 1 1279 19
 1849 01d0 094A     		ldr	r2, .L118+12
 1850 01d2 1360     		str	r3, [r2]
1280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
1282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   status = HAL_InitTick(uwTickPrio);
 1851              		.loc 1 1282 12
 1852 01d4 094B     		ldr	r3, .L118+16
 1853 01d6 1B68     		ldr	r3, [r3]
 1854 01d8 1846     		mov	r0, r3
 1855 01da FFF7FEFF 		bl	HAL_InitTick
 1856 01de 0346     		mov	r3, r0
 1857 01e0 FB72     		strb	r3, [r7, #11]
1283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return status;
 1858              		.loc 1 1284 10
 1859 01e2 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1860              	.L104:
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 57


1285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 1861              		.loc 1 1285 1
 1862 01e4 1846     		mov	r0, r3
 1863 01e6 1037     		adds	r7, r7, #16
 1864              	.LCFI13:
 1865              		.cfi_def_cfa_offset 8
 1866 01e8 BD46     		mov	sp, r7
 1867              	.LCFI14:
 1868              		.cfi_def_cfa_register 13
 1869              		@ sp needed
 1870 01ea 80BD     		pop	{r7, pc}
 1871              	.L119:
 1872              		.align	2
 1873              	.L118:
 1874 01ec 00200240 		.word	1073881088
 1875 01f0 00100240 		.word	1073876992
 1876 01f4 00000000 		.word	AHBPrescTable
 1877 01f8 00000000 		.word	SystemCoreClock
 1878 01fc 00000000 		.word	uwTickPrio
 1879              		.cfi_endproc
 1880              	.LFE294:
 1882              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 1883              		.align	1
 1884              		.global	HAL_RCC_MCOConfig
 1885              		.syntax unified
 1886              		.thumb
 1887              		.thumb_func
 1888              		.fpu fpv4-sp-d16
 1890              	HAL_RCC_MCOConfig:
 1891              	.LFB295:
1286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
1289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
1292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  *  @brief   RCC clocks control functions
1293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  *
1294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** @verbatim
1295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  ===============================================================================
1296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
1297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  ===============================================================================
1298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..]
1299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     This subsection provides a set of functions allowing to:
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     (+) Output clock to MCO pin.
1302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     (+) Retrieve current clock frequencies.
1303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     (+) Enable the Clock Security System.
1304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** @endverbatim
1306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
1307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Select the clock source to output on MCO pin(PA8).
1311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
1312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_MCOx  specifies the output direction for the clock source.
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 58


1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          For STM32L4xx family this parameter can have only one value:
1314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1  Clock source to output on MCO1 pin(PA8).
1315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_MCOSource  specifies the clock source to output.
1316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK  MCO output disabled, no clock on MCO
1318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK  system  clock selected as MCO source
1319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_MSI  MSI clock selected as MCO source
1320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI  HSI clock selected as MCO source
1321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE  HSE clock selected as MCO sourcee
1322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK  main PLL clock selected as MCO source
1323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI  LSI clock selected as MCO source
1324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE  LSE clock selected as MCO source
1325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @if STM32L443xx
1326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI48  HSI48 clock selected as MCO source for devices with 
1327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @endif
1328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_MCODiv  specifies the MCO prescaler.
1329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1  no division applied to MCO clock
1331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2  division by 2 applied to MCO clock
1332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4  division by 4 applied to MCO clock
1333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
1334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
1335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
1338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 1892              		.loc 1 1338 1
 1893              		.cfi_startproc
 1894              		@ args = 0, pretend = 0, frame = 40
 1895              		@ frame_needed = 1, uses_anonymous_args = 0
 1896 0000 80B5     		push	{r7, lr}
 1897              	.LCFI15:
 1898              		.cfi_def_cfa_offset 8
 1899              		.cfi_offset 7, -8
 1900              		.cfi_offset 14, -4
 1901 0002 8AB0     		sub	sp, sp, #40
 1902              	.LCFI16:
 1903              		.cfi_def_cfa_offset 48
 1904 0004 00AF     		add	r7, sp, #0
 1905              	.LCFI17:
 1906              		.cfi_def_cfa_register 7
 1907 0006 F860     		str	r0, [r7, #12]
 1908 0008 B960     		str	r1, [r7, #8]
 1909 000a 7A60     		str	r2, [r7, #4]
 1910              	.LBB4:
1339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
1340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
1342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
1343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
1344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
1345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
1347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   UNUSED(RCC_MCOx);
1348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* MCO Clock Enable */
1350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   __MCO1_CLK_ENABLE();
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 59


 1911              		.loc 1 1350 3
 1912 000c 154B     		ldr	r3, .L121
 1913 000e DB6C     		ldr	r3, [r3, #76]
 1914 0010 144A     		ldr	r2, .L121
 1915 0012 43F00103 		orr	r3, r3, #1
 1916 0016 D364     		str	r3, [r2, #76]
 1917 0018 124B     		ldr	r3, .L121
 1918 001a DB6C     		ldr	r3, [r3, #76]
 1919 001c 03F00103 		and	r3, r3, #1
 1920 0020 3B61     		str	r3, [r7, #16]
 1921 0022 3B69     		ldr	r3, [r7, #16]
 1922              	.LBE4:
1351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
1353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Pin = MCO1_PIN;
 1923              		.loc 1 1353 23
 1924 0024 4FF48073 		mov	r3, #256
 1925 0028 7B61     		str	r3, [r7, #20]
1354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1926              		.loc 1 1354 24
 1927 002a 0223     		movs	r3, #2
 1928 002c BB61     		str	r3, [r7, #24]
1355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1929              		.loc 1 1355 25
 1930 002e 0223     		movs	r3, #2
 1931 0030 3B62     		str	r3, [r7, #32]
1356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1932              		.loc 1 1356 24
 1933 0032 0023     		movs	r3, #0
 1934 0034 FB61     		str	r3, [r7, #28]
1357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1935              		.loc 1 1357 29
 1936 0036 0023     		movs	r3, #0
 1937 0038 7B62     		str	r3, [r7, #36]
1358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 1938              		.loc 1 1358 3
 1939 003a 07F11403 		add	r3, r7, #20
 1940 003e 1946     		mov	r1, r3
 1941 0040 4FF09040 		mov	r0, #1207959552
 1942 0044 FFF7FEFF 		bl	HAL_GPIO_Init
1359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
1361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 1943              		.loc 1 1361 3
 1944 0048 064B     		ldr	r3, .L121
 1945 004a 9B68     		ldr	r3, [r3, #8]
 1946 004c 23F0FE42 		bic	r2, r3, #2130706432
 1947 0050 B968     		ldr	r1, [r7, #8]
 1948 0052 7B68     		ldr	r3, [r7, #4]
 1949 0054 0B43     		orrs	r3, r3, r1
 1950 0056 0349     		ldr	r1, .L121
 1951 0058 1343     		orrs	r3, r3, r2
 1952 005a 8B60     		str	r3, [r1, #8]
1362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 1953              		.loc 1 1362 1
 1954 005c 00BF     		nop
 1955 005e 2837     		adds	r7, r7, #40
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 60


 1956              	.LCFI18:
 1957              		.cfi_def_cfa_offset 8
 1958 0060 BD46     		mov	sp, r7
 1959              	.LCFI19:
 1960              		.cfi_def_cfa_register 13
 1961              		@ sp needed
 1962 0062 80BD     		pop	{r7, pc}
 1963              	.L122:
 1964              		.align	2
 1965              	.L121:
 1966 0064 00100240 		.word	1073876992
 1967              		.cfi_endproc
 1968              	.LFE295:
 1970              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1971              		.align	1
 1972              		.global	HAL_RCC_GetSysClockFreq
 1973              		.syntax unified
 1974              		.thumb
 1975              		.thumb_func
 1976              		.fpu fpv4-sp-d16
 1978              	HAL_RCC_GetSysClockFreq:
 1979              	.LFB296:
1363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Return the SYSCLK frequency.
1366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
1368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
1369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         constant and the selected clock source:
1370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     If SYSCLK source is MSI, function returns values based on MSI
1371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *             Value as defined by the MSI range.
1372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
1373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
1374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**),
1375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *           HSI_VALUE(*) or MSI Value multiplied/divided by the PLL factors.
1376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32l4xx_hal_conf.h file (default value
1377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
1378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *               in voltage and temperature.
1379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32l4xx_hal_conf.h file (default value
1380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
1381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
1382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *                have wrong result.
1383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
1385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         value for HSE crystal.
1386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
1388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
1389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
1391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
1392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval SYSCLK frequency
1395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
1397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 61


 1980              		.loc 1 1397 1
 1981              		.cfi_startproc
 1982              		@ args = 0, pretend = 0, frame = 32
 1983              		@ frame_needed = 1, uses_anonymous_args = 0
 1984              		@ link register save eliminated.
 1985 0000 80B4     		push	{r7}
 1986              	.LCFI20:
 1987              		.cfi_def_cfa_offset 4
 1988              		.cfi_offset 7, -4
 1989 0002 89B0     		sub	sp, sp, #36
 1990              	.LCFI21:
 1991              		.cfi_def_cfa_offset 40
 1992 0004 00AF     		add	r7, sp, #0
 1993              	.LCFI22:
 1994              		.cfi_def_cfa_register 7
1398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t msirange = 0U, sysclockfreq = 0U;
 1995              		.loc 1 1398 12
 1996 0006 0023     		movs	r3, #0
 1997 0008 FB61     		str	r3, [r7, #28]
 1998              		.loc 1 1398 27
 1999 000a 0023     		movs	r3, #0
 2000 000c BB61     		str	r3, [r7, #24]
1399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
1400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t sysclk_source, pll_oscsource;
1401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 2001              		.loc 1 1402 19
 2002 000e 3E4B     		ldr	r3, .L138
 2003 0010 9B68     		ldr	r3, [r3, #8]
 2004              		.loc 1 1402 17
 2005 0012 03F00C03 		and	r3, r3, #12
 2006 0016 3B61     		str	r3, [r7, #16]
1403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 2007              		.loc 1 1403 19
 2008 0018 3B4B     		ldr	r3, .L138
 2009 001a DB68     		ldr	r3, [r3, #12]
 2010              		.loc 1 1403 17
 2011 001c 03F00303 		and	r3, r3, #3
 2012 0020 FB60     		str	r3, [r7, #12]
1404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 2013              		.loc 1 1405 5
 2014 0022 3B69     		ldr	r3, [r7, #16]
 2015 0024 002B     		cmp	r3, #0
 2016 0026 05D0     		beq	.L124
 2017              		.loc 1 1405 42 discriminator 1
 2018 0028 3B69     		ldr	r3, [r7, #16]
 2019 002a 0C2B     		cmp	r3, #12
 2020 002c 21D1     		bne	.L125
1406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****      ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 2021              		.loc 1 1406 43
 2022 002e FB68     		ldr	r3, [r7, #12]
 2023 0030 012B     		cmp	r3, #1
 2024 0032 1ED1     		bne	.L125
 2025              	.L124:
1407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* MSI or PLL with MSI source used as system clock source */
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 62


1409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Get SYSCLK source */
1411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 2026              		.loc 1 1411 8
 2027 0034 344B     		ldr	r3, .L138
 2028 0036 1B68     		ldr	r3, [r3]
 2029 0038 03F00803 		and	r3, r3, #8
 2030              		.loc 1 1411 7
 2031 003c 002B     		cmp	r3, #0
 2032 003e 07D1     		bne	.L126
1412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     { /* MSISRANGE from RCC_CSR applies */
1413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 2033              		.loc 1 1413 18
 2034 0040 314B     		ldr	r3, .L138
 2035 0042 D3F89430 		ldr	r3, [r3, #148]
 2036              		.loc 1 1413 56
 2037 0046 1B0A     		lsrs	r3, r3, #8
 2038              		.loc 1 1413 16
 2039 0048 03F00F03 		and	r3, r3, #15
 2040 004c FB61     		str	r3, [r7, #28]
 2041 004e 05E0     		b	.L127
 2042              	.L126:
1414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     { /* MSIRANGE from RCC_CR applies */
1417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 2043              		.loc 1 1417 18
 2044 0050 2D4B     		ldr	r3, .L138
 2045 0052 1B68     		ldr	r3, [r3]
 2046              		.loc 1 1417 53
 2047 0054 1B09     		lsrs	r3, r3, #4
 2048              		.loc 1 1417 16
 2049 0056 03F00F03 		and	r3, r3, #15
 2050 005a FB61     		str	r3, [r7, #28]
 2051              	.L127:
1418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /*MSI frequency range in HZ*/
1420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     msirange = MSIRangeTable[msirange];
 2052              		.loc 1 1420 14
 2053 005c 2B4A     		ldr	r2, .L138+4
 2054 005e FB69     		ldr	r3, [r7, #28]
 2055 0060 52F82330 		ldr	r3, [r2, r3, lsl #2]
 2056 0064 FB61     		str	r3, [r7, #28]
1421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(sysclk_source == RCC_CFGR_SWS_MSI)
 2057              		.loc 1 1422 7
 2058 0066 3B69     		ldr	r3, [r7, #16]
 2059 0068 002B     		cmp	r3, #0
 2060 006a 0DD1     		bne	.L129
1423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI used as system clock source */
1425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       sysclockfreq = msirange;
 2061              		.loc 1 1425 20
 2062 006c FB69     		ldr	r3, [r7, #28]
 2063 006e BB61     		str	r3, [r7, #24]
1422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 2064              		.loc 1 1422 7
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 63


 2065 0070 0AE0     		b	.L129
 2066              	.L125:
1426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else if(sysclk_source == RCC_CFGR_SWS_HSI)
 2067              		.loc 1 1428 10
 2068 0072 3B69     		ldr	r3, [r7, #16]
 2069 0074 042B     		cmp	r3, #4
 2070 0076 02D1     		bne	.L130
1429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* HSI used as system clock source */
1431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     sysclockfreq = HSI_VALUE;
 2071              		.loc 1 1431 18
 2072 0078 254B     		ldr	r3, .L138+8
 2073 007a BB61     		str	r3, [r7, #24]
 2074 007c 04E0     		b	.L129
 2075              	.L130:
1432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else if(sysclk_source == RCC_CFGR_SWS_HSE)
 2076              		.loc 1 1433 10
 2077 007e 3B69     		ldr	r3, [r7, #16]
 2078 0080 082B     		cmp	r3, #8
 2079 0082 01D1     		bne	.L129
1434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* HSE used as system clock source */
1436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     sysclockfreq = HSE_VALUE;
 2080              		.loc 1 1436 18
 2081 0084 234B     		ldr	r3, .L138+12
 2082 0086 BB61     		str	r3, [r7, #24]
 2083              	.L129:
1437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* unexpected case: sysclockfreq at 0 */
1441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(sysclk_source == RCC_CFGR_SWS_PLL)
 2084              		.loc 1 1443 5
 2085 0088 3B69     		ldr	r3, [r7, #16]
 2086 008a 0C2B     		cmp	r3, #12
 2087 008c 34D1     		bne	.L131
1444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* PLL used as system clock  source */
1446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
1448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     SYSCLK = PLL_VCO / PLLR
1449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     */
1450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 2088              		.loc 1 1450 17
 2089 008e 1E4B     		ldr	r3, .L138
 2090 0090 DB68     		ldr	r3, [r3, #12]
 2091              		.loc 1 1450 15
 2092 0092 03F00303 		and	r3, r3, #3
 2093 0096 BB60     		str	r3, [r7, #8]
1451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     switch (pllsource)
 2094              		.loc 1 1452 5
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 64


 2095 0098 BB68     		ldr	r3, [r7, #8]
 2096 009a 022B     		cmp	r3, #2
 2097 009c 03D0     		beq	.L132
 2098 009e BB68     		ldr	r3, [r7, #8]
 2099 00a0 032B     		cmp	r3, #3
 2100 00a2 03D0     		beq	.L133
 2101 00a4 05E0     		b	.L137
 2102              	.L132:
1453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
1455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pllvco = HSI_VALUE;
 2103              		.loc 1 1455 14
 2104 00a6 1A4B     		ldr	r3, .L138+8
 2105 00a8 7B61     		str	r3, [r7, #20]
1456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       break;
 2106              		.loc 1 1456 7
 2107 00aa 05E0     		b	.L135
 2108              	.L133:
1457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
1459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pllvco = HSE_VALUE;
 2109              		.loc 1 1459 14
 2110 00ac 194B     		ldr	r3, .L138+12
 2111 00ae 7B61     		str	r3, [r7, #20]
1460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       break;
 2112              		.loc 1 1460 7
 2113 00b0 02E0     		b	.L135
 2114              	.L137:
1461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
1463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     default:
1464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pllvco = msirange;
 2115              		.loc 1 1464 14
 2116 00b2 FB69     		ldr	r3, [r7, #28]
 2117 00b4 7B61     		str	r3, [r7, #20]
1465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       break;
 2118              		.loc 1 1465 7
 2119 00b6 00BF     		nop
 2120              	.L135:
1466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 2121              		.loc 1 1467 13
 2122 00b8 134B     		ldr	r3, .L138
 2123 00ba DB68     		ldr	r3, [r3, #12]
 2124              		.loc 1 1467 54
 2125 00bc 1B09     		lsrs	r3, r3, #4
 2126 00be 03F00703 		and	r3, r3, #7
 2127              		.loc 1 1467 10
 2128 00c2 0133     		adds	r3, r3, #1
 2129 00c4 7B60     		str	r3, [r7, #4]
1468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 2130              		.loc 1 1468 25
 2131 00c6 104B     		ldr	r3, .L138
 2132 00c8 DB68     		ldr	r3, [r3, #12]
 2133              		.loc 1 1468 66
 2134 00ca 1B0A     		lsrs	r3, r3, #8
 2135 00cc 03F07F03 		and	r3, r3, #127
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 65


 2136              		.loc 1 1468 22
 2137 00d0 7A69     		ldr	r2, [r7, #20]
 2138 00d2 02FB03F2 		mul	r2, r2, r3
 2139              		.loc 1 1468 12
 2140 00d6 7B68     		ldr	r3, [r7, #4]
 2141 00d8 B2FBF3F3 		udiv	r3, r2, r3
 2142 00dc 7B61     		str	r3, [r7, #20]
1469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 2143              		.loc 1 1469 14
 2144 00de 0A4B     		ldr	r3, .L138
 2145 00e0 DB68     		ldr	r3, [r3, #12]
 2146              		.loc 1 1469 55
 2147 00e2 5B0E     		lsrs	r3, r3, #25
 2148 00e4 03F00303 		and	r3, r3, #3
 2149              		.loc 1 1469 80
 2150 00e8 0133     		adds	r3, r3, #1
 2151              		.loc 1 1469 10
 2152 00ea 5B00     		lsls	r3, r3, #1
 2153 00ec 3B60     		str	r3, [r7]
1470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     sysclockfreq = pllvco / pllr;
 2154              		.loc 1 1470 18
 2155 00ee 7A69     		ldr	r2, [r7, #20]
 2156 00f0 3B68     		ldr	r3, [r7]
 2157 00f2 B2FBF3F3 		udiv	r3, r2, r3
 2158 00f6 BB61     		str	r3, [r7, #24]
 2159              	.L131:
1471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return sysclockfreq;
 2160              		.loc 1 1473 10
 2161 00f8 BB69     		ldr	r3, [r7, #24]
1474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2162              		.loc 1 1474 1
 2163 00fa 1846     		mov	r0, r3
 2164 00fc 2437     		adds	r7, r7, #36
 2165              	.LCFI23:
 2166              		.cfi_def_cfa_offset 4
 2167 00fe BD46     		mov	sp, r7
 2168              	.LCFI24:
 2169              		.cfi_def_cfa_register 13
 2170              		@ sp needed
 2171 0100 5DF8047B 		ldr	r7, [sp], #4
 2172              	.LCFI25:
 2173              		.cfi_restore 7
 2174              		.cfi_def_cfa_offset 0
 2175 0104 7047     		bx	lr
 2176              	.L139:
 2177 0106 00BF     		.align	2
 2178              	.L138:
 2179 0108 00100240 		.word	1073876992
 2180 010c 00000000 		.word	MSIRangeTable
 2181 0110 0024F400 		.word	16000000
 2182 0114 00127A00 		.word	8000000
 2183              		.cfi_endproc
 2184              	.LFE296:
 2186              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 2187              		.align	1
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 66


 2188              		.global	HAL_RCC_GetHCLKFreq
 2189              		.syntax unified
 2190              		.thumb
 2191              		.thumb_func
 2192              		.fpu fpv4-sp-d16
 2194              	HAL_RCC_GetHCLKFreq:
 2195              	.LFB297:
1475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Return the HCLK frequency.
1478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
1482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval HCLK frequency in Hz
1483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2196              		.loc 1 1485 1
 2197              		.cfi_startproc
 2198              		@ args = 0, pretend = 0, frame = 0
 2199              		@ frame_needed = 1, uses_anonymous_args = 0
 2200              		@ link register save eliminated.
 2201 0000 80B4     		push	{r7}
 2202              	.LCFI26:
 2203              		.cfi_def_cfa_offset 4
 2204              		.cfi_offset 7, -4
 2205 0002 00AF     		add	r7, sp, #0
 2206              	.LCFI27:
 2207              		.cfi_def_cfa_register 7
1486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return SystemCoreClock;
 2208              		.loc 1 1486 10
 2209 0004 034B     		ldr	r3, .L142
 2210 0006 1B68     		ldr	r3, [r3]
1487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2211              		.loc 1 1487 1
 2212 0008 1846     		mov	r0, r3
 2213 000a BD46     		mov	sp, r7
 2214              	.LCFI28:
 2215              		.cfi_def_cfa_register 13
 2216              		@ sp needed
 2217 000c 5DF8047B 		ldr	r7, [sp], #4
 2218              	.LCFI29:
 2219              		.cfi_restore 7
 2220              		.cfi_def_cfa_offset 0
 2221 0010 7047     		bx	lr
 2222              	.L143:
 2223 0012 00BF     		.align	2
 2224              	.L142:
 2225 0014 00000000 		.word	SystemCoreClock
 2226              		.cfi_endproc
 2227              	.LFE297:
 2229              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 2230              		.align	1
 2231              		.global	HAL_RCC_GetPCLK1Freq
 2232              		.syntax unified
 2233              		.thumb
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 67


 2234              		.thumb_func
 2235              		.fpu fpv4-sp-d16
 2237              	HAL_RCC_GetPCLK1Freq:
 2238              	.LFB298:
1488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Return the PCLK1 frequency.
1491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval PCLK1 frequency in Hz
1494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2239              		.loc 1 1496 1
 2240              		.cfi_startproc
 2241              		@ args = 0, pretend = 0, frame = 0
 2242              		@ frame_needed = 1, uses_anonymous_args = 0
 2243 0000 80B5     		push	{r7, lr}
 2244              	.LCFI30:
 2245              		.cfi_def_cfa_offset 8
 2246              		.cfi_offset 7, -8
 2247              		.cfi_offset 14, -4
 2248 0002 00AF     		add	r7, sp, #0
 2249              	.LCFI31:
 2250              		.cfi_def_cfa_register 7
1497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_P
 2251              		.loc 1 1498 11
 2252 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2253 0008 0246     		mov	r2, r0
 2254              		.loc 1 1498 51
 2255 000a 064B     		ldr	r3, .L146
 2256 000c 9B68     		ldr	r3, [r3, #8]
 2257              		.loc 1 1498 87
 2258 000e 1B0A     		lsrs	r3, r3, #8
 2259 0010 03F00703 		and	r3, r3, #7
 2260              		.loc 1 1498 50
 2261 0014 0449     		ldr	r1, .L146+4
 2262 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 2263              		.loc 1 1498 110
 2264 0018 03F01F03 		and	r3, r3, #31
 2265              		.loc 1 1498 33
 2266 001c 22FA03F3 		lsr	r3, r2, r3
1499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2267              		.loc 1 1499 1
 2268 0020 1846     		mov	r0, r3
 2269 0022 80BD     		pop	{r7, pc}
 2270              	.L147:
 2271              		.align	2
 2272              	.L146:
 2273 0024 00100240 		.word	1073876992
 2274 0028 00000000 		.word	APBPrescTable
 2275              		.cfi_endproc
 2276              	.LFE298:
 2278              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 2279              		.align	1
 2280              		.global	HAL_RCC_GetPCLK2Freq
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 68


 2281              		.syntax unified
 2282              		.thumb
 2283              		.thumb_func
 2284              		.fpu fpv4-sp-d16
 2286              	HAL_RCC_GetPCLK2Freq:
 2287              	.LFB299:
1500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Return the PCLK2 frequency.
1503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval PCLK2 frequency in Hz
1506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2288              		.loc 1 1508 1
 2289              		.cfi_startproc
 2290              		@ args = 0, pretend = 0, frame = 0
 2291              		@ frame_needed = 1, uses_anonymous_args = 0
 2292 0000 80B5     		push	{r7, lr}
 2293              	.LCFI32:
 2294              		.cfi_def_cfa_offset 8
 2295              		.cfi_offset 7, -8
 2296              		.cfi_offset 14, -4
 2297 0002 00AF     		add	r7, sp, #0
 2298              	.LCFI33:
 2299              		.cfi_def_cfa_register 7
1509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PP
 2300              		.loc 1 1510 11
 2301 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2302 0008 0246     		mov	r2, r0
 2303              		.loc 1 1510 50
 2304 000a 064B     		ldr	r3, .L150
 2305 000c 9B68     		ldr	r3, [r3, #8]
 2306              		.loc 1 1510 86
 2307 000e DB0A     		lsrs	r3, r3, #11
 2308 0010 03F00703 		and	r3, r3, #7
 2309              		.loc 1 1510 49
 2310 0014 0449     		ldr	r1, .L150+4
 2311 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 2312              		.loc 1 1510 109
 2313 0018 03F01F03 		and	r3, r3, #31
 2314              		.loc 1 1510 32
 2315 001c 22FA03F3 		lsr	r3, r2, r3
1511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2316              		.loc 1 1511 1
 2317 0020 1846     		mov	r0, r3
 2318 0022 80BD     		pop	{r7, pc}
 2319              	.L151:
 2320              		.align	2
 2321              	.L150:
 2322 0024 00100240 		.word	1073876992
 2323 0028 00000000 		.word	APBPrescTable
 2324              		.cfi_endproc
 2325              	.LFE299:
 2327              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 69


 2328              		.align	1
 2329              		.global	HAL_RCC_GetOscConfig
 2330              		.syntax unified
 2331              		.thumb
 2332              		.thumb_func
 2333              		.fpu fpv4-sp-d16
 2335              	HAL_RCC_GetOscConfig:
 2336              	.LFB300:
1512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Configure the RCC_OscInitStruct according to the internal
1515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         RCC configuration registers.
1516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct  pointer to an RCC_OscInitTypeDef structure that
1517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         will be configured.
1518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2337              		.loc 1 1521 1
 2338              		.cfi_startproc
 2339              		@ args = 0, pretend = 0, frame = 8
 2340              		@ frame_needed = 1, uses_anonymous_args = 0
 2341              		@ link register save eliminated.
 2342 0000 80B4     		push	{r7}
 2343              	.LCFI34:
 2344              		.cfi_def_cfa_offset 4
 2345              		.cfi_offset 7, -4
 2346 0002 83B0     		sub	sp, sp, #12
 2347              	.LCFI35:
 2348              		.cfi_def_cfa_offset 16
 2349 0004 00AF     		add	r7, sp, #0
 2350              	.LCFI36:
 2351              		.cfi_def_cfa_register 7
 2352 0006 7860     		str	r0, [r7, #4]
1522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
1523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != (void *)NULL);
1524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
1527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 2353              		.loc 1 1527 37
 2354 0008 7B68     		ldr	r3, [r7, #4]
 2355 000a 3F22     		movs	r2, #63
 2356 000c 1A60     		str	r2, [r3]
1528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                       RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLA
1529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
1531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                       RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
1533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CR, RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 2357              		.loc 1 1535 6
 2358 000e 604B     		ldr	r3, .L169
 2359 0010 1B68     		ldr	r3, [r3]
 2360 0012 03F48023 		and	r3, r3, #262144
 2361              		.loc 1 1535 5
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 70


 2362 0016 B3F5802F 		cmp	r3, #262144
 2363 001a 04D1     		bne	.L153
1536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 2364              		.loc 1 1537 33
 2365 001c 7B68     		ldr	r3, [r7, #4]
 2366 001e 4FF4A022 		mov	r2, #327680
 2367 0022 5A60     		str	r2, [r3, #4]
 2368 0024 0EE0     		b	.L154
 2369              	.L153:
1538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else if(READ_BIT(RCC->CR, RCC_CR_HSEON) == RCC_CR_HSEON)
 2370              		.loc 1 1539 11
 2371 0026 5A4B     		ldr	r3, .L169
 2372 0028 1B68     		ldr	r3, [r3]
 2373 002a 03F48033 		and	r3, r3, #65536
 2374              		.loc 1 1539 10
 2375 002e B3F5803F 		cmp	r3, #65536
 2376 0032 04D1     		bne	.L155
1540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 2377              		.loc 1 1541 33
 2378 0034 7B68     		ldr	r3, [r7, #4]
 2379 0036 4FF48032 		mov	r2, #65536
 2380 003a 5A60     		str	r2, [r3, #4]
 2381 003c 02E0     		b	.L154
 2382              	.L155:
1542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 2383              		.loc 1 1545 33
 2384 003e 7B68     		ldr	r3, [r7, #4]
 2385 0040 0022     		movs	r2, #0
 2386 0042 5A60     		str	r2, [r3, #4]
 2387              	.L154:
1546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****    /* Get the MSI configuration -----------------------------------------------*/
1549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CR, RCC_CR_MSION) == RCC_CR_MSION)
 2388              		.loc 1 1549 6
 2389 0044 524B     		ldr	r3, .L169
 2390 0046 1B68     		ldr	r3, [r3]
 2391 0048 03F00103 		and	r3, r3, #1
 2392              		.loc 1 1549 5
 2393 004c 012B     		cmp	r3, #1
 2394 004e 03D1     		bne	.L156
1550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->MSIState = RCC_MSI_ON;
 2395              		.loc 1 1551 33
 2396 0050 7B68     		ldr	r3, [r7, #4]
 2397 0052 0122     		movs	r2, #1
 2398 0054 9A61     		str	r2, [r3, #24]
 2399 0056 02E0     		b	.L157
 2400              	.L156:
1552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 71


1554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->MSIState = RCC_MSI_OFF;
 2401              		.loc 1 1555 33
 2402 0058 7B68     		ldr	r3, [r7, #4]
 2403 005a 0022     		movs	r2, #0
 2404 005c 9A61     		str	r2, [r3, #24]
 2405              	.L157:
1556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->MSICalibrationValue = READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSI
 2406              		.loc 1 1558 44
 2407 005e 4C4B     		ldr	r3, .L169
 2408 0060 5B68     		ldr	r3, [r3, #4]
 2409              		.loc 1 1558 84
 2410 0062 1B0A     		lsrs	r3, r3, #8
 2411 0064 DAB2     		uxtb	r2, r3
 2412              		.loc 1 1558 42
 2413 0066 7B68     		ldr	r3, [r7, #4]
 2414 0068 DA61     		str	r2, [r3, #28]
1559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->MSIClockRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 2415              		.loc 1 1559 38
 2416 006a 494B     		ldr	r3, .L169
 2417 006c 1B68     		ldr	r3, [r3]
 2418 006e 03F0F002 		and	r2, r3, #240
 2419              		.loc 1 1559 36
 2420 0072 7B68     		ldr	r3, [r7, #4]
 2421 0074 1A62     		str	r2, [r3, #32]
1560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CR, RCC_CR_HSION) == RCC_CR_HSION)
 2422              		.loc 1 1562 6
 2423 0076 464B     		ldr	r3, .L169
 2424 0078 1B68     		ldr	r3, [r3]
 2425 007a 03F48073 		and	r3, r3, #256
 2426              		.loc 1 1562 5
 2427 007e B3F5807F 		cmp	r3, #256
 2428 0082 04D1     		bne	.L158
1563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 2429              		.loc 1 1564 33
 2430 0084 7B68     		ldr	r3, [r7, #4]
 2431 0086 4FF48072 		mov	r2, #256
 2432 008a DA60     		str	r2, [r3, #12]
 2433 008c 02E0     		b	.L159
 2434              	.L158:
1565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 2435              		.loc 1 1568 33
 2436 008e 7B68     		ldr	r3, [r7, #4]
 2437 0090 0022     		movs	r2, #0
 2438 0092 DA60     		str	r2, [r3, #12]
 2439              	.L159:
1569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSI
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 72


 2440              		.loc 1 1571 44
 2441 0094 3E4B     		ldr	r3, .L169
 2442 0096 5B68     		ldr	r3, [r3, #4]
 2443              		.loc 1 1571 84
 2444 0098 1B0E     		lsrs	r3, r3, #24
 2445 009a 03F07F02 		and	r2, r3, #127
 2446              		.loc 1 1571 42
 2447 009e 7B68     		ldr	r3, [r7, #4]
 2448 00a0 1A61     		str	r2, [r3, #16]
1572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->BDCR, RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 2449              		.loc 1 1574 6
 2450 00a2 3B4B     		ldr	r3, .L169
 2451 00a4 D3F89030 		ldr	r3, [r3, #144]
 2452 00a8 03F00403 		and	r3, r3, #4
 2453              		.loc 1 1574 5
 2454 00ac 042B     		cmp	r3, #4
 2455 00ae 03D1     		bne	.L160
1575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_BDCR_LSESYSDIS)
1577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((RCC->BDCR & RCC_BDCR_LSESYSDIS) == RCC_BDCR_LSESYSDIS)
1578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS_RTC_ONLY;
1580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
1583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 2456              		.loc 1 1584 35
 2457 00b0 7B68     		ldr	r3, [r7, #4]
 2458 00b2 0522     		movs	r2, #5
 2459 00b4 9A60     		str	r2, [r3, #8]
 2460 00b6 0DE0     		b	.L161
 2461              	.L160:
1585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else if(READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 2462              		.loc 1 1587 11
 2463 00b8 354B     		ldr	r3, .L169
 2464 00ba D3F89030 		ldr	r3, [r3, #144]
 2465 00be 03F00103 		and	r3, r3, #1
 2466              		.loc 1 1587 10
 2467 00c2 012B     		cmp	r3, #1
 2468 00c4 03D1     		bne	.L162
1588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_BDCR_LSESYSDIS)
1590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((RCC->BDCR & RCC_BDCR_LSESYSDIS) == RCC_BDCR_LSESYSDIS)
1591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       RCC_OscInitStruct->LSEState = RCC_LSE_ON_RTC_ONLY;
1593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
1596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 2469              		.loc 1 1597 35
 2470 00c6 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 73


 2471 00c8 0122     		movs	r2, #1
 2472 00ca 9A60     		str	r2, [r3, #8]
 2473 00cc 02E0     		b	.L161
 2474              	.L162:
1598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 2475              		.loc 1 1602 33
 2476 00ce 7B68     		ldr	r3, [r7, #4]
 2477 00d0 0022     		movs	r2, #0
 2478 00d2 9A60     		str	r2, [r3, #8]
 2479              	.L161:
1603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CSR, RCC_CSR_LSION) == RCC_CSR_LSION)
 2480              		.loc 1 1606 6
 2481 00d4 2E4B     		ldr	r3, .L169
 2482 00d6 D3F89430 		ldr	r3, [r3, #148]
 2483 00da 03F00103 		and	r3, r3, #1
 2484              		.loc 1 1606 5
 2485 00de 012B     		cmp	r3, #1
 2486 00e0 03D1     		bne	.L163
1607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 2487              		.loc 1 1608 33
 2488 00e2 7B68     		ldr	r3, [r7, #4]
 2489 00e4 0122     		movs	r2, #1
 2490 00e6 5A61     		str	r2, [r3, #20]
 2491 00e8 02E0     		b	.L164
 2492              	.L163:
1609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 2493              		.loc 1 1612 33
 2494 00ea 7B68     		ldr	r3, [r7, #4]
 2495 00ec 0022     		movs	r2, #0
 2496 00ee 5A61     		str	r2, [r3, #20]
 2497              	.L164:
1613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_CSR_LSIPREDIV)
1615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if((RCC->CSR & RCC_CSR_LSIPREDIV) == RCC_CSR_LSIPREDIV)
1618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIDiv = RCC_LSI_DIV128;
1620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIDiv = RCC_LSI_DIV1;
1624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_CSR_LSIPREDIV */
1626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 74


1628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the HSI48 configuration ---------------------------------------------*/
1629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON) == RCC_CRRCR_HSI48ON)
 2498              		.loc 1 1629 6
 2499 00f0 274B     		ldr	r3, .L169
 2500 00f2 D3F89830 		ldr	r3, [r3, #152]
 2501 00f6 03F00103 		and	r3, r3, #1
 2502              		.loc 1 1629 5
 2503 00fa 012B     		cmp	r3, #1
 2504 00fc 03D1     		bne	.L165
1630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSI48State = RCC_HSI48_ON;
 2505              		.loc 1 1631 35
 2506 00fe 7B68     		ldr	r3, [r7, #4]
 2507 0100 0122     		movs	r2, #1
 2508 0102 5A62     		str	r2, [r3, #36]
 2509 0104 02E0     		b	.L166
 2510              	.L165:
1632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF;
 2511              		.loc 1 1635 35
 2512 0106 7B68     		ldr	r3, [r7, #4]
 2513 0108 0022     		movs	r2, #0
 2514 010a 5A62     		str	r2, [r3, #36]
 2515              	.L166:
1636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF;
1639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
1640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CR, RCC_CR_PLLON) == RCC_CR_PLLON)
 2516              		.loc 1 1642 6
 2517 010c 204B     		ldr	r3, .L169
 2518 010e 1B68     		ldr	r3, [r3]
 2519 0110 03F08073 		and	r3, r3, #16777216
 2520              		.loc 1 1642 5
 2521 0114 B3F1807F 		cmp	r3, #16777216
 2522 0118 03D1     		bne	.L167
1643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 2523              		.loc 1 1644 37
 2524 011a 7B68     		ldr	r3, [r7, #4]
 2525 011c 0222     		movs	r2, #2
 2526 011e 9A62     		str	r2, [r3, #40]
 2527 0120 02E0     		b	.L168
 2528              	.L167:
1645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 2529              		.loc 1 1648 37
 2530 0122 7B68     		ldr	r3, [r7, #4]
 2531 0124 0122     		movs	r2, #1
 2532 0126 9A62     		str	r2, [r3, #40]
 2533              	.L168:
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 75


1649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 2534              		.loc 1 1650 38
 2535 0128 194B     		ldr	r3, .L169
 2536 012a DB68     		ldr	r3, [r3, #12]
 2537 012c 03F00302 		and	r2, r3, #3
 2538              		.loc 1 1650 36
 2539 0130 7B68     		ldr	r3, [r7, #4]
 2540 0132 DA62     		str	r2, [r3, #44]
1651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) 
 2541              		.loc 1 1651 34
 2542 0134 164B     		ldr	r3, .L169
 2543 0136 DB68     		ldr	r3, [r3, #12]
 2544              		.loc 1 1651 75
 2545 0138 1B09     		lsrs	r3, r3, #4
 2546 013a 03F00703 		and	r3, r3, #7
 2547              		.loc 1 1651 100
 2548 013e 5A1C     		adds	r2, r3, #1
 2549              		.loc 1 1651 31
 2550 0140 7B68     		ldr	r3, [r7, #4]
 2551 0142 1A63     		str	r2, [r3, #48]
1652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 2552              		.loc 1 1652 33
 2553 0144 124B     		ldr	r3, .L169
 2554 0146 DB68     		ldr	r3, [r3, #12]
 2555              		.loc 1 1652 74
 2556 0148 1B0A     		lsrs	r3, r3, #8
 2557 014a 03F07F02 		and	r2, r3, #127
 2558              		.loc 1 1652 31
 2559 014e 7B68     		ldr	r3, [r7, #4]
 2560 0150 5A63     		str	r2, [r3, #52]
1653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos
 2561              		.loc 1 1653 36
 2562 0152 0F4B     		ldr	r3, .L169
 2563 0154 DB68     		ldr	r3, [r3, #12]
 2564              		.loc 1 1653 77
 2565 0156 5B0D     		lsrs	r3, r3, #21
 2566 0158 03F00303 		and	r3, r3, #3
 2567              		.loc 1 1653 102
 2568 015c 0133     		adds	r3, r3, #1
 2569              		.loc 1 1653 108
 2570 015e 5A00     		lsls	r2, r3, #1
 2571              		.loc 1 1653 31
 2572 0160 7B68     		ldr	r3, [r7, #4]
 2573 0162 DA63     		str	r2, [r3, #60]
1654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLR = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos
 2574              		.loc 1 1654 36
 2575 0164 0A4B     		ldr	r3, .L169
 2576 0166 DB68     		ldr	r3, [r3, #12]
 2577              		.loc 1 1654 77
 2578 0168 5B0E     		lsrs	r3, r3, #25
 2579 016a 03F00303 		and	r3, r3, #3
 2580              		.loc 1 1654 102
 2581 016e 0133     		adds	r3, r3, #1
 2582              		.loc 1 1654 108
 2583 0170 5A00     		lsls	r2, r3, #1
 2584              		.loc 1 1654 31
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 76


 2585 0172 7B68     		ldr	r3, [r7, #4]
 2586 0174 1A64     		str	r2, [r3, #64]
1655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_SUPPORT)
1656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
1657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_
 2587              		.loc 1 1657 33
 2588 0176 064B     		ldr	r3, .L169
 2589 0178 DB68     		ldr	r3, [r3, #12]
 2590              		.loc 1 1657 77
 2591 017a DB0E     		lsrs	r3, r3, #27
 2592 017c 03F01F02 		and	r2, r3, #31
 2593              		.loc 1 1657 31
 2594 0180 7B68     		ldr	r3, [r7, #4]
 2595 0182 9A63     		str	r2, [r3, #56]
1658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
1660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLP = RCC_PLLP_DIV17;
1662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLP = RCC_PLLP_DIV7;
1666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLP_DIV_2_31_SUPPORT */
1668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLP_SUPPORT */
1669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2596              		.loc 1 1669 1
 2597 0184 00BF     		nop
 2598 0186 0C37     		adds	r7, r7, #12
 2599              	.LCFI37:
 2600              		.cfi_def_cfa_offset 4
 2601 0188 BD46     		mov	sp, r7
 2602              	.LCFI38:
 2603              		.cfi_def_cfa_register 13
 2604              		@ sp needed
 2605 018a 5DF8047B 		ldr	r7, [sp], #4
 2606              	.LCFI39:
 2607              		.cfi_restore 7
 2608              		.cfi_def_cfa_offset 0
 2609 018e 7047     		bx	lr
 2610              	.L170:
 2611              		.align	2
 2612              	.L169:
 2613 0190 00100240 		.word	1073876992
 2614              		.cfi_endproc
 2615              	.LFE300:
 2617              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 2618              		.align	1
 2619              		.global	HAL_RCC_GetClockConfig
 2620              		.syntax unified
 2621              		.thumb
 2622              		.thumb_func
 2623              		.fpu fpv4-sp-d16
 2625              	HAL_RCC_GetClockConfig:
 2626              	.LFB301:
1670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 77


1672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Configure the RCC_ClkInitStruct according to the internal
1673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         RCC configuration registers.
1674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct  pointer to an RCC_ClkInitTypeDef structure that
1675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         will be configured.
1676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  pFLatency  Pointer on the Flash Latency.
1677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2627              		.loc 1 1680 1
 2628              		.cfi_startproc
 2629              		@ args = 0, pretend = 0, frame = 8
 2630              		@ frame_needed = 1, uses_anonymous_args = 0
 2631              		@ link register save eliminated.
 2632 0000 80B4     		push	{r7}
 2633              	.LCFI40:
 2634              		.cfi_def_cfa_offset 4
 2635              		.cfi_offset 7, -4
 2636 0002 83B0     		sub	sp, sp, #12
 2637              	.LCFI41:
 2638              		.cfi_def_cfa_offset 16
 2639 0004 00AF     		add	r7, sp, #0
 2640              	.LCFI42:
 2641              		.cfi_def_cfa_register 7
 2642 0006 7860     		str	r0, [r7, #4]
 2643 0008 3960     		str	r1, [r7]
1681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
1682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != (void  *)NULL);
1683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(pFLatency != (void *)NULL);
1684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 2644              		.loc 1 1686 32
 2645 000a 7B68     		ldr	r3, [r7, #4]
 2646 000c 0F22     		movs	r2, #15
 2647 000e 1A60     		str	r2, [r3]
1687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 2648              		.loc 1 1689 37
 2649 0010 124B     		ldr	r3, .L172
 2650 0012 9B68     		ldr	r3, [r3, #8]
 2651 0014 03F00302 		and	r2, r3, #3
 2652              		.loc 1 1689 35
 2653 0018 7B68     		ldr	r3, [r7, #4]
 2654 001a 5A60     		str	r2, [r3, #4]
1690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 2655              		.loc 1 1692 38
 2656 001c 0F4B     		ldr	r3, .L172
 2657 001e 9B68     		ldr	r3, [r3, #8]
 2658 0020 03F0F002 		and	r2, r3, #240
 2659              		.loc 1 1692 36
 2660 0024 7B68     		ldr	r3, [r7, #4]
 2661 0026 9A60     		str	r2, [r3, #8]
1693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 78


1694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 2662              		.loc 1 1695 39
 2663 0028 0C4B     		ldr	r3, .L172
 2664 002a 9B68     		ldr	r3, [r3, #8]
 2665 002c 03F4E062 		and	r2, r3, #1792
 2666              		.loc 1 1695 37
 2667 0030 7B68     		ldr	r3, [r7, #4]
 2668 0032 DA60     		str	r2, [r3, #12]
1696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 2669              		.loc 1 1698 40
 2670 0034 094B     		ldr	r3, .L172
 2671 0036 9B68     		ldr	r3, [r3, #8]
 2672              		.loc 1 1698 76
 2673 0038 DB08     		lsrs	r3, r3, #3
 2674 003a 03F4E062 		and	r2, r3, #1792
 2675              		.loc 1 1698 37
 2676 003e 7B68     		ldr	r3, [r7, #4]
 2677 0040 1A61     		str	r2, [r3, #16]
1699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *pFLatency = __HAL_FLASH_GET_LATENCY();
 2678              		.loc 1 1701 16
 2679 0042 074B     		ldr	r3, .L172+4
 2680 0044 1B68     		ldr	r3, [r3]
 2681 0046 03F00702 		and	r2, r3, #7
 2682              		.loc 1 1701 14
 2683 004a 3B68     		ldr	r3, [r7]
 2684 004c 1A60     		str	r2, [r3]
1702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2685              		.loc 1 1702 1
 2686 004e 00BF     		nop
 2687 0050 0C37     		adds	r7, r7, #12
 2688              	.LCFI43:
 2689              		.cfi_def_cfa_offset 4
 2690 0052 BD46     		mov	sp, r7
 2691              	.LCFI44:
 2692              		.cfi_def_cfa_register 13
 2693              		@ sp needed
 2694 0054 5DF8047B 		ldr	r7, [sp], #4
 2695              	.LCFI45:
 2696              		.cfi_restore 7
 2697              		.cfi_def_cfa_offset 0
 2698 0058 7047     		bx	lr
 2699              	.L173:
 2700 005a 00BF     		.align	2
 2701              	.L172:
 2702 005c 00100240 		.word	1073876992
 2703 0060 00200240 		.word	1073881088
 2704              		.cfi_endproc
 2705              	.LFE301:
 2707              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 2708              		.align	1
 2709              		.global	HAL_RCC_EnableCSS
 2710              		.syntax unified
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 79


 2711              		.thumb
 2712              		.thumb_func
 2713              		.fpu fpv4-sp-d16
 2715              	HAL_RCC_EnableCSS:
 2716              	.LFB302:
1703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Enable the Clock Security System.
1706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
1707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
1708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
1709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
1710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
1711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The Clock Security System can only be cleared by reset.
1712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
1715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2717              		.loc 1 1715 1
 2718              		.cfi_startproc
 2719              		@ args = 0, pretend = 0, frame = 0
 2720              		@ frame_needed = 1, uses_anonymous_args = 0
 2721              		@ link register save eliminated.
 2722 0000 80B4     		push	{r7}
 2723              	.LCFI46:
 2724              		.cfi_def_cfa_offset 4
 2725              		.cfi_offset 7, -4
 2726 0002 00AF     		add	r7, sp, #0
 2727              	.LCFI47:
 2728              		.cfi_def_cfa_register 7
1716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 2729              		.loc 1 1716 3
 2730 0004 054B     		ldr	r3, .L175
 2731 0006 1B68     		ldr	r3, [r3]
 2732 0008 044A     		ldr	r2, .L175
 2733 000a 43F40023 		orr	r3, r3, #524288
 2734 000e 1360     		str	r3, [r2]
1717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2735              		.loc 1 1717 1
 2736 0010 00BF     		nop
 2737 0012 BD46     		mov	sp, r7
 2738              	.LCFI48:
 2739              		.cfi_def_cfa_register 13
 2740              		@ sp needed
 2741 0014 5DF8047B 		ldr	r7, [sp], #4
 2742              	.LCFI49:
 2743              		.cfi_restore 7
 2744              		.cfi_def_cfa_offset 0
 2745 0018 7047     		bx	lr
 2746              	.L176:
 2747 001a 00BF     		.align	2
 2748              	.L175:
 2749 001c 00100240 		.word	1073876992
 2750              		.cfi_endproc
 2751              	.LFE302:
 2753              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 2754              		.align	1
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 80


 2755              		.global	HAL_RCC_NMI_IRQHandler
 2756              		.syntax unified
 2757              		.thumb
 2758              		.thumb_func
 2759              		.fpu fpv4-sp-d16
 2761              	HAL_RCC_NMI_IRQHandler:
 2762              	.LFB303:
1718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief Handle the RCC Clock Security System interrupt request.
1721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2763              		.loc 1 1725 1
 2764              		.cfi_startproc
 2765              		@ args = 0, pretend = 0, frame = 0
 2766              		@ frame_needed = 1, uses_anonymous_args = 0
 2767 0000 80B5     		push	{r7, lr}
 2768              	.LCFI50:
 2769              		.cfi_def_cfa_offset 8
 2770              		.cfi_offset 7, -8
 2771              		.cfi_offset 14, -4
 2772 0002 00AF     		add	r7, sp, #0
 2773              	.LCFI51:
 2774              		.cfi_def_cfa_register 7
1726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check RCC CSSF interrupt flag  */
1727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 2775              		.loc 1 1727 6
 2776 0004 074B     		ldr	r3, .L180
 2777 0006 DB69     		ldr	r3, [r3, #28]
 2778 0008 03F48073 		and	r3, r3, #256
 2779              		.loc 1 1727 5
 2780 000c B3F5807F 		cmp	r3, #256
 2781 0010 05D1     		bne	.L179
1728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
 2782              		.loc 1 1730 5
 2783 0012 FFF7FEFF 		bl	HAL_RCC_CSSCallback
1731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 2784              		.loc 1 1733 5
 2785 0016 034B     		ldr	r3, .L180
 2786 0018 4FF48072 		mov	r2, #256
 2787 001c 1A62     		str	r2, [r3, #32]
 2788              	.L179:
1734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2789              		.loc 1 1735 1
 2790 001e 00BF     		nop
 2791 0020 80BD     		pop	{r7, pc}
 2792              	.L181:
 2793 0022 00BF     		.align	2
 2794              	.L180:
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 81


 2795 0024 00100240 		.word	1073876992
 2796              		.cfi_endproc
 2797              	.LFE303:
 2799              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 2800              		.align	1
 2801              		.weak	HAL_RCC_CSSCallback
 2802              		.syntax unified
 2803              		.thumb
 2804              		.thumb_func
 2805              		.fpu fpv4-sp-d16
 2807              	HAL_RCC_CSSCallback:
 2808              	.LFB304:
1736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback.
1739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval none
1740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2809              		.loc 1 1742 1
 2810              		.cfi_startproc
 2811              		@ args = 0, pretend = 0, frame = 0
 2812              		@ frame_needed = 1, uses_anonymous_args = 0
 2813              		@ link register save eliminated.
 2814 0000 80B4     		push	{r7}
 2815              	.LCFI52:
 2816              		.cfi_def_cfa_offset 4
 2817              		.cfi_offset 7, -4
 2818 0002 00AF     		add	r7, sp, #0
 2819              	.LCFI53:
 2820              		.cfi_def_cfa_register 7
1743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             the HAL_RCC_CSSCallback should be implemented in the user file
1745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****    */
1746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2821              		.loc 1 1746 1
 2822 0004 00BF     		nop
 2823 0006 BD46     		mov	sp, r7
 2824              	.LCFI54:
 2825              		.cfi_def_cfa_register 13
 2826              		@ sp needed
 2827 0008 5DF8047B 		ldr	r7, [sp], #4
 2828              	.LCFI55:
 2829              		.cfi_restore 7
 2830              		.cfi_def_cfa_offset 0
 2831 000c 7047     		bx	lr
 2832              		.cfi_endproc
 2833              	.LFE304:
 2835              		.section	.text.HAL_RCC_GetResetSource,"ax",%progbits
 2836              		.align	1
 2837              		.global	HAL_RCC_GetResetSource
 2838              		.syntax unified
 2839              		.thumb
 2840              		.thumb_func
 2841              		.fpu fpv4-sp-d16
 2843              	HAL_RCC_GetResetSource:
 2844              	.LFB305:
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 82


1747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Get and clear reset flags
1750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  None
1751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Once reset flags are retrieved, this API is clearing them in order
1752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         to isolate next reset reason.
1753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval can be a combination of @ref RCC_Reset_Flag
1754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetResetSource(void)
1756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2845              		.loc 1 1756 1
 2846              		.cfi_startproc
 2847              		@ args = 0, pretend = 0, frame = 8
 2848              		@ frame_needed = 1, uses_anonymous_args = 0
 2849              		@ link register save eliminated.
 2850 0000 80B4     		push	{r7}
 2851              	.LCFI56:
 2852              		.cfi_def_cfa_offset 4
 2853              		.cfi_offset 7, -4
 2854 0002 83B0     		sub	sp, sp, #12
 2855              	.LCFI57:
 2856              		.cfi_def_cfa_offset 16
 2857 0004 00AF     		add	r7, sp, #0
 2858              	.LCFI58:
 2859              		.cfi_def_cfa_register 7
1757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t reset;
1758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get all reset flags */
1760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   reset = RCC->CSR & RCC_RESET_FLAG_ALL;
 2860              		.loc 1 1760 14
 2861 0006 0A4B     		ldr	r3, .L185
 2862 0008 D3F89430 		ldr	r3, [r3, #148]
 2863              		.loc 1 1760 9
 2864 000c 03F07E43 		and	r3, r3, #-33554432
 2865 0010 7B60     		str	r3, [r7, #4]
1761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Clear Reset flags */
1763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC->CSR |= RCC_CSR_RMVF;
 2866              		.loc 1 1763 12
 2867 0012 074B     		ldr	r3, .L185
 2868 0014 D3F89430 		ldr	r3, [r3, #148]
 2869 0018 054A     		ldr	r2, .L185
 2870 001a 43F40003 		orr	r3, r3, #8388608
 2871 001e C2F89430 		str	r3, [r2, #148]
1764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return reset;
 2872              		.loc 1 1765 10
 2873 0022 7B68     		ldr	r3, [r7, #4]
1766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2874              		.loc 1 1766 1
 2875 0024 1846     		mov	r0, r3
 2876 0026 0C37     		adds	r7, r7, #12
 2877              	.LCFI59:
 2878              		.cfi_def_cfa_offset 4
 2879 0028 BD46     		mov	sp, r7
 2880              	.LCFI60:
 2881              		.cfi_def_cfa_register 13
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 83


 2882              		@ sp needed
 2883 002a 5DF8047B 		ldr	r7, [sp], #4
 2884              	.LCFI61:
 2885              		.cfi_restore 7
 2886              		.cfi_def_cfa_offset 0
 2887 002e 7047     		bx	lr
 2888              	.L186:
 2889              		.align	2
 2890              	.L185:
 2891 0030 00100240 		.word	1073876992
 2892              		.cfi_endproc
 2893              	.LFE305:
 2895              		.section	.text.RCC_SetFlashLatencyFromMSIRange,"ax",%progbits
 2896              		.align	1
 2897              		.syntax unified
 2898              		.thumb
 2899              		.thumb_func
 2900              		.fpu fpv4-sp-d16
 2902              	RCC_SetFlashLatencyFromMSIRange:
 2903              	.LFB306:
1767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**  * @}
1769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
1773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
1776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @addtogroup RCC_Private_Functions
1777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
1778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Update number of Flash wait states in line with MSI range and current
1781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             voltage range.
1782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
1783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval HAL status
1784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
1786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2904              		.loc 1 1786 1
 2905              		.cfi_startproc
 2906              		@ args = 0, pretend = 0, frame = 24
 2907              		@ frame_needed = 1, uses_anonymous_args = 0
 2908 0000 80B5     		push	{r7, lr}
 2909              	.LCFI62:
 2910              		.cfi_def_cfa_offset 8
 2911              		.cfi_offset 7, -8
 2912              		.cfi_offset 14, -4
 2913 0002 86B0     		sub	sp, sp, #24
 2914              	.LCFI63:
 2915              		.cfi_def_cfa_offset 32
 2916 0004 00AF     		add	r7, sp, #0
 2917              	.LCFI64:
 2918              		.cfi_def_cfa_register 7
 2919 0006 7860     		str	r0, [r7, #4]
1787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t vos;
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 84


1788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 2920              		.loc 1 1788 12
 2921 0008 0023     		movs	r3, #0
 2922 000a 3B61     		str	r3, [r7, #16]
1789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 2923              		.loc 1 1790 6
 2924 000c 2A4B     		ldr	r3, .L197
 2925 000e 9B6D     		ldr	r3, [r3, #88]
 2926 0010 03F08053 		and	r3, r3, #268435456
 2927              		.loc 1 1790 5
 2928 0014 002B     		cmp	r3, #0
 2929 0016 03D0     		beq	.L188
1791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     vos = HAL_PWREx_GetVoltageRange();
 2930              		.loc 1 1792 11
 2931 0018 FFF7FEFF 		bl	HAL_PWREx_GetVoltageRange
 2932 001c 7861     		str	r0, [r7, #20]
 2933 001e 14E0     		b	.L189
 2934              	.L188:
 2935              	.LBB5:
1793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 2936              		.loc 1 1796 5
 2937 0020 254B     		ldr	r3, .L197
 2938 0022 9B6D     		ldr	r3, [r3, #88]
 2939 0024 244A     		ldr	r2, .L197
 2940 0026 43F08053 		orr	r3, r3, #268435456
 2941 002a 9365     		str	r3, [r2, #88]
 2942 002c 224B     		ldr	r3, .L197
 2943 002e 9B6D     		ldr	r3, [r3, #88]
 2944 0030 03F08053 		and	r3, r3, #268435456
 2945 0034 FB60     		str	r3, [r7, #12]
 2946 0036 FB68     		ldr	r3, [r7, #12]
 2947              	.LBE5:
1797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     vos = HAL_PWREx_GetVoltageRange();
 2948              		.loc 1 1797 11
 2949 0038 FFF7FEFF 		bl	HAL_PWREx_GetVoltageRange
 2950 003c 7861     		str	r0, [r7, #20]
1798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 2951              		.loc 1 1798 5
 2952 003e 1E4B     		ldr	r3, .L197
 2953 0040 9B6D     		ldr	r3, [r3, #88]
 2954 0042 1D4A     		ldr	r2, .L197
 2955 0044 23F08053 		bic	r3, r3, #268435456
 2956 0048 9365     		str	r3, [r2, #88]
 2957              	.L189:
1799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 2958              		.loc 1 1801 5
 2959 004a 7B69     		ldr	r3, [r7, #20]
 2960 004c B3F5007F 		cmp	r3, #512
 2961 0050 0BD1     		bne	.L190
1802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 85


1803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(msirange > RCC_MSIRANGE_8)
 2962              		.loc 1 1803 7
 2963 0052 7B68     		ldr	r3, [r7, #4]
 2964 0054 802B     		cmp	r3, #128
 2965 0056 19D9     		bls	.L191
1804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI > 16Mhz */
1806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(msirange > RCC_MSIRANGE_10)
 2966              		.loc 1 1806 9
 2967 0058 7B68     		ldr	r3, [r7, #4]
 2968 005a A02B     		cmp	r3, #160
 2969 005c 02D9     		bls	.L192
1807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 48Mhz */
1809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_2; /* 2WS */
 2970              		.loc 1 1809 17
 2971 005e 0223     		movs	r3, #2
 2972 0060 3B61     		str	r3, [r7, #16]
 2973 0062 13E0     		b	.L191
 2974              	.L192:
1810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
1812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 24Mhz or 32Mhz */
1814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_1; /* 1WS */
 2975              		.loc 1 1814 17
 2976 0064 0123     		movs	r3, #1
 2977 0066 3B61     		str	r3, [r7, #16]
 2978 0068 10E0     		b	.L191
 2979              	.L190:
1815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
1818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
1822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(msirange >= RCC_MSIRANGE_8)
1824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI >= 16Mhz */
1826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       latency = FLASH_LATENCY_2; /* 2WS */
1827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(msirange == RCC_MSIRANGE_7)
1831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 8Mhz */
1833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_1; /* 1WS */
1834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
1836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(msirange > RCC_MSIRANGE_8)
 2980              		.loc 1 1838 7
 2981 006a 7B68     		ldr	r3, [r7, #4]
 2982 006c 802B     		cmp	r3, #128
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 86


 2983 006e 02D9     		bls	.L193
1839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI > 16Mhz */
1841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       latency = FLASH_LATENCY_3; /* 3WS */
 2984              		.loc 1 1841 15
 2985 0070 0323     		movs	r3, #3
 2986 0072 3B61     		str	r3, [r7, #16]
 2987 0074 0AE0     		b	.L191
 2988              	.L193:
1842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(msirange == RCC_MSIRANGE_8)
 2989              		.loc 1 1845 9
 2990 0076 7B68     		ldr	r3, [r7, #4]
 2991 0078 802B     		cmp	r3, #128
 2992 007a 02D1     		bne	.L194
1846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 16Mhz */
1848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_2; /* 2WS */
 2993              		.loc 1 1848 17
 2994 007c 0223     		movs	r3, #2
 2995 007e 3B61     		str	r3, [r7, #16]
 2996 0080 04E0     		b	.L191
 2997              	.L194:
1849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else if(msirange == RCC_MSIRANGE_7)
 2998              		.loc 1 1850 14
 2999 0082 7B68     		ldr	r3, [r7, #4]
 3000 0084 702B     		cmp	r3, #112
 3001 0086 01D1     		bne	.L191
1851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 8Mhz */
1853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_1; /* 1WS */
 3002              		.loc 1 1853 17
 3003 0088 0123     		movs	r3, #1
 3004 008a 3B61     		str	r3, [r7, #16]
 3005              	.L191:
1854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
1856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   __HAL_FLASH_SET_LATENCY(latency);
 3006              		.loc 1 1860 3
 3007 008c 0B4B     		ldr	r3, .L197+4
 3008 008e 1B68     		ldr	r3, [r3]
 3009 0090 23F00702 		bic	r2, r3, #7
 3010 0094 0949     		ldr	r1, .L197+4
 3011 0096 3B69     		ldr	r3, [r7, #16]
 3012 0098 1343     		orrs	r3, r3, r2
 3013 009a 0B60     		str	r3, [r1]
1861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check that the new number of wait states is taken into account to access the Flash
1863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****      memory by reading the FLASH_ACR register */
1864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(__HAL_FLASH_GET_LATENCY() != latency)
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 87


 3014              		.loc 1 1864 6
 3015 009c 074B     		ldr	r3, .L197+4
 3016 009e 1B68     		ldr	r3, [r3]
 3017 00a0 03F00703 		and	r3, r3, #7
 3018              		.loc 1 1864 5
 3019 00a4 3A69     		ldr	r2, [r7, #16]
 3020 00a6 9A42     		cmp	r2, r3
 3021 00a8 01D0     		beq	.L195
1865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     return HAL_ERROR;
 3022              		.loc 1 1866 12
 3023 00aa 0123     		movs	r3, #1
 3024 00ac 00E0     		b	.L196
 3025              	.L195:
1867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return HAL_OK;
 3026              		.loc 1 1869 10
 3027 00ae 0023     		movs	r3, #0
 3028              	.L196:
1870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 3029              		.loc 1 1870 1
 3030 00b0 1846     		mov	r0, r3
 3031 00b2 1837     		adds	r7, r7, #24
 3032              	.LCFI65:
 3033              		.cfi_def_cfa_offset 8
 3034 00b4 BD46     		mov	sp, r7
 3035              	.LCFI66:
 3036              		.cfi_def_cfa_register 13
 3037              		@ sp needed
 3038 00b6 80BD     		pop	{r7, pc}
 3039              	.L198:
 3040              		.align	2
 3041              	.L197:
 3042 00b8 00100240 		.word	1073876992
 3043 00bc 00200240 		.word	1073881088
 3044              		.cfi_endproc
 3045              	.LFE306:
 3047              		.text
 3048              	.Letext0:
 3049              		.file 2 "/Users/isikcanyilmaz/KODMOD/b607/test/mcu/tools/gcc9.2.1/mac/arm-none-eabi/include/machin
 3050              		.file 3 "/Users/isikcanyilmaz/KODMOD/b607/test/mcu/tools/gcc9.2.1/mac/arm-none-eabi/include/sys/_s
 3051              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 3052              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 3053              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l452xx.h"
 3054              		.file 7 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 3055              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 3056              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 3057              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 3058              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h"
 3059              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 88


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_rcc.c
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:18     .text.HAL_RCC_DeInit:0000000000000000 $t
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:26     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:220    .text.HAL_RCC_DeInit:000000000000011c $d
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:229    .text.HAL_RCC_OscConfig:0000000000000000 $t
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:236    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2902   .text.RCC_SetFlashLatencyFromMSIRange:0000000000000000 RCC_SetFlashLatencyFromMSIRange
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:1978   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:646    .text.HAL_RCC_OscConfig:0000000000000298 $d
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:652    .text.HAL_RCC_OscConfig:00000000000002a8 $t
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:1095   .text.HAL_RCC_OscConfig:0000000000000578 $d
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:1099   .text.HAL_RCC_OscConfig:0000000000000580 $t
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:1530   .text.HAL_RCC_OscConfig:0000000000000818 $d
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:1537   .text.HAL_RCC_ClockConfig:0000000000000000 $t
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:1544   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:1874   .text.HAL_RCC_ClockConfig:00000000000001ec $d
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:1883   .text.HAL_RCC_MCOConfig:0000000000000000 $t
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:1890   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:1966   .text.HAL_RCC_MCOConfig:0000000000000064 $d
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:1971   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2179   .text.HAL_RCC_GetSysClockFreq:0000000000000108 $d
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2187   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2194   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2225   .text.HAL_RCC_GetHCLKFreq:0000000000000014 $d
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2230   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2237   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2273   .text.HAL_RCC_GetPCLK1Freq:0000000000000024 $d
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2279   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2286   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2322   .text.HAL_RCC_GetPCLK2Freq:0000000000000024 $d
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2328   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2335   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2613   .text.HAL_RCC_GetOscConfig:0000000000000190 $d
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2618   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2625   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2702   .text.HAL_RCC_GetClockConfig:000000000000005c $d
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2708   .text.HAL_RCC_EnableCSS:0000000000000000 $t
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2715   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2749   .text.HAL_RCC_EnableCSS:000000000000001c $d
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2754   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2761   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2807   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2795   .text.HAL_RCC_NMI_IRQHandler:0000000000000024 $d
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2800   .text.HAL_RCC_CSSCallback:0000000000000000 $t
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2836   .text.HAL_RCC_GetResetSource:0000000000000000 $t
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2843   .text.HAL_RCC_GetResetSource:0000000000000000 HAL_RCC_GetResetSource
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2891   .text.HAL_RCC_GetResetSource:0000000000000030 $d
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:2896   .text.RCC_SetFlashLatencyFromMSIRange:0000000000000000 $t
/var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s:3042   .text.RCC_SetFlashLatencyFromMSIRange:00000000000000b8 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
SystemCoreClock
uwTickPrio
AHBPrescTable
ARM GAS  /var/folders/k7/81v8fz9j4v98_s0dd31l1wsr0000gn/T//ccyGU4Zl.s 			page 89


HAL_GPIO_Init
MSIRangeTable
APBPrescTable
HAL_PWREx_GetVoltageRange
