

================================================================
== Vivado HLS Report for 'pool2'
================================================================
* Date:           Sat Jun 20 14:08:29 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.430|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13313|  13313|  13313|  13313|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                              |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- pool_layer2_label18         |  13312|  13312|       832|          -|          -|    16|    no    |
        | + pool_layer2_label181       |    169|    169|         1|          -|          -|   169|    no    |
        | + pool_layer2_label13        |    660|    660|       110|          -|          -|     6|    no    |
        |  ++ pool_layer2_label14      |    108|    108|        18|          -|          -|     6|    no    |
        |   +++ pool_layer2_label6     |     16|     16|         8|          -|          -|     2|    no    |
        |    ++++ pool_layer2_label15  |      6|      6|         3|          -|          -|     2|    no    |
        +------------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	3  / (!exitcond2)
	4  / (exitcond2)
4 --> 
	5  / (tmp_5)
	2  / (!tmp_5)
5 --> 
	6  / (tmp_7)
	4  / (!tmp_7)
6 --> 
	7  / (!exitcond3)
	5  / (exitcond3)
7 --> 
	8  / (!exitcond)
	6  / (exitcond)
8 --> 
	9  / true
9 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_V = alloca i16"   --->   Operation 10 'alloca' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str140, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str142, [1 x i8]* @p_str143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str144, [1 x i8]* @p_str146)"   --->   Operation 11 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)"   --->   Operation 12 'specinterface' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%pool_buff_V = alloca [169 x i16], align 2" [lenet_hls/pool_layers.cpp:176]   --->   Operation 13 'alloca' 'pool_buff_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 169> <RAM>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "store i16 0, i16* %tmp_V"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %.preheader71" [lenet_hls/pool_layers.cpp:180]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%k = phi i5 [ 0, %_ZN8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %k_1, %11 ]"   --->   Operation 16 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.36ns)   --->   "%exitcond1 = icmp eq i5 %k, -16" [lenet_hls/pool_layers.cpp:180]   --->   Operation 17 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 18 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.78ns)   --->   "%k_1 = add i5 %k, 1" [lenet_hls/pool_layers.cpp:180]   --->   Operation 19 'add' 'k_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %12, label %0" [lenet_hls/pool_layers.cpp:180]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str6) nounwind" [lenet_hls/pool_layers.cpp:180]   --->   Operation 21 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str6)" [lenet_hls/pool_layers.cpp:180]   --->   Operation 22 'specregionbegin' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "br label %1" [lenet_hls/pool_layers.cpp:182]   --->   Operation 23 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [lenet_hls/pool_layers.cpp:216]   --->   Operation 24 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p = phi i8 [ 0, %0 ], [ %p_1, %2 ]"   --->   Operation 25 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.55ns)   --->   "%exitcond2 = icmp eq i8 %p, -87" [lenet_hls/pool_layers.cpp:182]   --->   Operation 26 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 169, i64 169, i64 169)"   --->   Operation 27 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.91ns)   --->   "%p_1 = add i8 %p, 1" [lenet_hls/pool_layers.cpp:182]   --->   Operation 28 'add' 'p_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %2" [lenet_hls/pool_layers.cpp:182]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str7) nounwind" [lenet_hls/pool_layers.cpp:182]   --->   Operation 30 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = zext i8 %p to i64" [lenet_hls/pool_layers.cpp:183]   --->   Operation 31 'zext' 'tmp_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.63ns)   --->   "%tmp_V_1 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [lenet_hls/pool_layers.cpp:183]   --->   Operation 32 'read' 'tmp_V_1' <Predicate = (!exitcond2)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%pool_buff_V_addr = getelementptr [169 x i16]* %pool_buff_V, i64 0, i64 %tmp_2" [lenet_hls/pool_layers.cpp:183]   --->   Operation 33 'getelementptr' 'pool_buff_V_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (3.25ns)   --->   "store i16 %tmp_V_1, i16* %pool_buff_V_addr, align 2" [lenet_hls/pool_layers.cpp:183]   --->   Operation 34 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 169> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %1" [lenet_hls/pool_layers.cpp:182]   --->   Operation 35 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet_hls/pool_layers.cpp:186]   --->   Operation 36 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%i = phi i4 [ %i_1, %10 ], [ 0, %.preheader.preheader ]"   --->   Operation 37 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.30ns)   --->   "%tmp_5 = icmp ult i4 %i, -4" [lenet_hls/pool_layers.cpp:186]   --->   Operation 38 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 39 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %3, label %11" [lenet_hls/pool_layers.cpp:186]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str8) nounwind" [lenet_hls/pool_layers.cpp:186]   --->   Operation 41 'specloopname' <Predicate = (tmp_5)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str8)" [lenet_hls/pool_layers.cpp:186]   --->   Operation 42 'specregionbegin' 'tmp_8' <Predicate = (tmp_5)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.76ns)   --->   "br label %4" [lenet_hls/pool_layers.cpp:187]   --->   Operation 43 'br' <Predicate = (tmp_5)> <Delay = 1.76>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str6, i32 %tmp)" [lenet_hls/pool_layers.cpp:215]   --->   Operation 44 'specregionend' 'empty_30' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br label %.preheader71" [lenet_hls/pool_layers.cpp:180]   --->   Operation 45 'br' <Predicate = (!tmp_5)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%j = phi i4 [ 0, %3 ], [ %j_1, %9 ]"   --->   Operation 46 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.30ns)   --->   "%tmp_7 = icmp ult i4 %j, -4" [lenet_hls/pool_layers.cpp:187]   --->   Operation 47 'icmp' 'tmp_7' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 48 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %5, label %10" [lenet_hls/pool_layers.cpp:187]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str9) nounwind" [lenet_hls/pool_layers.cpp:187]   --->   Operation 50 'specloopname' <Predicate = (tmp_7)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str9)" [lenet_hls/pool_layers.cpp:187]   --->   Operation 51 'specregionbegin' 'tmp_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.76ns)   --->   "br label %6" [lenet_hls/pool_layers.cpp:188]   --->   Operation 52 'br' <Predicate = (tmp_7)> <Delay = 1.76>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str8, i32 %tmp_8)" [lenet_hls/pool_layers.cpp:214]   --->   Operation 53 'specregionend' 'empty_29' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i, 2" [lenet_hls/pool_layers.cpp:186]   --->   Operation 54 'add' 'i_1' <Predicate = (!tmp_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet_hls/pool_layers.cpp:186]   --->   Operation 55 'br' <Predicate = (!tmp_7)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.22>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%l = phi i2 [ 0, %5 ], [ %l_1, %8 ]"   --->   Operation 56 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%l_cast9 = zext i2 %l to i4" [lenet_hls/pool_layers.cpp:188]   --->   Operation 57 'zext' 'l_cast9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i2 %l to i1" [lenet_hls/pool_layers.cpp:188]   --->   Operation 58 'trunc' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.95ns)   --->   "%exitcond3 = icmp eq i2 %l, -2" [lenet_hls/pool_layers.cpp:188]   --->   Operation 59 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 60 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.56ns)   --->   "%l_1 = add i2 1, %l" [lenet_hls/pool_layers.cpp:188]   --->   Operation 61 'add' 'l_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %9, label %7" [lenet_hls/pool_layers.cpp:188]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str10) nounwind" [lenet_hls/pool_layers.cpp:188]   --->   Operation 63 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str10)" [lenet_hls/pool_layers.cpp:188]   --->   Operation 64 'specregionbegin' 'tmp_10' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.73ns)   --->   "%tmp_s = add i4 %i, %l_cast9" [lenet_hls/pool_layers.cpp:190]   --->   Operation 65 'add' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_cast_cast = zext i4 %tmp_s to i8" [lenet_hls/pool_layers.cpp:201]   --->   Operation 66 'zext' 'tmp_cast_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (3.49ns)   --->   "%tmp_1 = mul i8 %tmp_cast_cast, 13" [lenet_hls/pool_layers.cpp:201]   --->   Operation 67 'mul' 'tmp_1' <Predicate = (!exitcond3)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.95ns)   --->   "%tmp_3 = icmp eq i2 %l, 1" [lenet_hls/pool_layers.cpp:201]   --->   Operation 68 'icmp' 'tmp_3' <Predicate = (!exitcond3)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (1.76ns)   --->   "br label %._crit_edge72" [lenet_hls/pool_layers.cpp:189]   --->   Operation 69 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str9, i32 %tmp_4)" [lenet_hls/pool_layers.cpp:211]   --->   Operation 70 'specregionend' 'empty_28' <Predicate = (exitcond3)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.73ns)   --->   "%j_1 = add i4 %j, 2" [lenet_hls/pool_layers.cpp:187]   --->   Operation 71 'add' 'j_1' <Predicate = (exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "br label %4" [lenet_hls/pool_layers.cpp:187]   --->   Operation 72 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.90>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%m = phi i2 [ 0, %7 ], [ %m_1, %._crit_edge72.backedge ]"   --->   Operation 73 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%m_cast7_cast = zext i2 %m to i4" [lenet_hls/pool_layers.cpp:189]   --->   Operation 74 'zext' 'm_cast7_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i2 %m to i1" [lenet_hls/pool_layers.cpp:189]   --->   Operation 75 'trunc' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %m, -2" [lenet_hls/pool_layers.cpp:189]   --->   Operation 76 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 77 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.56ns)   --->   "%m_1 = add i2 1, %m" [lenet_hls/pool_layers.cpp:189]   --->   Operation 78 'add' 'm_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %_ifconv" [lenet_hls/pool_layers.cpp:189]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.73ns)   --->   "%tmp1 = add i4 %j, %m_cast7_cast" [lenet_hls/pool_layers.cpp:190]   --->   Operation 80 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i4 %tmp1 to i8" [lenet_hls/pool_layers.cpp:190]   --->   Operation 81 'zext' 'tmp1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.91ns)   --->   "%array_access = add i8 %tmp1_cast, %tmp_1" [lenet_hls/pool_layers.cpp:190]   --->   Operation 82 'add' 'array_access' <Predicate = (!exitcond)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_9 = zext i8 %array_access to i64" [lenet_hls/pool_layers.cpp:195]   --->   Operation 83 'zext' 'tmp_9' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%pool_buff_V_addr_1 = getelementptr [169 x i16]* %pool_buff_V, i64 0, i64 %tmp_9" [lenet_hls/pool_layers.cpp:195]   --->   Operation 84 'getelementptr' 'pool_buff_V_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 85 [2/2] (3.25ns)   --->   "%value_V = load i16* %pool_buff_V_addr_1, align 2" [lenet_hls/pool_layers.cpp:195]   --->   Operation 85 'load' 'value_V' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 169> <RAM>
ST_7 : Operation 86 [1/1] (0.95ns)   --->   "%tmp_12 = icmp eq i2 %m, 1" [lenet_hls/pool_layers.cpp:201]   --->   Operation 86 'icmp' 'tmp_12' <Predicate = (!exitcond)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp_3, %tmp_12" [lenet_hls/pool_layers.cpp:201]   --->   Operation 87 'and' 'or_cond' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str10, i32 %tmp_10)" [lenet_hls/pool_layers.cpp:208]   --->   Operation 88 'specregionend' 'empty_27' <Predicate = (exitcond)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "br label %6" [lenet_hls/pool_layers.cpp:188]   --->   Operation 89 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.43>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_V_load = load i16* %tmp_V" [lenet_hls/pool_layers.cpp:199]   --->   Operation 90 'load' 'tmp_V_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str11) nounwind" [lenet_hls/pool_layers.cpp:189]   --->   Operation 91 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node value_V_3)   --->   "%tmp_6 = or i1 %tmp_14, %tmp_13" [lenet_hls/pool_layers.cpp:193]   --->   Operation 92 'or' 'tmp_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/2] (3.25ns)   --->   "%value_V = load i16* %pool_buff_V_addr_1, align 2" [lenet_hls/pool_layers.cpp:195]   --->   Operation 93 'load' 'value_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 169> <RAM>
ST_8 : Operation 94 [1/1] (2.42ns)   --->   "%tmp_11 = icmp sgt i16 %tmp_V_load, %value_V" [lenet_hls/pool_layers.cpp:199]   --->   Operation 94 'icmp' 'tmp_11' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node value_V_3)   --->   "%value_V_1 = select i1 %tmp_11, i16 %tmp_V_load, i16 %value_V" [lenet_hls/pool_layers.cpp:199]   --->   Operation 95 'select' 'value_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.97ns) (out node of the LUT)   --->   "%value_V_3 = select i1 %tmp_6, i16 %value_V_1, i16 %value_V" [lenet_hls/pool_layers.cpp:195]   --->   Operation 96 'select' 'value_V_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %_ZN8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11, label %_ifconv.._crit_edge72.backedge_crit_edge" [lenet_hls/pool_layers.cpp:201]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (1.76ns)   --->   "store i16 %value_V_3, i16* %tmp_V" [lenet_hls/pool_layers.cpp:195]   --->   Operation 98 'store' <Predicate = (!or_cond)> <Delay = 1.76>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "br label %._crit_edge72.backedge" [lenet_hls/pool_layers.cpp:201]   --->   Operation 99 'br' <Predicate = (!or_cond)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.63>
ST_9 : Operation 100 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %value_V_3)" [lenet_hls/pool_layers.cpp:202]   --->   Operation 100 'write' <Predicate = (or_cond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_9 : Operation 101 [1/1] (1.76ns)   --->   "store i16 0, i16* %tmp_V"   --->   Operation 101 'store' <Predicate = (or_cond)> <Delay = 1.76>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "br label %._crit_edge72.backedge" [lenet_hls/pool_layers.cpp:206]   --->   Operation 102 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "br label %._crit_edge72"   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_V              (alloca           ) [ 0111111111]
empty              (specinterface    ) [ 0000000000]
empty_20           (specinterface    ) [ 0000000000]
pool_buff_V        (alloca           ) [ 0011111111]
StgValue_14        (store            ) [ 0000000000]
StgValue_15        (br               ) [ 0111111111]
k                  (phi              ) [ 0010000000]
exitcond1          (icmp             ) [ 0011111111]
empty_21           (speclooptripcount) [ 0000000000]
k_1                (add              ) [ 0111111111]
StgValue_20        (br               ) [ 0000000000]
StgValue_21        (specloopname     ) [ 0000000000]
tmp                (specregionbegin  ) [ 0001111111]
StgValue_23        (br               ) [ 0011111111]
StgValue_24        (ret              ) [ 0000000000]
p                  (phi              ) [ 0001000000]
exitcond2          (icmp             ) [ 0011111111]
empty_22           (speclooptripcount) [ 0000000000]
p_1                (add              ) [ 0011111111]
StgValue_29        (br               ) [ 0000000000]
StgValue_30        (specloopname     ) [ 0000000000]
tmp_2              (zext             ) [ 0000000000]
tmp_V_1            (read             ) [ 0000000000]
pool_buff_V_addr   (getelementptr    ) [ 0000000000]
StgValue_34        (store            ) [ 0000000000]
StgValue_35        (br               ) [ 0011111111]
StgValue_36        (br               ) [ 0011111111]
i                  (phi              ) [ 0000111111]
tmp_5              (icmp             ) [ 0011111111]
empty_23           (speclooptripcount) [ 0000000000]
StgValue_40        (br               ) [ 0000000000]
StgValue_41        (specloopname     ) [ 0000000000]
tmp_8              (specregionbegin  ) [ 0000011111]
StgValue_43        (br               ) [ 0011111111]
empty_30           (specregionend    ) [ 0000000000]
StgValue_45        (br               ) [ 0111111111]
j                  (phi              ) [ 0000011111]
tmp_7              (icmp             ) [ 0011111111]
empty_24           (speclooptripcount) [ 0000000000]
StgValue_49        (br               ) [ 0000000000]
StgValue_50        (specloopname     ) [ 0000000000]
tmp_4              (specregionbegin  ) [ 0000001111]
StgValue_52        (br               ) [ 0011111111]
empty_29           (specregionend    ) [ 0000000000]
i_1                (add              ) [ 0011111111]
StgValue_55        (br               ) [ 0011111111]
l                  (phi              ) [ 0000001000]
l_cast9            (zext             ) [ 0000000000]
tmp_13             (trunc            ) [ 0000000111]
exitcond3          (icmp             ) [ 0011111111]
empty_25           (speclooptripcount) [ 0000000000]
l_1                (add              ) [ 0011111111]
StgValue_62        (br               ) [ 0000000000]
StgValue_63        (specloopname     ) [ 0000000000]
tmp_10             (specregionbegin  ) [ 0000000111]
tmp_s              (add              ) [ 0000000000]
tmp_cast_cast      (zext             ) [ 0000000000]
tmp_1              (mul              ) [ 0000000111]
tmp_3              (icmp             ) [ 0000000111]
StgValue_69        (br               ) [ 0011111111]
empty_28           (specregionend    ) [ 0000000000]
j_1                (add              ) [ 0011111111]
StgValue_72        (br               ) [ 0011111111]
m                  (phi              ) [ 0000000100]
m_cast7_cast       (zext             ) [ 0000000000]
tmp_14             (trunc            ) [ 0000000010]
exitcond           (icmp             ) [ 0011111111]
empty_26           (speclooptripcount) [ 0000000000]
m_1                (add              ) [ 0011111111]
StgValue_79        (br               ) [ 0000000000]
tmp1               (add              ) [ 0000000000]
tmp1_cast          (zext             ) [ 0000000000]
array_access       (add              ) [ 0000000000]
tmp_9              (zext             ) [ 0000000000]
pool_buff_V_addr_1 (getelementptr    ) [ 0000000010]
tmp_12             (icmp             ) [ 0000000000]
or_cond            (and              ) [ 0000000011]
empty_27           (specregionend    ) [ 0000000000]
StgValue_89        (br               ) [ 0011111111]
tmp_V_load         (load             ) [ 0000000000]
StgValue_91        (specloopname     ) [ 0000000000]
tmp_6              (or               ) [ 0000000000]
value_V            (load             ) [ 0000000000]
tmp_11             (icmp             ) [ 0000000000]
value_V_1          (select           ) [ 0000000000]
value_V_3          (select           ) [ 0000000001]
StgValue_97        (br               ) [ 0000000000]
StgValue_98        (store            ) [ 0000000000]
StgValue_99        (br               ) [ 0000000000]
StgValue_100       (write            ) [ 0000000000]
StgValue_101       (store            ) [ 0000000000]
StgValue_102       (br               ) [ 0000000000]
StgValue_103       (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str140"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str142"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str146"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str133"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_V_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="pool_buff_V_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_buff_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_V_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="StgValue_100_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="0" index="2" bw="16" slack="1"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_100/9 "/>
</bind>
</comp>

<comp id="125" class="1004" name="pool_buff_V_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="8" slack="0"/>
<pin id="129" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_buff_V_addr/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="16" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_34/3 value_V/7 "/>
</bind>
</comp>

<comp id="138" class="1004" name="pool_buff_V_addr_1_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_buff_V_addr_1/7 "/>
</bind>
</comp>

<comp id="145" class="1005" name="k_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="1"/>
<pin id="147" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="k_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="5" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="p_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="1"/>
<pin id="158" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="8" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/3 "/>
</bind>
</comp>

<comp id="167" class="1005" name="i_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="1"/>
<pin id="169" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="179" class="1005" name="j_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="1"/>
<pin id="181" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="j_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="4" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="191" class="1005" name="l_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="1"/>
<pin id="193" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="l_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="2" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l/6 "/>
</bind>
</comp>

<comp id="202" class="1005" name="m_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="1"/>
<pin id="204" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="m_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="2" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/7 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_101/9 "/>
</bind>
</comp>

<comp id="218" class="1004" name="exitcond1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="0" index="1" bw="5" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="k_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="exitcond2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_5_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_7_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="i_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="1"/>
<pin id="261" dir="0" index="1" bw="3" slack="0"/>
<pin id="262" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="l_cast9_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="0"/>
<pin id="267" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="l_cast9/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_13_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="0"/>
<pin id="271" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="273" class="1004" name="exitcond3_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="0"/>
<pin id="275" dir="0" index="1" bw="2" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="l_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="2" slack="0"/>
<pin id="282" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_1/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="2"/>
<pin id="287" dir="0" index="1" bw="2" slack="0"/>
<pin id="288" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_cast_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="5" slack="0"/>
<pin id="298" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_3_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="j_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="1"/>
<pin id="309" dir="0" index="1" bw="3" slack="0"/>
<pin id="310" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="m_cast7_cast_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast7_cast/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_14_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="exitcond_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2" slack="0"/>
<pin id="323" dir="0" index="1" bw="2" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="m_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="2" slack="0"/>
<pin id="330" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/7 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="2"/>
<pin id="335" dir="0" index="1" bw="2" slack="0"/>
<pin id="336" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/7 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp1_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/7 "/>
</bind>
</comp>

<comp id="343" class="1004" name="array_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="1"/>
<pin id="346" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="array_access/7 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_9_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_12_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="359" class="1004" name="or_cond_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_V_load_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="7"/>
<pin id="366" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_load/8 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_6_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="0" index="1" bw="1" slack="2"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_11_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="16" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="value_V_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="16" slack="0"/>
<pin id="380" dir="0" index="2" bw="16" slack="0"/>
<pin id="381" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="value_V_1/8 "/>
</bind>
</comp>

<comp id="385" class="1004" name="value_V_3_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="16" slack="0"/>
<pin id="388" dir="0" index="2" bw="16" slack="0"/>
<pin id="389" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="value_V_3/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="StgValue_98_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="16" slack="7"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_98/8 "/>
</bind>
</comp>

<comp id="398" class="1005" name="tmp_V_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="408" class="1005" name="k_1_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="5" slack="0"/>
<pin id="410" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="416" class="1005" name="p_1_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="0"/>
<pin id="418" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="427" class="1005" name="i_1_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="1"/>
<pin id="429" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_13_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="2"/>
<pin id="434" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="440" class="1005" name="l_1_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="0"/>
<pin id="442" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="l_1 "/>
</bind>
</comp>

<comp id="445" class="1005" name="tmp_1_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="1"/>
<pin id="447" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp_3_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="455" class="1005" name="j_1_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="1"/>
<pin id="457" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="460" class="1005" name="tmp_14_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="468" class="1005" name="m_1_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="0"/>
<pin id="470" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="473" class="1005" name="pool_buff_V_addr_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="1"/>
<pin id="475" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pool_buff_V_addr_1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="or_cond_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="482" class="1005" name="value_V_3_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="1"/>
<pin id="484" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="value_V_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="70" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="102" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="72" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="112" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="143"><net_src comp="72" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="138" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="148"><net_src comp="44" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="60" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="74" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="178"><net_src comp="171" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="182"><net_src comp="74" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="183" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="194"><net_src comp="88" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="88" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="149" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="149" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="160" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="62" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="160" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="66" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="160" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="251"><net_src comp="171" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="76" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="183" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="76" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="167" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="86" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="195" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="195" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="195" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="90" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="94" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="195" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="167" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="265" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="98" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="195" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="94" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="179" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="86" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="206" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="206" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="206" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="90" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="94" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="206" pin="4"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="179" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="313" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="333" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="343" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="357"><net_src comp="206" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="94" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="353" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="375"><net_src comp="364" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="131" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="364" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="131" pin="3"/><net_sink comp="377" pin=2"/></net>

<net id="390"><net_src comp="367" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="377" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="131" pin="3"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="104" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="411"><net_src comp="224" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="419"><net_src comp="236" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="430"><net_src comp="259" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="435"><net_src comp="269" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="443"><net_src comp="279" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="448"><net_src comp="295" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="453"><net_src comp="301" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="458"><net_src comp="307" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="463"><net_src comp="317" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="471"><net_src comp="327" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="476"><net_src comp="138" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="481"><net_src comp="359" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="385" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="118" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {9 }
 - Input state : 
	Port: pool2 : in_V_V | {3 }
  - Chain level:
	State 1
		StgValue_14 : 1
	State 2
		exitcond1 : 1
		k_1 : 1
		StgValue_20 : 2
	State 3
		exitcond2 : 1
		p_1 : 1
		StgValue_29 : 2
		tmp_2 : 1
		pool_buff_V_addr : 2
		StgValue_34 : 3
	State 4
		tmp_5 : 1
		StgValue_40 : 2
	State 5
		tmp_7 : 1
		StgValue_49 : 2
	State 6
		l_cast9 : 1
		tmp_13 : 1
		exitcond3 : 1
		l_1 : 1
		StgValue_62 : 2
		tmp_s : 2
		tmp_cast_cast : 3
		tmp_1 : 4
		tmp_3 : 1
	State 7
		m_cast7_cast : 1
		tmp_14 : 1
		exitcond : 1
		m_1 : 1
		StgValue_79 : 2
		tmp1 : 2
		tmp1_cast : 3
		array_access : 4
		tmp_9 : 5
		pool_buff_V_addr_1 : 6
		value_V : 7
		tmp_12 : 1
		or_cond : 2
	State 8
		tmp_11 : 1
		value_V_1 : 2
		value_V_3 : 3
		StgValue_98 : 4
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |         k_1_fu_224        |    0    |    0    |    15   |
|          |         p_1_fu_236        |    0    |    0    |    15   |
|          |         i_1_fu_259        |    0    |    0    |    13   |
|          |         l_1_fu_279        |    0    |    0    |    10   |
|    add   |        tmp_s_fu_285       |    0    |    0    |    13   |
|          |         j_1_fu_307        |    0    |    0    |    13   |
|          |         m_1_fu_327        |    0    |    0    |    10   |
|          |        tmp1_fu_333        |    0    |    0    |    13   |
|          |    array_access_fu_343    |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|          |      exitcond1_fu_218     |    0    |    0    |    11   |
|          |      exitcond2_fu_230     |    0    |    0    |    11   |
|          |        tmp_5_fu_247       |    0    |    0    |    9    |
|          |        tmp_7_fu_253       |    0    |    0    |    9    |
|   icmp   |      exitcond3_fu_273     |    0    |    0    |    8    |
|          |        tmp_3_fu_301       |    0    |    0    |    8    |
|          |      exitcond_fu_321      |    0    |    0    |    8    |
|          |       tmp_12_fu_353       |    0    |    0    |    8    |
|          |       tmp_11_fu_371       |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|  select  |      value_V_1_fu_377     |    0    |    0    |    16   |
|          |      value_V_3_fu_385     |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|    mul   |        tmp_1_fu_295       |    0    |    0    |    17   |
|----------|---------------------------|---------|---------|---------|
|    and   |       or_cond_fu_359      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    or    |        tmp_6_fu_367       |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|   read   |    tmp_V_1_read_fu_112    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  | StgValue_100_write_fu_118 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_2_fu_242       |    0    |    0    |    0    |
|          |       l_cast9_fu_265      |    0    |    0    |    0    |
|   zext   |    tmp_cast_cast_fu_291   |    0    |    0    |    0    |
|          |    m_cast7_cast_fu_313    |    0    |    0    |    0    |
|          |      tmp1_cast_fu_339     |    0    |    0    |    0    |
|          |        tmp_9_fu_348       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |       tmp_13_fu_269       |    0    |    0    |    0    |
|          |       tmp_14_fu_317       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    0    |    0    |   255   |
|----------|---------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|pool_buff_V|    1   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    1   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|        i_1_reg_427       |    4   |
|         i_reg_167        |    4   |
|        j_1_reg_455       |    4   |
|         j_reg_179        |    4   |
|        k_1_reg_408       |    5   |
|         k_reg_145        |    5   |
|        l_1_reg_440       |    2   |
|         l_reg_191        |    2   |
|        m_1_reg_468       |    2   |
|         m_reg_202        |    2   |
|      or_cond_reg_478     |    1   |
|        p_1_reg_416       |    8   |
|         p_reg_156        |    8   |
|pool_buff_V_addr_1_reg_473|    8   |
|      tmp_13_reg_432      |    1   |
|      tmp_14_reg_460      |    1   |
|       tmp_1_reg_445      |    8   |
|       tmp_3_reg_450      |    1   |
|       tmp_V_reg_398      |   16   |
|     value_V_3_reg_482    |   16   |
+--------------------------+--------+
|           Total          |   102  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_131 |  p0  |   3  |   8  |   24   ||    15   |
|     i_reg_167     |  p0  |   2  |   4  |    8   ||    9    |
|     j_reg_179     |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   || 5.35275 ||    33   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |    0   |   255  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   33   |
|  Register |    -   |    -   |    -   |   102  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    0   |    5   |   102  |   288  |
+-----------+--------+--------+--------+--------+--------+
