vendor_name = ModelSim
source_file = 1, clock_1Hz.v
source_file = 1, D:/Homework/CE213/Lab/Lab03/Test/Test.v
source_file = 1, D:/Homework/CE213/Lab/Lab03/Test/output_files/Waveform.vwf
source_file = 1, D:/Homework/CE213/Lab/Lab03/Test/db/Test.cbx.xml
design_name = Test
instance = comp, \Add0~2 , Add0~2, Test, 1
instance = comp, \Add0~4 , Add0~4, Test, 1
instance = comp, \Add0~8 , Add0~8, Test, 1
instance = comp, \Add0~16 , Add0~16, Test, 1
instance = comp, \Add0~32 , Add0~32, Test, 1
instance = comp, \Add0~46 , Add0~46, Test, 1
instance = comp, \Add0~48 , Add0~48, Test, 1
instance = comp, \count[8] , count[8], Test, 1
instance = comp, \count[4] , count[4], Test, 1
instance = comp, \count[2] , count[2], Test, 1
instance = comp, \count[1] , count[1], Test, 1
instance = comp, \Equal0~2 , Equal0~2, Test, 1
instance = comp, \count[16] , count[16], Test, 1
instance = comp, \count[24] , count[24], Test, 1
instance = comp, \count~5 , count~5, Test, 1
instance = comp, \count~8 , count~8, Test, 1
instance = comp, \clk_50~I , clk_50, Test, 1
instance = comp, \clk_50~clkctrl , clk_50~clkctrl, Test, 1
instance = comp, \Add0~0 , Add0~0, Test, 1
instance = comp, \count[0] , count[0], Test, 1
instance = comp, \Add0~6 , Add0~6, Test, 1
instance = comp, \count[3] , count[3], Test, 1
instance = comp, \Add0~10 , Add0~10, Test, 1
instance = comp, \count[5] , count[5], Test, 1
instance = comp, \Add0~12 , Add0~12, Test, 1
instance = comp, \count~2 , count~2, Test, 1
instance = comp, \count[6] , count[6], Test, 1
instance = comp, \Add0~14 , Add0~14, Test, 1
instance = comp, \count[7] , count[7], Test, 1
instance = comp, \Add0~18 , Add0~18, Test, 1
instance = comp, \count[9] , count[9], Test, 1
instance = comp, \Add0~20 , Add0~20, Test, 1
instance = comp, \count[10] , count[10], Test, 1
instance = comp, \Add0~22 , Add0~22, Test, 1
instance = comp, \count~1 , count~1, Test, 1
instance = comp, \count[11] , count[11], Test, 1
instance = comp, \Add0~24 , Add0~24, Test, 1
instance = comp, \count~0 , count~0, Test, 1
instance = comp, \count[12] , count[12], Test, 1
instance = comp, \Add0~26 , Add0~26, Test, 1
instance = comp, \count~3 , count~3, Test, 1
instance = comp, \count[13] , count[13], Test, 1
instance = comp, \Add0~28 , Add0~28, Test, 1
instance = comp, \Add0~30 , Add0~30, Test, 1
instance = comp, \Add0~34 , Add0~34, Test, 1
instance = comp, \Add0~36 , Add0~36, Test, 1
instance = comp, \count~6 , count~6, Test, 1
instance = comp, \count[18] , count[18], Test, 1
instance = comp, \Add0~38 , Add0~38, Test, 1
instance = comp, \count~7 , count~7, Test, 1
instance = comp, \count[19] , count[19], Test, 1
instance = comp, \Add0~40 , Add0~40, Test, 1
instance = comp, \count~9 , count~9, Test, 1
instance = comp, \count[20] , count[20], Test, 1
instance = comp, \Add0~42 , Add0~42, Test, 1
instance = comp, \count~10 , count~10, Test, 1
instance = comp, \count[21] , count[21], Test, 1
instance = comp, \Add0~44 , Add0~44, Test, 1
instance = comp, \count~11 , count~11, Test, 1
instance = comp, \count[22] , count[22], Test, 1
instance = comp, \count[23] , count[23], Test, 1
instance = comp, \Equal0~6 , Equal0~6, Test, 1
instance = comp, \count[17] , count[17], Test, 1
instance = comp, \Equal0~5 , Equal0~5, Test, 1
instance = comp, \count~4 , count~4, Test, 1
instance = comp, \count[14] , count[14], Test, 1
instance = comp, \count[15] , count[15], Test, 1
instance = comp, \Equal0~3 , Equal0~3, Test, 1
instance = comp, \Equal0~0 , Equal0~0, Test, 1
instance = comp, \Equal0~1 , Equal0~1, Test, 1
instance = comp, \Equal0~4 , Equal0~4, Test, 1
instance = comp, \Equal0~7 , Equal0~7, Test, 1
instance = comp, \clk_1Hz~0 , clk_1Hz~0, Test, 1
instance = comp, \clk_1Hz~reg0 , clk_1Hz~reg0, Test, 1
instance = comp, \clk_1Hz~I , clk_1Hz, Test, 1
