
00X_4_PWM_SERVO_MOTOR_CONTROL_.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002de4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08002ef0  08002ef0  00012ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f48  08002f48  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08002f48  08002f48  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002f48  08002f48  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f48  08002f48  00012f48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002f4c  08002f4c  00012f4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08002f50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000068  08002fb8  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08002fb8  00020220  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007dc7  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000016f9  00000000  00000000  00027e9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009f0  00000000  00000000  00029598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000079d  00000000  00000000  00029f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017fec  00000000  00000000  0002a725  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ac72  00000000  00000000  00042711  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00089985  00000000  00000000  0004d383  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003048  00000000  00000000  000d6d08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  000d9d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08002ed8 	.word	0x08002ed8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08002ed8 	.word	0x08002ed8

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 faa1 	bl	8000698 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f831 	bl	80001bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f8e7 	bl	800032c <MX_GPIO_Init>
  MX_TIM2_Init();
 800015e:	f000 f86f 	bl	8000240 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000162:	2108      	movs	r1, #8
 8000164:	4813      	ldr	r0, [pc, #76]	; (80001b4 <main+0x68>)
 8000166:	f001 fa3d 	bl	80015e4 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800016a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800016e:	4812      	ldr	r0, [pc, #72]	; (80001b8 <main+0x6c>)
 8000170:	f000 fd98 	bl	8000ca4 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 8000174:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000178:	f000 faf0 	bl	800075c <HAL_Delay>
	    int x;
	    for(x=250; x<1250; x=x+1)
 800017c:	23fa      	movs	r3, #250	; 0xfa
 800017e:	607b      	str	r3, [r7, #4]
 8000180:	e009      	b.n	8000196 <main+0x4a>
	    {
	      __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3, x);
 8000182:	4b0c      	ldr	r3, [pc, #48]	; (80001b4 <main+0x68>)
 8000184:	681b      	ldr	r3, [r3, #0]
 8000186:	687a      	ldr	r2, [r7, #4]
 8000188:	63da      	str	r2, [r3, #60]	; 0x3c
	      HAL_Delay(3);
 800018a:	2003      	movs	r0, #3
 800018c:	f000 fae6 	bl	800075c <HAL_Delay>
	    for(x=250; x<1250; x=x+1)
 8000190:	687b      	ldr	r3, [r7, #4]
 8000192:	3301      	adds	r3, #1
 8000194:	607b      	str	r3, [r7, #4]
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	f240 42e1 	movw	r2, #1249	; 0x4e1
 800019c:	4293      	cmp	r3, r2
 800019e:	ddf0      	ble.n	8000182 <main+0x36>
	    }
	    int loop_count = 1;
 80001a0:	2301      	movs	r3, #1
 80001a2:	603b      	str	r3, [r7, #0]
	    printf(loop_count);
 80001a4:	683b      	ldr	r3, [r7, #0]
 80001a6:	4618      	mov	r0, r3
 80001a8:	f002 f818 	bl	80021dc <iprintf>
	    loop_count++;
 80001ac:	683b      	ldr	r3, [r7, #0]
 80001ae:	3301      	adds	r3, #1
 80001b0:	603b      	str	r3, [r7, #0]
  {
 80001b2:	e7da      	b.n	800016a <main+0x1e>
 80001b4:	20000084 	.word	0x20000084
 80001b8:	40011000 	.word	0x40011000

080001bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001bc:	b580      	push	{r7, lr}
 80001be:	b090      	sub	sp, #64	; 0x40
 80001c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001c2:	f107 0318 	add.w	r3, r7, #24
 80001c6:	2228      	movs	r2, #40	; 0x28
 80001c8:	2100      	movs	r1, #0
 80001ca:	4618      	mov	r0, r3
 80001cc:	f002 f85b 	bl	8002286 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d0:	1d3b      	adds	r3, r7, #4
 80001d2:	2200      	movs	r2, #0
 80001d4:	601a      	str	r2, [r3, #0]
 80001d6:	605a      	str	r2, [r3, #4]
 80001d8:	609a      	str	r2, [r3, #8]
 80001da:	60da      	str	r2, [r3, #12]
 80001dc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001de:	2302      	movs	r3, #2
 80001e0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001e2:	2301      	movs	r3, #1
 80001e4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001e6:	2310      	movs	r3, #16
 80001e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001ea:	2302      	movs	r3, #2
 80001ec:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80001ee:	2300      	movs	r3, #0
 80001f0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001f2:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80001f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001f8:	f107 0318 	add.w	r3, r7, #24
 80001fc:	4618      	mov	r0, r3
 80001fe:	f000 fd6b 	bl	8000cd8 <HAL_RCC_OscConfig>
 8000202:	4603      	mov	r3, r0
 8000204:	2b00      	cmp	r3, #0
 8000206:	d001      	beq.n	800020c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000208:	f000 f8d0 	bl	80003ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800020c:	230f      	movs	r3, #15
 800020e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000210:	2302      	movs	r3, #2
 8000212:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000214:	2300      	movs	r3, #0
 8000216:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000218:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800021c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800021e:	2300      	movs	r3, #0
 8000220:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000222:	1d3b      	adds	r3, r7, #4
 8000224:	2102      	movs	r1, #2
 8000226:	4618      	mov	r0, r3
 8000228:	f000 ffd8 	bl	80011dc <HAL_RCC_ClockConfig>
 800022c:	4603      	mov	r3, r0
 800022e:	2b00      	cmp	r3, #0
 8000230:	d001      	beq.n	8000236 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000232:	f000 f8bb 	bl	80003ac <Error_Handler>
  }
}
 8000236:	bf00      	nop
 8000238:	3740      	adds	r7, #64	; 0x40
 800023a:	46bd      	mov	sp, r7
 800023c:	bd80      	pop	{r7, pc}
	...

08000240 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b08e      	sub	sp, #56	; 0x38
 8000244:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000246:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800024a:	2200      	movs	r2, #0
 800024c:	601a      	str	r2, [r3, #0]
 800024e:	605a      	str	r2, [r3, #4]
 8000250:	609a      	str	r2, [r3, #8]
 8000252:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000254:	f107 0320 	add.w	r3, r7, #32
 8000258:	2200      	movs	r2, #0
 800025a:	601a      	str	r2, [r3, #0]
 800025c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800025e:	1d3b      	adds	r3, r7, #4
 8000260:	2200      	movs	r2, #0
 8000262:	601a      	str	r2, [r3, #0]
 8000264:	605a      	str	r2, [r3, #4]
 8000266:	609a      	str	r2, [r3, #8]
 8000268:	60da      	str	r2, [r3, #12]
 800026a:	611a      	str	r2, [r3, #16]
 800026c:	615a      	str	r2, [r3, #20]
 800026e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000270:	4b2d      	ldr	r3, [pc, #180]	; (8000328 <MX_TIM2_Init+0xe8>)
 8000272:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000276:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 8000278:	4b2b      	ldr	r3, [pc, #172]	; (8000328 <MX_TIM2_Init+0xe8>)
 800027a:	220f      	movs	r2, #15
 800027c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800027e:	4b2a      	ldr	r3, [pc, #168]	; (8000328 <MX_TIM2_Init+0xe8>)
 8000280:	2200      	movs	r2, #0
 8000282:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8000284:	4b28      	ldr	r3, [pc, #160]	; (8000328 <MX_TIM2_Init+0xe8>)
 8000286:	f242 720f 	movw	r2, #9999	; 0x270f
 800028a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800028c:	4b26      	ldr	r3, [pc, #152]	; (8000328 <MX_TIM2_Init+0xe8>)
 800028e:	2200      	movs	r2, #0
 8000290:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000292:	4b25      	ldr	r3, [pc, #148]	; (8000328 <MX_TIM2_Init+0xe8>)
 8000294:	2200      	movs	r2, #0
 8000296:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000298:	4823      	ldr	r0, [pc, #140]	; (8000328 <MX_TIM2_Init+0xe8>)
 800029a:	f001 f8fb 	bl	8001494 <HAL_TIM_Base_Init>
 800029e:	4603      	mov	r3, r0
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d001      	beq.n	80002a8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80002a4:	f000 f882 	bl	80003ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80002a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80002ac:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80002ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002b2:	4619      	mov	r1, r3
 80002b4:	481c      	ldr	r0, [pc, #112]	; (8000328 <MX_TIM2_Init+0xe8>)
 80002b6:	f001 faf9 	bl	80018ac <HAL_TIM_ConfigClockSource>
 80002ba:	4603      	mov	r3, r0
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d001      	beq.n	80002c4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80002c0:	f000 f874 	bl	80003ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80002c4:	4818      	ldr	r0, [pc, #96]	; (8000328 <MX_TIM2_Init+0xe8>)
 80002c6:	f001 f934 	bl	8001532 <HAL_TIM_PWM_Init>
 80002ca:	4603      	mov	r3, r0
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d001      	beq.n	80002d4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80002d0:	f000 f86c 	bl	80003ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80002d4:	2300      	movs	r3, #0
 80002d6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80002d8:	2300      	movs	r3, #0
 80002da:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80002dc:	f107 0320 	add.w	r3, r7, #32
 80002e0:	4619      	mov	r1, r3
 80002e2:	4811      	ldr	r0, [pc, #68]	; (8000328 <MX_TIM2_Init+0xe8>)
 80002e4:	f001 fe5a 	bl	8001f9c <HAL_TIMEx_MasterConfigSynchronization>
 80002e8:	4603      	mov	r3, r0
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d001      	beq.n	80002f2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80002ee:	f000 f85d 	bl	80003ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80002f2:	2360      	movs	r3, #96	; 0x60
 80002f4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80002f6:	2300      	movs	r3, #0
 80002f8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80002fa:	2300      	movs	r3, #0
 80002fc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80002fe:	2300      	movs	r3, #0
 8000300:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000302:	1d3b      	adds	r3, r7, #4
 8000304:	2208      	movs	r2, #8
 8000306:	4619      	mov	r1, r3
 8000308:	4807      	ldr	r0, [pc, #28]	; (8000328 <MX_TIM2_Init+0xe8>)
 800030a:	f001 fa0d 	bl	8001728 <HAL_TIM_PWM_ConfigChannel>
 800030e:	4603      	mov	r3, r0
 8000310:	2b00      	cmp	r3, #0
 8000312:	d001      	beq.n	8000318 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000314:	f000 f84a 	bl	80003ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000318:	4803      	ldr	r0, [pc, #12]	; (8000328 <MX_TIM2_Init+0xe8>)
 800031a:	f000 f89b 	bl	8000454 <HAL_TIM_MspPostInit>

}
 800031e:	bf00      	nop
 8000320:	3738      	adds	r7, #56	; 0x38
 8000322:	46bd      	mov	sp, r7
 8000324:	bd80      	pop	{r7, pc}
 8000326:	bf00      	nop
 8000328:	20000084 	.word	0x20000084

0800032c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b086      	sub	sp, #24
 8000330:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000332:	f107 0308 	add.w	r3, r7, #8
 8000336:	2200      	movs	r2, #0
 8000338:	601a      	str	r2, [r3, #0]
 800033a:	605a      	str	r2, [r3, #4]
 800033c:	609a      	str	r2, [r3, #8]
 800033e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000340:	4b18      	ldr	r3, [pc, #96]	; (80003a4 <MX_GPIO_Init+0x78>)
 8000342:	699b      	ldr	r3, [r3, #24]
 8000344:	4a17      	ldr	r2, [pc, #92]	; (80003a4 <MX_GPIO_Init+0x78>)
 8000346:	f043 0310 	orr.w	r3, r3, #16
 800034a:	6193      	str	r3, [r2, #24]
 800034c:	4b15      	ldr	r3, [pc, #84]	; (80003a4 <MX_GPIO_Init+0x78>)
 800034e:	699b      	ldr	r3, [r3, #24]
 8000350:	f003 0310 	and.w	r3, r3, #16
 8000354:	607b      	str	r3, [r7, #4]
 8000356:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000358:	4b12      	ldr	r3, [pc, #72]	; (80003a4 <MX_GPIO_Init+0x78>)
 800035a:	699b      	ldr	r3, [r3, #24]
 800035c:	4a11      	ldr	r2, [pc, #68]	; (80003a4 <MX_GPIO_Init+0x78>)
 800035e:	f043 0304 	orr.w	r3, r3, #4
 8000362:	6193      	str	r3, [r2, #24]
 8000364:	4b0f      	ldr	r3, [pc, #60]	; (80003a4 <MX_GPIO_Init+0x78>)
 8000366:	699b      	ldr	r3, [r3, #24]
 8000368:	f003 0304 	and.w	r3, r3, #4
 800036c:	603b      	str	r3, [r7, #0]
 800036e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000370:	2200      	movs	r2, #0
 8000372:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000376:	480c      	ldr	r0, [pc, #48]	; (80003a8 <MX_GPIO_Init+0x7c>)
 8000378:	f000 fc7c 	bl	8000c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800037c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000380:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000382:	2301      	movs	r3, #1
 8000384:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000386:	2300      	movs	r3, #0
 8000388:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800038a:	2302      	movs	r3, #2
 800038c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800038e:	f107 0308 	add.w	r3, r7, #8
 8000392:	4619      	mov	r1, r3
 8000394:	4804      	ldr	r0, [pc, #16]	; (80003a8 <MX_GPIO_Init+0x7c>)
 8000396:	f000 fae9 	bl	800096c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800039a:	bf00      	nop
 800039c:	3718      	adds	r7, #24
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	bf00      	nop
 80003a4:	40021000 	.word	0x40021000
 80003a8:	40011000 	.word	0x40011000

080003ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003ac:	b480      	push	{r7}
 80003ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003b0:	b672      	cpsid	i
}
 80003b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003b4:	e7fe      	b.n	80003b4 <Error_Handler+0x8>
	...

080003b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003b8:	b480      	push	{r7}
 80003ba:	b085      	sub	sp, #20
 80003bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003be:	4b15      	ldr	r3, [pc, #84]	; (8000414 <HAL_MspInit+0x5c>)
 80003c0:	699b      	ldr	r3, [r3, #24]
 80003c2:	4a14      	ldr	r2, [pc, #80]	; (8000414 <HAL_MspInit+0x5c>)
 80003c4:	f043 0301 	orr.w	r3, r3, #1
 80003c8:	6193      	str	r3, [r2, #24]
 80003ca:	4b12      	ldr	r3, [pc, #72]	; (8000414 <HAL_MspInit+0x5c>)
 80003cc:	699b      	ldr	r3, [r3, #24]
 80003ce:	f003 0301 	and.w	r3, r3, #1
 80003d2:	60bb      	str	r3, [r7, #8]
 80003d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003d6:	4b0f      	ldr	r3, [pc, #60]	; (8000414 <HAL_MspInit+0x5c>)
 80003d8:	69db      	ldr	r3, [r3, #28]
 80003da:	4a0e      	ldr	r2, [pc, #56]	; (8000414 <HAL_MspInit+0x5c>)
 80003dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003e0:	61d3      	str	r3, [r2, #28]
 80003e2:	4b0c      	ldr	r3, [pc, #48]	; (8000414 <HAL_MspInit+0x5c>)
 80003e4:	69db      	ldr	r3, [r3, #28]
 80003e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003ea:	607b      	str	r3, [r7, #4]
 80003ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003ee:	4b0a      	ldr	r3, [pc, #40]	; (8000418 <HAL_MspInit+0x60>)
 80003f0:	685b      	ldr	r3, [r3, #4]
 80003f2:	60fb      	str	r3, [r7, #12]
 80003f4:	68fb      	ldr	r3, [r7, #12]
 80003f6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80003fa:	60fb      	str	r3, [r7, #12]
 80003fc:	68fb      	ldr	r3, [r7, #12]
 80003fe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000402:	60fb      	str	r3, [r7, #12]
 8000404:	4a04      	ldr	r2, [pc, #16]	; (8000418 <HAL_MspInit+0x60>)
 8000406:	68fb      	ldr	r3, [r7, #12]
 8000408:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800040a:	bf00      	nop
 800040c:	3714      	adds	r7, #20
 800040e:	46bd      	mov	sp, r7
 8000410:	bc80      	pop	{r7}
 8000412:	4770      	bx	lr
 8000414:	40021000 	.word	0x40021000
 8000418:	40010000 	.word	0x40010000

0800041c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800041c:	b480      	push	{r7}
 800041e:	b085      	sub	sp, #20
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800042c:	d10b      	bne.n	8000446 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800042e:	4b08      	ldr	r3, [pc, #32]	; (8000450 <HAL_TIM_Base_MspInit+0x34>)
 8000430:	69db      	ldr	r3, [r3, #28]
 8000432:	4a07      	ldr	r2, [pc, #28]	; (8000450 <HAL_TIM_Base_MspInit+0x34>)
 8000434:	f043 0301 	orr.w	r3, r3, #1
 8000438:	61d3      	str	r3, [r2, #28]
 800043a:	4b05      	ldr	r3, [pc, #20]	; (8000450 <HAL_TIM_Base_MspInit+0x34>)
 800043c:	69db      	ldr	r3, [r3, #28]
 800043e:	f003 0301 	and.w	r3, r3, #1
 8000442:	60fb      	str	r3, [r7, #12]
 8000444:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000446:	bf00      	nop
 8000448:	3714      	adds	r7, #20
 800044a:	46bd      	mov	sp, r7
 800044c:	bc80      	pop	{r7}
 800044e:	4770      	bx	lr
 8000450:	40021000 	.word	0x40021000

08000454 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b088      	sub	sp, #32
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800045c:	f107 0310 	add.w	r3, r7, #16
 8000460:	2200      	movs	r2, #0
 8000462:	601a      	str	r2, [r3, #0]
 8000464:	605a      	str	r2, [r3, #4]
 8000466:	609a      	str	r2, [r3, #8]
 8000468:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000472:	d117      	bne.n	80004a4 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000474:	4b0d      	ldr	r3, [pc, #52]	; (80004ac <HAL_TIM_MspPostInit+0x58>)
 8000476:	699b      	ldr	r3, [r3, #24]
 8000478:	4a0c      	ldr	r2, [pc, #48]	; (80004ac <HAL_TIM_MspPostInit+0x58>)
 800047a:	f043 0304 	orr.w	r3, r3, #4
 800047e:	6193      	str	r3, [r2, #24]
 8000480:	4b0a      	ldr	r3, [pc, #40]	; (80004ac <HAL_TIM_MspPostInit+0x58>)
 8000482:	699b      	ldr	r3, [r3, #24]
 8000484:	f003 0304 	and.w	r3, r3, #4
 8000488:	60fb      	str	r3, [r7, #12]
 800048a:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800048c:	2304      	movs	r3, #4
 800048e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000490:	2302      	movs	r3, #2
 8000492:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000494:	2302      	movs	r3, #2
 8000496:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000498:	f107 0310 	add.w	r3, r7, #16
 800049c:	4619      	mov	r1, r3
 800049e:	4804      	ldr	r0, [pc, #16]	; (80004b0 <HAL_TIM_MspPostInit+0x5c>)
 80004a0:	f000 fa64 	bl	800096c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80004a4:	bf00      	nop
 80004a6:	3720      	adds	r7, #32
 80004a8:	46bd      	mov	sp, r7
 80004aa:	bd80      	pop	{r7, pc}
 80004ac:	40021000 	.word	0x40021000
 80004b0:	40010800 	.word	0x40010800

080004b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004b4:	b480      	push	{r7}
 80004b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004b8:	e7fe      	b.n	80004b8 <NMI_Handler+0x4>

080004ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004ba:	b480      	push	{r7}
 80004bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004be:	e7fe      	b.n	80004be <HardFault_Handler+0x4>

080004c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004c0:	b480      	push	{r7}
 80004c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004c4:	e7fe      	b.n	80004c4 <MemManage_Handler+0x4>

080004c6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004c6:	b480      	push	{r7}
 80004c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004ca:	e7fe      	b.n	80004ca <BusFault_Handler+0x4>

080004cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004cc:	b480      	push	{r7}
 80004ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004d0:	e7fe      	b.n	80004d0 <UsageFault_Handler+0x4>

080004d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004d2:	b480      	push	{r7}
 80004d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004d6:	bf00      	nop
 80004d8:	46bd      	mov	sp, r7
 80004da:	bc80      	pop	{r7}
 80004dc:	4770      	bx	lr

080004de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004de:	b480      	push	{r7}
 80004e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004e2:	bf00      	nop
 80004e4:	46bd      	mov	sp, r7
 80004e6:	bc80      	pop	{r7}
 80004e8:	4770      	bx	lr

080004ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004ea:	b480      	push	{r7}
 80004ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004ee:	bf00      	nop
 80004f0:	46bd      	mov	sp, r7
 80004f2:	bc80      	pop	{r7}
 80004f4:	4770      	bx	lr

080004f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004f6:	b580      	push	{r7, lr}
 80004f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004fa:	f000 f913 	bl	8000724 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004fe:	bf00      	nop
 8000500:	bd80      	pop	{r7, pc}

08000502 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000502:	b580      	push	{r7, lr}
 8000504:	b086      	sub	sp, #24
 8000506:	af00      	add	r7, sp, #0
 8000508:	60f8      	str	r0, [r7, #12]
 800050a:	60b9      	str	r1, [r7, #8]
 800050c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800050e:	2300      	movs	r3, #0
 8000510:	617b      	str	r3, [r7, #20]
 8000512:	e00a      	b.n	800052a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000514:	f3af 8000 	nop.w
 8000518:	4601      	mov	r1, r0
 800051a:	68bb      	ldr	r3, [r7, #8]
 800051c:	1c5a      	adds	r2, r3, #1
 800051e:	60ba      	str	r2, [r7, #8]
 8000520:	b2ca      	uxtb	r2, r1
 8000522:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000524:	697b      	ldr	r3, [r7, #20]
 8000526:	3301      	adds	r3, #1
 8000528:	617b      	str	r3, [r7, #20]
 800052a:	697a      	ldr	r2, [r7, #20]
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	429a      	cmp	r2, r3
 8000530:	dbf0      	blt.n	8000514 <_read+0x12>
  }

  return len;
 8000532:	687b      	ldr	r3, [r7, #4]
}
 8000534:	4618      	mov	r0, r3
 8000536:	3718      	adds	r7, #24
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}

0800053c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b086      	sub	sp, #24
 8000540:	af00      	add	r7, sp, #0
 8000542:	60f8      	str	r0, [r7, #12]
 8000544:	60b9      	str	r1, [r7, #8]
 8000546:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000548:	2300      	movs	r3, #0
 800054a:	617b      	str	r3, [r7, #20]
 800054c:	e009      	b.n	8000562 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800054e:	68bb      	ldr	r3, [r7, #8]
 8000550:	1c5a      	adds	r2, r3, #1
 8000552:	60ba      	str	r2, [r7, #8]
 8000554:	781b      	ldrb	r3, [r3, #0]
 8000556:	4618      	mov	r0, r3
 8000558:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800055c:	697b      	ldr	r3, [r7, #20]
 800055e:	3301      	adds	r3, #1
 8000560:	617b      	str	r3, [r7, #20]
 8000562:	697a      	ldr	r2, [r7, #20]
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	429a      	cmp	r2, r3
 8000568:	dbf1      	blt.n	800054e <_write+0x12>
  }
  return len;
 800056a:	687b      	ldr	r3, [r7, #4]
}
 800056c:	4618      	mov	r0, r3
 800056e:	3718      	adds	r7, #24
 8000570:	46bd      	mov	sp, r7
 8000572:	bd80      	pop	{r7, pc}

08000574 <_close>:

int _close(int file)
{
 8000574:	b480      	push	{r7}
 8000576:	b083      	sub	sp, #12
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800057c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000580:	4618      	mov	r0, r3
 8000582:	370c      	adds	r7, #12
 8000584:	46bd      	mov	sp, r7
 8000586:	bc80      	pop	{r7}
 8000588:	4770      	bx	lr

0800058a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800058a:	b480      	push	{r7}
 800058c:	b083      	sub	sp, #12
 800058e:	af00      	add	r7, sp, #0
 8000590:	6078      	str	r0, [r7, #4]
 8000592:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800059a:	605a      	str	r2, [r3, #4]
  return 0;
 800059c:	2300      	movs	r3, #0
}
 800059e:	4618      	mov	r0, r3
 80005a0:	370c      	adds	r7, #12
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bc80      	pop	{r7}
 80005a6:	4770      	bx	lr

080005a8 <_isatty>:

int _isatty(int file)
{
 80005a8:	b480      	push	{r7}
 80005aa:	b083      	sub	sp, #12
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80005b0:	2301      	movs	r3, #1
}
 80005b2:	4618      	mov	r0, r3
 80005b4:	370c      	adds	r7, #12
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bc80      	pop	{r7}
 80005ba:	4770      	bx	lr

080005bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80005bc:	b480      	push	{r7}
 80005be:	b085      	sub	sp, #20
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	60f8      	str	r0, [r7, #12]
 80005c4:	60b9      	str	r1, [r7, #8]
 80005c6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80005c8:	2300      	movs	r3, #0
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bc80      	pop	{r7}
 80005d2:	4770      	bx	lr

080005d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b086      	sub	sp, #24
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005dc:	4a14      	ldr	r2, [pc, #80]	; (8000630 <_sbrk+0x5c>)
 80005de:	4b15      	ldr	r3, [pc, #84]	; (8000634 <_sbrk+0x60>)
 80005e0:	1ad3      	subs	r3, r2, r3
 80005e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005e4:	697b      	ldr	r3, [r7, #20]
 80005e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005e8:	4b13      	ldr	r3, [pc, #76]	; (8000638 <_sbrk+0x64>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d102      	bne.n	80005f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005f0:	4b11      	ldr	r3, [pc, #68]	; (8000638 <_sbrk+0x64>)
 80005f2:	4a12      	ldr	r2, [pc, #72]	; (800063c <_sbrk+0x68>)
 80005f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80005f6:	4b10      	ldr	r3, [pc, #64]	; (8000638 <_sbrk+0x64>)
 80005f8:	681a      	ldr	r2, [r3, #0]
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	4413      	add	r3, r2
 80005fe:	693a      	ldr	r2, [r7, #16]
 8000600:	429a      	cmp	r2, r3
 8000602:	d207      	bcs.n	8000614 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000604:	f001 fe8e 	bl	8002324 <__errno>
 8000608:	4603      	mov	r3, r0
 800060a:	220c      	movs	r2, #12
 800060c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800060e:	f04f 33ff 	mov.w	r3, #4294967295
 8000612:	e009      	b.n	8000628 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000614:	4b08      	ldr	r3, [pc, #32]	; (8000638 <_sbrk+0x64>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800061a:	4b07      	ldr	r3, [pc, #28]	; (8000638 <_sbrk+0x64>)
 800061c:	681a      	ldr	r2, [r3, #0]
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	4413      	add	r3, r2
 8000622:	4a05      	ldr	r2, [pc, #20]	; (8000638 <_sbrk+0x64>)
 8000624:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000626:	68fb      	ldr	r3, [r7, #12]
}
 8000628:	4618      	mov	r0, r3
 800062a:	3718      	adds	r7, #24
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	20005000 	.word	0x20005000
 8000634:	00000400 	.word	0x00000400
 8000638:	200000cc 	.word	0x200000cc
 800063c:	20000220 	.word	0x20000220

08000640 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000644:	bf00      	nop
 8000646:	46bd      	mov	sp, r7
 8000648:	bc80      	pop	{r7}
 800064a:	4770      	bx	lr

0800064c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800064c:	f7ff fff8 	bl	8000640 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000650:	480b      	ldr	r0, [pc, #44]	; (8000680 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000652:	490c      	ldr	r1, [pc, #48]	; (8000684 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000654:	4a0c      	ldr	r2, [pc, #48]	; (8000688 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000656:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000658:	e002      	b.n	8000660 <LoopCopyDataInit>

0800065a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800065a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800065c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800065e:	3304      	adds	r3, #4

08000660 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000660:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000662:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000664:	d3f9      	bcc.n	800065a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000666:	4a09      	ldr	r2, [pc, #36]	; (800068c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000668:	4c09      	ldr	r4, [pc, #36]	; (8000690 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800066a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800066c:	e001      	b.n	8000672 <LoopFillZerobss>

0800066e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800066e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000670:	3204      	adds	r2, #4

08000672 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000672:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000674:	d3fb      	bcc.n	800066e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000676:	f001 fe5b 	bl	8002330 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800067a:	f7ff fd67 	bl	800014c <main>
  bx lr
 800067e:	4770      	bx	lr
  ldr r0, =_sdata
 8000680:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000684:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000688:	08002f50 	.word	0x08002f50
  ldr r2, =_sbss
 800068c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000690:	20000220 	.word	0x20000220

08000694 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000694:	e7fe      	b.n	8000694 <ADC1_2_IRQHandler>
	...

08000698 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800069c:	4b08      	ldr	r3, [pc, #32]	; (80006c0 <HAL_Init+0x28>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a07      	ldr	r2, [pc, #28]	; (80006c0 <HAL_Init+0x28>)
 80006a2:	f043 0310 	orr.w	r3, r3, #16
 80006a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006a8:	2003      	movs	r0, #3
 80006aa:	f000 f92b 	bl	8000904 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006ae:	200f      	movs	r0, #15
 80006b0:	f000 f808 	bl	80006c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006b4:	f7ff fe80 	bl	80003b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006b8:	2300      	movs	r3, #0
}
 80006ba:	4618      	mov	r0, r3
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	40022000 	.word	0x40022000

080006c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006cc:	4b12      	ldr	r3, [pc, #72]	; (8000718 <HAL_InitTick+0x54>)
 80006ce:	681a      	ldr	r2, [r3, #0]
 80006d0:	4b12      	ldr	r3, [pc, #72]	; (800071c <HAL_InitTick+0x58>)
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	4619      	mov	r1, r3
 80006d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006da:	fbb3 f3f1 	udiv	r3, r3, r1
 80006de:	fbb2 f3f3 	udiv	r3, r2, r3
 80006e2:	4618      	mov	r0, r3
 80006e4:	f000 f935 	bl	8000952 <HAL_SYSTICK_Config>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006ee:	2301      	movs	r3, #1
 80006f0:	e00e      	b.n	8000710 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	2b0f      	cmp	r3, #15
 80006f6:	d80a      	bhi.n	800070e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006f8:	2200      	movs	r2, #0
 80006fa:	6879      	ldr	r1, [r7, #4]
 80006fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000700:	f000 f90b 	bl	800091a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000704:	4a06      	ldr	r2, [pc, #24]	; (8000720 <HAL_InitTick+0x5c>)
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800070a:	2300      	movs	r3, #0
 800070c:	e000      	b.n	8000710 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800070e:	2301      	movs	r3, #1
}
 8000710:	4618      	mov	r0, r3
 8000712:	3708      	adds	r7, #8
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	20000000 	.word	0x20000000
 800071c:	20000008 	.word	0x20000008
 8000720:	20000004 	.word	0x20000004

08000724 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000728:	4b05      	ldr	r3, [pc, #20]	; (8000740 <HAL_IncTick+0x1c>)
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	461a      	mov	r2, r3
 800072e:	4b05      	ldr	r3, [pc, #20]	; (8000744 <HAL_IncTick+0x20>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	4413      	add	r3, r2
 8000734:	4a03      	ldr	r2, [pc, #12]	; (8000744 <HAL_IncTick+0x20>)
 8000736:	6013      	str	r3, [r2, #0]
}
 8000738:	bf00      	nop
 800073a:	46bd      	mov	sp, r7
 800073c:	bc80      	pop	{r7}
 800073e:	4770      	bx	lr
 8000740:	20000008 	.word	0x20000008
 8000744:	200000d0 	.word	0x200000d0

08000748 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  return uwTick;
 800074c:	4b02      	ldr	r3, [pc, #8]	; (8000758 <HAL_GetTick+0x10>)
 800074e:	681b      	ldr	r3, [r3, #0]
}
 8000750:	4618      	mov	r0, r3
 8000752:	46bd      	mov	sp, r7
 8000754:	bc80      	pop	{r7}
 8000756:	4770      	bx	lr
 8000758:	200000d0 	.word	0x200000d0

0800075c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b084      	sub	sp, #16
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000764:	f7ff fff0 	bl	8000748 <HAL_GetTick>
 8000768:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000774:	d005      	beq.n	8000782 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000776:	4b0a      	ldr	r3, [pc, #40]	; (80007a0 <HAL_Delay+0x44>)
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	461a      	mov	r2, r3
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	4413      	add	r3, r2
 8000780:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000782:	bf00      	nop
 8000784:	f7ff ffe0 	bl	8000748 <HAL_GetTick>
 8000788:	4602      	mov	r2, r0
 800078a:	68bb      	ldr	r3, [r7, #8]
 800078c:	1ad3      	subs	r3, r2, r3
 800078e:	68fa      	ldr	r2, [r7, #12]
 8000790:	429a      	cmp	r2, r3
 8000792:	d8f7      	bhi.n	8000784 <HAL_Delay+0x28>
  {
  }
}
 8000794:	bf00      	nop
 8000796:	bf00      	nop
 8000798:	3710      	adds	r7, #16
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	20000008 	.word	0x20000008

080007a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b085      	sub	sp, #20
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	f003 0307 	and.w	r3, r3, #7
 80007b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007b4:	4b0c      	ldr	r3, [pc, #48]	; (80007e8 <__NVIC_SetPriorityGrouping+0x44>)
 80007b6:	68db      	ldr	r3, [r3, #12]
 80007b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007ba:	68ba      	ldr	r2, [r7, #8]
 80007bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007c0:	4013      	ands	r3, r2
 80007c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007c8:	68bb      	ldr	r3, [r7, #8]
 80007ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007d6:	4a04      	ldr	r2, [pc, #16]	; (80007e8 <__NVIC_SetPriorityGrouping+0x44>)
 80007d8:	68bb      	ldr	r3, [r7, #8]
 80007da:	60d3      	str	r3, [r2, #12]
}
 80007dc:	bf00      	nop
 80007de:	3714      	adds	r7, #20
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bc80      	pop	{r7}
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00

080007ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007f0:	4b04      	ldr	r3, [pc, #16]	; (8000804 <__NVIC_GetPriorityGrouping+0x18>)
 80007f2:	68db      	ldr	r3, [r3, #12]
 80007f4:	0a1b      	lsrs	r3, r3, #8
 80007f6:	f003 0307 	and.w	r3, r3, #7
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bc80      	pop	{r7}
 8000800:	4770      	bx	lr
 8000802:	bf00      	nop
 8000804:	e000ed00 	.word	0xe000ed00

08000808 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0
 800080e:	4603      	mov	r3, r0
 8000810:	6039      	str	r1, [r7, #0]
 8000812:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000814:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000818:	2b00      	cmp	r3, #0
 800081a:	db0a      	blt.n	8000832 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	b2da      	uxtb	r2, r3
 8000820:	490c      	ldr	r1, [pc, #48]	; (8000854 <__NVIC_SetPriority+0x4c>)
 8000822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000826:	0112      	lsls	r2, r2, #4
 8000828:	b2d2      	uxtb	r2, r2
 800082a:	440b      	add	r3, r1
 800082c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000830:	e00a      	b.n	8000848 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	b2da      	uxtb	r2, r3
 8000836:	4908      	ldr	r1, [pc, #32]	; (8000858 <__NVIC_SetPriority+0x50>)
 8000838:	79fb      	ldrb	r3, [r7, #7]
 800083a:	f003 030f 	and.w	r3, r3, #15
 800083e:	3b04      	subs	r3, #4
 8000840:	0112      	lsls	r2, r2, #4
 8000842:	b2d2      	uxtb	r2, r2
 8000844:	440b      	add	r3, r1
 8000846:	761a      	strb	r2, [r3, #24]
}
 8000848:	bf00      	nop
 800084a:	370c      	adds	r7, #12
 800084c:	46bd      	mov	sp, r7
 800084e:	bc80      	pop	{r7}
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	e000e100 	.word	0xe000e100
 8000858:	e000ed00 	.word	0xe000ed00

0800085c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800085c:	b480      	push	{r7}
 800085e:	b089      	sub	sp, #36	; 0x24
 8000860:	af00      	add	r7, sp, #0
 8000862:	60f8      	str	r0, [r7, #12]
 8000864:	60b9      	str	r1, [r7, #8]
 8000866:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	f003 0307 	and.w	r3, r3, #7
 800086e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000870:	69fb      	ldr	r3, [r7, #28]
 8000872:	f1c3 0307 	rsb	r3, r3, #7
 8000876:	2b04      	cmp	r3, #4
 8000878:	bf28      	it	cs
 800087a:	2304      	movcs	r3, #4
 800087c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800087e:	69fb      	ldr	r3, [r7, #28]
 8000880:	3304      	adds	r3, #4
 8000882:	2b06      	cmp	r3, #6
 8000884:	d902      	bls.n	800088c <NVIC_EncodePriority+0x30>
 8000886:	69fb      	ldr	r3, [r7, #28]
 8000888:	3b03      	subs	r3, #3
 800088a:	e000      	b.n	800088e <NVIC_EncodePriority+0x32>
 800088c:	2300      	movs	r3, #0
 800088e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000890:	f04f 32ff 	mov.w	r2, #4294967295
 8000894:	69bb      	ldr	r3, [r7, #24]
 8000896:	fa02 f303 	lsl.w	r3, r2, r3
 800089a:	43da      	mvns	r2, r3
 800089c:	68bb      	ldr	r3, [r7, #8]
 800089e:	401a      	ands	r2, r3
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008a4:	f04f 31ff 	mov.w	r1, #4294967295
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	fa01 f303 	lsl.w	r3, r1, r3
 80008ae:	43d9      	mvns	r1, r3
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008b4:	4313      	orrs	r3, r2
         );
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	3724      	adds	r7, #36	; 0x24
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bc80      	pop	{r7}
 80008be:	4770      	bx	lr

080008c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	3b01      	subs	r3, #1
 80008cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008d0:	d301      	bcc.n	80008d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008d2:	2301      	movs	r3, #1
 80008d4:	e00f      	b.n	80008f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008d6:	4a0a      	ldr	r2, [pc, #40]	; (8000900 <SysTick_Config+0x40>)
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	3b01      	subs	r3, #1
 80008dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008de:	210f      	movs	r1, #15
 80008e0:	f04f 30ff 	mov.w	r0, #4294967295
 80008e4:	f7ff ff90 	bl	8000808 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008e8:	4b05      	ldr	r3, [pc, #20]	; (8000900 <SysTick_Config+0x40>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008ee:	4b04      	ldr	r3, [pc, #16]	; (8000900 <SysTick_Config+0x40>)
 80008f0:	2207      	movs	r2, #7
 80008f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008f4:	2300      	movs	r3, #0
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	e000e010 	.word	0xe000e010

08000904 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800090c:	6878      	ldr	r0, [r7, #4]
 800090e:	f7ff ff49 	bl	80007a4 <__NVIC_SetPriorityGrouping>
}
 8000912:	bf00      	nop
 8000914:	3708      	adds	r7, #8
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}

0800091a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800091a:	b580      	push	{r7, lr}
 800091c:	b086      	sub	sp, #24
 800091e:	af00      	add	r7, sp, #0
 8000920:	4603      	mov	r3, r0
 8000922:	60b9      	str	r1, [r7, #8]
 8000924:	607a      	str	r2, [r7, #4]
 8000926:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000928:	2300      	movs	r3, #0
 800092a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800092c:	f7ff ff5e 	bl	80007ec <__NVIC_GetPriorityGrouping>
 8000930:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000932:	687a      	ldr	r2, [r7, #4]
 8000934:	68b9      	ldr	r1, [r7, #8]
 8000936:	6978      	ldr	r0, [r7, #20]
 8000938:	f7ff ff90 	bl	800085c <NVIC_EncodePriority>
 800093c:	4602      	mov	r2, r0
 800093e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000942:	4611      	mov	r1, r2
 8000944:	4618      	mov	r0, r3
 8000946:	f7ff ff5f 	bl	8000808 <__NVIC_SetPriority>
}
 800094a:	bf00      	nop
 800094c:	3718      	adds	r7, #24
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}

08000952 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000952:	b580      	push	{r7, lr}
 8000954:	b082      	sub	sp, #8
 8000956:	af00      	add	r7, sp, #0
 8000958:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800095a:	6878      	ldr	r0, [r7, #4]
 800095c:	f7ff ffb0 	bl	80008c0 <SysTick_Config>
 8000960:	4603      	mov	r3, r0
}
 8000962:	4618      	mov	r0, r3
 8000964:	3708      	adds	r7, #8
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
	...

0800096c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800096c:	b480      	push	{r7}
 800096e:	b08b      	sub	sp, #44	; 0x2c
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
 8000974:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000976:	2300      	movs	r3, #0
 8000978:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800097a:	2300      	movs	r3, #0
 800097c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800097e:	e169      	b.n	8000c54 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000980:	2201      	movs	r2, #1
 8000982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000984:	fa02 f303 	lsl.w	r3, r2, r3
 8000988:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	69fa      	ldr	r2, [r7, #28]
 8000990:	4013      	ands	r3, r2
 8000992:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000994:	69ba      	ldr	r2, [r7, #24]
 8000996:	69fb      	ldr	r3, [r7, #28]
 8000998:	429a      	cmp	r2, r3
 800099a:	f040 8158 	bne.w	8000c4e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	685b      	ldr	r3, [r3, #4]
 80009a2:	4a9a      	ldr	r2, [pc, #616]	; (8000c0c <HAL_GPIO_Init+0x2a0>)
 80009a4:	4293      	cmp	r3, r2
 80009a6:	d05e      	beq.n	8000a66 <HAL_GPIO_Init+0xfa>
 80009a8:	4a98      	ldr	r2, [pc, #608]	; (8000c0c <HAL_GPIO_Init+0x2a0>)
 80009aa:	4293      	cmp	r3, r2
 80009ac:	d875      	bhi.n	8000a9a <HAL_GPIO_Init+0x12e>
 80009ae:	4a98      	ldr	r2, [pc, #608]	; (8000c10 <HAL_GPIO_Init+0x2a4>)
 80009b0:	4293      	cmp	r3, r2
 80009b2:	d058      	beq.n	8000a66 <HAL_GPIO_Init+0xfa>
 80009b4:	4a96      	ldr	r2, [pc, #600]	; (8000c10 <HAL_GPIO_Init+0x2a4>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d86f      	bhi.n	8000a9a <HAL_GPIO_Init+0x12e>
 80009ba:	4a96      	ldr	r2, [pc, #600]	; (8000c14 <HAL_GPIO_Init+0x2a8>)
 80009bc:	4293      	cmp	r3, r2
 80009be:	d052      	beq.n	8000a66 <HAL_GPIO_Init+0xfa>
 80009c0:	4a94      	ldr	r2, [pc, #592]	; (8000c14 <HAL_GPIO_Init+0x2a8>)
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d869      	bhi.n	8000a9a <HAL_GPIO_Init+0x12e>
 80009c6:	4a94      	ldr	r2, [pc, #592]	; (8000c18 <HAL_GPIO_Init+0x2ac>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d04c      	beq.n	8000a66 <HAL_GPIO_Init+0xfa>
 80009cc:	4a92      	ldr	r2, [pc, #584]	; (8000c18 <HAL_GPIO_Init+0x2ac>)
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d863      	bhi.n	8000a9a <HAL_GPIO_Init+0x12e>
 80009d2:	4a92      	ldr	r2, [pc, #584]	; (8000c1c <HAL_GPIO_Init+0x2b0>)
 80009d4:	4293      	cmp	r3, r2
 80009d6:	d046      	beq.n	8000a66 <HAL_GPIO_Init+0xfa>
 80009d8:	4a90      	ldr	r2, [pc, #576]	; (8000c1c <HAL_GPIO_Init+0x2b0>)
 80009da:	4293      	cmp	r3, r2
 80009dc:	d85d      	bhi.n	8000a9a <HAL_GPIO_Init+0x12e>
 80009de:	2b12      	cmp	r3, #18
 80009e0:	d82a      	bhi.n	8000a38 <HAL_GPIO_Init+0xcc>
 80009e2:	2b12      	cmp	r3, #18
 80009e4:	d859      	bhi.n	8000a9a <HAL_GPIO_Init+0x12e>
 80009e6:	a201      	add	r2, pc, #4	; (adr r2, 80009ec <HAL_GPIO_Init+0x80>)
 80009e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009ec:	08000a67 	.word	0x08000a67
 80009f0:	08000a41 	.word	0x08000a41
 80009f4:	08000a53 	.word	0x08000a53
 80009f8:	08000a95 	.word	0x08000a95
 80009fc:	08000a9b 	.word	0x08000a9b
 8000a00:	08000a9b 	.word	0x08000a9b
 8000a04:	08000a9b 	.word	0x08000a9b
 8000a08:	08000a9b 	.word	0x08000a9b
 8000a0c:	08000a9b 	.word	0x08000a9b
 8000a10:	08000a9b 	.word	0x08000a9b
 8000a14:	08000a9b 	.word	0x08000a9b
 8000a18:	08000a9b 	.word	0x08000a9b
 8000a1c:	08000a9b 	.word	0x08000a9b
 8000a20:	08000a9b 	.word	0x08000a9b
 8000a24:	08000a9b 	.word	0x08000a9b
 8000a28:	08000a9b 	.word	0x08000a9b
 8000a2c:	08000a9b 	.word	0x08000a9b
 8000a30:	08000a49 	.word	0x08000a49
 8000a34:	08000a5d 	.word	0x08000a5d
 8000a38:	4a79      	ldr	r2, [pc, #484]	; (8000c20 <HAL_GPIO_Init+0x2b4>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d013      	beq.n	8000a66 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a3e:	e02c      	b.n	8000a9a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	68db      	ldr	r3, [r3, #12]
 8000a44:	623b      	str	r3, [r7, #32]
          break;
 8000a46:	e029      	b.n	8000a9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	68db      	ldr	r3, [r3, #12]
 8000a4c:	3304      	adds	r3, #4
 8000a4e:	623b      	str	r3, [r7, #32]
          break;
 8000a50:	e024      	b.n	8000a9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	68db      	ldr	r3, [r3, #12]
 8000a56:	3308      	adds	r3, #8
 8000a58:	623b      	str	r3, [r7, #32]
          break;
 8000a5a:	e01f      	b.n	8000a9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	68db      	ldr	r3, [r3, #12]
 8000a60:	330c      	adds	r3, #12
 8000a62:	623b      	str	r3, [r7, #32]
          break;
 8000a64:	e01a      	b.n	8000a9c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	689b      	ldr	r3, [r3, #8]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d102      	bne.n	8000a74 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a6e:	2304      	movs	r3, #4
 8000a70:	623b      	str	r3, [r7, #32]
          break;
 8000a72:	e013      	b.n	8000a9c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	689b      	ldr	r3, [r3, #8]
 8000a78:	2b01      	cmp	r3, #1
 8000a7a:	d105      	bne.n	8000a88 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a7c:	2308      	movs	r3, #8
 8000a7e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	69fa      	ldr	r2, [r7, #28]
 8000a84:	611a      	str	r2, [r3, #16]
          break;
 8000a86:	e009      	b.n	8000a9c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a88:	2308      	movs	r3, #8
 8000a8a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	69fa      	ldr	r2, [r7, #28]
 8000a90:	615a      	str	r2, [r3, #20]
          break;
 8000a92:	e003      	b.n	8000a9c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a94:	2300      	movs	r3, #0
 8000a96:	623b      	str	r3, [r7, #32]
          break;
 8000a98:	e000      	b.n	8000a9c <HAL_GPIO_Init+0x130>
          break;
 8000a9a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a9c:	69bb      	ldr	r3, [r7, #24]
 8000a9e:	2bff      	cmp	r3, #255	; 0xff
 8000aa0:	d801      	bhi.n	8000aa6 <HAL_GPIO_Init+0x13a>
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	e001      	b.n	8000aaa <HAL_GPIO_Init+0x13e>
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	3304      	adds	r3, #4
 8000aaa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000aac:	69bb      	ldr	r3, [r7, #24]
 8000aae:	2bff      	cmp	r3, #255	; 0xff
 8000ab0:	d802      	bhi.n	8000ab8 <HAL_GPIO_Init+0x14c>
 8000ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ab4:	009b      	lsls	r3, r3, #2
 8000ab6:	e002      	b.n	8000abe <HAL_GPIO_Init+0x152>
 8000ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aba:	3b08      	subs	r3, #8
 8000abc:	009b      	lsls	r3, r3, #2
 8000abe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	681a      	ldr	r2, [r3, #0]
 8000ac4:	210f      	movs	r1, #15
 8000ac6:	693b      	ldr	r3, [r7, #16]
 8000ac8:	fa01 f303 	lsl.w	r3, r1, r3
 8000acc:	43db      	mvns	r3, r3
 8000ace:	401a      	ands	r2, r3
 8000ad0:	6a39      	ldr	r1, [r7, #32]
 8000ad2:	693b      	ldr	r3, [r7, #16]
 8000ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ad8:	431a      	orrs	r2, r3
 8000ada:	697b      	ldr	r3, [r7, #20]
 8000adc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	f000 80b1 	beq.w	8000c4e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000aec:	4b4d      	ldr	r3, [pc, #308]	; (8000c24 <HAL_GPIO_Init+0x2b8>)
 8000aee:	699b      	ldr	r3, [r3, #24]
 8000af0:	4a4c      	ldr	r2, [pc, #304]	; (8000c24 <HAL_GPIO_Init+0x2b8>)
 8000af2:	f043 0301 	orr.w	r3, r3, #1
 8000af6:	6193      	str	r3, [r2, #24]
 8000af8:	4b4a      	ldr	r3, [pc, #296]	; (8000c24 <HAL_GPIO_Init+0x2b8>)
 8000afa:	699b      	ldr	r3, [r3, #24]
 8000afc:	f003 0301 	and.w	r3, r3, #1
 8000b00:	60bb      	str	r3, [r7, #8]
 8000b02:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b04:	4a48      	ldr	r2, [pc, #288]	; (8000c28 <HAL_GPIO_Init+0x2bc>)
 8000b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b08:	089b      	lsrs	r3, r3, #2
 8000b0a:	3302      	adds	r3, #2
 8000b0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b10:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b14:	f003 0303 	and.w	r3, r3, #3
 8000b18:	009b      	lsls	r3, r3, #2
 8000b1a:	220f      	movs	r2, #15
 8000b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b20:	43db      	mvns	r3, r3
 8000b22:	68fa      	ldr	r2, [r7, #12]
 8000b24:	4013      	ands	r3, r2
 8000b26:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	4a40      	ldr	r2, [pc, #256]	; (8000c2c <HAL_GPIO_Init+0x2c0>)
 8000b2c:	4293      	cmp	r3, r2
 8000b2e:	d013      	beq.n	8000b58 <HAL_GPIO_Init+0x1ec>
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	4a3f      	ldr	r2, [pc, #252]	; (8000c30 <HAL_GPIO_Init+0x2c4>)
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d00d      	beq.n	8000b54 <HAL_GPIO_Init+0x1e8>
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	4a3e      	ldr	r2, [pc, #248]	; (8000c34 <HAL_GPIO_Init+0x2c8>)
 8000b3c:	4293      	cmp	r3, r2
 8000b3e:	d007      	beq.n	8000b50 <HAL_GPIO_Init+0x1e4>
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	4a3d      	ldr	r2, [pc, #244]	; (8000c38 <HAL_GPIO_Init+0x2cc>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d101      	bne.n	8000b4c <HAL_GPIO_Init+0x1e0>
 8000b48:	2303      	movs	r3, #3
 8000b4a:	e006      	b.n	8000b5a <HAL_GPIO_Init+0x1ee>
 8000b4c:	2304      	movs	r3, #4
 8000b4e:	e004      	b.n	8000b5a <HAL_GPIO_Init+0x1ee>
 8000b50:	2302      	movs	r3, #2
 8000b52:	e002      	b.n	8000b5a <HAL_GPIO_Init+0x1ee>
 8000b54:	2301      	movs	r3, #1
 8000b56:	e000      	b.n	8000b5a <HAL_GPIO_Init+0x1ee>
 8000b58:	2300      	movs	r3, #0
 8000b5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b5c:	f002 0203 	and.w	r2, r2, #3
 8000b60:	0092      	lsls	r2, r2, #2
 8000b62:	4093      	lsls	r3, r2
 8000b64:	68fa      	ldr	r2, [r7, #12]
 8000b66:	4313      	orrs	r3, r2
 8000b68:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b6a:	492f      	ldr	r1, [pc, #188]	; (8000c28 <HAL_GPIO_Init+0x2bc>)
 8000b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b6e:	089b      	lsrs	r3, r3, #2
 8000b70:	3302      	adds	r3, #2
 8000b72:	68fa      	ldr	r2, [r7, #12]
 8000b74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d006      	beq.n	8000b92 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b84:	4b2d      	ldr	r3, [pc, #180]	; (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000b86:	689a      	ldr	r2, [r3, #8]
 8000b88:	492c      	ldr	r1, [pc, #176]	; (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000b8a:	69bb      	ldr	r3, [r7, #24]
 8000b8c:	4313      	orrs	r3, r2
 8000b8e:	608b      	str	r3, [r1, #8]
 8000b90:	e006      	b.n	8000ba0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b92:	4b2a      	ldr	r3, [pc, #168]	; (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000b94:	689a      	ldr	r2, [r3, #8]
 8000b96:	69bb      	ldr	r3, [r7, #24]
 8000b98:	43db      	mvns	r3, r3
 8000b9a:	4928      	ldr	r1, [pc, #160]	; (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d006      	beq.n	8000bba <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000bac:	4b23      	ldr	r3, [pc, #140]	; (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000bae:	68da      	ldr	r2, [r3, #12]
 8000bb0:	4922      	ldr	r1, [pc, #136]	; (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000bb2:	69bb      	ldr	r3, [r7, #24]
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	60cb      	str	r3, [r1, #12]
 8000bb8:	e006      	b.n	8000bc8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000bba:	4b20      	ldr	r3, [pc, #128]	; (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000bbc:	68da      	ldr	r2, [r3, #12]
 8000bbe:	69bb      	ldr	r3, [r7, #24]
 8000bc0:	43db      	mvns	r3, r3
 8000bc2:	491e      	ldr	r1, [pc, #120]	; (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d006      	beq.n	8000be2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000bd4:	4b19      	ldr	r3, [pc, #100]	; (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000bd6:	685a      	ldr	r2, [r3, #4]
 8000bd8:	4918      	ldr	r1, [pc, #96]	; (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000bda:	69bb      	ldr	r3, [r7, #24]
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	604b      	str	r3, [r1, #4]
 8000be0:	e006      	b.n	8000bf0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000be2:	4b16      	ldr	r3, [pc, #88]	; (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000be4:	685a      	ldr	r2, [r3, #4]
 8000be6:	69bb      	ldr	r3, [r7, #24]
 8000be8:	43db      	mvns	r3, r3
 8000bea:	4914      	ldr	r1, [pc, #80]	; (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000bec:	4013      	ands	r3, r2
 8000bee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d021      	beq.n	8000c40 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000bfc:	4b0f      	ldr	r3, [pc, #60]	; (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000bfe:	681a      	ldr	r2, [r3, #0]
 8000c00:	490e      	ldr	r1, [pc, #56]	; (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000c02:	69bb      	ldr	r3, [r7, #24]
 8000c04:	4313      	orrs	r3, r2
 8000c06:	600b      	str	r3, [r1, #0]
 8000c08:	e021      	b.n	8000c4e <HAL_GPIO_Init+0x2e2>
 8000c0a:	bf00      	nop
 8000c0c:	10320000 	.word	0x10320000
 8000c10:	10310000 	.word	0x10310000
 8000c14:	10220000 	.word	0x10220000
 8000c18:	10210000 	.word	0x10210000
 8000c1c:	10120000 	.word	0x10120000
 8000c20:	10110000 	.word	0x10110000
 8000c24:	40021000 	.word	0x40021000
 8000c28:	40010000 	.word	0x40010000
 8000c2c:	40010800 	.word	0x40010800
 8000c30:	40010c00 	.word	0x40010c00
 8000c34:	40011000 	.word	0x40011000
 8000c38:	40011400 	.word	0x40011400
 8000c3c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c40:	4b0b      	ldr	r3, [pc, #44]	; (8000c70 <HAL_GPIO_Init+0x304>)
 8000c42:	681a      	ldr	r2, [r3, #0]
 8000c44:	69bb      	ldr	r3, [r7, #24]
 8000c46:	43db      	mvns	r3, r3
 8000c48:	4909      	ldr	r1, [pc, #36]	; (8000c70 <HAL_GPIO_Init+0x304>)
 8000c4a:	4013      	ands	r3, r2
 8000c4c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c50:	3301      	adds	r3, #1
 8000c52:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	681a      	ldr	r2, [r3, #0]
 8000c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c5a:	fa22 f303 	lsr.w	r3, r2, r3
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	f47f ae8e 	bne.w	8000980 <HAL_GPIO_Init+0x14>
  }
}
 8000c64:	bf00      	nop
 8000c66:	bf00      	nop
 8000c68:	372c      	adds	r7, #44	; 0x2c
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bc80      	pop	{r7}
 8000c6e:	4770      	bx	lr
 8000c70:	40010400 	.word	0x40010400

08000c74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
 8000c7c:	460b      	mov	r3, r1
 8000c7e:	807b      	strh	r3, [r7, #2]
 8000c80:	4613      	mov	r3, r2
 8000c82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c84:	787b      	ldrb	r3, [r7, #1]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d003      	beq.n	8000c92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c8a:	887a      	ldrh	r2, [r7, #2]
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000c90:	e003      	b.n	8000c9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000c92:	887b      	ldrh	r3, [r7, #2]
 8000c94:	041a      	lsls	r2, r3, #16
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	611a      	str	r2, [r3, #16]
}
 8000c9a:	bf00      	nop
 8000c9c:	370c      	adds	r7, #12
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bc80      	pop	{r7}
 8000ca2:	4770      	bx	lr

08000ca4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
 8000cac:	460b      	mov	r3, r1
 8000cae:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	68db      	ldr	r3, [r3, #12]
 8000cb4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000cb6:	887a      	ldrh	r2, [r7, #2]
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	4013      	ands	r3, r2
 8000cbc:	041a      	lsls	r2, r3, #16
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	43d9      	mvns	r1, r3
 8000cc2:	887b      	ldrh	r3, [r7, #2]
 8000cc4:	400b      	ands	r3, r1
 8000cc6:	431a      	orrs	r2, r3
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	611a      	str	r2, [r3, #16]
}
 8000ccc:	bf00      	nop
 8000cce:	3714      	adds	r7, #20
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bc80      	pop	{r7}
 8000cd4:	4770      	bx	lr
	...

08000cd8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b086      	sub	sp, #24
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d101      	bne.n	8000cea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	e272      	b.n	80011d0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f003 0301 	and.w	r3, r3, #1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	f000 8087 	beq.w	8000e06 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000cf8:	4b92      	ldr	r3, [pc, #584]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000cfa:	685b      	ldr	r3, [r3, #4]
 8000cfc:	f003 030c 	and.w	r3, r3, #12
 8000d00:	2b04      	cmp	r3, #4
 8000d02:	d00c      	beq.n	8000d1e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d04:	4b8f      	ldr	r3, [pc, #572]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	f003 030c 	and.w	r3, r3, #12
 8000d0c:	2b08      	cmp	r3, #8
 8000d0e:	d112      	bne.n	8000d36 <HAL_RCC_OscConfig+0x5e>
 8000d10:	4b8c      	ldr	r3, [pc, #560]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d1c:	d10b      	bne.n	8000d36 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d1e:	4b89      	ldr	r3, [pc, #548]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d06c      	beq.n	8000e04 <HAL_RCC_OscConfig+0x12c>
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d168      	bne.n	8000e04 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d32:	2301      	movs	r3, #1
 8000d34:	e24c      	b.n	80011d0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d3e:	d106      	bne.n	8000d4e <HAL_RCC_OscConfig+0x76>
 8000d40:	4b80      	ldr	r3, [pc, #512]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a7f      	ldr	r2, [pc, #508]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000d46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d4a:	6013      	str	r3, [r2, #0]
 8000d4c:	e02e      	b.n	8000dac <HAL_RCC_OscConfig+0xd4>
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d10c      	bne.n	8000d70 <HAL_RCC_OscConfig+0x98>
 8000d56:	4b7b      	ldr	r3, [pc, #492]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a7a      	ldr	r2, [pc, #488]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000d5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d60:	6013      	str	r3, [r2, #0]
 8000d62:	4b78      	ldr	r3, [pc, #480]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4a77      	ldr	r2, [pc, #476]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000d68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d6c:	6013      	str	r3, [r2, #0]
 8000d6e:	e01d      	b.n	8000dac <HAL_RCC_OscConfig+0xd4>
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	685b      	ldr	r3, [r3, #4]
 8000d74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d78:	d10c      	bne.n	8000d94 <HAL_RCC_OscConfig+0xbc>
 8000d7a:	4b72      	ldr	r3, [pc, #456]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	4a71      	ldr	r2, [pc, #452]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000d80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d84:	6013      	str	r3, [r2, #0]
 8000d86:	4b6f      	ldr	r3, [pc, #444]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a6e      	ldr	r2, [pc, #440]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000d8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d90:	6013      	str	r3, [r2, #0]
 8000d92:	e00b      	b.n	8000dac <HAL_RCC_OscConfig+0xd4>
 8000d94:	4b6b      	ldr	r3, [pc, #428]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a6a      	ldr	r2, [pc, #424]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000d9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d9e:	6013      	str	r3, [r2, #0]
 8000da0:	4b68      	ldr	r3, [pc, #416]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a67      	ldr	r2, [pc, #412]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000da6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000daa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d013      	beq.n	8000ddc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000db4:	f7ff fcc8 	bl	8000748 <HAL_GetTick>
 8000db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dba:	e008      	b.n	8000dce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000dbc:	f7ff fcc4 	bl	8000748 <HAL_GetTick>
 8000dc0:	4602      	mov	r2, r0
 8000dc2:	693b      	ldr	r3, [r7, #16]
 8000dc4:	1ad3      	subs	r3, r2, r3
 8000dc6:	2b64      	cmp	r3, #100	; 0x64
 8000dc8:	d901      	bls.n	8000dce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000dca:	2303      	movs	r3, #3
 8000dcc:	e200      	b.n	80011d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dce:	4b5d      	ldr	r3, [pc, #372]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d0f0      	beq.n	8000dbc <HAL_RCC_OscConfig+0xe4>
 8000dda:	e014      	b.n	8000e06 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ddc:	f7ff fcb4 	bl	8000748 <HAL_GetTick>
 8000de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000de2:	e008      	b.n	8000df6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000de4:	f7ff fcb0 	bl	8000748 <HAL_GetTick>
 8000de8:	4602      	mov	r2, r0
 8000dea:	693b      	ldr	r3, [r7, #16]
 8000dec:	1ad3      	subs	r3, r2, r3
 8000dee:	2b64      	cmp	r3, #100	; 0x64
 8000df0:	d901      	bls.n	8000df6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000df2:	2303      	movs	r3, #3
 8000df4:	e1ec      	b.n	80011d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000df6:	4b53      	ldr	r3, [pc, #332]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d1f0      	bne.n	8000de4 <HAL_RCC_OscConfig+0x10c>
 8000e02:	e000      	b.n	8000e06 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f003 0302 	and.w	r3, r3, #2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d063      	beq.n	8000eda <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e12:	4b4c      	ldr	r3, [pc, #304]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f003 030c 	and.w	r3, r3, #12
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d00b      	beq.n	8000e36 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e1e:	4b49      	ldr	r3, [pc, #292]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	f003 030c 	and.w	r3, r3, #12
 8000e26:	2b08      	cmp	r3, #8
 8000e28:	d11c      	bne.n	8000e64 <HAL_RCC_OscConfig+0x18c>
 8000e2a:	4b46      	ldr	r3, [pc, #280]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d116      	bne.n	8000e64 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e36:	4b43      	ldr	r3, [pc, #268]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f003 0302 	and.w	r3, r3, #2
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d005      	beq.n	8000e4e <HAL_RCC_OscConfig+0x176>
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	691b      	ldr	r3, [r3, #16]
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d001      	beq.n	8000e4e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	e1c0      	b.n	80011d0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e4e:	4b3d      	ldr	r3, [pc, #244]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	695b      	ldr	r3, [r3, #20]
 8000e5a:	00db      	lsls	r3, r3, #3
 8000e5c:	4939      	ldr	r1, [pc, #228]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000e5e:	4313      	orrs	r3, r2
 8000e60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e62:	e03a      	b.n	8000eda <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	691b      	ldr	r3, [r3, #16]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d020      	beq.n	8000eae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e6c:	4b36      	ldr	r3, [pc, #216]	; (8000f48 <HAL_RCC_OscConfig+0x270>)
 8000e6e:	2201      	movs	r2, #1
 8000e70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e72:	f7ff fc69 	bl	8000748 <HAL_GetTick>
 8000e76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e78:	e008      	b.n	8000e8c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e7a:	f7ff fc65 	bl	8000748 <HAL_GetTick>
 8000e7e:	4602      	mov	r2, r0
 8000e80:	693b      	ldr	r3, [r7, #16]
 8000e82:	1ad3      	subs	r3, r2, r3
 8000e84:	2b02      	cmp	r3, #2
 8000e86:	d901      	bls.n	8000e8c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000e88:	2303      	movs	r3, #3
 8000e8a:	e1a1      	b.n	80011d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e8c:	4b2d      	ldr	r3, [pc, #180]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f003 0302 	and.w	r3, r3, #2
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d0f0      	beq.n	8000e7a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e98:	4b2a      	ldr	r3, [pc, #168]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	695b      	ldr	r3, [r3, #20]
 8000ea4:	00db      	lsls	r3, r3, #3
 8000ea6:	4927      	ldr	r1, [pc, #156]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	600b      	str	r3, [r1, #0]
 8000eac:	e015      	b.n	8000eda <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000eae:	4b26      	ldr	r3, [pc, #152]	; (8000f48 <HAL_RCC_OscConfig+0x270>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eb4:	f7ff fc48 	bl	8000748 <HAL_GetTick>
 8000eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eba:	e008      	b.n	8000ece <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ebc:	f7ff fc44 	bl	8000748 <HAL_GetTick>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	693b      	ldr	r3, [r7, #16]
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	2b02      	cmp	r3, #2
 8000ec8:	d901      	bls.n	8000ece <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000eca:	2303      	movs	r3, #3
 8000ecc:	e180      	b.n	80011d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ece:	4b1d      	ldr	r3, [pc, #116]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f003 0302 	and.w	r3, r3, #2
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d1f0      	bne.n	8000ebc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f003 0308 	and.w	r3, r3, #8
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d03a      	beq.n	8000f5c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	699b      	ldr	r3, [r3, #24]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d019      	beq.n	8000f22 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000eee:	4b17      	ldr	r3, [pc, #92]	; (8000f4c <HAL_RCC_OscConfig+0x274>)
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ef4:	f7ff fc28 	bl	8000748 <HAL_GetTick>
 8000ef8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000efa:	e008      	b.n	8000f0e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000efc:	f7ff fc24 	bl	8000748 <HAL_GetTick>
 8000f00:	4602      	mov	r2, r0
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	2b02      	cmp	r3, #2
 8000f08:	d901      	bls.n	8000f0e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000f0a:	2303      	movs	r3, #3
 8000f0c:	e160      	b.n	80011d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f0e:	4b0d      	ldr	r3, [pc, #52]	; (8000f44 <HAL_RCC_OscConfig+0x26c>)
 8000f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f12:	f003 0302 	and.w	r3, r3, #2
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d0f0      	beq.n	8000efc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f1a:	2001      	movs	r0, #1
 8000f1c:	f000 fa9c 	bl	8001458 <RCC_Delay>
 8000f20:	e01c      	b.n	8000f5c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f22:	4b0a      	ldr	r3, [pc, #40]	; (8000f4c <HAL_RCC_OscConfig+0x274>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f28:	f7ff fc0e 	bl	8000748 <HAL_GetTick>
 8000f2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f2e:	e00f      	b.n	8000f50 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f30:	f7ff fc0a 	bl	8000748 <HAL_GetTick>
 8000f34:	4602      	mov	r2, r0
 8000f36:	693b      	ldr	r3, [r7, #16]
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	2b02      	cmp	r3, #2
 8000f3c:	d908      	bls.n	8000f50 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000f3e:	2303      	movs	r3, #3
 8000f40:	e146      	b.n	80011d0 <HAL_RCC_OscConfig+0x4f8>
 8000f42:	bf00      	nop
 8000f44:	40021000 	.word	0x40021000
 8000f48:	42420000 	.word	0x42420000
 8000f4c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f50:	4b92      	ldr	r3, [pc, #584]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 8000f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f54:	f003 0302 	and.w	r3, r3, #2
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d1e9      	bne.n	8000f30 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f003 0304 	and.w	r3, r3, #4
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	f000 80a6 	beq.w	80010b6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f6e:	4b8b      	ldr	r3, [pc, #556]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 8000f70:	69db      	ldr	r3, [r3, #28]
 8000f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d10d      	bne.n	8000f96 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f7a:	4b88      	ldr	r3, [pc, #544]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 8000f7c:	69db      	ldr	r3, [r3, #28]
 8000f7e:	4a87      	ldr	r2, [pc, #540]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 8000f80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f84:	61d3      	str	r3, [r2, #28]
 8000f86:	4b85      	ldr	r3, [pc, #532]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 8000f88:	69db      	ldr	r3, [r3, #28]
 8000f8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f8e:	60bb      	str	r3, [r7, #8]
 8000f90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f92:	2301      	movs	r3, #1
 8000f94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f96:	4b82      	ldr	r3, [pc, #520]	; (80011a0 <HAL_RCC_OscConfig+0x4c8>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d118      	bne.n	8000fd4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fa2:	4b7f      	ldr	r3, [pc, #508]	; (80011a0 <HAL_RCC_OscConfig+0x4c8>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a7e      	ldr	r2, [pc, #504]	; (80011a0 <HAL_RCC_OscConfig+0x4c8>)
 8000fa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fae:	f7ff fbcb 	bl	8000748 <HAL_GetTick>
 8000fb2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fb4:	e008      	b.n	8000fc8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fb6:	f7ff fbc7 	bl	8000748 <HAL_GetTick>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	693b      	ldr	r3, [r7, #16]
 8000fbe:	1ad3      	subs	r3, r2, r3
 8000fc0:	2b64      	cmp	r3, #100	; 0x64
 8000fc2:	d901      	bls.n	8000fc8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	e103      	b.n	80011d0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fc8:	4b75      	ldr	r3, [pc, #468]	; (80011a0 <HAL_RCC_OscConfig+0x4c8>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d0f0      	beq.n	8000fb6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	68db      	ldr	r3, [r3, #12]
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	d106      	bne.n	8000fea <HAL_RCC_OscConfig+0x312>
 8000fdc:	4b6f      	ldr	r3, [pc, #444]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 8000fde:	6a1b      	ldr	r3, [r3, #32]
 8000fe0:	4a6e      	ldr	r2, [pc, #440]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 8000fe2:	f043 0301 	orr.w	r3, r3, #1
 8000fe6:	6213      	str	r3, [r2, #32]
 8000fe8:	e02d      	b.n	8001046 <HAL_RCC_OscConfig+0x36e>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	68db      	ldr	r3, [r3, #12]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d10c      	bne.n	800100c <HAL_RCC_OscConfig+0x334>
 8000ff2:	4b6a      	ldr	r3, [pc, #424]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 8000ff4:	6a1b      	ldr	r3, [r3, #32]
 8000ff6:	4a69      	ldr	r2, [pc, #420]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 8000ff8:	f023 0301 	bic.w	r3, r3, #1
 8000ffc:	6213      	str	r3, [r2, #32]
 8000ffe:	4b67      	ldr	r3, [pc, #412]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 8001000:	6a1b      	ldr	r3, [r3, #32]
 8001002:	4a66      	ldr	r2, [pc, #408]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 8001004:	f023 0304 	bic.w	r3, r3, #4
 8001008:	6213      	str	r3, [r2, #32]
 800100a:	e01c      	b.n	8001046 <HAL_RCC_OscConfig+0x36e>
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	68db      	ldr	r3, [r3, #12]
 8001010:	2b05      	cmp	r3, #5
 8001012:	d10c      	bne.n	800102e <HAL_RCC_OscConfig+0x356>
 8001014:	4b61      	ldr	r3, [pc, #388]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 8001016:	6a1b      	ldr	r3, [r3, #32]
 8001018:	4a60      	ldr	r2, [pc, #384]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 800101a:	f043 0304 	orr.w	r3, r3, #4
 800101e:	6213      	str	r3, [r2, #32]
 8001020:	4b5e      	ldr	r3, [pc, #376]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 8001022:	6a1b      	ldr	r3, [r3, #32]
 8001024:	4a5d      	ldr	r2, [pc, #372]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 8001026:	f043 0301 	orr.w	r3, r3, #1
 800102a:	6213      	str	r3, [r2, #32]
 800102c:	e00b      	b.n	8001046 <HAL_RCC_OscConfig+0x36e>
 800102e:	4b5b      	ldr	r3, [pc, #364]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 8001030:	6a1b      	ldr	r3, [r3, #32]
 8001032:	4a5a      	ldr	r2, [pc, #360]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 8001034:	f023 0301 	bic.w	r3, r3, #1
 8001038:	6213      	str	r3, [r2, #32]
 800103a:	4b58      	ldr	r3, [pc, #352]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 800103c:	6a1b      	ldr	r3, [r3, #32]
 800103e:	4a57      	ldr	r2, [pc, #348]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 8001040:	f023 0304 	bic.w	r3, r3, #4
 8001044:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	68db      	ldr	r3, [r3, #12]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d015      	beq.n	800107a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800104e:	f7ff fb7b 	bl	8000748 <HAL_GetTick>
 8001052:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001054:	e00a      	b.n	800106c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001056:	f7ff fb77 	bl	8000748 <HAL_GetTick>
 800105a:	4602      	mov	r2, r0
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	1ad3      	subs	r3, r2, r3
 8001060:	f241 3288 	movw	r2, #5000	; 0x1388
 8001064:	4293      	cmp	r3, r2
 8001066:	d901      	bls.n	800106c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001068:	2303      	movs	r3, #3
 800106a:	e0b1      	b.n	80011d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800106c:	4b4b      	ldr	r3, [pc, #300]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 800106e:	6a1b      	ldr	r3, [r3, #32]
 8001070:	f003 0302 	and.w	r3, r3, #2
 8001074:	2b00      	cmp	r3, #0
 8001076:	d0ee      	beq.n	8001056 <HAL_RCC_OscConfig+0x37e>
 8001078:	e014      	b.n	80010a4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800107a:	f7ff fb65 	bl	8000748 <HAL_GetTick>
 800107e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001080:	e00a      	b.n	8001098 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001082:	f7ff fb61 	bl	8000748 <HAL_GetTick>
 8001086:	4602      	mov	r2, r0
 8001088:	693b      	ldr	r3, [r7, #16]
 800108a:	1ad3      	subs	r3, r2, r3
 800108c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001090:	4293      	cmp	r3, r2
 8001092:	d901      	bls.n	8001098 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001094:	2303      	movs	r3, #3
 8001096:	e09b      	b.n	80011d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001098:	4b40      	ldr	r3, [pc, #256]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 800109a:	6a1b      	ldr	r3, [r3, #32]
 800109c:	f003 0302 	and.w	r3, r3, #2
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d1ee      	bne.n	8001082 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80010a4:	7dfb      	ldrb	r3, [r7, #23]
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d105      	bne.n	80010b6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010aa:	4b3c      	ldr	r3, [pc, #240]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 80010ac:	69db      	ldr	r3, [r3, #28]
 80010ae:	4a3b      	ldr	r2, [pc, #236]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 80010b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80010b4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	69db      	ldr	r3, [r3, #28]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	f000 8087 	beq.w	80011ce <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010c0:	4b36      	ldr	r3, [pc, #216]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f003 030c 	and.w	r3, r3, #12
 80010c8:	2b08      	cmp	r3, #8
 80010ca:	d061      	beq.n	8001190 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	69db      	ldr	r3, [r3, #28]
 80010d0:	2b02      	cmp	r3, #2
 80010d2:	d146      	bne.n	8001162 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010d4:	4b33      	ldr	r3, [pc, #204]	; (80011a4 <HAL_RCC_OscConfig+0x4cc>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010da:	f7ff fb35 	bl	8000748 <HAL_GetTick>
 80010de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010e0:	e008      	b.n	80010f4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010e2:	f7ff fb31 	bl	8000748 <HAL_GetTick>
 80010e6:	4602      	mov	r2, r0
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	2b02      	cmp	r3, #2
 80010ee:	d901      	bls.n	80010f4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80010f0:	2303      	movs	r3, #3
 80010f2:	e06d      	b.n	80011d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010f4:	4b29      	ldr	r3, [pc, #164]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d1f0      	bne.n	80010e2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6a1b      	ldr	r3, [r3, #32]
 8001104:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001108:	d108      	bne.n	800111c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800110a:	4b24      	ldr	r3, [pc, #144]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	689b      	ldr	r3, [r3, #8]
 8001116:	4921      	ldr	r1, [pc, #132]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 8001118:	4313      	orrs	r3, r2
 800111a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800111c:	4b1f      	ldr	r3, [pc, #124]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6a19      	ldr	r1, [r3, #32]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800112c:	430b      	orrs	r3, r1
 800112e:	491b      	ldr	r1, [pc, #108]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 8001130:	4313      	orrs	r3, r2
 8001132:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001134:	4b1b      	ldr	r3, [pc, #108]	; (80011a4 <HAL_RCC_OscConfig+0x4cc>)
 8001136:	2201      	movs	r2, #1
 8001138:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800113a:	f7ff fb05 	bl	8000748 <HAL_GetTick>
 800113e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001140:	e008      	b.n	8001154 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001142:	f7ff fb01 	bl	8000748 <HAL_GetTick>
 8001146:	4602      	mov	r2, r0
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	1ad3      	subs	r3, r2, r3
 800114c:	2b02      	cmp	r3, #2
 800114e:	d901      	bls.n	8001154 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001150:	2303      	movs	r3, #3
 8001152:	e03d      	b.n	80011d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001154:	4b11      	ldr	r3, [pc, #68]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800115c:	2b00      	cmp	r3, #0
 800115e:	d0f0      	beq.n	8001142 <HAL_RCC_OscConfig+0x46a>
 8001160:	e035      	b.n	80011ce <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001162:	4b10      	ldr	r3, [pc, #64]	; (80011a4 <HAL_RCC_OscConfig+0x4cc>)
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001168:	f7ff faee 	bl	8000748 <HAL_GetTick>
 800116c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800116e:	e008      	b.n	8001182 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001170:	f7ff faea 	bl	8000748 <HAL_GetTick>
 8001174:	4602      	mov	r2, r0
 8001176:	693b      	ldr	r3, [r7, #16]
 8001178:	1ad3      	subs	r3, r2, r3
 800117a:	2b02      	cmp	r3, #2
 800117c:	d901      	bls.n	8001182 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800117e:	2303      	movs	r3, #3
 8001180:	e026      	b.n	80011d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001182:	4b06      	ldr	r3, [pc, #24]	; (800119c <HAL_RCC_OscConfig+0x4c4>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800118a:	2b00      	cmp	r3, #0
 800118c:	d1f0      	bne.n	8001170 <HAL_RCC_OscConfig+0x498>
 800118e:	e01e      	b.n	80011ce <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	69db      	ldr	r3, [r3, #28]
 8001194:	2b01      	cmp	r3, #1
 8001196:	d107      	bne.n	80011a8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001198:	2301      	movs	r3, #1
 800119a:	e019      	b.n	80011d0 <HAL_RCC_OscConfig+0x4f8>
 800119c:	40021000 	.word	0x40021000
 80011a0:	40007000 	.word	0x40007000
 80011a4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80011a8:	4b0b      	ldr	r3, [pc, #44]	; (80011d8 <HAL_RCC_OscConfig+0x500>)
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6a1b      	ldr	r3, [r3, #32]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	d106      	bne.n	80011ca <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d001      	beq.n	80011ce <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	e000      	b.n	80011d0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80011ce:	2300      	movs	r3, #0
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3718      	adds	r7, #24
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	40021000 	.word	0x40021000

080011dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d101      	bne.n	80011f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011ec:	2301      	movs	r3, #1
 80011ee:	e0d0      	b.n	8001392 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011f0:	4b6a      	ldr	r3, [pc, #424]	; (800139c <HAL_RCC_ClockConfig+0x1c0>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f003 0307 	and.w	r3, r3, #7
 80011f8:	683a      	ldr	r2, [r7, #0]
 80011fa:	429a      	cmp	r2, r3
 80011fc:	d910      	bls.n	8001220 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011fe:	4b67      	ldr	r3, [pc, #412]	; (800139c <HAL_RCC_ClockConfig+0x1c0>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f023 0207 	bic.w	r2, r3, #7
 8001206:	4965      	ldr	r1, [pc, #404]	; (800139c <HAL_RCC_ClockConfig+0x1c0>)
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	4313      	orrs	r3, r2
 800120c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800120e:	4b63      	ldr	r3, [pc, #396]	; (800139c <HAL_RCC_ClockConfig+0x1c0>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0307 	and.w	r3, r3, #7
 8001216:	683a      	ldr	r2, [r7, #0]
 8001218:	429a      	cmp	r2, r3
 800121a:	d001      	beq.n	8001220 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800121c:	2301      	movs	r3, #1
 800121e:	e0b8      	b.n	8001392 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 0302 	and.w	r3, r3, #2
 8001228:	2b00      	cmp	r3, #0
 800122a:	d020      	beq.n	800126e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f003 0304 	and.w	r3, r3, #4
 8001234:	2b00      	cmp	r3, #0
 8001236:	d005      	beq.n	8001244 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001238:	4b59      	ldr	r3, [pc, #356]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	4a58      	ldr	r2, [pc, #352]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 800123e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001242:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f003 0308 	and.w	r3, r3, #8
 800124c:	2b00      	cmp	r3, #0
 800124e:	d005      	beq.n	800125c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001250:	4b53      	ldr	r3, [pc, #332]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	4a52      	ldr	r2, [pc, #328]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001256:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800125a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800125c:	4b50      	ldr	r3, [pc, #320]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	689b      	ldr	r3, [r3, #8]
 8001268:	494d      	ldr	r1, [pc, #308]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 800126a:	4313      	orrs	r3, r2
 800126c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f003 0301 	and.w	r3, r3, #1
 8001276:	2b00      	cmp	r3, #0
 8001278:	d040      	beq.n	80012fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	2b01      	cmp	r3, #1
 8001280:	d107      	bne.n	8001292 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001282:	4b47      	ldr	r3, [pc, #284]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800128a:	2b00      	cmp	r3, #0
 800128c:	d115      	bne.n	80012ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800128e:	2301      	movs	r3, #1
 8001290:	e07f      	b.n	8001392 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	2b02      	cmp	r3, #2
 8001298:	d107      	bne.n	80012aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800129a:	4b41      	ldr	r3, [pc, #260]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d109      	bne.n	80012ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e073      	b.n	8001392 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012aa:	4b3d      	ldr	r3, [pc, #244]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f003 0302 	and.w	r3, r3, #2
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d101      	bne.n	80012ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	e06b      	b.n	8001392 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012ba:	4b39      	ldr	r3, [pc, #228]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f023 0203 	bic.w	r2, r3, #3
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	4936      	ldr	r1, [pc, #216]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 80012c8:	4313      	orrs	r3, r2
 80012ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012cc:	f7ff fa3c 	bl	8000748 <HAL_GetTick>
 80012d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012d2:	e00a      	b.n	80012ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012d4:	f7ff fa38 	bl	8000748 <HAL_GetTick>
 80012d8:	4602      	mov	r2, r0
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	f241 3288 	movw	r2, #5000	; 0x1388
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d901      	bls.n	80012ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012e6:	2303      	movs	r3, #3
 80012e8:	e053      	b.n	8001392 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012ea:	4b2d      	ldr	r3, [pc, #180]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	f003 020c 	and.w	r2, r3, #12
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d1eb      	bne.n	80012d4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012fc:	4b27      	ldr	r3, [pc, #156]	; (800139c <HAL_RCC_ClockConfig+0x1c0>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f003 0307 	and.w	r3, r3, #7
 8001304:	683a      	ldr	r2, [r7, #0]
 8001306:	429a      	cmp	r2, r3
 8001308:	d210      	bcs.n	800132c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800130a:	4b24      	ldr	r3, [pc, #144]	; (800139c <HAL_RCC_ClockConfig+0x1c0>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f023 0207 	bic.w	r2, r3, #7
 8001312:	4922      	ldr	r1, [pc, #136]	; (800139c <HAL_RCC_ClockConfig+0x1c0>)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	4313      	orrs	r3, r2
 8001318:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800131a:	4b20      	ldr	r3, [pc, #128]	; (800139c <HAL_RCC_ClockConfig+0x1c0>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f003 0307 	and.w	r3, r3, #7
 8001322:	683a      	ldr	r2, [r7, #0]
 8001324:	429a      	cmp	r2, r3
 8001326:	d001      	beq.n	800132c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001328:	2301      	movs	r3, #1
 800132a:	e032      	b.n	8001392 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f003 0304 	and.w	r3, r3, #4
 8001334:	2b00      	cmp	r3, #0
 8001336:	d008      	beq.n	800134a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001338:	4b19      	ldr	r3, [pc, #100]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	68db      	ldr	r3, [r3, #12]
 8001344:	4916      	ldr	r1, [pc, #88]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001346:	4313      	orrs	r3, r2
 8001348:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 0308 	and.w	r3, r3, #8
 8001352:	2b00      	cmp	r3, #0
 8001354:	d009      	beq.n	800136a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001356:	4b12      	ldr	r3, [pc, #72]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	691b      	ldr	r3, [r3, #16]
 8001362:	00db      	lsls	r3, r3, #3
 8001364:	490e      	ldr	r1, [pc, #56]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001366:	4313      	orrs	r3, r2
 8001368:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800136a:	f000 f821 	bl	80013b0 <HAL_RCC_GetSysClockFreq>
 800136e:	4602      	mov	r2, r0
 8001370:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	091b      	lsrs	r3, r3, #4
 8001376:	f003 030f 	and.w	r3, r3, #15
 800137a:	490a      	ldr	r1, [pc, #40]	; (80013a4 <HAL_RCC_ClockConfig+0x1c8>)
 800137c:	5ccb      	ldrb	r3, [r1, r3]
 800137e:	fa22 f303 	lsr.w	r3, r2, r3
 8001382:	4a09      	ldr	r2, [pc, #36]	; (80013a8 <HAL_RCC_ClockConfig+0x1cc>)
 8001384:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001386:	4b09      	ldr	r3, [pc, #36]	; (80013ac <HAL_RCC_ClockConfig+0x1d0>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff f99a 	bl	80006c4 <HAL_InitTick>

  return HAL_OK;
 8001390:	2300      	movs	r3, #0
}
 8001392:	4618      	mov	r0, r3
 8001394:	3710      	adds	r7, #16
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	40022000 	.word	0x40022000
 80013a0:	40021000 	.word	0x40021000
 80013a4:	08002ef0 	.word	0x08002ef0
 80013a8:	20000000 	.word	0x20000000
 80013ac:	20000004 	.word	0x20000004

080013b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b087      	sub	sp, #28
 80013b4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80013b6:	2300      	movs	r3, #0
 80013b8:	60fb      	str	r3, [r7, #12]
 80013ba:	2300      	movs	r3, #0
 80013bc:	60bb      	str	r3, [r7, #8]
 80013be:	2300      	movs	r3, #0
 80013c0:	617b      	str	r3, [r7, #20]
 80013c2:	2300      	movs	r3, #0
 80013c4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80013c6:	2300      	movs	r3, #0
 80013c8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80013ca:	4b1e      	ldr	r3, [pc, #120]	; (8001444 <HAL_RCC_GetSysClockFreq+0x94>)
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	f003 030c 	and.w	r3, r3, #12
 80013d6:	2b04      	cmp	r3, #4
 80013d8:	d002      	beq.n	80013e0 <HAL_RCC_GetSysClockFreq+0x30>
 80013da:	2b08      	cmp	r3, #8
 80013dc:	d003      	beq.n	80013e6 <HAL_RCC_GetSysClockFreq+0x36>
 80013de:	e027      	b.n	8001430 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80013e0:	4b19      	ldr	r3, [pc, #100]	; (8001448 <HAL_RCC_GetSysClockFreq+0x98>)
 80013e2:	613b      	str	r3, [r7, #16]
      break;
 80013e4:	e027      	b.n	8001436 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	0c9b      	lsrs	r3, r3, #18
 80013ea:	f003 030f 	and.w	r3, r3, #15
 80013ee:	4a17      	ldr	r2, [pc, #92]	; (800144c <HAL_RCC_GetSysClockFreq+0x9c>)
 80013f0:	5cd3      	ldrb	r3, [r2, r3]
 80013f2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d010      	beq.n	8001420 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80013fe:	4b11      	ldr	r3, [pc, #68]	; (8001444 <HAL_RCC_GetSysClockFreq+0x94>)
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	0c5b      	lsrs	r3, r3, #17
 8001404:	f003 0301 	and.w	r3, r3, #1
 8001408:	4a11      	ldr	r2, [pc, #68]	; (8001450 <HAL_RCC_GetSysClockFreq+0xa0>)
 800140a:	5cd3      	ldrb	r3, [r2, r3]
 800140c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4a0d      	ldr	r2, [pc, #52]	; (8001448 <HAL_RCC_GetSysClockFreq+0x98>)
 8001412:	fb03 f202 	mul.w	r2, r3, r2
 8001416:	68bb      	ldr	r3, [r7, #8]
 8001418:	fbb2 f3f3 	udiv	r3, r2, r3
 800141c:	617b      	str	r3, [r7, #20]
 800141e:	e004      	b.n	800142a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	4a0c      	ldr	r2, [pc, #48]	; (8001454 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001424:	fb02 f303 	mul.w	r3, r2, r3
 8001428:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	613b      	str	r3, [r7, #16]
      break;
 800142e:	e002      	b.n	8001436 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001430:	4b05      	ldr	r3, [pc, #20]	; (8001448 <HAL_RCC_GetSysClockFreq+0x98>)
 8001432:	613b      	str	r3, [r7, #16]
      break;
 8001434:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001436:	693b      	ldr	r3, [r7, #16]
}
 8001438:	4618      	mov	r0, r3
 800143a:	371c      	adds	r7, #28
 800143c:	46bd      	mov	sp, r7
 800143e:	bc80      	pop	{r7}
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	40021000 	.word	0x40021000
 8001448:	007a1200 	.word	0x007a1200
 800144c:	08002f00 	.word	0x08002f00
 8001450:	08002f10 	.word	0x08002f10
 8001454:	003d0900 	.word	0x003d0900

08001458 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001458:	b480      	push	{r7}
 800145a:	b085      	sub	sp, #20
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001460:	4b0a      	ldr	r3, [pc, #40]	; (800148c <RCC_Delay+0x34>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a0a      	ldr	r2, [pc, #40]	; (8001490 <RCC_Delay+0x38>)
 8001466:	fba2 2303 	umull	r2, r3, r2, r3
 800146a:	0a5b      	lsrs	r3, r3, #9
 800146c:	687a      	ldr	r2, [r7, #4]
 800146e:	fb02 f303 	mul.w	r3, r2, r3
 8001472:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001474:	bf00      	nop
  }
  while (Delay --);
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	1e5a      	subs	r2, r3, #1
 800147a:	60fa      	str	r2, [r7, #12]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d1f9      	bne.n	8001474 <RCC_Delay+0x1c>
}
 8001480:	bf00      	nop
 8001482:	bf00      	nop
 8001484:	3714      	adds	r7, #20
 8001486:	46bd      	mov	sp, r7
 8001488:	bc80      	pop	{r7}
 800148a:	4770      	bx	lr
 800148c:	20000000 	.word	0x20000000
 8001490:	10624dd3 	.word	0x10624dd3

08001494 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d101      	bne.n	80014a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e041      	b.n	800152a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d106      	bne.n	80014c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2200      	movs	r2, #0
 80014b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	f7fe ffae 	bl	800041c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2202      	movs	r2, #2
 80014c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	3304      	adds	r3, #4
 80014d0:	4619      	mov	r1, r3
 80014d2:	4610      	mov	r0, r2
 80014d4:	f000 fab2 	bl	8001a3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2201      	movs	r2, #1
 80014dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2201      	movs	r2, #1
 80014e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2201      	movs	r2, #1
 80014ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2201      	movs	r2, #1
 80014f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2201      	movs	r2, #1
 80014fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2201      	movs	r2, #1
 8001504:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2201      	movs	r2, #1
 800150c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2201      	movs	r2, #1
 8001514:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2201      	movs	r2, #1
 800151c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2201      	movs	r2, #1
 8001524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001528:	2300      	movs	r3, #0
}
 800152a:	4618      	mov	r0, r3
 800152c:	3708      	adds	r7, #8
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}

08001532 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001532:	b580      	push	{r7, lr}
 8001534:	b082      	sub	sp, #8
 8001536:	af00      	add	r7, sp, #0
 8001538:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d101      	bne.n	8001544 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001540:	2301      	movs	r3, #1
 8001542:	e041      	b.n	80015c8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800154a:	b2db      	uxtb	r3, r3
 800154c:	2b00      	cmp	r3, #0
 800154e:	d106      	bne.n	800155e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2200      	movs	r2, #0
 8001554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001558:	6878      	ldr	r0, [r7, #4]
 800155a:	f000 f839 	bl	80015d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2202      	movs	r2, #2
 8001562:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	3304      	adds	r3, #4
 800156e:	4619      	mov	r1, r3
 8001570:	4610      	mov	r0, r2
 8001572:	f000 fa63 	bl	8001a3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2201      	movs	r2, #1
 800157a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2201      	movs	r2, #1
 8001582:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2201      	movs	r2, #1
 800158a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2201      	movs	r2, #1
 8001592:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2201      	movs	r2, #1
 800159a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2201      	movs	r2, #1
 80015a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2201      	movs	r2, #1
 80015aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2201      	movs	r2, #1
 80015b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2201      	movs	r2, #1
 80015ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2201      	movs	r2, #1
 80015c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80015c6:	2300      	movs	r3, #0
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3708      	adds	r7, #8
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80015d8:	bf00      	nop
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	bc80      	pop	{r7}
 80015e0:	4770      	bx	lr
	...

080015e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d109      	bne.n	8001608 <HAL_TIM_PWM_Start+0x24>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	bf14      	ite	ne
 8001600:	2301      	movne	r3, #1
 8001602:	2300      	moveq	r3, #0
 8001604:	b2db      	uxtb	r3, r3
 8001606:	e022      	b.n	800164e <HAL_TIM_PWM_Start+0x6a>
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	2b04      	cmp	r3, #4
 800160c:	d109      	bne.n	8001622 <HAL_TIM_PWM_Start+0x3e>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001614:	b2db      	uxtb	r3, r3
 8001616:	2b01      	cmp	r3, #1
 8001618:	bf14      	ite	ne
 800161a:	2301      	movne	r3, #1
 800161c:	2300      	moveq	r3, #0
 800161e:	b2db      	uxtb	r3, r3
 8001620:	e015      	b.n	800164e <HAL_TIM_PWM_Start+0x6a>
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	2b08      	cmp	r3, #8
 8001626:	d109      	bne.n	800163c <HAL_TIM_PWM_Start+0x58>
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800162e:	b2db      	uxtb	r3, r3
 8001630:	2b01      	cmp	r3, #1
 8001632:	bf14      	ite	ne
 8001634:	2301      	movne	r3, #1
 8001636:	2300      	moveq	r3, #0
 8001638:	b2db      	uxtb	r3, r3
 800163a:	e008      	b.n	800164e <HAL_TIM_PWM_Start+0x6a>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001642:	b2db      	uxtb	r3, r3
 8001644:	2b01      	cmp	r3, #1
 8001646:	bf14      	ite	ne
 8001648:	2301      	movne	r3, #1
 800164a:	2300      	moveq	r3, #0
 800164c:	b2db      	uxtb	r3, r3
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e05e      	b.n	8001714 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d104      	bne.n	8001666 <HAL_TIM_PWM_Start+0x82>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2202      	movs	r2, #2
 8001660:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001664:	e013      	b.n	800168e <HAL_TIM_PWM_Start+0xaa>
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	2b04      	cmp	r3, #4
 800166a:	d104      	bne.n	8001676 <HAL_TIM_PWM_Start+0x92>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2202      	movs	r2, #2
 8001670:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001674:	e00b      	b.n	800168e <HAL_TIM_PWM_Start+0xaa>
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	2b08      	cmp	r3, #8
 800167a:	d104      	bne.n	8001686 <HAL_TIM_PWM_Start+0xa2>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2202      	movs	r2, #2
 8001680:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001684:	e003      	b.n	800168e <HAL_TIM_PWM_Start+0xaa>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2202      	movs	r2, #2
 800168a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	2201      	movs	r2, #1
 8001694:	6839      	ldr	r1, [r7, #0]
 8001696:	4618      	mov	r0, r3
 8001698:	f000 fc5c 	bl	8001f54 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a1e      	ldr	r2, [pc, #120]	; (800171c <HAL_TIM_PWM_Start+0x138>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d107      	bne.n	80016b6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80016b4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a18      	ldr	r2, [pc, #96]	; (800171c <HAL_TIM_PWM_Start+0x138>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	d00e      	beq.n	80016de <HAL_TIM_PWM_Start+0xfa>
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016c8:	d009      	beq.n	80016de <HAL_TIM_PWM_Start+0xfa>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a14      	ldr	r2, [pc, #80]	; (8001720 <HAL_TIM_PWM_Start+0x13c>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d004      	beq.n	80016de <HAL_TIM_PWM_Start+0xfa>
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a12      	ldr	r2, [pc, #72]	; (8001724 <HAL_TIM_PWM_Start+0x140>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d111      	bne.n	8001702 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	f003 0307 	and.w	r3, r3, #7
 80016e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	2b06      	cmp	r3, #6
 80016ee:	d010      	beq.n	8001712 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f042 0201 	orr.w	r2, r2, #1
 80016fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001700:	e007      	b.n	8001712 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f042 0201 	orr.w	r2, r2, #1
 8001710:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001712:	2300      	movs	r3, #0
}
 8001714:	4618      	mov	r0, r3
 8001716:	3710      	adds	r7, #16
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	40012c00 	.word	0x40012c00
 8001720:	40000400 	.word	0x40000400
 8001724:	40000800 	.word	0x40000800

08001728 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	60f8      	str	r0, [r7, #12]
 8001730:	60b9      	str	r1, [r7, #8]
 8001732:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001734:	2300      	movs	r3, #0
 8001736:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800173e:	2b01      	cmp	r3, #1
 8001740:	d101      	bne.n	8001746 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001742:	2302      	movs	r3, #2
 8001744:	e0ae      	b.n	80018a4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	2201      	movs	r2, #1
 800174a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2b0c      	cmp	r3, #12
 8001752:	f200 809f 	bhi.w	8001894 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001756:	a201      	add	r2, pc, #4	; (adr r2, 800175c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800175c:	08001791 	.word	0x08001791
 8001760:	08001895 	.word	0x08001895
 8001764:	08001895 	.word	0x08001895
 8001768:	08001895 	.word	0x08001895
 800176c:	080017d1 	.word	0x080017d1
 8001770:	08001895 	.word	0x08001895
 8001774:	08001895 	.word	0x08001895
 8001778:	08001895 	.word	0x08001895
 800177c:	08001813 	.word	0x08001813
 8001780:	08001895 	.word	0x08001895
 8001784:	08001895 	.word	0x08001895
 8001788:	08001895 	.word	0x08001895
 800178c:	08001853 	.word	0x08001853
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	68b9      	ldr	r1, [r7, #8]
 8001796:	4618      	mov	r0, r3
 8001798:	f000 f9be 	bl	8001b18 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	699a      	ldr	r2, [r3, #24]
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f042 0208 	orr.w	r2, r2, #8
 80017aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	699a      	ldr	r2, [r3, #24]
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f022 0204 	bic.w	r2, r2, #4
 80017ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	6999      	ldr	r1, [r3, #24]
 80017c2:	68bb      	ldr	r3, [r7, #8]
 80017c4:	691a      	ldr	r2, [r3, #16]
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	430a      	orrs	r2, r1
 80017cc:	619a      	str	r2, [r3, #24]
      break;
 80017ce:	e064      	b.n	800189a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	68b9      	ldr	r1, [r7, #8]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f000 fa04 	bl	8001be4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	699a      	ldr	r2, [r3, #24]
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80017ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	699a      	ldr	r2, [r3, #24]
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80017fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	6999      	ldr	r1, [r3, #24]
 8001802:	68bb      	ldr	r3, [r7, #8]
 8001804:	691b      	ldr	r3, [r3, #16]
 8001806:	021a      	lsls	r2, r3, #8
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	430a      	orrs	r2, r1
 800180e:	619a      	str	r2, [r3, #24]
      break;
 8001810:	e043      	b.n	800189a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	68b9      	ldr	r1, [r7, #8]
 8001818:	4618      	mov	r0, r3
 800181a:	f000 fa4d 	bl	8001cb8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	69da      	ldr	r2, [r3, #28]
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f042 0208 	orr.w	r2, r2, #8
 800182c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	69da      	ldr	r2, [r3, #28]
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f022 0204 	bic.w	r2, r2, #4
 800183c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	69d9      	ldr	r1, [r3, #28]
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	691a      	ldr	r2, [r3, #16]
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	430a      	orrs	r2, r1
 800184e:	61da      	str	r2, [r3, #28]
      break;
 8001850:	e023      	b.n	800189a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	68b9      	ldr	r1, [r7, #8]
 8001858:	4618      	mov	r0, r3
 800185a:	f000 fa97 	bl	8001d8c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	69da      	ldr	r2, [r3, #28]
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800186c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	69da      	ldr	r2, [r3, #28]
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800187c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	69d9      	ldr	r1, [r3, #28]
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	691b      	ldr	r3, [r3, #16]
 8001888:	021a      	lsls	r2, r3, #8
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	430a      	orrs	r2, r1
 8001890:	61da      	str	r2, [r3, #28]
      break;
 8001892:	e002      	b.n	800189a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8001894:	2301      	movs	r3, #1
 8001896:	75fb      	strb	r3, [r7, #23]
      break;
 8001898:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	2200      	movs	r2, #0
 800189e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80018a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	3718      	adds	r7, #24
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}

080018ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80018b6:	2300      	movs	r3, #0
 80018b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d101      	bne.n	80018c8 <HAL_TIM_ConfigClockSource+0x1c>
 80018c4:	2302      	movs	r3, #2
 80018c6:	e0b4      	b.n	8001a32 <HAL_TIM_ConfigClockSource+0x186>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2201      	movs	r2, #1
 80018cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2202      	movs	r2, #2
 80018d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80018e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80018ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	68ba      	ldr	r2, [r7, #8]
 80018f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001900:	d03e      	beq.n	8001980 <HAL_TIM_ConfigClockSource+0xd4>
 8001902:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001906:	f200 8087 	bhi.w	8001a18 <HAL_TIM_ConfigClockSource+0x16c>
 800190a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800190e:	f000 8086 	beq.w	8001a1e <HAL_TIM_ConfigClockSource+0x172>
 8001912:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001916:	d87f      	bhi.n	8001a18 <HAL_TIM_ConfigClockSource+0x16c>
 8001918:	2b70      	cmp	r3, #112	; 0x70
 800191a:	d01a      	beq.n	8001952 <HAL_TIM_ConfigClockSource+0xa6>
 800191c:	2b70      	cmp	r3, #112	; 0x70
 800191e:	d87b      	bhi.n	8001a18 <HAL_TIM_ConfigClockSource+0x16c>
 8001920:	2b60      	cmp	r3, #96	; 0x60
 8001922:	d050      	beq.n	80019c6 <HAL_TIM_ConfigClockSource+0x11a>
 8001924:	2b60      	cmp	r3, #96	; 0x60
 8001926:	d877      	bhi.n	8001a18 <HAL_TIM_ConfigClockSource+0x16c>
 8001928:	2b50      	cmp	r3, #80	; 0x50
 800192a:	d03c      	beq.n	80019a6 <HAL_TIM_ConfigClockSource+0xfa>
 800192c:	2b50      	cmp	r3, #80	; 0x50
 800192e:	d873      	bhi.n	8001a18 <HAL_TIM_ConfigClockSource+0x16c>
 8001930:	2b40      	cmp	r3, #64	; 0x40
 8001932:	d058      	beq.n	80019e6 <HAL_TIM_ConfigClockSource+0x13a>
 8001934:	2b40      	cmp	r3, #64	; 0x40
 8001936:	d86f      	bhi.n	8001a18 <HAL_TIM_ConfigClockSource+0x16c>
 8001938:	2b30      	cmp	r3, #48	; 0x30
 800193a:	d064      	beq.n	8001a06 <HAL_TIM_ConfigClockSource+0x15a>
 800193c:	2b30      	cmp	r3, #48	; 0x30
 800193e:	d86b      	bhi.n	8001a18 <HAL_TIM_ConfigClockSource+0x16c>
 8001940:	2b20      	cmp	r3, #32
 8001942:	d060      	beq.n	8001a06 <HAL_TIM_ConfigClockSource+0x15a>
 8001944:	2b20      	cmp	r3, #32
 8001946:	d867      	bhi.n	8001a18 <HAL_TIM_ConfigClockSource+0x16c>
 8001948:	2b00      	cmp	r3, #0
 800194a:	d05c      	beq.n	8001a06 <HAL_TIM_ConfigClockSource+0x15a>
 800194c:	2b10      	cmp	r3, #16
 800194e:	d05a      	beq.n	8001a06 <HAL_TIM_ConfigClockSource+0x15a>
 8001950:	e062      	b.n	8001a18 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001962:	f000 fad8 	bl	8001f16 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001974:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	68ba      	ldr	r2, [r7, #8]
 800197c:	609a      	str	r2, [r3, #8]
      break;
 800197e:	e04f      	b.n	8001a20 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001990:	f000 fac1 	bl	8001f16 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	689a      	ldr	r2, [r3, #8]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80019a2:	609a      	str	r2, [r3, #8]
      break;
 80019a4:	e03c      	b.n	8001a20 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80019b2:	461a      	mov	r2, r3
 80019b4:	f000 fa38 	bl	8001e28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	2150      	movs	r1, #80	; 0x50
 80019be:	4618      	mov	r0, r3
 80019c0:	f000 fa8f 	bl	8001ee2 <TIM_ITRx_SetConfig>
      break;
 80019c4:	e02c      	b.n	8001a20 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80019d2:	461a      	mov	r2, r3
 80019d4:	f000 fa56 	bl	8001e84 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	2160      	movs	r1, #96	; 0x60
 80019de:	4618      	mov	r0, r3
 80019e0:	f000 fa7f 	bl	8001ee2 <TIM_ITRx_SetConfig>
      break;
 80019e4:	e01c      	b.n	8001a20 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80019f2:	461a      	mov	r2, r3
 80019f4:	f000 fa18 	bl	8001e28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2140      	movs	r1, #64	; 0x40
 80019fe:	4618      	mov	r0, r3
 8001a00:	f000 fa6f 	bl	8001ee2 <TIM_ITRx_SetConfig>
      break;
 8001a04:	e00c      	b.n	8001a20 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4619      	mov	r1, r3
 8001a10:	4610      	mov	r0, r2
 8001a12:	f000 fa66 	bl	8001ee2 <TIM_ITRx_SetConfig>
      break;
 8001a16:	e003      	b.n	8001a20 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	73fb      	strb	r3, [r7, #15]
      break;
 8001a1c:	e000      	b.n	8001a20 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001a1e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2201      	movs	r2, #1
 8001a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001a30:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3710      	adds	r7, #16
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
	...

08001a3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b085      	sub	sp, #20
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
 8001a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	4a2f      	ldr	r2, [pc, #188]	; (8001b0c <TIM_Base_SetConfig+0xd0>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d00b      	beq.n	8001a6c <TIM_Base_SetConfig+0x30>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a5a:	d007      	beq.n	8001a6c <TIM_Base_SetConfig+0x30>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	4a2c      	ldr	r2, [pc, #176]	; (8001b10 <TIM_Base_SetConfig+0xd4>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d003      	beq.n	8001a6c <TIM_Base_SetConfig+0x30>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	4a2b      	ldr	r2, [pc, #172]	; (8001b14 <TIM_Base_SetConfig+0xd8>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d108      	bne.n	8001a7e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	68fa      	ldr	r2, [r7, #12]
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4a22      	ldr	r2, [pc, #136]	; (8001b0c <TIM_Base_SetConfig+0xd0>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d00b      	beq.n	8001a9e <TIM_Base_SetConfig+0x62>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a8c:	d007      	beq.n	8001a9e <TIM_Base_SetConfig+0x62>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a1f      	ldr	r2, [pc, #124]	; (8001b10 <TIM_Base_SetConfig+0xd4>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d003      	beq.n	8001a9e <TIM_Base_SetConfig+0x62>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4a1e      	ldr	r2, [pc, #120]	; (8001b14 <TIM_Base_SetConfig+0xd8>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d108      	bne.n	8001ab0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001aa4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	68db      	ldr	r3, [r3, #12]
 8001aaa:	68fa      	ldr	r2, [r7, #12]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	695b      	ldr	r3, [r3, #20]
 8001aba:	4313      	orrs	r3, r2
 8001abc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	68fa      	ldr	r2, [r7, #12]
 8001ac2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	689a      	ldr	r2, [r3, #8]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	4a0d      	ldr	r2, [pc, #52]	; (8001b0c <TIM_Base_SetConfig+0xd0>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d103      	bne.n	8001ae4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	691a      	ldr	r2, [r3, #16]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	691b      	ldr	r3, [r3, #16]
 8001aee:	f003 0301 	and.w	r3, r3, #1
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d005      	beq.n	8001b02 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	691b      	ldr	r3, [r3, #16]
 8001afa:	f023 0201 	bic.w	r2, r3, #1
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	611a      	str	r2, [r3, #16]
  }
}
 8001b02:	bf00      	nop
 8001b04:	3714      	adds	r7, #20
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bc80      	pop	{r7}
 8001b0a:	4770      	bx	lr
 8001b0c:	40012c00 	.word	0x40012c00
 8001b10:	40000400 	.word	0x40000400
 8001b14:	40000800 	.word	0x40000800

08001b18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b087      	sub	sp, #28
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6a1b      	ldr	r3, [r3, #32]
 8001b26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6a1b      	ldr	r3, [r3, #32]
 8001b2c:	f023 0201 	bic.w	r2, r3, #1
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	699b      	ldr	r3, [r3, #24]
 8001b3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	f023 0303 	bic.w	r3, r3, #3
 8001b4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	68fa      	ldr	r2, [r7, #12]
 8001b56:	4313      	orrs	r3, r2
 8001b58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	f023 0302 	bic.w	r3, r3, #2
 8001b60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	697a      	ldr	r2, [r7, #20]
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	4a1c      	ldr	r2, [pc, #112]	; (8001be0 <TIM_OC1_SetConfig+0xc8>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d10c      	bne.n	8001b8e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	f023 0308 	bic.w	r3, r3, #8
 8001b7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	697a      	ldr	r2, [r7, #20]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	f023 0304 	bic.w	r3, r3, #4
 8001b8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4a13      	ldr	r2, [pc, #76]	; (8001be0 <TIM_OC1_SetConfig+0xc8>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d111      	bne.n	8001bba <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001b9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001ba4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	695b      	ldr	r3, [r3, #20]
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	693a      	ldr	r2, [r7, #16]
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	693a      	ldr	r2, [r7, #16]
 8001bbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	68fa      	ldr	r2, [r7, #12]
 8001bc4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	685a      	ldr	r2, [r3, #4]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	697a      	ldr	r2, [r7, #20]
 8001bd2:	621a      	str	r2, [r3, #32]
}
 8001bd4:	bf00      	nop
 8001bd6:	371c      	adds	r7, #28
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bc80      	pop	{r7}
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	40012c00 	.word	0x40012c00

08001be4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b087      	sub	sp, #28
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6a1b      	ldr	r3, [r3, #32]
 8001bf2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6a1b      	ldr	r3, [r3, #32]
 8001bf8:	f023 0210 	bic.w	r2, r3, #16
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	699b      	ldr	r3, [r3, #24]
 8001c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001c12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	021b      	lsls	r3, r3, #8
 8001c22:	68fa      	ldr	r2, [r7, #12]
 8001c24:	4313      	orrs	r3, r2
 8001c26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	f023 0320 	bic.w	r3, r3, #32
 8001c2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	011b      	lsls	r3, r3, #4
 8001c36:	697a      	ldr	r2, [r7, #20]
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	4a1d      	ldr	r2, [pc, #116]	; (8001cb4 <TIM_OC2_SetConfig+0xd0>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d10d      	bne.n	8001c60 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001c4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	011b      	lsls	r3, r3, #4
 8001c52:	697a      	ldr	r2, [r7, #20]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001c5e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	4a14      	ldr	r2, [pc, #80]	; (8001cb4 <TIM_OC2_SetConfig+0xd0>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d113      	bne.n	8001c90 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001c6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001c76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	695b      	ldr	r3, [r3, #20]
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	693a      	ldr	r2, [r7, #16]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	699b      	ldr	r3, [r3, #24]
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	693a      	ldr	r2, [r7, #16]
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	693a      	ldr	r2, [r7, #16]
 8001c94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	68fa      	ldr	r2, [r7, #12]
 8001c9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685a      	ldr	r2, [r3, #4]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	697a      	ldr	r2, [r7, #20]
 8001ca8:	621a      	str	r2, [r3, #32]
}
 8001caa:	bf00      	nop
 8001cac:	371c      	adds	r7, #28
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bc80      	pop	{r7}
 8001cb2:	4770      	bx	lr
 8001cb4:	40012c00 	.word	0x40012c00

08001cb8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b087      	sub	sp, #28
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6a1b      	ldr	r3, [r3, #32]
 8001cc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6a1b      	ldr	r3, [r3, #32]
 8001ccc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	69db      	ldr	r3, [r3, #28]
 8001cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ce6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	f023 0303 	bic.w	r3, r3, #3
 8001cee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	68fa      	ldr	r2, [r7, #12]
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001d00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	021b      	lsls	r3, r3, #8
 8001d08:	697a      	ldr	r2, [r7, #20]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4a1d      	ldr	r2, [pc, #116]	; (8001d88 <TIM_OC3_SetConfig+0xd0>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d10d      	bne.n	8001d32 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001d1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	021b      	lsls	r3, r3, #8
 8001d24:	697a      	ldr	r2, [r7, #20]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001d30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4a14      	ldr	r2, [pc, #80]	; (8001d88 <TIM_OC3_SetConfig+0xd0>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d113      	bne.n	8001d62 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001d40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001d48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	695b      	ldr	r3, [r3, #20]
 8001d4e:	011b      	lsls	r3, r3, #4
 8001d50:	693a      	ldr	r2, [r7, #16]
 8001d52:	4313      	orrs	r3, r2
 8001d54:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	699b      	ldr	r3, [r3, #24]
 8001d5a:	011b      	lsls	r3, r3, #4
 8001d5c:	693a      	ldr	r2, [r7, #16]
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	693a      	ldr	r2, [r7, #16]
 8001d66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	68fa      	ldr	r2, [r7, #12]
 8001d6c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	685a      	ldr	r2, [r3, #4]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	697a      	ldr	r2, [r7, #20]
 8001d7a:	621a      	str	r2, [r3, #32]
}
 8001d7c:	bf00      	nop
 8001d7e:	371c      	adds	r7, #28
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bc80      	pop	{r7}
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	40012c00 	.word	0x40012c00

08001d8c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b087      	sub	sp, #28
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6a1b      	ldr	r3, [r3, #32]
 8001d9a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6a1b      	ldr	r3, [r3, #32]
 8001da0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	69db      	ldr	r3, [r3, #28]
 8001db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001dba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001dc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	021b      	lsls	r3, r3, #8
 8001dca:	68fa      	ldr	r2, [r7, #12]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001dd6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	031b      	lsls	r3, r3, #12
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	4313      	orrs	r3, r2
 8001de2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	4a0f      	ldr	r2, [pc, #60]	; (8001e24 <TIM_OC4_SetConfig+0x98>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d109      	bne.n	8001e00 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001df2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	695b      	ldr	r3, [r3, #20]
 8001df8:	019b      	lsls	r3, r3, #6
 8001dfa:	697a      	ldr	r2, [r7, #20]
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	697a      	ldr	r2, [r7, #20]
 8001e04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	68fa      	ldr	r2, [r7, #12]
 8001e0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685a      	ldr	r2, [r3, #4]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	621a      	str	r2, [r3, #32]
}
 8001e1a:	bf00      	nop
 8001e1c:	371c      	adds	r7, #28
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bc80      	pop	{r7}
 8001e22:	4770      	bx	lr
 8001e24:	40012c00 	.word	0x40012c00

08001e28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b087      	sub	sp, #28
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	60f8      	str	r0, [r7, #12]
 8001e30:	60b9      	str	r1, [r7, #8]
 8001e32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	6a1b      	ldr	r3, [r3, #32]
 8001e38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	6a1b      	ldr	r3, [r3, #32]
 8001e3e:	f023 0201 	bic.w	r2, r3, #1
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	699b      	ldr	r3, [r3, #24]
 8001e4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001e52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	011b      	lsls	r3, r3, #4
 8001e58:	693a      	ldr	r2, [r7, #16]
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	f023 030a 	bic.w	r3, r3, #10
 8001e64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001e66:	697a      	ldr	r2, [r7, #20]
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	693a      	ldr	r2, [r7, #16]
 8001e72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	697a      	ldr	r2, [r7, #20]
 8001e78:	621a      	str	r2, [r3, #32]
}
 8001e7a:	bf00      	nop
 8001e7c:	371c      	adds	r7, #28
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bc80      	pop	{r7}
 8001e82:	4770      	bx	lr

08001e84 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b087      	sub	sp, #28
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	60f8      	str	r0, [r7, #12]
 8001e8c:	60b9      	str	r1, [r7, #8]
 8001e8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	6a1b      	ldr	r3, [r3, #32]
 8001e94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	6a1b      	ldr	r3, [r3, #32]
 8001e9a:	f023 0210 	bic.w	r2, r3, #16
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	699b      	ldr	r3, [r3, #24]
 8001ea6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001eae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	031b      	lsls	r3, r3, #12
 8001eb4:	693a      	ldr	r2, [r7, #16]
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001ec0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001ec2:	68bb      	ldr	r3, [r7, #8]
 8001ec4:	011b      	lsls	r3, r3, #4
 8001ec6:	697a      	ldr	r2, [r7, #20]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	693a      	ldr	r2, [r7, #16]
 8001ed0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	697a      	ldr	r2, [r7, #20]
 8001ed6:	621a      	str	r2, [r3, #32]
}
 8001ed8:	bf00      	nop
 8001eda:	371c      	adds	r7, #28
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bc80      	pop	{r7}
 8001ee0:	4770      	bx	lr

08001ee2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	b085      	sub	sp, #20
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
 8001eea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ef8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001efa:	683a      	ldr	r2, [r7, #0]
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	4313      	orrs	r3, r2
 8001f00:	f043 0307 	orr.w	r3, r3, #7
 8001f04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	68fa      	ldr	r2, [r7, #12]
 8001f0a:	609a      	str	r2, [r3, #8]
}
 8001f0c:	bf00      	nop
 8001f0e:	3714      	adds	r7, #20
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bc80      	pop	{r7}
 8001f14:	4770      	bx	lr

08001f16 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001f16:	b480      	push	{r7}
 8001f18:	b087      	sub	sp, #28
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	60f8      	str	r0, [r7, #12]
 8001f1e:	60b9      	str	r1, [r7, #8]
 8001f20:	607a      	str	r2, [r7, #4]
 8001f22:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001f30:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	021a      	lsls	r2, r3, #8
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	431a      	orrs	r2, r3
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	697a      	ldr	r2, [r7, #20]
 8001f40:	4313      	orrs	r3, r2
 8001f42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	697a      	ldr	r2, [r7, #20]
 8001f48:	609a      	str	r2, [r3, #8]
}
 8001f4a:	bf00      	nop
 8001f4c:	371c      	adds	r7, #28
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bc80      	pop	{r7}
 8001f52:	4770      	bx	lr

08001f54 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b087      	sub	sp, #28
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	60f8      	str	r0, [r7, #12]
 8001f5c:	60b9      	str	r1, [r7, #8]
 8001f5e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	f003 031f 	and.w	r3, r3, #31
 8001f66:	2201      	movs	r2, #1
 8001f68:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	6a1a      	ldr	r2, [r3, #32]
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	43db      	mvns	r3, r3
 8001f76:	401a      	ands	r2, r3
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	6a1a      	ldr	r2, [r3, #32]
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	f003 031f 	and.w	r3, r3, #31
 8001f86:	6879      	ldr	r1, [r7, #4]
 8001f88:	fa01 f303 	lsl.w	r3, r1, r3
 8001f8c:	431a      	orrs	r2, r3
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	621a      	str	r2, [r3, #32]
}
 8001f92:	bf00      	nop
 8001f94:	371c      	adds	r7, #28
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bc80      	pop	{r7}
 8001f9a:	4770      	bx	lr

08001f9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b085      	sub	sp, #20
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d101      	bne.n	8001fb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001fb0:	2302      	movs	r3, #2
 8001fb2:	e046      	b.n	8002042 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2202      	movs	r2, #2
 8001fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	68fa      	ldr	r2, [r7, #12]
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	68fa      	ldr	r2, [r7, #12]
 8001fec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a16      	ldr	r2, [pc, #88]	; (800204c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d00e      	beq.n	8002016 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002000:	d009      	beq.n	8002016 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a12      	ldr	r2, [pc, #72]	; (8002050 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d004      	beq.n	8002016 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a10      	ldr	r2, [pc, #64]	; (8002054 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d10c      	bne.n	8002030 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800201c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	68ba      	ldr	r2, [r7, #8]
 8002024:	4313      	orrs	r3, r2
 8002026:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68ba      	ldr	r2, [r7, #8]
 800202e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2201      	movs	r2, #1
 8002034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2200      	movs	r2, #0
 800203c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002040:	2300      	movs	r3, #0
}
 8002042:	4618      	mov	r0, r3
 8002044:	3714      	adds	r7, #20
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr
 800204c:	40012c00 	.word	0x40012c00
 8002050:	40000400 	.word	0x40000400
 8002054:	40000800 	.word	0x40000800

08002058 <std>:
 8002058:	2300      	movs	r3, #0
 800205a:	b510      	push	{r4, lr}
 800205c:	4604      	mov	r4, r0
 800205e:	e9c0 3300 	strd	r3, r3, [r0]
 8002062:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002066:	6083      	str	r3, [r0, #8]
 8002068:	8181      	strh	r1, [r0, #12]
 800206a:	6643      	str	r3, [r0, #100]	; 0x64
 800206c:	81c2      	strh	r2, [r0, #14]
 800206e:	6183      	str	r3, [r0, #24]
 8002070:	4619      	mov	r1, r3
 8002072:	2208      	movs	r2, #8
 8002074:	305c      	adds	r0, #92	; 0x5c
 8002076:	f000 f906 	bl	8002286 <memset>
 800207a:	4b0d      	ldr	r3, [pc, #52]	; (80020b0 <std+0x58>)
 800207c:	6224      	str	r4, [r4, #32]
 800207e:	6263      	str	r3, [r4, #36]	; 0x24
 8002080:	4b0c      	ldr	r3, [pc, #48]	; (80020b4 <std+0x5c>)
 8002082:	62a3      	str	r3, [r4, #40]	; 0x28
 8002084:	4b0c      	ldr	r3, [pc, #48]	; (80020b8 <std+0x60>)
 8002086:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002088:	4b0c      	ldr	r3, [pc, #48]	; (80020bc <std+0x64>)
 800208a:	6323      	str	r3, [r4, #48]	; 0x30
 800208c:	4b0c      	ldr	r3, [pc, #48]	; (80020c0 <std+0x68>)
 800208e:	429c      	cmp	r4, r3
 8002090:	d006      	beq.n	80020a0 <std+0x48>
 8002092:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8002096:	4294      	cmp	r4, r2
 8002098:	d002      	beq.n	80020a0 <std+0x48>
 800209a:	33d0      	adds	r3, #208	; 0xd0
 800209c:	429c      	cmp	r4, r3
 800209e:	d105      	bne.n	80020ac <std+0x54>
 80020a0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80020a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80020a8:	f000 b966 	b.w	8002378 <__retarget_lock_init_recursive>
 80020ac:	bd10      	pop	{r4, pc}
 80020ae:	bf00      	nop
 80020b0:	08002201 	.word	0x08002201
 80020b4:	08002223 	.word	0x08002223
 80020b8:	0800225b 	.word	0x0800225b
 80020bc:	0800227f 	.word	0x0800227f
 80020c0:	200000d4 	.word	0x200000d4

080020c4 <stdio_exit_handler>:
 80020c4:	4a02      	ldr	r2, [pc, #8]	; (80020d0 <stdio_exit_handler+0xc>)
 80020c6:	4903      	ldr	r1, [pc, #12]	; (80020d4 <stdio_exit_handler+0x10>)
 80020c8:	4803      	ldr	r0, [pc, #12]	; (80020d8 <stdio_exit_handler+0x14>)
 80020ca:	f000 b869 	b.w	80021a0 <_fwalk_sglue>
 80020ce:	bf00      	nop
 80020d0:	2000000c 	.word	0x2000000c
 80020d4:	08002c19 	.word	0x08002c19
 80020d8:	20000018 	.word	0x20000018

080020dc <cleanup_stdio>:
 80020dc:	6841      	ldr	r1, [r0, #4]
 80020de:	4b0c      	ldr	r3, [pc, #48]	; (8002110 <cleanup_stdio+0x34>)
 80020e0:	b510      	push	{r4, lr}
 80020e2:	4299      	cmp	r1, r3
 80020e4:	4604      	mov	r4, r0
 80020e6:	d001      	beq.n	80020ec <cleanup_stdio+0x10>
 80020e8:	f000 fd96 	bl	8002c18 <_fflush_r>
 80020ec:	68a1      	ldr	r1, [r4, #8]
 80020ee:	4b09      	ldr	r3, [pc, #36]	; (8002114 <cleanup_stdio+0x38>)
 80020f0:	4299      	cmp	r1, r3
 80020f2:	d002      	beq.n	80020fa <cleanup_stdio+0x1e>
 80020f4:	4620      	mov	r0, r4
 80020f6:	f000 fd8f 	bl	8002c18 <_fflush_r>
 80020fa:	68e1      	ldr	r1, [r4, #12]
 80020fc:	4b06      	ldr	r3, [pc, #24]	; (8002118 <cleanup_stdio+0x3c>)
 80020fe:	4299      	cmp	r1, r3
 8002100:	d004      	beq.n	800210c <cleanup_stdio+0x30>
 8002102:	4620      	mov	r0, r4
 8002104:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002108:	f000 bd86 	b.w	8002c18 <_fflush_r>
 800210c:	bd10      	pop	{r4, pc}
 800210e:	bf00      	nop
 8002110:	200000d4 	.word	0x200000d4
 8002114:	2000013c 	.word	0x2000013c
 8002118:	200001a4 	.word	0x200001a4

0800211c <global_stdio_init.part.0>:
 800211c:	b510      	push	{r4, lr}
 800211e:	4b0b      	ldr	r3, [pc, #44]	; (800214c <global_stdio_init.part.0+0x30>)
 8002120:	4c0b      	ldr	r4, [pc, #44]	; (8002150 <global_stdio_init.part.0+0x34>)
 8002122:	4a0c      	ldr	r2, [pc, #48]	; (8002154 <global_stdio_init.part.0+0x38>)
 8002124:	4620      	mov	r0, r4
 8002126:	601a      	str	r2, [r3, #0]
 8002128:	2104      	movs	r1, #4
 800212a:	2200      	movs	r2, #0
 800212c:	f7ff ff94 	bl	8002058 <std>
 8002130:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8002134:	2201      	movs	r2, #1
 8002136:	2109      	movs	r1, #9
 8002138:	f7ff ff8e 	bl	8002058 <std>
 800213c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002140:	2202      	movs	r2, #2
 8002142:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002146:	2112      	movs	r1, #18
 8002148:	f7ff bf86 	b.w	8002058 <std>
 800214c:	2000020c 	.word	0x2000020c
 8002150:	200000d4 	.word	0x200000d4
 8002154:	080020c5 	.word	0x080020c5

08002158 <__sfp_lock_acquire>:
 8002158:	4801      	ldr	r0, [pc, #4]	; (8002160 <__sfp_lock_acquire+0x8>)
 800215a:	f000 b90e 	b.w	800237a <__retarget_lock_acquire_recursive>
 800215e:	bf00      	nop
 8002160:	20000215 	.word	0x20000215

08002164 <__sfp_lock_release>:
 8002164:	4801      	ldr	r0, [pc, #4]	; (800216c <__sfp_lock_release+0x8>)
 8002166:	f000 b909 	b.w	800237c <__retarget_lock_release_recursive>
 800216a:	bf00      	nop
 800216c:	20000215 	.word	0x20000215

08002170 <__sinit>:
 8002170:	b510      	push	{r4, lr}
 8002172:	4604      	mov	r4, r0
 8002174:	f7ff fff0 	bl	8002158 <__sfp_lock_acquire>
 8002178:	6a23      	ldr	r3, [r4, #32]
 800217a:	b11b      	cbz	r3, 8002184 <__sinit+0x14>
 800217c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002180:	f7ff bff0 	b.w	8002164 <__sfp_lock_release>
 8002184:	4b04      	ldr	r3, [pc, #16]	; (8002198 <__sinit+0x28>)
 8002186:	6223      	str	r3, [r4, #32]
 8002188:	4b04      	ldr	r3, [pc, #16]	; (800219c <__sinit+0x2c>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d1f5      	bne.n	800217c <__sinit+0xc>
 8002190:	f7ff ffc4 	bl	800211c <global_stdio_init.part.0>
 8002194:	e7f2      	b.n	800217c <__sinit+0xc>
 8002196:	bf00      	nop
 8002198:	080020dd 	.word	0x080020dd
 800219c:	2000020c 	.word	0x2000020c

080021a0 <_fwalk_sglue>:
 80021a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80021a4:	4607      	mov	r7, r0
 80021a6:	4688      	mov	r8, r1
 80021a8:	4614      	mov	r4, r2
 80021aa:	2600      	movs	r6, #0
 80021ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80021b0:	f1b9 0901 	subs.w	r9, r9, #1
 80021b4:	d505      	bpl.n	80021c2 <_fwalk_sglue+0x22>
 80021b6:	6824      	ldr	r4, [r4, #0]
 80021b8:	2c00      	cmp	r4, #0
 80021ba:	d1f7      	bne.n	80021ac <_fwalk_sglue+0xc>
 80021bc:	4630      	mov	r0, r6
 80021be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80021c2:	89ab      	ldrh	r3, [r5, #12]
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d907      	bls.n	80021d8 <_fwalk_sglue+0x38>
 80021c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80021cc:	3301      	adds	r3, #1
 80021ce:	d003      	beq.n	80021d8 <_fwalk_sglue+0x38>
 80021d0:	4629      	mov	r1, r5
 80021d2:	4638      	mov	r0, r7
 80021d4:	47c0      	blx	r8
 80021d6:	4306      	orrs	r6, r0
 80021d8:	3568      	adds	r5, #104	; 0x68
 80021da:	e7e9      	b.n	80021b0 <_fwalk_sglue+0x10>

080021dc <iprintf>:
 80021dc:	b40f      	push	{r0, r1, r2, r3}
 80021de:	b507      	push	{r0, r1, r2, lr}
 80021e0:	4906      	ldr	r1, [pc, #24]	; (80021fc <iprintf+0x20>)
 80021e2:	ab04      	add	r3, sp, #16
 80021e4:	6808      	ldr	r0, [r1, #0]
 80021e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80021ea:	6881      	ldr	r1, [r0, #8]
 80021ec:	9301      	str	r3, [sp, #4]
 80021ee:	f000 f9e3 	bl	80025b8 <_vfiprintf_r>
 80021f2:	b003      	add	sp, #12
 80021f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80021f8:	b004      	add	sp, #16
 80021fa:	4770      	bx	lr
 80021fc:	20000064 	.word	0x20000064

08002200 <__sread>:
 8002200:	b510      	push	{r4, lr}
 8002202:	460c      	mov	r4, r1
 8002204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002208:	f000 f868 	bl	80022dc <_read_r>
 800220c:	2800      	cmp	r0, #0
 800220e:	bfab      	itete	ge
 8002210:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002212:	89a3      	ldrhlt	r3, [r4, #12]
 8002214:	181b      	addge	r3, r3, r0
 8002216:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800221a:	bfac      	ite	ge
 800221c:	6563      	strge	r3, [r4, #84]	; 0x54
 800221e:	81a3      	strhlt	r3, [r4, #12]
 8002220:	bd10      	pop	{r4, pc}

08002222 <__swrite>:
 8002222:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002226:	461f      	mov	r7, r3
 8002228:	898b      	ldrh	r3, [r1, #12]
 800222a:	4605      	mov	r5, r0
 800222c:	05db      	lsls	r3, r3, #23
 800222e:	460c      	mov	r4, r1
 8002230:	4616      	mov	r6, r2
 8002232:	d505      	bpl.n	8002240 <__swrite+0x1e>
 8002234:	2302      	movs	r3, #2
 8002236:	2200      	movs	r2, #0
 8002238:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800223c:	f000 f83c 	bl	80022b8 <_lseek_r>
 8002240:	89a3      	ldrh	r3, [r4, #12]
 8002242:	4632      	mov	r2, r6
 8002244:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002248:	81a3      	strh	r3, [r4, #12]
 800224a:	4628      	mov	r0, r5
 800224c:	463b      	mov	r3, r7
 800224e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002252:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002256:	f000 b853 	b.w	8002300 <_write_r>

0800225a <__sseek>:
 800225a:	b510      	push	{r4, lr}
 800225c:	460c      	mov	r4, r1
 800225e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002262:	f000 f829 	bl	80022b8 <_lseek_r>
 8002266:	1c43      	adds	r3, r0, #1
 8002268:	89a3      	ldrh	r3, [r4, #12]
 800226a:	bf15      	itete	ne
 800226c:	6560      	strne	r0, [r4, #84]	; 0x54
 800226e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002272:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002276:	81a3      	strheq	r3, [r4, #12]
 8002278:	bf18      	it	ne
 800227a:	81a3      	strhne	r3, [r4, #12]
 800227c:	bd10      	pop	{r4, pc}

0800227e <__sclose>:
 800227e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002282:	f000 b809 	b.w	8002298 <_close_r>

08002286 <memset>:
 8002286:	4603      	mov	r3, r0
 8002288:	4402      	add	r2, r0
 800228a:	4293      	cmp	r3, r2
 800228c:	d100      	bne.n	8002290 <memset+0xa>
 800228e:	4770      	bx	lr
 8002290:	f803 1b01 	strb.w	r1, [r3], #1
 8002294:	e7f9      	b.n	800228a <memset+0x4>
	...

08002298 <_close_r>:
 8002298:	b538      	push	{r3, r4, r5, lr}
 800229a:	2300      	movs	r3, #0
 800229c:	4d05      	ldr	r5, [pc, #20]	; (80022b4 <_close_r+0x1c>)
 800229e:	4604      	mov	r4, r0
 80022a0:	4608      	mov	r0, r1
 80022a2:	602b      	str	r3, [r5, #0]
 80022a4:	f7fe f966 	bl	8000574 <_close>
 80022a8:	1c43      	adds	r3, r0, #1
 80022aa:	d102      	bne.n	80022b2 <_close_r+0x1a>
 80022ac:	682b      	ldr	r3, [r5, #0]
 80022ae:	b103      	cbz	r3, 80022b2 <_close_r+0x1a>
 80022b0:	6023      	str	r3, [r4, #0]
 80022b2:	bd38      	pop	{r3, r4, r5, pc}
 80022b4:	20000210 	.word	0x20000210

080022b8 <_lseek_r>:
 80022b8:	b538      	push	{r3, r4, r5, lr}
 80022ba:	4604      	mov	r4, r0
 80022bc:	4608      	mov	r0, r1
 80022be:	4611      	mov	r1, r2
 80022c0:	2200      	movs	r2, #0
 80022c2:	4d05      	ldr	r5, [pc, #20]	; (80022d8 <_lseek_r+0x20>)
 80022c4:	602a      	str	r2, [r5, #0]
 80022c6:	461a      	mov	r2, r3
 80022c8:	f7fe f978 	bl	80005bc <_lseek>
 80022cc:	1c43      	adds	r3, r0, #1
 80022ce:	d102      	bne.n	80022d6 <_lseek_r+0x1e>
 80022d0:	682b      	ldr	r3, [r5, #0]
 80022d2:	b103      	cbz	r3, 80022d6 <_lseek_r+0x1e>
 80022d4:	6023      	str	r3, [r4, #0]
 80022d6:	bd38      	pop	{r3, r4, r5, pc}
 80022d8:	20000210 	.word	0x20000210

080022dc <_read_r>:
 80022dc:	b538      	push	{r3, r4, r5, lr}
 80022de:	4604      	mov	r4, r0
 80022e0:	4608      	mov	r0, r1
 80022e2:	4611      	mov	r1, r2
 80022e4:	2200      	movs	r2, #0
 80022e6:	4d05      	ldr	r5, [pc, #20]	; (80022fc <_read_r+0x20>)
 80022e8:	602a      	str	r2, [r5, #0]
 80022ea:	461a      	mov	r2, r3
 80022ec:	f7fe f909 	bl	8000502 <_read>
 80022f0:	1c43      	adds	r3, r0, #1
 80022f2:	d102      	bne.n	80022fa <_read_r+0x1e>
 80022f4:	682b      	ldr	r3, [r5, #0]
 80022f6:	b103      	cbz	r3, 80022fa <_read_r+0x1e>
 80022f8:	6023      	str	r3, [r4, #0]
 80022fa:	bd38      	pop	{r3, r4, r5, pc}
 80022fc:	20000210 	.word	0x20000210

08002300 <_write_r>:
 8002300:	b538      	push	{r3, r4, r5, lr}
 8002302:	4604      	mov	r4, r0
 8002304:	4608      	mov	r0, r1
 8002306:	4611      	mov	r1, r2
 8002308:	2200      	movs	r2, #0
 800230a:	4d05      	ldr	r5, [pc, #20]	; (8002320 <_write_r+0x20>)
 800230c:	602a      	str	r2, [r5, #0]
 800230e:	461a      	mov	r2, r3
 8002310:	f7fe f914 	bl	800053c <_write>
 8002314:	1c43      	adds	r3, r0, #1
 8002316:	d102      	bne.n	800231e <_write_r+0x1e>
 8002318:	682b      	ldr	r3, [r5, #0]
 800231a:	b103      	cbz	r3, 800231e <_write_r+0x1e>
 800231c:	6023      	str	r3, [r4, #0]
 800231e:	bd38      	pop	{r3, r4, r5, pc}
 8002320:	20000210 	.word	0x20000210

08002324 <__errno>:
 8002324:	4b01      	ldr	r3, [pc, #4]	; (800232c <__errno+0x8>)
 8002326:	6818      	ldr	r0, [r3, #0]
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	20000064 	.word	0x20000064

08002330 <__libc_init_array>:
 8002330:	b570      	push	{r4, r5, r6, lr}
 8002332:	2600      	movs	r6, #0
 8002334:	4d0c      	ldr	r5, [pc, #48]	; (8002368 <__libc_init_array+0x38>)
 8002336:	4c0d      	ldr	r4, [pc, #52]	; (800236c <__libc_init_array+0x3c>)
 8002338:	1b64      	subs	r4, r4, r5
 800233a:	10a4      	asrs	r4, r4, #2
 800233c:	42a6      	cmp	r6, r4
 800233e:	d109      	bne.n	8002354 <__libc_init_array+0x24>
 8002340:	f000 fdca 	bl	8002ed8 <_init>
 8002344:	2600      	movs	r6, #0
 8002346:	4d0a      	ldr	r5, [pc, #40]	; (8002370 <__libc_init_array+0x40>)
 8002348:	4c0a      	ldr	r4, [pc, #40]	; (8002374 <__libc_init_array+0x44>)
 800234a:	1b64      	subs	r4, r4, r5
 800234c:	10a4      	asrs	r4, r4, #2
 800234e:	42a6      	cmp	r6, r4
 8002350:	d105      	bne.n	800235e <__libc_init_array+0x2e>
 8002352:	bd70      	pop	{r4, r5, r6, pc}
 8002354:	f855 3b04 	ldr.w	r3, [r5], #4
 8002358:	4798      	blx	r3
 800235a:	3601      	adds	r6, #1
 800235c:	e7ee      	b.n	800233c <__libc_init_array+0xc>
 800235e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002362:	4798      	blx	r3
 8002364:	3601      	adds	r6, #1
 8002366:	e7f2      	b.n	800234e <__libc_init_array+0x1e>
 8002368:	08002f48 	.word	0x08002f48
 800236c:	08002f48 	.word	0x08002f48
 8002370:	08002f48 	.word	0x08002f48
 8002374:	08002f4c 	.word	0x08002f4c

08002378 <__retarget_lock_init_recursive>:
 8002378:	4770      	bx	lr

0800237a <__retarget_lock_acquire_recursive>:
 800237a:	4770      	bx	lr

0800237c <__retarget_lock_release_recursive>:
 800237c:	4770      	bx	lr
	...

08002380 <_free_r>:
 8002380:	b538      	push	{r3, r4, r5, lr}
 8002382:	4605      	mov	r5, r0
 8002384:	2900      	cmp	r1, #0
 8002386:	d040      	beq.n	800240a <_free_r+0x8a>
 8002388:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800238c:	1f0c      	subs	r4, r1, #4
 800238e:	2b00      	cmp	r3, #0
 8002390:	bfb8      	it	lt
 8002392:	18e4      	addlt	r4, r4, r3
 8002394:	f000 f8dc 	bl	8002550 <__malloc_lock>
 8002398:	4a1c      	ldr	r2, [pc, #112]	; (800240c <_free_r+0x8c>)
 800239a:	6813      	ldr	r3, [r2, #0]
 800239c:	b933      	cbnz	r3, 80023ac <_free_r+0x2c>
 800239e:	6063      	str	r3, [r4, #4]
 80023a0:	6014      	str	r4, [r2, #0]
 80023a2:	4628      	mov	r0, r5
 80023a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80023a8:	f000 b8d8 	b.w	800255c <__malloc_unlock>
 80023ac:	42a3      	cmp	r3, r4
 80023ae:	d908      	bls.n	80023c2 <_free_r+0x42>
 80023b0:	6820      	ldr	r0, [r4, #0]
 80023b2:	1821      	adds	r1, r4, r0
 80023b4:	428b      	cmp	r3, r1
 80023b6:	bf01      	itttt	eq
 80023b8:	6819      	ldreq	r1, [r3, #0]
 80023ba:	685b      	ldreq	r3, [r3, #4]
 80023bc:	1809      	addeq	r1, r1, r0
 80023be:	6021      	streq	r1, [r4, #0]
 80023c0:	e7ed      	b.n	800239e <_free_r+0x1e>
 80023c2:	461a      	mov	r2, r3
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	b10b      	cbz	r3, 80023cc <_free_r+0x4c>
 80023c8:	42a3      	cmp	r3, r4
 80023ca:	d9fa      	bls.n	80023c2 <_free_r+0x42>
 80023cc:	6811      	ldr	r1, [r2, #0]
 80023ce:	1850      	adds	r0, r2, r1
 80023d0:	42a0      	cmp	r0, r4
 80023d2:	d10b      	bne.n	80023ec <_free_r+0x6c>
 80023d4:	6820      	ldr	r0, [r4, #0]
 80023d6:	4401      	add	r1, r0
 80023d8:	1850      	adds	r0, r2, r1
 80023da:	4283      	cmp	r3, r0
 80023dc:	6011      	str	r1, [r2, #0]
 80023de:	d1e0      	bne.n	80023a2 <_free_r+0x22>
 80023e0:	6818      	ldr	r0, [r3, #0]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	4408      	add	r0, r1
 80023e6:	6010      	str	r0, [r2, #0]
 80023e8:	6053      	str	r3, [r2, #4]
 80023ea:	e7da      	b.n	80023a2 <_free_r+0x22>
 80023ec:	d902      	bls.n	80023f4 <_free_r+0x74>
 80023ee:	230c      	movs	r3, #12
 80023f0:	602b      	str	r3, [r5, #0]
 80023f2:	e7d6      	b.n	80023a2 <_free_r+0x22>
 80023f4:	6820      	ldr	r0, [r4, #0]
 80023f6:	1821      	adds	r1, r4, r0
 80023f8:	428b      	cmp	r3, r1
 80023fa:	bf01      	itttt	eq
 80023fc:	6819      	ldreq	r1, [r3, #0]
 80023fe:	685b      	ldreq	r3, [r3, #4]
 8002400:	1809      	addeq	r1, r1, r0
 8002402:	6021      	streq	r1, [r4, #0]
 8002404:	6063      	str	r3, [r4, #4]
 8002406:	6054      	str	r4, [r2, #4]
 8002408:	e7cb      	b.n	80023a2 <_free_r+0x22>
 800240a:	bd38      	pop	{r3, r4, r5, pc}
 800240c:	20000218 	.word	0x20000218

08002410 <sbrk_aligned>:
 8002410:	b570      	push	{r4, r5, r6, lr}
 8002412:	4e0e      	ldr	r6, [pc, #56]	; (800244c <sbrk_aligned+0x3c>)
 8002414:	460c      	mov	r4, r1
 8002416:	6831      	ldr	r1, [r6, #0]
 8002418:	4605      	mov	r5, r0
 800241a:	b911      	cbnz	r1, 8002422 <sbrk_aligned+0x12>
 800241c:	f000 fcba 	bl	8002d94 <_sbrk_r>
 8002420:	6030      	str	r0, [r6, #0]
 8002422:	4621      	mov	r1, r4
 8002424:	4628      	mov	r0, r5
 8002426:	f000 fcb5 	bl	8002d94 <_sbrk_r>
 800242a:	1c43      	adds	r3, r0, #1
 800242c:	d00a      	beq.n	8002444 <sbrk_aligned+0x34>
 800242e:	1cc4      	adds	r4, r0, #3
 8002430:	f024 0403 	bic.w	r4, r4, #3
 8002434:	42a0      	cmp	r0, r4
 8002436:	d007      	beq.n	8002448 <sbrk_aligned+0x38>
 8002438:	1a21      	subs	r1, r4, r0
 800243a:	4628      	mov	r0, r5
 800243c:	f000 fcaa 	bl	8002d94 <_sbrk_r>
 8002440:	3001      	adds	r0, #1
 8002442:	d101      	bne.n	8002448 <sbrk_aligned+0x38>
 8002444:	f04f 34ff 	mov.w	r4, #4294967295
 8002448:	4620      	mov	r0, r4
 800244a:	bd70      	pop	{r4, r5, r6, pc}
 800244c:	2000021c 	.word	0x2000021c

08002450 <_malloc_r>:
 8002450:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002454:	1ccd      	adds	r5, r1, #3
 8002456:	f025 0503 	bic.w	r5, r5, #3
 800245a:	3508      	adds	r5, #8
 800245c:	2d0c      	cmp	r5, #12
 800245e:	bf38      	it	cc
 8002460:	250c      	movcc	r5, #12
 8002462:	2d00      	cmp	r5, #0
 8002464:	4607      	mov	r7, r0
 8002466:	db01      	blt.n	800246c <_malloc_r+0x1c>
 8002468:	42a9      	cmp	r1, r5
 800246a:	d905      	bls.n	8002478 <_malloc_r+0x28>
 800246c:	230c      	movs	r3, #12
 800246e:	2600      	movs	r6, #0
 8002470:	603b      	str	r3, [r7, #0]
 8002472:	4630      	mov	r0, r6
 8002474:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002478:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800254c <_malloc_r+0xfc>
 800247c:	f000 f868 	bl	8002550 <__malloc_lock>
 8002480:	f8d8 3000 	ldr.w	r3, [r8]
 8002484:	461c      	mov	r4, r3
 8002486:	bb5c      	cbnz	r4, 80024e0 <_malloc_r+0x90>
 8002488:	4629      	mov	r1, r5
 800248a:	4638      	mov	r0, r7
 800248c:	f7ff ffc0 	bl	8002410 <sbrk_aligned>
 8002490:	1c43      	adds	r3, r0, #1
 8002492:	4604      	mov	r4, r0
 8002494:	d155      	bne.n	8002542 <_malloc_r+0xf2>
 8002496:	f8d8 4000 	ldr.w	r4, [r8]
 800249a:	4626      	mov	r6, r4
 800249c:	2e00      	cmp	r6, #0
 800249e:	d145      	bne.n	800252c <_malloc_r+0xdc>
 80024a0:	2c00      	cmp	r4, #0
 80024a2:	d048      	beq.n	8002536 <_malloc_r+0xe6>
 80024a4:	6823      	ldr	r3, [r4, #0]
 80024a6:	4631      	mov	r1, r6
 80024a8:	4638      	mov	r0, r7
 80024aa:	eb04 0903 	add.w	r9, r4, r3
 80024ae:	f000 fc71 	bl	8002d94 <_sbrk_r>
 80024b2:	4581      	cmp	r9, r0
 80024b4:	d13f      	bne.n	8002536 <_malloc_r+0xe6>
 80024b6:	6821      	ldr	r1, [r4, #0]
 80024b8:	4638      	mov	r0, r7
 80024ba:	1a6d      	subs	r5, r5, r1
 80024bc:	4629      	mov	r1, r5
 80024be:	f7ff ffa7 	bl	8002410 <sbrk_aligned>
 80024c2:	3001      	adds	r0, #1
 80024c4:	d037      	beq.n	8002536 <_malloc_r+0xe6>
 80024c6:	6823      	ldr	r3, [r4, #0]
 80024c8:	442b      	add	r3, r5
 80024ca:	6023      	str	r3, [r4, #0]
 80024cc:	f8d8 3000 	ldr.w	r3, [r8]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d038      	beq.n	8002546 <_malloc_r+0xf6>
 80024d4:	685a      	ldr	r2, [r3, #4]
 80024d6:	42a2      	cmp	r2, r4
 80024d8:	d12b      	bne.n	8002532 <_malloc_r+0xe2>
 80024da:	2200      	movs	r2, #0
 80024dc:	605a      	str	r2, [r3, #4]
 80024de:	e00f      	b.n	8002500 <_malloc_r+0xb0>
 80024e0:	6822      	ldr	r2, [r4, #0]
 80024e2:	1b52      	subs	r2, r2, r5
 80024e4:	d41f      	bmi.n	8002526 <_malloc_r+0xd6>
 80024e6:	2a0b      	cmp	r2, #11
 80024e8:	d917      	bls.n	800251a <_malloc_r+0xca>
 80024ea:	1961      	adds	r1, r4, r5
 80024ec:	42a3      	cmp	r3, r4
 80024ee:	6025      	str	r5, [r4, #0]
 80024f0:	bf18      	it	ne
 80024f2:	6059      	strne	r1, [r3, #4]
 80024f4:	6863      	ldr	r3, [r4, #4]
 80024f6:	bf08      	it	eq
 80024f8:	f8c8 1000 	streq.w	r1, [r8]
 80024fc:	5162      	str	r2, [r4, r5]
 80024fe:	604b      	str	r3, [r1, #4]
 8002500:	4638      	mov	r0, r7
 8002502:	f104 060b 	add.w	r6, r4, #11
 8002506:	f000 f829 	bl	800255c <__malloc_unlock>
 800250a:	f026 0607 	bic.w	r6, r6, #7
 800250e:	1d23      	adds	r3, r4, #4
 8002510:	1af2      	subs	r2, r6, r3
 8002512:	d0ae      	beq.n	8002472 <_malloc_r+0x22>
 8002514:	1b9b      	subs	r3, r3, r6
 8002516:	50a3      	str	r3, [r4, r2]
 8002518:	e7ab      	b.n	8002472 <_malloc_r+0x22>
 800251a:	42a3      	cmp	r3, r4
 800251c:	6862      	ldr	r2, [r4, #4]
 800251e:	d1dd      	bne.n	80024dc <_malloc_r+0x8c>
 8002520:	f8c8 2000 	str.w	r2, [r8]
 8002524:	e7ec      	b.n	8002500 <_malloc_r+0xb0>
 8002526:	4623      	mov	r3, r4
 8002528:	6864      	ldr	r4, [r4, #4]
 800252a:	e7ac      	b.n	8002486 <_malloc_r+0x36>
 800252c:	4634      	mov	r4, r6
 800252e:	6876      	ldr	r6, [r6, #4]
 8002530:	e7b4      	b.n	800249c <_malloc_r+0x4c>
 8002532:	4613      	mov	r3, r2
 8002534:	e7cc      	b.n	80024d0 <_malloc_r+0x80>
 8002536:	230c      	movs	r3, #12
 8002538:	4638      	mov	r0, r7
 800253a:	603b      	str	r3, [r7, #0]
 800253c:	f000 f80e 	bl	800255c <__malloc_unlock>
 8002540:	e797      	b.n	8002472 <_malloc_r+0x22>
 8002542:	6025      	str	r5, [r4, #0]
 8002544:	e7dc      	b.n	8002500 <_malloc_r+0xb0>
 8002546:	605b      	str	r3, [r3, #4]
 8002548:	deff      	udf	#255	; 0xff
 800254a:	bf00      	nop
 800254c:	20000218 	.word	0x20000218

08002550 <__malloc_lock>:
 8002550:	4801      	ldr	r0, [pc, #4]	; (8002558 <__malloc_lock+0x8>)
 8002552:	f7ff bf12 	b.w	800237a <__retarget_lock_acquire_recursive>
 8002556:	bf00      	nop
 8002558:	20000214 	.word	0x20000214

0800255c <__malloc_unlock>:
 800255c:	4801      	ldr	r0, [pc, #4]	; (8002564 <__malloc_unlock+0x8>)
 800255e:	f7ff bf0d 	b.w	800237c <__retarget_lock_release_recursive>
 8002562:	bf00      	nop
 8002564:	20000214 	.word	0x20000214

08002568 <__sfputc_r>:
 8002568:	6893      	ldr	r3, [r2, #8]
 800256a:	b410      	push	{r4}
 800256c:	3b01      	subs	r3, #1
 800256e:	2b00      	cmp	r3, #0
 8002570:	6093      	str	r3, [r2, #8]
 8002572:	da07      	bge.n	8002584 <__sfputc_r+0x1c>
 8002574:	6994      	ldr	r4, [r2, #24]
 8002576:	42a3      	cmp	r3, r4
 8002578:	db01      	blt.n	800257e <__sfputc_r+0x16>
 800257a:	290a      	cmp	r1, #10
 800257c:	d102      	bne.n	8002584 <__sfputc_r+0x1c>
 800257e:	bc10      	pop	{r4}
 8002580:	f000 bb72 	b.w	8002c68 <__swbuf_r>
 8002584:	6813      	ldr	r3, [r2, #0]
 8002586:	1c58      	adds	r0, r3, #1
 8002588:	6010      	str	r0, [r2, #0]
 800258a:	7019      	strb	r1, [r3, #0]
 800258c:	4608      	mov	r0, r1
 800258e:	bc10      	pop	{r4}
 8002590:	4770      	bx	lr

08002592 <__sfputs_r>:
 8002592:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002594:	4606      	mov	r6, r0
 8002596:	460f      	mov	r7, r1
 8002598:	4614      	mov	r4, r2
 800259a:	18d5      	adds	r5, r2, r3
 800259c:	42ac      	cmp	r4, r5
 800259e:	d101      	bne.n	80025a4 <__sfputs_r+0x12>
 80025a0:	2000      	movs	r0, #0
 80025a2:	e007      	b.n	80025b4 <__sfputs_r+0x22>
 80025a4:	463a      	mov	r2, r7
 80025a6:	4630      	mov	r0, r6
 80025a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80025ac:	f7ff ffdc 	bl	8002568 <__sfputc_r>
 80025b0:	1c43      	adds	r3, r0, #1
 80025b2:	d1f3      	bne.n	800259c <__sfputs_r+0xa>
 80025b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080025b8 <_vfiprintf_r>:
 80025b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025bc:	460d      	mov	r5, r1
 80025be:	4614      	mov	r4, r2
 80025c0:	4698      	mov	r8, r3
 80025c2:	4606      	mov	r6, r0
 80025c4:	b09d      	sub	sp, #116	; 0x74
 80025c6:	b118      	cbz	r0, 80025d0 <_vfiprintf_r+0x18>
 80025c8:	6a03      	ldr	r3, [r0, #32]
 80025ca:	b90b      	cbnz	r3, 80025d0 <_vfiprintf_r+0x18>
 80025cc:	f7ff fdd0 	bl	8002170 <__sinit>
 80025d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80025d2:	07d9      	lsls	r1, r3, #31
 80025d4:	d405      	bmi.n	80025e2 <_vfiprintf_r+0x2a>
 80025d6:	89ab      	ldrh	r3, [r5, #12]
 80025d8:	059a      	lsls	r2, r3, #22
 80025da:	d402      	bmi.n	80025e2 <_vfiprintf_r+0x2a>
 80025dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80025de:	f7ff fecc 	bl	800237a <__retarget_lock_acquire_recursive>
 80025e2:	89ab      	ldrh	r3, [r5, #12]
 80025e4:	071b      	lsls	r3, r3, #28
 80025e6:	d501      	bpl.n	80025ec <_vfiprintf_r+0x34>
 80025e8:	692b      	ldr	r3, [r5, #16]
 80025ea:	b99b      	cbnz	r3, 8002614 <_vfiprintf_r+0x5c>
 80025ec:	4629      	mov	r1, r5
 80025ee:	4630      	mov	r0, r6
 80025f0:	f000 fb78 	bl	8002ce4 <__swsetup_r>
 80025f4:	b170      	cbz	r0, 8002614 <_vfiprintf_r+0x5c>
 80025f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80025f8:	07dc      	lsls	r4, r3, #31
 80025fa:	d504      	bpl.n	8002606 <_vfiprintf_r+0x4e>
 80025fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002600:	b01d      	add	sp, #116	; 0x74
 8002602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002606:	89ab      	ldrh	r3, [r5, #12]
 8002608:	0598      	lsls	r0, r3, #22
 800260a:	d4f7      	bmi.n	80025fc <_vfiprintf_r+0x44>
 800260c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800260e:	f7ff feb5 	bl	800237c <__retarget_lock_release_recursive>
 8002612:	e7f3      	b.n	80025fc <_vfiprintf_r+0x44>
 8002614:	2300      	movs	r3, #0
 8002616:	9309      	str	r3, [sp, #36]	; 0x24
 8002618:	2320      	movs	r3, #32
 800261a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800261e:	2330      	movs	r3, #48	; 0x30
 8002620:	f04f 0901 	mov.w	r9, #1
 8002624:	f8cd 800c 	str.w	r8, [sp, #12]
 8002628:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80027d8 <_vfiprintf_r+0x220>
 800262c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002630:	4623      	mov	r3, r4
 8002632:	469a      	mov	sl, r3
 8002634:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002638:	b10a      	cbz	r2, 800263e <_vfiprintf_r+0x86>
 800263a:	2a25      	cmp	r2, #37	; 0x25
 800263c:	d1f9      	bne.n	8002632 <_vfiprintf_r+0x7a>
 800263e:	ebba 0b04 	subs.w	fp, sl, r4
 8002642:	d00b      	beq.n	800265c <_vfiprintf_r+0xa4>
 8002644:	465b      	mov	r3, fp
 8002646:	4622      	mov	r2, r4
 8002648:	4629      	mov	r1, r5
 800264a:	4630      	mov	r0, r6
 800264c:	f7ff ffa1 	bl	8002592 <__sfputs_r>
 8002650:	3001      	adds	r0, #1
 8002652:	f000 80a9 	beq.w	80027a8 <_vfiprintf_r+0x1f0>
 8002656:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002658:	445a      	add	r2, fp
 800265a:	9209      	str	r2, [sp, #36]	; 0x24
 800265c:	f89a 3000 	ldrb.w	r3, [sl]
 8002660:	2b00      	cmp	r3, #0
 8002662:	f000 80a1 	beq.w	80027a8 <_vfiprintf_r+0x1f0>
 8002666:	2300      	movs	r3, #0
 8002668:	f04f 32ff 	mov.w	r2, #4294967295
 800266c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002670:	f10a 0a01 	add.w	sl, sl, #1
 8002674:	9304      	str	r3, [sp, #16]
 8002676:	9307      	str	r3, [sp, #28]
 8002678:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800267c:	931a      	str	r3, [sp, #104]	; 0x68
 800267e:	4654      	mov	r4, sl
 8002680:	2205      	movs	r2, #5
 8002682:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002686:	4854      	ldr	r0, [pc, #336]	; (80027d8 <_vfiprintf_r+0x220>)
 8002688:	f000 fb94 	bl	8002db4 <memchr>
 800268c:	9a04      	ldr	r2, [sp, #16]
 800268e:	b9d8      	cbnz	r0, 80026c8 <_vfiprintf_r+0x110>
 8002690:	06d1      	lsls	r1, r2, #27
 8002692:	bf44      	itt	mi
 8002694:	2320      	movmi	r3, #32
 8002696:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800269a:	0713      	lsls	r3, r2, #28
 800269c:	bf44      	itt	mi
 800269e:	232b      	movmi	r3, #43	; 0x2b
 80026a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80026a4:	f89a 3000 	ldrb.w	r3, [sl]
 80026a8:	2b2a      	cmp	r3, #42	; 0x2a
 80026aa:	d015      	beq.n	80026d8 <_vfiprintf_r+0x120>
 80026ac:	4654      	mov	r4, sl
 80026ae:	2000      	movs	r0, #0
 80026b0:	f04f 0c0a 	mov.w	ip, #10
 80026b4:	9a07      	ldr	r2, [sp, #28]
 80026b6:	4621      	mov	r1, r4
 80026b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80026bc:	3b30      	subs	r3, #48	; 0x30
 80026be:	2b09      	cmp	r3, #9
 80026c0:	d94d      	bls.n	800275e <_vfiprintf_r+0x1a6>
 80026c2:	b1b0      	cbz	r0, 80026f2 <_vfiprintf_r+0x13a>
 80026c4:	9207      	str	r2, [sp, #28]
 80026c6:	e014      	b.n	80026f2 <_vfiprintf_r+0x13a>
 80026c8:	eba0 0308 	sub.w	r3, r0, r8
 80026cc:	fa09 f303 	lsl.w	r3, r9, r3
 80026d0:	4313      	orrs	r3, r2
 80026d2:	46a2      	mov	sl, r4
 80026d4:	9304      	str	r3, [sp, #16]
 80026d6:	e7d2      	b.n	800267e <_vfiprintf_r+0xc6>
 80026d8:	9b03      	ldr	r3, [sp, #12]
 80026da:	1d19      	adds	r1, r3, #4
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	9103      	str	r1, [sp, #12]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	bfbb      	ittet	lt
 80026e4:	425b      	neglt	r3, r3
 80026e6:	f042 0202 	orrlt.w	r2, r2, #2
 80026ea:	9307      	strge	r3, [sp, #28]
 80026ec:	9307      	strlt	r3, [sp, #28]
 80026ee:	bfb8      	it	lt
 80026f0:	9204      	strlt	r2, [sp, #16]
 80026f2:	7823      	ldrb	r3, [r4, #0]
 80026f4:	2b2e      	cmp	r3, #46	; 0x2e
 80026f6:	d10c      	bne.n	8002712 <_vfiprintf_r+0x15a>
 80026f8:	7863      	ldrb	r3, [r4, #1]
 80026fa:	2b2a      	cmp	r3, #42	; 0x2a
 80026fc:	d134      	bne.n	8002768 <_vfiprintf_r+0x1b0>
 80026fe:	9b03      	ldr	r3, [sp, #12]
 8002700:	3402      	adds	r4, #2
 8002702:	1d1a      	adds	r2, r3, #4
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	9203      	str	r2, [sp, #12]
 8002708:	2b00      	cmp	r3, #0
 800270a:	bfb8      	it	lt
 800270c:	f04f 33ff 	movlt.w	r3, #4294967295
 8002710:	9305      	str	r3, [sp, #20]
 8002712:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80027dc <_vfiprintf_r+0x224>
 8002716:	2203      	movs	r2, #3
 8002718:	4650      	mov	r0, sl
 800271a:	7821      	ldrb	r1, [r4, #0]
 800271c:	f000 fb4a 	bl	8002db4 <memchr>
 8002720:	b138      	cbz	r0, 8002732 <_vfiprintf_r+0x17a>
 8002722:	2240      	movs	r2, #64	; 0x40
 8002724:	9b04      	ldr	r3, [sp, #16]
 8002726:	eba0 000a 	sub.w	r0, r0, sl
 800272a:	4082      	lsls	r2, r0
 800272c:	4313      	orrs	r3, r2
 800272e:	3401      	adds	r4, #1
 8002730:	9304      	str	r3, [sp, #16]
 8002732:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002736:	2206      	movs	r2, #6
 8002738:	4829      	ldr	r0, [pc, #164]	; (80027e0 <_vfiprintf_r+0x228>)
 800273a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800273e:	f000 fb39 	bl	8002db4 <memchr>
 8002742:	2800      	cmp	r0, #0
 8002744:	d03f      	beq.n	80027c6 <_vfiprintf_r+0x20e>
 8002746:	4b27      	ldr	r3, [pc, #156]	; (80027e4 <_vfiprintf_r+0x22c>)
 8002748:	bb1b      	cbnz	r3, 8002792 <_vfiprintf_r+0x1da>
 800274a:	9b03      	ldr	r3, [sp, #12]
 800274c:	3307      	adds	r3, #7
 800274e:	f023 0307 	bic.w	r3, r3, #7
 8002752:	3308      	adds	r3, #8
 8002754:	9303      	str	r3, [sp, #12]
 8002756:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002758:	443b      	add	r3, r7
 800275a:	9309      	str	r3, [sp, #36]	; 0x24
 800275c:	e768      	b.n	8002630 <_vfiprintf_r+0x78>
 800275e:	460c      	mov	r4, r1
 8002760:	2001      	movs	r0, #1
 8002762:	fb0c 3202 	mla	r2, ip, r2, r3
 8002766:	e7a6      	b.n	80026b6 <_vfiprintf_r+0xfe>
 8002768:	2300      	movs	r3, #0
 800276a:	f04f 0c0a 	mov.w	ip, #10
 800276e:	4619      	mov	r1, r3
 8002770:	3401      	adds	r4, #1
 8002772:	9305      	str	r3, [sp, #20]
 8002774:	4620      	mov	r0, r4
 8002776:	f810 2b01 	ldrb.w	r2, [r0], #1
 800277a:	3a30      	subs	r2, #48	; 0x30
 800277c:	2a09      	cmp	r2, #9
 800277e:	d903      	bls.n	8002788 <_vfiprintf_r+0x1d0>
 8002780:	2b00      	cmp	r3, #0
 8002782:	d0c6      	beq.n	8002712 <_vfiprintf_r+0x15a>
 8002784:	9105      	str	r1, [sp, #20]
 8002786:	e7c4      	b.n	8002712 <_vfiprintf_r+0x15a>
 8002788:	4604      	mov	r4, r0
 800278a:	2301      	movs	r3, #1
 800278c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002790:	e7f0      	b.n	8002774 <_vfiprintf_r+0x1bc>
 8002792:	ab03      	add	r3, sp, #12
 8002794:	9300      	str	r3, [sp, #0]
 8002796:	462a      	mov	r2, r5
 8002798:	4630      	mov	r0, r6
 800279a:	4b13      	ldr	r3, [pc, #76]	; (80027e8 <_vfiprintf_r+0x230>)
 800279c:	a904      	add	r1, sp, #16
 800279e:	f3af 8000 	nop.w
 80027a2:	4607      	mov	r7, r0
 80027a4:	1c78      	adds	r0, r7, #1
 80027a6:	d1d6      	bne.n	8002756 <_vfiprintf_r+0x19e>
 80027a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80027aa:	07d9      	lsls	r1, r3, #31
 80027ac:	d405      	bmi.n	80027ba <_vfiprintf_r+0x202>
 80027ae:	89ab      	ldrh	r3, [r5, #12]
 80027b0:	059a      	lsls	r2, r3, #22
 80027b2:	d402      	bmi.n	80027ba <_vfiprintf_r+0x202>
 80027b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80027b6:	f7ff fde1 	bl	800237c <__retarget_lock_release_recursive>
 80027ba:	89ab      	ldrh	r3, [r5, #12]
 80027bc:	065b      	lsls	r3, r3, #25
 80027be:	f53f af1d 	bmi.w	80025fc <_vfiprintf_r+0x44>
 80027c2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80027c4:	e71c      	b.n	8002600 <_vfiprintf_r+0x48>
 80027c6:	ab03      	add	r3, sp, #12
 80027c8:	9300      	str	r3, [sp, #0]
 80027ca:	462a      	mov	r2, r5
 80027cc:	4630      	mov	r0, r6
 80027ce:	4b06      	ldr	r3, [pc, #24]	; (80027e8 <_vfiprintf_r+0x230>)
 80027d0:	a904      	add	r1, sp, #16
 80027d2:	f000 f87d 	bl	80028d0 <_printf_i>
 80027d6:	e7e4      	b.n	80027a2 <_vfiprintf_r+0x1ea>
 80027d8:	08002f12 	.word	0x08002f12
 80027dc:	08002f18 	.word	0x08002f18
 80027e0:	08002f1c 	.word	0x08002f1c
 80027e4:	00000000 	.word	0x00000000
 80027e8:	08002593 	.word	0x08002593

080027ec <_printf_common>:
 80027ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80027f0:	4616      	mov	r6, r2
 80027f2:	4699      	mov	r9, r3
 80027f4:	688a      	ldr	r2, [r1, #8]
 80027f6:	690b      	ldr	r3, [r1, #16]
 80027f8:	4607      	mov	r7, r0
 80027fa:	4293      	cmp	r3, r2
 80027fc:	bfb8      	it	lt
 80027fe:	4613      	movlt	r3, r2
 8002800:	6033      	str	r3, [r6, #0]
 8002802:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002806:	460c      	mov	r4, r1
 8002808:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800280c:	b10a      	cbz	r2, 8002812 <_printf_common+0x26>
 800280e:	3301      	adds	r3, #1
 8002810:	6033      	str	r3, [r6, #0]
 8002812:	6823      	ldr	r3, [r4, #0]
 8002814:	0699      	lsls	r1, r3, #26
 8002816:	bf42      	ittt	mi
 8002818:	6833      	ldrmi	r3, [r6, #0]
 800281a:	3302      	addmi	r3, #2
 800281c:	6033      	strmi	r3, [r6, #0]
 800281e:	6825      	ldr	r5, [r4, #0]
 8002820:	f015 0506 	ands.w	r5, r5, #6
 8002824:	d106      	bne.n	8002834 <_printf_common+0x48>
 8002826:	f104 0a19 	add.w	sl, r4, #25
 800282a:	68e3      	ldr	r3, [r4, #12]
 800282c:	6832      	ldr	r2, [r6, #0]
 800282e:	1a9b      	subs	r3, r3, r2
 8002830:	42ab      	cmp	r3, r5
 8002832:	dc2b      	bgt.n	800288c <_printf_common+0xa0>
 8002834:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002838:	1e13      	subs	r3, r2, #0
 800283a:	6822      	ldr	r2, [r4, #0]
 800283c:	bf18      	it	ne
 800283e:	2301      	movne	r3, #1
 8002840:	0692      	lsls	r2, r2, #26
 8002842:	d430      	bmi.n	80028a6 <_printf_common+0xba>
 8002844:	4649      	mov	r1, r9
 8002846:	4638      	mov	r0, r7
 8002848:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800284c:	47c0      	blx	r8
 800284e:	3001      	adds	r0, #1
 8002850:	d023      	beq.n	800289a <_printf_common+0xae>
 8002852:	6823      	ldr	r3, [r4, #0]
 8002854:	6922      	ldr	r2, [r4, #16]
 8002856:	f003 0306 	and.w	r3, r3, #6
 800285a:	2b04      	cmp	r3, #4
 800285c:	bf14      	ite	ne
 800285e:	2500      	movne	r5, #0
 8002860:	6833      	ldreq	r3, [r6, #0]
 8002862:	f04f 0600 	mov.w	r6, #0
 8002866:	bf08      	it	eq
 8002868:	68e5      	ldreq	r5, [r4, #12]
 800286a:	f104 041a 	add.w	r4, r4, #26
 800286e:	bf08      	it	eq
 8002870:	1aed      	subeq	r5, r5, r3
 8002872:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002876:	bf08      	it	eq
 8002878:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800287c:	4293      	cmp	r3, r2
 800287e:	bfc4      	itt	gt
 8002880:	1a9b      	subgt	r3, r3, r2
 8002882:	18ed      	addgt	r5, r5, r3
 8002884:	42b5      	cmp	r5, r6
 8002886:	d11a      	bne.n	80028be <_printf_common+0xd2>
 8002888:	2000      	movs	r0, #0
 800288a:	e008      	b.n	800289e <_printf_common+0xb2>
 800288c:	2301      	movs	r3, #1
 800288e:	4652      	mov	r2, sl
 8002890:	4649      	mov	r1, r9
 8002892:	4638      	mov	r0, r7
 8002894:	47c0      	blx	r8
 8002896:	3001      	adds	r0, #1
 8002898:	d103      	bne.n	80028a2 <_printf_common+0xb6>
 800289a:	f04f 30ff 	mov.w	r0, #4294967295
 800289e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028a2:	3501      	adds	r5, #1
 80028a4:	e7c1      	b.n	800282a <_printf_common+0x3e>
 80028a6:	2030      	movs	r0, #48	; 0x30
 80028a8:	18e1      	adds	r1, r4, r3
 80028aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80028ae:	1c5a      	adds	r2, r3, #1
 80028b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80028b4:	4422      	add	r2, r4
 80028b6:	3302      	adds	r3, #2
 80028b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80028bc:	e7c2      	b.n	8002844 <_printf_common+0x58>
 80028be:	2301      	movs	r3, #1
 80028c0:	4622      	mov	r2, r4
 80028c2:	4649      	mov	r1, r9
 80028c4:	4638      	mov	r0, r7
 80028c6:	47c0      	blx	r8
 80028c8:	3001      	adds	r0, #1
 80028ca:	d0e6      	beq.n	800289a <_printf_common+0xae>
 80028cc:	3601      	adds	r6, #1
 80028ce:	e7d9      	b.n	8002884 <_printf_common+0x98>

080028d0 <_printf_i>:
 80028d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80028d4:	7e0f      	ldrb	r7, [r1, #24]
 80028d6:	4691      	mov	r9, r2
 80028d8:	2f78      	cmp	r7, #120	; 0x78
 80028da:	4680      	mov	r8, r0
 80028dc:	460c      	mov	r4, r1
 80028de:	469a      	mov	sl, r3
 80028e0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80028e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80028e6:	d807      	bhi.n	80028f8 <_printf_i+0x28>
 80028e8:	2f62      	cmp	r7, #98	; 0x62
 80028ea:	d80a      	bhi.n	8002902 <_printf_i+0x32>
 80028ec:	2f00      	cmp	r7, #0
 80028ee:	f000 80d5 	beq.w	8002a9c <_printf_i+0x1cc>
 80028f2:	2f58      	cmp	r7, #88	; 0x58
 80028f4:	f000 80c1 	beq.w	8002a7a <_printf_i+0x1aa>
 80028f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80028fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002900:	e03a      	b.n	8002978 <_printf_i+0xa8>
 8002902:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002906:	2b15      	cmp	r3, #21
 8002908:	d8f6      	bhi.n	80028f8 <_printf_i+0x28>
 800290a:	a101      	add	r1, pc, #4	; (adr r1, 8002910 <_printf_i+0x40>)
 800290c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002910:	08002969 	.word	0x08002969
 8002914:	0800297d 	.word	0x0800297d
 8002918:	080028f9 	.word	0x080028f9
 800291c:	080028f9 	.word	0x080028f9
 8002920:	080028f9 	.word	0x080028f9
 8002924:	080028f9 	.word	0x080028f9
 8002928:	0800297d 	.word	0x0800297d
 800292c:	080028f9 	.word	0x080028f9
 8002930:	080028f9 	.word	0x080028f9
 8002934:	080028f9 	.word	0x080028f9
 8002938:	080028f9 	.word	0x080028f9
 800293c:	08002a83 	.word	0x08002a83
 8002940:	080029a9 	.word	0x080029a9
 8002944:	08002a3d 	.word	0x08002a3d
 8002948:	080028f9 	.word	0x080028f9
 800294c:	080028f9 	.word	0x080028f9
 8002950:	08002aa5 	.word	0x08002aa5
 8002954:	080028f9 	.word	0x080028f9
 8002958:	080029a9 	.word	0x080029a9
 800295c:	080028f9 	.word	0x080028f9
 8002960:	080028f9 	.word	0x080028f9
 8002964:	08002a45 	.word	0x08002a45
 8002968:	682b      	ldr	r3, [r5, #0]
 800296a:	1d1a      	adds	r2, r3, #4
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	602a      	str	r2, [r5, #0]
 8002970:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002974:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002978:	2301      	movs	r3, #1
 800297a:	e0a0      	b.n	8002abe <_printf_i+0x1ee>
 800297c:	6820      	ldr	r0, [r4, #0]
 800297e:	682b      	ldr	r3, [r5, #0]
 8002980:	0607      	lsls	r7, r0, #24
 8002982:	f103 0104 	add.w	r1, r3, #4
 8002986:	6029      	str	r1, [r5, #0]
 8002988:	d501      	bpl.n	800298e <_printf_i+0xbe>
 800298a:	681e      	ldr	r6, [r3, #0]
 800298c:	e003      	b.n	8002996 <_printf_i+0xc6>
 800298e:	0646      	lsls	r6, r0, #25
 8002990:	d5fb      	bpl.n	800298a <_printf_i+0xba>
 8002992:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002996:	2e00      	cmp	r6, #0
 8002998:	da03      	bge.n	80029a2 <_printf_i+0xd2>
 800299a:	232d      	movs	r3, #45	; 0x2d
 800299c:	4276      	negs	r6, r6
 800299e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80029a2:	230a      	movs	r3, #10
 80029a4:	4859      	ldr	r0, [pc, #356]	; (8002b0c <_printf_i+0x23c>)
 80029a6:	e012      	b.n	80029ce <_printf_i+0xfe>
 80029a8:	682b      	ldr	r3, [r5, #0]
 80029aa:	6820      	ldr	r0, [r4, #0]
 80029ac:	1d19      	adds	r1, r3, #4
 80029ae:	6029      	str	r1, [r5, #0]
 80029b0:	0605      	lsls	r5, r0, #24
 80029b2:	d501      	bpl.n	80029b8 <_printf_i+0xe8>
 80029b4:	681e      	ldr	r6, [r3, #0]
 80029b6:	e002      	b.n	80029be <_printf_i+0xee>
 80029b8:	0641      	lsls	r1, r0, #25
 80029ba:	d5fb      	bpl.n	80029b4 <_printf_i+0xe4>
 80029bc:	881e      	ldrh	r6, [r3, #0]
 80029be:	2f6f      	cmp	r7, #111	; 0x6f
 80029c0:	bf0c      	ite	eq
 80029c2:	2308      	moveq	r3, #8
 80029c4:	230a      	movne	r3, #10
 80029c6:	4851      	ldr	r0, [pc, #324]	; (8002b0c <_printf_i+0x23c>)
 80029c8:	2100      	movs	r1, #0
 80029ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80029ce:	6865      	ldr	r5, [r4, #4]
 80029d0:	2d00      	cmp	r5, #0
 80029d2:	bfa8      	it	ge
 80029d4:	6821      	ldrge	r1, [r4, #0]
 80029d6:	60a5      	str	r5, [r4, #8]
 80029d8:	bfa4      	itt	ge
 80029da:	f021 0104 	bicge.w	r1, r1, #4
 80029de:	6021      	strge	r1, [r4, #0]
 80029e0:	b90e      	cbnz	r6, 80029e6 <_printf_i+0x116>
 80029e2:	2d00      	cmp	r5, #0
 80029e4:	d04b      	beq.n	8002a7e <_printf_i+0x1ae>
 80029e6:	4615      	mov	r5, r2
 80029e8:	fbb6 f1f3 	udiv	r1, r6, r3
 80029ec:	fb03 6711 	mls	r7, r3, r1, r6
 80029f0:	5dc7      	ldrb	r7, [r0, r7]
 80029f2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80029f6:	4637      	mov	r7, r6
 80029f8:	42bb      	cmp	r3, r7
 80029fa:	460e      	mov	r6, r1
 80029fc:	d9f4      	bls.n	80029e8 <_printf_i+0x118>
 80029fe:	2b08      	cmp	r3, #8
 8002a00:	d10b      	bne.n	8002a1a <_printf_i+0x14a>
 8002a02:	6823      	ldr	r3, [r4, #0]
 8002a04:	07de      	lsls	r6, r3, #31
 8002a06:	d508      	bpl.n	8002a1a <_printf_i+0x14a>
 8002a08:	6923      	ldr	r3, [r4, #16]
 8002a0a:	6861      	ldr	r1, [r4, #4]
 8002a0c:	4299      	cmp	r1, r3
 8002a0e:	bfde      	ittt	le
 8002a10:	2330      	movle	r3, #48	; 0x30
 8002a12:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002a16:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002a1a:	1b52      	subs	r2, r2, r5
 8002a1c:	6122      	str	r2, [r4, #16]
 8002a1e:	464b      	mov	r3, r9
 8002a20:	4621      	mov	r1, r4
 8002a22:	4640      	mov	r0, r8
 8002a24:	f8cd a000 	str.w	sl, [sp]
 8002a28:	aa03      	add	r2, sp, #12
 8002a2a:	f7ff fedf 	bl	80027ec <_printf_common>
 8002a2e:	3001      	adds	r0, #1
 8002a30:	d14a      	bne.n	8002ac8 <_printf_i+0x1f8>
 8002a32:	f04f 30ff 	mov.w	r0, #4294967295
 8002a36:	b004      	add	sp, #16
 8002a38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a3c:	6823      	ldr	r3, [r4, #0]
 8002a3e:	f043 0320 	orr.w	r3, r3, #32
 8002a42:	6023      	str	r3, [r4, #0]
 8002a44:	2778      	movs	r7, #120	; 0x78
 8002a46:	4832      	ldr	r0, [pc, #200]	; (8002b10 <_printf_i+0x240>)
 8002a48:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002a4c:	6823      	ldr	r3, [r4, #0]
 8002a4e:	6829      	ldr	r1, [r5, #0]
 8002a50:	061f      	lsls	r7, r3, #24
 8002a52:	f851 6b04 	ldr.w	r6, [r1], #4
 8002a56:	d402      	bmi.n	8002a5e <_printf_i+0x18e>
 8002a58:	065f      	lsls	r7, r3, #25
 8002a5a:	bf48      	it	mi
 8002a5c:	b2b6      	uxthmi	r6, r6
 8002a5e:	07df      	lsls	r7, r3, #31
 8002a60:	bf48      	it	mi
 8002a62:	f043 0320 	orrmi.w	r3, r3, #32
 8002a66:	6029      	str	r1, [r5, #0]
 8002a68:	bf48      	it	mi
 8002a6a:	6023      	strmi	r3, [r4, #0]
 8002a6c:	b91e      	cbnz	r6, 8002a76 <_printf_i+0x1a6>
 8002a6e:	6823      	ldr	r3, [r4, #0]
 8002a70:	f023 0320 	bic.w	r3, r3, #32
 8002a74:	6023      	str	r3, [r4, #0]
 8002a76:	2310      	movs	r3, #16
 8002a78:	e7a6      	b.n	80029c8 <_printf_i+0xf8>
 8002a7a:	4824      	ldr	r0, [pc, #144]	; (8002b0c <_printf_i+0x23c>)
 8002a7c:	e7e4      	b.n	8002a48 <_printf_i+0x178>
 8002a7e:	4615      	mov	r5, r2
 8002a80:	e7bd      	b.n	80029fe <_printf_i+0x12e>
 8002a82:	682b      	ldr	r3, [r5, #0]
 8002a84:	6826      	ldr	r6, [r4, #0]
 8002a86:	1d18      	adds	r0, r3, #4
 8002a88:	6961      	ldr	r1, [r4, #20]
 8002a8a:	6028      	str	r0, [r5, #0]
 8002a8c:	0635      	lsls	r5, r6, #24
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	d501      	bpl.n	8002a96 <_printf_i+0x1c6>
 8002a92:	6019      	str	r1, [r3, #0]
 8002a94:	e002      	b.n	8002a9c <_printf_i+0x1cc>
 8002a96:	0670      	lsls	r0, r6, #25
 8002a98:	d5fb      	bpl.n	8002a92 <_printf_i+0x1c2>
 8002a9a:	8019      	strh	r1, [r3, #0]
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	4615      	mov	r5, r2
 8002aa0:	6123      	str	r3, [r4, #16]
 8002aa2:	e7bc      	b.n	8002a1e <_printf_i+0x14e>
 8002aa4:	682b      	ldr	r3, [r5, #0]
 8002aa6:	2100      	movs	r1, #0
 8002aa8:	1d1a      	adds	r2, r3, #4
 8002aaa:	602a      	str	r2, [r5, #0]
 8002aac:	681d      	ldr	r5, [r3, #0]
 8002aae:	6862      	ldr	r2, [r4, #4]
 8002ab0:	4628      	mov	r0, r5
 8002ab2:	f000 f97f 	bl	8002db4 <memchr>
 8002ab6:	b108      	cbz	r0, 8002abc <_printf_i+0x1ec>
 8002ab8:	1b40      	subs	r0, r0, r5
 8002aba:	6060      	str	r0, [r4, #4]
 8002abc:	6863      	ldr	r3, [r4, #4]
 8002abe:	6123      	str	r3, [r4, #16]
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ac6:	e7aa      	b.n	8002a1e <_printf_i+0x14e>
 8002ac8:	462a      	mov	r2, r5
 8002aca:	4649      	mov	r1, r9
 8002acc:	4640      	mov	r0, r8
 8002ace:	6923      	ldr	r3, [r4, #16]
 8002ad0:	47d0      	blx	sl
 8002ad2:	3001      	adds	r0, #1
 8002ad4:	d0ad      	beq.n	8002a32 <_printf_i+0x162>
 8002ad6:	6823      	ldr	r3, [r4, #0]
 8002ad8:	079b      	lsls	r3, r3, #30
 8002ada:	d413      	bmi.n	8002b04 <_printf_i+0x234>
 8002adc:	68e0      	ldr	r0, [r4, #12]
 8002ade:	9b03      	ldr	r3, [sp, #12]
 8002ae0:	4298      	cmp	r0, r3
 8002ae2:	bfb8      	it	lt
 8002ae4:	4618      	movlt	r0, r3
 8002ae6:	e7a6      	b.n	8002a36 <_printf_i+0x166>
 8002ae8:	2301      	movs	r3, #1
 8002aea:	4632      	mov	r2, r6
 8002aec:	4649      	mov	r1, r9
 8002aee:	4640      	mov	r0, r8
 8002af0:	47d0      	blx	sl
 8002af2:	3001      	adds	r0, #1
 8002af4:	d09d      	beq.n	8002a32 <_printf_i+0x162>
 8002af6:	3501      	adds	r5, #1
 8002af8:	68e3      	ldr	r3, [r4, #12]
 8002afa:	9903      	ldr	r1, [sp, #12]
 8002afc:	1a5b      	subs	r3, r3, r1
 8002afe:	42ab      	cmp	r3, r5
 8002b00:	dcf2      	bgt.n	8002ae8 <_printf_i+0x218>
 8002b02:	e7eb      	b.n	8002adc <_printf_i+0x20c>
 8002b04:	2500      	movs	r5, #0
 8002b06:	f104 0619 	add.w	r6, r4, #25
 8002b0a:	e7f5      	b.n	8002af8 <_printf_i+0x228>
 8002b0c:	08002f23 	.word	0x08002f23
 8002b10:	08002f34 	.word	0x08002f34

08002b14 <__sflush_r>:
 8002b14:	898a      	ldrh	r2, [r1, #12]
 8002b16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b18:	4605      	mov	r5, r0
 8002b1a:	0710      	lsls	r0, r2, #28
 8002b1c:	460c      	mov	r4, r1
 8002b1e:	d457      	bmi.n	8002bd0 <__sflush_r+0xbc>
 8002b20:	684b      	ldr	r3, [r1, #4]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	dc04      	bgt.n	8002b30 <__sflush_r+0x1c>
 8002b26:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	dc01      	bgt.n	8002b30 <__sflush_r+0x1c>
 8002b2c:	2000      	movs	r0, #0
 8002b2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002b32:	2e00      	cmp	r6, #0
 8002b34:	d0fa      	beq.n	8002b2c <__sflush_r+0x18>
 8002b36:	2300      	movs	r3, #0
 8002b38:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002b3c:	682f      	ldr	r7, [r5, #0]
 8002b3e:	6a21      	ldr	r1, [r4, #32]
 8002b40:	602b      	str	r3, [r5, #0]
 8002b42:	d032      	beq.n	8002baa <__sflush_r+0x96>
 8002b44:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002b46:	89a3      	ldrh	r3, [r4, #12]
 8002b48:	075a      	lsls	r2, r3, #29
 8002b4a:	d505      	bpl.n	8002b58 <__sflush_r+0x44>
 8002b4c:	6863      	ldr	r3, [r4, #4]
 8002b4e:	1ac0      	subs	r0, r0, r3
 8002b50:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002b52:	b10b      	cbz	r3, 8002b58 <__sflush_r+0x44>
 8002b54:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002b56:	1ac0      	subs	r0, r0, r3
 8002b58:	2300      	movs	r3, #0
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002b5e:	4628      	mov	r0, r5
 8002b60:	6a21      	ldr	r1, [r4, #32]
 8002b62:	47b0      	blx	r6
 8002b64:	1c43      	adds	r3, r0, #1
 8002b66:	89a3      	ldrh	r3, [r4, #12]
 8002b68:	d106      	bne.n	8002b78 <__sflush_r+0x64>
 8002b6a:	6829      	ldr	r1, [r5, #0]
 8002b6c:	291d      	cmp	r1, #29
 8002b6e:	d82b      	bhi.n	8002bc8 <__sflush_r+0xb4>
 8002b70:	4a28      	ldr	r2, [pc, #160]	; (8002c14 <__sflush_r+0x100>)
 8002b72:	410a      	asrs	r2, r1
 8002b74:	07d6      	lsls	r6, r2, #31
 8002b76:	d427      	bmi.n	8002bc8 <__sflush_r+0xb4>
 8002b78:	2200      	movs	r2, #0
 8002b7a:	6062      	str	r2, [r4, #4]
 8002b7c:	6922      	ldr	r2, [r4, #16]
 8002b7e:	04d9      	lsls	r1, r3, #19
 8002b80:	6022      	str	r2, [r4, #0]
 8002b82:	d504      	bpl.n	8002b8e <__sflush_r+0x7a>
 8002b84:	1c42      	adds	r2, r0, #1
 8002b86:	d101      	bne.n	8002b8c <__sflush_r+0x78>
 8002b88:	682b      	ldr	r3, [r5, #0]
 8002b8a:	b903      	cbnz	r3, 8002b8e <__sflush_r+0x7a>
 8002b8c:	6560      	str	r0, [r4, #84]	; 0x54
 8002b8e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002b90:	602f      	str	r7, [r5, #0]
 8002b92:	2900      	cmp	r1, #0
 8002b94:	d0ca      	beq.n	8002b2c <__sflush_r+0x18>
 8002b96:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002b9a:	4299      	cmp	r1, r3
 8002b9c:	d002      	beq.n	8002ba4 <__sflush_r+0x90>
 8002b9e:	4628      	mov	r0, r5
 8002ba0:	f7ff fbee 	bl	8002380 <_free_r>
 8002ba4:	2000      	movs	r0, #0
 8002ba6:	6360      	str	r0, [r4, #52]	; 0x34
 8002ba8:	e7c1      	b.n	8002b2e <__sflush_r+0x1a>
 8002baa:	2301      	movs	r3, #1
 8002bac:	4628      	mov	r0, r5
 8002bae:	47b0      	blx	r6
 8002bb0:	1c41      	adds	r1, r0, #1
 8002bb2:	d1c8      	bne.n	8002b46 <__sflush_r+0x32>
 8002bb4:	682b      	ldr	r3, [r5, #0]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d0c5      	beq.n	8002b46 <__sflush_r+0x32>
 8002bba:	2b1d      	cmp	r3, #29
 8002bbc:	d001      	beq.n	8002bc2 <__sflush_r+0xae>
 8002bbe:	2b16      	cmp	r3, #22
 8002bc0:	d101      	bne.n	8002bc6 <__sflush_r+0xb2>
 8002bc2:	602f      	str	r7, [r5, #0]
 8002bc4:	e7b2      	b.n	8002b2c <__sflush_r+0x18>
 8002bc6:	89a3      	ldrh	r3, [r4, #12]
 8002bc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002bcc:	81a3      	strh	r3, [r4, #12]
 8002bce:	e7ae      	b.n	8002b2e <__sflush_r+0x1a>
 8002bd0:	690f      	ldr	r7, [r1, #16]
 8002bd2:	2f00      	cmp	r7, #0
 8002bd4:	d0aa      	beq.n	8002b2c <__sflush_r+0x18>
 8002bd6:	0793      	lsls	r3, r2, #30
 8002bd8:	bf18      	it	ne
 8002bda:	2300      	movne	r3, #0
 8002bdc:	680e      	ldr	r6, [r1, #0]
 8002bde:	bf08      	it	eq
 8002be0:	694b      	ldreq	r3, [r1, #20]
 8002be2:	1bf6      	subs	r6, r6, r7
 8002be4:	600f      	str	r7, [r1, #0]
 8002be6:	608b      	str	r3, [r1, #8]
 8002be8:	2e00      	cmp	r6, #0
 8002bea:	dd9f      	ble.n	8002b2c <__sflush_r+0x18>
 8002bec:	4633      	mov	r3, r6
 8002bee:	463a      	mov	r2, r7
 8002bf0:	4628      	mov	r0, r5
 8002bf2:	6a21      	ldr	r1, [r4, #32]
 8002bf4:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8002bf8:	47e0      	blx	ip
 8002bfa:	2800      	cmp	r0, #0
 8002bfc:	dc06      	bgt.n	8002c0c <__sflush_r+0xf8>
 8002bfe:	89a3      	ldrh	r3, [r4, #12]
 8002c00:	f04f 30ff 	mov.w	r0, #4294967295
 8002c04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c08:	81a3      	strh	r3, [r4, #12]
 8002c0a:	e790      	b.n	8002b2e <__sflush_r+0x1a>
 8002c0c:	4407      	add	r7, r0
 8002c0e:	1a36      	subs	r6, r6, r0
 8002c10:	e7ea      	b.n	8002be8 <__sflush_r+0xd4>
 8002c12:	bf00      	nop
 8002c14:	dfbffffe 	.word	0xdfbffffe

08002c18 <_fflush_r>:
 8002c18:	b538      	push	{r3, r4, r5, lr}
 8002c1a:	690b      	ldr	r3, [r1, #16]
 8002c1c:	4605      	mov	r5, r0
 8002c1e:	460c      	mov	r4, r1
 8002c20:	b913      	cbnz	r3, 8002c28 <_fflush_r+0x10>
 8002c22:	2500      	movs	r5, #0
 8002c24:	4628      	mov	r0, r5
 8002c26:	bd38      	pop	{r3, r4, r5, pc}
 8002c28:	b118      	cbz	r0, 8002c32 <_fflush_r+0x1a>
 8002c2a:	6a03      	ldr	r3, [r0, #32]
 8002c2c:	b90b      	cbnz	r3, 8002c32 <_fflush_r+0x1a>
 8002c2e:	f7ff fa9f 	bl	8002170 <__sinit>
 8002c32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d0f3      	beq.n	8002c22 <_fflush_r+0xa>
 8002c3a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002c3c:	07d0      	lsls	r0, r2, #31
 8002c3e:	d404      	bmi.n	8002c4a <_fflush_r+0x32>
 8002c40:	0599      	lsls	r1, r3, #22
 8002c42:	d402      	bmi.n	8002c4a <_fflush_r+0x32>
 8002c44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002c46:	f7ff fb98 	bl	800237a <__retarget_lock_acquire_recursive>
 8002c4a:	4628      	mov	r0, r5
 8002c4c:	4621      	mov	r1, r4
 8002c4e:	f7ff ff61 	bl	8002b14 <__sflush_r>
 8002c52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002c54:	4605      	mov	r5, r0
 8002c56:	07da      	lsls	r2, r3, #31
 8002c58:	d4e4      	bmi.n	8002c24 <_fflush_r+0xc>
 8002c5a:	89a3      	ldrh	r3, [r4, #12]
 8002c5c:	059b      	lsls	r3, r3, #22
 8002c5e:	d4e1      	bmi.n	8002c24 <_fflush_r+0xc>
 8002c60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002c62:	f7ff fb8b 	bl	800237c <__retarget_lock_release_recursive>
 8002c66:	e7dd      	b.n	8002c24 <_fflush_r+0xc>

08002c68 <__swbuf_r>:
 8002c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c6a:	460e      	mov	r6, r1
 8002c6c:	4614      	mov	r4, r2
 8002c6e:	4605      	mov	r5, r0
 8002c70:	b118      	cbz	r0, 8002c7a <__swbuf_r+0x12>
 8002c72:	6a03      	ldr	r3, [r0, #32]
 8002c74:	b90b      	cbnz	r3, 8002c7a <__swbuf_r+0x12>
 8002c76:	f7ff fa7b 	bl	8002170 <__sinit>
 8002c7a:	69a3      	ldr	r3, [r4, #24]
 8002c7c:	60a3      	str	r3, [r4, #8]
 8002c7e:	89a3      	ldrh	r3, [r4, #12]
 8002c80:	071a      	lsls	r2, r3, #28
 8002c82:	d525      	bpl.n	8002cd0 <__swbuf_r+0x68>
 8002c84:	6923      	ldr	r3, [r4, #16]
 8002c86:	b31b      	cbz	r3, 8002cd0 <__swbuf_r+0x68>
 8002c88:	6823      	ldr	r3, [r4, #0]
 8002c8a:	6922      	ldr	r2, [r4, #16]
 8002c8c:	b2f6      	uxtb	r6, r6
 8002c8e:	1a98      	subs	r0, r3, r2
 8002c90:	6963      	ldr	r3, [r4, #20]
 8002c92:	4637      	mov	r7, r6
 8002c94:	4283      	cmp	r3, r0
 8002c96:	dc04      	bgt.n	8002ca2 <__swbuf_r+0x3a>
 8002c98:	4621      	mov	r1, r4
 8002c9a:	4628      	mov	r0, r5
 8002c9c:	f7ff ffbc 	bl	8002c18 <_fflush_r>
 8002ca0:	b9e0      	cbnz	r0, 8002cdc <__swbuf_r+0x74>
 8002ca2:	68a3      	ldr	r3, [r4, #8]
 8002ca4:	3b01      	subs	r3, #1
 8002ca6:	60a3      	str	r3, [r4, #8]
 8002ca8:	6823      	ldr	r3, [r4, #0]
 8002caa:	1c5a      	adds	r2, r3, #1
 8002cac:	6022      	str	r2, [r4, #0]
 8002cae:	701e      	strb	r6, [r3, #0]
 8002cb0:	6962      	ldr	r2, [r4, #20]
 8002cb2:	1c43      	adds	r3, r0, #1
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d004      	beq.n	8002cc2 <__swbuf_r+0x5a>
 8002cb8:	89a3      	ldrh	r3, [r4, #12]
 8002cba:	07db      	lsls	r3, r3, #31
 8002cbc:	d506      	bpl.n	8002ccc <__swbuf_r+0x64>
 8002cbe:	2e0a      	cmp	r6, #10
 8002cc0:	d104      	bne.n	8002ccc <__swbuf_r+0x64>
 8002cc2:	4621      	mov	r1, r4
 8002cc4:	4628      	mov	r0, r5
 8002cc6:	f7ff ffa7 	bl	8002c18 <_fflush_r>
 8002cca:	b938      	cbnz	r0, 8002cdc <__swbuf_r+0x74>
 8002ccc:	4638      	mov	r0, r7
 8002cce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002cd0:	4621      	mov	r1, r4
 8002cd2:	4628      	mov	r0, r5
 8002cd4:	f000 f806 	bl	8002ce4 <__swsetup_r>
 8002cd8:	2800      	cmp	r0, #0
 8002cda:	d0d5      	beq.n	8002c88 <__swbuf_r+0x20>
 8002cdc:	f04f 37ff 	mov.w	r7, #4294967295
 8002ce0:	e7f4      	b.n	8002ccc <__swbuf_r+0x64>
	...

08002ce4 <__swsetup_r>:
 8002ce4:	b538      	push	{r3, r4, r5, lr}
 8002ce6:	4b2a      	ldr	r3, [pc, #168]	; (8002d90 <__swsetup_r+0xac>)
 8002ce8:	4605      	mov	r5, r0
 8002cea:	6818      	ldr	r0, [r3, #0]
 8002cec:	460c      	mov	r4, r1
 8002cee:	b118      	cbz	r0, 8002cf8 <__swsetup_r+0x14>
 8002cf0:	6a03      	ldr	r3, [r0, #32]
 8002cf2:	b90b      	cbnz	r3, 8002cf8 <__swsetup_r+0x14>
 8002cf4:	f7ff fa3c 	bl	8002170 <__sinit>
 8002cf8:	89a3      	ldrh	r3, [r4, #12]
 8002cfa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002cfe:	0718      	lsls	r0, r3, #28
 8002d00:	d422      	bmi.n	8002d48 <__swsetup_r+0x64>
 8002d02:	06d9      	lsls	r1, r3, #27
 8002d04:	d407      	bmi.n	8002d16 <__swsetup_r+0x32>
 8002d06:	2309      	movs	r3, #9
 8002d08:	602b      	str	r3, [r5, #0]
 8002d0a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002d0e:	f04f 30ff 	mov.w	r0, #4294967295
 8002d12:	81a3      	strh	r3, [r4, #12]
 8002d14:	e034      	b.n	8002d80 <__swsetup_r+0x9c>
 8002d16:	0758      	lsls	r0, r3, #29
 8002d18:	d512      	bpl.n	8002d40 <__swsetup_r+0x5c>
 8002d1a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002d1c:	b141      	cbz	r1, 8002d30 <__swsetup_r+0x4c>
 8002d1e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002d22:	4299      	cmp	r1, r3
 8002d24:	d002      	beq.n	8002d2c <__swsetup_r+0x48>
 8002d26:	4628      	mov	r0, r5
 8002d28:	f7ff fb2a 	bl	8002380 <_free_r>
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	6363      	str	r3, [r4, #52]	; 0x34
 8002d30:	89a3      	ldrh	r3, [r4, #12]
 8002d32:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002d36:	81a3      	strh	r3, [r4, #12]
 8002d38:	2300      	movs	r3, #0
 8002d3a:	6063      	str	r3, [r4, #4]
 8002d3c:	6923      	ldr	r3, [r4, #16]
 8002d3e:	6023      	str	r3, [r4, #0]
 8002d40:	89a3      	ldrh	r3, [r4, #12]
 8002d42:	f043 0308 	orr.w	r3, r3, #8
 8002d46:	81a3      	strh	r3, [r4, #12]
 8002d48:	6923      	ldr	r3, [r4, #16]
 8002d4a:	b94b      	cbnz	r3, 8002d60 <__swsetup_r+0x7c>
 8002d4c:	89a3      	ldrh	r3, [r4, #12]
 8002d4e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002d52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d56:	d003      	beq.n	8002d60 <__swsetup_r+0x7c>
 8002d58:	4621      	mov	r1, r4
 8002d5a:	4628      	mov	r0, r5
 8002d5c:	f000 f85d 	bl	8002e1a <__smakebuf_r>
 8002d60:	89a0      	ldrh	r0, [r4, #12]
 8002d62:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002d66:	f010 0301 	ands.w	r3, r0, #1
 8002d6a:	d00a      	beq.n	8002d82 <__swsetup_r+0x9e>
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	60a3      	str	r3, [r4, #8]
 8002d70:	6963      	ldr	r3, [r4, #20]
 8002d72:	425b      	negs	r3, r3
 8002d74:	61a3      	str	r3, [r4, #24]
 8002d76:	6923      	ldr	r3, [r4, #16]
 8002d78:	b943      	cbnz	r3, 8002d8c <__swsetup_r+0xa8>
 8002d7a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002d7e:	d1c4      	bne.n	8002d0a <__swsetup_r+0x26>
 8002d80:	bd38      	pop	{r3, r4, r5, pc}
 8002d82:	0781      	lsls	r1, r0, #30
 8002d84:	bf58      	it	pl
 8002d86:	6963      	ldrpl	r3, [r4, #20]
 8002d88:	60a3      	str	r3, [r4, #8]
 8002d8a:	e7f4      	b.n	8002d76 <__swsetup_r+0x92>
 8002d8c:	2000      	movs	r0, #0
 8002d8e:	e7f7      	b.n	8002d80 <__swsetup_r+0x9c>
 8002d90:	20000064 	.word	0x20000064

08002d94 <_sbrk_r>:
 8002d94:	b538      	push	{r3, r4, r5, lr}
 8002d96:	2300      	movs	r3, #0
 8002d98:	4d05      	ldr	r5, [pc, #20]	; (8002db0 <_sbrk_r+0x1c>)
 8002d9a:	4604      	mov	r4, r0
 8002d9c:	4608      	mov	r0, r1
 8002d9e:	602b      	str	r3, [r5, #0]
 8002da0:	f7fd fc18 	bl	80005d4 <_sbrk>
 8002da4:	1c43      	adds	r3, r0, #1
 8002da6:	d102      	bne.n	8002dae <_sbrk_r+0x1a>
 8002da8:	682b      	ldr	r3, [r5, #0]
 8002daa:	b103      	cbz	r3, 8002dae <_sbrk_r+0x1a>
 8002dac:	6023      	str	r3, [r4, #0]
 8002dae:	bd38      	pop	{r3, r4, r5, pc}
 8002db0:	20000210 	.word	0x20000210

08002db4 <memchr>:
 8002db4:	4603      	mov	r3, r0
 8002db6:	b510      	push	{r4, lr}
 8002db8:	b2c9      	uxtb	r1, r1
 8002dba:	4402      	add	r2, r0
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	d101      	bne.n	8002dc6 <memchr+0x12>
 8002dc2:	2000      	movs	r0, #0
 8002dc4:	e003      	b.n	8002dce <memchr+0x1a>
 8002dc6:	7804      	ldrb	r4, [r0, #0]
 8002dc8:	3301      	adds	r3, #1
 8002dca:	428c      	cmp	r4, r1
 8002dcc:	d1f6      	bne.n	8002dbc <memchr+0x8>
 8002dce:	bd10      	pop	{r4, pc}

08002dd0 <__swhatbuf_r>:
 8002dd0:	b570      	push	{r4, r5, r6, lr}
 8002dd2:	460c      	mov	r4, r1
 8002dd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002dd8:	4615      	mov	r5, r2
 8002dda:	2900      	cmp	r1, #0
 8002ddc:	461e      	mov	r6, r3
 8002dde:	b096      	sub	sp, #88	; 0x58
 8002de0:	da0c      	bge.n	8002dfc <__swhatbuf_r+0x2c>
 8002de2:	89a3      	ldrh	r3, [r4, #12]
 8002de4:	2100      	movs	r1, #0
 8002de6:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002dea:	bf0c      	ite	eq
 8002dec:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8002df0:	2340      	movne	r3, #64	; 0x40
 8002df2:	2000      	movs	r0, #0
 8002df4:	6031      	str	r1, [r6, #0]
 8002df6:	602b      	str	r3, [r5, #0]
 8002df8:	b016      	add	sp, #88	; 0x58
 8002dfa:	bd70      	pop	{r4, r5, r6, pc}
 8002dfc:	466a      	mov	r2, sp
 8002dfe:	f000 f849 	bl	8002e94 <_fstat_r>
 8002e02:	2800      	cmp	r0, #0
 8002e04:	dbed      	blt.n	8002de2 <__swhatbuf_r+0x12>
 8002e06:	9901      	ldr	r1, [sp, #4]
 8002e08:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8002e0c:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8002e10:	4259      	negs	r1, r3
 8002e12:	4159      	adcs	r1, r3
 8002e14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e18:	e7eb      	b.n	8002df2 <__swhatbuf_r+0x22>

08002e1a <__smakebuf_r>:
 8002e1a:	898b      	ldrh	r3, [r1, #12]
 8002e1c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002e1e:	079d      	lsls	r5, r3, #30
 8002e20:	4606      	mov	r6, r0
 8002e22:	460c      	mov	r4, r1
 8002e24:	d507      	bpl.n	8002e36 <__smakebuf_r+0x1c>
 8002e26:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002e2a:	6023      	str	r3, [r4, #0]
 8002e2c:	6123      	str	r3, [r4, #16]
 8002e2e:	2301      	movs	r3, #1
 8002e30:	6163      	str	r3, [r4, #20]
 8002e32:	b002      	add	sp, #8
 8002e34:	bd70      	pop	{r4, r5, r6, pc}
 8002e36:	466a      	mov	r2, sp
 8002e38:	ab01      	add	r3, sp, #4
 8002e3a:	f7ff ffc9 	bl	8002dd0 <__swhatbuf_r>
 8002e3e:	9900      	ldr	r1, [sp, #0]
 8002e40:	4605      	mov	r5, r0
 8002e42:	4630      	mov	r0, r6
 8002e44:	f7ff fb04 	bl	8002450 <_malloc_r>
 8002e48:	b948      	cbnz	r0, 8002e5e <__smakebuf_r+0x44>
 8002e4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e4e:	059a      	lsls	r2, r3, #22
 8002e50:	d4ef      	bmi.n	8002e32 <__smakebuf_r+0x18>
 8002e52:	f023 0303 	bic.w	r3, r3, #3
 8002e56:	f043 0302 	orr.w	r3, r3, #2
 8002e5a:	81a3      	strh	r3, [r4, #12]
 8002e5c:	e7e3      	b.n	8002e26 <__smakebuf_r+0xc>
 8002e5e:	89a3      	ldrh	r3, [r4, #12]
 8002e60:	6020      	str	r0, [r4, #0]
 8002e62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e66:	81a3      	strh	r3, [r4, #12]
 8002e68:	9b00      	ldr	r3, [sp, #0]
 8002e6a:	6120      	str	r0, [r4, #16]
 8002e6c:	6163      	str	r3, [r4, #20]
 8002e6e:	9b01      	ldr	r3, [sp, #4]
 8002e70:	b15b      	cbz	r3, 8002e8a <__smakebuf_r+0x70>
 8002e72:	4630      	mov	r0, r6
 8002e74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002e78:	f000 f81e 	bl	8002eb8 <_isatty_r>
 8002e7c:	b128      	cbz	r0, 8002e8a <__smakebuf_r+0x70>
 8002e7e:	89a3      	ldrh	r3, [r4, #12]
 8002e80:	f023 0303 	bic.w	r3, r3, #3
 8002e84:	f043 0301 	orr.w	r3, r3, #1
 8002e88:	81a3      	strh	r3, [r4, #12]
 8002e8a:	89a3      	ldrh	r3, [r4, #12]
 8002e8c:	431d      	orrs	r5, r3
 8002e8e:	81a5      	strh	r5, [r4, #12]
 8002e90:	e7cf      	b.n	8002e32 <__smakebuf_r+0x18>
	...

08002e94 <_fstat_r>:
 8002e94:	b538      	push	{r3, r4, r5, lr}
 8002e96:	2300      	movs	r3, #0
 8002e98:	4d06      	ldr	r5, [pc, #24]	; (8002eb4 <_fstat_r+0x20>)
 8002e9a:	4604      	mov	r4, r0
 8002e9c:	4608      	mov	r0, r1
 8002e9e:	4611      	mov	r1, r2
 8002ea0:	602b      	str	r3, [r5, #0]
 8002ea2:	f7fd fb72 	bl	800058a <_fstat>
 8002ea6:	1c43      	adds	r3, r0, #1
 8002ea8:	d102      	bne.n	8002eb0 <_fstat_r+0x1c>
 8002eaa:	682b      	ldr	r3, [r5, #0]
 8002eac:	b103      	cbz	r3, 8002eb0 <_fstat_r+0x1c>
 8002eae:	6023      	str	r3, [r4, #0]
 8002eb0:	bd38      	pop	{r3, r4, r5, pc}
 8002eb2:	bf00      	nop
 8002eb4:	20000210 	.word	0x20000210

08002eb8 <_isatty_r>:
 8002eb8:	b538      	push	{r3, r4, r5, lr}
 8002eba:	2300      	movs	r3, #0
 8002ebc:	4d05      	ldr	r5, [pc, #20]	; (8002ed4 <_isatty_r+0x1c>)
 8002ebe:	4604      	mov	r4, r0
 8002ec0:	4608      	mov	r0, r1
 8002ec2:	602b      	str	r3, [r5, #0]
 8002ec4:	f7fd fb70 	bl	80005a8 <_isatty>
 8002ec8:	1c43      	adds	r3, r0, #1
 8002eca:	d102      	bne.n	8002ed2 <_isatty_r+0x1a>
 8002ecc:	682b      	ldr	r3, [r5, #0]
 8002ece:	b103      	cbz	r3, 8002ed2 <_isatty_r+0x1a>
 8002ed0:	6023      	str	r3, [r4, #0]
 8002ed2:	bd38      	pop	{r3, r4, r5, pc}
 8002ed4:	20000210 	.word	0x20000210

08002ed8 <_init>:
 8002ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eda:	bf00      	nop
 8002edc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ede:	bc08      	pop	{r3}
 8002ee0:	469e      	mov	lr, r3
 8002ee2:	4770      	bx	lr

08002ee4 <_fini>:
 8002ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ee6:	bf00      	nop
 8002ee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002eea:	bc08      	pop	{r3}
 8002eec:	469e      	mov	lr, r3
 8002eee:	4770      	bx	lr
