0.6
2019.2
Nov  6 2019
21:57:16
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.ip_user_files/bd/led_show_num/ip/led_show_num_led_num_0_0/sim/led_show_num_led_num_0_0.v,1600969285,verilog,,E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.ip_user_files/bd/led_show_num/sim/led_show_num.v,,led_show_num_led_num_0_0,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.ip_user_files/bd/led_show_num/ipshared/0cc9/led_num.v,1600969285,verilog,,E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.ip_user_files/bd/led_show_num/ip/led_show_num_led_num_0_0/sim/led_show_num_led_num_0_0.v,,led_num,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.ip_user_files/bd/led_show_num/sim/led_show_num.v,1600969285,verilog,,E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v,,led_show_num,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v,1600766907,verilog,,,,tb,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v,1600688971,verilog,,E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v,,clk_pll;clk_pll_clk_pll_clk_wiz,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v,1600966975,verilog,,E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v,,instMem,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v,1600676076,verilog,,E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v,,alu,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v,1600778733,verilog,,E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v,,blockA,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v,1600698972,verilog,,E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v,,blockB,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v,1600779072,verilog,,E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v,,blockC,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v,1600778750,verilog,,E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v,,blockD,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v,1600677017,verilog,,E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v,,brUnit,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v,1600741854,verilog,,E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v,,control,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v,1600967003,verilog,,E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v,,dataMem,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v,1600962140,verilog,,E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v,,getInst,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v,1600966282,verilog,,E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v,,jmpPause,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v,1600766063,verilog,,E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v,,pc,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v,1600783537,verilog,,E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v,,rawPause,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v,1600963180,verilog,,E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v,,register_heap,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v,1600935906,verilog,,E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v,,signExtend,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v,1600969268,verilog,,E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v,,top_module,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v,1600779325,verilog,,E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v,,teach_soc_top,,,,,,,,
E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v,1600958241,verilog,,,,testbench,,,,,,,,
E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram_sim_netlist.v,1600689060,verilog,,E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v,,inst_ram;inst_ram_bindec;inst_ram_blk_mem_gen_generic_cstr;inst_ram_blk_mem_gen_mux;inst_ram_blk_mem_gen_prim_width;inst_ram_blk_mem_gen_prim_width__parameterized0;inst_ram_blk_mem_gen_prim_width__parameterized1;inst_ram_blk_mem_gen_prim_width__parameterized10;inst_ram_blk_mem_gen_prim_width__parameterized11;inst_ram_blk_mem_gen_prim_width__parameterized12;inst_ram_blk_mem_gen_prim_width__parameterized13;inst_ram_blk_mem_gen_prim_width__parameterized14;inst_ram_blk_mem_gen_prim_width__parameterized15;inst_ram_blk_mem_gen_prim_width__parameterized16;inst_ram_blk_mem_gen_prim_width__parameterized17;inst_ram_blk_mem_gen_prim_width__parameterized18;inst_ram_blk_mem_gen_prim_width__parameterized19;inst_ram_blk_mem_gen_prim_width__parameterized2;inst_ram_blk_mem_gen_prim_width__parameterized20;inst_ram_blk_mem_gen_prim_width__parameterized21;inst_ram_blk_mem_gen_prim_width__parameterized22;inst_ram_blk_mem_gen_prim_width__parameterized23;inst_ram_blk_mem_gen_prim_width__parameterized24;inst_ram_blk_mem_gen_prim_width__parameterized25;inst_ram_blk_mem_gen_prim_width__parameterized26;inst_ram_blk_mem_gen_prim_width__parameterized27;inst_ram_blk_mem_gen_prim_width__parameterized28;inst_ram_blk_mem_gen_prim_width__parameterized29;inst_ram_blk_mem_gen_prim_width__parameterized3;inst_ram_blk_mem_gen_prim_width__parameterized30;inst_ram_blk_mem_gen_prim_width__parameterized31;inst_ram_blk_mem_gen_prim_width__parameterized32;inst_ram_blk_mem_gen_prim_width__parameterized33;inst_ram_blk_mem_gen_prim_width__parameterized34;inst_ram_blk_mem_gen_prim_width__parameterized35;inst_ram_blk_mem_gen_prim_width__parameterized36;inst_ram_blk_mem_gen_prim_width__parameterized37;inst_ram_blk_mem_gen_prim_width__parameterized38;inst_ram_blk_mem_gen_prim_width__parameterized39;inst_ram_blk_mem_gen_prim_width__parameterized4;inst_ram_blk_mem_gen_prim_width__parameterized40;inst_ram_blk_mem_gen_prim_width__parameterized41;inst_ram_blk_mem_gen_prim_width__parameterized42;inst_ram_blk_mem_gen_prim_width__parameterized43;inst_ram_blk_mem_gen_prim_width__parameterized44;inst_ram_blk_mem_gen_prim_width__parameterized5;inst_ram_blk_mem_gen_prim_width__parameterized6;inst_ram_blk_mem_gen_prim_width__parameterized7;inst_ram_blk_mem_gen_prim_width__parameterized8;inst_ram_blk_mem_gen_prim_width__parameterized9;inst_ram_blk_mem_gen_prim_wrapper_init;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized0;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized1;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized10;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized11;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized12;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized13;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized14;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized15;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized16;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized17;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized18;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized19;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized2;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized20;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized21;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized22;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized23;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized24;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized25;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized26;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized27;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized28;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized29;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized3;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized30;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized31;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized32;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized33;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized34;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized35;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized36;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized37;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized38;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized39;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized4;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized40;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized41;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized42;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized43;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized44;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized5;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized6;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized7;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized8;inst_ram_blk_mem_gen_prim_wrapper_init__parameterized9;inst_ram_blk_mem_gen_top;inst_ram_blk_mem_gen_v8_4_4;inst_ram_blk_mem_gen_v8_4_4_synth,,,,,,,,
E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v,1600666761,verilog,,E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v,,bridge_1x2,,,,,,,,
E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v,1600666761,verilog,,E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v,,confreg,,,,,,,,
