#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f8be021ea20 .scope module, "EX_MEM" "EX_MEM" 2 190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ID_LOAD";
    .port_info 3 /INPUT 1 "ID_MEM_WRITE";
    .port_info 4 /INPUT 1 "ID_MEM_SIZE";
    .port_info 5 /INPUT 1 "ID_MEM_ENABLE";
    .port_info 6 /INPUT 1 "RF_ENABLE";
    .port_info 7 /OUTPUT 1 "id_load";
    .port_info 8 /OUTPUT 1 "id_mem_size";
    .port_info 9 /OUTPUT 1 "id_mem_write";
    .port_info 10 /OUTPUT 1 "id_mem_enable";
    .port_info 11 /OUTPUT 1 "rf_enable";
o0x7f8be0332008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be021bbc0_0 .net "ID_LOAD", 0 0, o0x7f8be0332008;  0 drivers
o0x7f8be0332038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024a3f0_0 .net "ID_MEM_ENABLE", 0 0, o0x7f8be0332038;  0 drivers
o0x7f8be0332068 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024a490_0 .net "ID_MEM_SIZE", 0 0, o0x7f8be0332068;  0 drivers
o0x7f8be0332098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024a520_0 .net "ID_MEM_WRITE", 0 0, o0x7f8be0332098;  0 drivers
o0x7f8be03320c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024a5c0_0 .net "RF_ENABLE", 0 0, o0x7f8be03320c8;  0 drivers
o0x7f8be03320f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024a6a0_0 .net "clk", 0 0, o0x7f8be03320f8;  0 drivers
v0x7f8be024a740_0 .var "id_load", 0 0;
v0x7f8be024a7e0_0 .var "id_mem_enable", 0 0;
v0x7f8be024a880_0 .var "id_mem_size", 0 0;
v0x7f8be024a990_0 .var "id_mem_write", 0 0;
o0x7f8be03321e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024aa20_0 .net "reset", 0 0, o0x7f8be03321e8;  0 drivers
v0x7f8be024aac0_0 .var "rf_enable", 0 0;
E_0x7f8be0236120 .event posedge, v0x7f8be024aa20_0, v0x7f8be024a6a0_0;
S_0x7f8be021eb90 .scope module, "ID_EX" "ID_EX" 2 138;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "ID_ALU_OP";
    .port_info 3 /INPUT 1 "ID_LOAD";
    .port_info 4 /INPUT 1 "ID_MEM_WRITE";
    .port_info 5 /INPUT 1 "ID_MEM_SIZE";
    .port_info 6 /INPUT 1 "ID_MEM_ENABLE";
    .port_info 7 /INPUT 2 "ID_AM";
    .port_info 8 /INPUT 1 "STORE_CC";
    .port_info 9 /INPUT 1 "ID_BL";
    .port_info 10 /INPUT 1 "ID_B";
    .port_info 11 /INPUT 1 "RF_ENABLE";
    .port_info 12 /OUTPUT 4 "id_alu_op";
    .port_info 13 /OUTPUT 1 "id_load";
    .port_info 14 /OUTPUT 1 "id_mem_write";
    .port_info 15 /OUTPUT 1 "id_mem_size";
    .port_info 16 /OUTPUT 1 "id_mem_enable";
    .port_info 17 /OUTPUT 2 "id_am";
    .port_info 18 /OUTPUT 1 "store_cc";
    .port_info 19 /OUTPUT 1 "id_bl";
    .port_info 20 /OUTPUT 1 "id_b";
    .port_info 21 /OUTPUT 1 "rf_enable";
o0x7f8be0332488 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7f8be024aca0_0 .net "ID_ALU_OP", 3 0, o0x7f8be0332488;  0 drivers
o0x7f8be03324b8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7f8be024ad60_0 .net "ID_AM", 1 0, o0x7f8be03324b8;  0 drivers
o0x7f8be03324e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024ae00_0 .net "ID_B", 0 0, o0x7f8be03324e8;  0 drivers
o0x7f8be0332518 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024ae90_0 .net "ID_BL", 0 0, o0x7f8be0332518;  0 drivers
o0x7f8be0332548 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024af20_0 .net "ID_LOAD", 0 0, o0x7f8be0332548;  0 drivers
o0x7f8be0332578 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024aff0_0 .net "ID_MEM_ENABLE", 0 0, o0x7f8be0332578;  0 drivers
o0x7f8be03325a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024b080_0 .net "ID_MEM_SIZE", 0 0, o0x7f8be03325a8;  0 drivers
o0x7f8be03325d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024b120_0 .net "ID_MEM_WRITE", 0 0, o0x7f8be03325d8;  0 drivers
o0x7f8be0332608 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024b1c0_0 .net "RF_ENABLE", 0 0, o0x7f8be0332608;  0 drivers
o0x7f8be0332638 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024b2d0_0 .net "STORE_CC", 0 0, o0x7f8be0332638;  0 drivers
o0x7f8be0332668 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024b360_0 .net "clk", 0 0, o0x7f8be0332668;  0 drivers
v0x7f8be024b400_0 .var "id_alu_op", 3 0;
v0x7f8be024b4b0_0 .var "id_am", 1 0;
v0x7f8be024b560_0 .var "id_b", 0 0;
v0x7f8be024b600_0 .var "id_bl", 0 0;
v0x7f8be024b6a0_0 .var "id_load", 0 0;
v0x7f8be024b740_0 .var "id_mem_enable", 0 0;
v0x7f8be024b8d0_0 .var "id_mem_size", 0 0;
v0x7f8be024b960_0 .var "id_mem_write", 0 0;
o0x7f8be0332818 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024b9f0_0 .net "reset", 0 0, o0x7f8be0332818;  0 drivers
v0x7f8be024ba80_0 .var "rf_enable", 0 0;
v0x7f8be024bb20_0 .var "store_cc", 0 0;
E_0x7f8be024a650 .event posedge, v0x7f8be024b9f0_0, v0x7f8be024b360_0;
S_0x7f8be02104c0 .scope module, "IF_ID" "IF_ID" 2 122;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 32 "instr_in";
    .port_info 4 /OUTPUT 32 "instr_out";
o0x7f8be0332cc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024bdd0_0 .net "E", 0 0, o0x7f8be0332cc8;  0 drivers
o0x7f8be0332cf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024be60_0 .net "clk", 0 0, o0x7f8be0332cf8;  0 drivers
o0x7f8be0332d28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8be020c7d0_0 .net "instr_in", 31 0, o0x7f8be0332d28;  0 drivers
v0x7f8be024bf10_0 .var "instr_out", 31 0;
o0x7f8be0332d88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024bfc0_0 .net "reset", 0 0, o0x7f8be0332d88;  0 drivers
E_0x7f8be024b250 .event posedge, v0x7f8be024bfc0_0, v0x7f8be024be60_0;
S_0x7f8be0210630 .scope module, "MEM_WB" "MEM_WB" 2 222;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RF_ENABLE";
    .port_info 3 /OUTPUT 1 "rf_enable";
o0x7f8be0332ea8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024c160_0 .net "RF_ENABLE", 0 0, o0x7f8be0332ea8;  0 drivers
o0x7f8be0332ed8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024c210_0 .net "clk", 0 0, o0x7f8be0332ed8;  0 drivers
o0x7f8be0332f08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8be024c2b0_0 .net "reset", 0 0, o0x7f8be0332f08;  0 drivers
v0x7f8be024c340_0 .var "rf_enable", 0 0;
E_0x7f8be024c120 .event posedge, v0x7f8be024c2b0_0, v0x7f8be024c210_0;
S_0x7f8be0209680 .scope module, "adder" "adder" 2 114;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 8 "result";
L_0x7f8be0363008 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x7f8be024c430_0 .net/2u *"_ivl_0", 7 0, L_0x7f8be0363008;  1 drivers
o0x7f8be0333058 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f8be024c4f0_0 .net "address", 7 0, o0x7f8be0333058;  0 drivers
v0x7f8be024c590_0 .net "result", 7 0, L_0x7f8be0407ef0;  1 drivers
L_0x7f8be0407ef0 .arith/sum 8, o0x7f8be0333058, L_0x7f8be0363008;
S_0x7f8be02097f0 .scope module, "tb_pipeline" "tb_pipeline" 3 3;
 .timescale -9 -12;
v0x7f8be024f310_0 .net "ALU_OP", 3 0, v0x7f8be024cf00_0;  1 drivers
v0x7f8be024f3e0_0 .net "ID_AM", 1 0, v0x7f8be024cfc0_0;  1 drivers
v0x7f8be024f4b0_0 .net "ID_B", 0 0, v0x7f8be024d070_0;  1 drivers
v0x7f8be024f580_0 .net "ID_BL", 0 0, v0x7f8be024d120_0;  1 drivers
v0x7f8be024f650_0 .net "ID_LOAD", 0 0, v0x7f8be024d1c0_0;  1 drivers
v0x7f8be024f760_0 .net "ID_MEM_E", 0 0, v0x7f8be024d2a0_0;  1 drivers
v0x7f8be024f830_0 .net "ID_MEM_SIZE", 0 0, v0x7f8be024d340_0;  1 drivers
v0x7f8be024f8c0_0 .net "ID_MEM_WRITE", 0 0, v0x7f8be024d3e0_0;  1 drivers
v0x7f8be024f990_0 .net "RF_E", 0 0, v0x7f8be024d480_0;  1 drivers
v0x7f8be024faa0_0 .var "S", 0 0;
v0x7f8be024fb30_0 .net "STORE_CC", 0 0, v0x7f8be024d590_0;  1 drivers
L_0x7f8be0363050 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x7f8be024fc00_0 .net/2u *"_ivl_0", 7 0, L_0x7f8be0363050;  1 drivers
v0x7f8be024fc90_0 .var "address", 7 0;
v0x7f8be024fd20_0 .var "clk", 0 0;
v0x7f8be024fdb0_0 .var/i "code", 31 0;
v0x7f8be024fe40_0 .var "data", 31 0;
v0x7f8be024fed0_0 .var "enable_ifid", 0 0;
v0x7f8be0250060_0 .var "enable_pc", 0 0;
v0x7f8be02500f0_0 .var/i "fi", 31 0;
v0x7f8be0250180_0 .net "instruction", 31 0, v0x7f8be024c9f0_0;  1 drivers
v0x7f8be0250210_0 .net "mux_alu_op", 3 0, v0x7f8be024e480_0;  1 drivers
v0x7f8be02502a0_0 .net "mux_id_am", 1 0, v0x7f8be024e510_0;  1 drivers
v0x7f8be0250330_0 .net "mux_id_b", 0 0, v0x7f8be024e5a0_0;  1 drivers
v0x7f8be02503c0_0 .net "mux_id_bl", 0 0, v0x7f8be024e630_0;  1 drivers
v0x7f8be0250450_0 .net "mux_id_load", 0 0, v0x7f8be024e6c0_0;  1 drivers
v0x7f8be0250500_0 .net "mux_id_mem_e", 0 0, v0x7f8be024e750_0;  1 drivers
v0x7f8be02505b0_0 .net "mux_id_mem_size", 0 0, v0x7f8be024e8e0_0;  1 drivers
v0x7f8be0250660_0 .net "mux_id_mem_write", 0 0, v0x7f8be024e970_0;  1 drivers
v0x7f8be0250710_0 .net "mux_rf_e", 0 0, v0x7f8be024ea10_0;  1 drivers
v0x7f8be02507a0_0 .net "mux_store_cc", 0 0, v0x7f8be024eab0_0;  1 drivers
v0x7f8be0250850_0 .net "pc", 7 0, v0x7f8be024f100_0;  1 drivers
v0x7f8be0250920_0 .var "reset", 0 0;
E_0x7f8be024c670 .event posedge, v0x7f8be024f050_0;
L_0x7f8be0407fb0 .arith/sum 8, v0x7f8be024f100_0, L_0x7f8be0363050;
S_0x7f8be024c6c0 .scope module, "rom_inst" "Instruction_Memory_ROM" 3 80, 2 80 0, S_0x7f8be02097f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "I";
    .port_info 1 /INPUT 8 "A";
v0x7f8be024c930_0 .net "A", 7 0, v0x7f8be024f100_0;  alias, 1 drivers
v0x7f8be024c9f0_0 .var "I", 31 0;
v0x7f8be024caa0 .array "Mem", 255 0, 7 0;
E_0x7f8be024c8d0 .event anyedge, v0x7f8be024c930_0;
S_0x7f8be024cb80 .scope module, "uut_control" "ControlUnit" 3 40, 2 1 0, S_0x7f8be02097f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 4 "ALU_OP";
    .port_info 2 /OUTPUT 1 "ID_LOAD";
    .port_info 3 /OUTPUT 1 "ID_MEM_WRITE";
    .port_info 4 /OUTPUT 2 "ID_AM";
    .port_info 5 /OUTPUT 1 "STORE_CC";
    .port_info 6 /OUTPUT 1 "ID_B";
    .port_info 7 /OUTPUT 1 "ID_BL";
    .port_info 8 /OUTPUT 1 "ID_MEM_SIZE";
    .port_info 9 /OUTPUT 1 "ID_MEM_E";
    .port_info 10 /OUTPUT 1 "RF_E";
v0x7f8be024cf00_0 .var "ALU_OP", 3 0;
v0x7f8be024cfc0_0 .var "ID_AM", 1 0;
v0x7f8be024d070_0 .var "ID_B", 0 0;
v0x7f8be024d120_0 .var "ID_BL", 0 0;
v0x7f8be024d1c0_0 .var "ID_LOAD", 0 0;
v0x7f8be024d2a0_0 .var "ID_MEM_E", 0 0;
v0x7f8be024d340_0 .var "ID_MEM_SIZE", 0 0;
v0x7f8be024d3e0_0 .var "ID_MEM_WRITE", 0 0;
v0x7f8be024d480_0 .var "RF_E", 0 0;
v0x7f8be024d590_0 .var "STORE_CC", 0 0;
v0x7f8be024d620_0 .net "instruction", 31 0, v0x7f8be024c9f0_0;  alias, 1 drivers
E_0x7f8be024ceb0 .event anyedge, v0x7f8be024c9f0_0;
S_0x7f8be024d7a0 .scope module, "uut_mux" "Multiplexer" 3 55, 2 44 0, S_0x7f8be02097f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "id_load";
    .port_info 1 /OUTPUT 1 "id_mem_write";
    .port_info 2 /OUTPUT 1 "store_cc";
    .port_info 3 /OUTPUT 1 "id_b";
    .port_info 4 /OUTPUT 1 "id_bl";
    .port_info 5 /OUTPUT 1 "id_mem_size";
    .port_info 6 /OUTPUT 1 "id_mem_e";
    .port_info 7 /OUTPUT 1 "rf_e";
    .port_info 8 /OUTPUT 4 "alu_op";
    .port_info 9 /OUTPUT 2 "id_am";
    .port_info 10 /INPUT 1 "S";
    .port_info 11 /INPUT 4 "ALU_OP";
    .port_info 12 /INPUT 1 "ID_LOAD";
    .port_info 13 /INPUT 1 "ID_MEM_WRITE";
    .port_info 14 /INPUT 1 "STORE_CC";
    .port_info 15 /INPUT 1 "ID_B";
    .port_info 16 /INPUT 1 "ID_BL";
    .port_info 17 /INPUT 1 "ID_MEM_SIZE";
    .port_info 18 /INPUT 1 "ID_MEM_E";
    .port_info 19 /INPUT 1 "RF_E";
    .port_info 20 /INPUT 2 "ID_AM";
v0x7f8be024dc90_0 .net "ALU_OP", 3 0, v0x7f8be024cf00_0;  alias, 1 drivers
v0x7f8be024dd40_0 .net "ID_AM", 1 0, v0x7f8be024cfc0_0;  alias, 1 drivers
v0x7f8be024ddf0_0 .net "ID_B", 0 0, v0x7f8be024d070_0;  alias, 1 drivers
v0x7f8be024dec0_0 .net "ID_BL", 0 0, v0x7f8be024d120_0;  alias, 1 drivers
v0x7f8be024df70_0 .net "ID_LOAD", 0 0, v0x7f8be024d1c0_0;  alias, 1 drivers
v0x7f8be024e040_0 .net "ID_MEM_E", 0 0, v0x7f8be024d2a0_0;  alias, 1 drivers
v0x7f8be024e0d0_0 .net "ID_MEM_SIZE", 0 0, v0x7f8be024d340_0;  alias, 1 drivers
v0x7f8be024e180_0 .net "ID_MEM_WRITE", 0 0, v0x7f8be024d3e0_0;  alias, 1 drivers
v0x7f8be024e230_0 .net "RF_E", 0 0, v0x7f8be024d480_0;  alias, 1 drivers
v0x7f8be024e360_0 .net "S", 0 0, v0x7f8be024faa0_0;  1 drivers
v0x7f8be024e3f0_0 .net "STORE_CC", 0 0, v0x7f8be024d590_0;  alias, 1 drivers
v0x7f8be024e480_0 .var "alu_op", 3 0;
v0x7f8be024e510_0 .var "id_am", 1 0;
v0x7f8be024e5a0_0 .var "id_b", 0 0;
v0x7f8be024e630_0 .var "id_bl", 0 0;
v0x7f8be024e6c0_0 .var "id_load", 0 0;
v0x7f8be024e750_0 .var "id_mem_e", 0 0;
v0x7f8be024e8e0_0 .var "id_mem_size", 0 0;
v0x7f8be024e970_0 .var "id_mem_write", 0 0;
v0x7f8be024ea10_0 .var "rf_e", 0 0;
v0x7f8be024eab0_0 .var "store_cc", 0 0;
E_0x7f8be024cd40/0 .event anyedge, v0x7f8be024e360_0, v0x7f8be024d1c0_0, v0x7f8be024d3e0_0, v0x7f8be024d590_0;
E_0x7f8be024cd40/1 .event anyedge, v0x7f8be024d070_0, v0x7f8be024d120_0, v0x7f8be024d340_0, v0x7f8be024d2a0_0;
E_0x7f8be024cd40/2 .event anyedge, v0x7f8be024d480_0, v0x7f8be024cfc0_0, v0x7f8be024cf00_0;
E_0x7f8be024cd40 .event/or E_0x7f8be024cd40/0, E_0x7f8be024cd40/1, E_0x7f8be024cd40/2;
S_0x7f8be024ed50 .scope module, "uut_pc" "PC" 3 31, 2 98 0, S_0x7f8be02097f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 8 "next_pc";
    .port_info 4 /OUTPUT 8 "pc";
v0x7f8be024efa0_0 .net "E", 0 0, v0x7f8be0250060_0;  1 drivers
v0x7f8be024f050_0 .net "clk", 0 0, v0x7f8be024fd20_0;  1 drivers
v0x7f8be024d980_0 .net "next_pc", 7 0, L_0x7f8be0407fb0;  1 drivers
v0x7f8be024f100_0 .var "pc", 7 0;
v0x7f8be024f1c0_0 .net "reset", 0 0, v0x7f8be0250920_0;  1 drivers
E_0x7f8be024ef40 .event posedge, v0x7f8be024f1c0_0, v0x7f8be024f050_0;
    .scope S_0x7f8be021ea20;
T_0 ;
    %wait E_0x7f8be0236120;
    %load/vec4 v0x7f8be024aa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8be024a740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8be024a990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8be024a880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8be024a7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8be024aac0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f8be021bbc0_0;
    %assign/vec4 v0x7f8be024a740_0, 0;
    %load/vec4 v0x7f8be024a520_0;
    %assign/vec4 v0x7f8be024a990_0, 0;
    %load/vec4 v0x7f8be024a490_0;
    %assign/vec4 v0x7f8be024a880_0, 0;
    %load/vec4 v0x7f8be024a3f0_0;
    %assign/vec4 v0x7f8be024a7e0_0, 0;
    %load/vec4 v0x7f8be024a5c0_0;
    %assign/vec4 v0x7f8be024aac0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8be021eb90;
T_1 ;
    %wait E_0x7f8be024a650;
    %load/vec4 v0x7f8be024b9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8be024b400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8be024b6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8be024b960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8be024b8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8be024b740_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8be024b4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8be024bb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8be024b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8be024b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8be024ba80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f8be024aca0_0;
    %assign/vec4 v0x7f8be024b400_0, 0;
    %load/vec4 v0x7f8be024af20_0;
    %assign/vec4 v0x7f8be024b6a0_0, 0;
    %load/vec4 v0x7f8be024b120_0;
    %assign/vec4 v0x7f8be024b960_0, 0;
    %load/vec4 v0x7f8be024b080_0;
    %assign/vec4 v0x7f8be024b8d0_0, 0;
    %load/vec4 v0x7f8be024aff0_0;
    %assign/vec4 v0x7f8be024b740_0, 0;
    %load/vec4 v0x7f8be024ad60_0;
    %assign/vec4 v0x7f8be024b4b0_0, 0;
    %load/vec4 v0x7f8be024b2d0_0;
    %assign/vec4 v0x7f8be024bb20_0, 0;
    %load/vec4 v0x7f8be024ae90_0;
    %assign/vec4 v0x7f8be024b600_0, 0;
    %load/vec4 v0x7f8be024ae00_0;
    %assign/vec4 v0x7f8be024b560_0, 0;
    %load/vec4 v0x7f8be024b1c0_0;
    %assign/vec4 v0x7f8be024ba80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8be02104c0;
T_2 ;
    %wait E_0x7f8be024b250;
    %load/vec4 v0x7f8be024bfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8be024bf10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f8be024bdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7f8be020c7d0_0;
    %assign/vec4 v0x7f8be024bf10_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8be0210630;
T_3 ;
    %wait E_0x7f8be024c120;
    %load/vec4 v0x7f8be024c2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8be024c340_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f8be024c160_0;
    %assign/vec4 v0x7f8be024c340_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8be024ed50;
T_4 ;
    %wait E_0x7f8be024ef40;
    %load/vec4 v0x7f8be024f1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8be024f100_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f8be024efa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7f8be024d980_0;
    %assign/vec4 v0x7f8be024f100_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f8be024cb80;
T_5 ;
    %wait E_0x7f8be024ceb0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f8be024cf00_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8be024d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8be024d3e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8be024cfc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8be024d590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8be024d070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8be024d120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8be024d340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8be024d2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8be024d480_0, 0, 1;
    %load/vec4 v0x7f8be024d620_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7f8be024d620_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0x7f8be024cf00_0, 0, 4;
    %load/vec4 v0x7f8be024d620_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x7f8be024d1c0_0, 0, 1;
    %load/vec4 v0x7f8be024d620_0;
    %parti/s 1, 21, 6;
    %store/vec4 v0x7f8be024d3e0_0, 0, 1;
    %load/vec4 v0x7f8be024d620_0;
    %parti/s 2, 25, 6;
    %store/vec4 v0x7f8be024cfc0_0, 0, 2;
    %load/vec4 v0x7f8be024d620_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x7f8be024d590_0, 0, 1;
    %load/vec4 v0x7f8be024d620_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x7f8be024d070_0, 0, 1;
    %load/vec4 v0x7f8be024d620_0;
    %parti/s 1, 27, 6;
    %store/vec4 v0x7f8be024d120_0, 0, 1;
    %load/vec4 v0x7f8be024d620_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0x7f8be024d340_0, 0, 1;
    %load/vec4 v0x7f8be024d620_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x7f8be024d2a0_0, 0, 1;
    %load/vec4 v0x7f8be024d620_0;
    %parti/s 1, 19, 6;
    %store/vec4 v0x7f8be024d480_0, 0, 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f8be024d7a0;
T_6 ;
    %wait E_0x7f8be024cd40;
    %load/vec4 v0x7f8be024e360_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7f8be024df70_0;
    %store/vec4 v0x7f8be024e6c0_0, 0, 1;
    %load/vec4 v0x7f8be024e180_0;
    %store/vec4 v0x7f8be024e970_0, 0, 1;
    %load/vec4 v0x7f8be024e3f0_0;
    %store/vec4 v0x7f8be024eab0_0, 0, 1;
    %load/vec4 v0x7f8be024ddf0_0;
    %store/vec4 v0x7f8be024e5a0_0, 0, 1;
    %load/vec4 v0x7f8be024dec0_0;
    %store/vec4 v0x7f8be024e630_0, 0, 1;
    %load/vec4 v0x7f8be024e0d0_0;
    %store/vec4 v0x7f8be024e8e0_0, 0, 1;
    %load/vec4 v0x7f8be024e040_0;
    %store/vec4 v0x7f8be024e750_0, 0, 1;
    %load/vec4 v0x7f8be024e230_0;
    %store/vec4 v0x7f8be024ea10_0, 0, 1;
    %load/vec4 v0x7f8be024dd40_0;
    %store/vec4 v0x7f8be024e510_0, 0, 2;
    %load/vec4 v0x7f8be024dc90_0;
    %store/vec4 v0x7f8be024e480_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8be024e6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8be024e970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8be024eab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8be024e5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8be024e630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8be024e8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8be024e750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8be024ea10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8be024e510_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f8be024e480_0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f8be024c6c0;
T_7 ;
    %wait E_0x7f8be024c8d0;
    %load/vec4 v0x7f8be024c930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7f8be024caa0, 4;
    %load/vec4 v0x7f8be024c930_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7f8be024caa0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8be024c930_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7f8be024caa0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8be024c930_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7f8be024caa0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f8be024c9f0_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f8be02097f0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8be024fd20_0, 0, 1;
T_8.0 ;
    %delay 2000, 0;
    %load/vec4 v0x7f8be024fd20_0;
    %inv;
    %store/vec4 v0x7f8be024fd20_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x7f8be02097f0;
T_9 ;
    %vpi_func 3 93 "$fopen" 32, "codigo_validacion.txt", "r" {0 0 0};
    %store/vec4 v0x7f8be02500f0_0, 0, 32;
    %load/vec4 v0x7f8be02500f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call 3 95 "$display", "Error: File could not be opened." {0 0 0};
    %vpi_call 3 96 "$finish" {0 0 0};
T_9.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f8be024fc90_0, 0, 8;
T_9.2 ;
    %vpi_func 3 101 "$feof" 32, v0x7f8be02500f0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_9.3, 8;
    %vpi_func 3 102 "$fscanf" 32, v0x7f8be02500f0_0, "%b", v0x7f8be024fe40_0 {0 0 0};
    %store/vec4 v0x7f8be024fdb0_0, 0, 32;
    %load/vec4 v0x7f8be024fe40_0;
    %pad/u 8;
    %load/vec4 v0x7f8be024fc90_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7f8be024caa0, 4, 0;
    %load/vec4 v0x7f8be024fc90_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f8be024fc90_0, 0, 8;
    %jmp T_9.2;
T_9.3 ;
    %vpi_call 3 106 "$fclose", v0x7f8be02500f0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7f8be02097f0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8be0250920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8be0250060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8be024fed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8be024faa0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8be0250920_0, 0, 1;
    %delay 32000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8be024faa0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 3 121 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7f8be02097f0;
T_11 ;
    %wait E_0x7f8be024c670;
    %vpi_call 3 126 "$display", "PC: %0d | Instruction: %b", v0x7f8be0250850_0, v0x7f8be0250180_0 {0 0 0};
    %vpi_call 3 127 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 3 128 "$display", "Fetch Stage:    Instruction: %b", v0x7f8be0250180_0 {0 0 0};
    %vpi_call 3 129 "$display", "Decode Stage:   ALU_OP: %b | AM: %b | Load: %b | RF_E: %b", v0x7f8be024f310_0, v0x7f8be024f3e0_0, v0x7f8be024f650_0, v0x7f8be024f990_0 {0 0 0};
    %vpi_call 3 130 "$display", "Execute Stage:  ALU_OP: %b | AM: %b | S: %b | Load: %b", v0x7f8be0250210_0, v0x7f8be02502a0_0, v0x7f8be024faa0_0, v0x7f8be0250450_0 {0 0 0};
    %vpi_call 3 131 "$display", "Memory Stage:   Load: %b | RF_E: %b | Mem Size: %b | RW: %b", v0x7f8be0250450_0, v0x7f8be0250710_0, v0x7f8be02505b0_0, v0x7f8be0250660_0 {0 0 0};
    %vpi_call 3 132 "$display", "Write Back:     RF_E: %b", v0x7f8be0250710_0 {0 0 0};
    %vpi_call 3 133 "$display", "-----------------------------------------------------------\012" {0 0 0};
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Pipeline_Modules.v";
    "tb_pipeline_allmodules.v";
