// Seed: 1597248309
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input wor id_2,
    input wand id_3,
    input wand id_4
);
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wire id_2,
    input tri1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input uwire id_6,
    input tri id_7,
    output tri id_8,
    input supply0 id_9
    , id_12,
    output tri1 id_10
);
  wire id_13;
  module_0(
      id_8, id_5, id_1, id_3, id_1
  );
  reg id_14;
  initial begin
    id_12 <= id_14;
  end
endmodule
