INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Neurostimulation/Mike Copy/board_test_programmable_A_with_ethernet.sim/sim_1/synth/timing/xsim/starterBC_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSI_stem
INFO: [VRFC 10-311] analyzing module add_crc32
INFO: [VRFC 10-311] analyzing module add_preamble
INFO: [VRFC 10-311] analyzing module board_testBC
INFO: [VRFC 10-311] analyzing module byte_data
INFO: [VRFC 10-311] analyzing module clk_booster
INFO: [VRFC 10-311] analyzing module clk_wiz_100M_to_400M
INFO: [VRFC 10-311] analyzing module clk_wiz_100M_to_400M_clk_wiz_100M_to_400M_clk_wiz
INFO: [VRFC 10-311] analyzing module gigabit_test
INFO: [VRFC 10-311] analyzing module rgmii_rx
INFO: [VRFC 10-311] analyzing module rgmii_tx
INFO: [VRFC 10-311] analyzing module starterBC
INFO: [VRFC 10-311] analyzing module structure_clocks
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Neurostimulation/Mike Copy/board_test_programmable_A_with_ethernet.srcs/sources_1/new/CLK_CH_A_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_CH_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Neurostimulation/Mike Copy/board_test_programmable_A_with_ethernet.srcs/sources_1/new/CLK_D_A_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_D_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Neurostimulation/Mike Copy/board_test_programmable_A_with_ethernet.srcs/sources_1/new/CLK_LATCH_A_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_LATCH_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Neurostimulation/Mike Copy/board_test_programmable_A_with_ethernet.srcs/sources_1/new/PSI_stem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSI_stem
WARNING: [VRFC 10-2845] overwriting previous definition of module PSI_stem [D:/Neurostimulation/Mike Copy/board_test_programmable_A_with_ethernet.srcs/sources_1/new/PSI_stem.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Neurostimulation/Mike Copy/board_test_programmable_A_with_ethernet.srcs/sources_1/imports/new/clk_booster.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_booster
WARNING: [VRFC 10-2845] overwriting previous definition of module clk_booster [D:/Neurostimulation/Mike Copy/board_test_programmable_A_with_ethernet.srcs/sources_1/imports/new/clk_booster.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Neurostimulation/Mike Copy/board_test_programmable_A_with_ethernet.srcs/sources_1/new/dac_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Neurostimulation/Mike Copy/board_test_programmable_A_with_ethernet.srcs/sources_1/new/programmable_3_phase_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programmable_3_phase_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Neurostimulation/board_test_programmable_A_with_ethernet_mannul_channel_change/board_test_programmable_A_with_ethernet.srcs/sources_1/new/structre_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module structre_A
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Neurostimulation/Mike Copy/board_test_programmable_A_with_ethernet.srcs/sources_1/new/structure_clocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module structure_clocks
WARNING: [VRFC 10-2845] overwriting previous definition of module structure_clocks [D:/Neurostimulation/Mike Copy/board_test_programmable_A_with_ethernet.srcs/sources_1/new/structure_clocks.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Neurostimulation/Mike Copy/board_test_programmable_A_with_ethernet.srcs/sources_1/new/starter_ABC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module starterBC
WARNING: [VRFC 10-2845] overwriting previous definition of module starterBC [D:/Neurostimulation/Mike Copy/board_test_programmable_A_with_ethernet.srcs/sources_1/new/starter_ABC.v:33]
