#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Jun 22 14:20:55 2024
# Process ID: 14460
# Current directory: D:/work_directory/TDC/Encoder/Encoder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9736 D:\work_directory\TDC\Encoder\Encoder\Encoder.xpr
# Log file: D:/work_directory/TDC/Encoder/Encoder/vivado.log
# Journal file: D:/work_directory/TDC/Encoder/Encoder\vivado.jou
# Running On: LAPTOP-UQD20HRI, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project D:/work_directory/TDC/Encoder/Encoder/Encoder.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/work_directory/TDC/Encoder/Encoder/Encoder.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 1502.879 ; gain = 272.898
launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2469.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2496.738 ; gain = 0.137
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.742 ; gain = 0.004
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2513.008 ; gain = 16.266
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2513.008 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2513.008 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2514.191 ; gain = 1.184
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2514.191 ; gain = 17.453
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2514.191 ; gain = 17.453
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2989.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 25 instances

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 3682.277 ; gain = 2179.398
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/impl/timing/xsim/tb_top_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/impl/timing/xsim/tb_top_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/impl/timing/xsim/tb_top_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/impl/timing/xsim/tb_top_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/impl/timing/xsim/tb_top_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD1
INFO: [VRFC 10-311] analyzing module IBUF_HD10
INFO: [VRFC 10-311] analyzing module IBUF_HD11
INFO: [VRFC 10-311] analyzing module IBUF_HD12
INFO: [VRFC 10-311] analyzing module IBUF_HD13
INFO: [VRFC 10-311] analyzing module IBUF_HD14
INFO: [VRFC 10-311] analyzing module IBUF_HD15
INFO: [VRFC 10-311] analyzing module IBUF_HD16
INFO: [VRFC 10-311] analyzing module IBUF_HD17
INFO: [VRFC 10-311] analyzing module IBUF_HD18
INFO: [VRFC 10-311] analyzing module IBUF_HD19
INFO: [VRFC 10-311] analyzing module IBUF_HD2
INFO: [VRFC 10-311] analyzing module IBUF_HD20
INFO: [VRFC 10-311] analyzing module IBUF_HD21
INFO: [VRFC 10-311] analyzing module IBUF_HD22
INFO: [VRFC 10-311] analyzing module IBUF_HD23
INFO: [VRFC 10-311] analyzing module IBUF_HD24
INFO: [VRFC 10-311] analyzing module IBUF_HD3
INFO: [VRFC 10-311] analyzing module IBUF_HD4
INFO: [VRFC 10-311] analyzing module IBUF_HD5
INFO: [VRFC 10-311] analyzing module IBUF_HD6
INFO: [VRFC 10-311] analyzing module IBUF_HD7
INFO: [VRFC 10-311] analyzing module IBUF_HD8
INFO: [VRFC 10-311] analyzing module IBUF_HD9
INFO: [VRFC 10-311] analyzing module Encoder
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3873.223 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_top_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_top_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_top_time_impl.sdf", for root module "tb_top/enc".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_top_time_impl.sdf", for root module "tb_top/enc".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD1
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.IBUF_HD2
Compiling module xil_defaultlib.IBUF_HD3
Compiling module xil_defaultlib.IBUF_HD4
Compiling module xil_defaultlib.IBUF_HD5
Compiling module xil_defaultlib.IBUF_HD6
Compiling module xil_defaultlib.IBUF_HD7
Compiling module xil_defaultlib.IBUF_HD8
Compiling module xil_defaultlib.IBUF_HD9
Compiling module xil_defaultlib.IBUF_HD10
Compiling module xil_defaultlib.IBUF_HD11
Compiling module xil_defaultlib.IBUF_HD12
Compiling module xil_defaultlib.IBUF_HD13
Compiling module xil_defaultlib.IBUF_HD14
Compiling module xil_defaultlib.IBUF_HD15
Compiling module xil_defaultlib.IBUF_HD16
Compiling module xil_defaultlib.IBUF_HD17
Compiling module xil_defaultlib.IBUF_HD18
Compiling module xil_defaultlib.IBUF_HD19
Compiling module xil_defaultlib.IBUF_HD20
Compiling module xil_defaultlib.IBUF_HD21
Compiling module xil_defaultlib.IBUF_HD22
Compiling module xil_defaultlib.IBUF_HD23
Compiling module xil_defaultlib.IBUF_HD24
Compiling module xil_defaultlib.Encoder
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_time_impl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 3873.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_time_impl -key {Post-Implementation:sim_1:Timing:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3873.223 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 3873.223 ; gain = 2370.344
update_compile_order -fileset sources_1
run 10 us
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 122587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 122587 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 122504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 122587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 122587 ps, Ref Event Time Stamp: 122504 ps, Data Event Time Stamp: 122587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 1246587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1246587 ps, Data Event Time Stamp: 122587 ps, Ref Event Time Stamp: 1246504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 1246587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1246587 ps, Ref Event Time Stamp: 1246504 ps, Data Event Time Stamp: 1246587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 2370587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2370587 ps, Data Event Time Stamp: 1246587 ps, Ref Event Time Stamp: 2370504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 2370587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2370587 ps, Ref Event Time Stamp: 2370504 ps, Data Event Time Stamp: 2370587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 3494587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 3494587 ps, Data Event Time Stamp: 2370587 ps, Ref Event Time Stamp: 3494504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 3494587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 3494587 ps, Ref Event Time Stamp: 3494504 ps, Data Event Time Stamp: 3494587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 4618587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 4618587 ps, Data Event Time Stamp: 3494587 ps, Ref Event Time Stamp: 4618504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 4618587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 4618587 ps, Ref Event Time Stamp: 4618504 ps, Data Event Time Stamp: 4618587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 5742587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5742587 ps, Data Event Time Stamp: 4618587 ps, Ref Event Time Stamp: 5742504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 5742587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5742587 ps, Ref Event Time Stamp: 5742504 ps, Data Event Time Stamp: 5742587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 6866587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 6866587 ps, Data Event Time Stamp: 5742587 ps, Ref Event Time Stamp: 6866504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 6866587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 6866587 ps, Ref Event Time Stamp: 6866504 ps, Data Event Time Stamp: 6866587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 7990587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 7990587 ps, Data Event Time Stamp: 6866587 ps, Ref Event Time Stamp: 7990504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 7990587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 7990587 ps, Ref Event Time Stamp: 7990504 ps, Data Event Time Stamp: 7990587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 9114587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 9114587 ps, Data Event Time Stamp: 7990587 ps, Ref Event Time Stamp: 9114504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 9114587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 9114587 ps, Ref Event Time Stamp: 9114504 ps, Data Event Time Stamp: 9114587 ps, Limit: 101 ps
run 10 us
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 10238587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 10238587 ps, Data Event Time Stamp: 9114587 ps, Ref Event Time Stamp: 10238504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 10238587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 10238587 ps, Ref Event Time Stamp: 10238504 ps, Data Event Time Stamp: 10238587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 11362587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 11362587 ps, Data Event Time Stamp: 10238587 ps, Ref Event Time Stamp: 11362504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 11362587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 11362587 ps, Ref Event Time Stamp: 11362504 ps, Data Event Time Stamp: 11362587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 12486587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 12486587 ps, Data Event Time Stamp: 11362587 ps, Ref Event Time Stamp: 12486504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 12486587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 12486587 ps, Ref Event Time Stamp: 12486504 ps, Data Event Time Stamp: 12486587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 13610587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 13610587 ps, Data Event Time Stamp: 12486587 ps, Ref Event Time Stamp: 13610504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 13610587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 13610587 ps, Ref Event Time Stamp: 13610504 ps, Data Event Time Stamp: 13610587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 14734587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 14734587 ps, Data Event Time Stamp: 13610587 ps, Ref Event Time Stamp: 14734504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 14734587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 14734587 ps, Ref Event Time Stamp: 14734504 ps, Data Event Time Stamp: 14734587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 15858587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 15858587 ps, Data Event Time Stamp: 14734587 ps, Ref Event Time Stamp: 15858504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 15858587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 15858587 ps, Ref Event Time Stamp: 15858504 ps, Data Event Time Stamp: 15858587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 16982587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 16982587 ps, Data Event Time Stamp: 15858587 ps, Ref Event Time Stamp: 16982504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 16982587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 16982587 ps, Ref Event Time Stamp: 16982504 ps, Data Event Time Stamp: 16982587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 18106587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 18106587 ps, Data Event Time Stamp: 16982587 ps, Ref Event Time Stamp: 18106504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 18106587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 18106587 ps, Ref Event Time Stamp: 18106504 ps, Data Event Time Stamp: 18106587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 19230587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 19230587 ps, Data Event Time Stamp: 18106587 ps, Ref Event Time Stamp: 19230504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 19230587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 19230587 ps, Ref Event Time Stamp: 19230504 ps, Data Event Time Stamp: 19230587 ps, Limit: 101 ps
run 10 us
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 20354587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 20354587 ps, Data Event Time Stamp: 19230587 ps, Ref Event Time Stamp: 20354504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 20354587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 20354587 ps, Ref Event Time Stamp: 20354504 ps, Data Event Time Stamp: 20354587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 21478587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 21478587 ps, Data Event Time Stamp: 20354587 ps, Ref Event Time Stamp: 21478504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 21478587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 21478587 ps, Ref Event Time Stamp: 21478504 ps, Data Event Time Stamp: 21478587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 22602587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 22602587 ps, Data Event Time Stamp: 21478587 ps, Ref Event Time Stamp: 22602504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 22602587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 22602587 ps, Ref Event Time Stamp: 22602504 ps, Data Event Time Stamp: 22602587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 23726587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 23726587 ps, Data Event Time Stamp: 22602587 ps, Ref Event Time Stamp: 23726504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 23726587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 23726587 ps, Ref Event Time Stamp: 23726504 ps, Data Event Time Stamp: 23726587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 24850587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 24850587 ps, Data Event Time Stamp: 23726587 ps, Ref Event Time Stamp: 24850504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 24850587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 24850587 ps, Ref Event Time Stamp: 24850504 ps, Data Event Time Stamp: 24850587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 25974587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 25974587 ps, Data Event Time Stamp: 24850587 ps, Ref Event Time Stamp: 25974504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 25974587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 25974587 ps, Ref Event Time Stamp: 25974504 ps, Data Event Time Stamp: 25974587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 27098587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 27098587 ps, Data Event Time Stamp: 25974587 ps, Ref Event Time Stamp: 27098504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 27098587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 27098587 ps, Ref Event Time Stamp: 27098504 ps, Data Event Time Stamp: 27098587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 28222587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 28222587 ps, Data Event Time Stamp: 27098587 ps, Ref Event Time Stamp: 28222504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 28222587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 28222587 ps, Ref Event Time Stamp: 28222504 ps, Data Event Time Stamp: 28222587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 29346587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 29346587 ps, Data Event Time Stamp: 28222587 ps, Ref Event Time Stamp: 29346504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 29346587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 29346587 ps, Ref Event Time Stamp: 29346504 ps, Data Event Time Stamp: 29346587 ps, Limit: 101 ps
run 10 us
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 30470587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 30470587 ps, Data Event Time Stamp: 29346587 ps, Ref Event Time Stamp: 30470504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 30470587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 30470587 ps, Ref Event Time Stamp: 30470504 ps, Data Event Time Stamp: 30470587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 31594587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 31594587 ps, Data Event Time Stamp: 30470587 ps, Ref Event Time Stamp: 31594504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 31594587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 31594587 ps, Ref Event Time Stamp: 31594504 ps, Data Event Time Stamp: 31594587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 32718587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 32718587 ps, Data Event Time Stamp: 31594587 ps, Ref Event Time Stamp: 32718504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 32718587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 32718587 ps, Ref Event Time Stamp: 32718504 ps, Data Event Time Stamp: 32718587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 33842587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 33842587 ps, Data Event Time Stamp: 32718587 ps, Ref Event Time Stamp: 33842504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 33842587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 33842587 ps, Ref Event Time Stamp: 33842504 ps, Data Event Time Stamp: 33842587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 34966587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 34966587 ps, Data Event Time Stamp: 33842587 ps, Ref Event Time Stamp: 34966504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 34966587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 34966587 ps, Ref Event Time Stamp: 34966504 ps, Data Event Time Stamp: 34966587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 36090587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 36090587 ps, Data Event Time Stamp: 34966587 ps, Ref Event Time Stamp: 36090504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 36090587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 36090587 ps, Ref Event Time Stamp: 36090504 ps, Data Event Time Stamp: 36090587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 37214587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 37214587 ps, Data Event Time Stamp: 36090587 ps, Ref Event Time Stamp: 37214504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 37214587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 37214587 ps, Ref Event Time Stamp: 37214504 ps, Data Event Time Stamp: 37214587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 38338587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 38338587 ps, Data Event Time Stamp: 37214587 ps, Ref Event Time Stamp: 38338504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 38338587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 38338587 ps, Ref Event Time Stamp: 38338504 ps, Data Event Time Stamp: 38338587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 39462587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 39462587 ps, Data Event Time Stamp: 38338587 ps, Ref Event Time Stamp: 39462504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 39462587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 39462587 ps, Ref Event Time Stamp: 39462504 ps, Data Event Time Stamp: 39462587 ps, Limit: 101 ps
run 10 us
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 40586587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 40586587 ps, Data Event Time Stamp: 39462587 ps, Ref Event Time Stamp: 40586504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 40586587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 40586587 ps, Ref Event Time Stamp: 40586504 ps, Data Event Time Stamp: 40586587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 41710587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 41710587 ps, Data Event Time Stamp: 40586587 ps, Ref Event Time Stamp: 41710504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 41710587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 41710587 ps, Ref Event Time Stamp: 41710504 ps, Data Event Time Stamp: 41710587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 42834587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 42834587 ps, Data Event Time Stamp: 41710587 ps, Ref Event Time Stamp: 42834504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 42834587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 42834587 ps, Ref Event Time Stamp: 42834504 ps, Data Event Time Stamp: 42834587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 43958587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 43958587 ps, Data Event Time Stamp: 42834587 ps, Ref Event Time Stamp: 43958504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 43958587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 43958587 ps, Ref Event Time Stamp: 43958504 ps, Data Event Time Stamp: 43958587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 45082587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 45082587 ps, Data Event Time Stamp: 43958587 ps, Ref Event Time Stamp: 45082504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 45082587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 45082587 ps, Ref Event Time Stamp: 45082504 ps, Data Event Time Stamp: 45082587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 46206587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 46206587 ps, Data Event Time Stamp: 45082587 ps, Ref Event Time Stamp: 46206504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 46206587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 46206587 ps, Ref Event Time Stamp: 46206504 ps, Data Event Time Stamp: 46206587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 47330587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 47330587 ps, Data Event Time Stamp: 46206587 ps, Ref Event Time Stamp: 47330504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 47330587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 47330587 ps, Ref Event Time Stamp: 47330504 ps, Data Event Time Stamp: 47330587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 48454587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 48454587 ps, Data Event Time Stamp: 47330587 ps, Ref Event Time Stamp: 48454504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 48454587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 48454587 ps, Ref Event Time Stamp: 48454504 ps, Data Event Time Stamp: 48454587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 49578587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 49578587 ps, Data Event Time Stamp: 48454587 ps, Ref Event Time Stamp: 49578504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 49578587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 49578587 ps, Ref Event Time Stamp: 49578504 ps, Data Event Time Stamp: 49578587 ps, Limit: 101 ps
run 10 us
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 50702587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 50702587 ps, Data Event Time Stamp: 49578587 ps, Ref Event Time Stamp: 50702504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 50702587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 50702587 ps, Ref Event Time Stamp: 50702504 ps, Data Event Time Stamp: 50702587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 51826587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 51826587 ps, Data Event Time Stamp: 50702587 ps, Ref Event Time Stamp: 51826504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 51826587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 51826587 ps, Ref Event Time Stamp: 51826504 ps, Data Event Time Stamp: 51826587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 52950587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 52950587 ps, Data Event Time Stamp: 51826587 ps, Ref Event Time Stamp: 52950504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 52950587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 52950587 ps, Ref Event Time Stamp: 52950504 ps, Data Event Time Stamp: 52950587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 54074587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 54074587 ps, Data Event Time Stamp: 52950587 ps, Ref Event Time Stamp: 54074504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 54074587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 54074587 ps, Ref Event Time Stamp: 54074504 ps, Data Event Time Stamp: 54074587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 55198587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 55198587 ps, Data Event Time Stamp: 54074587 ps, Ref Event Time Stamp: 55198504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 55198587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 55198587 ps, Ref Event Time Stamp: 55198504 ps, Data Event Time Stamp: 55198587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 56322587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 56322587 ps, Data Event Time Stamp: 55198587 ps, Ref Event Time Stamp: 56322504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 56322587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 56322587 ps, Ref Event Time Stamp: 56322504 ps, Data Event Time Stamp: 56322587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 57446587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 57446587 ps, Data Event Time Stamp: 56322587 ps, Ref Event Time Stamp: 57446504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 57446587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 57446587 ps, Ref Event Time Stamp: 57446504 ps, Data Event Time Stamp: 57446587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 58570587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 58570587 ps, Data Event Time Stamp: 57446587 ps, Ref Event Time Stamp: 58570504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 58570587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 58570587 ps, Ref Event Time Stamp: 58570504 ps, Data Event Time Stamp: 58570587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 59694587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 59694587 ps, Data Event Time Stamp: 58570587 ps, Ref Event Time Stamp: 59694504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 59694587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 59694587 ps, Ref Event Time Stamp: 59694504 ps, Data Event Time Stamp: 59694587 ps, Limit: 101 ps
run 10 us
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 60818587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 60818587 ps, Data Event Time Stamp: 59694587 ps, Ref Event Time Stamp: 60818504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 60818587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 60818587 ps, Ref Event Time Stamp: 60818504 ps, Data Event Time Stamp: 60818587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 61942587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 61942587 ps, Data Event Time Stamp: 60818587 ps, Ref Event Time Stamp: 61942504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 61942587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 61942587 ps, Ref Event Time Stamp: 61942504 ps, Data Event Time Stamp: 61942587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 63066587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 63066587 ps, Data Event Time Stamp: 61942587 ps, Ref Event Time Stamp: 63066504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 63066587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 63066587 ps, Ref Event Time Stamp: 63066504 ps, Data Event Time Stamp: 63066587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 64190587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 64190587 ps, Data Event Time Stamp: 63066587 ps, Ref Event Time Stamp: 64190504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 64190587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 64190587 ps, Ref Event Time Stamp: 64190504 ps, Data Event Time Stamp: 64190587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 65314587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 65314587 ps, Data Event Time Stamp: 64190587 ps, Ref Event Time Stamp: 65314504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 65314587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 65314587 ps, Ref Event Time Stamp: 65314504 ps, Data Event Time Stamp: 65314587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 66438587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 66438587 ps, Data Event Time Stamp: 65314587 ps, Ref Event Time Stamp: 66438504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 66438587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 66438587 ps, Ref Event Time Stamp: 66438504 ps, Data Event Time Stamp: 66438587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 67562587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 67562587 ps, Data Event Time Stamp: 66438587 ps, Ref Event Time Stamp: 67562504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 67562587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 67562587 ps, Ref Event Time Stamp: 67562504 ps, Data Event Time Stamp: 67562587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 68686587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 68686587 ps, Data Event Time Stamp: 67562587 ps, Ref Event Time Stamp: 68686504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 68686587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 68686587 ps, Ref Event Time Stamp: 68686504 ps, Data Event Time Stamp: 68686587 ps, Limit: 101 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 69810587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 69810587 ps, Data Event Time Stamp: 68686587 ps, Ref Event Time Stamp: 69810504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 69810587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 69810587 ps, Ref Event Time Stamp: 69810504 ps, Data Event Time Stamp: 69810587 ps, Limit: 101 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/impl/timing/xsim/tb_top_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/impl/timing/xsim/tb_top_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/impl/timing/xsim/tb_top_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/impl/timing/xsim/tb_top_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/impl/timing/xsim/tb_top_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD1
INFO: [VRFC 10-311] analyzing module IBUF_HD10
INFO: [VRFC 10-311] analyzing module IBUF_HD11
INFO: [VRFC 10-311] analyzing module IBUF_HD12
INFO: [VRFC 10-311] analyzing module IBUF_HD13
INFO: [VRFC 10-311] analyzing module IBUF_HD14
INFO: [VRFC 10-311] analyzing module IBUF_HD15
INFO: [VRFC 10-311] analyzing module IBUF_HD16
INFO: [VRFC 10-311] analyzing module IBUF_HD17
INFO: [VRFC 10-311] analyzing module IBUF_HD18
INFO: [VRFC 10-311] analyzing module IBUF_HD19
INFO: [VRFC 10-311] analyzing module IBUF_HD2
INFO: [VRFC 10-311] analyzing module IBUF_HD20
INFO: [VRFC 10-311] analyzing module IBUF_HD21
INFO: [VRFC 10-311] analyzing module IBUF_HD22
INFO: [VRFC 10-311] analyzing module IBUF_HD23
INFO: [VRFC 10-311] analyzing module IBUF_HD24
INFO: [VRFC 10-311] analyzing module IBUF_HD3
INFO: [VRFC 10-311] analyzing module IBUF_HD4
INFO: [VRFC 10-311] analyzing module IBUF_HD5
INFO: [VRFC 10-311] analyzing module IBUF_HD6
INFO: [VRFC 10-311] analyzing module IBUF_HD7
INFO: [VRFC 10-311] analyzing module IBUF_HD8
INFO: [VRFC 10-311] analyzing module IBUF_HD9
INFO: [VRFC 10-311] analyzing module Encoder
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_top_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_top_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_top_time_impl.sdf", for root module "tb_top/enc".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_top_time_impl.sdf", for root module "tb_top/enc".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD1
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.IBUF_HD2
Compiling module xil_defaultlib.IBUF_HD3
Compiling module xil_defaultlib.IBUF_HD4
Compiling module xil_defaultlib.IBUF_HD5
Compiling module xil_defaultlib.IBUF_HD6
Compiling module xil_defaultlib.IBUF_HD7
Compiling module xil_defaultlib.IBUF_HD8
Compiling module xil_defaultlib.IBUF_HD9
Compiling module xil_defaultlib.IBUF_HD10
Compiling module xil_defaultlib.IBUF_HD11
Compiling module xil_defaultlib.IBUF_HD12
Compiling module xil_defaultlib.IBUF_HD13
Compiling module xil_defaultlib.IBUF_HD14
Compiling module xil_defaultlib.IBUF_HD15
Compiling module xil_defaultlib.IBUF_HD16
Compiling module xil_defaultlib.IBUF_HD17
Compiling module xil_defaultlib.IBUF_HD18
Compiling module xil_defaultlib.IBUF_HD19
Compiling module xil_defaultlib.IBUF_HD20
Compiling module xil_defaultlib.IBUF_HD21
Compiling module xil_defaultlib.IBUF_HD22
Compiling module xil_defaultlib.IBUF_HD23
Compiling module xil_defaultlib.IBUF_HD24
Compiling module xil_defaultlib.Encoder
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_time_impl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4764.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4764.773 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 4764.773 ; gain = 0.000
run 10 ns
run 10 ns
run 10 ns
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 122587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 122587 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 122504 ps, Limit: -44 ps
WARNING: "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tb_top/enc/raw_data_reg_reg[4]/TChk153_582 at time 122587 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 122587 ps, Ref Event Time Stamp: 122504 ps, Data Event Time Stamp: 122587 ps, Limit: 101 ps
run 10 ns
run 10 ns
run 10 ns
run 10 ns
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5711.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5711.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 25 instances

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/synth/timing/xsim/tb_top_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/synth/timing/xsim/tb_top_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/synth/timing/xsim/tb_top_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/synth/timing/xsim/tb_top_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/synth/timing/xsim/tb_top_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD25
INFO: [VRFC 10-311] analyzing module IBUF_HD26
INFO: [VRFC 10-311] analyzing module IBUF_HD27
INFO: [VRFC 10-311] analyzing module IBUF_HD28
INFO: [VRFC 10-311] analyzing module IBUF_HD29
INFO: [VRFC 10-311] analyzing module IBUF_HD30
INFO: [VRFC 10-311] analyzing module IBUF_HD31
INFO: [VRFC 10-311] analyzing module IBUF_HD32
INFO: [VRFC 10-311] analyzing module IBUF_HD33
INFO: [VRFC 10-311] analyzing module IBUF_HD34
INFO: [VRFC 10-311] analyzing module IBUF_HD35
INFO: [VRFC 10-311] analyzing module IBUF_HD36
INFO: [VRFC 10-311] analyzing module IBUF_HD37
INFO: [VRFC 10-311] analyzing module IBUF_HD38
INFO: [VRFC 10-311] analyzing module IBUF_HD39
INFO: [VRFC 10-311] analyzing module IBUF_HD40
INFO: [VRFC 10-311] analyzing module IBUF_HD41
INFO: [VRFC 10-311] analyzing module IBUF_HD42
INFO: [VRFC 10-311] analyzing module IBUF_HD43
INFO: [VRFC 10-311] analyzing module IBUF_HD44
INFO: [VRFC 10-311] analyzing module IBUF_HD45
INFO: [VRFC 10-311] analyzing module IBUF_HD46
INFO: [VRFC 10-311] analyzing module IBUF_HD47
INFO: [VRFC 10-311] analyzing module IBUF_HD48
INFO: [VRFC 10-311] analyzing module Encoder
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_top_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_top_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_top_time_synth.sdf", for root module "tb_top/enc".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_top_time_synth.sdf", for root module "tb_top/enc".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD25
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.IBUF_HD26
Compiling module xil_defaultlib.IBUF_HD27
Compiling module xil_defaultlib.IBUF_HD28
Compiling module xil_defaultlib.IBUF_HD29
Compiling module xil_defaultlib.IBUF_HD30
Compiling module xil_defaultlib.IBUF_HD31
Compiling module xil_defaultlib.IBUF_HD32
Compiling module xil_defaultlib.IBUF_HD33
Compiling module xil_defaultlib.IBUF_HD34
Compiling module xil_defaultlib.IBUF_HD35
Compiling module xil_defaultlib.IBUF_HD36
Compiling module xil_defaultlib.IBUF_HD37
Compiling module xil_defaultlib.IBUF_HD38
Compiling module xil_defaultlib.IBUF_HD39
Compiling module xil_defaultlib.IBUF_HD40
Compiling module xil_defaultlib.IBUF_HD41
Compiling module xil_defaultlib.IBUF_HD42
Compiling module xil_defaultlib.IBUF_HD43
Compiling module xil_defaultlib.IBUF_HD44
Compiling module xil_defaultlib.IBUF_HD45
Compiling module xil_defaultlib.IBUF_HD46
Compiling module xil_defaultlib.IBUF_HD47
Compiling module xil_defaultlib.IBUF_HD48
Compiling module xil_defaultlib.Encoder
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5711.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_time_synth -key {Post-Synthesis:sim_1:Timing:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 5711.559 ; gain = 0.000
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/work_directory/TDC/Encoder/Encoder/Encoder.srcs/utils_1/imports/synth_1/Encoder.dcp with file D:/work_directory/TDC/Encoder/Encoder/Encoder.runs/synth_1/Encoder.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work_directory/TDC/Encoder/Encoder/Encoder.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Jun 22 14:31:31 2024] Launched synth_1...
Run output will be captured here: D:/work_directory/TDC/Encoder/Encoder/Encoder.runs/synth_1/runme.log
[Sat Jun 22 14:31:31 2024] Launched impl_1...
Run output will be captured here: D:/work_directory/TDC/Encoder/Encoder/Encoder.runs/impl_1/runme.log
current_sim simulation_1
current_design impl_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 5711.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 5711.559 ; gain = 0.000
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5711.559 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 5711.559 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5711.559 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5711.559 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 5711.559 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 5711.559 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 5711.559 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
current_sim simulation_2
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/work_directory/TDC/Encoder/Encoder/Encoder.sim/sim_1/impl/timing/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 22 14:35:57 2024...
