 ```verilog
always @(posedge clk) begin
    assign z = (A[1] == B[1]) && (A[0] == B[0]);
end