<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>swerv_soc_PWM_w_Int_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">swerv_soc_clk_0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">swerv_soc_clk_0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>PWM_w_Int_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Nov 19 10:23:47 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f443d0cd</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f443d0cd</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>swerv_soc_PWM_w_Int_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Nov 19 10:23:47 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f443d0cd</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>PWM_w_Int_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Nov 19 10:23:47 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e822d674</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>swerv_soc_PWM_w_Int_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Nov 19 10:23:47 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e822d674</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Nov 19 10:24:19 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f443d0cd</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>Interrupt_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>LEDs</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PWM_Counter</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.PWM_PERIOD&apos;)) - 1)">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DutyCycle</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Digits_Bits</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>PWM_PERIOD</spirit:name>
        <spirit:displayName>Pwm Period</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PWM_PERIOD">20</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/b574/hdl/PWM_Controller_Int.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b574/hdl/PWM_w_Int_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b574/hdl/PWM_w_Int_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/swerv_soc_PWM_w_Int_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/b574/hdl/PWM_Controller_Int.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b574/hdl/PWM_w_Int_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b574/hdl/PWM_w_Int_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/swerv_soc_PWM_w_Int_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>swerv_soc_PWM_w_Int_0_1.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>swerv_soc_PWM_w_Int_0_1_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>swerv_soc_PWM_w_Int_0_1_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>swerv_soc_PWM_w_Int_0_1_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>swerv_soc_PWM_w_Int_0_1_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">swerv_soc_PWM_w_Int_0_1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PWM_PERIOD</spirit:name>
      <spirit:displayName>Pwm Period</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PWM_PERIOD">20</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>PWM_w_Int_v1.0</xilinx:displayName>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51bc6b38_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220adc7a_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f49b5aa_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e381fd_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3d6f36_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3d8050_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@326cc531_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@362011a9_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ae9857_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e41848f_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb0bcbd_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a69f404_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@167edfc9_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b36867_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b05d5f_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@224eb7e0_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f352191_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5488b758_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a4fa6f8_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7612afc_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@378c54c5_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5566ded7_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de555b9_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f68f2eb_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d323a20_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f19f4c2_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a3c0a7b_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be53f3e_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@405fdf02_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d9271cd_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f5d70d7_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53d7c565_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df6af45_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6928acff_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b498842_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55cd4bd7_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@486bba93_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68cb25bb_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cbf5123_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8a5a7e_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461a8b5_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42cc81aa_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15488a81_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@370fde7c_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632d2c8c_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db5e8b6_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285dde40_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bbf21ea_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16361982_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d1889e7_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1c3d51_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78392b0_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b20f37e_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb0300f_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5046be0e_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3790b06_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f96a0bf_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1aec1c_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb34852_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ab0be3_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa36b2e_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2afbc4a7_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502465a4_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253b55dd_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35bdc26c_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6108156f_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33e7bba7_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56fd4c04_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24814d5d_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@664a8d12_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5701563d_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1be5832c_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9bc482_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58393a9e_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@568e1fcc_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea6f985_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f8eafc_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a877f94_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/MIPSfpga_CustomIP/ip_repo/PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3008c192_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f67b71_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1d0735_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e49cc9_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755ee156_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@190e3033_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ecc1a49_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75478992_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d700e64_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c51e72_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@465a8ad0_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b087d9e_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b4e3a99_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@504a4fe7_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69cd58fa_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335691c2_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dab4184_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64339f58_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@610decd1_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab66aa1_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@547da6e1_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@248b08fc_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cb4514e_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44353f96_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a50259_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c40c21_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d3e0685_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1863aced_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16150cb9_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b6f0b9e_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a9bb55_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c809674_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15982310_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bdabb44_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297da292_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2afacba7_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9b36_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dbde765_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68928b45_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e812a3_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aad9dc_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8b2b2b_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c8f1eb_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32f67fe_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16fd537_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b18920d_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a914aa1_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f6a569_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e74bd7_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff6c153_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3504085e_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89790a4_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc950ef_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b764f76_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee948bc_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee632bd_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ad0178_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a0f756b_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@160f9a94_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc380d7_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@344b54ea_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f91d24_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6178cd30_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77fa04b4_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702b03d7_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@109f04f8_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b917cc2_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27f318b8_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73bbeb63_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553c661e_ARCHIVE_LOCATION">f:/RVfpgaLab/RVfpgaSoc_1/RVfpga_SoC-lab1/lab_src/xilinx.com_user_PWM_w_Int_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ec6c4b8f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="7fee2cd8"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="51653b58"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="936995d1"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
