GowinSynthesis start
Running parser ...
Analyzing VHDL file 'Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\sys\OSC_100Hz.vhd'
Analyzing entity 'osc_100hz'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\sys\OSC_100Hz.vhd":5)
Analyzing architecture 'rtl_osc_100hz'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\sys\OSC_100Hz.vhd":13)
Analyzing VHDL file 'Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\Debouncer.vhd'
Analyzing entity 'debouncer'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\Debouncer.vhd":5)
Analyzing architecture 'rtl_buttondetect'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\Debouncer.vhd":14)
Analyzing VHDL file 'Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\Enable_1Hz.vhd'
Analyzing entity 'enable_1hz'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\Enable_1Hz.vhd":5)
Analyzing architecture 'rtl_devider_1hz'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\Enable_1Hz.vhd":14)
Analyzing VHDL file 'Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\Mod_99_BCD_Counter.vhd'
Analyzing entity 'mod_99_bcd_counter'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\Mod_99_BCD_Counter.vhd":5)
Analyzing architecture 'rtl_mod_99_bcd_counter'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\Mod_99_BCD_Counter.vhd":17)
Analyzing VHDL file 'Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\LED_Decoder_4_bit.vhd'
Analyzing entity 'led_decoder_4_bit'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\LED_Decoder_4_bit.vhd":28)
Analyzing architecture 'led_decoder_arch'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\LED_Decoder_4_bit.vhd":37)
Analyzing VHDL file 'Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\BCDCounterSystem.vhd'
Analyzing entity 'bcdcountersystem'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\BCDCounterSystem.vhd":5)
Analyzing architecture 'rtl_bcdcountersystem'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\BCDCounterSystem.vhd":16)
Analyzing VHDL file 'Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\Mod_9_Counter.vhd'
Analyzing entity 'mod_9_counter'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\Mod_9_Counter.vhd":5)
Analyzing architecture 'rtl_mod_9_counter'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\Mod_9_Counter.vhd":14)
Analyzing VHDL file 'Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\PulseNarrower.vhd'
Analyzing entity 'pulsenarrower'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\PulseNarrower.vhd":5)
Analyzing architecture 'rtl_pulsenarrower'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\PulseNarrower.vhd":15)
Analyzing VHDL file 'Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\sys\gowin_clkdiv5.vhd'
Analyzing entity 'gowin_clkdiv5'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\sys\gowin_clkdiv5.vhd":13)
Analyzing architecture 'behavioral'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\sys\gowin_clkdiv5.vhd":21)
Analyzing VHDL file 'Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\sys\gowin_clkdiv8.vhd'
Analyzing entity 'gowin_clkdiv8'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\sys\gowin_clkdiv8.vhd":13)
Analyzing architecture 'behavioral'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\sys\gowin_clkdiv8.vhd":21)
Analyzing VHDL file 'Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\sys\gowin_osc.vhd'
Analyzing entity 'gowin_osc'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\sys\gowin_osc.vhd":13)
Analyzing architecture 'behavioral'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\sys\gowin_osc.vhd":19)
Processing 'BCDCounterSystem(RTL_BCDCounterSystem)'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\BCDCounterSystem.vhd":5)
Processing 'OSC_100Hz(RTL_OSC_100Hz)'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\sys\OSC_100Hz.vhd":5)
Processing 'Gowin_OSC(Behavioral)'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\sys\gowin_osc.vhd":13)
Processing 'Gowin_CLKDIV5(Behavioral)'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\sys\gowin_clkdiv5.vhd":13)
Processing 'Gowin_CLKDIV8(Behavioral)'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\sys\gowin_clkdiv8.vhd":13)
Processing 'Debouncer(RTL_ButtonDetect)'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\Debouncer.vhd":5)
'others' clause is never selected("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\Debouncer.vhd":92)
Processing 'Enable_1Hz(RTL_Devider_1Hz)'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\Enable_1Hz.vhd":5)
Processing 'Mod_99_BCD_Counter(RTL_Mod_99_BCD_Counter)'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\Mod_99_BCD_Counter.vhd":5)
Processing 'LED_Decoder_4_Bit(LED_Decoder_Arch)'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\components\LED_Decoder_4_bit.vhd":28)
NOTE  (EX0101) : Current top module is "BCDCounterSystem"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\impl\gwsynthesis\Mod_99_BCDCounter_UpDownVer2.vg" completed
[100%] Generate report file "Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\impl\gwsynthesis\Mod_99_BCDCounter_UpDownVer2_syn.rpt.html" completed
GowinSynthesis finish
