/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [7:0] _02_;
  wire [15:0] _03_;
  wire [3:0] _04_;
  wire [2:0] celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_16z;
  wire [16:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire [14:0] celloutsig_0_47z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [4:0] celloutsig_0_61z;
  wire [3:0] celloutsig_0_64z;
  wire celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire [15:0] celloutsig_0_69z;
  wire [2:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [35:0] celloutsig_0_8z;
  wire [41:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~(celloutsig_0_32z & celloutsig_0_5z);
  assign celloutsig_0_5z = ~(in_data[82] & celloutsig_0_0z[1]);
  assign celloutsig_0_34z = ~celloutsig_0_30z;
  assign celloutsig_1_6z = ~celloutsig_1_4z[2];
  assign celloutsig_1_11z = ~celloutsig_1_4z[3];
  assign celloutsig_0_2z = ~in_data[40];
  assign celloutsig_0_21z = ~celloutsig_0_14z[0];
  assign celloutsig_0_32z = ~((celloutsig_0_11z[3] | _00_) & celloutsig_0_25z[0]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_1z[4]) & celloutsig_1_1z[5]);
  assign celloutsig_0_22z = ~((celloutsig_0_1z | celloutsig_0_16z[1]) & celloutsig_0_12z);
  assign celloutsig_0_3z = ~((in_data[28] | celloutsig_0_0z[2]) & celloutsig_0_1z);
  assign celloutsig_0_27z = ~((in_data[57] | celloutsig_0_4z[5]) & celloutsig_0_21z);
  assign celloutsig_0_29z = ~((celloutsig_0_22z | in_data[91]) & celloutsig_0_16z[1]);
  assign celloutsig_1_19z = ~(_01_ ^ celloutsig_1_4z[6]);
  assign celloutsig_0_18z = ~(celloutsig_0_2z ^ in_data[3]);
  assign celloutsig_0_26z = ~(celloutsig_0_5z ^ celloutsig_0_7z[1]);
  assign celloutsig_1_13z = { celloutsig_1_4z[5:0], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z } + in_data[123:115];
  assign celloutsig_0_10z = { celloutsig_0_9z[13:3], celloutsig_0_1z, celloutsig_0_7z } + { celloutsig_0_8z[13:4], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 8'h00;
    else _02_ <= celloutsig_0_9z[41:34];
  reg [15:0] _24_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _24_ <= 16'h0000;
    else _24_ <= { in_data[142:129], celloutsig_1_0z, celloutsig_1_2z };
  assign { _03_[15:12], _01_, _03_[10:0] } = _24_;
  reg [3:0] _25_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _25_ <= 4'h0;
    else _25_ <= celloutsig_0_19z[6:3];
  assign { _00_, _04_[2:0] } = _25_;
  assign celloutsig_0_60z = { celloutsig_0_25z[3], celloutsig_0_24z, celloutsig_0_53z } >= celloutsig_0_9z[12:7];
  assign celloutsig_0_68z = { celloutsig_0_27z, celloutsig_0_45z, celloutsig_0_60z, 1'h1 } >= { celloutsig_0_11z[7:5], celloutsig_0_26z };
  assign celloutsig_0_12z = celloutsig_0_11z[6:1] >= celloutsig_0_4z;
  assign celloutsig_0_28z = { celloutsig_0_23z[0], celloutsig_0_1z, celloutsig_0_7z } >= { celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_0_4z = in_data[32:27] % { 1'h1, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[148:141] % { 1'h1, in_data[176:170] };
  assign celloutsig_1_12z = celloutsig_1_1z[6:1] % { 1'h1, celloutsig_1_1z[3:2], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_24z = celloutsig_0_9z[29:26] % { 1'h1, celloutsig_0_14z[4:2] };
  assign celloutsig_0_25z = celloutsig_0_10z[4:1] % { 1'h1, celloutsig_0_23z };
  assign celloutsig_0_64z = { _02_[2:0], celloutsig_0_22z } * celloutsig_0_24z;
  assign celloutsig_0_8z = { in_data[36:13], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z } * in_data[60:25];
  assign celloutsig_0_9z = { celloutsig_0_4z[5:2], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z } * { celloutsig_0_8z[31:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_12z[4], celloutsig_1_5z } * celloutsig_1_13z[5:2];
  assign celloutsig_0_13z = { celloutsig_0_10z[14:3], celloutsig_0_2z } * celloutsig_0_8z[30:18];
  assign celloutsig_0_36z = | { celloutsig_0_17z[9:2], celloutsig_0_30z };
  assign celloutsig_0_53z = | { celloutsig_0_47z[13:10], celloutsig_0_23z, celloutsig_0_36z, celloutsig_0_28z, celloutsig_0_29z, celloutsig_0_30z, celloutsig_0_45z };
  assign celloutsig_1_7z = | { celloutsig_1_1z[7], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_1z = ^ { in_data[76], celloutsig_0_0z };
  assign celloutsig_0_30z = ^ celloutsig_0_9z[9:3];
  assign celloutsig_0_0z = in_data[29:27] >> in_data[82:80];
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z } >> in_data[38:36];
  assign celloutsig_0_61z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_34z } >> celloutsig_0_35z[5:1];
  assign celloutsig_0_7z = { celloutsig_0_0z[2], celloutsig_0_5z, celloutsig_0_1z } >> in_data[8:6];
  assign celloutsig_1_5z = celloutsig_1_1z[4:2] >> celloutsig_1_4z[4:2];
  assign celloutsig_0_11z = celloutsig_0_8z[15:8] >> celloutsig_0_8z[20:13];
  assign celloutsig_0_16z = celloutsig_0_8z[14:12] >> in_data[24:22];
  assign celloutsig_0_17z = { celloutsig_0_8z[20:8], celloutsig_0_3z, celloutsig_0_7z } >> { celloutsig_0_11z[4:1], celloutsig_0_13z };
  assign celloutsig_0_23z = celloutsig_0_16z <<< celloutsig_0_4z[3:1];
  assign celloutsig_0_47z = { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_14z } - { celloutsig_0_4z[4:0], celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_33z, in_data[40], _00_, _04_[2:0] };
  assign celloutsig_0_69z = { celloutsig_0_13z[9], celloutsig_0_67z, celloutsig_0_5z, celloutsig_0_35z[5:1], 2'h3, celloutsig_0_32z, celloutsig_0_61z } - { celloutsig_0_10z[12:1], celloutsig_0_64z };
  assign celloutsig_1_4z = { in_data[129:124], celloutsig_1_2z } - _03_[6:0];
  assign celloutsig_0_19z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z } - { in_data[86:79], celloutsig_0_18z };
  assign celloutsig_0_14z = in_data[37:31] ~^ celloutsig_0_10z[8:2];
  assign celloutsig_0_45z = ~((celloutsig_0_29z & celloutsig_0_3z) | (celloutsig_0_22z & celloutsig_0_5z));
  assign celloutsig_0_67z = ~((in_data[40] & celloutsig_0_27z) | (celloutsig_0_4z[3] & celloutsig_0_28z));
  assign celloutsig_1_0z = ~((in_data[148] & in_data[129]) | (in_data[190] & in_data[163]));
  assign { celloutsig_0_35z[2:1], celloutsig_0_35z[3], celloutsig_0_35z[5:4] } = { celloutsig_0_29z, celloutsig_0_21z, celloutsig_0_5z, in_data[5:4] } ~^ { celloutsig_0_10z[6:5], celloutsig_0_10z[7], celloutsig_0_10z[9:8] };
  assign _03_[11] = _01_;
  assign _04_[3] = _00_;
  assign celloutsig_0_35z[0] = 1'h1;
  assign { out_data[131:128], out_data[96], out_data[32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
