[09:40:07.550] <TB2>     INFO: *** Welcome to pxar ***
[09:40:07.550] <TB2>     INFO: *** Today: 2016/03/24
[09:40:07.556] <TB2>     INFO: *** Version: b2a7-dirty
[09:40:07.557] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters_C15.dat
[09:40:07.557] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:40:07.557] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//defaultMaskFile.dat
[09:40:07.557] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//trimParameters_C15.dat
[09:40:07.635] <TB2>     INFO:         clk: 4
[09:40:07.635] <TB2>     INFO:         ctr: 4
[09:40:07.635] <TB2>     INFO:         sda: 19
[09:40:07.635] <TB2>     INFO:         tin: 9
[09:40:07.635] <TB2>     INFO:         level: 15
[09:40:07.635] <TB2>     INFO:         triggerdelay: 0
[09:40:07.635] <TB2>    QUIET: Instanciating API for pxar v1.9.0+786~g56c56a7
[09:40:07.635] <TB2>     INFO: Log level: DEBUG
[09:40:07.645] <TB2>     INFO: Found DTB DTB_WWXLHF
[09:40:07.653] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[09:40:07.656] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[09:40:07.658] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[09:40:09.213] <TB2>     INFO: DUT info: 
[09:40:09.213] <TB2>     INFO: The DUT currently contains the following objects:
[09:40:09.213] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[09:40:09.213] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[09:40:09.213] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[09:40:09.213] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[09:40:09.213] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[09:40:09.213] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[09:40:09.213] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[09:40:09.213] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[09:40:09.213] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[09:40:09.213] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[09:40:09.213] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[09:40:09.213] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[09:40:09.213] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[09:40:09.213] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[09:40:09.214] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[09:40:09.214] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[09:40:09.214] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[09:40:09.214] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[09:40:09.214] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[09:40:09.214] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:40:09.214] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[09:40:09.215] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[09:40:09.216] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[09:40:09.225] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30883840
[09:40:09.225] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2561f90
[09:40:09.225] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x24d6770
[09:40:09.225] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f9171d94010
[09:40:09.225] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f9177fff510
[09:40:09.225] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30949376 fPxarMemory = 0x7f9171d94010
[09:40:09.226] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 364.2mA
[09:40:09.227] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.1mA
[09:40:09.227] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[09:40:09.227] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[09:40:09.628] <TB2>     INFO: enter 'restricted' command line mode
[09:40:09.628] <TB2>     INFO: enter test to run
[09:40:09.628] <TB2>     INFO:   test: FPIXTest no parameter change
[09:40:09.628] <TB2>     INFO:   running: fpixtest
[09:40:09.628] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[09:40:09.631] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[09:40:09.631] <TB2>     INFO: ######################################################################
[09:40:09.631] <TB2>     INFO: PixTestFPIXTest::doTest()
[09:40:09.631] <TB2>     INFO: ######################################################################
[09:40:09.634] <TB2>     INFO: ######################################################################
[09:40:09.634] <TB2>     INFO: PixTestPretest::doTest()
[09:40:09.634] <TB2>     INFO: ######################################################################
[09:40:09.638] <TB2>     INFO:    ----------------------------------------------------------------------
[09:40:09.638] <TB2>     INFO:    PixTestPretest::programROC() 
[09:40:09.638] <TB2>     INFO:    ----------------------------------------------------------------------
[09:40:27.654] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[09:40:27.654] <TB2>     INFO: IA differences per ROC:  16.1 18.5 18.5 18.5 16.9 20.1 16.1 16.9 17.7 17.7 17.7 16.9 16.9 17.7 16.9 19.3
[09:40:27.722] <TB2>     INFO:    ----------------------------------------------------------------------
[09:40:27.722] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[09:40:27.722] <TB2>     INFO:    ----------------------------------------------------------------------
[09:40:27.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[09:40:27.927] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 21.3688 mA
[09:40:28.027] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  94 Ia 24.5687 mA
[09:40:28.128] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  92 Ia 24.5687 mA
[09:40:28.229] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  90 Ia 23.7688 mA
[09:40:28.331] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  91 Ia 24.5687 mA
[09:40:28.432] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  89 Ia 23.7688 mA
[09:40:28.533] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  90 Ia 24.5687 mA
[09:40:28.634] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  88 Ia 23.7688 mA
[09:40:28.735] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  89 Ia 23.7688 mA
[09:40:28.836] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  90 Ia 24.5687 mA
[09:40:28.937] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  88 Ia 23.7688 mA
[09:40:29.038] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  89 Ia 23.7688 mA
[09:40:29.140] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.7688 mA
[09:40:29.240] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  79 Ia 23.7688 mA
[09:40:29.341] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  80 Ia 24.5687 mA
[09:40:29.441] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  78 Ia 23.7688 mA
[09:40:29.542] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  79 Ia 23.7688 mA
[09:40:29.642] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  80 Ia 24.5687 mA
[09:40:29.743] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  78 Ia 23.7688 mA
[09:40:29.844] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  79 Ia 24.5687 mA
[09:40:29.945] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  77 Ia 23.7688 mA
[09:40:30.045] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  78 Ia 23.7688 mA
[09:40:30.146] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  79 Ia 23.7688 mA
[09:40:30.246] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  80 Ia 24.5687 mA
[09:40:30.348] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.7688 mA
[09:40:30.448] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  79 Ia 23.7688 mA
[09:40:30.549] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  80 Ia 24.5687 mA
[09:40:30.650] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  78 Ia 23.7688 mA
[09:40:30.750] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  79 Ia 23.7688 mA
[09:40:30.851] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  80 Ia 24.5687 mA
[09:40:30.951] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  78 Ia 23.7688 mA
[09:40:31.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  79 Ia 23.7688 mA
[09:40:31.152] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  80 Ia 24.5687 mA
[09:40:31.253] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  78 Ia 23.7688 mA
[09:40:31.353] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  79 Ia 23.7688 mA
[09:40:31.454] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  80 Ia 24.5687 mA
[09:40:31.556] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.7688 mA
[09:40:31.656] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  79 Ia 23.7688 mA
[09:40:31.757] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  80 Ia 24.5687 mA
[09:40:31.858] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  78 Ia 22.9688 mA
[09:40:31.959] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  84 Ia 24.5687 mA
[09:40:32.060] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  82 Ia 24.5687 mA
[09:40:32.160] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  80 Ia 24.5687 mA
[09:40:32.261] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  78 Ia 23.7688 mA
[09:40:32.362] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  79 Ia 23.7688 mA
[09:40:32.462] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  80 Ia 24.5687 mA
[09:40:32.563] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  78 Ia 22.9688 mA
[09:40:32.664] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  84 Ia 24.5687 mA
[09:40:32.766] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.9688 mA
[09:40:32.866] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  84 Ia 24.5687 mA
[09:40:32.967] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  82 Ia 24.5687 mA
[09:40:33.068] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  80 Ia 23.7688 mA
[09:40:33.169] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  81 Ia 23.7688 mA
[09:40:33.270] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  82 Ia 24.5687 mA
[09:40:33.371] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  80 Ia 23.7688 mA
[09:40:33.471] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  81 Ia 23.7688 mA
[09:40:33.572] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  82 Ia 24.5687 mA
[09:40:33.673] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  80 Ia 23.7688 mA
[09:40:33.774] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  81 Ia 24.5687 mA
[09:40:33.875] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  79 Ia 22.9688 mA
[09:40:33.977] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 25.3687 mA
[09:40:34.078] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  71 Ia 23.7688 mA
[09:40:34.178] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  72 Ia 23.7688 mA
[09:40:34.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  73 Ia 24.5687 mA
[09:40:34.380] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  71 Ia 23.7688 mA
[09:40:34.481] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  72 Ia 23.7688 mA
[09:40:34.581] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  73 Ia 24.5687 mA
[09:40:34.682] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  71 Ia 24.5687 mA
[09:40:34.783] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  69 Ia 23.7688 mA
[09:40:34.884] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  70 Ia 23.7688 mA
[09:40:34.985] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  71 Ia 23.7688 mA
[09:40:35.086] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  72 Ia 23.7688 mA
[09:40:35.188] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 21.3688 mA
[09:40:35.288] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  94 Ia 24.5687 mA
[09:40:35.389] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  92 Ia 24.5687 mA
[09:40:35.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  90 Ia 24.5687 mA
[09:40:35.590] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  88 Ia 23.7688 mA
[09:40:35.691] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  89 Ia 24.5687 mA
[09:40:35.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  87 Ia 23.7688 mA
[09:40:35.893] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  88 Ia 23.7688 mA
[09:40:35.994] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  89 Ia 24.5687 mA
[09:40:36.095] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  87 Ia 23.7688 mA
[09:40:36.196] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  88 Ia 23.7688 mA
[09:40:36.296] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  89 Ia 23.7688 mA
[09:40:36.398] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.9688 mA
[09:40:36.499] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  84 Ia 24.5687 mA
[09:40:36.599] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  82 Ia 23.7688 mA
[09:40:36.701] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  83 Ia 23.7688 mA
[09:40:36.802] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  84 Ia 24.5687 mA
[09:40:36.903] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  82 Ia 23.7688 mA
[09:40:36.003] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  83 Ia 24.5687 mA
[09:40:37.104] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  81 Ia 23.7688 mA
[09:40:37.205] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  82 Ia 23.7688 mA
[09:40:37.307] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  83 Ia 24.5687 mA
[09:40:37.407] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  81 Ia 23.7688 mA
[09:40:37.508] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  82 Ia 23.7688 mA
[09:40:37.609] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.9688 mA
[09:40:37.710] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  84 Ia 24.5687 mA
[09:40:37.811] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  82 Ia 24.5687 mA
[09:40:37.911] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  80 Ia 23.7688 mA
[09:40:38.012] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  81 Ia 23.7688 mA
[09:40:38.113] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  82 Ia 24.5687 mA
[09:40:38.214] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  80 Ia 24.5687 mA
[09:40:38.315] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  78 Ia 22.9688 mA
[09:40:38.416] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  84 Ia 24.5687 mA
[09:40:38.517] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  82 Ia 24.5687 mA
[09:40:38.618] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  80 Ia 23.7688 mA
[09:40:38.718] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  81 Ia 24.5687 mA
[09:40:38.820] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.1688 mA
[09:40:38.920] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  89 Ia 24.5687 mA
[09:40:39.021] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  87 Ia 24.5687 mA
[09:40:39.122] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  85 Ia 24.5687 mA
[09:40:39.223] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  83 Ia 23.7688 mA
[09:40:39.323] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  84 Ia 24.5687 mA
[09:40:39.424] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  82 Ia 23.7688 mA
[09:40:39.525] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  83 Ia 24.5687 mA
[09:40:39.626] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  81 Ia 23.7688 mA
[09:40:39.726] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  82 Ia 23.7688 mA
[09:40:39.827] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  83 Ia 23.7688 mA
[09:40:39.928] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  84 Ia 24.5687 mA
[09:40:40.029] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.9688 mA
[09:40:40.130] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  84 Ia 24.5687 mA
[09:40:40.231] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  82 Ia 24.5687 mA
[09:40:40.332] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  80 Ia 23.7688 mA
[09:40:40.433] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  81 Ia 24.5687 mA
[09:40:40.533] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  79 Ia 22.9688 mA
[09:40:40.634] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  85 Ia 24.5687 mA
[09:40:40.735] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  83 Ia 24.5687 mA
[09:40:40.836] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  81 Ia 23.7688 mA
[09:40:40.937] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  82 Ia 24.5687 mA
[09:40:41.037] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  80 Ia 23.7688 mA
[09:40:41.138] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  81 Ia 23.7688 mA
[09:40:41.239] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.1688 mA
[09:40:41.340] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  89 Ia 24.5687 mA
[09:40:41.441] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  87 Ia 24.5687 mA
[09:40:41.542] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  85 Ia 23.7688 mA
[09:40:41.642] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  86 Ia 24.5687 mA
[09:40:41.743] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  84 Ia 24.5687 mA
[09:40:41.845] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  82 Ia 23.7688 mA
[09:40:41.946] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  83 Ia 23.7688 mA
[09:40:42.047] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  84 Ia 23.7688 mA
[09:40:42.148] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  85 Ia 24.5687 mA
[09:40:42.249] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  83 Ia 23.7688 mA
[09:40:42.349] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  84 Ia 23.7688 mA
[09:40:42.451] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.1688 mA
[09:40:42.552] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  89 Ia 24.5687 mA
[09:40:42.652] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  87 Ia 24.5687 mA
[09:40:42.753] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  85 Ia 23.7688 mA
[09:40:42.855] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  86 Ia 24.5687 mA
[09:40:42.955] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  84 Ia 23.7688 mA
[09:40:43.056] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  85 Ia 23.7688 mA
[09:40:43.157] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  86 Ia 24.5687 mA
[09:40:43.257] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  84 Ia 23.7688 mA
[09:40:43.358] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  85 Ia 23.7688 mA
[09:40:43.459] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  86 Ia 24.5687 mA
[09:40:43.560] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  84 Ia 23.7688 mA
[09:40:43.662] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.1688 mA
[09:40:43.762] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  89 Ia 25.3687 mA
[09:40:43.863] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  82 Ia 24.5687 mA
[09:40:43.963] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  80 Ia 23.7688 mA
[09:40:44.064] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  81 Ia 23.7688 mA
[09:40:44.165] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  82 Ia 24.5687 mA
[09:40:44.266] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  80 Ia 23.7688 mA
[09:40:44.367] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  81 Ia 23.7688 mA
[09:40:44.468] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  82 Ia 24.5687 mA
[09:40:44.569] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  80 Ia 23.7688 mA
[09:40:44.669] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  81 Ia 23.7688 mA
[09:40:44.770] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  82 Ia 23.7688 mA
[09:40:44.871] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.1688 mA
[09:40:44.972] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  89 Ia 24.5687 mA
[09:40:45.073] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  87 Ia 24.5687 mA
[09:40:45.174] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  85 Ia 24.5687 mA
[09:40:45.274] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  83 Ia 22.9688 mA
[09:40:45.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  89 Ia 24.5687 mA
[09:40:45.475] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  87 Ia 24.5687 mA
[09:40:45.576] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  85 Ia 24.5687 mA
[09:40:45.677] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  83 Ia 23.7688 mA
[09:40:45.778] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  84 Ia 23.7688 mA
[09:40:45.879] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  85 Ia 24.5687 mA
[09:40:45.980] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  83 Ia 23.7688 mA
[09:40:46.081] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.5687 mA
[09:40:46.182] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  76 Ia 24.5687 mA
[09:40:46.283] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  74 Ia 23.7688 mA
[09:40:46.384] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  75 Ia 23.7688 mA
[09:40:46.485] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  76 Ia 24.5687 mA
[09:40:46.585] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  74 Ia 23.7688 mA
[09:40:46.686] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  75 Ia 23.7688 mA
[09:40:46.787] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  76 Ia 24.5687 mA
[09:40:46.888] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  74 Ia 23.7688 mA
[09:40:46.988] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  75 Ia 23.7688 mA
[09:40:47.089] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  76 Ia 24.5687 mA
[09:40:47.190] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  74 Ia 23.7688 mA
[09:40:47.222] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  89
[09:40:47.222] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  80
[09:40:47.222] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  80
[09:40:47.222] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  84
[09:40:47.222] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  79
[09:40:47.222] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  72
[09:40:47.222] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  89
[09:40:47.223] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  82
[09:40:47.223] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  81
[09:40:47.223] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  84
[09:40:47.223] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  81
[09:40:47.223] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  84
[09:40:47.223] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  84
[09:40:47.223] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  82
[09:40:47.223] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  83
[09:40:47.224] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  74
[09:40:49.048] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[09:40:49.048] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.9  18.5  19.3  20.1  19.3  20.1  20.1  19.3  19.3  19.3  19.3  19.3  19.3
[09:40:49.079] <TB2>     INFO:    ----------------------------------------------------------------------
[09:40:49.079] <TB2>     INFO:    PixTestPretest::findTiming() 
[09:40:49.079] <TB2>     INFO:    ----------------------------------------------------------------------
[09:40:49.079] <TB2>     INFO: PixTestCmd::init()
[09:40:49.079] <TB2>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[09:40:49.675] <TB2>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[09:42:21.216] <TB2>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[09:42:21.246] <TB2>     INFO: TBM phases:  160MHz: 7, 400MHz: 2, TBM delays: ROC(0/1):4, header/trailer: 1, token: 1
[09:42:21.246] <TB2>     INFO: (success/tries = 100/100), width = 5
[09:42:21.247] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0xe8 to 0xe8
[09:42:21.247] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xe4 to 0xe4
[09:42:21.247] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xe4 to 0xe4
[09:42:21.247] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[09:42:21.247] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[09:42:21.250] <TB2>     INFO:    ----------------------------------------------------------------------
[09:42:21.250] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[09:42:21.250] <TB2>     INFO:    ----------------------------------------------------------------------
[09:42:21.387] <TB2>     INFO: Expecting 231680 events.
[09:42:25.996] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[09:42:25.999] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (21) !=  TBM ID (2)
[09:42:28.666] <TB2>     INFO: 231680 events read in total (6564ms).
[09:42:28.671] <TB2>     INFO: Test took 7418ms.
[09:42:29.011] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 100 and Delta(CalDel) = 61
[09:42:29.016] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 99 and Delta(CalDel) = 62
[09:42:29.020] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 92 and Delta(CalDel) = 58
[09:42:29.023] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 110 and Delta(CalDel) = 62
[09:42:29.027] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 81 and Delta(CalDel) = 63
[09:42:29.030] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 107 and Delta(CalDel) = 61
[09:42:29.034] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 109 and Delta(CalDel) = 66
[09:42:29.045] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 92 and Delta(CalDel) = 63
[09:42:29.048] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 105 and Delta(CalDel) = 63
[09:42:29.052] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 99 and Delta(CalDel) = 62
[09:42:29.055] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 84 and Delta(CalDel) = 61
[09:42:29.059] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 106 and Delta(CalDel) = 65
[09:42:29.063] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 94 and Delta(CalDel) = 61
[09:42:29.067] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 102 and Delta(CalDel) = 61
[09:42:29.070] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 88 and Delta(CalDel) = 63
[09:42:29.074] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 96 and Delta(CalDel) = 62
[09:42:29.117] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[09:42:29.150] <TB2>     INFO:    ----------------------------------------------------------------------
[09:42:29.150] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[09:42:29.150] <TB2>     INFO:    ----------------------------------------------------------------------
[09:42:29.286] <TB2>     INFO: Expecting 231680 events.
[09:42:37.503] <TB2>     INFO: 231680 events read in total (7502ms).
[09:42:37.508] <TB2>     INFO: Test took 8354ms.
[09:42:37.530] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30.5
[09:42:37.850] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31.5
[09:42:37.854] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[09:42:37.858] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31.5
[09:42:37.861] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 32
[09:42:37.865] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30.5
[09:42:37.868] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 32.5
[09:42:37.872] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31
[09:42:37.875] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[09:42:37.879] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 31
[09:42:37.883] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30.5
[09:42:37.886] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 32.5
[09:42:37.890] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30.5
[09:42:37.893] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[09:42:37.897] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31.5
[09:42:37.900] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[09:42:37.932] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[09:42:37.932] <TB2>     INFO: CalDel:      131   140   128   140   145   125   145   145   137   134   130   149   131   140   133   137
[09:42:37.932] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[09:42:37.936] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters_C0.dat
[09:42:37.937] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters_C1.dat
[09:42:37.937] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters_C2.dat
[09:42:37.937] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters_C3.dat
[09:42:37.937] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters_C4.dat
[09:42:37.937] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters_C5.dat
[09:42:37.937] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters_C6.dat
[09:42:37.937] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters_C7.dat
[09:42:37.938] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters_C8.dat
[09:42:37.938] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters_C9.dat
[09:42:37.938] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters_C10.dat
[09:42:37.938] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters_C11.dat
[09:42:37.938] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters_C12.dat
[09:42:37.938] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters_C13.dat
[09:42:37.938] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters_C14.dat
[09:42:37.938] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters_C15.dat
[09:42:37.939] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//tbmParameters_C0a.dat
[09:42:37.939] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:42:37.939] <TB2>     INFO: PixTestPretest::doTest() done, duration: 148 seconds
[09:42:37.939] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[09:42:37.000] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[09:42:37.000] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[09:42:37.004] <TB2>     INFO: ######################################################################
[09:42:38.004] <TB2>     INFO: PixTestAlive::doTest()
[09:42:38.004] <TB2>     INFO: ######################################################################
[09:42:38.007] <TB2>     INFO:    ----------------------------------------------------------------------
[09:42:38.007] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:42:38.007] <TB2>     INFO:    ----------------------------------------------------------------------
[09:42:38.009] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:42:38.352] <TB2>     INFO: Expecting 41600 events.
[09:42:42.447] <TB2>     INFO: 41600 events read in total (3380ms).
[09:42:42.448] <TB2>     INFO: Test took 4439ms.
[09:42:42.456] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:42:42.456] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[09:42:42.456] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[09:42:42.830] <TB2>     INFO: PixTestAlive::aliveTest() done
[09:42:42.830] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:42:42.830] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:42:42.833] <TB2>     INFO:    ----------------------------------------------------------------------
[09:42:42.833] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:42:42.833] <TB2>     INFO:    ----------------------------------------------------------------------
[09:42:42.835] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:42:43.180] <TB2>     INFO: Expecting 41600 events.
[09:42:46.133] <TB2>     INFO: 41600 events read in total (2238ms).
[09:42:46.133] <TB2>     INFO: Test took 3298ms.
[09:42:46.133] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:42:46.133] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[09:42:46.133] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[09:42:46.134] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[09:42:46.539] <TB2>     INFO: PixTestAlive::maskTest() done
[09:42:46.539] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:42:46.542] <TB2>     INFO:    ----------------------------------------------------------------------
[09:42:46.542] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:42:46.542] <TB2>     INFO:    ----------------------------------------------------------------------
[09:42:46.544] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:42:46.890] <TB2>     INFO: Expecting 41600 events.
[09:42:51.010] <TB2>     INFO: 41600 events read in total (3405ms).
[09:42:51.010] <TB2>     INFO: Test took 4466ms.
[09:42:51.018] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:42:51.018] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[09:42:51.018] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[09:42:51.398] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[09:42:51.398] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:42:51.398] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[09:42:51.398] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[09:42:51.406] <TB2>     INFO: ######################################################################
[09:42:51.406] <TB2>     INFO: PixTestTrim::doTest()
[09:42:51.406] <TB2>     INFO: ######################################################################
[09:42:51.409] <TB2>     INFO:    ----------------------------------------------------------------------
[09:42:51.409] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[09:42:51.409] <TB2>     INFO:    ----------------------------------------------------------------------
[09:42:51.485] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[09:42:51.485] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:42:51.516] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:42:51.517] <TB2>     INFO:     run 1 of 1
[09:42:51.517] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:42:51.860] <TB2>     INFO: Expecting 5025280 events.
[09:43:36.696] <TB2>     INFO: 1383064 events read in total (44121ms).
[09:44:20.214] <TB2>     INFO: 2752096 events read in total (87639ms).
[09:45:04.013] <TB2>     INFO: 4131336 events read in total (131439ms).
[09:45:31.458] <TB2>     INFO: 5025280 events read in total (158883ms).
[09:45:31.500] <TB2>     INFO: Test took 159983ms.
[09:45:31.558] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:45:31.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:45:33.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:45:34.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:45:35.814] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:45:37.258] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:45:38.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:45:39.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:45:41.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:45:42.775] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:45:44.234] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:45:45.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:45:46.999] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:45:48.384] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:45:49.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:45:51.195] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:45:52.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:45:54.080] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275628032
[09:45:54.083] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.8134 minThrLimit = 85.7594 minThrNLimit = 109.824 -> result = 85.8134 -> 85
[09:45:54.083] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3949 minThrLimit = 96.3836 minThrNLimit = 121.101 -> result = 96.3949 -> 96
[09:45:54.084] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8061 minThrLimit = 92.7836 minThrNLimit = 122.03 -> result = 92.8061 -> 92
[09:45:54.084] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.097 minThrLimit = 104.042 minThrNLimit = 136.903 -> result = 104.097 -> 104
[09:45:54.084] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.4036 minThrLimit = 85.3848 minThrNLimit = 106.369 -> result = 85.4036 -> 85
[09:45:54.085] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3319 minThrLimit = 90.2871 minThrNLimit = 119.075 -> result = 90.3319 -> 90
[09:45:54.086] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.513 minThrLimit = 100.503 minThrNLimit = 123.827 -> result = 100.513 -> 100
[09:45:54.086] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.2432 minThrLimit = 98.2006 minThrNLimit = 120.359 -> result = 98.2432 -> 98
[09:45:54.087] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.264 minThrLimit = 103.206 minThrNLimit = 128.172 -> result = 103.264 -> 103
[09:45:54.087] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.3579 minThrLimit = 98.3392 minThrNLimit = 120.826 -> result = 98.3579 -> 98
[09:45:54.087] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.6977 minThrLimit = 84.6878 minThrNLimit = 106.854 -> result = 84.6977 -> 84
[09:45:54.088] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7935 minThrLimit = 93.7873 minThrNLimit = 116.058 -> result = 93.7935 -> 93
[09:45:54.088] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6296 minThrLimit = 89.5858 minThrNLimit = 114.059 -> result = 89.6296 -> 89
[09:45:54.089] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.87 minThrLimit = 98.8635 minThrNLimit = 121.189 -> result = 98.87 -> 98
[09:45:54.089] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4644 minThrLimit = 99.4261 minThrNLimit = 119.559 -> result = 99.4644 -> 99
[09:45:54.089] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.626 minThrLimit = 103.584 minThrNLimit = 128.531 -> result = 103.626 -> 103
[09:45:54.089] <TB2>     INFO: ROC 0 VthrComp = 85
[09:45:54.089] <TB2>     INFO: ROC 1 VthrComp = 96
[09:45:54.090] <TB2>     INFO: ROC 2 VthrComp = 92
[09:45:54.090] <TB2>     INFO: ROC 3 VthrComp = 104
[09:45:54.090] <TB2>     INFO: ROC 4 VthrComp = 85
[09:45:54.090] <TB2>     INFO: ROC 5 VthrComp = 90
[09:45:54.090] <TB2>     INFO: ROC 6 VthrComp = 100
[09:45:54.090] <TB2>     INFO: ROC 7 VthrComp = 98
[09:45:54.090] <TB2>     INFO: ROC 8 VthrComp = 103
[09:45:54.091] <TB2>     INFO: ROC 9 VthrComp = 98
[09:45:54.091] <TB2>     INFO: ROC 10 VthrComp = 84
[09:45:54.091] <TB2>     INFO: ROC 11 VthrComp = 93
[09:45:54.091] <TB2>     INFO: ROC 12 VthrComp = 89
[09:45:54.091] <TB2>     INFO: ROC 13 VthrComp = 98
[09:45:54.091] <TB2>     INFO: ROC 14 VthrComp = 99
[09:45:54.091] <TB2>     INFO: ROC 15 VthrComp = 103
[09:45:54.091] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[09:45:54.091] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:45:54.105] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:45:54.105] <TB2>     INFO:     run 1 of 1
[09:45:54.105] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:45:54.450] <TB2>     INFO: Expecting 5025280 events.
[09:46:28.796] <TB2>     INFO: 886592 events read in total (33630ms).
[09:47:03.992] <TB2>     INFO: 1770968 events read in total (68826ms).
[09:47:39.124] <TB2>     INFO: 2653832 events read in total (103958ms).
[09:48:14.168] <TB2>     INFO: 3527480 events read in total (139002ms).
[09:48:49.238] <TB2>     INFO: 4396464 events read in total (174072ms).
[09:49:13.916] <TB2>     INFO: 5025280 events read in total (198750ms).
[09:49:13.993] <TB2>     INFO: Test took 199888ms.
[09:49:14.175] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:49:14.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:49:16.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:49:17.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:49:19.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:49:20.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:49:22.434] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:49:23.987] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:49:25.543] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:49:27.113] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:49:28.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:49:30.257] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:49:31.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:49:33.357] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:49:34.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:49:36.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:49:38.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:49:39.627] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 245547008
[09:49:39.630] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.0295 for pixel 0/4 mean/min/max = 44.5525/33.0628/56.0422
[09:49:39.630] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.8851 for pixel 25/12 mean/min/max = 44.3451/32.6612/56.0291
[09:49:39.631] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.4313 for pixel 15/33 mean/min/max = 44.916/33.3434/56.4886
[09:49:39.631] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.9686 for pixel 3/71 mean/min/max = 46.2151/33.3839/59.0462
[09:49:39.631] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.4015 for pixel 19/49 mean/min/max = 44.0706/32.7181/55.423
[09:49:39.632] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.4522 for pixel 5/71 mean/min/max = 45.0789/33.4708/56.687
[09:49:39.632] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.5539 for pixel 27/8 mean/min/max = 44.4466/32.2621/56.6311
[09:49:39.632] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.5123 for pixel 0/3 mean/min/max = 45.0909/31.3607/58.8212
[09:49:39.633] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.4932 for pixel 0/22 mean/min/max = 44.4351/32.2562/56.6141
[09:49:39.633] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.7682 for pixel 24/75 mean/min/max = 45.3281/31.5611/59.095
[09:49:39.633] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.5268 for pixel 6/20 mean/min/max = 43.7765/32.7198/54.8332
[09:49:39.634] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.5753 for pixel 20/0 mean/min/max = 46.2358/32.8847/59.5869
[09:49:39.634] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.5423 for pixel 0/3 mean/min/max = 44.9965/34.4476/55.5455
[09:49:39.634] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.727 for pixel 0/24 mean/min/max = 45.5531/32.3329/58.7732
[09:49:39.635] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 59.8165 for pixel 0/8 mean/min/max = 45.9006/31.8393/59.9619
[09:49:39.635] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.8045 for pixel 1/15 mean/min/max = 45.6679/32.5289/58.807
[09:49:39.635] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[09:49:39.768] <TB2>     INFO: Expecting 411648 events.
[09:49:47.268] <TB2>     INFO: 411648 events read in total (6785ms).
[09:49:47.275] <TB2>     INFO: Expecting 411648 events.
[09:49:54.797] <TB2>     INFO: 411648 events read in total (6850ms).
[09:49:54.807] <TB2>     INFO: Expecting 411648 events.
[09:50:02.313] <TB2>     INFO: 411648 events read in total (6844ms).
[09:50:02.325] <TB2>     INFO: Expecting 411648 events.
[09:50:09.917] <TB2>     INFO: 411648 events read in total (6932ms).
[09:50:09.933] <TB2>     INFO: Expecting 411648 events.
[09:50:17.524] <TB2>     INFO: 411648 events read in total (6944ms).
[09:50:17.541] <TB2>     INFO: Expecting 411648 events.
[09:50:25.172] <TB2>     INFO: 411648 events read in total (6977ms).
[09:50:25.192] <TB2>     INFO: Expecting 411648 events.
[09:50:32.821] <TB2>     INFO: 411648 events read in total (6980ms).
[09:50:32.843] <TB2>     INFO: Expecting 411648 events.
[09:50:40.450] <TB2>     INFO: 411648 events read in total (6960ms).
[09:50:40.475] <TB2>     INFO: Expecting 411648 events.
[09:50:48.054] <TB2>     INFO: 411648 events read in total (6929ms).
[09:50:48.080] <TB2>     INFO: Expecting 411648 events.
[09:50:55.757] <TB2>     INFO: 411648 events read in total (7031ms).
[09:50:55.788] <TB2>     INFO: Expecting 411648 events.
[09:51:03.431] <TB2>     INFO: 411648 events read in total (7009ms).
[09:51:03.463] <TB2>     INFO: Expecting 411648 events.
[09:51:11.095] <TB2>     INFO: 411648 events read in total (6998ms).
[09:51:11.132] <TB2>     INFO: Expecting 411648 events.
[09:51:18.753] <TB2>     INFO: 411648 events read in total (6990ms).
[09:51:18.791] <TB2>     INFO: Expecting 411648 events.
[09:51:26.337] <TB2>     INFO: 411648 events read in total (6912ms).
[09:51:26.375] <TB2>     INFO: Expecting 411648 events.
[09:51:33.996] <TB2>     INFO: 411648 events read in total (6981ms).
[09:51:34.037] <TB2>     INFO: Expecting 411648 events.
[09:51:41.689] <TB2>     INFO: 411648 events read in total (7017ms).
[09:51:41.735] <TB2>     INFO: Test took 122100ms.
[09:51:42.234] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7611 < 35 for itrim = 94; old thr = 33.5436 ... break
[09:51:42.277] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1389 < 35 for itrim = 116; old thr = 34.3079 ... break
[09:51:42.327] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0052 < 35 for itrim = 104; old thr = 34.3508 ... break
[09:51:42.375] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3429 < 35 for itrim = 136; old thr = 33.7805 ... break
[09:51:42.412] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.039 < 35 for itrim = 100; old thr = 33.262 ... break
[09:51:42.456] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5964 < 35 for itrim = 107; old thr = 33.2782 ... break
[09:51:42.496] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4965 < 35 for itrim = 109; old thr = 33.9123 ... break
[09:51:42.527] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4799 < 35 for itrim+1 = 108; old thr = 34.7859 ... break
[09:51:42.561] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1658 < 35 for itrim = 102; old thr = 34.0363 ... break
[09:51:42.606] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2128 < 35 for itrim = 132; old thr = 34.6109 ... break
[09:51:42.648] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9906 < 35 for itrim+1 = 112; old thr = 34.7727 ... break
[09:51:42.688] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6519 < 35 for itrim+1 = 117; old thr = 34.7483 ... break
[09:51:42.723] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2444 < 35 for itrim+1 = 99; old thr = 34.8764 ... break
[09:51:42.751] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7448 < 35 for itrim+1 = 96; old thr = 34.4782 ... break
[09:51:42.777] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0622 < 35 for itrim = 100; old thr = 33.7149 ... break
[09:51:42.810] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3415 < 35 for itrim = 109; old thr = 34.3582 ... break
[09:51:42.887] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[09:51:42.898] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:51:42.898] <TB2>     INFO:     run 1 of 1
[09:51:42.898] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:51:43.245] <TB2>     INFO: Expecting 5025280 events.
[09:52:19.225] <TB2>     INFO: 871304 events read in total (35265ms).
[09:52:54.620] <TB2>     INFO: 1740264 events read in total (70661ms).
[09:53:29.961] <TB2>     INFO: 2607992 events read in total (106001ms).
[09:54:04.951] <TB2>     INFO: 3465768 events read in total (140991ms).
[09:54:39.910] <TB2>     INFO: 4318848 events read in total (175950ms).
[09:55:07.773] <TB2>     INFO: 5025280 events read in total (203813ms).
[09:55:07.850] <TB2>     INFO: Test took 204952ms.
[09:55:08.031] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:55:08.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:55:09.881] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:55:11.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:55:12.889] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:55:14.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:55:15.944] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:55:17.451] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:55:18.999] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:55:20.550] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:55:22.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:55:23.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:55:25.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:55:26.663] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:55:28.189] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:55:29.719] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:55:31.274] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:55:32.803] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280293376
[09:55:32.805] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.766350 .. 50.258271
[09:55:32.882] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 60 (-1/-1) hits flags = 528 (plus default)
[09:55:32.892] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:55:32.892] <TB2>     INFO:     run 1 of 1
[09:55:32.893] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:55:33.235] <TB2>     INFO: Expecting 1996800 events.
[09:56:14.532] <TB2>     INFO: 1154784 events read in total (40582ms).
[09:56:44.561] <TB2>     INFO: 1996800 events read in total (70611ms).
[09:56:44.584] <TB2>     INFO: Test took 71692ms.
[09:56:44.629] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:56:44.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:56:45.719] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:56:46.725] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:56:47.731] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:56:48.736] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:56:49.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:56:50.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:56:51.892] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:56:52.946] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:56:53.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:56:55.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:56:56.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:56:57.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:56:58.161] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:56:59.200] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:57:00.235] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:57:01.276] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 245682176
[09:57:01.357] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.358070 .. 44.914579
[09:57:01.433] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 54 (-1/-1) hits flags = 528 (plus default)
[09:57:01.446] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:57:01.446] <TB2>     INFO:     run 1 of 1
[09:57:01.446] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:57:01.792] <TB2>     INFO: Expecting 1564160 events.
[09:57:43.258] <TB2>     INFO: 1153496 events read in total (40751ms).
[09:57:57.916] <TB2>     INFO: 1564160 events read in total (55409ms).
[09:57:57.931] <TB2>     INFO: Test took 56485ms.
[09:57:57.963] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:57:58.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:57:58.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:57:59.920] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:58:00.869] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:58:01.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:58:02.762] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:58:03.715] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:58:04.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:58:05.602] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:58:06.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:58:07.513] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:58:08.492] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:58:09.475] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:58:10.458] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:58:11.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:58:12.366] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:58:13.319] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 297811968
[09:58:13.400] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.466615 .. 42.331748
[09:58:13.475] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[09:58:13.485] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:58:13.496] <TB2>     INFO:     run 1 of 1
[09:58:13.496] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:58:13.839] <TB2>     INFO: Expecting 1364480 events.
[09:58:55.113] <TB2>     INFO: 1142776 events read in total (40560ms).
[09:59:03.099] <TB2>     INFO: 1364480 events read in total (48547ms).
[09:59:03.120] <TB2>     INFO: Test took 49625ms.
[09:59:03.154] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:59:03.216] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:59:04.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:59:05.157] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:59:06.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:59:07.115] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:59:08.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:59:09.055] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:59:10.024] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:59:10.990] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:59:11.956] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:59:12.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:59:13.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:59:14.877] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:59:15.836] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:59:16.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:59:17.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:59:18.709] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 343982080
[09:59:18.790] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.294784 .. 41.709859
[09:59:18.864] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 51 (-1/-1) hits flags = 528 (plus default)
[09:59:18.874] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:59:18.874] <TB2>     INFO:     run 1 of 1
[09:59:18.875] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:59:19.217] <TB2>     INFO: Expecting 1231360 events.
[10:00:00.401] <TB2>     INFO: 1128024 events read in total (40469ms).
[10:00:04.444] <TB2>     INFO: 1231360 events read in total (44512ms).
[10:00:04.455] <TB2>     INFO: Test took 45580ms.
[10:00:04.482] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:00:04.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:00:05.469] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:00:06.396] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:00:07.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:00:08.258] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:00:09.183] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:00:10.110] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:00:11.038] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:00:11.962] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:00:12.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:00:13.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:00:14.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:00:15.672] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:00:16.600] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:00:17.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:00:18.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:00:19.376] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 345391104
[10:00:19.457] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[10:00:19.458] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[10:00:19.468] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:00:19.468] <TB2>     INFO:     run 1 of 1
[10:00:19.468] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:00:19.816] <TB2>     INFO: Expecting 1364480 events.
[10:00:59.742] <TB2>     INFO: 1073944 events read in total (39211ms).
[10:01:10.632] <TB2>     INFO: 1364480 events read in total (50101ms).
[10:01:10.645] <TB2>     INFO: Test took 51177ms.
[10:01:10.678] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:01:10.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:01:11.745] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:01:12.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:01:13.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:01:14.736] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:01:15.738] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:01:16.729] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:01:17.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:01:18.707] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:01:19.709] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:01:20.707] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:01:21.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:01:22.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:01:23.731] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:01:24.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:01:25.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:01:26.739] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294617088
[10:01:26.796] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C0.dat
[10:01:26.797] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C1.dat
[10:01:26.797] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C2.dat
[10:01:26.797] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C3.dat
[10:01:26.797] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C4.dat
[10:01:26.797] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C5.dat
[10:01:26.797] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C6.dat
[10:01:26.797] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C7.dat
[10:01:26.797] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C8.dat
[10:01:26.797] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C9.dat
[10:01:26.797] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C10.dat
[10:01:26.797] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C11.dat
[10:01:26.798] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C12.dat
[10:01:26.798] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C13.dat
[10:01:26.798] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C14.dat
[10:01:26.798] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C15.dat
[10:01:26.798] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//trimParameters35_C0.dat
[10:01:26.805] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//trimParameters35_C1.dat
[10:01:26.812] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//trimParameters35_C2.dat
[10:01:26.819] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//trimParameters35_C3.dat
[10:01:26.826] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//trimParameters35_C4.dat
[10:01:26.833] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//trimParameters35_C5.dat
[10:01:26.840] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//trimParameters35_C6.dat
[10:01:26.847] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//trimParameters35_C7.dat
[10:01:26.854] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//trimParameters35_C8.dat
[10:01:26.861] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//trimParameters35_C9.dat
[10:01:26.869] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//trimParameters35_C10.dat
[10:01:26.876] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//trimParameters35_C11.dat
[10:01:26.883] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//trimParameters35_C12.dat
[10:01:26.890] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//trimParameters35_C13.dat
[10:01:26.897] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//trimParameters35_C14.dat
[10:01:26.904] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//trimParameters35_C15.dat
[10:01:26.911] <TB2>     INFO: PixTestTrim::trimTest() done
[10:01:26.911] <TB2>     INFO: vtrim:      94 116 104 136 100 107 109 108 102 132 112 117  99  96 100 109 
[10:01:26.911] <TB2>     INFO: vthrcomp:   85  96  92 104  85  90 100  98 103  98  84  93  89  98  99 103 
[10:01:26.911] <TB2>     INFO: vcal mean:  34.94  34.92  34.99  34.98  34.90  34.92  34.93  34.89  34.91  34.98  34.96  34.99  34.97  34.96  34.97  34.95 
[10:01:26.911] <TB2>     INFO: vcal RMS:    0.77   0.80   0.75   0.80   0.82   0.77   0.83   0.89   0.81   0.89   0.78   0.81   0.74   0.82   0.84   0.83 
[10:01:26.911] <TB2>     INFO: bits mean:   9.61  10.09   9.48   9.31  10.35   9.45   9.59   9.49   9.59   9.85  10.21   9.57   9.02   9.23   9.24   9.28 
[10:01:26.911] <TB2>     INFO: bits RMS:    2.62   2.42   2.61   2.56   2.36   2.62   2.73   2.84   2.72   2.64   2.37   2.54   2.59   2.82   2.87   2.71 
[10:01:26.922] <TB2>     INFO:    ----------------------------------------------------------------------
[10:01:26.922] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[10:01:26.922] <TB2>     INFO:    ----------------------------------------------------------------------
[10:01:26.924] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[10:01:26.924] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[10:01:26.935] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:01:26.935] <TB2>     INFO:     run 1 of 1
[10:01:26.935] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:01:27.279] <TB2>     INFO: Expecting 4160000 events.
[10:02:13.670] <TB2>     INFO: 1134935 events read in total (45676ms).
[10:02:57.817] <TB2>     INFO: 2256740 events read in total (89823ms).
[10:03:43.275] <TB2>     INFO: 3364910 events read in total (135281ms).
[10:04:15.866] <TB2>     INFO: 4160000 events read in total (167872ms).
[10:04:15.932] <TB2>     INFO: Test took 168997ms.
[10:04:16.065] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:04:16.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:04:18.170] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:04:19.990] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:04:21.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:04:23.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:04:25.532] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:04:27.363] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:04:29.235] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:04:31.111] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:04:32.985] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:04:34.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:04:36.731] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:04:38.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:04:40.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:04:42.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:04:44.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:04:46.288] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 337862656
[10:04:46.289] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[10:04:46.362] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[10:04:46.362] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 193 (-1/-1) hits flags = 528 (plus default)
[10:04:46.373] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:04:46.373] <TB2>     INFO:     run 1 of 1
[10:04:46.373] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:04:46.716] <TB2>     INFO: Expecting 4035200 events.
[10:05:32.832] <TB2>     INFO: 1108575 events read in total (45401ms).
[10:06:16.026] <TB2>     INFO: 2205425 events read in total (88595ms).
[10:07:00.745] <TB2>     INFO: 3289260 events read in total (133314ms).
[10:07:30.916] <TB2>     INFO: 4035200 events read in total (163485ms).
[10:07:30.978] <TB2>     INFO: Test took 164606ms.
[10:07:31.111] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:07:31.361] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:07:33.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:07:35.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:07:36.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:07:38.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:07:40.572] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:07:42.441] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:07:44.280] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:07:46.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:07:47.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:07:49.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:07:51.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:07:53.481] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:07:55.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:07:57.141] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:07:58.967] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:08:00.798] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397832192
[10:08:00.799] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[10:08:00.872] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[10:08:00.872] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 177 (-1/-1) hits flags = 528 (plus default)
[10:08:00.883] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:08:00.883] <TB2>     INFO:     run 1 of 1
[10:08:00.883] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:08:01.229] <TB2>     INFO: Expecting 3702400 events.
[10:08:48.131] <TB2>     INFO: 1155920 events read in total (46187ms).
[10:09:33.211] <TB2>     INFO: 2294105 events read in total (91267ms).
[10:10:18.388] <TB2>     INFO: 3420890 events read in total (136445ms).
[10:10:29.689] <TB2>     INFO: 3702400 events read in total (147745ms).
[10:10:29.736] <TB2>     INFO: Test took 148853ms.
[10:10:29.841] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:10:30.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:10:31.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:10:33.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:10:35.295] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:10:37.008] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:10:38.768] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:10:40.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:10:42.243] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:10:43.982] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:10:45.713] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:10:47.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:10:49.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:10:50.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:10:52.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:10:54.425] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:10:56.158] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:10:57.887] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397832192
[10:10:57.888] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[10:10:57.965] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[10:10:57.965] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[10:10:57.976] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:10:57.976] <TB2>     INFO:     run 1 of 1
[10:10:57.977] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:10:58.325] <TB2>     INFO: Expecting 3203200 events.
[10:11:47.449] <TB2>     INFO: 1254370 events read in total (48409ms).
[10:12:35.608] <TB2>     INFO: 2480300 events read in total (96568ms).
[10:13:04.044] <TB2>     INFO: 3203200 events read in total (125004ms).
[10:13:04.081] <TB2>     INFO: Test took 126104ms.
[10:13:04.154] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:13:04.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:13:05.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:13:07.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:13:09.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:13:10.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:13:12.411] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:13:14.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:13:15.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:13:17.242] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:13:18.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:13:20.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:13:22.039] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:13:23.612] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:13:25.236] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:13:26.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:13:28.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:13:29.927] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397832192
[10:13:29.928] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[10:13:29.002] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[10:13:29.002] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[10:13:30.013] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:13:30.013] <TB2>     INFO:     run 1 of 1
[10:13:30.013] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:13:30.356] <TB2>     INFO: Expecting 3203200 events.
[10:14:18.401] <TB2>     INFO: 1253985 events read in total (47330ms).
[10:15:06.376] <TB2>     INFO: 2479375 events read in total (95305ms).
[10:15:34.841] <TB2>     INFO: 3203200 events read in total (123770ms).
[10:15:34.877] <TB2>     INFO: Test took 124865ms.
[10:15:34.950] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:15:35.079] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:15:36.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:15:38.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:15:39.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:15:41.463] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:15:43.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:15:44.695] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:15:46.243] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:15:47.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:15:49.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:15:50.882] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:15:52.496] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:15:54.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:15:55.676] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:15:57.226] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:15:58.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:16:00.337] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397832192
[10:16:00.338] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.2864, thr difference RMS: 1.16861
[10:16:00.338] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.71698, thr difference RMS: 1.54478
[10:16:00.338] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.92478, thr difference RMS: 1.41372
[10:16:00.338] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.7786, thr difference RMS: 1.61984
[10:16:00.339] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.17191, thr difference RMS: 1.34815
[10:16:00.339] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.73503, thr difference RMS: 1.41244
[10:16:00.339] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.59682, thr difference RMS: 1.61483
[10:16:00.339] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.05511, thr difference RMS: 1.63125
[10:16:00.339] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.30851, thr difference RMS: 1.58007
[10:16:00.340] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.40443, thr difference RMS: 1.60783
[10:16:00.340] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.60787, thr difference RMS: 1.20162
[10:16:00.340] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.38617, thr difference RMS: 1.67185
[10:16:00.340] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.64465, thr difference RMS: 1.27518
[10:16:00.341] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.45312, thr difference RMS: 1.83679
[10:16:00.341] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.2701, thr difference RMS: 1.33731
[10:16:00.341] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.2943, thr difference RMS: 1.4302
[10:16:00.341] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.34238, thr difference RMS: 1.15573
[10:16:00.341] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.64785, thr difference RMS: 1.54788
[10:16:00.342] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.04839, thr difference RMS: 1.38643
[10:16:00.342] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.7718, thr difference RMS: 1.6179
[10:16:00.342] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.07305, thr difference RMS: 1.35659
[10:16:00.342] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.71443, thr difference RMS: 1.42799
[10:16:00.342] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.49152, thr difference RMS: 1.60422
[10:16:00.343] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.97924, thr difference RMS: 1.59225
[10:16:00.343] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.31853, thr difference RMS: 1.5639
[10:16:00.343] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.29515, thr difference RMS: 1.58169
[10:16:00.343] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.44262, thr difference RMS: 1.17265
[10:16:00.343] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.2635, thr difference RMS: 1.66828
[10:16:00.344] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.59033, thr difference RMS: 1.22724
[10:16:00.344] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.47439, thr difference RMS: 1.82054
[10:16:00.344] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.2519, thr difference RMS: 1.32919
[10:16:00.344] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.2094, thr difference RMS: 3.04998
[10:16:00.344] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.49369, thr difference RMS: 1.16701
[10:16:00.345] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.69327, thr difference RMS: 1.52962
[10:16:00.345] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.27775, thr difference RMS: 1.36849
[10:16:00.345] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.76706, thr difference RMS: 1.62383
[10:16:00.345] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.13706, thr difference RMS: 1.34536
[10:16:00.345] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.82994, thr difference RMS: 1.41496
[10:16:00.346] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.545, thr difference RMS: 1.61169
[10:16:00.346] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.99117, thr difference RMS: 1.63323
[10:16:00.346] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.41317, thr difference RMS: 1.58458
[10:16:00.346] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.32382, thr difference RMS: 1.60728
[10:16:00.346] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.50474, thr difference RMS: 1.17552
[10:16:00.347] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.32481, thr difference RMS: 1.69842
[10:16:00.347] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.67504, thr difference RMS: 1.23805
[10:16:00.347] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.59144, thr difference RMS: 1.87087
[10:16:00.347] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.3056, thr difference RMS: 1.32499
[10:16:00.348] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.2323, thr difference RMS: 3.05054
[10:16:00.348] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.65336, thr difference RMS: 1.17714
[10:16:00.348] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.69189, thr difference RMS: 1.5279
[10:16:00.348] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.44065, thr difference RMS: 1.35352
[10:16:00.348] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.84941, thr difference RMS: 1.627
[10:16:00.349] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.22594, thr difference RMS: 1.3373
[10:16:00.349] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.86547, thr difference RMS: 1.42779
[10:16:00.349] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.5586, thr difference RMS: 1.6069
[10:16:00.349] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.99497, thr difference RMS: 1.64885
[10:16:00.349] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.4948, thr difference RMS: 1.5942
[10:16:00.350] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.26166, thr difference RMS: 1.57165
[10:16:00.350] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.53436, thr difference RMS: 1.19032
[10:16:00.350] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.39594, thr difference RMS: 1.69181
[10:16:00.350] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.66349, thr difference RMS: 1.21859
[10:16:00.350] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.7258, thr difference RMS: 1.8604
[10:16:00.351] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.3765, thr difference RMS: 1.34409
[10:16:00.351] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.162, thr difference RMS: 3.04386
[10:16:00.452] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[10:16:00.455] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1989 seconds
[10:16:00.455] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[10:16:01.157] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[10:16:01.157] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[10:16:01.160] <TB2>     INFO: ######################################################################
[10:16:01.160] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[10:16:01.160] <TB2>     INFO: ######################################################################
[10:16:01.160] <TB2>     INFO:    ----------------------------------------------------------------------
[10:16:01.160] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[10:16:01.160] <TB2>     INFO:    ----------------------------------------------------------------------
[10:16:01.161] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[10:16:01.172] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[10:16:01.172] <TB2>     INFO:     run 1 of 1
[10:16:01.172] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:16:01.515] <TB2>     INFO: Expecting 59072000 events.
[10:16:30.834] <TB2>     INFO: 1073000 events read in total (28604ms).
[10:16:58.866] <TB2>     INFO: 2141200 events read in total (56636ms).
[10:17:25.194] <TB2>     INFO: 3209800 events read in total (82964ms).
[10:17:53.482] <TB2>     INFO: 4282200 events read in total (111252ms).
[10:18:19.907] <TB2>     INFO: 5350000 events read in total (137677ms).
[10:18:47.735] <TB2>     INFO: 6418000 events read in total (165505ms).
[10:19:16.048] <TB2>     INFO: 7489400 events read in total (193818ms).
[10:19:44.284] <TB2>     INFO: 8558200 events read in total (222054ms).
[10:20:10.972] <TB2>     INFO: 9626200 events read in total (248742ms).
[10:20:39.210] <TB2>     INFO: 10695400 events read in total (276980ms).
[10:21:08.093] <TB2>     INFO: 11765400 events read in total (305863ms).
[10:21:36.270] <TB2>     INFO: 12833600 events read in total (334040ms).
[10:22:03.980] <TB2>     INFO: 13902800 events read in total (361750ms).
[10:22:30.866] <TB2>     INFO: 14975000 events read in total (388636ms).
[10:22:58.025] <TB2>     INFO: 16043200 events read in total (415795ms).
[10:23:26.229] <TB2>     INFO: 17111800 events read in total (443999ms).
[10:23:54.592] <TB2>     INFO: 18183400 events read in total (472362ms).
[10:24:23.241] <TB2>     INFO: 19252400 events read in total (501011ms).
[10:24:52.166] <TB2>     INFO: 20321600 events read in total (529937ms).
[10:25:20.622] <TB2>     INFO: 21393200 events read in total (558392ms).
[10:25:47.535] <TB2>     INFO: 22461600 events read in total (585305ms).
[10:26:14.913] <TB2>     INFO: 23530200 events read in total (612683ms).
[10:26:42.300] <TB2>     INFO: 24602200 events read in total (640070ms).
[10:27:10.788] <TB2>     INFO: 25671000 events read in total (668559ms).
[10:27:39.197] <TB2>     INFO: 26740200 events read in total (696967ms).
[10:28:07.410] <TB2>     INFO: 27811200 events read in total (725180ms).
[10:28:35.918] <TB2>     INFO: 28879400 events read in total (753688ms).
[10:29:04.429] <TB2>     INFO: 29948400 events read in total (782199ms).
[10:29:33.700] <TB2>     INFO: 31020200 events read in total (811470ms).
[10:30:02.287] <TB2>     INFO: 32088200 events read in total (840057ms).
[10:30:30.703] <TB2>     INFO: 33156200 events read in total (868473ms).
[10:30:58.905] <TB2>     INFO: 34228200 events read in total (896675ms).
[10:31:27.490] <TB2>     INFO: 35296800 events read in total (925260ms).
[10:31:56.341] <TB2>     INFO: 36365200 events read in total (954111ms).
[10:32:24.555] <TB2>     INFO: 37434800 events read in total (982325ms).
[10:32:52.846] <TB2>     INFO: 38504600 events read in total (1010616ms).
[10:33:20.959] <TB2>     INFO: 39572600 events read in total (1038729ms).
[10:33:49.119] <TB2>     INFO: 40641200 events read in total (1066889ms).
[10:34:17.307] <TB2>     INFO: 41712600 events read in total (1095077ms).
[10:34:45.506] <TB2>     INFO: 42780000 events read in total (1123276ms).
[10:35:13.647] <TB2>     INFO: 43848000 events read in total (1151417ms).
[10:35:41.921] <TB2>     INFO: 44918400 events read in total (1179691ms).
[10:36:10.158] <TB2>     INFO: 45988400 events read in total (1207928ms).
[10:36:38.340] <TB2>     INFO: 47056000 events read in total (1236110ms).
[10:37:06.397] <TB2>     INFO: 48123000 events read in total (1264167ms).
[10:37:34.550] <TB2>     INFO: 49192000 events read in total (1292320ms).
[10:38:02.737] <TB2>     INFO: 50261000 events read in total (1320507ms).
[10:38:30.982] <TB2>     INFO: 51328400 events read in total (1348752ms).
[10:38:59.112] <TB2>     INFO: 52395800 events read in total (1376882ms).
[10:39:27.161] <TB2>     INFO: 53462800 events read in total (1404931ms).
[10:39:55.397] <TB2>     INFO: 54533800 events read in total (1433167ms).
[10:40:23.581] <TB2>     INFO: 55602400 events read in total (1461351ms).
[10:40:51.874] <TB2>     INFO: 56669800 events read in total (1489644ms).
[10:41:20.231] <TB2>     INFO: 57738000 events read in total (1518001ms).
[10:41:48.542] <TB2>     INFO: 58810200 events read in total (1546312ms).
[10:41:55.834] <TB2>     INFO: 59072000 events read in total (1553604ms).
[10:41:55.854] <TB2>     INFO: Test took 1554682ms.
[10:41:55.916] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:41:56.037] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:41:56.037] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:41:57.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:41:57.251] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:41:58.464] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:41:58.464] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:41:59.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:41:59.630] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:42:00.816] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:42:00.816] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:42:01.960] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:42:01.960] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:42:03.110] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:42:03.110] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:42:04.281] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:42:04.281] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:42:05.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:42:05.461] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:42:06.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:42:06.616] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:42:07.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:42:07.794] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:42:08.953] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:42:08.953] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:42:10.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:42:10.134] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:42:11.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:42:11.304] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:42:12.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:42:12.459] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:42:13.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:42:13.631] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:42:14.794] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 439427072
[10:42:14.826] <TB2>     INFO: PixTestScurves::scurves() done 
[10:42:14.826] <TB2>     INFO: Vcal mean:  34.96  34.98  35.06  35.06  35.11  35.03  35.05  35.04  35.03  35.12  35.06  35.11  35.08  35.09  35.08  35.06 
[10:42:14.826] <TB2>     INFO: Vcal RMS:    0.65   0.70   0.64   0.69   0.69   0.64   0.69   0.78   0.69   0.76   0.66   0.70   0.61   0.67   0.72   0.70 
[10:42:14.827] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[10:42:14.903] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[10:42:14.903] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[10:42:14.903] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[10:42:14.903] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[10:42:14.903] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[10:42:14.903] <TB2>     INFO: ######################################################################
[10:42:14.903] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[10:42:14.903] <TB2>     INFO: ######################################################################
[10:42:14.906] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:42:15.254] <TB2>     INFO: Expecting 41600 events.
[10:42:19.371] <TB2>     INFO: 41600 events read in total (3394ms).
[10:42:19.372] <TB2>     INFO: Test took 4466ms.
[10:42:19.379] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:42:19.379] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[10:42:19.379] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:42:19.388] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[10:42:19.388] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[10:42:19.388] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[10:42:19.388] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[10:42:19.727] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:42:20.073] <TB2>     INFO: Expecting 41600 events.
[10:42:24.197] <TB2>     INFO: 41600 events read in total (3409ms).
[10:42:24.197] <TB2>     INFO: Test took 4470ms.
[10:42:24.205] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:42:24.205] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[10:42:24.205] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[10:42:24.210] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.901
[10:42:24.210] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[10:42:24.210] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.997
[10:42:24.210] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[10:42:24.210] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.968
[10:42:24.210] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 185
[10:42:24.210] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.123
[10:42:24.210] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 189
[10:42:24.211] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.599
[10:42:24.211] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[10:42:24.211] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.99
[10:42:24.211] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[10:42:24.211] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.65
[10:42:24.211] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[10:42:24.211] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.635
[10:42:24.211] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 182
[10:42:24.211] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.652
[10:42:24.211] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 174
[10:42:24.211] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.994
[10:42:24.211] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 170
[10:42:24.211] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.338
[10:42:24.211] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[10:42:24.212] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.81
[10:42:24.212] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[10:42:24.212] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.529
[10:42:24.212] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 179
[10:42:24.212] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.071
[10:42:24.212] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[10:42:24.212] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.451
[10:42:24.212] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [28 ,6] phvalue 161
[10:42:24.212] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.107
[10:42:24.212] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 168
[10:42:24.212] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[10:42:24.212] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[10:42:24.212] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[10:42:24.299] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:42:24.646] <TB2>     INFO: Expecting 41600 events.
[10:42:28.786] <TB2>     INFO: 41600 events read in total (3425ms).
[10:42:28.787] <TB2>     INFO: Test took 4487ms.
[10:42:28.795] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:42:28.795] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[10:42:28.795] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[10:42:28.799] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[10:42:28.800] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 38minph_roc = 6
[10:42:28.800] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.4158
[10:42:28.800] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 78
[10:42:28.800] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.4094
[10:42:28.800] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 66
[10:42:28.800] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.5717
[10:42:28.800] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 85
[10:42:28.800] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.374
[10:42:28.800] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 82
[10:42:28.801] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.3809
[10:42:28.801] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,8] phvalue 81
[10:42:28.801] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.6807
[10:42:28.801] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 68
[10:42:28.801] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 43.5021
[10:42:28.801] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 44
[10:42:28.801] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.3654
[10:42:28.801] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 77
[10:42:28.801] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.7632
[10:42:28.801] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [11 ,31] phvalue 65
[10:42:28.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.6799
[10:42:28.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 64
[10:42:28.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.8697
[10:42:28.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 67
[10:42:28.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.4038
[10:42:28.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 65
[10:42:28.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.113
[10:42:28.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 78
[10:42:28.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.7757
[10:42:28.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 65
[10:42:28.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.1742
[10:42:28.802] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 53
[10:42:28.803] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.1886
[10:42:28.803] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 67
[10:42:28.804] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 0 0
[10:42:29.213] <TB2>     INFO: Expecting 2560 events.
[10:42:30.173] <TB2>     INFO: 2560 events read in total (245ms).
[10:42:30.173] <TB2>     INFO: Test took 1368ms.
[10:42:30.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:42:30.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 1 1
[10:42:30.680] <TB2>     INFO: Expecting 2560 events.
[10:42:31.639] <TB2>     INFO: 2560 events read in total (244ms).
[10:42:31.639] <TB2>     INFO: Test took 1466ms.
[10:42:31.640] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:42:31.640] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 2 2
[10:42:32.147] <TB2>     INFO: Expecting 2560 events.
[10:42:33.105] <TB2>     INFO: 2560 events read in total (243ms).
[10:42:33.106] <TB2>     INFO: Test took 1466ms.
[10:42:33.106] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:42:33.106] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[10:42:33.612] <TB2>     INFO: Expecting 2560 events.
[10:42:34.570] <TB2>     INFO: 2560 events read in total (243ms).
[10:42:34.570] <TB2>     INFO: Test took 1464ms.
[10:42:34.570] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:42:34.570] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 8, 4 4
[10:42:35.079] <TB2>     INFO: Expecting 2560 events.
[10:42:36.036] <TB2>     INFO: 2560 events read in total (243ms).
[10:42:36.037] <TB2>     INFO: Test took 1467ms.
[10:42:36.037] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:42:36.037] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 5 5
[10:42:36.544] <TB2>     INFO: Expecting 2560 events.
[10:42:37.501] <TB2>     INFO: 2560 events read in total (242ms).
[10:42:37.501] <TB2>     INFO: Test took 1464ms.
[10:42:37.502] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:42:37.502] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 6 6
[10:42:38.010] <TB2>     INFO: Expecting 2560 events.
[10:42:38.967] <TB2>     INFO: 2560 events read in total (242ms).
[10:42:38.968] <TB2>     INFO: Test took 1466ms.
[10:42:38.968] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:42:38.968] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 7 7
[10:42:39.475] <TB2>     INFO: Expecting 2560 events.
[10:42:40.432] <TB2>     INFO: 2560 events read in total (242ms).
[10:42:40.433] <TB2>     INFO: Test took 1465ms.
[10:42:40.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:42:40.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 11, 31, 8 8
[10:42:40.941] <TB2>     INFO: Expecting 2560 events.
[10:42:41.899] <TB2>     INFO: 2560 events read in total (243ms).
[10:42:41.900] <TB2>     INFO: Test took 1467ms.
[10:42:41.900] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:42:41.901] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[10:42:42.407] <TB2>     INFO: Expecting 2560 events.
[10:42:43.364] <TB2>     INFO: 2560 events read in total (242ms).
[10:42:43.364] <TB2>     INFO: Test took 1463ms.
[10:42:43.364] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:42:43.365] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 10 10
[10:42:43.872] <TB2>     INFO: Expecting 2560 events.
[10:42:44.832] <TB2>     INFO: 2560 events read in total (245ms).
[10:42:44.833] <TB2>     INFO: Test took 1468ms.
[10:42:44.833] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:42:44.833] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 11 11
[10:42:45.341] <TB2>     INFO: Expecting 2560 events.
[10:42:46.301] <TB2>     INFO: 2560 events read in total (245ms).
[10:42:46.301] <TB2>     INFO: Test took 1468ms.
[10:42:46.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:42:46.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 12 12
[10:42:46.809] <TB2>     INFO: Expecting 2560 events.
[10:42:47.768] <TB2>     INFO: 2560 events read in total (244ms).
[10:42:47.769] <TB2>     INFO: Test took 1468ms.
[10:42:47.769] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:42:47.769] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 13 13
[10:42:48.276] <TB2>     INFO: Expecting 2560 events.
[10:42:49.234] <TB2>     INFO: 2560 events read in total (243ms).
[10:42:49.234] <TB2>     INFO: Test took 1464ms.
[10:42:49.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:42:49.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 14 14
[10:42:49.742] <TB2>     INFO: Expecting 2560 events.
[10:42:50.700] <TB2>     INFO: 2560 events read in total (244ms).
[10:42:50.700] <TB2>     INFO: Test took 1466ms.
[10:42:50.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:42:50.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 15 15
[10:42:51.207] <TB2>     INFO: Expecting 2560 events.
[10:42:52.166] <TB2>     INFO: 2560 events read in total (244ms).
[10:42:52.166] <TB2>     INFO: Test took 1466ms.
[10:42:52.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:42:52.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[10:42:52.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[10:42:52.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[10:42:52.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[10:42:52.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[10:42:52.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[10:42:52.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[10:42:52.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[10:42:52.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[10:42:52.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[10:42:52.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[10:42:52.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC11
[10:42:52.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[10:42:52.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[10:42:52.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[10:42:52.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[10:42:52.170] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:42:52.683] <TB2>     INFO: Expecting 655360 events.
[10:43:04.426] <TB2>     INFO: 655360 events read in total (11028ms).
[10:43:04.438] <TB2>     INFO: Expecting 655360 events.
[10:43:16.079] <TB2>     INFO: 655360 events read in total (11070ms).
[10:43:16.094] <TB2>     INFO: Expecting 655360 events.
[10:43:27.735] <TB2>     INFO: 655360 events read in total (11075ms).
[10:43:27.755] <TB2>     INFO: Expecting 655360 events.
[10:43:39.370] <TB2>     INFO: 655360 events read in total (11053ms).
[10:43:39.394] <TB2>     INFO: Expecting 655360 events.
[10:43:51.090] <TB2>     INFO: 655360 events read in total (11143ms).
[10:43:51.119] <TB2>     INFO: Expecting 655360 events.
[10:44:02.832] <TB2>     INFO: 655360 events read in total (11160ms).
[10:44:02.864] <TB2>     INFO: Expecting 655360 events.
[10:44:14.670] <TB2>     INFO: 655360 events read in total (11257ms).
[10:44:14.706] <TB2>     INFO: Expecting 655360 events.
[10:44:26.498] <TB2>     INFO: 655360 events read in total (11243ms).
[10:44:26.539] <TB2>     INFO: Expecting 655360 events.
[10:44:38.331] <TB2>     INFO: 655360 events read in total (11251ms).
[10:44:38.376] <TB2>     INFO: Expecting 655360 events.
[10:44:50.074] <TB2>     INFO: 655360 events read in total (11164ms).
[10:44:50.123] <TB2>     INFO: Expecting 655360 events.
[10:45:01.762] <TB2>     INFO: 655360 events read in total (11108ms).
[10:45:01.815] <TB2>     INFO: Expecting 655360 events.
[10:45:13.612] <TB2>     INFO: 655360 events read in total (11267ms).
[10:45:13.669] <TB2>     INFO: Expecting 655360 events.
[10:45:25.443] <TB2>     INFO: 655360 events read in total (11247ms).
[10:45:25.504] <TB2>     INFO: Expecting 655360 events.
[10:45:37.217] <TB2>     INFO: 655360 events read in total (11186ms).
[10:45:37.282] <TB2>     INFO: Expecting 655360 events.
[10:45:49.006] <TB2>     INFO: 655360 events read in total (11197ms).
[10:45:49.077] <TB2>     INFO: Expecting 655360 events.
[10:46:00.823] <TB2>     INFO: 655360 events read in total (11219ms).
[10:46:00.899] <TB2>     INFO: Test took 188729ms.
[10:46:00.996] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:46:01.302] <TB2>     INFO: Expecting 655360 events.
[10:46:13.208] <TB2>     INFO: 655360 events read in total (11191ms).
[10:46:13.219] <TB2>     INFO: Expecting 655360 events.
[10:46:24.904] <TB2>     INFO: 655360 events read in total (11113ms).
[10:46:24.920] <TB2>     INFO: Expecting 655360 events.
[10:46:36.570] <TB2>     INFO: 655360 events read in total (11086ms).
[10:46:36.589] <TB2>     INFO: Expecting 655360 events.
[10:46:48.297] <TB2>     INFO: 655360 events read in total (11146ms).
[10:46:48.320] <TB2>     INFO: Expecting 655360 events.
[10:46:59.973] <TB2>     INFO: 655360 events read in total (11093ms).
[10:46:59.000] <TB2>     INFO: Expecting 655360 events.
[10:47:11.757] <TB2>     INFO: 655360 events read in total (11202ms).
[10:47:11.789] <TB2>     INFO: Expecting 655360 events.
[10:47:23.438] <TB2>     INFO: 655360 events read in total (11099ms).
[10:47:23.474] <TB2>     INFO: Expecting 655360 events.
[10:47:35.109] <TB2>     INFO: 655360 events read in total (11092ms).
[10:47:35.149] <TB2>     INFO: Expecting 655360 events.
[10:47:46.867] <TB2>     INFO: 655360 events read in total (11177ms).
[10:47:46.912] <TB2>     INFO: Expecting 655360 events.
[10:47:58.572] <TB2>     INFO: 655360 events read in total (11123ms).
[10:47:58.622] <TB2>     INFO: Expecting 655360 events.
[10:48:10.404] <TB2>     INFO: 655360 events read in total (11251ms).
[10:48:10.459] <TB2>     INFO: Expecting 655360 events.
[10:48:22.103] <TB2>     INFO: 655360 events read in total (11118ms).
[10:48:22.161] <TB2>     INFO: Expecting 655360 events.
[10:48:33.807] <TB2>     INFO: 655360 events read in total (11119ms).
[10:48:33.870] <TB2>     INFO: Expecting 655360 events.
[10:48:45.573] <TB2>     INFO: 655360 events read in total (11177ms).
[10:48:45.639] <TB2>     INFO: Expecting 655360 events.
[10:48:57.320] <TB2>     INFO: 655360 events read in total (11155ms).
[10:48:57.391] <TB2>     INFO: Expecting 655360 events.
[10:49:09.157] <TB2>     INFO: 655360 events read in total (11240ms).
[10:49:09.232] <TB2>     INFO: Test took 188236ms.
[10:49:09.406] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:49:09.406] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[10:49:09.406] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:49:09.407] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[10:49:09.407] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:49:09.407] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[10:49:09.407] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:49:09.408] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[10:49:09.408] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:49:09.408] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[10:49:09.408] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:49:09.408] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[10:49:09.408] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:49:09.409] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[10:49:09.409] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:49:09.409] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[10:49:09.409] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:49:09.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[10:49:09.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:49:09.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[10:49:09.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:49:09.411] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[10:49:09.411] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:49:09.411] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[10:49:09.411] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:49:09.411] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[10:49:09.411] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:49:09.412] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[10:49:09.412] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:49:09.412] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[10:49:09.412] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:49:09.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[10:49:09.413] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:49:09.420] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:49:09.427] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:49:09.434] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:49:09.441] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:49:09.448] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:49:09.455] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:49:09.461] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:49:09.468] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:49:09.475] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:49:09.482] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:49:09.489] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:49:09.496] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:49:09.503] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:49:09.510] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:49:09.516] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:49:09.524] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[10:49:09.567] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C0.dat
[10:49:09.567] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C1.dat
[10:49:09.567] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C2.dat
[10:49:09.567] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C3.dat
[10:49:09.568] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C4.dat
[10:49:09.568] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C5.dat
[10:49:09.568] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C6.dat
[10:49:09.568] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C7.dat
[10:49:09.568] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C8.dat
[10:49:09.568] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C9.dat
[10:49:09.568] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C10.dat
[10:49:09.568] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C11.dat
[10:49:09.569] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C12.dat
[10:49:09.569] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C13.dat
[10:49:09.569] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C14.dat
[10:49:09.569] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//dacParameters35_C15.dat
[10:49:09.917] <TB2>     INFO: Expecting 41600 events.
[10:49:13.752] <TB2>     INFO: 41600 events read in total (3121ms).
[10:49:13.753] <TB2>     INFO: Test took 4181ms.
[10:49:14.401] <TB2>     INFO: Expecting 41600 events.
[10:49:18.244] <TB2>     INFO: 41600 events read in total (3128ms).
[10:49:18.245] <TB2>     INFO: Test took 4189ms.
[10:49:18.898] <TB2>     INFO: Expecting 41600 events.
[10:49:22.728] <TB2>     INFO: 41600 events read in total (3115ms).
[10:49:22.728] <TB2>     INFO: Test took 4177ms.
[10:49:23.034] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:23.166] <TB2>     INFO: Expecting 2560 events.
[10:49:24.124] <TB2>     INFO: 2560 events read in total (243ms).
[10:49:24.124] <TB2>     INFO: Test took 1090ms.
[10:49:24.126] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:24.633] <TB2>     INFO: Expecting 2560 events.
[10:49:25.591] <TB2>     INFO: 2560 events read in total (243ms).
[10:49:25.592] <TB2>     INFO: Test took 1466ms.
[10:49:25.594] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:26.100] <TB2>     INFO: Expecting 2560 events.
[10:49:27.058] <TB2>     INFO: 2560 events read in total (243ms).
[10:49:27.059] <TB2>     INFO: Test took 1465ms.
[10:49:27.063] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:27.567] <TB2>     INFO: Expecting 2560 events.
[10:49:28.527] <TB2>     INFO: 2560 events read in total (245ms).
[10:49:28.527] <TB2>     INFO: Test took 1464ms.
[10:49:28.530] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:29.036] <TB2>     INFO: Expecting 2560 events.
[10:49:29.994] <TB2>     INFO: 2560 events read in total (244ms).
[10:49:29.995] <TB2>     INFO: Test took 1465ms.
[10:49:29.997] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:30.502] <TB2>     INFO: Expecting 2560 events.
[10:49:31.461] <TB2>     INFO: 2560 events read in total (244ms).
[10:49:31.462] <TB2>     INFO: Test took 1465ms.
[10:49:31.464] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:31.970] <TB2>     INFO: Expecting 2560 events.
[10:49:32.929] <TB2>     INFO: 2560 events read in total (244ms).
[10:49:32.929] <TB2>     INFO: Test took 1465ms.
[10:49:32.931] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:33.437] <TB2>     INFO: Expecting 2560 events.
[10:49:34.396] <TB2>     INFO: 2560 events read in total (244ms).
[10:49:34.397] <TB2>     INFO: Test took 1466ms.
[10:49:34.399] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:34.906] <TB2>     INFO: Expecting 2560 events.
[10:49:35.864] <TB2>     INFO: 2560 events read in total (243ms).
[10:49:35.865] <TB2>     INFO: Test took 1466ms.
[10:49:35.867] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:36.373] <TB2>     INFO: Expecting 2560 events.
[10:49:37.332] <TB2>     INFO: 2560 events read in total (244ms).
[10:49:37.333] <TB2>     INFO: Test took 1466ms.
[10:49:37.335] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:37.841] <TB2>     INFO: Expecting 2560 events.
[10:49:38.800] <TB2>     INFO: 2560 events read in total (244ms).
[10:49:38.800] <TB2>     INFO: Test took 1466ms.
[10:49:38.802] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:39.309] <TB2>     INFO: Expecting 2560 events.
[10:49:40.268] <TB2>     INFO: 2560 events read in total (244ms).
[10:49:40.268] <TB2>     INFO: Test took 1466ms.
[10:49:40.270] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:40.776] <TB2>     INFO: Expecting 2560 events.
[10:49:41.734] <TB2>     INFO: 2560 events read in total (243ms).
[10:49:41.735] <TB2>     INFO: Test took 1465ms.
[10:49:41.737] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:42.243] <TB2>     INFO: Expecting 2560 events.
[10:49:43.202] <TB2>     INFO: 2560 events read in total (244ms).
[10:49:43.202] <TB2>     INFO: Test took 1465ms.
[10:49:43.205] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:43.711] <TB2>     INFO: Expecting 2560 events.
[10:49:44.670] <TB2>     INFO: 2560 events read in total (244ms).
[10:49:44.670] <TB2>     INFO: Test took 1465ms.
[10:49:44.672] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:45.179] <TB2>     INFO: Expecting 2560 events.
[10:49:46.138] <TB2>     INFO: 2560 events read in total (244ms).
[10:49:46.138] <TB2>     INFO: Test took 1466ms.
[10:49:46.140] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:46.647] <TB2>     INFO: Expecting 2560 events.
[10:49:47.604] <TB2>     INFO: 2560 events read in total (243ms).
[10:49:47.605] <TB2>     INFO: Test took 1465ms.
[10:49:47.607] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:48.113] <TB2>     INFO: Expecting 2560 events.
[10:49:49.072] <TB2>     INFO: 2560 events read in total (244ms).
[10:49:49.072] <TB2>     INFO: Test took 1465ms.
[10:49:49.075] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:49.583] <TB2>     INFO: Expecting 2560 events.
[10:49:50.541] <TB2>     INFO: 2560 events read in total (243ms).
[10:49:50.541] <TB2>     INFO: Test took 1466ms.
[10:49:50.544] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:51.049] <TB2>     INFO: Expecting 2560 events.
[10:49:52.008] <TB2>     INFO: 2560 events read in total (244ms).
[10:49:52.008] <TB2>     INFO: Test took 1465ms.
[10:49:52.010] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:52.517] <TB2>     INFO: Expecting 2560 events.
[10:49:53.476] <TB2>     INFO: 2560 events read in total (245ms).
[10:49:53.476] <TB2>     INFO: Test took 1466ms.
[10:49:53.478] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:53.985] <TB2>     INFO: Expecting 2560 events.
[10:49:54.949] <TB2>     INFO: 2560 events read in total (249ms).
[10:49:54.949] <TB2>     INFO: Test took 1471ms.
[10:49:54.951] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:55.458] <TB2>     INFO: Expecting 2560 events.
[10:49:56.417] <TB2>     INFO: 2560 events read in total (244ms).
[10:49:56.417] <TB2>     INFO: Test took 1466ms.
[10:49:56.419] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:56.926] <TB2>     INFO: Expecting 2560 events.
[10:49:57.885] <TB2>     INFO: 2560 events read in total (244ms).
[10:49:57.886] <TB2>     INFO: Test took 1467ms.
[10:49:57.888] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:58.394] <TB2>     INFO: Expecting 2560 events.
[10:49:59.354] <TB2>     INFO: 2560 events read in total (245ms).
[10:49:59.354] <TB2>     INFO: Test took 1466ms.
[10:49:59.356] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:49:59.864] <TB2>     INFO: Expecting 2560 events.
[10:50:00.823] <TB2>     INFO: 2560 events read in total (244ms).
[10:50:00.824] <TB2>     INFO: Test took 1468ms.
[10:50:00.826] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:50:01.332] <TB2>     INFO: Expecting 2560 events.
[10:50:02.292] <TB2>     INFO: 2560 events read in total (246ms).
[10:50:02.293] <TB2>     INFO: Test took 1467ms.
[10:50:02.295] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:50:02.809] <TB2>     INFO: Expecting 2560 events.
[10:50:03.768] <TB2>     INFO: 2560 events read in total (244ms).
[10:50:03.768] <TB2>     INFO: Test took 1473ms.
[10:50:03.770] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:50:04.277] <TB2>     INFO: Expecting 2560 events.
[10:50:05.235] <TB2>     INFO: 2560 events read in total (244ms).
[10:50:05.236] <TB2>     INFO: Test took 1466ms.
[10:50:05.238] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:50:05.744] <TB2>     INFO: Expecting 2560 events.
[10:50:06.704] <TB2>     INFO: 2560 events read in total (245ms).
[10:50:06.705] <TB2>     INFO: Test took 1467ms.
[10:50:06.707] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:50:07.214] <TB2>     INFO: Expecting 2560 events.
[10:50:08.173] <TB2>     INFO: 2560 events read in total (245ms).
[10:50:08.174] <TB2>     INFO: Test took 1467ms.
[10:50:08.176] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:50:08.682] <TB2>     INFO: Expecting 2560 events.
[10:50:09.641] <TB2>     INFO: 2560 events read in total (244ms).
[10:50:09.641] <TB2>     INFO: Test took 1465ms.
[10:50:10.678] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 475 seconds
[10:50:10.678] <TB2>     INFO: PH scale (per ROC):    85  82  80  84  79  81  83  78  79  71  81  76  80  84  71  69
[10:50:10.678] <TB2>     INFO: PH offset (per ROC):  167 177 162 164 170 176 194 175 179 186 176 182 170 177 197 186
[10:50:10.851] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[10:50:10.854] <TB2>     INFO: ######################################################################
[10:50:10.854] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[10:50:10.854] <TB2>     INFO: ######################################################################
[10:50:10.854] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[10:50:10.866] <TB2>     INFO: scanning low vcal = 10
[10:50:11.208] <TB2>     INFO: Expecting 41600 events.
[10:50:14.929] <TB2>     INFO: 41600 events read in total (3006ms).
[10:50:14.930] <TB2>     INFO: Test took 4064ms.
[10:50:14.931] <TB2>     INFO: scanning low vcal = 20
[10:50:15.437] <TB2>     INFO: Expecting 41600 events.
[10:50:19.157] <TB2>     INFO: 41600 events read in total (3005ms).
[10:50:19.157] <TB2>     INFO: Test took 4226ms.
[10:50:19.159] <TB2>     INFO: scanning low vcal = 30
[10:50:19.665] <TB2>     INFO: Expecting 41600 events.
[10:50:23.389] <TB2>     INFO: 41600 events read in total (3009ms).
[10:50:23.390] <TB2>     INFO: Test took 4231ms.
[10:50:23.392] <TB2>     INFO: scanning low vcal = 40
[10:50:23.899] <TB2>     INFO: Expecting 41600 events.
[10:50:28.162] <TB2>     INFO: 41600 events read in total (3548ms).
[10:50:28.163] <TB2>     INFO: Test took 4771ms.
[10:50:28.166] <TB2>     INFO: scanning low vcal = 50
[10:50:28.588] <TB2>     INFO: Expecting 41600 events.
[10:50:32.865] <TB2>     INFO: 41600 events read in total (3562ms).
[10:50:32.865] <TB2>     INFO: Test took 4699ms.
[10:50:32.868] <TB2>     INFO: scanning low vcal = 60
[10:50:33.290] <TB2>     INFO: Expecting 41600 events.
[10:50:37.555] <TB2>     INFO: 41600 events read in total (3550ms).
[10:50:37.556] <TB2>     INFO: Test took 4688ms.
[10:50:37.559] <TB2>     INFO: scanning low vcal = 70
[10:50:37.984] <TB2>     INFO: Expecting 41600 events.
[10:50:42.259] <TB2>     INFO: 41600 events read in total (3559ms).
[10:50:42.260] <TB2>     INFO: Test took 4701ms.
[10:50:42.263] <TB2>     INFO: scanning low vcal = 80
[10:50:42.687] <TB2>     INFO: Expecting 41600 events.
[10:50:46.961] <TB2>     INFO: 41600 events read in total (3560ms).
[10:50:46.962] <TB2>     INFO: Test took 4699ms.
[10:50:46.965] <TB2>     INFO: scanning low vcal = 90
[10:50:47.387] <TB2>     INFO: Expecting 41600 events.
[10:50:51.666] <TB2>     INFO: 41600 events read in total (3564ms).
[10:50:51.666] <TB2>     INFO: Test took 4701ms.
[10:50:51.670] <TB2>     INFO: scanning low vcal = 100
[10:50:52.089] <TB2>     INFO: Expecting 41600 events.
[10:50:56.470] <TB2>     INFO: 41600 events read in total (3666ms).
[10:50:56.471] <TB2>     INFO: Test took 4801ms.
[10:50:56.475] <TB2>     INFO: scanning low vcal = 110
[10:50:56.895] <TB2>     INFO: Expecting 41600 events.
[10:51:01.159] <TB2>     INFO: 41600 events read in total (3549ms).
[10:51:01.160] <TB2>     INFO: Test took 4685ms.
[10:51:01.163] <TB2>     INFO: scanning low vcal = 120
[10:51:01.586] <TB2>     INFO: Expecting 41600 events.
[10:51:05.861] <TB2>     INFO: 41600 events read in total (3560ms).
[10:51:05.862] <TB2>     INFO: Test took 4699ms.
[10:51:05.865] <TB2>     INFO: scanning low vcal = 130
[10:51:06.287] <TB2>     INFO: Expecting 41600 events.
[10:51:10.550] <TB2>     INFO: 41600 events read in total (3548ms).
[10:51:10.551] <TB2>     INFO: Test took 4686ms.
[10:51:10.554] <TB2>     INFO: scanning low vcal = 140
[10:51:10.977] <TB2>     INFO: Expecting 41600 events.
[10:51:15.318] <TB2>     INFO: 41600 events read in total (3626ms).
[10:51:15.319] <TB2>     INFO: Test took 4765ms.
[10:51:15.322] <TB2>     INFO: scanning low vcal = 150
[10:51:15.746] <TB2>     INFO: Expecting 41600 events.
[10:51:20.006] <TB2>     INFO: 41600 events read in total (3545ms).
[10:51:20.006] <TB2>     INFO: Test took 4684ms.
[10:51:20.010] <TB2>     INFO: scanning low vcal = 160
[10:51:20.432] <TB2>     INFO: Expecting 41600 events.
[10:51:24.701] <TB2>     INFO: 41600 events read in total (3554ms).
[10:51:24.702] <TB2>     INFO: Test took 4692ms.
[10:51:24.705] <TB2>     INFO: scanning low vcal = 170
[10:51:25.127] <TB2>     INFO: Expecting 41600 events.
[10:51:29.383] <TB2>     INFO: 41600 events read in total (3541ms).
[10:51:29.384] <TB2>     INFO: Test took 4679ms.
[10:51:29.388] <TB2>     INFO: scanning low vcal = 180
[10:51:29.811] <TB2>     INFO: Expecting 41600 events.
[10:51:34.073] <TB2>     INFO: 41600 events read in total (3547ms).
[10:51:34.074] <TB2>     INFO: Test took 4686ms.
[10:51:34.077] <TB2>     INFO: scanning low vcal = 190
[10:51:34.499] <TB2>     INFO: Expecting 41600 events.
[10:51:38.753] <TB2>     INFO: 41600 events read in total (3539ms).
[10:51:38.753] <TB2>     INFO: Test took 4676ms.
[10:51:38.758] <TB2>     INFO: scanning low vcal = 200
[10:51:39.180] <TB2>     INFO: Expecting 41600 events.
[10:51:43.447] <TB2>     INFO: 41600 events read in total (3552ms).
[10:51:43.448] <TB2>     INFO: Test took 4690ms.
[10:51:43.451] <TB2>     INFO: scanning low vcal = 210
[10:51:43.873] <TB2>     INFO: Expecting 41600 events.
[10:51:48.135] <TB2>     INFO: 41600 events read in total (3546ms).
[10:51:48.135] <TB2>     INFO: Test took 4684ms.
[10:51:48.138] <TB2>     INFO: scanning low vcal = 220
[10:51:48.559] <TB2>     INFO: Expecting 41600 events.
[10:51:52.811] <TB2>     INFO: 41600 events read in total (3537ms).
[10:51:52.811] <TB2>     INFO: Test took 4672ms.
[10:51:52.815] <TB2>     INFO: scanning low vcal = 230
[10:51:53.237] <TB2>     INFO: Expecting 41600 events.
[10:51:57.500] <TB2>     INFO: 41600 events read in total (3548ms).
[10:51:57.501] <TB2>     INFO: Test took 4686ms.
[10:51:57.504] <TB2>     INFO: scanning low vcal = 240
[10:51:57.927] <TB2>     INFO: Expecting 41600 events.
[10:52:02.196] <TB2>     INFO: 41600 events read in total (3555ms).
[10:52:02.196] <TB2>     INFO: Test took 4692ms.
[10:52:02.199] <TB2>     INFO: scanning low vcal = 250
[10:52:02.622] <TB2>     INFO: Expecting 41600 events.
[10:52:06.888] <TB2>     INFO: 41600 events read in total (3551ms).
[10:52:06.889] <TB2>     INFO: Test took 4690ms.
[10:52:06.893] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[10:52:07.315] <TB2>     INFO: Expecting 41600 events.
[10:52:11.569] <TB2>     INFO: 41600 events read in total (3539ms).
[10:52:11.570] <TB2>     INFO: Test took 4677ms.
[10:52:11.573] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[10:52:11.994] <TB2>     INFO: Expecting 41600 events.
[10:52:16.256] <TB2>     INFO: 41600 events read in total (3547ms).
[10:52:16.257] <TB2>     INFO: Test took 4684ms.
[10:52:16.260] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[10:52:16.685] <TB2>     INFO: Expecting 41600 events.
[10:52:20.944] <TB2>     INFO: 41600 events read in total (3544ms).
[10:52:20.945] <TB2>     INFO: Test took 4685ms.
[10:52:20.948] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[10:52:21.370] <TB2>     INFO: Expecting 41600 events.
[10:52:25.634] <TB2>     INFO: 41600 events read in total (3549ms).
[10:52:25.634] <TB2>     INFO: Test took 4686ms.
[10:52:25.638] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[10:52:26.063] <TB2>     INFO: Expecting 41600 events.
[10:52:30.324] <TB2>     INFO: 41600 events read in total (3546ms).
[10:52:30.325] <TB2>     INFO: Test took 4687ms.
[10:52:30.865] <TB2>     INFO: PixTestGainPedestal::measure() done 
[10:52:30.868] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[10:52:30.868] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[10:52:30.868] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[10:52:30.868] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[10:52:30.869] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[10:52:30.869] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[10:52:30.869] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[10:52:30.869] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[10:52:30.870] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[10:52:30.870] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[10:52:30.870] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[10:52:30.870] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[10:52:30.871] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[10:52:30.871] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[10:52:30.871] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[10:52:30.871] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[10:53:10.102] <TB2>     INFO: PixTestGainPedestal::fit() done
[10:53:10.102] <TB2>     INFO: non-linearity mean:  0.959 0.965 0.962 0.961 0.962 0.962 0.960 0.961 0.962 0.959 0.963 0.958 0.959 0.958 0.963 0.961
[10:53:10.102] <TB2>     INFO: non-linearity RMS:   0.005 0.004 0.004 0.005 0.006 0.004 0.007 0.006 0.005 0.006 0.005 0.005 0.005 0.006 0.006 0.006
[10:53:10.102] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[10:53:10.124] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[10:53:10.147] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[10:53:10.169] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[10:53:10.191] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[10:53:10.227] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[10:53:10.250] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[10:53:10.272] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[10:53:10.294] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[10:53:10.316] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[10:53:10.339] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[10:53:10.361] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[10:53:10.383] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[10:53:10.405] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[10:53:10.427] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[10:53:10.449] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-50_FPIXTest-17C-Nebraska-160324-0936_2016-03-24_09h37m_1458830221//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[10:53:10.471] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[10:53:10.471] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[10:53:10.479] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[10:53:10.479] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[10:53:10.482] <TB2>     INFO: ######################################################################
[10:53:10.482] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[10:53:10.482] <TB2>     INFO: ######################################################################
[10:53:10.484] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[10:53:10.495] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:53:10.495] <TB2>     INFO:     run 1 of 1
[10:53:10.496] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:53:10.838] <TB2>     INFO: Expecting 3120000 events.
[10:54:01.182] <TB2>     INFO: 1272320 events read in total (49629ms).
[10:54:50.948] <TB2>     INFO: 2543775 events read in total (99395ms).
[10:55:13.625] <TB2>     INFO: 3120000 events read in total (122073ms).
[10:55:13.665] <TB2>     INFO: Test took 123170ms.
[10:55:13.745] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:55:13.862] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:55:15.245] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:55:16.719] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:55:18.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:55:19.725] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:55:21.077] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:55:22.504] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:55:23.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:55:25.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:55:26.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:55:28.362] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:55:29.725] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:55:31.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:55:32.615] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:55:34.123] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:55:35.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:55:37.093] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 372715520
[10:55:37.124] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[10:55:37.124] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3788, RMS = 1.56488
[10:55:37.124] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:55:37.124] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[10:55:37.124] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.5166, RMS = 1.9737
[10:55:37.124] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:55:37.125] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[10:55:37.125] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7577, RMS = 1.26512
[10:55:37.125] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[10:55:37.125] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[10:55:37.125] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6102, RMS = 1.20607
[10:55:37.125] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[10:55:37.126] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[10:55:37.126] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8522, RMS = 1.02278
[10:55:37.126] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:55:37.126] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[10:55:37.126] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9879, RMS = 1.22246
[10:55:37.126] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[10:55:37.128] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[10:55:37.128] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.5002, RMS = 2.39371
[10:55:37.128] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[10:55:37.128] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[10:55:37.128] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.5144, RMS = 2.28018
[10:55:37.128] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[10:55:37.129] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[10:55:37.129] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5309, RMS = 1.55657
[10:55:37.129] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:55:37.129] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[10:55:37.129] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.9909, RMS = 1.87104
[10:55:37.129] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:55:37.130] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[10:55:37.130] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.8329, RMS = 0.0915843
[10:55:37.130] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[10:55:37.130] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[10:55:37.130] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4541, RMS = 1.29761
[10:55:37.130] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:55:37.131] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[10:55:37.131] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.595, RMS = 2.09605
[10:55:37.131] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[10:55:37.131] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[10:55:37.131] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.0261, RMS = 2.22782
[10:55:37.131] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[10:55:37.133] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[10:55:37.133] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0137, RMS = 1.60118
[10:55:37.133] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[10:55:37.133] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[10:55:37.133] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4101, RMS = 1.47578
[10:55:37.133] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[10:55:37.134] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[10:55:37.134] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.2258, RMS = 2.14881
[10:55:37.134] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[10:55:37.134] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[10:55:37.134] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.026, RMS = 1.9001
[10:55:37.134] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[10:55:37.135] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[10:55:37.135] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8573, RMS = 1.59515
[10:55:37.135] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[10:55:37.135] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[10:55:37.135] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.7178, RMS = 1.95395
[10:55:37.135] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[10:55:37.136] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[10:55:37.136] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1924, RMS = 1.11021
[10:55:37.136] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[10:55:37.136] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[10:55:37.136] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9828, RMS = 1.05948
[10:55:37.136] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:55:37.137] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[10:55:37.137] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3269, RMS = 1.22364
[10:55:37.137] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[10:55:37.137] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[10:55:37.137] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.2116, RMS = 1.2378
[10:55:37.137] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[10:55:37.138] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[10:55:37.138] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6988, RMS = 1.05875
[10:55:37.138] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[10:55:37.138] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[10:55:37.138] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8036, RMS = 0.892315
[10:55:37.138] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:55:37.139] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[10:55:37.139] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.839, RMS = 1.21661
[10:55:37.139] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[10:55:37.139] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[10:55:37.139] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.7894, RMS = 1.47094
[10:55:37.139] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[10:55:37.140] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[10:55:37.140] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.1088, RMS = 1.7159
[10:55:37.140] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[10:55:37.140] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[10:55:37.140] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.2782, RMS = 1.94351
[10:55:37.140] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[10:55:37.141] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[10:55:37.141] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.5475, RMS = 1.50429
[10:55:37.141] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[10:55:37.141] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[10:55:37.141] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.1595, RMS = 1.51314
[10:55:37.141] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[10:55:37.144] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[10:55:37.144] <TB2>     INFO: number of dead bumps (per ROC):    21    2    0    0    6    0    0    0    0    0    0    1    0    0    0    0
[10:55:37.144] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[10:55:37.241] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[10:55:37.241] <TB2>     INFO: enter test to run
[10:55:37.241] <TB2>     INFO:   test:  no parameter change
[10:55:37.242] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.9mA
[10:55:37.242] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.1mA
[10:55:37.242] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.3 C
[10:55:37.242] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[10:55:37.715] <TB2>    QUIET: Connection to board 141 closed.
[10:55:37.715] <TB2>     INFO: pXar: this is the end, my friend
[10:55:37.715] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
