Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  9 04:17:12 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/stencil3d_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.437ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 3.330ns (73.267%)  route 1.215ns (26.733%))
  Logic Levels:           18  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/Q
                         net (fo=3, unplaced)         0.160     0.265    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_i_32_0[0]
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.414 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, unplaced)         0.023     0.437    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.634 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/CO[7]
                         net (fo=1, unplaced)         0.005     0.639    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_6
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.695 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_84/O[0]
                         net (fo=3, unplaced)         0.191     0.886    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_84_n_21
                         LUT3 (Prop_LUT3_I0_O)        0.038     0.924 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_58/O
                         net (fo=1, unplaced)         0.210     1.134    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_58_n_6
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     1.261 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/CO[7]
                         net (fo=1, unplaced)         0.005     1.266    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34_n_6
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.322 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_33/O[0]
                         net (fo=1, unplaced)         0.185     1.507    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[16]
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.545 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_16/O
                         net (fo=2, unplaced)         0.214     1.759    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.151     1.910 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     1.910    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.073     1.983 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     1.983    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_V[43])
                                                      0.609     2.592 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     2.592    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     2.638 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     2.638    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.209 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.209    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.331 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     3.891 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.891    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     4.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.154     4.154    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_111
                         LUT2 (Prop_LUT2_I0_O)        0.052     4.206 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8/O
                         net (fo=1, unplaced)         0.023     4.229    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8_n_6
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     4.426 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.431    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     4.547 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[7]
                         net (fo=2, unplaced)         0.026     4.573    bd_0_i/hls_inst/inst/tmp_product__3[31]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.020     8.020    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[31]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
                         FDRE (Setup_FDRE_C_D)        0.025     8.010    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[31]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                  3.437    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 3.330ns (73.283%)  route 1.214ns (26.717%))
  Logic Levels:           18  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/Q
                         net (fo=3, unplaced)         0.160     0.265    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_i_32_0[0]
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.414 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, unplaced)         0.023     0.437    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.634 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/CO[7]
                         net (fo=1, unplaced)         0.005     0.639    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_6
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.695 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_84/O[0]
                         net (fo=3, unplaced)         0.191     0.886    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_84_n_21
                         LUT3 (Prop_LUT3_I0_O)        0.038     0.924 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_58/O
                         net (fo=1, unplaced)         0.210     1.134    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_58_n_6
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     1.261 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/CO[7]
                         net (fo=1, unplaced)         0.005     1.266    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34_n_6
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.322 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_33/O[0]
                         net (fo=1, unplaced)         0.185     1.507    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[16]
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.545 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_16/O
                         net (fo=2, unplaced)         0.214     1.759    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.151     1.910 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     1.910    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.073     1.983 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     1.983    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_V[43])
                                                      0.609     2.592 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     2.592    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     2.638 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     2.638    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.209 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.209    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.331 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     3.891 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.891    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     4.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.154     4.154    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_111
                         LUT2 (Prop_LUT2_I0_O)        0.052     4.206 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8/O
                         net (fo=1, unplaced)         0.023     4.229    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8_n_6
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     4.426 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.431    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     4.547 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[5]
                         net (fo=2, unplaced)         0.025     4.572    bd_0_i/hls_inst/inst/tmp_product__3[29]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.020     8.020    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[29]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
                         FDRE (Setup_FDRE_C_D)        0.025     8.010    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[29]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 3.330ns (73.283%)  route 1.214ns (26.717%))
  Logic Levels:           18  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/Q
                         net (fo=3, unplaced)         0.160     0.265    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_i_32_0[0]
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.414 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, unplaced)         0.023     0.437    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.634 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/CO[7]
                         net (fo=1, unplaced)         0.005     0.639    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_6
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.695 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_84/O[0]
                         net (fo=3, unplaced)         0.191     0.886    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_84_n_21
                         LUT3 (Prop_LUT3_I0_O)        0.038     0.924 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_58/O
                         net (fo=1, unplaced)         0.210     1.134    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_58_n_6
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     1.261 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/CO[7]
                         net (fo=1, unplaced)         0.005     1.266    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34_n_6
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.322 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_33/O[0]
                         net (fo=1, unplaced)         0.185     1.507    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[16]
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.545 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_16/O
                         net (fo=2, unplaced)         0.214     1.759    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.151     1.910 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     1.910    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.073     1.983 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     1.983    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_V[43])
                                                      0.609     2.592 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     2.592    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     2.638 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     2.638    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.209 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.209    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.331 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     3.891 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.891    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     4.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.154     4.154    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_111
                         LUT2 (Prop_LUT2_I0_O)        0.052     4.206 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8/O
                         net (fo=1, unplaced)         0.023     4.229    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8_n_6
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     4.426 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.431    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     4.547 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[5]
                         net (fo=2, unplaced)         0.025     4.572    bd_0_i/hls_inst/inst/tmp_product__3[29]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.020     8.020    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[29]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
                         FDRE (Setup_FDRE_C_D)        0.025     8.010    bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[29]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 3.330ns (73.283%)  route 1.214ns (26.717%))
  Logic Levels:           18  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/Q
                         net (fo=3, unplaced)         0.160     0.265    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_i_32_0[0]
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.414 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, unplaced)         0.023     0.437    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.634 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/CO[7]
                         net (fo=1, unplaced)         0.005     0.639    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_6
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.695 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_84/O[0]
                         net (fo=3, unplaced)         0.191     0.886    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_84_n_21
                         LUT3 (Prop_LUT3_I0_O)        0.038     0.924 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_58/O
                         net (fo=1, unplaced)         0.210     1.134    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_58_n_6
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     1.261 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/CO[7]
                         net (fo=1, unplaced)         0.005     1.266    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34_n_6
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.322 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_33/O[0]
                         net (fo=1, unplaced)         0.185     1.507    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[16]
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.545 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_16/O
                         net (fo=2, unplaced)         0.214     1.759    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.151     1.910 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     1.910    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.073     1.983 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     1.983    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_V[43])
                                                      0.609     2.592 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     2.592    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     2.638 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     2.638    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.209 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.209    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.331 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     3.891 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.891    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     4.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.154     4.154    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_111
                         LUT2 (Prop_LUT2_I0_O)        0.052     4.206 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8/O
                         net (fo=1, unplaced)         0.023     4.229    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8_n_6
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     4.426 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.431    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     4.547 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[7]
                         net (fo=2, unplaced)         0.025     4.572    bd_0_i/hls_inst/inst/tmp_product__3[31]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.020     8.020    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[31]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
                         FDRE (Setup_FDRE_C_D)        0.025     8.010    bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[31]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 3.317ns (73.191%)  route 1.215ns (26.809%))
  Logic Levels:           18  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/Q
                         net (fo=3, unplaced)         0.160     0.265    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_i_32_0[0]
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.414 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, unplaced)         0.023     0.437    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.634 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/CO[7]
                         net (fo=1, unplaced)         0.005     0.639    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_6
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.695 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_84/O[0]
                         net (fo=3, unplaced)         0.191     0.886    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_84_n_21
                         LUT3 (Prop_LUT3_I0_O)        0.038     0.924 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_58/O
                         net (fo=1, unplaced)         0.210     1.134    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_58_n_6
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     1.261 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/CO[7]
                         net (fo=1, unplaced)         0.005     1.266    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34_n_6
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.322 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_33/O[0]
                         net (fo=1, unplaced)         0.185     1.507    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[16]
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.545 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_16/O
                         net (fo=2, unplaced)         0.214     1.759    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.151     1.910 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     1.910    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.073     1.983 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     1.983    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_V[43])
                                                      0.609     2.592 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     2.592    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     2.638 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     2.638    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.209 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.209    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.331 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     3.891 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.891    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     4.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.154     4.154    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_111
                         LUT2 (Prop_LUT2_I0_O)        0.052     4.206 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8/O
                         net (fo=1, unplaced)         0.023     4.229    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8_n_6
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     4.426 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.431    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
                         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.103     4.534 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[6]
                         net (fo=2, unplaced)         0.026     4.560    bd_0_i/hls_inst/inst/tmp_product__3[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.020     8.020    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[30]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
                         FDRE (Setup_FDRE_C_D)        0.025     8.010    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[30]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -4.560    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.451ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 3.317ns (73.207%)  route 1.214ns (26.793%))
  Logic Levels:           18  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/Q
                         net (fo=3, unplaced)         0.160     0.265    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_i_32_0[0]
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.414 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, unplaced)         0.023     0.437    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.634 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/CO[7]
                         net (fo=1, unplaced)         0.005     0.639    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_6
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.695 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_84/O[0]
                         net (fo=3, unplaced)         0.191     0.886    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_84_n_21
                         LUT3 (Prop_LUT3_I0_O)        0.038     0.924 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_58/O
                         net (fo=1, unplaced)         0.210     1.134    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_58_n_6
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     1.261 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/CO[7]
                         net (fo=1, unplaced)         0.005     1.266    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34_n_6
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.322 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_33/O[0]
                         net (fo=1, unplaced)         0.185     1.507    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[16]
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.545 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_16/O
                         net (fo=2, unplaced)         0.214     1.759    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.151     1.910 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     1.910    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.073     1.983 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     1.983    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_V[43])
                                                      0.609     2.592 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     2.592    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     2.638 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     2.638    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.209 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.209    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.331 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     3.891 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.891    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     4.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.154     4.154    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_111
                         LUT2 (Prop_LUT2_I0_O)        0.052     4.206 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8/O
                         net (fo=1, unplaced)         0.023     4.229    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8_n_6
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     4.426 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.431    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
                         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.103     4.534 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[6]
                         net (fo=2, unplaced)         0.025     4.559    bd_0_i/hls_inst/inst/tmp_product__3[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.020     8.020    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[30]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
                         FDRE (Setup_FDRE_C_D)        0.025     8.010    bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[30]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -4.559    
  -------------------------------------------------------------------
                         slack                                  3.451    

Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 3.300ns (73.106%)  route 1.214ns (26.894%))
  Logic Levels:           18  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/Q
                         net (fo=3, unplaced)         0.160     0.265    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_i_32_0[0]
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.414 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, unplaced)         0.023     0.437    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.634 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/CO[7]
                         net (fo=1, unplaced)         0.005     0.639    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_6
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.695 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_84/O[0]
                         net (fo=3, unplaced)         0.191     0.886    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_84_n_21
                         LUT3 (Prop_LUT3_I0_O)        0.038     0.924 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_58/O
                         net (fo=1, unplaced)         0.210     1.134    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_58_n_6
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     1.261 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/CO[7]
                         net (fo=1, unplaced)         0.005     1.266    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34_n_6
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.322 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_33/O[0]
                         net (fo=1, unplaced)         0.185     1.507    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[16]
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.545 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_16/O
                         net (fo=2, unplaced)         0.214     1.759    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.151     1.910 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     1.910    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.073     1.983 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     1.983    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_V[43])
                                                      0.609     2.592 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     2.592    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     2.638 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     2.638    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.209 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.209    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.331 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     3.891 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.891    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     4.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.154     4.154    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_111
                         LUT2 (Prop_LUT2_I0_O)        0.052     4.206 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8/O
                         net (fo=1, unplaced)         0.023     4.229    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8_n_6
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     4.426 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.431    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     4.517 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[4]
                         net (fo=2, unplaced)         0.025     4.542    bd_0_i/hls_inst/inst/tmp_product__3[28]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.020     8.020    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[28]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
                         FDRE (Setup_FDRE_C_D)        0.025     8.010    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[28]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                  3.468    

Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 3.300ns (73.106%)  route 1.214ns (26.894%))
  Logic Levels:           18  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/Q
                         net (fo=3, unplaced)         0.160     0.265    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_i_32_0[0]
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.414 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, unplaced)         0.023     0.437    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.634 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/CO[7]
                         net (fo=1, unplaced)         0.005     0.639    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_6
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.695 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_84/O[0]
                         net (fo=3, unplaced)         0.191     0.886    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_84_n_21
                         LUT3 (Prop_LUT3_I0_O)        0.038     0.924 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_58/O
                         net (fo=1, unplaced)         0.210     1.134    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_58_n_6
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     1.261 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/CO[7]
                         net (fo=1, unplaced)         0.005     1.266    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34_n_6
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.322 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_33/O[0]
                         net (fo=1, unplaced)         0.185     1.507    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[16]
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.545 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_16/O
                         net (fo=2, unplaced)         0.214     1.759    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.151     1.910 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     1.910    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.073     1.983 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     1.983    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_V[43])
                                                      0.609     2.592 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     2.592    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     2.638 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     2.638    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.209 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.209    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.331 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     3.891 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.891    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     4.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.154     4.154    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_111
                         LUT2 (Prop_LUT2_I0_O)        0.052     4.206 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8/O
                         net (fo=1, unplaced)         0.023     4.229    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8_n_6
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     4.426 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.431    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     4.517 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[4]
                         net (fo=2, unplaced)         0.025     4.542    bd_0_i/hls_inst/inst/tmp_product__3[28]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.020     8.020    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[28]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
                         FDRE (Setup_FDRE_C_D)        0.025     8.010    bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[28]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                  3.468    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 3.296ns (73.066%)  route 1.215ns (26.934%))
  Logic Levels:           18  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/Q
                         net (fo=3, unplaced)         0.160     0.265    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_i_32_0[0]
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.414 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, unplaced)         0.023     0.437    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.634 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/CO[7]
                         net (fo=1, unplaced)         0.005     0.639    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_6
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.695 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_84/O[0]
                         net (fo=3, unplaced)         0.191     0.886    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_84_n_21
                         LUT3 (Prop_LUT3_I0_O)        0.038     0.924 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_58/O
                         net (fo=1, unplaced)         0.210     1.134    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_58_n_6
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     1.261 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/CO[7]
                         net (fo=1, unplaced)         0.005     1.266    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34_n_6
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.322 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_33/O[0]
                         net (fo=1, unplaced)         0.185     1.507    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[16]
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.545 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_16/O
                         net (fo=2, unplaced)         0.214     1.759    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.151     1.910 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     1.910    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.073     1.983 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     1.983    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_V[43])
                                                      0.609     2.592 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     2.592    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     2.638 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     2.638    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.209 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.209    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.331 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     3.891 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.891    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     4.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.154     4.154    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_111
                         LUT2 (Prop_LUT2_I0_O)        0.052     4.206 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8/O
                         net (fo=1, unplaced)         0.023     4.229    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8_n_6
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     4.426 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.431    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.082     4.513 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[3]
                         net (fo=2, unplaced)         0.026     4.539    bd_0_i/hls_inst/inst/tmp_product__3[27]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.020     8.020    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[27]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
                         FDRE (Setup_FDRE_C_D)        0.025     8.010    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[27]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 3.296ns (73.082%)  route 1.214ns (26.918%))
  Logic Levels:           18  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/add_ln57_reg_1115_reg[0]/Q
                         net (fo=3, unplaced)         0.160     0.265    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_i_32_0[0]
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.414 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, unplaced)         0.023     0.437    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.634 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/CO[7]
                         net (fo=1, unplaced)         0.005     0.639    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_6
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.695 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_84/O[0]
                         net (fo=3, unplaced)         0.191     0.886    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_84_n_21
                         LUT3 (Prop_LUT3_I0_O)        0.038     0.924 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_58/O
                         net (fo=1, unplaced)         0.210     1.134    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_58_n_6
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     1.261 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/CO[7]
                         net (fo=1, unplaced)         0.005     1.266    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34_n_6
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.322 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_33/O[0]
                         net (fo=1, unplaced)         0.185     1.507    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[16]
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.545 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_16/O
                         net (fo=2, unplaced)         0.214     1.759    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.151     1.910 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     1.910    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.073     1.983 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     1.983    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_V[43])
                                                      0.609     2.592 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     2.592    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     2.638 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     2.638    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.209 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.209    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.331 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.345    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     3.891 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.891    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     4.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.154     4.154    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_111
                         LUT2 (Prop_LUT2_I0_O)        0.052     4.206 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8/O
                         net (fo=1, unplaced)         0.023     4.229    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_8_n_6
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     4.426 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     4.431    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.082     4.513 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[3]
                         net (fo=2, unplaced)         0.025     4.538    bd_0_i/hls_inst/inst/tmp_product__3[27]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.020     8.020    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[27]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
                         FDRE (Setup_FDRE_C_D)        0.025     8.010    bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[27]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                  3.472    




