// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1884\sampleModel1884_3_sub\Mysubsystem_28.v
// Created: 2024-06-10 16:22:49
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_28
// Source Path: sampleModel1884_3_sub/Subsystem/Mysubsystem_28
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_28
          (In1,
           In2,
           In3,
           Out1);


  input   [7:0] In1;  // uint8
  input   [15:0] In2;  // uint16
  input   [7:0] In3;  // uint8
  output  [15:0] Out1;  // uint16


  wire [7:0] cfblk80_out1;  // uint8
  wire [15:0] cfblk25_out1;  // uint16
  wire [7:0] cfblk179_out1;  // uint8
  wire [31:0] cfblk75_add_temp;  // ufix32
  wire [31:0] cfblk75_1;  // ufix32
  wire [31:0] cfblk75_2;  // ufix32
  wire [15:0] cfblk75_out1;  // uint16


  assign cfblk80_out1 = (In1 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  DotProduct_block u_cfblk25_inst (.in1(In3),  // uint8
                                   .in2(cfblk80_out1),  // uint8
                                   .out1(cfblk25_out1)  // uint16
                                   );

  assign cfblk179_out1 = cfblk25_out1[7:0];



  assign cfblk75_1 = {16'b0, In2};
  assign cfblk75_2 = {24'b0, cfblk179_out1};
  assign cfblk75_add_temp = cfblk75_1 + cfblk75_2;
  assign cfblk75_out1 = cfblk75_add_temp[15:0];



  assign Out1 = cfblk75_out1;

endmodule  // Mysubsystem_28

