--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml TopCronometro.twx TopCronometro.ncd -o TopCronometro.twr
TopCronometro.pcf -ucf pines.ucf

Design file:              TopCronometro.ncd
Physical constraint file: TopCronometro.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.541ns.
--------------------------------------------------------------------------------

Paths for end point u0/cuenta_3 (SLICE_X21Y33.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_0 (FF)
  Destination:          u0/cuenta_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.506ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_0 to u0/cuenta_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.AQ      Tcko                  0.391   u0/cuenta<3>
                                                       u0/cuenta_0
    SLICE_X20Y33.A2      net (fanout=4)        1.019   u0/cuenta<0>
    SLICE_X20Y33.A       Tilo                  0.205   u0/unseg
                                                       u0/PWR_4_o_cuenta[3]_equal_1_o<3>1
    SLICE_X21Y33.SR      net (fanout=1)        0.469   u0/PWR_4_o_cuenta[3]_equal_1_o
    SLICE_X21Y33.CLK     Tsrck                 0.422   u0/cuenta<3>
                                                       u0/cuenta_3
    -------------------------------------------------  ---------------------------
    Total                                      2.506ns (1.018ns logic, 1.488ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_3 (FF)
  Destination:          u0/cuenta_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.945ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_3 to u0/cuenta_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.CQ      Tcko                  0.391   u0/cuenta<3>
                                                       u0/cuenta_3
    SLICE_X20Y33.A1      net (fanout=2)        0.458   u0/cuenta<3>
    SLICE_X20Y33.A       Tilo                  0.205   u0/unseg
                                                       u0/PWR_4_o_cuenta[3]_equal_1_o<3>1
    SLICE_X21Y33.SR      net (fanout=1)        0.469   u0/PWR_4_o_cuenta[3]_equal_1_o
    SLICE_X21Y33.CLK     Tsrck                 0.422   u0/cuenta<3>
                                                       u0/cuenta_3
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (1.018ns logic, 0.927ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_2 (FF)
  Destination:          u0/cuenta_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_2 to u0/cuenta_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.CMUX    Tshcko                0.461   u0/cuenta<3>
                                                       u0/cuenta_2
    SLICE_X20Y33.A6      net (fanout=2)        0.127   u0/cuenta<2>
    SLICE_X20Y33.A       Tilo                  0.205   u0/unseg
                                                       u0/PWR_4_o_cuenta[3]_equal_1_o<3>1
    SLICE_X21Y33.SR      net (fanout=1)        0.469   u0/PWR_4_o_cuenta[3]_equal_1_o
    SLICE_X21Y33.CLK     Tsrck                 0.422   u0/cuenta<3>
                                                       u0/cuenta_3
    -------------------------------------------------  ---------------------------
    Total                                      1.684ns (1.088ns logic, 0.596ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point u0/cuenta_1 (SLICE_X21Y33.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_0 (FF)
  Destination:          u0/cuenta_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.486ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_0 to u0/cuenta_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.AQ      Tcko                  0.391   u0/cuenta<3>
                                                       u0/cuenta_0
    SLICE_X20Y33.A2      net (fanout=4)        1.019   u0/cuenta<0>
    SLICE_X20Y33.A       Tilo                  0.205   u0/unseg
                                                       u0/PWR_4_o_cuenta[3]_equal_1_o<3>1
    SLICE_X21Y33.SR      net (fanout=1)        0.469   u0/PWR_4_o_cuenta[3]_equal_1_o
    SLICE_X21Y33.CLK     Tsrck                 0.402   u0/cuenta<3>
                                                       u0/cuenta_1
    -------------------------------------------------  ---------------------------
    Total                                      2.486ns (0.998ns logic, 1.488ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_3 (FF)
  Destination:          u0/cuenta_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.925ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_3 to u0/cuenta_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.CQ      Tcko                  0.391   u0/cuenta<3>
                                                       u0/cuenta_3
    SLICE_X20Y33.A1      net (fanout=2)        0.458   u0/cuenta<3>
    SLICE_X20Y33.A       Tilo                  0.205   u0/unseg
                                                       u0/PWR_4_o_cuenta[3]_equal_1_o<3>1
    SLICE_X21Y33.SR      net (fanout=1)        0.469   u0/PWR_4_o_cuenta[3]_equal_1_o
    SLICE_X21Y33.CLK     Tsrck                 0.402   u0/cuenta<3>
                                                       u0/cuenta_1
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (0.998ns logic, 0.927ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_2 (FF)
  Destination:          u0/cuenta_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_2 to u0/cuenta_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.CMUX    Tshcko                0.461   u0/cuenta<3>
                                                       u0/cuenta_2
    SLICE_X20Y33.A6      net (fanout=2)        0.127   u0/cuenta<2>
    SLICE_X20Y33.A       Tilo                  0.205   u0/unseg
                                                       u0/PWR_4_o_cuenta[3]_equal_1_o<3>1
    SLICE_X21Y33.SR      net (fanout=1)        0.469   u0/PWR_4_o_cuenta[3]_equal_1_o
    SLICE_X21Y33.CLK     Tsrck                 0.402   u0/cuenta<3>
                                                       u0/cuenta_1
    -------------------------------------------------  ---------------------------
    Total                                      1.664ns (1.068ns logic, 0.596ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point u0/cuenta_0 (SLICE_X21Y33.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_0 (FF)
  Destination:          u0/cuenta_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.484ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_0 to u0/cuenta_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.AQ      Tcko                  0.391   u0/cuenta<3>
                                                       u0/cuenta_0
    SLICE_X20Y33.A2      net (fanout=4)        1.019   u0/cuenta<0>
    SLICE_X20Y33.A       Tilo                  0.205   u0/unseg
                                                       u0/PWR_4_o_cuenta[3]_equal_1_o<3>1
    SLICE_X21Y33.SR      net (fanout=1)        0.469   u0/PWR_4_o_cuenta[3]_equal_1_o
    SLICE_X21Y33.CLK     Tsrck                 0.400   u0/cuenta<3>
                                                       u0/cuenta_0
    -------------------------------------------------  ---------------------------
    Total                                      2.484ns (0.996ns logic, 1.488ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_3 (FF)
  Destination:          u0/cuenta_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_3 to u0/cuenta_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.CQ      Tcko                  0.391   u0/cuenta<3>
                                                       u0/cuenta_3
    SLICE_X20Y33.A1      net (fanout=2)        0.458   u0/cuenta<3>
    SLICE_X20Y33.A       Tilo                  0.205   u0/unseg
                                                       u0/PWR_4_o_cuenta[3]_equal_1_o<3>1
    SLICE_X21Y33.SR      net (fanout=1)        0.469   u0/PWR_4_o_cuenta[3]_equal_1_o
    SLICE_X21Y33.CLK     Tsrck                 0.400   u0/cuenta<3>
                                                       u0/cuenta_0
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (0.996ns logic, 0.927ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_2 (FF)
  Destination:          u0/cuenta_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_2 to u0/cuenta_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.CMUX    Tshcko                0.461   u0/cuenta<3>
                                                       u0/cuenta_2
    SLICE_X20Y33.A6      net (fanout=2)        0.127   u0/cuenta<2>
    SLICE_X20Y33.A       Tilo                  0.205   u0/unseg
                                                       u0/PWR_4_o_cuenta[3]_equal_1_o<3>1
    SLICE_X21Y33.SR      net (fanout=1)        0.469   u0/PWR_4_o_cuenta[3]_equal_1_o
    SLICE_X21Y33.CLK     Tsrck                 0.400   u0/cuenta<3>
                                                       u0/cuenta_0
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (1.066ns logic, 0.596ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0/aux (SLICE_X18Y33.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/unseg (FF)
  Destination:          u0/aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.300ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.077 - 0.079)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/unseg to u0/aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y33.AQ      Tcko                  0.200   u0/unseg
                                                       u0/unseg
    SLICE_X18Y33.CE      net (fanout=1)        0.192   u0/unseg
    SLICE_X18Y33.CLK     Tckce       (-Th)     0.092   u0/aux
                                                       u0/aux
    -------------------------------------------------  ---------------------------
    Total                                      0.300ns (0.108ns logic, 0.192ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point u0/unseg (SLICE_X20Y33.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_1 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_1 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.BQ      Tcko                  0.198   u0/cuenta<3>
                                                       u0/cuenta_1
    SLICE_X20Y33.A5      net (fanout=3)        0.058   u0/cuenta<1>
    SLICE_X20Y33.CLK     Tah         (-Th)    -0.190   u0/unseg
                                                       u0/PWR_4_o_cuenta[3]_equal_1_o<3>1
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.388ns logic, 0.058ns route)
                                                       (87.0% logic, 13.0% route)

--------------------------------------------------------------------------------

Paths for end point u0/cuenta_0 (SLICE_X21Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_0 (FF)
  Destination:          u0/cuenta_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_0 to u0/cuenta_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.AQ      Tcko                  0.198   u0/cuenta<3>
                                                       u0/cuenta_0
    SLICE_X21Y33.A6      net (fanout=4)        0.038   u0/cuenta<0>
    SLICE_X21Y33.CLK     Tah         (-Th)    -0.215   u0/cuenta<3>
                                                       u0/Mcount_cuenta_xor<0>11_INV_0
                                                       u0/cuenta_0
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.413ns logic, 0.038ns route)
                                                       (91.6% logic, 8.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u0/unseg/CLK
  Logical resource: u0/unseg/CK
  Location pin: SLICE_X20Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: u0/aux/CLK
  Logical resource: u0/aux/CK
  Location pin: SLICE_X18Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.541|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 32 paths, 0 nets, and 18 connections

Design statistics:
   Minimum period:   2.541ns{1}   (Maximum frequency: 393.546MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 10 01:53:15 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



