Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date              : Sat Dec 27 17:18:57 2025
| Host              : dan-alencar running 64-bit Linux Mint 22.2
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file aging_sensor_top_timing_summary_routed.rpt -pb aging_sensor_top_timing_summary_routed.pb -rpx aging_sensor_top_timing_summary_routed.rpx -warn_on_violation
| Design            : aging_sensor_top
| Device            : xcau15p-ffvb676
| Speed File        : -1  PRODUCTION 1.30 03-14-2023
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      2           
TIMING-7   Critical Warning  No common node between related clocks               2           
TIMING-17  Critical Warning  Non-clocked sequential cell                         17          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-2     Warning           Asynchronous driver check                           16          
LUTAR-1    Warning           LUT drives async reset alert                        6           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-16  Warning           Large setup violation                               5           
TIMING-18  Warning           Missing input or output delay                       1           
TIMING-20  Warning           Non-clocked latch                                   16          
XDCB-5     Warning           Runtime inefficient way to find pin objects         2           
CLKC-32    Advisory          MMCME4 CLKOUT with phase shift drives no IOs        1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC          1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: aging_sensor/FF2/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clock_gen/inst/mmcme4_adv_inst/PSDONE (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: main_controller/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: main_controller/FSM_sequential_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.929      -24.136                      5                 7261        0.015        0.000                      0                 7245        2.000        0.000                       0                  4450  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                ------------       ----------      --------------
clock_gen/inst/clk_in1                                                                               {0.000 5.000}      10.000          100.000         
  clk_en_clk_wiz_0                                                                                   {2.778 7.778}      10.000          100.000         
  phase_clk_clk_wiz_0                                                                                {0.000 5.000}      10.000          100.000         
  sys_clk_clk_wiz_0                                                                                  {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}     50.000          20.000          
sys_clk_in                                                                                           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_gen/inst/clk_in1                                                                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_en_clk_wiz_0                                                                                                                                                                                                                                     4.725        0.000                       0                     3  
  phase_clk_clk_wiz_0                                                                                                                                                                                                                                  4.725        0.000                       0                     3  
  sys_clk_clk_wiz_0                                                                                       -4.929      -19.581                      4                 1604        0.038        0.000                      0                 1604        3.400        0.000                       0                  1102  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       13.664        0.000                      0                  997        0.036        0.000                      0                  997       24.427        0.000                       0                   483  
sys_clk_in                                                                                                 6.000        0.000                      0                 4312        0.015        0.000                      0                 4312        3.889        0.000                       0                  2858  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
phase_clk_clk_wiz_0                                                                                  clk_en_clk_wiz_0                                                                                           1.170        0.000                      0                    1        7.329        0.000                      0                    1  
sys_clk_clk_wiz_0                                                                                    clk_en_clk_wiz_0                                                                                           2.094        0.000                      0                    1        6.823        0.000                      0                    1  
sys_clk_clk_wiz_0                                                                                    phase_clk_clk_wiz_0                                                                                       -4.555       -4.555                      1                    1        5.283        0.000                      0                    1  
clk_en_clk_wiz_0                                                                                     sys_clk_clk_wiz_0                                                                                          5.469        0.000                      0                    5        2.878        0.000                      0                    5  
sys_clk_in                                                                                           sys_clk_clk_wiz_0                                                                                          7.994        0.000                      0                   20        0.027        0.000                      0                   20  
sys_clk_in                                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.525        0.000                      0                    8                                                                        
sys_clk_clk_wiz_0                                                                                    sys_clk_in                                                                                                 6.152        0.000                      0                    1        1.378        0.000                      0                    1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  sys_clk_in                                                                                                49.522        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    sys_clk_clk_wiz_0                                                                                    clk_en_clk_wiz_0                                                                                           1.123        0.000                      0                    1        7.362        0.000                      0                    1  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.036        0.000                      0                  100        0.122        0.000                      0                  100  
**async_default**                                                                                    sys_clk_clk_wiz_0                                                                                    phase_clk_clk_wiz_0                                                                                        7.810        0.000                      0                    1        0.232        0.000                      0                    1  
**async_default**                                                                                    sys_clk_clk_wiz_0                                                                                    sys_clk_clk_wiz_0                                                                                          7.712        0.000                      0                   97        0.299        0.000                      0                   97  
**async_default**                                                                                    sys_clk_in                                                                                           sys_clk_in                                                                                                 8.490        0.000                      0                  111        0.119        0.000                      0                  111  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               sys_clk_in                                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  
(none)                                                                                               sys_clk_in                                                                                           sys_clk_clk_wiz_0                                                                                    
(none)                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  sys_clk_in                                                                                           
(none)                                                                                               sys_clk_clk_wiz_0                                                                                    sys_clk_in                                                                                           
(none)                                                                                               sys_clk_in                                                                                           sys_clk_in                                                                                           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                                                                                                                         
(none)                                                                                               sys_clk_clk_wiz_0                                                                                                                                                                                         
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  
(none)                                                                                                                                                                                                    sys_clk_clk_wiz_0                                                                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/inst/clk_in1
  To Clock:  clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X0Y0  clock_gen/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y0  clock_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  clock_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  clock_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  clock_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  clock_gen/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_en_clk_wiz_0
  To Clock:  clk_en_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_en_clk_wiz_0
Waveform(ns):       { 2.778 7.778 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X0Y2    clock_gen/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.250         10.000      8.750      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X41Y156  aging_sensor/FF3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y156  aging_sensor/FF3/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y156  aging_sensor/FF3/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y156  aging_sensor/FF3/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y156  aging_sensor/FF3/C



---------------------------------------------------------------------------------------------------
From Clock:  phase_clk_clk_wiz_0
  To Clock:  phase_clk_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phase_clk_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X0Y22   clock_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         10.000      8.750      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X40Y157  aging_sensor/FF1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X40Y157  aging_sensor/FF1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X40Y157  aging_sensor/FF1/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X40Y157  aging_sensor/FF1/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X40Y157  aging_sensor/FF1/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_clk_wiz_0
  To Clock:  sys_clk_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack       -4.929ns,  Total Violation      -19.581ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.929ns  (required time - arrival time)
  Source:                 critical_path/start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor/FF2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.843ns  (logic 5.626ns (37.904%)  route 9.217ns (62.096%))
  Logic Levels:           100  (LUT1=100)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 14.095 - 10.000 ) 
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.793ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.723ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.843     3.778    critical_path/clk
    SLICE_X41Y158        FDRE                                         r  critical_path/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y158        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.874 r  critical_path/start_reg/Q
                         net (fo=4, routed)           0.054     3.928    critical_path/start
    SLICE_X41Y158        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.992 f  critical_path/genblk1[0].INV/O
                         net (fo=1, routed)           0.046     4.038    critical_path/connection_1
    SLICE_X41Y158        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     4.076 r  critical_path/genblk1[1].INV/O
                         net (fo=1, routed)           0.053     4.129    critical_path/connection_2
    SLICE_X41Y158        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     4.243 f  critical_path/genblk1[2].INV/O
                         net (fo=1, routed)           0.043     4.286    critical_path/connection_3
    SLICE_X41Y158        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.129     4.415 r  critical_path/genblk1[3].INV/O
                         net (fo=1, routed)           0.143     4.558    critical_path/connection_4
    SLICE_X41Y156        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.598 f  critical_path/genblk1[4].INV/O
                         net (fo=1, routed)           0.046     4.644    critical_path/connection_5
    SLICE_X41Y156        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     4.682 r  critical_path/genblk1[5].INV/O
                         net (fo=1, routed)           0.104     4.786    critical_path/connection_6
    SLICE_X41Y156        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.825 f  critical_path/genblk1[6].INV/O
                         net (fo=1, routed)           0.101     4.926    critical_path/connection_7
    SLICE_X41Y156        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     4.965 r  critical_path/genblk1[7].INV/O
                         net (fo=1, routed)           0.102     5.067    critical_path/connection_8
    SLICE_X41Y157        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     5.182 f  critical_path/genblk1[8].INV/O
                         net (fo=1, routed)           0.048     5.230    critical_path/connection_9
    SLICE_X41Y157        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     5.319 r  critical_path/genblk1[9].INV/O
                         net (fo=1, routed)           0.188     5.507    critical_path/connection_10
    SLICE_X40Y157        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.571 f  critical_path/genblk1[10].INV/O
                         net (fo=1, routed)           0.044     5.615    critical_path/connection_11
    SLICE_X40Y157        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     5.678 r  critical_path/genblk1[11].INV/O
                         net (fo=1, routed)           0.104     5.782    critical_path/connection_12
    SLICE_X40Y156        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.846 f  critical_path/genblk1[12].INV/O
                         net (fo=1, routed)           0.046     5.892    critical_path/connection_13
    SLICE_X40Y156        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.930 r  critical_path/genblk1[13].INV/O
                         net (fo=1, routed)           0.097     6.027    critical_path/connection_14
    SLICE_X40Y156        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     6.125 f  critical_path/genblk1[14].INV/O
                         net (fo=1, routed)           0.098     6.223    critical_path/connection_15
    SLICE_X40Y157        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     6.262 r  critical_path/genblk1[15].INV/O
                         net (fo=1, routed)           0.096     6.358    critical_path/connection_16
    SLICE_X39Y157        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     6.396 f  critical_path/genblk1[16].INV/O
                         net (fo=1, routed)           0.051     6.447    critical_path/connection_17
    SLICE_X39Y157        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101     6.548 r  critical_path/genblk1[17].INV/O
                         net (fo=1, routed)           0.102     6.650    critical_path/connection_18
    SLICE_X40Y157        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     6.688 f  critical_path/genblk1[18].INV/O
                         net (fo=1, routed)           0.049     6.737    critical_path/connection_19
    SLICE_X40Y157        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     6.837 r  critical_path/genblk1[19].INV/O
                         net (fo=1, routed)           0.049     6.886    critical_path/connection_20
    SLICE_X40Y157        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     6.950 f  critical_path/genblk1[20].INV/O
                         net (fo=1, routed)           0.047     6.997    critical_path/connection_21
    SLICE_X40Y157        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     7.036 r  critical_path/genblk1[21].INV/O
                         net (fo=1, routed)           0.201     7.237    critical_path/connection_22
    SLICE_X41Y157        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     7.276 f  critical_path/genblk1[22].INV/O
                         net (fo=1, routed)           0.048     7.324    critical_path/connection_23
    SLICE_X41Y157        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     7.445 r  critical_path/genblk1[23].INV/O
                         net (fo=1, routed)           0.183     7.628    critical_path/connection_24
    SLICE_X41Y158        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     7.667 f  critical_path/genblk1[24].INV/O
                         net (fo=1, routed)           0.055     7.722    critical_path/connection_25
    SLICE_X41Y157        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     7.820 r  critical_path/genblk1[25].INV/O
                         net (fo=1, routed)           0.098     7.918    critical_path/connection_26
    SLICE_X41Y157        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     7.981 f  critical_path/genblk1[26].INV/O
                         net (fo=1, routed)           0.098     8.079    critical_path/connection_27
    SLICE_X41Y157        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     8.142 r  critical_path/genblk1[27].INV/O
                         net (fo=1, routed)           0.169     8.311    critical_path/connection_28
    SLICE_X42Y157        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     8.377 f  critical_path/genblk1[28].INV/O
                         net (fo=1, routed)           0.050     8.427    critical_path/connection_29
    SLICE_X42Y157        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     8.466 r  critical_path/genblk1[29].INV/O
                         net (fo=1, routed)           0.103     8.569    critical_path/connection_30
    SLICE_X42Y157        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     8.607 f  critical_path/genblk1[30].INV/O
                         net (fo=1, routed)           0.051     8.658    critical_path/connection_31
    SLICE_X42Y157        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101     8.759 r  critical_path/genblk1[31].INV/O
                         net (fo=1, routed)           0.202     8.961    critical_path/connection_32
    SLICE_X42Y158        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     9.000 f  critical_path/genblk1[32].INV/O
                         net (fo=1, routed)           0.102     9.102    critical_path/connection_33
    SLICE_X42Y158        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     9.140 r  critical_path/genblk1[33].INV/O
                         net (fo=1, routed)           0.051     9.191    critical_path/connection_34
    SLICE_X42Y158        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     9.232 f  critical_path/genblk1[34].INV/O
                         net (fo=1, routed)           0.160     9.392    critical_path/connection_35
    SLICE_X41Y158        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     9.432 r  critical_path/genblk1[35].INV/O
                         net (fo=1, routed)           0.106     9.538    critical_path/connection_36
    SLICE_X41Y158        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     9.602 f  critical_path/genblk1[36].INV/O
                         net (fo=1, routed)           0.100     9.702    critical_path/connection_37
    SLICE_X41Y159        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     9.742 r  critical_path/genblk1[37].INV/O
                         net (fo=1, routed)           0.049     9.791    critical_path/connection_38
    SLICE_X41Y159        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     9.855 f  critical_path/genblk1[38].INV/O
                         net (fo=1, routed)           0.104     9.959    critical_path/connection_39
    SLICE_X41Y159        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     9.999 r  critical_path/genblk1[39].INV/O
                         net (fo=1, routed)           0.046    10.045    critical_path/connection_40
    SLICE_X41Y159        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    10.083 f  critical_path/genblk1[40].INV/O
                         net (fo=1, routed)           0.103    10.186    critical_path/connection_41
    SLICE_X41Y159        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039    10.225 r  critical_path/genblk1[41].INV/O
                         net (fo=1, routed)           0.099    10.324    critical_path/connection_42
    SLICE_X41Y158        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.124    10.448 f  critical_path/genblk1[42].INV/O
                         net (fo=1, routed)           0.189    10.637    critical_path/connection_43
    SLICE_X41Y156        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063    10.700 r  critical_path/genblk1[43].INV/O
                         net (fo=1, routed)           0.148    10.848    critical_path/connection_44
    SLICE_X40Y156        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    10.887 f  critical_path/genblk1[44].INV/O
                         net (fo=1, routed)           0.101    10.988    critical_path/connection_45
    SLICE_X40Y156        LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118    11.106 r  critical_path/genblk1[45].INV/O
                         net (fo=1, routed)           0.138    11.244    critical_path/connection_46
    SLICE_X40Y157        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138    11.382 f  critical_path/genblk1[46].INV/O
                         net (fo=1, routed)           0.183    11.565    critical_path/connection_47
    SLICE_X40Y157        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.121    11.686 r  critical_path/genblk1[47].INV/O
                         net (fo=1, routed)           0.134    11.820    critical_path/connection_48
    SLICE_X39Y157        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100    11.920 f  critical_path/genblk1[48].INV/O
                         net (fo=1, routed)           0.102    12.022    critical_path/connection_49
    SLICE_X40Y157        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064    12.086 r  critical_path/genblk1[49].INV/O
                         net (fo=1, routed)           0.097    12.183    critical_path/connection_50
    SLICE_X39Y157        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    12.221 f  critical_path/genblk1[50].INV/O
                         net (fo=1, routed)           0.155    12.376    critical_path/connection_51
    SLICE_X39Y158        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062    12.438 r  critical_path/genblk1[51].INV/O
                         net (fo=1, routed)           0.051    12.489    critical_path/connection_52
    SLICE_X39Y158        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041    12.530 f  critical_path/genblk1[52].INV/O
                         net (fo=1, routed)           0.050    12.580    critical_path/connection_53
    SLICE_X39Y158        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    12.619 r  critical_path/genblk1[53].INV/O
                         net (fo=1, routed)           0.102    12.721    critical_path/connection_54
    SLICE_X39Y158        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062    12.783 f  critical_path/genblk1[54].INV/O
                         net (fo=1, routed)           0.049    12.832    critical_path/connection_55
    SLICE_X39Y158        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    12.870 r  critical_path/genblk1[55].INV/O
                         net (fo=1, routed)           0.047    12.917    critical_path/connection_56
    SLICE_X39Y158        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    12.956 f  critical_path/genblk1[56].INV/O
                         net (fo=1, routed)           0.176    13.132    critical_path/connection_57
    SLICE_X39Y156        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066    13.198 r  critical_path/genblk1[57].INV/O
                         net (fo=1, routed)           0.050    13.248    critical_path/connection_58
    SLICE_X39Y156        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    13.287 f  critical_path/genblk1[58].INV/O
                         net (fo=1, routed)           0.102    13.389    critical_path/connection_59
    SLICE_X39Y156        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062    13.451 r  critical_path/genblk1[59].INV/O
                         net (fo=1, routed)           0.047    13.498    critical_path/connection_60
    SLICE_X39Y156        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    13.537 f  critical_path/genblk1[60].INV/O
                         net (fo=1, routed)           0.048    13.585    critical_path/connection_61
    SLICE_X39Y156        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    13.623 r  critical_path/genblk1[61].INV/O
                         net (fo=1, routed)           0.055    13.678    critical_path/connection_62
    SLICE_X39Y155        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    13.717 f  critical_path/genblk1[62].INV/O
                         net (fo=1, routed)           0.154    13.871    critical_path/connection_63
    SLICE_X40Y156        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039    13.910 r  critical_path/genblk1[63].INV/O
                         net (fo=1, routed)           0.048    13.958    critical_path/connection_64
    SLICE_X40Y156        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    13.996 f  critical_path/genblk1[64].INV/O
                         net (fo=1, routed)           0.048    14.044    critical_path/connection_65
    SLICE_X40Y156        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    14.083 r  critical_path/genblk1[65].INV/O
                         net (fo=1, routed)           0.102    14.185    critical_path/connection_66
    SLICE_X39Y156        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113    14.298 f  critical_path/genblk1[66].INV/O
                         net (fo=1, routed)           0.104    14.402    critical_path/connection_67
    SLICE_X39Y157        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    14.440 r  critical_path/genblk1[67].INV/O
                         net (fo=1, routed)           0.104    14.544    critical_path/connection_68
    SLICE_X38Y157        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039    14.583 f  critical_path/genblk1[68].INV/O
                         net (fo=1, routed)           0.048    14.631    critical_path/connection_69
    SLICE_X38Y157        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    14.669 r  critical_path/genblk1[69].INV/O
                         net (fo=1, routed)           0.048    14.717    critical_path/connection_70
    SLICE_X38Y157        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    14.756 f  critical_path/genblk1[70].INV/O
                         net (fo=1, routed)           0.046    14.802    critical_path/connection_71
    SLICE_X38Y157        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039    14.841 r  critical_path/genblk1[71].INV/O
                         net (fo=1, routed)           0.045    14.886    critical_path/connection_72
    SLICE_X38Y157        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    14.924 f  critical_path/genblk1[72].INV/O
                         net (fo=1, routed)           0.103    15.027    critical_path/connection_73
    SLICE_X38Y158        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    15.066 r  critical_path/genblk1[73].INV/O
                         net (fo=1, routed)           0.046    15.112    critical_path/connection_74
    SLICE_X38Y158        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    15.150 f  critical_path/genblk1[74].INV/O
                         net (fo=1, routed)           0.111    15.261    critical_path/connection_75
    SLICE_X40Y158        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    15.300 r  critical_path/genblk1[75].INV/O
                         net (fo=1, routed)           0.047    15.347    critical_path/connection_76
    SLICE_X40Y158        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    15.386 f  critical_path/genblk1[76].INV/O
                         net (fo=1, routed)           0.046    15.432    critical_path/connection_77
    SLICE_X40Y158        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    15.470 r  critical_path/genblk1[77].INV/O
                         net (fo=1, routed)           0.102    15.572    critical_path/connection_78
    SLICE_X40Y159        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    15.610 f  critical_path/genblk1[78].INV/O
                         net (fo=1, routed)           0.150    15.760    critical_path/connection_79
    SLICE_X41Y159        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    15.798 r  critical_path/genblk1[79].INV/O
                         net (fo=1, routed)           0.109    15.907    critical_path/connection_80
    SLICE_X42Y159        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    15.945 f  critical_path/genblk1[80].INV/O
                         net (fo=1, routed)           0.055    16.000    critical_path/connection_81
    SLICE_X42Y158        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    16.039 r  critical_path/genblk1[81].INV/O
                         net (fo=1, routed)           0.104    16.143    critical_path/connection_82
    SLICE_X42Y159        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    16.182 f  critical_path/genblk1[82].INV/O
                         net (fo=1, routed)           0.049    16.231    critical_path/connection_83
    SLICE_X42Y159        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    16.269 r  critical_path/genblk1[83].INV/O
                         net (fo=1, routed)           0.046    16.315    critical_path/connection_84
    SLICE_X42Y159        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038    16.353 f  critical_path/genblk1[84].INV/O
                         net (fo=1, routed)           0.051    16.404    critical_path/connection_85
    SLICE_X42Y159        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041    16.445 r  critical_path/genblk1[85].INV/O
                         net (fo=1, routed)           0.110    16.555    critical_path/connection_86
    SLICE_X42Y158        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    16.593 f  critical_path/genblk1[86].INV/O
                         net (fo=1, routed)           0.104    16.697    critical_path/connection_87
    SLICE_X42Y157        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    16.810 r  critical_path/genblk1[87].INV/O
                         net (fo=1, routed)           0.049    16.859    critical_path/connection_88
    SLICE_X42Y157        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    16.897 f  critical_path/genblk1[88].INV/O
                         net (fo=1, routed)           0.103    17.000    critical_path/connection_89
    SLICE_X42Y158        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    17.064 r  critical_path/genblk1[89].INV/O
                         net (fo=1, routed)           0.113    17.177    critical_path/connection_90
    SLICE_X41Y158        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    17.215 f  critical_path/genblk1[90].INV/O
                         net (fo=1, routed)           0.053    17.268    critical_path/connection_91
    SLICE_X41Y157        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040    17.308 r  critical_path/genblk1[91].INV/O
                         net (fo=1, routed)           0.046    17.354    critical_path/connection_92
    SLICE_X41Y157        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    17.392 f  critical_path/genblk1[92].INV/O
                         net (fo=1, routed)           0.107    17.499    critical_path/connection_93
    SLICE_X41Y155        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    17.537 r  critical_path/genblk1[93].INV/O
                         net (fo=1, routed)           0.162    17.699    critical_path/connection_94
    SLICE_X42Y156        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    17.738 f  critical_path/genblk1[94].INV/O
                         net (fo=1, routed)           0.048    17.786    critical_path/connection_95
    SLICE_X42Y156        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    17.824 r  critical_path/genblk1[95].INV/O
                         net (fo=1, routed)           0.107    17.931    critical_path/connection_96
    SLICE_X41Y156        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    17.969 f  critical_path/genblk1[96].INV/O
                         net (fo=1, routed)           0.157    18.126    critical_path/connection_97
    SLICE_X41Y155        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    18.164 r  critical_path/genblk1[97].INV/O
                         net (fo=1, routed)           0.048    18.212    critical_path/connection_98
    SLICE_X41Y155        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    18.251 f  critical_path/genblk1[98].INV/O
                         net (fo=2, routed)           0.050    18.301    critical_path/connection_99
    SLICE_X41Y155        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039    18.340 r  critical_path/genblk1[99].INV/O
                         net (fo=3, routed)           0.281    18.621    aging_sensor/in_sensor
    SLICE_X41Y157        FDCE                                         r  aging_sensor/FF2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.625    14.095    aging_sensor/sclk
    SLICE_X41Y157        FDCE                                         r  aging_sensor/FF2/C
                         clock pessimism             -0.353    13.742    
                         clock uncertainty           -0.077    13.665    
    SLICE_X41Y157        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    13.692    aging_sensor/FF2
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                         -18.621    
  -------------------------------------------------------------------
                         slack                                 -4.929    

Slack (VIOLATED) :        -4.905ns  (required time - arrival time)
  Source:                 critical_path/start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.819ns  (logic 5.666ns (38.235%)  route 9.153ns (61.765%))
  Logic Levels:           101  (LUT1=100 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 14.095 - 10.000 ) 
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.793ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.723ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.843     3.778    critical_path/clk
    SLICE_X41Y158        FDRE                                         r  critical_path/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y158        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.874 r  critical_path/start_reg/Q
                         net (fo=4, routed)           0.054     3.928    critical_path/start
    SLICE_X41Y158        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.992 f  critical_path/genblk1[0].INV/O
                         net (fo=1, routed)           0.046     4.038    critical_path/connection_1
    SLICE_X41Y158        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     4.076 r  critical_path/genblk1[1].INV/O
                         net (fo=1, routed)           0.053     4.129    critical_path/connection_2
    SLICE_X41Y158        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     4.243 f  critical_path/genblk1[2].INV/O
                         net (fo=1, routed)           0.043     4.286    critical_path/connection_3
    SLICE_X41Y158        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.129     4.415 r  critical_path/genblk1[3].INV/O
                         net (fo=1, routed)           0.143     4.558    critical_path/connection_4
    SLICE_X41Y156        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.598 f  critical_path/genblk1[4].INV/O
                         net (fo=1, routed)           0.046     4.644    critical_path/connection_5
    SLICE_X41Y156        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     4.682 r  critical_path/genblk1[5].INV/O
                         net (fo=1, routed)           0.104     4.786    critical_path/connection_6
    SLICE_X41Y156        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.825 f  critical_path/genblk1[6].INV/O
                         net (fo=1, routed)           0.101     4.926    critical_path/connection_7
    SLICE_X41Y156        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     4.965 r  critical_path/genblk1[7].INV/O
                         net (fo=1, routed)           0.102     5.067    critical_path/connection_8
    SLICE_X41Y157        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     5.182 f  critical_path/genblk1[8].INV/O
                         net (fo=1, routed)           0.048     5.230    critical_path/connection_9
    SLICE_X41Y157        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     5.319 r  critical_path/genblk1[9].INV/O
                         net (fo=1, routed)           0.188     5.507    critical_path/connection_10
    SLICE_X40Y157        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.571 f  critical_path/genblk1[10].INV/O
                         net (fo=1, routed)           0.044     5.615    critical_path/connection_11
    SLICE_X40Y157        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     5.678 r  critical_path/genblk1[11].INV/O
                         net (fo=1, routed)           0.104     5.782    critical_path/connection_12
    SLICE_X40Y156        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.846 f  critical_path/genblk1[12].INV/O
                         net (fo=1, routed)           0.046     5.892    critical_path/connection_13
    SLICE_X40Y156        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.930 r  critical_path/genblk1[13].INV/O
                         net (fo=1, routed)           0.097     6.027    critical_path/connection_14
    SLICE_X40Y156        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     6.125 f  critical_path/genblk1[14].INV/O
                         net (fo=1, routed)           0.098     6.223    critical_path/connection_15
    SLICE_X40Y157        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     6.262 r  critical_path/genblk1[15].INV/O
                         net (fo=1, routed)           0.096     6.358    critical_path/connection_16
    SLICE_X39Y157        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     6.396 f  critical_path/genblk1[16].INV/O
                         net (fo=1, routed)           0.051     6.447    critical_path/connection_17
    SLICE_X39Y157        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101     6.548 r  critical_path/genblk1[17].INV/O
                         net (fo=1, routed)           0.102     6.650    critical_path/connection_18
    SLICE_X40Y157        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     6.688 f  critical_path/genblk1[18].INV/O
                         net (fo=1, routed)           0.049     6.737    critical_path/connection_19
    SLICE_X40Y157        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     6.837 r  critical_path/genblk1[19].INV/O
                         net (fo=1, routed)           0.049     6.886    critical_path/connection_20
    SLICE_X40Y157        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     6.950 f  critical_path/genblk1[20].INV/O
                         net (fo=1, routed)           0.047     6.997    critical_path/connection_21
    SLICE_X40Y157        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     7.036 r  critical_path/genblk1[21].INV/O
                         net (fo=1, routed)           0.201     7.237    critical_path/connection_22
    SLICE_X41Y157        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     7.276 f  critical_path/genblk1[22].INV/O
                         net (fo=1, routed)           0.048     7.324    critical_path/connection_23
    SLICE_X41Y157        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     7.445 r  critical_path/genblk1[23].INV/O
                         net (fo=1, routed)           0.183     7.628    critical_path/connection_24
    SLICE_X41Y158        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     7.667 f  critical_path/genblk1[24].INV/O
                         net (fo=1, routed)           0.055     7.722    critical_path/connection_25
    SLICE_X41Y157        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     7.820 r  critical_path/genblk1[25].INV/O
                         net (fo=1, routed)           0.098     7.918    critical_path/connection_26
    SLICE_X41Y157        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     7.981 f  critical_path/genblk1[26].INV/O
                         net (fo=1, routed)           0.098     8.079    critical_path/connection_27
    SLICE_X41Y157        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     8.142 r  critical_path/genblk1[27].INV/O
                         net (fo=1, routed)           0.169     8.311    critical_path/connection_28
    SLICE_X42Y157        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     8.377 f  critical_path/genblk1[28].INV/O
                         net (fo=1, routed)           0.050     8.427    critical_path/connection_29
    SLICE_X42Y157        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     8.466 r  critical_path/genblk1[29].INV/O
                         net (fo=1, routed)           0.103     8.569    critical_path/connection_30
    SLICE_X42Y157        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     8.607 f  critical_path/genblk1[30].INV/O
                         net (fo=1, routed)           0.051     8.658    critical_path/connection_31
    SLICE_X42Y157        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101     8.759 r  critical_path/genblk1[31].INV/O
                         net (fo=1, routed)           0.202     8.961    critical_path/connection_32
    SLICE_X42Y158        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     9.000 f  critical_path/genblk1[32].INV/O
                         net (fo=1, routed)           0.102     9.102    critical_path/connection_33
    SLICE_X42Y158        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     9.140 r  critical_path/genblk1[33].INV/O
                         net (fo=1, routed)           0.051     9.191    critical_path/connection_34
    SLICE_X42Y158        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     9.232 f  critical_path/genblk1[34].INV/O
                         net (fo=1, routed)           0.160     9.392    critical_path/connection_35
    SLICE_X41Y158        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     9.432 r  critical_path/genblk1[35].INV/O
                         net (fo=1, routed)           0.106     9.538    critical_path/connection_36
    SLICE_X41Y158        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     9.602 f  critical_path/genblk1[36].INV/O
                         net (fo=1, routed)           0.100     9.702    critical_path/connection_37
    SLICE_X41Y159        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     9.742 r  critical_path/genblk1[37].INV/O
                         net (fo=1, routed)           0.049     9.791    critical_path/connection_38
    SLICE_X41Y159        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     9.855 f  critical_path/genblk1[38].INV/O
                         net (fo=1, routed)           0.104     9.959    critical_path/connection_39
    SLICE_X41Y159        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     9.999 r  critical_path/genblk1[39].INV/O
                         net (fo=1, routed)           0.046    10.045    critical_path/connection_40
    SLICE_X41Y159        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    10.083 f  critical_path/genblk1[40].INV/O
                         net (fo=1, routed)           0.103    10.186    critical_path/connection_41
    SLICE_X41Y159        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039    10.225 r  critical_path/genblk1[41].INV/O
                         net (fo=1, routed)           0.099    10.324    critical_path/connection_42
    SLICE_X41Y158        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.124    10.448 f  critical_path/genblk1[42].INV/O
                         net (fo=1, routed)           0.189    10.637    critical_path/connection_43
    SLICE_X41Y156        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063    10.700 r  critical_path/genblk1[43].INV/O
                         net (fo=1, routed)           0.148    10.848    critical_path/connection_44
    SLICE_X40Y156        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    10.887 f  critical_path/genblk1[44].INV/O
                         net (fo=1, routed)           0.101    10.988    critical_path/connection_45
    SLICE_X40Y156        LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118    11.106 r  critical_path/genblk1[45].INV/O
                         net (fo=1, routed)           0.138    11.244    critical_path/connection_46
    SLICE_X40Y157        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138    11.382 f  critical_path/genblk1[46].INV/O
                         net (fo=1, routed)           0.183    11.565    critical_path/connection_47
    SLICE_X40Y157        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.121    11.686 r  critical_path/genblk1[47].INV/O
                         net (fo=1, routed)           0.134    11.820    critical_path/connection_48
    SLICE_X39Y157        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100    11.920 f  critical_path/genblk1[48].INV/O
                         net (fo=1, routed)           0.102    12.022    critical_path/connection_49
    SLICE_X40Y157        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064    12.086 r  critical_path/genblk1[49].INV/O
                         net (fo=1, routed)           0.097    12.183    critical_path/connection_50
    SLICE_X39Y157        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    12.221 f  critical_path/genblk1[50].INV/O
                         net (fo=1, routed)           0.155    12.376    critical_path/connection_51
    SLICE_X39Y158        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062    12.438 r  critical_path/genblk1[51].INV/O
                         net (fo=1, routed)           0.051    12.489    critical_path/connection_52
    SLICE_X39Y158        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041    12.530 f  critical_path/genblk1[52].INV/O
                         net (fo=1, routed)           0.050    12.580    critical_path/connection_53
    SLICE_X39Y158        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    12.619 r  critical_path/genblk1[53].INV/O
                         net (fo=1, routed)           0.102    12.721    critical_path/connection_54
    SLICE_X39Y158        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062    12.783 f  critical_path/genblk1[54].INV/O
                         net (fo=1, routed)           0.049    12.832    critical_path/connection_55
    SLICE_X39Y158        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    12.870 r  critical_path/genblk1[55].INV/O
                         net (fo=1, routed)           0.047    12.917    critical_path/connection_56
    SLICE_X39Y158        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    12.956 f  critical_path/genblk1[56].INV/O
                         net (fo=1, routed)           0.176    13.132    critical_path/connection_57
    SLICE_X39Y156        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066    13.198 r  critical_path/genblk1[57].INV/O
                         net (fo=1, routed)           0.050    13.248    critical_path/connection_58
    SLICE_X39Y156        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    13.287 f  critical_path/genblk1[58].INV/O
                         net (fo=1, routed)           0.102    13.389    critical_path/connection_59
    SLICE_X39Y156        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062    13.451 r  critical_path/genblk1[59].INV/O
                         net (fo=1, routed)           0.047    13.498    critical_path/connection_60
    SLICE_X39Y156        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    13.537 f  critical_path/genblk1[60].INV/O
                         net (fo=1, routed)           0.048    13.585    critical_path/connection_61
    SLICE_X39Y156        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    13.623 r  critical_path/genblk1[61].INV/O
                         net (fo=1, routed)           0.055    13.678    critical_path/connection_62
    SLICE_X39Y155        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    13.717 f  critical_path/genblk1[62].INV/O
                         net (fo=1, routed)           0.154    13.871    critical_path/connection_63
    SLICE_X40Y156        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039    13.910 r  critical_path/genblk1[63].INV/O
                         net (fo=1, routed)           0.048    13.958    critical_path/connection_64
    SLICE_X40Y156        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    13.996 f  critical_path/genblk1[64].INV/O
                         net (fo=1, routed)           0.048    14.044    critical_path/connection_65
    SLICE_X40Y156        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    14.083 r  critical_path/genblk1[65].INV/O
                         net (fo=1, routed)           0.102    14.185    critical_path/connection_66
    SLICE_X39Y156        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113    14.298 f  critical_path/genblk1[66].INV/O
                         net (fo=1, routed)           0.104    14.402    critical_path/connection_67
    SLICE_X39Y157        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    14.440 r  critical_path/genblk1[67].INV/O
                         net (fo=1, routed)           0.104    14.544    critical_path/connection_68
    SLICE_X38Y157        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039    14.583 f  critical_path/genblk1[68].INV/O
                         net (fo=1, routed)           0.048    14.631    critical_path/connection_69
    SLICE_X38Y157        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    14.669 r  critical_path/genblk1[69].INV/O
                         net (fo=1, routed)           0.048    14.717    critical_path/connection_70
    SLICE_X38Y157        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    14.756 f  critical_path/genblk1[70].INV/O
                         net (fo=1, routed)           0.046    14.802    critical_path/connection_71
    SLICE_X38Y157        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039    14.841 r  critical_path/genblk1[71].INV/O
                         net (fo=1, routed)           0.045    14.886    critical_path/connection_72
    SLICE_X38Y157        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    14.924 f  critical_path/genblk1[72].INV/O
                         net (fo=1, routed)           0.103    15.027    critical_path/connection_73
    SLICE_X38Y158        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    15.066 r  critical_path/genblk1[73].INV/O
                         net (fo=1, routed)           0.046    15.112    critical_path/connection_74
    SLICE_X38Y158        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    15.150 f  critical_path/genblk1[74].INV/O
                         net (fo=1, routed)           0.111    15.261    critical_path/connection_75
    SLICE_X40Y158        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    15.300 r  critical_path/genblk1[75].INV/O
                         net (fo=1, routed)           0.047    15.347    critical_path/connection_76
    SLICE_X40Y158        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    15.386 f  critical_path/genblk1[76].INV/O
                         net (fo=1, routed)           0.046    15.432    critical_path/connection_77
    SLICE_X40Y158        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    15.470 r  critical_path/genblk1[77].INV/O
                         net (fo=1, routed)           0.102    15.572    critical_path/connection_78
    SLICE_X40Y159        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    15.610 f  critical_path/genblk1[78].INV/O
                         net (fo=1, routed)           0.150    15.760    critical_path/connection_79
    SLICE_X41Y159        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    15.798 r  critical_path/genblk1[79].INV/O
                         net (fo=1, routed)           0.109    15.907    critical_path/connection_80
    SLICE_X42Y159        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    15.945 f  critical_path/genblk1[80].INV/O
                         net (fo=1, routed)           0.055    16.000    critical_path/connection_81
    SLICE_X42Y158        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    16.039 r  critical_path/genblk1[81].INV/O
                         net (fo=1, routed)           0.104    16.143    critical_path/connection_82
    SLICE_X42Y159        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    16.182 f  critical_path/genblk1[82].INV/O
                         net (fo=1, routed)           0.049    16.231    critical_path/connection_83
    SLICE_X42Y159        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    16.269 r  critical_path/genblk1[83].INV/O
                         net (fo=1, routed)           0.046    16.315    critical_path/connection_84
    SLICE_X42Y159        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038    16.353 f  critical_path/genblk1[84].INV/O
                         net (fo=1, routed)           0.051    16.404    critical_path/connection_85
    SLICE_X42Y159        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041    16.445 r  critical_path/genblk1[85].INV/O
                         net (fo=1, routed)           0.110    16.555    critical_path/connection_86
    SLICE_X42Y158        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    16.593 f  critical_path/genblk1[86].INV/O
                         net (fo=1, routed)           0.104    16.697    critical_path/connection_87
    SLICE_X42Y157        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    16.810 r  critical_path/genblk1[87].INV/O
                         net (fo=1, routed)           0.049    16.859    critical_path/connection_88
    SLICE_X42Y157        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    16.897 f  critical_path/genblk1[88].INV/O
                         net (fo=1, routed)           0.103    17.000    critical_path/connection_89
    SLICE_X42Y158        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    17.064 r  critical_path/genblk1[89].INV/O
                         net (fo=1, routed)           0.113    17.177    critical_path/connection_90
    SLICE_X41Y158        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    17.215 f  critical_path/genblk1[90].INV/O
                         net (fo=1, routed)           0.053    17.268    critical_path/connection_91
    SLICE_X41Y157        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040    17.308 r  critical_path/genblk1[91].INV/O
                         net (fo=1, routed)           0.046    17.354    critical_path/connection_92
    SLICE_X41Y157        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    17.392 f  critical_path/genblk1[92].INV/O
                         net (fo=1, routed)           0.107    17.499    critical_path/connection_93
    SLICE_X41Y155        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    17.537 r  critical_path/genblk1[93].INV/O
                         net (fo=1, routed)           0.162    17.699    critical_path/connection_94
    SLICE_X42Y156        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    17.738 f  critical_path/genblk1[94].INV/O
                         net (fo=1, routed)           0.048    17.786    critical_path/connection_95
    SLICE_X42Y156        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    17.824 r  critical_path/genblk1[95].INV/O
                         net (fo=1, routed)           0.107    17.931    critical_path/connection_96
    SLICE_X41Y156        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    17.969 f  critical_path/genblk1[96].INV/O
                         net (fo=1, routed)           0.157    18.126    critical_path/connection_97
    SLICE_X41Y155        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    18.164 r  critical_path/genblk1[97].INV/O
                         net (fo=1, routed)           0.048    18.212    critical_path/connection_98
    SLICE_X41Y155        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    18.251 f  critical_path/genblk1[98].INV/O
                         net (fo=2, routed)           0.050    18.301    critical_path/connection_99
    SLICE_X41Y155        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039    18.340 r  critical_path/genblk1[99].INV/O
                         net (fo=3, routed)           0.105    18.445    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X41Y154        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040    18.485 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.112    18.597    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X41Y154        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.625    14.095    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X41Y154        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.353    13.742    
                         clock uncertainty           -0.077    13.665    
    SLICE_X41Y154        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027    13.692    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                         -18.597    
  -------------------------------------------------------------------
                         slack                                 -4.905    

Slack (VIOLATED) :        -4.895ns  (required time - arrival time)
  Source:                 critical_path/start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.810ns  (logic 5.626ns (37.989%)  route 9.184ns (62.011%))
  Logic Levels:           100  (LUT1=100)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 14.096 - 10.000 ) 
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.793ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.723ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.843     3.778    critical_path/clk
    SLICE_X41Y158        FDRE                                         r  critical_path/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y158        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.874 r  critical_path/start_reg/Q
                         net (fo=4, routed)           0.054     3.928    critical_path/start
    SLICE_X41Y158        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.992 f  critical_path/genblk1[0].INV/O
                         net (fo=1, routed)           0.046     4.038    critical_path/connection_1
    SLICE_X41Y158        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     4.076 r  critical_path/genblk1[1].INV/O
                         net (fo=1, routed)           0.053     4.129    critical_path/connection_2
    SLICE_X41Y158        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     4.243 f  critical_path/genblk1[2].INV/O
                         net (fo=1, routed)           0.043     4.286    critical_path/connection_3
    SLICE_X41Y158        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.129     4.415 r  critical_path/genblk1[3].INV/O
                         net (fo=1, routed)           0.143     4.558    critical_path/connection_4
    SLICE_X41Y156        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.598 f  critical_path/genblk1[4].INV/O
                         net (fo=1, routed)           0.046     4.644    critical_path/connection_5
    SLICE_X41Y156        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     4.682 r  critical_path/genblk1[5].INV/O
                         net (fo=1, routed)           0.104     4.786    critical_path/connection_6
    SLICE_X41Y156        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.825 f  critical_path/genblk1[6].INV/O
                         net (fo=1, routed)           0.101     4.926    critical_path/connection_7
    SLICE_X41Y156        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     4.965 r  critical_path/genblk1[7].INV/O
                         net (fo=1, routed)           0.102     5.067    critical_path/connection_8
    SLICE_X41Y157        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     5.182 f  critical_path/genblk1[8].INV/O
                         net (fo=1, routed)           0.048     5.230    critical_path/connection_9
    SLICE_X41Y157        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     5.319 r  critical_path/genblk1[9].INV/O
                         net (fo=1, routed)           0.188     5.507    critical_path/connection_10
    SLICE_X40Y157        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.571 f  critical_path/genblk1[10].INV/O
                         net (fo=1, routed)           0.044     5.615    critical_path/connection_11
    SLICE_X40Y157        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     5.678 r  critical_path/genblk1[11].INV/O
                         net (fo=1, routed)           0.104     5.782    critical_path/connection_12
    SLICE_X40Y156        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.846 f  critical_path/genblk1[12].INV/O
                         net (fo=1, routed)           0.046     5.892    critical_path/connection_13
    SLICE_X40Y156        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.930 r  critical_path/genblk1[13].INV/O
                         net (fo=1, routed)           0.097     6.027    critical_path/connection_14
    SLICE_X40Y156        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     6.125 f  critical_path/genblk1[14].INV/O
                         net (fo=1, routed)           0.098     6.223    critical_path/connection_15
    SLICE_X40Y157        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     6.262 r  critical_path/genblk1[15].INV/O
                         net (fo=1, routed)           0.096     6.358    critical_path/connection_16
    SLICE_X39Y157        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     6.396 f  critical_path/genblk1[16].INV/O
                         net (fo=1, routed)           0.051     6.447    critical_path/connection_17
    SLICE_X39Y157        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101     6.548 r  critical_path/genblk1[17].INV/O
                         net (fo=1, routed)           0.102     6.650    critical_path/connection_18
    SLICE_X40Y157        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     6.688 f  critical_path/genblk1[18].INV/O
                         net (fo=1, routed)           0.049     6.737    critical_path/connection_19
    SLICE_X40Y157        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     6.837 r  critical_path/genblk1[19].INV/O
                         net (fo=1, routed)           0.049     6.886    critical_path/connection_20
    SLICE_X40Y157        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     6.950 f  critical_path/genblk1[20].INV/O
                         net (fo=1, routed)           0.047     6.997    critical_path/connection_21
    SLICE_X40Y157        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     7.036 r  critical_path/genblk1[21].INV/O
                         net (fo=1, routed)           0.201     7.237    critical_path/connection_22
    SLICE_X41Y157        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     7.276 f  critical_path/genblk1[22].INV/O
                         net (fo=1, routed)           0.048     7.324    critical_path/connection_23
    SLICE_X41Y157        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     7.445 r  critical_path/genblk1[23].INV/O
                         net (fo=1, routed)           0.183     7.628    critical_path/connection_24
    SLICE_X41Y158        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     7.667 f  critical_path/genblk1[24].INV/O
                         net (fo=1, routed)           0.055     7.722    critical_path/connection_25
    SLICE_X41Y157        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     7.820 r  critical_path/genblk1[25].INV/O
                         net (fo=1, routed)           0.098     7.918    critical_path/connection_26
    SLICE_X41Y157        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     7.981 f  critical_path/genblk1[26].INV/O
                         net (fo=1, routed)           0.098     8.079    critical_path/connection_27
    SLICE_X41Y157        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     8.142 r  critical_path/genblk1[27].INV/O
                         net (fo=1, routed)           0.169     8.311    critical_path/connection_28
    SLICE_X42Y157        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     8.377 f  critical_path/genblk1[28].INV/O
                         net (fo=1, routed)           0.050     8.427    critical_path/connection_29
    SLICE_X42Y157        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     8.466 r  critical_path/genblk1[29].INV/O
                         net (fo=1, routed)           0.103     8.569    critical_path/connection_30
    SLICE_X42Y157        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     8.607 f  critical_path/genblk1[30].INV/O
                         net (fo=1, routed)           0.051     8.658    critical_path/connection_31
    SLICE_X42Y157        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101     8.759 r  critical_path/genblk1[31].INV/O
                         net (fo=1, routed)           0.202     8.961    critical_path/connection_32
    SLICE_X42Y158        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     9.000 f  critical_path/genblk1[32].INV/O
                         net (fo=1, routed)           0.102     9.102    critical_path/connection_33
    SLICE_X42Y158        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     9.140 r  critical_path/genblk1[33].INV/O
                         net (fo=1, routed)           0.051     9.191    critical_path/connection_34
    SLICE_X42Y158        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     9.232 f  critical_path/genblk1[34].INV/O
                         net (fo=1, routed)           0.160     9.392    critical_path/connection_35
    SLICE_X41Y158        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     9.432 r  critical_path/genblk1[35].INV/O
                         net (fo=1, routed)           0.106     9.538    critical_path/connection_36
    SLICE_X41Y158        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     9.602 f  critical_path/genblk1[36].INV/O
                         net (fo=1, routed)           0.100     9.702    critical_path/connection_37
    SLICE_X41Y159        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     9.742 r  critical_path/genblk1[37].INV/O
                         net (fo=1, routed)           0.049     9.791    critical_path/connection_38
    SLICE_X41Y159        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     9.855 f  critical_path/genblk1[38].INV/O
                         net (fo=1, routed)           0.104     9.959    critical_path/connection_39
    SLICE_X41Y159        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     9.999 r  critical_path/genblk1[39].INV/O
                         net (fo=1, routed)           0.046    10.045    critical_path/connection_40
    SLICE_X41Y159        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    10.083 f  critical_path/genblk1[40].INV/O
                         net (fo=1, routed)           0.103    10.186    critical_path/connection_41
    SLICE_X41Y159        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039    10.225 r  critical_path/genblk1[41].INV/O
                         net (fo=1, routed)           0.099    10.324    critical_path/connection_42
    SLICE_X41Y158        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.124    10.448 f  critical_path/genblk1[42].INV/O
                         net (fo=1, routed)           0.189    10.637    critical_path/connection_43
    SLICE_X41Y156        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063    10.700 r  critical_path/genblk1[43].INV/O
                         net (fo=1, routed)           0.148    10.848    critical_path/connection_44
    SLICE_X40Y156        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    10.887 f  critical_path/genblk1[44].INV/O
                         net (fo=1, routed)           0.101    10.988    critical_path/connection_45
    SLICE_X40Y156        LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118    11.106 r  critical_path/genblk1[45].INV/O
                         net (fo=1, routed)           0.138    11.244    critical_path/connection_46
    SLICE_X40Y157        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138    11.382 f  critical_path/genblk1[46].INV/O
                         net (fo=1, routed)           0.183    11.565    critical_path/connection_47
    SLICE_X40Y157        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.121    11.686 r  critical_path/genblk1[47].INV/O
                         net (fo=1, routed)           0.134    11.820    critical_path/connection_48
    SLICE_X39Y157        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100    11.920 f  critical_path/genblk1[48].INV/O
                         net (fo=1, routed)           0.102    12.022    critical_path/connection_49
    SLICE_X40Y157        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064    12.086 r  critical_path/genblk1[49].INV/O
                         net (fo=1, routed)           0.097    12.183    critical_path/connection_50
    SLICE_X39Y157        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    12.221 f  critical_path/genblk1[50].INV/O
                         net (fo=1, routed)           0.155    12.376    critical_path/connection_51
    SLICE_X39Y158        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062    12.438 r  critical_path/genblk1[51].INV/O
                         net (fo=1, routed)           0.051    12.489    critical_path/connection_52
    SLICE_X39Y158        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041    12.530 f  critical_path/genblk1[52].INV/O
                         net (fo=1, routed)           0.050    12.580    critical_path/connection_53
    SLICE_X39Y158        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    12.619 r  critical_path/genblk1[53].INV/O
                         net (fo=1, routed)           0.102    12.721    critical_path/connection_54
    SLICE_X39Y158        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062    12.783 f  critical_path/genblk1[54].INV/O
                         net (fo=1, routed)           0.049    12.832    critical_path/connection_55
    SLICE_X39Y158        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    12.870 r  critical_path/genblk1[55].INV/O
                         net (fo=1, routed)           0.047    12.917    critical_path/connection_56
    SLICE_X39Y158        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    12.956 f  critical_path/genblk1[56].INV/O
                         net (fo=1, routed)           0.176    13.132    critical_path/connection_57
    SLICE_X39Y156        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066    13.198 r  critical_path/genblk1[57].INV/O
                         net (fo=1, routed)           0.050    13.248    critical_path/connection_58
    SLICE_X39Y156        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    13.287 f  critical_path/genblk1[58].INV/O
                         net (fo=1, routed)           0.102    13.389    critical_path/connection_59
    SLICE_X39Y156        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062    13.451 r  critical_path/genblk1[59].INV/O
                         net (fo=1, routed)           0.047    13.498    critical_path/connection_60
    SLICE_X39Y156        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    13.537 f  critical_path/genblk1[60].INV/O
                         net (fo=1, routed)           0.048    13.585    critical_path/connection_61
    SLICE_X39Y156        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    13.623 r  critical_path/genblk1[61].INV/O
                         net (fo=1, routed)           0.055    13.678    critical_path/connection_62
    SLICE_X39Y155        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    13.717 f  critical_path/genblk1[62].INV/O
                         net (fo=1, routed)           0.154    13.871    critical_path/connection_63
    SLICE_X40Y156        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039    13.910 r  critical_path/genblk1[63].INV/O
                         net (fo=1, routed)           0.048    13.958    critical_path/connection_64
    SLICE_X40Y156        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    13.996 f  critical_path/genblk1[64].INV/O
                         net (fo=1, routed)           0.048    14.044    critical_path/connection_65
    SLICE_X40Y156        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    14.083 r  critical_path/genblk1[65].INV/O
                         net (fo=1, routed)           0.102    14.185    critical_path/connection_66
    SLICE_X39Y156        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113    14.298 f  critical_path/genblk1[66].INV/O
                         net (fo=1, routed)           0.104    14.402    critical_path/connection_67
    SLICE_X39Y157        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    14.440 r  critical_path/genblk1[67].INV/O
                         net (fo=1, routed)           0.104    14.544    critical_path/connection_68
    SLICE_X38Y157        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039    14.583 f  critical_path/genblk1[68].INV/O
                         net (fo=1, routed)           0.048    14.631    critical_path/connection_69
    SLICE_X38Y157        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    14.669 r  critical_path/genblk1[69].INV/O
                         net (fo=1, routed)           0.048    14.717    critical_path/connection_70
    SLICE_X38Y157        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    14.756 f  critical_path/genblk1[70].INV/O
                         net (fo=1, routed)           0.046    14.802    critical_path/connection_71
    SLICE_X38Y157        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039    14.841 r  critical_path/genblk1[71].INV/O
                         net (fo=1, routed)           0.045    14.886    critical_path/connection_72
    SLICE_X38Y157        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    14.924 f  critical_path/genblk1[72].INV/O
                         net (fo=1, routed)           0.103    15.027    critical_path/connection_73
    SLICE_X38Y158        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    15.066 r  critical_path/genblk1[73].INV/O
                         net (fo=1, routed)           0.046    15.112    critical_path/connection_74
    SLICE_X38Y158        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    15.150 f  critical_path/genblk1[74].INV/O
                         net (fo=1, routed)           0.111    15.261    critical_path/connection_75
    SLICE_X40Y158        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    15.300 r  critical_path/genblk1[75].INV/O
                         net (fo=1, routed)           0.047    15.347    critical_path/connection_76
    SLICE_X40Y158        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    15.386 f  critical_path/genblk1[76].INV/O
                         net (fo=1, routed)           0.046    15.432    critical_path/connection_77
    SLICE_X40Y158        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    15.470 r  critical_path/genblk1[77].INV/O
                         net (fo=1, routed)           0.102    15.572    critical_path/connection_78
    SLICE_X40Y159        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    15.610 f  critical_path/genblk1[78].INV/O
                         net (fo=1, routed)           0.150    15.760    critical_path/connection_79
    SLICE_X41Y159        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    15.798 r  critical_path/genblk1[79].INV/O
                         net (fo=1, routed)           0.109    15.907    critical_path/connection_80
    SLICE_X42Y159        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    15.945 f  critical_path/genblk1[80].INV/O
                         net (fo=1, routed)           0.055    16.000    critical_path/connection_81
    SLICE_X42Y158        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    16.039 r  critical_path/genblk1[81].INV/O
                         net (fo=1, routed)           0.104    16.143    critical_path/connection_82
    SLICE_X42Y159        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    16.182 f  critical_path/genblk1[82].INV/O
                         net (fo=1, routed)           0.049    16.231    critical_path/connection_83
    SLICE_X42Y159        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    16.269 r  critical_path/genblk1[83].INV/O
                         net (fo=1, routed)           0.046    16.315    critical_path/connection_84
    SLICE_X42Y159        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038    16.353 f  critical_path/genblk1[84].INV/O
                         net (fo=1, routed)           0.051    16.404    critical_path/connection_85
    SLICE_X42Y159        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041    16.445 r  critical_path/genblk1[85].INV/O
                         net (fo=1, routed)           0.110    16.555    critical_path/connection_86
    SLICE_X42Y158        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    16.593 f  critical_path/genblk1[86].INV/O
                         net (fo=1, routed)           0.104    16.697    critical_path/connection_87
    SLICE_X42Y157        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    16.810 r  critical_path/genblk1[87].INV/O
                         net (fo=1, routed)           0.049    16.859    critical_path/connection_88
    SLICE_X42Y157        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    16.897 f  critical_path/genblk1[88].INV/O
                         net (fo=1, routed)           0.103    17.000    critical_path/connection_89
    SLICE_X42Y158        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    17.064 r  critical_path/genblk1[89].INV/O
                         net (fo=1, routed)           0.113    17.177    critical_path/connection_90
    SLICE_X41Y158        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    17.215 f  critical_path/genblk1[90].INV/O
                         net (fo=1, routed)           0.053    17.268    critical_path/connection_91
    SLICE_X41Y157        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040    17.308 r  critical_path/genblk1[91].INV/O
                         net (fo=1, routed)           0.046    17.354    critical_path/connection_92
    SLICE_X41Y157        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    17.392 f  critical_path/genblk1[92].INV/O
                         net (fo=1, routed)           0.107    17.499    critical_path/connection_93
    SLICE_X41Y155        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    17.537 r  critical_path/genblk1[93].INV/O
                         net (fo=1, routed)           0.162    17.699    critical_path/connection_94
    SLICE_X42Y156        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    17.738 f  critical_path/genblk1[94].INV/O
                         net (fo=1, routed)           0.048    17.786    critical_path/connection_95
    SLICE_X42Y156        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    17.824 r  critical_path/genblk1[95].INV/O
                         net (fo=1, routed)           0.107    17.931    critical_path/connection_96
    SLICE_X41Y156        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    17.969 f  critical_path/genblk1[96].INV/O
                         net (fo=1, routed)           0.157    18.126    critical_path/connection_97
    SLICE_X41Y155        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    18.164 r  critical_path/genblk1[97].INV/O
                         net (fo=1, routed)           0.048    18.212    critical_path/connection_98
    SLICE_X41Y155        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    18.251 f  critical_path/genblk1[98].INV/O
                         net (fo=2, routed)           0.050    18.301    critical_path/connection_99
    SLICE_X41Y155        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039    18.340 r  critical_path/genblk1[99].INV/O
                         net (fo=3, routed)           0.247    18.588    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X41Y155        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.626    14.096    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X41Y155        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>
                         clock pessimism             -0.353    13.743    
                         clock uncertainty           -0.077    13.666    
    SLICE_X41Y155        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    13.693    aging_sensor_top/ila_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         13.693    
                         arrival time                         -18.588    
  -------------------------------------------------------------------
                         slack                                 -4.895    

Slack (VIOLATED) :        -4.851ns  (required time - arrival time)
  Source:                 critical_path/start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.765ns  (logic 5.666ns (38.375%)  route 9.099ns (61.625%))
  Logic Levels:           101  (LUT1=100 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 14.095 - 10.000 ) 
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.793ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.723ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.843     3.778    critical_path/clk
    SLICE_X41Y158        FDRE                                         r  critical_path/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y158        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.874 r  critical_path/start_reg/Q
                         net (fo=4, routed)           0.054     3.928    critical_path/start
    SLICE_X41Y158        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.992 f  critical_path/genblk1[0].INV/O
                         net (fo=1, routed)           0.046     4.038    critical_path/connection_1
    SLICE_X41Y158        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     4.076 r  critical_path/genblk1[1].INV/O
                         net (fo=1, routed)           0.053     4.129    critical_path/connection_2
    SLICE_X41Y158        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     4.243 f  critical_path/genblk1[2].INV/O
                         net (fo=1, routed)           0.043     4.286    critical_path/connection_3
    SLICE_X41Y158        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.129     4.415 r  critical_path/genblk1[3].INV/O
                         net (fo=1, routed)           0.143     4.558    critical_path/connection_4
    SLICE_X41Y156        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.598 f  critical_path/genblk1[4].INV/O
                         net (fo=1, routed)           0.046     4.644    critical_path/connection_5
    SLICE_X41Y156        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     4.682 r  critical_path/genblk1[5].INV/O
                         net (fo=1, routed)           0.104     4.786    critical_path/connection_6
    SLICE_X41Y156        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.825 f  critical_path/genblk1[6].INV/O
                         net (fo=1, routed)           0.101     4.926    critical_path/connection_7
    SLICE_X41Y156        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     4.965 r  critical_path/genblk1[7].INV/O
                         net (fo=1, routed)           0.102     5.067    critical_path/connection_8
    SLICE_X41Y157        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     5.182 f  critical_path/genblk1[8].INV/O
                         net (fo=1, routed)           0.048     5.230    critical_path/connection_9
    SLICE_X41Y157        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     5.319 r  critical_path/genblk1[9].INV/O
                         net (fo=1, routed)           0.188     5.507    critical_path/connection_10
    SLICE_X40Y157        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.571 f  critical_path/genblk1[10].INV/O
                         net (fo=1, routed)           0.044     5.615    critical_path/connection_11
    SLICE_X40Y157        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     5.678 r  critical_path/genblk1[11].INV/O
                         net (fo=1, routed)           0.104     5.782    critical_path/connection_12
    SLICE_X40Y156        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.846 f  critical_path/genblk1[12].INV/O
                         net (fo=1, routed)           0.046     5.892    critical_path/connection_13
    SLICE_X40Y156        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.930 r  critical_path/genblk1[13].INV/O
                         net (fo=1, routed)           0.097     6.027    critical_path/connection_14
    SLICE_X40Y156        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     6.125 f  critical_path/genblk1[14].INV/O
                         net (fo=1, routed)           0.098     6.223    critical_path/connection_15
    SLICE_X40Y157        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     6.262 r  critical_path/genblk1[15].INV/O
                         net (fo=1, routed)           0.096     6.358    critical_path/connection_16
    SLICE_X39Y157        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     6.396 f  critical_path/genblk1[16].INV/O
                         net (fo=1, routed)           0.051     6.447    critical_path/connection_17
    SLICE_X39Y157        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101     6.548 r  critical_path/genblk1[17].INV/O
                         net (fo=1, routed)           0.102     6.650    critical_path/connection_18
    SLICE_X40Y157        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     6.688 f  critical_path/genblk1[18].INV/O
                         net (fo=1, routed)           0.049     6.737    critical_path/connection_19
    SLICE_X40Y157        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     6.837 r  critical_path/genblk1[19].INV/O
                         net (fo=1, routed)           0.049     6.886    critical_path/connection_20
    SLICE_X40Y157        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     6.950 f  critical_path/genblk1[20].INV/O
                         net (fo=1, routed)           0.047     6.997    critical_path/connection_21
    SLICE_X40Y157        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     7.036 r  critical_path/genblk1[21].INV/O
                         net (fo=1, routed)           0.201     7.237    critical_path/connection_22
    SLICE_X41Y157        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     7.276 f  critical_path/genblk1[22].INV/O
                         net (fo=1, routed)           0.048     7.324    critical_path/connection_23
    SLICE_X41Y157        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     7.445 r  critical_path/genblk1[23].INV/O
                         net (fo=1, routed)           0.183     7.628    critical_path/connection_24
    SLICE_X41Y158        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     7.667 f  critical_path/genblk1[24].INV/O
                         net (fo=1, routed)           0.055     7.722    critical_path/connection_25
    SLICE_X41Y157        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     7.820 r  critical_path/genblk1[25].INV/O
                         net (fo=1, routed)           0.098     7.918    critical_path/connection_26
    SLICE_X41Y157        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     7.981 f  critical_path/genblk1[26].INV/O
                         net (fo=1, routed)           0.098     8.079    critical_path/connection_27
    SLICE_X41Y157        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     8.142 r  critical_path/genblk1[27].INV/O
                         net (fo=1, routed)           0.169     8.311    critical_path/connection_28
    SLICE_X42Y157        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     8.377 f  critical_path/genblk1[28].INV/O
                         net (fo=1, routed)           0.050     8.427    critical_path/connection_29
    SLICE_X42Y157        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     8.466 r  critical_path/genblk1[29].INV/O
                         net (fo=1, routed)           0.103     8.569    critical_path/connection_30
    SLICE_X42Y157        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     8.607 f  critical_path/genblk1[30].INV/O
                         net (fo=1, routed)           0.051     8.658    critical_path/connection_31
    SLICE_X42Y157        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101     8.759 r  critical_path/genblk1[31].INV/O
                         net (fo=1, routed)           0.202     8.961    critical_path/connection_32
    SLICE_X42Y158        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     9.000 f  critical_path/genblk1[32].INV/O
                         net (fo=1, routed)           0.102     9.102    critical_path/connection_33
    SLICE_X42Y158        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     9.140 r  critical_path/genblk1[33].INV/O
                         net (fo=1, routed)           0.051     9.191    critical_path/connection_34
    SLICE_X42Y158        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     9.232 f  critical_path/genblk1[34].INV/O
                         net (fo=1, routed)           0.160     9.392    critical_path/connection_35
    SLICE_X41Y158        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     9.432 r  critical_path/genblk1[35].INV/O
                         net (fo=1, routed)           0.106     9.538    critical_path/connection_36
    SLICE_X41Y158        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     9.602 f  critical_path/genblk1[36].INV/O
                         net (fo=1, routed)           0.100     9.702    critical_path/connection_37
    SLICE_X41Y159        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     9.742 r  critical_path/genblk1[37].INV/O
                         net (fo=1, routed)           0.049     9.791    critical_path/connection_38
    SLICE_X41Y159        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     9.855 f  critical_path/genblk1[38].INV/O
                         net (fo=1, routed)           0.104     9.959    critical_path/connection_39
    SLICE_X41Y159        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     9.999 r  critical_path/genblk1[39].INV/O
                         net (fo=1, routed)           0.046    10.045    critical_path/connection_40
    SLICE_X41Y159        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    10.083 f  critical_path/genblk1[40].INV/O
                         net (fo=1, routed)           0.103    10.186    critical_path/connection_41
    SLICE_X41Y159        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039    10.225 r  critical_path/genblk1[41].INV/O
                         net (fo=1, routed)           0.099    10.324    critical_path/connection_42
    SLICE_X41Y158        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.124    10.448 f  critical_path/genblk1[42].INV/O
                         net (fo=1, routed)           0.189    10.637    critical_path/connection_43
    SLICE_X41Y156        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063    10.700 r  critical_path/genblk1[43].INV/O
                         net (fo=1, routed)           0.148    10.848    critical_path/connection_44
    SLICE_X40Y156        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    10.887 f  critical_path/genblk1[44].INV/O
                         net (fo=1, routed)           0.101    10.988    critical_path/connection_45
    SLICE_X40Y156        LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118    11.106 r  critical_path/genblk1[45].INV/O
                         net (fo=1, routed)           0.138    11.244    critical_path/connection_46
    SLICE_X40Y157        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138    11.382 f  critical_path/genblk1[46].INV/O
                         net (fo=1, routed)           0.183    11.565    critical_path/connection_47
    SLICE_X40Y157        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.121    11.686 r  critical_path/genblk1[47].INV/O
                         net (fo=1, routed)           0.134    11.820    critical_path/connection_48
    SLICE_X39Y157        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100    11.920 f  critical_path/genblk1[48].INV/O
                         net (fo=1, routed)           0.102    12.022    critical_path/connection_49
    SLICE_X40Y157        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064    12.086 r  critical_path/genblk1[49].INV/O
                         net (fo=1, routed)           0.097    12.183    critical_path/connection_50
    SLICE_X39Y157        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    12.221 f  critical_path/genblk1[50].INV/O
                         net (fo=1, routed)           0.155    12.376    critical_path/connection_51
    SLICE_X39Y158        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062    12.438 r  critical_path/genblk1[51].INV/O
                         net (fo=1, routed)           0.051    12.489    critical_path/connection_52
    SLICE_X39Y158        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041    12.530 f  critical_path/genblk1[52].INV/O
                         net (fo=1, routed)           0.050    12.580    critical_path/connection_53
    SLICE_X39Y158        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    12.619 r  critical_path/genblk1[53].INV/O
                         net (fo=1, routed)           0.102    12.721    critical_path/connection_54
    SLICE_X39Y158        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062    12.783 f  critical_path/genblk1[54].INV/O
                         net (fo=1, routed)           0.049    12.832    critical_path/connection_55
    SLICE_X39Y158        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    12.870 r  critical_path/genblk1[55].INV/O
                         net (fo=1, routed)           0.047    12.917    critical_path/connection_56
    SLICE_X39Y158        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    12.956 f  critical_path/genblk1[56].INV/O
                         net (fo=1, routed)           0.176    13.132    critical_path/connection_57
    SLICE_X39Y156        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066    13.198 r  critical_path/genblk1[57].INV/O
                         net (fo=1, routed)           0.050    13.248    critical_path/connection_58
    SLICE_X39Y156        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    13.287 f  critical_path/genblk1[58].INV/O
                         net (fo=1, routed)           0.102    13.389    critical_path/connection_59
    SLICE_X39Y156        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062    13.451 r  critical_path/genblk1[59].INV/O
                         net (fo=1, routed)           0.047    13.498    critical_path/connection_60
    SLICE_X39Y156        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    13.537 f  critical_path/genblk1[60].INV/O
                         net (fo=1, routed)           0.048    13.585    critical_path/connection_61
    SLICE_X39Y156        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    13.623 r  critical_path/genblk1[61].INV/O
                         net (fo=1, routed)           0.055    13.678    critical_path/connection_62
    SLICE_X39Y155        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    13.717 f  critical_path/genblk1[62].INV/O
                         net (fo=1, routed)           0.154    13.871    critical_path/connection_63
    SLICE_X40Y156        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039    13.910 r  critical_path/genblk1[63].INV/O
                         net (fo=1, routed)           0.048    13.958    critical_path/connection_64
    SLICE_X40Y156        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    13.996 f  critical_path/genblk1[64].INV/O
                         net (fo=1, routed)           0.048    14.044    critical_path/connection_65
    SLICE_X40Y156        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    14.083 r  critical_path/genblk1[65].INV/O
                         net (fo=1, routed)           0.102    14.185    critical_path/connection_66
    SLICE_X39Y156        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113    14.298 f  critical_path/genblk1[66].INV/O
                         net (fo=1, routed)           0.104    14.402    critical_path/connection_67
    SLICE_X39Y157        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    14.440 r  critical_path/genblk1[67].INV/O
                         net (fo=1, routed)           0.104    14.544    critical_path/connection_68
    SLICE_X38Y157        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039    14.583 f  critical_path/genblk1[68].INV/O
                         net (fo=1, routed)           0.048    14.631    critical_path/connection_69
    SLICE_X38Y157        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    14.669 r  critical_path/genblk1[69].INV/O
                         net (fo=1, routed)           0.048    14.717    critical_path/connection_70
    SLICE_X38Y157        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    14.756 f  critical_path/genblk1[70].INV/O
                         net (fo=1, routed)           0.046    14.802    critical_path/connection_71
    SLICE_X38Y157        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039    14.841 r  critical_path/genblk1[71].INV/O
                         net (fo=1, routed)           0.045    14.886    critical_path/connection_72
    SLICE_X38Y157        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    14.924 f  critical_path/genblk1[72].INV/O
                         net (fo=1, routed)           0.103    15.027    critical_path/connection_73
    SLICE_X38Y158        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    15.066 r  critical_path/genblk1[73].INV/O
                         net (fo=1, routed)           0.046    15.112    critical_path/connection_74
    SLICE_X38Y158        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    15.150 f  critical_path/genblk1[74].INV/O
                         net (fo=1, routed)           0.111    15.261    critical_path/connection_75
    SLICE_X40Y158        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    15.300 r  critical_path/genblk1[75].INV/O
                         net (fo=1, routed)           0.047    15.347    critical_path/connection_76
    SLICE_X40Y158        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    15.386 f  critical_path/genblk1[76].INV/O
                         net (fo=1, routed)           0.046    15.432    critical_path/connection_77
    SLICE_X40Y158        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    15.470 r  critical_path/genblk1[77].INV/O
                         net (fo=1, routed)           0.102    15.572    critical_path/connection_78
    SLICE_X40Y159        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    15.610 f  critical_path/genblk1[78].INV/O
                         net (fo=1, routed)           0.150    15.760    critical_path/connection_79
    SLICE_X41Y159        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    15.798 r  critical_path/genblk1[79].INV/O
                         net (fo=1, routed)           0.109    15.907    critical_path/connection_80
    SLICE_X42Y159        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    15.945 f  critical_path/genblk1[80].INV/O
                         net (fo=1, routed)           0.055    16.000    critical_path/connection_81
    SLICE_X42Y158        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    16.039 r  critical_path/genblk1[81].INV/O
                         net (fo=1, routed)           0.104    16.143    critical_path/connection_82
    SLICE_X42Y159        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    16.182 f  critical_path/genblk1[82].INV/O
                         net (fo=1, routed)           0.049    16.231    critical_path/connection_83
    SLICE_X42Y159        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    16.269 r  critical_path/genblk1[83].INV/O
                         net (fo=1, routed)           0.046    16.315    critical_path/connection_84
    SLICE_X42Y159        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038    16.353 f  critical_path/genblk1[84].INV/O
                         net (fo=1, routed)           0.051    16.404    critical_path/connection_85
    SLICE_X42Y159        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041    16.445 r  critical_path/genblk1[85].INV/O
                         net (fo=1, routed)           0.110    16.555    critical_path/connection_86
    SLICE_X42Y158        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    16.593 f  critical_path/genblk1[86].INV/O
                         net (fo=1, routed)           0.104    16.697    critical_path/connection_87
    SLICE_X42Y157        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    16.810 r  critical_path/genblk1[87].INV/O
                         net (fo=1, routed)           0.049    16.859    critical_path/connection_88
    SLICE_X42Y157        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    16.897 f  critical_path/genblk1[88].INV/O
                         net (fo=1, routed)           0.103    17.000    critical_path/connection_89
    SLICE_X42Y158        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    17.064 r  critical_path/genblk1[89].INV/O
                         net (fo=1, routed)           0.113    17.177    critical_path/connection_90
    SLICE_X41Y158        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    17.215 f  critical_path/genblk1[90].INV/O
                         net (fo=1, routed)           0.053    17.268    critical_path/connection_91
    SLICE_X41Y157        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040    17.308 r  critical_path/genblk1[91].INV/O
                         net (fo=1, routed)           0.046    17.354    critical_path/connection_92
    SLICE_X41Y157        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    17.392 f  critical_path/genblk1[92].INV/O
                         net (fo=1, routed)           0.107    17.499    critical_path/connection_93
    SLICE_X41Y155        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    17.537 r  critical_path/genblk1[93].INV/O
                         net (fo=1, routed)           0.162    17.699    critical_path/connection_94
    SLICE_X42Y156        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    17.738 f  critical_path/genblk1[94].INV/O
                         net (fo=1, routed)           0.048    17.786    critical_path/connection_95
    SLICE_X42Y156        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    17.824 r  critical_path/genblk1[95].INV/O
                         net (fo=1, routed)           0.107    17.931    critical_path/connection_96
    SLICE_X41Y156        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    17.969 f  critical_path/genblk1[96].INV/O
                         net (fo=1, routed)           0.157    18.126    critical_path/connection_97
    SLICE_X41Y155        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    18.164 r  critical_path/genblk1[97].INV/O
                         net (fo=1, routed)           0.048    18.212    critical_path/connection_98
    SLICE_X41Y155        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    18.251 f  critical_path/genblk1[98].INV/O
                         net (fo=2, routed)           0.050    18.301    critical_path/connection_99
    SLICE_X41Y155        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039    18.340 r  critical_path/genblk1[99].INV/O
                         net (fo=3, routed)           0.105    18.445    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X41Y154        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040    18.485 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.058    18.543    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X41Y154        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.625    14.095    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X41Y154        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.353    13.742    
                         clock uncertainty           -0.077    13.665    
    SLICE_X41Y154        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    13.692    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                         -18.543    
  -------------------------------------------------------------------
                         slack                                 -4.851    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 sysmon/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 2.348ns (55.945%)  route 1.849ns (44.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 14.150 - 10.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.793ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.723ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.934     3.869    sysmon/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  sysmon/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DO[0])
                                                      2.153     6.022 r  sysmon/inst/inst_sysmon/DO[0]
                         net (fo=3, routed)           1.512     7.534    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X46Y145        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.195     7.729 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.337     8.066    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X46Y145        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.680    14.150    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X46Y145        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.410    13.740    
                         clock uncertainty           -0.077    13.663    
    SLICE_X46Y145        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    13.690    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 sysmon/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reader/timeout_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 2.446ns (59.627%)  route 1.656ns (40.373%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 14.146 - 10.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.793ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.723ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.934     3.869    sysmon/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  sysmon/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.000 r  sysmon/inst/inst_sysmon/DRDY
                         net (fo=13, routed)          1.051     7.051    temp_reader/drdy
    SLICE_X44Y146        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     7.218 r  temp_reader/timeout_cnt[13]_i_5/O
                         net (fo=1, routed)           0.217     7.435    temp_reader/timeout_cnt[13]_i_5_n_0
    SLICE_X44Y146        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     7.583 r  temp_reader/timeout_cnt[13]_i_1/O
                         net (fo=14, routed)          0.388     7.971    temp_reader/timeout_cnt[0]
    SLICE_X45Y145        FDCE                                         r  temp_reader/timeout_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.676    14.146    temp_reader/clk
    SLICE_X45Y145        FDCE                                         r  temp_reader/timeout_cnt_reg[8]/C
                         clock pessimism             -0.410    13.736    
                         clock uncertainty           -0.077    13.659    
    SLICE_X45Y145        FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042    13.617    temp_reader/timeout_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.617    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 sysmon/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reader/timeout_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 2.446ns (59.641%)  route 1.655ns (40.359%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 14.146 - 10.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.793ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.723ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.934     3.869    sysmon/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  sysmon/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.000 r  sysmon/inst/inst_sysmon/DRDY
                         net (fo=13, routed)          1.051     7.051    temp_reader/drdy
    SLICE_X44Y146        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     7.218 r  temp_reader/timeout_cnt[13]_i_5/O
                         net (fo=1, routed)           0.217     7.435    temp_reader/timeout_cnt[13]_i_5_n_0
    SLICE_X44Y146        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     7.583 r  temp_reader/timeout_cnt[13]_i_1/O
                         net (fo=14, routed)          0.387     7.970    temp_reader/timeout_cnt[0]
    SLICE_X45Y145        FDCE                                         r  temp_reader/timeout_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.676    14.146    temp_reader/clk
    SLICE_X45Y145        FDCE                                         r  temp_reader/timeout_cnt_reg[10]/C
                         clock pessimism             -0.410    13.736    
                         clock uncertainty           -0.077    13.659    
    SLICE_X45Y145        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042    13.617    temp_reader/timeout_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.617    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 sysmon/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reader/timeout_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 2.446ns (59.641%)  route 1.655ns (40.359%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 14.146 - 10.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.793ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.723ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.934     3.869    sysmon/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  sysmon/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.000 r  sysmon/inst/inst_sysmon/DRDY
                         net (fo=13, routed)          1.051     7.051    temp_reader/drdy
    SLICE_X44Y146        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     7.218 r  temp_reader/timeout_cnt[13]_i_5/O
                         net (fo=1, routed)           0.217     7.435    temp_reader/timeout_cnt[13]_i_5_n_0
    SLICE_X44Y146        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     7.583 r  temp_reader/timeout_cnt[13]_i_1/O
                         net (fo=14, routed)          0.387     7.970    temp_reader/timeout_cnt[0]
    SLICE_X45Y145        FDCE                                         r  temp_reader/timeout_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.676    14.146    temp_reader/clk
    SLICE_X45Y145        FDCE                                         r  temp_reader/timeout_cnt_reg[7]/C
                         clock pessimism             -0.410    13.736    
                         clock uncertainty           -0.077    13.659    
    SLICE_X45Y145        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042    13.617    temp_reader/timeout_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.617    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 sysmon/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reader/timeout_cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 2.446ns (59.641%)  route 1.655ns (40.359%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 14.146 - 10.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.793ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.723ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.934     3.869    sysmon/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  sysmon/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.000 r  sysmon/inst/inst_sysmon/DRDY
                         net (fo=13, routed)          1.051     7.051    temp_reader/drdy
    SLICE_X44Y146        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     7.218 r  temp_reader/timeout_cnt[13]_i_5/O
                         net (fo=1, routed)           0.217     7.435    temp_reader/timeout_cnt[13]_i_5_n_0
    SLICE_X44Y146        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     7.583 r  temp_reader/timeout_cnt[13]_i_1/O
                         net (fo=14, routed)          0.387     7.970    temp_reader/timeout_cnt[0]
    SLICE_X45Y145        FDCE                                         r  temp_reader/timeout_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.676    14.146    temp_reader/clk
    SLICE_X45Y145        FDCE                                         r  temp_reader/timeout_cnt_reg[9]/C
                         clock pessimism             -0.410    13.736    
                         clock uncertainty           -0.077    13.659    
    SLICE_X45Y145        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.042    13.617    temp_reader/timeout_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.617    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 sysmon/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 2.348ns (56.756%)  route 1.789ns (43.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 14.150 - 10.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.793ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.723ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.934     3.869    sysmon/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  sysmon/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DO[0])
                                                      2.153     6.022 r  sysmon/inst/inst_sysmon/DO[0]
                         net (fo=3, routed)           1.512     7.534    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X46Y145        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.195     7.729 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.277     8.006    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X46Y145        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.680    14.150    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X46Y145        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.410    13.740    
                         clock uncertainty           -0.077    13.663    
    SLICE_X46Y145        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027    13.690    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  5.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.981%)  route 0.064ns (62.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Net Delay (Source):      0.954ns (routing 0.401ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.447ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.954     2.233    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X52Y133        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y133        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.272 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=3, routed)           0.064     2.335    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X52Y135        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.079     1.961    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X52Y135        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.289     2.250    
    SLICE_X52Y135        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.297    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (38.877%)  route 0.061ns (61.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      0.928ns (routing 0.401ns, distribution 0.527ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.447ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.928     2.207    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X40Y130        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y130        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.246 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=3, routed)           0.061     2.307    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y130        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.050     1.932    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y130        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.287     2.219    
    SLICE_X39Y130        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.266    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.040ns (38.345%)  route 0.064ns (61.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    -0.282ns
  Clock Net Delay (Source):      0.961ns (routing 0.401ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.447ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.961     2.240    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X52Y132        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y132        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.280 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=3, routed)           0.064     2.344    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X51Y132        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.092     1.974    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X51Y132        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.282     2.256    
    SLICE_X51Y132        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.303    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.289%)  route 0.092ns (69.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    -0.319ns
  Clock Net Delay (Source):      0.927ns (routing 0.401ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.447ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.927     2.206    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X41Y141        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y141        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.246 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=3, routed)           0.092     2.338    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y140        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.048     1.930    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y140        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.319     2.249    
    SLICE_X42Y140        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.296    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DINADIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.040ns (27.475%)  route 0.106ns (72.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Net Delay (Source):      0.928ns (routing 0.401ns, distribution 0.527ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.447ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.928     2.207    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X42Y142        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.247 r  aging_sensor_top/ila_0/<hidden>/<hidden>
                         net (fo=2, routed)           0.106     2.352    ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X2Y56         RAMB18E2                                     r  ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.115     1.997    ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y56         RAMB18E2                                     r  ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.317     2.314    
    RAMB18_X2Y56         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[1])
                                                     -0.005     2.309    ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.355%)  route 0.063ns (61.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Net Delay (Source):      0.958ns (routing 0.401ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.447ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.958     2.237    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X52Y131        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y131        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.276 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=3, routed)           0.063     2.338    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X51Y131        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.083     1.965    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X51Y131        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.283     2.248    
    SLICE_X51Y131        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.295    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.391%)  route 0.043ns (44.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    -0.285ns
  Clock Net Delay (Source):      0.891ns (routing 0.401ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.447ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.891     2.170    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X40Y111        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.209 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.027     2.236    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X40Y111        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     2.250 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.016     2.266    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X40Y111        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.009     1.891    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X40Y111        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.285     2.176    
    SLICE_X40Y111        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.222    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 temp_reader/timeout_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reader/timeout_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.285%)  route 0.042ns (43.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Net Delay (Source):      0.945ns (routing 0.401ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.447ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.945     2.224    temp_reader/clk
    SLICE_X45Y145        FDCE                                         r  temp_reader/timeout_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.263 r  temp_reader/timeout_cnt_reg[9]/Q
                         net (fo=5, routed)           0.027     2.290    temp_reader/timeout_cnt_reg_n_0_[9]
    SLICE_X45Y145        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     2.305 r  temp_reader/timeout_cnt[9]_i_1/O
                         net (fo=1, routed)           0.015     2.320    temp_reader/timeout_cnt[9]_i_1_n_0
    SLICE_X45Y145        FDCE                                         r  temp_reader/timeout_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.069     1.951    temp_reader/clk
    SLICE_X45Y145        FDCE                                         r  temp_reader/timeout_cnt_reg[9]/C
                         clock pessimism              0.279     2.230    
    SLICE_X45Y145        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.276    temp_reader/timeout_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.281%)  route 0.044ns (44.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Net Delay (Source):      0.923ns (routing 0.401ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.447ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.923     2.202    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y123        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y123        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.241 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.027     2.267    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y123        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.282 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.017     2.299    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y123        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.047     1.929    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y123        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.278     2.208    
    SLICE_X38Y123        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.254    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DINADIN[5]
                            (rising edge-triggered cell RAMB18E2 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.038ns (26.101%)  route 0.108ns (73.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Net Delay (Source):      0.931ns (routing 0.401ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.447ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.931     2.210    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X42Y138        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y138        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.248 r  aging_sensor_top/ila_0/<hidden>/<hidden>
                         net (fo=2, routed)           0.108     2.355    ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X2Y55         RAMB18E2                                     r  ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.115     1.997    ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y55         RAMB18E2                                     r  ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.317     2.314    
    RAMB18_X2Y55         RAMB18E2 (Hold_RAMB18E2_U_RAMB181_CLKARDCLK_DINADIN[5])
                                                     -0.005     2.309    ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK       n/a            4.000         10.000      6.000      SYSMONE4_X0Y0  sysmon/inst/inst_sysmon/DCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB18_X2Y52   ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB18_X2Y47   ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB18_X2Y48   ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB18_X3Y48   ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB18_X3Y54   ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB18_X3Y55   ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB18_X2Y58   ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB18_X2Y57   ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB18_X2Y56   ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  sysmon/inst/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  sysmon/inst/inst_sysmon/DCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X44Y130  aging_sensor_top/ila_0/<hidden>/<hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X44Y130  aging_sensor_top/ila_0/<hidden>/<hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X42Y136  aging_sensor_top/ila_0/<hidden>/<hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X42Y136  aging_sensor_top/ila_0/<hidden>/<hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X42Y136  aging_sensor_top/ila_0/<hidden>/<hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X42Y136  aging_sensor_top/ila_0/<hidden>/<hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X44Y130  aging_sensor_top/ila_0/<hidden>/<hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X44Y130  aging_sensor_top/ila_0/<hidden>/<hidden>
High Pulse Width  Slow    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  sysmon/inst/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  sysmon/inst/inst_sysmon/DCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X44Y130  aging_sensor_top/ila_0/<hidden>/<hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X44Y130  aging_sensor_top/ila_0/<hidden>/<hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X42Y136  aging_sensor_top/ila_0/<hidden>/<hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X42Y136  aging_sensor_top/ila_0/<hidden>/<hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X42Y136  aging_sensor_top/ila_0/<hidden>/<hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X42Y136  aging_sensor_top/ila_0/<hidden>/<hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X44Y130  aging_sensor_top/ila_0/<hidden>/<hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X44Y130  aging_sensor_top/ila_0/<hidden>/<hidden>



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       13.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.664ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.350ns (11.875%)  route 2.597ns (88.125%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.111ns (routing 1.209ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.111     8.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     8.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.704     8.954    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y101        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.150     9.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.297     9.401    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X42Y100        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     9.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.337     9.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X42Y96         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     9.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.259    11.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.101    
  -------------------------------------------------------------------
                         slack                                 13.664    

Slack (MET) :             20.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.757ns  (logic 5.279ns (68.051%)  route 2.478ns (31.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 53.463 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.861ns (routing 1.104ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.124    31.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X42Y94         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.179    31.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          1.354    32.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X44Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113    51.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.861    53.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]/C
                         clock pessimism              0.000    53.463    
                         clock uncertainty           -0.235    53.228    
    SLICE_X44Y92         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044    53.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]
  -------------------------------------------------------------------
                         required time                         53.184    
                         arrival time                         -32.757    
  -------------------------------------------------------------------
                         slack                                 20.426    

Slack (MET) :             20.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.757ns  (logic 5.279ns (68.051%)  route 2.478ns (31.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 53.463 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.861ns (routing 1.104ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.124    31.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X42Y94         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.179    31.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          1.354    32.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X44Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113    51.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.861    53.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/C
                         clock pessimism              0.000    53.463    
                         clock uncertainty           -0.235    53.228    
    SLICE_X44Y92         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044    53.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]
  -------------------------------------------------------------------
                         required time                         53.184    
                         arrival time                         -32.757    
  -------------------------------------------------------------------
                         slack                                 20.426    

Slack (MET) :             20.427ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.757ns  (logic 5.279ns (68.051%)  route 2.478ns (31.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 53.463 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.861ns (routing 1.104ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.124    31.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X42Y94         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.179    31.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          1.354    32.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X44Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113    51.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.861    53.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/C
                         clock pessimism              0.000    53.463    
                         clock uncertainty           -0.235    53.228    
    SLICE_X44Y92         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043    53.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]
  -------------------------------------------------------------------
                         required time                         53.185    
                         arrival time                         -32.757    
  -------------------------------------------------------------------
                         slack                                 20.427    

Slack (MET) :             20.427ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.757ns  (logic 5.279ns (68.051%)  route 2.478ns (31.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 53.463 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.861ns (routing 1.104ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.124    31.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X42Y94         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.179    31.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          1.354    32.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X44Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113    51.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.861    53.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/C
                         clock pessimism              0.000    53.463    
                         clock uncertainty           -0.235    53.228    
    SLICE_X44Y92         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.043    53.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]
  -------------------------------------------------------------------
                         required time                         53.185    
                         arrival time                         -32.757    
  -------------------------------------------------------------------
                         slack                                 20.427    

Slack (MET) :             20.464ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.642ns  (logic 5.189ns (78.129%)  route 1.453ns (21.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 52.385 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.066ns (routing 0.610ns, distribution 0.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.715    30.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X42Y93         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.089    30.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.737    31.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837    51.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.066    52.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]/C
                         clock pessimism              0.000    52.385    
                         clock uncertainty           -0.235    52.149    
    SLICE_X42Y96         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.044    52.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         52.105    
                         arrival time                         -31.642    
  -------------------------------------------------------------------
                         slack                                 20.464    

Slack (MET) :             20.464ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.642ns  (logic 5.189ns (78.129%)  route 1.453ns (21.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 52.385 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.066ns (routing 0.610ns, distribution 0.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.715    30.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X42Y93         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.089    30.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.737    31.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837    51.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.066    52.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/C
                         clock pessimism              0.000    52.385    
                         clock uncertainty           -0.235    52.149    
    SLICE_X42Y96         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.044    52.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                         52.105    
                         arrival time                         -31.642    
  -------------------------------------------------------------------
                         slack                                 20.464    

Slack (MET) :             20.544ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.567ns  (logic 5.194ns (79.089%)  route 1.373ns (20.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 52.372 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.053ns (routing 0.610ns, distribution 0.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.677    30.777    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X42Y94         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.094    30.871 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.697    31.567    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X44Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837    51.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.053    52.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/C
                         clock pessimism              0.000    52.372    
                         clock uncertainty           -0.235    52.136    
    SLICE_X44Y95         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.025    52.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]
  -------------------------------------------------------------------
                         required time                         52.111    
                         arrival time                         -31.567    
  -------------------------------------------------------------------
                         slack                                 20.544    

Slack (MET) :             20.544ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.567ns  (logic 5.194ns (79.089%)  route 1.373ns (20.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 52.372 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.053ns (routing 0.610ns, distribution 0.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.677    30.777    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X42Y94         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.094    30.871 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.697    31.567    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X44Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837    51.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.053    52.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13]/C
                         clock pessimism              0.000    52.372    
                         clock uncertainty           -0.235    52.136    
    SLICE_X44Y95         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.025    52.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13]
  -------------------------------------------------------------------
                         required time                         52.111    
                         arrival time                         -31.567    
  -------------------------------------------------------------------
                         slack                                 20.544    

Slack (MET) :             20.544ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.567ns  (logic 5.194ns (79.089%)  route 1.373ns (20.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 52.372 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.053ns (routing 0.610ns, distribution 0.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.677    30.777    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X42Y94         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.094    30.871 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.697    31.567    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X44Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837    51.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.053    52.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]/C
                         clock pessimism              0.000    52.372    
                         clock uncertainty           -0.235    52.136    
    SLICE_X44Y95         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.025    52.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]
  -------------------------------------------------------------------
                         required time                         52.111    
                         arrival time                         -31.567    
  -------------------------------------------------------------------
                         slack                                 20.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.098%)  route 0.066ns (62.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.631ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    4.221ns
  Clock Net Delay (Source):      1.069ns (routing 0.610ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.677ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.069     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X41Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/Q
                         net (fo=6, routed)           0.066     2.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp
    SLICE_X41Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.209     6.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X41Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
                         clock pessimism             -4.221     2.410    
    SLICE_X41Y111        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.062ns (47.328%)  route 0.069ns (52.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.618ns
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    4.192ns
  Clock Net Delay (Source):      1.061ns (routing 0.610ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.677ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.061     2.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X47Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y115        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.052     2.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[13]
    SLICE_X46Y115        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.494 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[12]_i_1/O
                         net (fo=1, routed)           0.017     2.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_3
    SLICE_X46Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.196     6.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X46Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism             -4.192     2.426    
    SLICE_X46Y115        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.371%)  route 0.064ns (62.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.618ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    4.226ns
  Clock Net Delay (Source):      1.062ns (routing 0.610ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.677ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.062     2.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.064     2.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[6]
    SLICE_X48Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.196     6.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
                         clock pessimism             -4.226     2.392    
    SLICE_X48Y109        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.436%)  route 0.042ns (43.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.601ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    4.230ns
  Clock Net Delay (Source):      1.046ns (routing 0.610ns, distribution 0.436ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.677ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.046     2.365    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/Q
                         net (fo=3, routed)           0.027     2.431    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[30]
    SLICE_X45Y94         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[30]_i_1/O
                         net (fo=1, routed)           0.015     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[30]_i_1_n_0
    SLICE_X45Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.179     6.601    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/C
                         clock pessimism             -4.230     2.371    
    SLICE_X45Y94         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.391%)  route 0.043ns (44.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.607ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    4.232ns
  Clock Net Delay (Source):      1.051ns (routing 0.610ns, distribution 0.441ns)
  Clock Net Delay (Destination): 1.185ns (routing 0.677ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.051     2.370    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/Q
                         net (fo=3, routed)           0.027     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[16]
    SLICE_X43Y93         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     2.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[16]_i_1/O
                         net (fo=1, routed)           0.016     2.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[16]_i_1_n_0
    SLICE_X43Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.185     6.607    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/C
                         clock pessimism             -4.232     2.376    
    SLICE_X43Y93         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.391%)  route 0.043ns (44.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.610ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    4.232ns
  Clock Net Delay (Source):      1.054ns (routing 0.610ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.188ns (routing 0.677ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.054     2.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.412 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/Q
                         net (fo=2, routed)           0.027     2.438    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]
    SLICE_X43Y97         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     2.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.016     2.468    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X43Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.188     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism             -4.232     2.379    
    SLICE_X43Y97         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.250%)  route 0.047ns (46.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.609ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    4.232ns
  Clock Net Delay (Source):      1.053ns (routing 0.610ns, distribution 0.443ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.677ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.053     2.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/Q
                         net (fo=4, routed)           0.030     2.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[5]
    SLICE_X43Y96         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     2.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.017     2.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[5]_i_1_n_0
    SLICE_X43Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.187     6.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/C
                         clock pessimism             -4.232     2.378    
    SLICE_X43Y96         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.062ns (62.000%)  route 0.038ns (38.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.627ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    4.233ns
  Clock Net Delay (Source):      1.070ns (routing 0.610ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.677ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.070     2.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X41Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.023     2.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]
    SLICE_X41Y111        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     2.474 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[0]_i_1/O
                         net (fo=1, routed)           0.015     2.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[0]_i_1_n_0
    SLICE_X41Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.205     6.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X41Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
                         clock pessimism             -4.233     2.395    
    SLICE_X41Y111        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.062ns (62.000%)  route 0.038ns (38.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.612ns
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    4.231ns
  Clock Net Delay (Source):      1.056ns (routing 0.610ns, distribution 0.446ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.677ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.056     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X43Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y111        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.023     2.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[1]
    SLICE_X43Y111        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     2.460 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__0/O
                         net (fo=1, routed)           0.015     2.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__0_n_0
    SLICE_X43Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.190     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X43Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/C
                         clock pessimism             -4.231     2.381    
    SLICE_X43Y111        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.427    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.061ns (60.396%)  route 0.040ns (39.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.618ns
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    4.233ns
  Clock Net Delay (Source):      1.061ns (routing 0.610ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.677ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.061     2.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X46Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/Q
                         net (fo=1, routed)           0.024     2.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[14][3]
    SLICE_X46Y114        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     2.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[2]_i_1__1/O
                         net (fo=1, routed)           0.016     2.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_13
    SLICE_X46Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.196     6.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X46Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/C
                         clock pessimism             -4.233     2.386    
    SLICE_X46Y114        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         50.000      48.501     BUFGCE_X0Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X50Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_in
  To Clock:  sys_clk_in

Setup :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.889ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_in rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.369ns (9.442%)  route 3.539ns (90.558%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.786ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.715ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.010     3.044    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y119        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.137 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=247, routed)         3.487     6.624    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y142        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     6.798 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.010     6.808    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y142        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     6.883 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.000     6.883    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y142        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     6.910 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.042     6.952    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y142        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.855    12.734    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y142        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.226    12.960    
                         clock uncertainty           -0.035    12.925    
    SLICE_X52Y142        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    12.952    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                          -6.952    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_in rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.317ns (8.355%)  route 3.477ns (91.645%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.786ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.715ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.010     3.044    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y119        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.137 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=247, routed)         3.411     6.548    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X47Y141        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116     6.664 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.018     6.682    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X47Y141        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     6.762 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.000     6.762    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X47Y141        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     6.790 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.048     6.838    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X47Y141        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.852    12.731    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X47Y141        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.226    12.957    
                         clock uncertainty           -0.035    12.922    
    SLICE_X47Y141        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027    12.949    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         12.949    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_in rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.234ns (6.385%)  route 3.431ns (93.615%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.786ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.715ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.010     3.044    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y119        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.137 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=247, routed)         3.379     6.516    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y140        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     6.555 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.010     6.565    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y140        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     6.640 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.000     6.640    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y140        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     6.667 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.042     6.709    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y140        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.857    12.736    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y140        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.226    12.962    
                         clock uncertainty           -0.035    12.927    
    SLICE_X52Y140        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    12.954    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         12.954    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_in rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.369ns (10.222%)  route 3.241ns (89.778%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.735 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.786ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.715ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.010     3.044    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y119        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.137 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=247, routed)         3.189     6.326    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y141        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     6.500 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.010     6.510    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y141        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     6.585 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.000     6.585    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y141        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     6.612 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.042     6.654    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y141        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.856    12.735    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y141        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.226    12.961    
                         clock uncertainty           -0.035    12.926    
    SLICE_X52Y141        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    12.953    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_in rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.374ns (10.516%)  route 3.183ns (89.484%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.786ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.715ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.010     3.044    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y119        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.137 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=247, routed)         3.130     6.267    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y138        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     6.445 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.011     6.456    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y138        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     6.532 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.000     6.532    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y138        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     6.559 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.042     6.601    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y138        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.859    12.738    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y138        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.226    12.964    
                         clock uncertainty           -0.035    12.929    
    SLICE_X52Y138        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    12.956    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_in rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.369ns (10.574%)  route 3.121ns (89.426%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.735 - 10.000 ) 
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.786ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.715ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.111     3.145    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X46Y121        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.241 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=155, routed)         2.805     6.046    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X47Y137        LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.126     6.172 f  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=3, routed)           0.239     6.411    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X47Y137        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     6.558 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.077     6.635    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X47Y137        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.856    12.735    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X47Y137        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.295    13.030    
                         clock uncertainty           -0.035    12.995    
    SLICE_X47Y137        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027    13.022    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         13.022    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_in rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.310ns (8.955%)  route 3.152ns (91.045%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.786ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.715ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.111     3.145    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X46Y121        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.241 f  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=155, routed)         2.805     6.046    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X47Y137        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     6.146 f  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=3, routed)           0.287     6.433    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X45Y137        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     6.547 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.060     6.607    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X45Y137        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.846    12.725    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X45Y137        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.295    13.020    
                         clock uncertainty           -0.035    12.985    
    SLICE_X45Y137        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    13.012    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         13.012    
                         arrival time                          -6.607    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_in rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.315ns (9.020%)  route 3.177ns (90.980%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 12.746 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.786ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.715ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.010     3.044    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y119        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.137 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=247, routed)         3.114     6.251    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X51Y139        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.115     6.366 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.014     6.380    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X51Y139        MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.079     6.459 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.000     6.459    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X51Y139        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     6.487 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.049     6.536    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X51Y139        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.867    12.746    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X51Y139        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.226    12.972    
                         clock uncertainty           -0.035    12.937    
    SLICE_X51Y139        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027    12.964    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         12.964    
                         arrival time                          -6.536    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_in rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.235ns (6.807%)  route 3.218ns (93.193%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.786ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.715ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.010     3.044    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y119        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.137 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=247, routed)         3.166     6.303    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y139        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.040     6.343 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.010     6.353    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y139        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     6.428 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.000     6.428    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y139        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     6.455 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.042     6.497    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y139        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.858    12.737    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X52Y139        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.226    12.963    
                         clock uncertainty           -0.035    12.928    
    SLICE_X52Y139        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    12.955    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                          -6.497    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_in rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.296ns (8.724%)  route 3.097ns (91.276%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.786ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.715ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.111     3.145    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X46Y121        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.241 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=155, routed)         2.805     6.046    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X47Y137        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     6.146 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=3, routed)           0.232     6.378    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X45Y137        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     6.478 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.060     6.538    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X45Y137        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.846    12.725    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X45Y137        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.295    13.020    
                         clock uncertainty           -0.035    12.985    
    SLICE_X45Y137        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    13.012    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         13.012    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                  6.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.073ns (40.897%)  route 0.105ns (59.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.718ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      1.839ns (routing 0.715ns, distribution 1.124ns)
  Clock Net Delay (Destination): 2.153ns (routing 0.786ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.839     2.718    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y138        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     2.791 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=25, routed)          0.105     2.897    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X44Y138        SRLC32E                                      r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.153     3.187    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X44Y138        SRLC32E                                      r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.295     2.892    
    SLICE_X44Y138        SRLC32E (Hold_A6LUT_SLICEM_CLK_CE)
                                                     -0.011     2.881    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.073ns (40.897%)  route 0.105ns (59.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.718ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      1.839ns (routing 0.715ns, distribution 1.124ns)
  Clock Net Delay (Destination): 2.153ns (routing 0.786ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.839     2.718    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y138        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     2.791 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=25, routed)          0.105     2.897    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X44Y138        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.153     3.187    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X44Y138        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.295     2.892    
    SLICE_X44Y138        SRL16E (Hold_A5LUT_SLICEM_CLK_CE)
                                                     -0.011     2.881    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.073ns (40.897%)  route 0.105ns (59.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.718ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      1.839ns (routing 0.715ns, distribution 1.124ns)
  Clock Net Delay (Destination): 2.153ns (routing 0.786ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.839     2.718    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y138        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     2.791 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=25, routed)          0.105     2.897    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X44Y138        SRLC32E                                      r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.153     3.187    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X44Y138        SRLC32E                                      r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.295     2.892    
    SLICE_X44Y138        SRLC32E (Hold_B6LUT_SLICEM_CLK_CE)
                                                     -0.011     2.881    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.073ns (40.897%)  route 0.105ns (59.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.718ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      1.839ns (routing 0.715ns, distribution 1.124ns)
  Clock Net Delay (Destination): 2.153ns (routing 0.786ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.839     2.718    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y138        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     2.791 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=25, routed)          0.105     2.897    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X44Y138        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.153     3.187    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X44Y138        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.295     2.892    
    SLICE_X44Y138        SRL16E (Hold_B5LUT_SLICEM_CLK_CE)
                                                     -0.011     2.881    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.073ns (40.897%)  route 0.105ns (59.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.718ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      1.839ns (routing 0.715ns, distribution 1.124ns)
  Clock Net Delay (Destination): 2.153ns (routing 0.786ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.839     2.718    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y138        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     2.791 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=25, routed)          0.105     2.897    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X44Y138        SRLC32E                                      r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.153     3.187    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X44Y138        SRLC32E                                      r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.295     2.892    
    SLICE_X44Y138        SRLC32E (Hold_C6LUT_SLICEM_CLK_CE)
                                                     -0.011     2.881    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.073ns (40.897%)  route 0.105ns (59.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.718ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      1.839ns (routing 0.715ns, distribution 1.124ns)
  Clock Net Delay (Destination): 2.153ns (routing 0.786ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.839     2.718    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y138        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     2.791 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=25, routed)          0.105     2.897    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X44Y138        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.153     3.187    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X44Y138        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.295     2.892    
    SLICE_X44Y138        SRL16E (Hold_C5LUT_SLICEM_CLK_CE)
                                                     -0.011     2.881    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.073ns (40.897%)  route 0.105ns (59.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.718ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      1.839ns (routing 0.715ns, distribution 1.124ns)
  Clock Net Delay (Destination): 2.153ns (routing 0.786ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.839     2.718    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y138        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     2.791 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=25, routed)          0.105     2.897    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X44Y138        SRLC32E                                      r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.153     3.187    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X44Y138        SRLC32E                                      r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.295     2.892    
    SLICE_X44Y138        SRLC32E (Hold_D6LUT_SLICEM_CLK_CE)
                                                     -0.011     2.881    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.073ns (40.897%)  route 0.105ns (59.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.718ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      1.839ns (routing 0.715ns, distribution 1.124ns)
  Clock Net Delay (Destination): 2.153ns (routing 0.786ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.839     2.718    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y138        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     2.791 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=25, routed)          0.105     2.897    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X44Y138        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.153     3.187    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X44Y138        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.295     2.892    
    SLICE_X44Y138        SRL16E (Hold_D5LUT_SLICEM_CLK_CE)
                                                     -0.011     2.881    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.096ns (31.377%)  route 0.210ns (68.623%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.805ns (routing 0.715ns, distribution 1.090ns)
  Clock Net Delay (Destination): 2.112ns (routing 0.786ns, distribution 1.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.805     2.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X43Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y114        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     2.754 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/Q
                         net (fo=13, routed)          0.198     2.952    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X45Y120        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.026     2.978 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.012     2.990    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X45Y120        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.112     3.146    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X45Y120        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.226     2.920    
    SLICE_X45Y120        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.053     2.973    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.973    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.070ns (35.462%)  route 0.127ns (64.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.152ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      1.853ns (routing 0.715ns, distribution 1.138ns)
  Clock Net Delay (Destination): 2.118ns (routing 0.786ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.853     2.732    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X50Y142        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y142        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.070     2.802 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.127     2.930    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X51Y143        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.118     3.152    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X51Y143        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.295     2.857    
    SLICE_X51Y143        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.055     2.912    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.912    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     MMCME4_ADV/PSCLK    n/a            2.222         10.000      7.778      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/PSCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y52   ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y47   ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y48   ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X3Y48   ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X3Y54   ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X3Y55   ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y58   ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y57   ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y56   ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    MMCME4_ADV/PSCLK    n/a            1.111         5.000       3.889      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME4_ADV/PSCLK    n/a            1.111         5.000       3.889      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/PSCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X47Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X47Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X47Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X47Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X47Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X47Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X47Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X47Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    MMCME4_ADV/PSCLK    n/a            1.111         5.000       3.889      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/PSCLK
High Pulse Width  Fast    MMCME4_ADV/PSCLK    n/a            1.111         5.000       3.889      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/PSCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X47Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X47Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X47Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X47Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X47Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X47Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X47Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X47Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  phase_clk_clk_wiz_0
  To Clock:  clk_en_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 aging_sensor/FF1/C
                            (rising edge-triggered cell FDCE clocked by phase_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor/FF3/D
                            (rising edge-triggered cell FDCE clocked by clk_en_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_en_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_en_clk_wiz_0 rise@2.778ns - phase_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.260ns (52.108%)  route 0.239ns (47.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns = ( 6.993 - 2.778 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.645ns (routing 1.259ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.744ns (routing 1.005ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phase_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.913    clock_gen/inst/phase_clk_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.941 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.645     4.586    aging_sensor/psclk
    SLICE_X40Y157        FDCE                                         r  aging_sensor/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y157        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.682 r  aging_sensor/FF1/Q
                         net (fo=1, routed)           0.217     4.899    aging_sensor/ff1
    SLICE_X41Y156        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     5.063 r  aging_sensor/XOR1/O
                         net (fo=1, routed)           0.022     5.085    aging_sensor/xor_out
    SLICE_X41Y156        FDCE                                         r  aging_sensor/FF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     2.778 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     4.352    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     4.996 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     5.225    clock_gen/inst/clk_en_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.249 r  clock_gen/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.744     6.993    aging_sensor/clk_en
    SLICE_X41Y156        FDCE                                         r  aging_sensor/FF3/C
                         clock pessimism             -0.567     6.426    
                         clock uncertainty           -0.197     6.228    
    SLICE_X41Y156        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.255    aging_sensor/FF3
  -------------------------------------------------------------------
                         required time                          6.255    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                  1.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.329ns  (arrival time - required time)
  Source:                 aging_sensor/FF1/C
                            (rising edge-triggered cell FDCE clocked by phase_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor/FF3/D
                            (rising edge-triggered cell FDCE clocked by clk_en_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_en_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.222ns  (clk_en_clk_wiz_0 rise@2.778ns - phase_clk_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.193ns  (logic 0.087ns (45.078%)  route 0.106ns (54.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 4.788 - 2.778 ) 
    Source Clock Delay      (SCD):    2.587ns = ( 12.587 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.305ns (routing 0.642ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.626ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phase_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886    10.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230    11.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    11.265    clock_gen/inst/phase_clk_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    11.282 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.305    12.587    aging_sensor/psclk
    SLICE_X40Y157        FDCE                                         r  aging_sensor/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y157        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    12.626 r  aging_sensor/FF1/Q
                         net (fo=1, routed)           0.100    12.726    aging_sensor/ff1
    SLICE_X41Y156        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.048    12.774 r  aging_sensor/XOR1/O
                         net (fo=1, routed)           0.006    12.780    aging_sensor/xor_out
    SLICE_X41Y156        FDCE                                         r  aging_sensor/FF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     2.778 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     3.770    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     3.475 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     3.641    clock_gen/inst/clk_en_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.660 r  clock_gen/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.128     4.788    aging_sensor/clk_en
    SLICE_X41Y156        FDCE                                         r  aging_sensor/FF3/C
                         clock pessimism              0.419     5.207    
                         clock uncertainty            0.197     5.404    
    SLICE_X41Y156        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     5.451    aging_sensor/FF3
  -------------------------------------------------------------------
                         required time                         -5.451    
                         arrival time                          12.780    
  -------------------------------------------------------------------
                         slack                                  7.329    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_clk_wiz_0
  To Clock:  clk_en_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.823ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 aging_sensor/FF2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor/FF3/D
                            (rising edge-triggered cell FDCE clocked by clk_en_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_en_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_en_clk_wiz_0 rise@2.778ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.233ns (59.608%)  route 0.158ns (40.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns = ( 6.993 - 2.778 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.836ns (routing 0.793ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.744ns (routing 1.005ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.836     3.771    aging_sensor/sclk
    SLICE_X41Y157        FDCE                                         r  aging_sensor/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     3.868 r  aging_sensor/FF2/Q
                         net (fo=4, routed)           0.136     4.004    aging_sensor/ff1_out
    SLICE_X41Y156        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     4.140 r  aging_sensor/XOR1/O
                         net (fo=1, routed)           0.022     4.162    aging_sensor/xor_out
    SLICE_X41Y156        FDCE                                         r  aging_sensor/FF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     2.778 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     4.352    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     4.996 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     5.225    clock_gen/inst/clk_en_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.249 r  clock_gen/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.744     6.993    aging_sensor/clk_en
    SLICE_X41Y156        FDCE                                         r  aging_sensor/FF3/C
                         clock pessimism             -0.567     6.426    
                         clock uncertainty           -0.197     6.228    
    SLICE_X41Y156        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.255    aging_sensor/FF3
  -------------------------------------------------------------------
                         required time                          6.255    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                  2.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.823ns  (arrival time - required time)
  Source:                 aging_sensor/FF2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor/FF3/D
                            (rising edge-triggered cell FDCE clocked by clk_en_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_en_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.222ns  (clk_en_clk_wiz_0 rise@2.778ns - sys_clk_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.231ns  (logic 0.148ns (64.082%)  route 0.083ns (35.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 6.684 - 2.778 ) 
    Source Clock Delay      (SCD):    4.095ns = ( 14.095 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.625ns (routing 0.723ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.969ns (routing 1.102ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.625    14.095    aging_sensor/sclk
    SLICE_X41Y157        FDCE                                         r  aging_sensor/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071    14.166 r  aging_sensor/FF2/Q
                         net (fo=4, routed)           0.072    14.238    aging_sensor/ff1_out
    SLICE_X41Y156        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.077    14.315 r  aging_sensor/XOR1/O
                         net (fo=1, routed)           0.011    14.326    aging_sensor/xor_out
    SLICE_X41Y156        FDCE                                         r  aging_sensor/FF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     2.778 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     4.535    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     4.429 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     4.687    clock_gen/inst/clk_en_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.715 r  clock_gen/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.969     6.684    aging_sensor/clk_en
    SLICE_X41Y156        FDCE                                         r  aging_sensor/FF3/C
                         clock pessimism              0.567     7.251    
                         clock uncertainty            0.197     7.448    
    SLICE_X41Y156        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     7.503    aging_sensor/FF3
  -------------------------------------------------------------------
                         required time                         -7.503    
                         arrival time                          14.326    
  -------------------------------------------------------------------
                         slack                                  6.823    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_clk_wiz_0
  To Clock:  phase_clk_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -4.555ns,  Total Violation       -4.555ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.555ns  (required time - arrival time)
  Source:                 critical_path/start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor/FF1/D
                            (rising edge-triggered cell FDCE clocked by phase_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             phase_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (phase_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.853ns  (logic 5.626ns (37.879%)  route 9.227ns (62.121%))
  Logic Levels:           100  (LUT1=100)
  Clock Path Skew:        0.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.843ns (routing 0.793ns, distribution 1.050ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.150ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.843     3.778    critical_path/clk
    SLICE_X41Y158        FDRE                                         r  critical_path/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y158        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.874 r  critical_path/start_reg/Q
                         net (fo=4, routed)           0.054     3.928    critical_path/start
    SLICE_X41Y158        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.992 f  critical_path/genblk1[0].INV/O
                         net (fo=1, routed)           0.046     4.038    critical_path/connection_1
    SLICE_X41Y158        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     4.076 r  critical_path/genblk1[1].INV/O
                         net (fo=1, routed)           0.053     4.129    critical_path/connection_2
    SLICE_X41Y158        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     4.243 f  critical_path/genblk1[2].INV/O
                         net (fo=1, routed)           0.043     4.286    critical_path/connection_3
    SLICE_X41Y158        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.129     4.415 r  critical_path/genblk1[3].INV/O
                         net (fo=1, routed)           0.143     4.558    critical_path/connection_4
    SLICE_X41Y156        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.598 f  critical_path/genblk1[4].INV/O
                         net (fo=1, routed)           0.046     4.644    critical_path/connection_5
    SLICE_X41Y156        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     4.682 r  critical_path/genblk1[5].INV/O
                         net (fo=1, routed)           0.104     4.786    critical_path/connection_6
    SLICE_X41Y156        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.825 f  critical_path/genblk1[6].INV/O
                         net (fo=1, routed)           0.101     4.926    critical_path/connection_7
    SLICE_X41Y156        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     4.965 r  critical_path/genblk1[7].INV/O
                         net (fo=1, routed)           0.102     5.067    critical_path/connection_8
    SLICE_X41Y157        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     5.182 f  critical_path/genblk1[8].INV/O
                         net (fo=1, routed)           0.048     5.230    critical_path/connection_9
    SLICE_X41Y157        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     5.319 r  critical_path/genblk1[9].INV/O
                         net (fo=1, routed)           0.188     5.507    critical_path/connection_10
    SLICE_X40Y157        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.571 f  critical_path/genblk1[10].INV/O
                         net (fo=1, routed)           0.044     5.615    critical_path/connection_11
    SLICE_X40Y157        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     5.678 r  critical_path/genblk1[11].INV/O
                         net (fo=1, routed)           0.104     5.782    critical_path/connection_12
    SLICE_X40Y156        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     5.846 f  critical_path/genblk1[12].INV/O
                         net (fo=1, routed)           0.046     5.892    critical_path/connection_13
    SLICE_X40Y156        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.930 r  critical_path/genblk1[13].INV/O
                         net (fo=1, routed)           0.097     6.027    critical_path/connection_14
    SLICE_X40Y156        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     6.125 f  critical_path/genblk1[14].INV/O
                         net (fo=1, routed)           0.098     6.223    critical_path/connection_15
    SLICE_X40Y157        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     6.262 r  critical_path/genblk1[15].INV/O
                         net (fo=1, routed)           0.096     6.358    critical_path/connection_16
    SLICE_X39Y157        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     6.396 f  critical_path/genblk1[16].INV/O
                         net (fo=1, routed)           0.051     6.447    critical_path/connection_17
    SLICE_X39Y157        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101     6.548 r  critical_path/genblk1[17].INV/O
                         net (fo=1, routed)           0.102     6.650    critical_path/connection_18
    SLICE_X40Y157        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     6.688 f  critical_path/genblk1[18].INV/O
                         net (fo=1, routed)           0.049     6.737    critical_path/connection_19
    SLICE_X40Y157        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     6.837 r  critical_path/genblk1[19].INV/O
                         net (fo=1, routed)           0.049     6.886    critical_path/connection_20
    SLICE_X40Y157        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     6.950 f  critical_path/genblk1[20].INV/O
                         net (fo=1, routed)           0.047     6.997    critical_path/connection_21
    SLICE_X40Y157        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     7.036 r  critical_path/genblk1[21].INV/O
                         net (fo=1, routed)           0.201     7.237    critical_path/connection_22
    SLICE_X41Y157        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     7.276 f  critical_path/genblk1[22].INV/O
                         net (fo=1, routed)           0.048     7.324    critical_path/connection_23
    SLICE_X41Y157        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     7.445 r  critical_path/genblk1[23].INV/O
                         net (fo=1, routed)           0.183     7.628    critical_path/connection_24
    SLICE_X41Y158        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     7.667 f  critical_path/genblk1[24].INV/O
                         net (fo=1, routed)           0.055     7.722    critical_path/connection_25
    SLICE_X41Y157        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     7.820 r  critical_path/genblk1[25].INV/O
                         net (fo=1, routed)           0.098     7.918    critical_path/connection_26
    SLICE_X41Y157        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     7.981 f  critical_path/genblk1[26].INV/O
                         net (fo=1, routed)           0.098     8.079    critical_path/connection_27
    SLICE_X41Y157        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     8.142 r  critical_path/genblk1[27].INV/O
                         net (fo=1, routed)           0.169     8.311    critical_path/connection_28
    SLICE_X42Y157        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     8.377 f  critical_path/genblk1[28].INV/O
                         net (fo=1, routed)           0.050     8.427    critical_path/connection_29
    SLICE_X42Y157        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     8.466 r  critical_path/genblk1[29].INV/O
                         net (fo=1, routed)           0.103     8.569    critical_path/connection_30
    SLICE_X42Y157        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     8.607 f  critical_path/genblk1[30].INV/O
                         net (fo=1, routed)           0.051     8.658    critical_path/connection_31
    SLICE_X42Y157        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101     8.759 r  critical_path/genblk1[31].INV/O
                         net (fo=1, routed)           0.202     8.961    critical_path/connection_32
    SLICE_X42Y158        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     9.000 f  critical_path/genblk1[32].INV/O
                         net (fo=1, routed)           0.102     9.102    critical_path/connection_33
    SLICE_X42Y158        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     9.140 r  critical_path/genblk1[33].INV/O
                         net (fo=1, routed)           0.051     9.191    critical_path/connection_34
    SLICE_X42Y158        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     9.232 f  critical_path/genblk1[34].INV/O
                         net (fo=1, routed)           0.160     9.392    critical_path/connection_35
    SLICE_X41Y158        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     9.432 r  critical_path/genblk1[35].INV/O
                         net (fo=1, routed)           0.106     9.538    critical_path/connection_36
    SLICE_X41Y158        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     9.602 f  critical_path/genblk1[36].INV/O
                         net (fo=1, routed)           0.100     9.702    critical_path/connection_37
    SLICE_X41Y159        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     9.742 r  critical_path/genblk1[37].INV/O
                         net (fo=1, routed)           0.049     9.791    critical_path/connection_38
    SLICE_X41Y159        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     9.855 f  critical_path/genblk1[38].INV/O
                         net (fo=1, routed)           0.104     9.959    critical_path/connection_39
    SLICE_X41Y159        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     9.999 r  critical_path/genblk1[39].INV/O
                         net (fo=1, routed)           0.046    10.045    critical_path/connection_40
    SLICE_X41Y159        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    10.083 f  critical_path/genblk1[40].INV/O
                         net (fo=1, routed)           0.103    10.186    critical_path/connection_41
    SLICE_X41Y159        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039    10.225 r  critical_path/genblk1[41].INV/O
                         net (fo=1, routed)           0.099    10.324    critical_path/connection_42
    SLICE_X41Y158        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.124    10.448 f  critical_path/genblk1[42].INV/O
                         net (fo=1, routed)           0.189    10.637    critical_path/connection_43
    SLICE_X41Y156        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063    10.700 r  critical_path/genblk1[43].INV/O
                         net (fo=1, routed)           0.148    10.848    critical_path/connection_44
    SLICE_X40Y156        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    10.887 f  critical_path/genblk1[44].INV/O
                         net (fo=1, routed)           0.101    10.988    critical_path/connection_45
    SLICE_X40Y156        LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118    11.106 r  critical_path/genblk1[45].INV/O
                         net (fo=1, routed)           0.138    11.244    critical_path/connection_46
    SLICE_X40Y157        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138    11.382 f  critical_path/genblk1[46].INV/O
                         net (fo=1, routed)           0.183    11.565    critical_path/connection_47
    SLICE_X40Y157        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.121    11.686 r  critical_path/genblk1[47].INV/O
                         net (fo=1, routed)           0.134    11.820    critical_path/connection_48
    SLICE_X39Y157        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100    11.920 f  critical_path/genblk1[48].INV/O
                         net (fo=1, routed)           0.102    12.022    critical_path/connection_49
    SLICE_X40Y157        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064    12.086 r  critical_path/genblk1[49].INV/O
                         net (fo=1, routed)           0.097    12.183    critical_path/connection_50
    SLICE_X39Y157        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    12.221 f  critical_path/genblk1[50].INV/O
                         net (fo=1, routed)           0.155    12.376    critical_path/connection_51
    SLICE_X39Y158        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062    12.438 r  critical_path/genblk1[51].INV/O
                         net (fo=1, routed)           0.051    12.489    critical_path/connection_52
    SLICE_X39Y158        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041    12.530 f  critical_path/genblk1[52].INV/O
                         net (fo=1, routed)           0.050    12.580    critical_path/connection_53
    SLICE_X39Y158        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    12.619 r  critical_path/genblk1[53].INV/O
                         net (fo=1, routed)           0.102    12.721    critical_path/connection_54
    SLICE_X39Y158        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062    12.783 f  critical_path/genblk1[54].INV/O
                         net (fo=1, routed)           0.049    12.832    critical_path/connection_55
    SLICE_X39Y158        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    12.870 r  critical_path/genblk1[55].INV/O
                         net (fo=1, routed)           0.047    12.917    critical_path/connection_56
    SLICE_X39Y158        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    12.956 f  critical_path/genblk1[56].INV/O
                         net (fo=1, routed)           0.176    13.132    critical_path/connection_57
    SLICE_X39Y156        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066    13.198 r  critical_path/genblk1[57].INV/O
                         net (fo=1, routed)           0.050    13.248    critical_path/connection_58
    SLICE_X39Y156        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    13.287 f  critical_path/genblk1[58].INV/O
                         net (fo=1, routed)           0.102    13.389    critical_path/connection_59
    SLICE_X39Y156        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062    13.451 r  critical_path/genblk1[59].INV/O
                         net (fo=1, routed)           0.047    13.498    critical_path/connection_60
    SLICE_X39Y156        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    13.537 f  critical_path/genblk1[60].INV/O
                         net (fo=1, routed)           0.048    13.585    critical_path/connection_61
    SLICE_X39Y156        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    13.623 r  critical_path/genblk1[61].INV/O
                         net (fo=1, routed)           0.055    13.678    critical_path/connection_62
    SLICE_X39Y155        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    13.717 f  critical_path/genblk1[62].INV/O
                         net (fo=1, routed)           0.154    13.871    critical_path/connection_63
    SLICE_X40Y156        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039    13.910 r  critical_path/genblk1[63].INV/O
                         net (fo=1, routed)           0.048    13.958    critical_path/connection_64
    SLICE_X40Y156        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    13.996 f  critical_path/genblk1[64].INV/O
                         net (fo=1, routed)           0.048    14.044    critical_path/connection_65
    SLICE_X40Y156        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    14.083 r  critical_path/genblk1[65].INV/O
                         net (fo=1, routed)           0.102    14.185    critical_path/connection_66
    SLICE_X39Y156        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113    14.298 f  critical_path/genblk1[66].INV/O
                         net (fo=1, routed)           0.104    14.402    critical_path/connection_67
    SLICE_X39Y157        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    14.440 r  critical_path/genblk1[67].INV/O
                         net (fo=1, routed)           0.104    14.544    critical_path/connection_68
    SLICE_X38Y157        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039    14.583 f  critical_path/genblk1[68].INV/O
                         net (fo=1, routed)           0.048    14.631    critical_path/connection_69
    SLICE_X38Y157        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    14.669 r  critical_path/genblk1[69].INV/O
                         net (fo=1, routed)           0.048    14.717    critical_path/connection_70
    SLICE_X38Y157        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    14.756 f  critical_path/genblk1[70].INV/O
                         net (fo=1, routed)           0.046    14.802    critical_path/connection_71
    SLICE_X38Y157        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039    14.841 r  critical_path/genblk1[71].INV/O
                         net (fo=1, routed)           0.045    14.886    critical_path/connection_72
    SLICE_X38Y157        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    14.924 f  critical_path/genblk1[72].INV/O
                         net (fo=1, routed)           0.103    15.027    critical_path/connection_73
    SLICE_X38Y158        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    15.066 r  critical_path/genblk1[73].INV/O
                         net (fo=1, routed)           0.046    15.112    critical_path/connection_74
    SLICE_X38Y158        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    15.150 f  critical_path/genblk1[74].INV/O
                         net (fo=1, routed)           0.111    15.261    critical_path/connection_75
    SLICE_X40Y158        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    15.300 r  critical_path/genblk1[75].INV/O
                         net (fo=1, routed)           0.047    15.347    critical_path/connection_76
    SLICE_X40Y158        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    15.386 f  critical_path/genblk1[76].INV/O
                         net (fo=1, routed)           0.046    15.432    critical_path/connection_77
    SLICE_X40Y158        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    15.470 r  critical_path/genblk1[77].INV/O
                         net (fo=1, routed)           0.102    15.572    critical_path/connection_78
    SLICE_X40Y159        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    15.610 f  critical_path/genblk1[78].INV/O
                         net (fo=1, routed)           0.150    15.760    critical_path/connection_79
    SLICE_X41Y159        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    15.798 r  critical_path/genblk1[79].INV/O
                         net (fo=1, routed)           0.109    15.907    critical_path/connection_80
    SLICE_X42Y159        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    15.945 f  critical_path/genblk1[80].INV/O
                         net (fo=1, routed)           0.055    16.000    critical_path/connection_81
    SLICE_X42Y158        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039    16.039 r  critical_path/genblk1[81].INV/O
                         net (fo=1, routed)           0.104    16.143    critical_path/connection_82
    SLICE_X42Y159        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    16.182 f  critical_path/genblk1[82].INV/O
                         net (fo=1, routed)           0.049    16.231    critical_path/connection_83
    SLICE_X42Y159        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    16.269 r  critical_path/genblk1[83].INV/O
                         net (fo=1, routed)           0.046    16.315    critical_path/connection_84
    SLICE_X42Y159        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038    16.353 f  critical_path/genblk1[84].INV/O
                         net (fo=1, routed)           0.051    16.404    critical_path/connection_85
    SLICE_X42Y159        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041    16.445 r  critical_path/genblk1[85].INV/O
                         net (fo=1, routed)           0.110    16.555    critical_path/connection_86
    SLICE_X42Y158        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    16.593 f  critical_path/genblk1[86].INV/O
                         net (fo=1, routed)           0.104    16.697    critical_path/connection_87
    SLICE_X42Y157        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    16.810 r  critical_path/genblk1[87].INV/O
                         net (fo=1, routed)           0.049    16.859    critical_path/connection_88
    SLICE_X42Y157        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    16.897 f  critical_path/genblk1[88].INV/O
                         net (fo=1, routed)           0.103    17.000    critical_path/connection_89
    SLICE_X42Y158        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    17.064 r  critical_path/genblk1[89].INV/O
                         net (fo=1, routed)           0.113    17.177    critical_path/connection_90
    SLICE_X41Y158        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    17.215 f  critical_path/genblk1[90].INV/O
                         net (fo=1, routed)           0.053    17.268    critical_path/connection_91
    SLICE_X41Y157        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040    17.308 r  critical_path/genblk1[91].INV/O
                         net (fo=1, routed)           0.046    17.354    critical_path/connection_92
    SLICE_X41Y157        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    17.392 f  critical_path/genblk1[92].INV/O
                         net (fo=1, routed)           0.107    17.499    critical_path/connection_93
    SLICE_X41Y155        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038    17.537 r  critical_path/genblk1[93].INV/O
                         net (fo=1, routed)           0.162    17.699    critical_path/connection_94
    SLICE_X42Y156        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    17.738 f  critical_path/genblk1[94].INV/O
                         net (fo=1, routed)           0.048    17.786    critical_path/connection_95
    SLICE_X42Y156        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    17.824 r  critical_path/genblk1[95].INV/O
                         net (fo=1, routed)           0.107    17.931    critical_path/connection_96
    SLICE_X41Y156        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    17.969 f  critical_path/genblk1[96].INV/O
                         net (fo=1, routed)           0.157    18.126    critical_path/connection_97
    SLICE_X41Y155        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038    18.164 r  critical_path/genblk1[97].INV/O
                         net (fo=1, routed)           0.048    18.212    critical_path/connection_98
    SLICE_X41Y155        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    18.251 f  critical_path/genblk1[98].INV/O
                         net (fo=2, routed)           0.149    18.401    critical_path/connection_99
    SLICE_X40Y155        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039    18.440 r  critical_path/genblk1[99].INV_replica/O
                         net (fo=1, routed)           0.191    18.631    aging_sensor/critpath_repN_alias
    SLICE_X40Y157        FDCE                                         r  aging_sensor/FF1/D
  -------------------------------------------------------------------    -------------------

                         (clock phase_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    12.451    clock_gen/inst/phase_clk_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.475 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.338    14.813    aging_sensor/psclk
    SLICE_X40Y157        FDCE                                         r  aging_sensor/FF1/C
                         clock pessimism             -0.567    14.246    
                         clock uncertainty           -0.197    14.049    
    SLICE_X40Y157        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.027    14.076    aging_sensor/FF1
  -------------------------------------------------------------------
                         required time                         14.076    
                         arrival time                         -18.631    
  -------------------------------------------------------------------
                         slack                                 -4.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.283ns  (arrival time - required time)
  Source:                 critical_path/start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor/FF1/D
                            (rising edge-triggered cell FDCE clocked by phase_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             phase_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phase_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 1.945ns (31.913%)  route 4.150ns (68.087%))
  Logic Levels:           100  (LUT1=100)
  Clock Path Skew:        0.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.921ns (routing 0.401ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.712ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.921     2.200    critical_path/clk
    SLICE_X41Y158        FDRE                                         r  critical_path/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y158        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.239 r  critical_path/start_reg/Q
                         net (fo=4, routed)           0.027     2.266    critical_path/start
    SLICE_X41Y158        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     2.289 f  critical_path/genblk1[0].INV/O
                         net (fo=1, routed)           0.021     2.310    critical_path/connection_1
    SLICE_X41Y158        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     2.324 r  critical_path/genblk1[1].INV/O
                         net (fo=1, routed)           0.025     2.349    critical_path/connection_2
    SLICE_X41Y158        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     2.389 f  critical_path/genblk1[2].INV/O
                         net (fo=1, routed)           0.021     2.410    critical_path/connection_3
    SLICE_X41Y158        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.034     2.444 r  critical_path/genblk1[3].INV/O
                         net (fo=1, routed)           0.066     2.510    critical_path/connection_4
    SLICE_X41Y156        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.525 f  critical_path/genblk1[4].INV/O
                         net (fo=1, routed)           0.021     2.546    critical_path/connection_5
    SLICE_X41Y156        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     2.560 r  critical_path/genblk1[5].INV/O
                         net (fo=1, routed)           0.044     2.604    critical_path/connection_6
    SLICE_X41Y156        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     2.618 f  critical_path/genblk1[6].INV/O
                         net (fo=1, routed)           0.042     2.660    critical_path/connection_7
    SLICE_X41Y156        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     2.674 r  critical_path/genblk1[7].INV/O
                         net (fo=1, routed)           0.045     2.719    critical_path/connection_8
    SLICE_X41Y157        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     2.760 f  critical_path/genblk1[8].INV/O
                         net (fo=1, routed)           0.023     2.783    critical_path/connection_9
    SLICE_X41Y157        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     2.804 r  critical_path/genblk1[9].INV/O
                         net (fo=1, routed)           0.084     2.888    critical_path/connection_10
    SLICE_X40Y157        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     2.911 f  critical_path/genblk1[10].INV/O
                         net (fo=1, routed)           0.021     2.932    critical_path/connection_11
    SLICE_X40Y157        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     2.954 r  critical_path/genblk1[11].INV/O
                         net (fo=1, routed)           0.048     3.002    critical_path/connection_12
    SLICE_X40Y156        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     3.025 f  critical_path/genblk1[12].INV/O
                         net (fo=1, routed)           0.021     3.046    critical_path/connection_13
    SLICE_X40Y156        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     3.060 r  critical_path/genblk1[13].INV/O
                         net (fo=1, routed)           0.042     3.102    critical_path/connection_14
    SLICE_X40Y156        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     3.137 f  critical_path/genblk1[14].INV/O
                         net (fo=1, routed)           0.045     3.182    critical_path/connection_15
    SLICE_X40Y157        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     3.196 r  critical_path/genblk1[15].INV/O
                         net (fo=1, routed)           0.043     3.239    critical_path/connection_16
    SLICE_X39Y157        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     3.253 f  critical_path/genblk1[16].INV/O
                         net (fo=1, routed)           0.024     3.277    critical_path/connection_17
    SLICE_X39Y157        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     3.312 r  critical_path/genblk1[17].INV/O
                         net (fo=1, routed)           0.046     3.358    critical_path/connection_18
    SLICE_X40Y157        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     3.372 f  critical_path/genblk1[18].INV/O
                         net (fo=1, routed)           0.022     3.394    critical_path/connection_19
    SLICE_X40Y157        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     3.430 r  critical_path/genblk1[19].INV/O
                         net (fo=1, routed)           0.023     3.453    critical_path/connection_20
    SLICE_X40Y157        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     3.475 f  critical_path/genblk1[20].INV/O
                         net (fo=1, routed)           0.023     3.498    critical_path/connection_21
    SLICE_X40Y157        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     3.512 r  critical_path/genblk1[21].INV/O
                         net (fo=1, routed)           0.092     3.604    critical_path/connection_22
    SLICE_X41Y157        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     3.618 f  critical_path/genblk1[22].INV/O
                         net (fo=1, routed)           0.023     3.641    critical_path/connection_23
    SLICE_X41Y157        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.033     3.674 r  critical_path/genblk1[23].INV/O
                         net (fo=1, routed)           0.083     3.757    critical_path/connection_24
    SLICE_X41Y158        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     3.771 f  critical_path/genblk1[24].INV/O
                         net (fo=1, routed)           0.025     3.796    critical_path/connection_25
    SLICE_X41Y157        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     3.831 r  critical_path/genblk1[25].INV/O
                         net (fo=1, routed)           0.041     3.872    critical_path/connection_26
    SLICE_X41Y157        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     3.894 f  critical_path/genblk1[26].INV/O
                         net (fo=1, routed)           0.042     3.936    critical_path/connection_27
    SLICE_X41Y157        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     3.958 r  critical_path/genblk1[27].INV/O
                         net (fo=1, routed)           0.072     4.030    critical_path/connection_28
    SLICE_X42Y157        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     4.053 f  critical_path/genblk1[28].INV/O
                         net (fo=1, routed)           0.024     4.077    critical_path/connection_29
    SLICE_X42Y157        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     4.091 r  critical_path/genblk1[29].INV/O
                         net (fo=1, routed)           0.044     4.135    critical_path/connection_30
    SLICE_X42Y157        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     4.149 f  critical_path/genblk1[30].INV/O
                         net (fo=1, routed)           0.024     4.173    critical_path/connection_31
    SLICE_X42Y157        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     4.208 r  critical_path/genblk1[31].INV/O
                         net (fo=1, routed)           0.090     4.298    critical_path/connection_32
    SLICE_X42Y158        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     4.312 f  critical_path/genblk1[32].INV/O
                         net (fo=1, routed)           0.045     4.357    critical_path/connection_33
    SLICE_X42Y158        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     4.371 r  critical_path/genblk1[33].INV/O
                         net (fo=1, routed)           0.025     4.396    critical_path/connection_34
    SLICE_X42Y158        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     4.411 f  critical_path/genblk1[34].INV/O
                         net (fo=1, routed)           0.073     4.484    critical_path/connection_35
    SLICE_X41Y158        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     4.499 r  critical_path/genblk1[35].INV/O
                         net (fo=1, routed)           0.045     4.544    critical_path/connection_36
    SLICE_X41Y158        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.022     4.566 f  critical_path/genblk1[36].INV/O
                         net (fo=1, routed)           0.047     4.613    critical_path/connection_37
    SLICE_X41Y159        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     4.628 r  critical_path/genblk1[37].INV/O
                         net (fo=1, routed)           0.023     4.651    critical_path/connection_38
    SLICE_X41Y159        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     4.673 f  critical_path/genblk1[38].INV/O
                         net (fo=1, routed)           0.047     4.720    critical_path/connection_39
    SLICE_X41Y159        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     4.735 r  critical_path/genblk1[39].INV/O
                         net (fo=1, routed)           0.021     4.756    critical_path/connection_40
    SLICE_X41Y159        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     4.770 f  critical_path/genblk1[40].INV/O
                         net (fo=1, routed)           0.043     4.813    critical_path/connection_41
    SLICE_X41Y159        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     4.827 r  critical_path/genblk1[41].INV/O
                         net (fo=1, routed)           0.047     4.874    critical_path/connection_42
    SLICE_X41Y158        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.032     4.906 f  critical_path/genblk1[42].INV/O
                         net (fo=1, routed)           0.085     4.991    critical_path/connection_43
    SLICE_X41Y156        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     5.013 r  critical_path/genblk1[43].INV/O
                         net (fo=1, routed)           0.068     5.081    critical_path/connection_44
    SLICE_X40Y156        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     5.095 f  critical_path/genblk1[44].INV/O
                         net (fo=1, routed)           0.042     5.137    critical_path/connection_45
    SLICE_X40Y156        LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.032     5.169 r  critical_path/genblk1[45].INV/O
                         net (fo=1, routed)           0.063     5.232    critical_path/connection_46
    SLICE_X40Y157        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.038     5.270 f  critical_path/genblk1[46].INV/O
                         net (fo=1, routed)           0.083     5.353    critical_path/connection_47
    SLICE_X40Y157        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.032     5.385 r  critical_path/genblk1[47].INV/O
                         net (fo=1, routed)           0.061     5.446    critical_path/connection_48
    SLICE_X39Y157        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.035     5.481 f  critical_path/genblk1[48].INV/O
                         net (fo=1, routed)           0.045     5.526    critical_path/connection_49
    SLICE_X40Y157        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.022     5.548 r  critical_path/genblk1[49].INV/O
                         net (fo=1, routed)           0.044     5.592    critical_path/connection_50
    SLICE_X39Y157        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     5.606 f  critical_path/genblk1[50].INV/O
                         net (fo=1, routed)           0.067     5.673    critical_path/connection_51
    SLICE_X39Y158        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.022     5.695 r  critical_path/genblk1[51].INV/O
                         net (fo=1, routed)           0.025     5.720    critical_path/connection_52
    SLICE_X39Y158        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     5.735 f  critical_path/genblk1[52].INV/O
                         net (fo=1, routed)           0.024     5.759    critical_path/connection_53
    SLICE_X39Y158        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     5.773 r  critical_path/genblk1[53].INV/O
                         net (fo=1, routed)           0.044     5.817    critical_path/connection_54
    SLICE_X39Y158        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     5.839 f  critical_path/genblk1[54].INV/O
                         net (fo=1, routed)           0.022     5.861    critical_path/connection_55
    SLICE_X39Y158        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     5.875 r  critical_path/genblk1[55].INV/O
                         net (fo=1, routed)           0.022     5.897    critical_path/connection_56
    SLICE_X39Y158        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     5.911 f  critical_path/genblk1[56].INV/O
                         net (fo=1, routed)           0.075     5.986    critical_path/connection_57
    SLICE_X39Y156        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     6.009 r  critical_path/genblk1[57].INV/O
                         net (fo=1, routed)           0.024     6.033    critical_path/connection_58
    SLICE_X39Y156        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     6.047 f  critical_path/genblk1[58].INV/O
                         net (fo=1, routed)           0.044     6.091    critical_path/connection_59
    SLICE_X39Y156        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     6.113 r  critical_path/genblk1[59].INV/O
                         net (fo=1, routed)           0.022     6.135    critical_path/connection_60
    SLICE_X39Y156        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     6.149 f  critical_path/genblk1[60].INV/O
                         net (fo=1, routed)           0.024     6.173    critical_path/connection_61
    SLICE_X39Y156        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     6.187 r  critical_path/genblk1[61].INV/O
                         net (fo=1, routed)           0.025     6.212    critical_path/connection_62
    SLICE_X39Y155        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     6.226 f  critical_path/genblk1[62].INV/O
                         net (fo=1, routed)           0.067     6.293    critical_path/connection_63
    SLICE_X40Y156        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     6.307 r  critical_path/genblk1[63].INV/O
                         net (fo=1, routed)           0.024     6.331    critical_path/connection_64
    SLICE_X40Y156        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     6.345 f  critical_path/genblk1[64].INV/O
                         net (fo=1, routed)           0.022     6.367    critical_path/connection_65
    SLICE_X40Y156        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     6.381 r  critical_path/genblk1[65].INV/O
                         net (fo=1, routed)           0.045     6.426    critical_path/connection_66
    SLICE_X39Y156        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     6.466 f  critical_path/genblk1[66].INV/O
                         net (fo=1, routed)           0.046     6.512    critical_path/connection_67
    SLICE_X39Y157        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     6.526 r  critical_path/genblk1[67].INV/O
                         net (fo=1, routed)           0.047     6.573    critical_path/connection_68
    SLICE_X38Y157        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     6.587 f  critical_path/genblk1[68].INV/O
                         net (fo=1, routed)           0.024     6.611    critical_path/connection_69
    SLICE_X38Y157        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     6.625 r  critical_path/genblk1[69].INV/O
                         net (fo=1, routed)           0.022     6.647    critical_path/connection_70
    SLICE_X38Y157        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     6.661 f  critical_path/genblk1[70].INV/O
                         net (fo=1, routed)           0.021     6.682    critical_path/connection_71
    SLICE_X38Y157        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     6.696 r  critical_path/genblk1[71].INV/O
                         net (fo=1, routed)           0.021     6.717    critical_path/connection_72
    SLICE_X38Y157        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     6.731 f  critical_path/genblk1[72].INV/O
                         net (fo=1, routed)           0.047     6.778    critical_path/connection_73
    SLICE_X38Y158        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     6.792 r  critical_path/genblk1[73].INV/O
                         net (fo=1, routed)           0.022     6.814    critical_path/connection_74
    SLICE_X38Y158        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     6.828 f  critical_path/genblk1[74].INV/O
                         net (fo=1, routed)           0.051     6.879    critical_path/connection_75
    SLICE_X40Y158        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     6.893 r  critical_path/genblk1[75].INV/O
                         net (fo=1, routed)           0.022     6.915    critical_path/connection_76
    SLICE_X40Y158        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     6.929 f  critical_path/genblk1[76].INV/O
                         net (fo=1, routed)           0.022     6.951    critical_path/connection_77
    SLICE_X40Y158        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     6.965 r  critical_path/genblk1[77].INV/O
                         net (fo=1, routed)           0.047     7.012    critical_path/connection_78
    SLICE_X40Y159        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     7.026 f  critical_path/genblk1[78].INV/O
                         net (fo=1, routed)           0.068     7.094    critical_path/connection_79
    SLICE_X41Y159        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     7.108 r  critical_path/genblk1[79].INV/O
                         net (fo=1, routed)           0.048     7.156    critical_path/connection_80
    SLICE_X42Y159        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     7.170 f  critical_path/genblk1[80].INV/O
                         net (fo=1, routed)           0.025     7.195    critical_path/connection_81
    SLICE_X42Y158        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     7.209 r  critical_path/genblk1[81].INV/O
                         net (fo=1, routed)           0.048     7.257    critical_path/connection_82
    SLICE_X42Y159        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     7.271 f  critical_path/genblk1[82].INV/O
                         net (fo=1, routed)           0.024     7.295    critical_path/connection_83
    SLICE_X42Y159        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     7.309 r  critical_path/genblk1[83].INV/O
                         net (fo=1, routed)           0.021     7.330    critical_path/connection_84
    SLICE_X42Y159        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     7.344 f  critical_path/genblk1[84].INV/O
                         net (fo=1, routed)           0.025     7.369    critical_path/connection_85
    SLICE_X42Y159        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     7.384 r  critical_path/genblk1[85].INV/O
                         net (fo=1, routed)           0.050     7.434    critical_path/connection_86
    SLICE_X42Y158        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     7.448 f  critical_path/genblk1[86].INV/O
                         net (fo=1, routed)           0.047     7.495    critical_path/connection_87
    SLICE_X42Y157        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.040     7.535 r  critical_path/genblk1[87].INV/O
                         net (fo=1, routed)           0.022     7.557    critical_path/connection_88
    SLICE_X42Y157        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     7.571 f  critical_path/genblk1[88].INV/O
                         net (fo=1, routed)           0.048     7.619    critical_path/connection_89
    SLICE_X42Y158        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     7.642 r  critical_path/genblk1[89].INV/O
                         net (fo=1, routed)           0.051     7.693    critical_path/connection_90
    SLICE_X41Y158        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     7.707 f  critical_path/genblk1[90].INV/O
                         net (fo=1, routed)           0.021     7.728    critical_path/connection_91
    SLICE_X41Y157        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     7.743 r  critical_path/genblk1[91].INV/O
                         net (fo=1, routed)           0.021     7.764    critical_path/connection_92
    SLICE_X41Y157        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     7.778 f  critical_path/genblk1[92].INV/O
                         net (fo=1, routed)           0.048     7.826    critical_path/connection_93
    SLICE_X41Y155        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     7.840 r  critical_path/genblk1[93].INV/O
                         net (fo=1, routed)           0.073     7.913    critical_path/connection_94
    SLICE_X42Y156        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     7.927 f  critical_path/genblk1[94].INV/O
                         net (fo=1, routed)           0.024     7.951    critical_path/connection_95
    SLICE_X42Y156        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     7.965 r  critical_path/genblk1[95].INV/O
                         net (fo=1, routed)           0.048     8.013    critical_path/connection_96
    SLICE_X41Y156        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     8.027 f  critical_path/genblk1[96].INV/O
                         net (fo=1, routed)           0.068     8.095    critical_path/connection_97
    SLICE_X41Y155        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     8.109 r  critical_path/genblk1[97].INV/O
                         net (fo=1, routed)           0.022     8.131    critical_path/connection_98
    SLICE_X41Y155        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     8.145 f  critical_path/genblk1[98].INV/O
                         net (fo=2, routed)           0.069     8.214    critical_path/connection_99
    SLICE_X40Y155        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     8.228 r  critical_path/genblk1[99].INV_replica/O
                         net (fo=1, routed)           0.067     8.295    aging_sensor/critpath_repN_alias
    SLICE_X40Y157        FDCE                                         r  aging_sensor/FF1/D
  -------------------------------------------------------------------    -------------------

                         (clock phase_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.867    clock_gen/inst/phase_clk_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.886 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.463     2.349    aging_sensor/psclk
    SLICE_X40Y157        FDCE                                         r  aging_sensor/FF1/C
                         clock pessimism              0.419     2.768    
                         clock uncertainty            0.197     2.965    
    SLICE_X40Y157        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     3.011    aging_sensor/FF1
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           8.295    
  -------------------------------------------------------------------
                         slack                                  5.283    





---------------------------------------------------------------------------------------------------
From Clock:  clk_en_clk_wiz_0
  To Clock:  sys_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.878ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 aging_sensor/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_en_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.222ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_en_clk_wiz_0 rise@2.778ns)
  Data Path Delay:        1.221ns  (logic 0.098ns (8.025%)  route 1.123ns (91.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 14.188 - 10.000 ) 
    Source Clock Delay      (SCD):    3.906ns = ( 6.684 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.969ns (routing 1.102ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.723ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     2.778 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     4.535    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     4.429 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     4.687    clock_gen/inst/clk_en_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.715 r  clock_gen/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.969     6.684    aging_sensor/clk_en
    SLICE_X41Y156        FDCE                                         r  aging_sensor/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     6.782 r  aging_sensor/FF3/Q
                         net (fo=4, routed)           1.123     7.905    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X44Y130        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.718    14.188    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X44Y130        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>
                         clock pessimism             -0.567    13.621    
                         clock uncertainty           -0.197    13.424    
    SLICE_X44Y130        SRL16E (Setup_F6LUT_SLICEM_CLK_D)
                                                     -0.050    13.374    aging_sensor_top/ila_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 aging_sensor/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_en_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.222ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_en_clk_wiz_0 rise@2.778ns)
  Data Path Delay:        1.193ns  (logic 0.212ns (17.770%)  route 0.981ns (82.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 14.103 - 10.000 ) 
    Source Clock Delay      (SCD):    3.906ns = ( 6.684 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.969ns (routing 1.102ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.633ns (routing 0.723ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     2.778 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     4.535    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     4.429 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     4.687    clock_gen/inst/clk_en_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.715 r  clock_gen/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.969     6.684    aging_sensor/clk_en
    SLICE_X41Y156        FDCE                                         r  aging_sensor/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     6.782 r  aging_sensor/FF3/Q
                         net (fo=4, routed)           0.647     7.429    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y128        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     7.543 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.334     7.877    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.633    14.103    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.567    13.536    
                         clock uncertainty           -0.197    13.339    
    SLICE_X39Y128        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    13.366    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 aging_sensor/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_en_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.222ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_en_clk_wiz_0 rise@2.778ns)
  Data Path Delay:        1.240ns  (logic 0.098ns (7.904%)  route 1.142ns (92.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.162ns = ( 14.162 - 10.000 ) 
    Source Clock Delay      (SCD):    3.906ns = ( 6.684 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.969ns (routing 1.102ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.723ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     2.778 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     4.535    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     4.429 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     4.687    clock_gen/inst/clk_en_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.715 r  clock_gen/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.969     6.684    aging_sensor/clk_en
    SLICE_X41Y156        FDCE                                         r  aging_sensor/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     6.782 r  aging_sensor/FF3/Q
                         net (fo=4, routed)           1.142     7.924    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X44Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.692    14.162    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X44Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         clock pessimism             -0.567    13.595    
                         clock uncertainty           -0.197    13.398    
    SLICE_X44Y125        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    13.425    aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         13.425    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 aging_sensor/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_en_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.222ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_en_clk_wiz_0 rise@2.778ns)
  Data Path Delay:        1.122ns  (logic 0.212ns (18.894%)  route 0.910ns (81.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 14.103 - 10.000 ) 
    Source Clock Delay      (SCD):    3.906ns = ( 6.684 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.969ns (routing 1.102ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.633ns (routing 0.723ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     2.778 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     4.535    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     4.429 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     4.687    clock_gen/inst/clk_en_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.715 r  clock_gen/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.969     6.684    aging_sensor/clk_en
    SLICE_X41Y156        FDCE                                         r  aging_sensor/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     6.782 r  aging_sensor/FF3/Q
                         net (fo=4, routed)           0.647     7.429    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y128        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     7.543 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.263     7.806    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.633    14.103    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.567    13.536    
                         clock uncertainty           -0.197    13.339    
    SLICE_X39Y128        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027    13.366    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 aging_sensor/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_en_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            main_controller/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.222ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_en_clk_wiz_0 rise@2.778ns)
  Data Path Delay:        1.061ns  (logic 0.138ns (13.007%)  route 0.923ns (86.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 14.158 - 10.000 ) 
    Source Clock Delay      (SCD):    3.906ns = ( 6.684 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.969ns (routing 1.102ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.723ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     2.778 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     4.535    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     4.429 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     4.687    clock_gen/inst/clk_en_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.715 r  clock_gen/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.969     6.684    aging_sensor/clk_en
    SLICE_X41Y156        FDCE                                         r  aging_sensor/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     6.782 f  aging_sensor/FF3/Q
                         net (fo=4, routed)           0.863     7.645    main_controller/alarm
    SLICE_X43Y125        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     7.685 r  main_controller/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.060     7.745    main_controller/next_state[0]
    SLICE_X43Y125        FDCE                                         r  main_controller/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.688    14.158    main_controller/clk
    SLICE_X43Y125        FDCE                                         r  main_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.567    13.591    
                         clock uncertainty           -0.197    13.394    
    SLICE_X43Y125        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027    13.421    main_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  5.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.878ns  (arrival time - required time)
  Source:                 aging_sensor/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_en_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            main_controller/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.778ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_en_clk_wiz_0 rise@2.778ns)
  Data Path Delay:        0.447ns  (logic 0.056ns (12.532%)  route 0.391ns (87.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    2.275ns = ( 5.053 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.996ns (routing 0.562ns, distribution 0.434ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.447ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     2.778 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     3.664    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     3.894 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     4.040    clock_gen/inst/clk_en_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     4.057 r  clock_gen/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.996     5.053    aging_sensor/clk_en
    SLICE_X41Y156        FDCE                                         r  aging_sensor/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     5.094 f  aging_sensor/FF3/Q
                         net (fo=4, routed)           0.374     5.468    main_controller/alarm
    SLICE_X43Y125        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     5.483 r  main_controller/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.017     5.500    main_controller/next_state[0]
    SLICE_X43Y125        FDCE                                         r  main_controller/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.077     1.959    main_controller/clk
    SLICE_X43Y125        FDCE                                         r  main_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.419     2.378    
                         clock uncertainty            0.197     2.576    
    SLICE_X43Y125        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.622    main_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.622    
                         arrival time                           5.500    
  -------------------------------------------------------------------
                         slack                                  2.878    

Slack (MET) :             2.936ns  (arrival time - required time)
  Source:                 aging_sensor/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_en_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.778ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_en_clk_wiz_0 rise@2.778ns)
  Data Path Delay:        0.472ns  (logic 0.082ns (17.364%)  route 0.390ns (82.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    2.275ns = ( 5.053 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.996ns (routing 0.562ns, distribution 0.434ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.447ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     2.778 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     3.664    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     3.894 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     4.040    clock_gen/inst/clk_en_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     4.057 r  clock_gen/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.996     5.053    aging_sensor/clk_en
    SLICE_X41Y156        FDCE                                         r  aging_sensor/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     5.094 r  aging_sensor/FF3/Q
                         net (fo=4, routed)           0.294     5.388    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y128        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041     5.429 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.096     5.525    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.045     1.927    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.419     2.346    
                         clock uncertainty            0.197     2.543    
    SLICE_X39Y128        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     2.589    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           5.525    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.939ns  (arrival time - required time)
  Source:                 aging_sensor/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_en_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.778ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_en_clk_wiz_0 rise@2.778ns)
  Data Path Delay:        0.507ns  (logic 0.041ns (8.080%)  route 0.466ns (91.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    2.275ns = ( 5.053 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.996ns (routing 0.562ns, distribution 0.434ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.447ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     2.778 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     3.664    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     3.894 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     4.040    clock_gen/inst/clk_en_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     4.057 r  clock_gen/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.996     5.053    aging_sensor/clk_en
    SLICE_X41Y156        FDCE                                         r  aging_sensor/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     5.094 r  aging_sensor/FF3/Q
                         net (fo=4, routed)           0.466     5.560    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X44Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.077     1.959    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X44Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         clock pessimism              0.419     2.378    
                         clock uncertainty            0.197     2.576    
    SLICE_X44Y125        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.622    aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.622    
                         arrival time                           5.560    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.957ns  (arrival time - required time)
  Source:                 aging_sensor/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_en_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.778ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_en_clk_wiz_0 rise@2.778ns)
  Data Path Delay:        0.493ns  (logic 0.082ns (16.625%)  route 0.411ns (83.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    2.275ns = ( 5.053 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.996ns (routing 0.562ns, distribution 0.434ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.447ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     2.778 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     3.664    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     3.894 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     4.040    clock_gen/inst/clk_en_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     4.057 r  clock_gen/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.996     5.053    aging_sensor/clk_en
    SLICE_X41Y156        FDCE                                         r  aging_sensor/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     5.094 r  aging_sensor/FF3/Q
                         net (fo=4, routed)           0.294     5.388    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y128        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041     5.429 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.117     5.546    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.045     1.927    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.419     2.346    
                         clock uncertainty            0.197     2.543    
    SLICE_X39Y128        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.589    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           5.546    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             2.971ns  (arrival time - required time)
  Source:                 aging_sensor/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_en_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.778ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_en_clk_wiz_0 rise@2.778ns)
  Data Path Delay:        0.533ns  (logic 0.041ns (7.698%)  route 0.492ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    2.275ns = ( 5.053 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.996ns (routing 0.562ns, distribution 0.434ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.447ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_en_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     2.778 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     3.664    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     3.894 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     4.040    clock_gen/inst/clk_en_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     4.057 r  clock_gen/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.996     5.053    aging_sensor/clk_en
    SLICE_X41Y156        FDCE                                         r  aging_sensor/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     5.094 r  aging_sensor/FF3/Q
                         net (fo=4, routed)           0.492     5.585    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X44Y130        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.099     1.981    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X44Y130        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>
                         clock pessimism              0.419     2.400    
                         clock uncertainty            0.197     2.597    
    SLICE_X44Y130        SRL16E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.017     2.614    aging_sensor_top/ila_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.614    
                         arrival time                           5.585    
  -------------------------------------------------------------------
                         slack                                  2.971    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_in
  To Clock:  sys_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.994ns  (required time - arrival time)
  Source:                 clock_gen/inst/mmcme4_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.401ns (13.012%)  route 2.681ns (86.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.105ns = ( 14.105 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.963ns (routing 0.786ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.723ns, distribution 0.912ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.963     2.997    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_PSCLK_PSDONE)
                                                      0.286     3.283 r  clock_gen/inst/mmcme4_adv_inst/PSDONE
                         net (fo=35, routed)          2.489     5.773    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y130        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     5.888 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.191     6.079    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y130        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.635    14.105    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y130        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.124    14.229    
                         clock uncertainty           -0.183    14.046    
    SLICE_X38Y130        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027    14.073    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         14.073    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                  7.994    

Slack (MET) :             8.005ns  (required time - arrival time)
  Source:                 clock_gen/inst/mmcme4_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.401ns (13.076%)  route 2.666ns (86.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.101ns = ( 14.101 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.963ns (routing 0.786ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.723ns, distribution 0.908ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.963     2.997    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_PSCLK_PSDONE)
                                                      0.286     3.283 r  clock_gen/inst/mmcme4_adv_inst/PSDONE
                         net (fo=35, routed)          2.489     5.773    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y130        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     5.888 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.176     6.064    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y130        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.631    14.101    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y130        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.124    14.225    
                         clock uncertainty           -0.183    14.042    
    SLICE_X38Y130        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.027    14.069    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         14.069    
                         arrival time                          -6.064    
  -------------------------------------------------------------------
                         slack                                  8.005    

Slack (MET) :             8.028ns  (required time - arrival time)
  Source:                 clock_gen/inst/mmcme4_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.286ns (9.364%)  route 2.768ns (90.636%))
  Logic Levels:           0  
  Clock Path Skew:        1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 14.188 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.963ns (routing 0.786ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.723ns, distribution 0.995ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.963     2.997    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_PSCLK_PSDONE)
                                                      0.286     3.283 r  clock_gen/inst/mmcme4_adv_inst/PSDONE
                         net (fo=35, routed)          2.768     6.052    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X44Y130        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.718    14.188    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X44Y130        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>
                         clock pessimism              0.124    14.312    
                         clock uncertainty           -0.183    14.129    
    SLICE_X44Y130        SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.049    14.080    aging_sensor_top/ila_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         14.080    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  8.028    

Slack (MET) :             8.051ns  (required time - arrival time)
  Source:                 clock_gen/inst/mmcme4_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_live_shifts_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.286ns (9.479%)  route 2.731ns (90.521%))
  Logic Levels:           0  
  Clock Path Skew:        1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.167ns = ( 14.167 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.963ns (routing 0.786ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.723ns, distribution 0.974ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.963     2.997    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_PSCLK_PSDONE)
                                                      0.286     3.283 r  clock_gen/inst/mmcme4_adv_inst/PSDONE
                         net (fo=35, routed)          2.731     6.015    psdone
    SLICE_X45Y126        FDRE                                         r  debug_live_shifts_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.697    14.167    sys_clk
    SLICE_X45Y126        FDRE                                         r  debug_live_shifts_reg[0]/C
                         clock pessimism              0.124    14.291    
                         clock uncertainty           -0.183    14.108    
    SLICE_X45Y126        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    14.066    debug_live_shifts_reg[0]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  8.051    

Slack (MET) :             8.471ns  (required time - arrival time)
  Source:                 clock_gen/inst/mmcme4_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_live_shifts_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.286ns (11.056%)  route 2.301ns (88.944%))
  Logic Levels:           0  
  Clock Path Skew:        1.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 14.156 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.963ns (routing 0.786ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.723ns, distribution 0.963ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.963     2.997    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_PSCLK_PSDONE)
                                                      0.286     3.283 r  clock_gen/inst/mmcme4_adv_inst/PSDONE
                         net (fo=35, routed)          2.301     5.584    psdone
    SLICE_X45Y127        FDRE                                         r  debug_live_shifts_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.686    14.156    sys_clk
    SLICE_X45Y127        FDRE                                         r  debug_live_shifts_reg[1]/C
                         clock pessimism              0.124    14.280    
                         clock uncertainty           -0.183    14.097    
    SLICE_X45Y127        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042    14.055    debug_live_shifts_reg[1]
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  8.471    

Slack (MET) :             8.471ns  (required time - arrival time)
  Source:                 clock_gen/inst/mmcme4_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_live_shifts_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.286ns (11.056%)  route 2.301ns (88.944%))
  Logic Levels:           0  
  Clock Path Skew:        1.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 14.156 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.963ns (routing 0.786ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.723ns, distribution 0.963ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.963     2.997    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_PSCLK_PSDONE)
                                                      0.286     3.283 r  clock_gen/inst/mmcme4_adv_inst/PSDONE
                         net (fo=35, routed)          2.301     5.584    psdone
    SLICE_X45Y127        FDRE                                         r  debug_live_shifts_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.686    14.156    sys_clk
    SLICE_X45Y127        FDRE                                         r  debug_live_shifts_reg[2]/C
                         clock pessimism              0.124    14.280    
                         clock uncertainty           -0.183    14.097    
    SLICE_X45Y127        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.042    14.055    debug_live_shifts_reg[2]
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  8.471    

Slack (MET) :             8.471ns  (required time - arrival time)
  Source:                 clock_gen/inst/mmcme4_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_live_shifts_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.286ns (11.056%)  route 2.301ns (88.944%))
  Logic Levels:           0  
  Clock Path Skew:        1.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 14.156 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.963ns (routing 0.786ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.723ns, distribution 0.963ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.963     2.997    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_PSCLK_PSDONE)
                                                      0.286     3.283 r  clock_gen/inst/mmcme4_adv_inst/PSDONE
                         net (fo=35, routed)          2.301     5.584    psdone
    SLICE_X45Y127        FDRE                                         r  debug_live_shifts_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.686    14.156    sys_clk
    SLICE_X45Y127        FDRE                                         r  debug_live_shifts_reg[3]/C
                         clock pessimism              0.124    14.280    
                         clock uncertainty           -0.183    14.097    
    SLICE_X45Y127        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042    14.055    debug_live_shifts_reg[3]
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  8.471    

Slack (MET) :             8.471ns  (required time - arrival time)
  Source:                 clock_gen/inst/mmcme4_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_live_shifts_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.286ns (11.056%)  route 2.301ns (88.944%))
  Logic Levels:           0  
  Clock Path Skew:        1.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 14.156 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.963ns (routing 0.786ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.723ns, distribution 0.963ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.963     2.997    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_PSCLK_PSDONE)
                                                      0.286     3.283 r  clock_gen/inst/mmcme4_adv_inst/PSDONE
                         net (fo=35, routed)          2.301     5.584    psdone
    SLICE_X45Y127        FDRE                                         r  debug_live_shifts_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.686    14.156    sys_clk
    SLICE_X45Y127        FDRE                                         r  debug_live_shifts_reg[4]/C
                         clock pessimism              0.124    14.280    
                         clock uncertainty           -0.183    14.097    
    SLICE_X45Y127        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    14.055    debug_live_shifts_reg[4]
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  8.471    

Slack (MET) :             8.471ns  (required time - arrival time)
  Source:                 clock_gen/inst/mmcme4_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_live_shifts_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.286ns (11.043%)  route 2.304ns (88.957%))
  Logic Levels:           0  
  Clock Path Skew:        1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 14.160 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.963ns (routing 0.786ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.723ns, distribution 0.967ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.963     2.997    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_PSCLK_PSDONE)
                                                      0.286     3.283 r  clock_gen/inst/mmcme4_adv_inst/PSDONE
                         net (fo=35, routed)          2.304     5.587    psdone
    SLICE_X45Y127        FDRE                                         r  debug_live_shifts_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.690    14.160    sys_clk
    SLICE_X45Y127        FDRE                                         r  debug_live_shifts_reg[5]/C
                         clock pessimism              0.124    14.284    
                         clock uncertainty           -0.183    14.101    
    SLICE_X45Y127        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    14.058    debug_live_shifts_reg[5]
  -------------------------------------------------------------------
                         required time                         14.058    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                  8.471    

Slack (MET) :             8.471ns  (required time - arrival time)
  Source:                 clock_gen/inst/mmcme4_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_live_shifts_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.286ns (11.043%)  route 2.304ns (88.957%))
  Logic Levels:           0  
  Clock Path Skew:        1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 14.160 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.963ns (routing 0.786ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.723ns, distribution 0.967ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.963     2.997    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_PSCLK_PSDONE)
                                                      0.286     3.283 r  clock_gen/inst/mmcme4_adv_inst/PSDONE
                         net (fo=35, routed)          2.304     5.587    psdone
    SLICE_X45Y127        FDRE                                         r  debug_live_shifts_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.690    14.160    sys_clk
    SLICE_X45Y127        FDRE                                         r  debug_live_shifts_reg[6]/C
                         clock pessimism              0.124    14.284    
                         clock uncertainty           -0.183    14.101    
    SLICE_X45Y127        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.043    14.058    debug_live_shifts_reg[6]
  -------------------------------------------------------------------
                         required time                         14.058    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                  8.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 clock_gen/inst/mmcme4_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_live_shifts_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.159ns (12.051%)  route 1.160ns (87.949%))
  Logic Levels:           0  
  Clock Path Skew:        1.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.848ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.721ns (routing 0.715ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.793ns, distribution 1.120ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.721     2.600    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_PSCLK_PSDONE)
                                                      0.159     2.759 r  clock_gen/inst/mmcme4_adv_inst/PSDONE
                         net (fo=35, routed)          1.160     3.919    psdone
    SLICE_X45Y128        FDRE                                         r  debug_live_shifts_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.913     3.848    sys_clk
    SLICE_X45Y128        FDRE                                         r  debug_live_shifts_reg[13]/C
                         clock pessimism             -0.124     3.724    
                         clock uncertainty            0.183     3.907    
    SLICE_X45Y128        FDRE (Hold_EFF_SLICEL_C_CE)
                                                     -0.015     3.892    debug_live_shifts_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.892    
                         arrival time                           3.919    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 clock_gen/inst/mmcme4_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_live_shifts_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.159ns (12.051%)  route 1.160ns (87.949%))
  Logic Levels:           0  
  Clock Path Skew:        1.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.848ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.721ns (routing 0.715ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.793ns, distribution 1.120ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.721     2.600    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_PSCLK_PSDONE)
                                                      0.159     2.759 r  clock_gen/inst/mmcme4_adv_inst/PSDONE
                         net (fo=35, routed)          1.160     3.919    psdone
    SLICE_X45Y128        FDRE                                         r  debug_live_shifts_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.913     3.848    sys_clk
    SLICE_X45Y128        FDRE                                         r  debug_live_shifts_reg[14]/C
                         clock pessimism             -0.124     3.724    
                         clock uncertainty            0.183     3.907    
    SLICE_X45Y128        FDRE (Hold_FFF_SLICEL_C_CE)
                                                     -0.015     3.892    debug_live_shifts_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.892    
                         arrival time                           3.919    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 clock_gen/inst/mmcme4_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_live_shifts_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.159ns (12.051%)  route 1.160ns (87.949%))
  Logic Levels:           0  
  Clock Path Skew:        1.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.848ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.721ns (routing 0.715ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.793ns, distribution 1.120ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.721     2.600    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_PSCLK_PSDONE)
                                                      0.159     2.759 r  clock_gen/inst/mmcme4_adv_inst/PSDONE
                         net (fo=35, routed)          1.160     3.919    psdone
    SLICE_X45Y128        FDRE                                         r  debug_live_shifts_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.913     3.848    sys_clk
    SLICE_X45Y128        FDRE                                         r  debug_live_shifts_reg[15]/C
                         clock pessimism             -0.124     3.724    
                         clock uncertainty            0.183     3.907    
    SLICE_X45Y128        FDRE (Hold_GFF_SLICEL_C_CE)
                                                     -0.015     3.892    debug_live_shifts_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.892    
                         arrival time                           3.919    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 clock_gen/inst/mmcme4_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_live_shifts_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.159ns (11.826%)  route 1.185ns (88.174%))
  Logic Levels:           0  
  Clock Path Skew:        1.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.721ns (routing 0.715ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.908ns (routing 0.793ns, distribution 1.115ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.721     2.600    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_PSCLK_PSDONE)
                                                      0.159     2.759 r  clock_gen/inst/mmcme4_adv_inst/PSDONE
                         net (fo=35, routed)          1.185     3.945    psdone
    SLICE_X45Y128        FDRE                                         r  debug_live_shifts_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.908     3.843    sys_clk
    SLICE_X45Y128        FDRE                                         r  debug_live_shifts_reg[10]/C
                         clock pessimism             -0.124     3.719    
                         clock uncertainty            0.183     3.902    
    SLICE_X45Y128        FDRE (Hold_BFF_SLICEL_C_CE)
                                                     -0.014     3.888    debug_live_shifts_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.888    
                         arrival time                           3.945    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 clock_gen/inst/mmcme4_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_live_shifts_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.159ns (11.826%)  route 1.185ns (88.174%))
  Logic Levels:           0  
  Clock Path Skew:        1.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.721ns (routing 0.715ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.908ns (routing 0.793ns, distribution 1.115ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.721     2.600    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_PSCLK_PSDONE)
                                                      0.159     2.759 r  clock_gen/inst/mmcme4_adv_inst/PSDONE
                         net (fo=35, routed)          1.185     3.945    psdone
    SLICE_X45Y128        FDRE                                         r  debug_live_shifts_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.908     3.843    sys_clk
    SLICE_X45Y128        FDRE                                         r  debug_live_shifts_reg[11]/C
                         clock pessimism             -0.124     3.719    
                         clock uncertainty            0.183     3.902    
    SLICE_X45Y128        FDRE (Hold_CFF_SLICEL_C_CE)
                                                     -0.014     3.888    debug_live_shifts_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.888    
                         arrival time                           3.945    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 clock_gen/inst/mmcme4_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_live_shifts_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.159ns (11.826%)  route 1.185ns (88.174%))
  Logic Levels:           0  
  Clock Path Skew:        1.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.721ns (routing 0.715ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.908ns (routing 0.793ns, distribution 1.115ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.721     2.600    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_PSCLK_PSDONE)
                                                      0.159     2.759 r  clock_gen/inst/mmcme4_adv_inst/PSDONE
                         net (fo=35, routed)          1.185     3.945    psdone
    SLICE_X45Y128        FDRE                                         r  debug_live_shifts_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.908     3.843    sys_clk
    SLICE_X45Y128        FDRE                                         r  debug_live_shifts_reg[12]/C
                         clock pessimism             -0.124     3.719    
                         clock uncertainty            0.183     3.902    
    SLICE_X45Y128        FDRE (Hold_DFF_SLICEL_C_CE)
                                                     -0.014     3.888    debug_live_shifts_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.888    
                         arrival time                           3.945    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 clock_gen/inst/mmcme4_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_live_shifts_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.159ns (11.826%)  route 1.185ns (88.174%))
  Logic Levels:           0  
  Clock Path Skew:        1.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.721ns (routing 0.715ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.908ns (routing 0.793ns, distribution 1.115ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.721     2.600    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_PSCLK_PSDONE)
                                                      0.159     2.759 r  clock_gen/inst/mmcme4_adv_inst/PSDONE
                         net (fo=35, routed)          1.185     3.945    psdone
    SLICE_X45Y128        FDRE                                         r  debug_live_shifts_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.908     3.843    sys_clk
    SLICE_X45Y128        FDRE                                         r  debug_live_shifts_reg[9]/C
                         clock pessimism             -0.124     3.719    
                         clock uncertainty            0.183     3.902    
    SLICE_X45Y128        FDRE (Hold_AFF_SLICEL_C_CE)
                                                     -0.014     3.888    debug_live_shifts_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.888    
                         arrival time                           3.945    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 clock_gen/inst/mmcme4_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_controller/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.230ns (15.673%)  route 1.238ns (84.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.837ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.721ns (routing 0.715ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.793ns, distribution 1.109ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.721     2.600    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_PSCLK_PSDONE)
                                                      0.159     2.759 f  clock_gen/inst/mmcme4_adv_inst/PSDONE
                         net (fo=35, routed)          1.222     3.981    main_controller/psdone
    SLICE_X44Y131        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.071     4.052 r  main_controller/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.016     4.068    main_controller/next_state[1]
    SLICE_X44Y131        FDCE                                         r  main_controller/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.902     3.837    main_controller/clk
    SLICE_X44Y131        FDCE                                         r  main_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.124     3.713    
                         clock uncertainty            0.183     3.896    
    SLICE_X44Y131        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.054     3.950    main_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.950    
                         arrival time                           4.068    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clock_gen/inst/mmcme4_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_live_shifts_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.159ns (10.120%)  route 1.412ns (89.880%))
  Logic Levels:           0  
  Clock Path Skew:        1.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.848ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.721ns (routing 0.715ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.793ns, distribution 1.120ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.721     2.600    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_PSCLK_PSDONE)
                                                      0.159     2.759 r  clock_gen/inst/mmcme4_adv_inst/PSDONE
                         net (fo=35, routed)          1.412     4.171    psdone
    SLICE_X45Y127        FDRE                                         r  debug_live_shifts_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.913     3.848    sys_clk
    SLICE_X45Y127        FDRE                                         r  debug_live_shifts_reg[5]/C
                         clock pessimism             -0.124     3.724    
                         clock uncertainty            0.183     3.907    
    SLICE_X45Y127        FDRE (Hold_EFF_SLICEL_C_CE)
                                                     -0.015     3.892    debug_live_shifts_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.892    
                         arrival time                           4.171    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clock_gen/inst/mmcme4_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_live_shifts_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.159ns (10.120%)  route 1.412ns (89.880%))
  Logic Levels:           0  
  Clock Path Skew:        1.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.848ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.721ns (routing 0.715ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.793ns, distribution 1.120ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.721     2.600    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_PSCLK_PSDONE)
                                                      0.159     2.759 r  clock_gen/inst/mmcme4_adv_inst/PSDONE
                         net (fo=35, routed)          1.412     4.171    psdone
    SLICE_X45Y127        FDRE                                         r  debug_live_shifts_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.913     3.848    sys_clk
    SLICE_X45Y127        FDRE                                         r  debug_live_shifts_reg[6]/C
                         clock pessimism             -0.124     3.724    
                         clock uncertainty            0.183     3.907    
    SLICE_X45Y127        FDRE (Hold_FFF_SLICEL_C_CE)
                                                     -0.015     3.892    debug_live_shifts_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.892    
                         arrival time                           4.171    
  -------------------------------------------------------------------
                         slack                                  0.279    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_in
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.525ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.525ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.502ns  (logic 0.098ns (19.522%)  route 0.404ns (80.478%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X47Y116        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.404     0.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X47Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y114        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  9.525    

Slack (MET) :             9.590ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.437ns  (logic 0.096ns (21.968%)  route 0.341ns (78.032%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X47Y116        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.341     0.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X47Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y114        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  9.590    

Slack (MET) :             9.591ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.436ns  (logic 0.096ns (22.018%)  route 0.340ns (77.982%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X47Y113        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.340     0.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X47Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y114        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  9.591    

Slack (MET) :             9.604ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.423ns  (logic 0.093ns (21.986%)  route 0.330ns (78.014%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X50Y116        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.330     0.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X51Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y116        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  9.604    

Slack (MET) :             9.638ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.389ns  (logic 0.098ns (25.193%)  route 0.291ns (74.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X50Y117        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.291     0.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X51Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y117        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  9.638    

Slack (MET) :             9.694ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.333ns  (logic 0.095ns (28.529%)  route 0.238ns (71.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X50Y117        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.238     0.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X50Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y117        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  9.694    

Slack (MET) :             9.703ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.324ns  (logic 0.093ns (28.704%)  route 0.231ns (71.296%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X47Y113        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.231     0.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X47Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y113        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  9.703    

Slack (MET) :             9.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.307ns  (logic 0.093ns (30.293%)  route 0.214ns (69.707%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X50Y117        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.214     0.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X51Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y117        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  9.720    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_clk_wiz_0
  To Clock:  sys_clk_in

Setup :            0  Failing Endpoints,  Worst Slack        6.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 main_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/inst/mmcme4_adv_inst/PSEN
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_in rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.212ns (8.845%)  route 2.185ns (91.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.600ns = ( 12.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.912ns (routing 0.793ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.715ns, distribution 1.006ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.912     3.847    main_controller/clk
    SLICE_X43Y125        FDCE                                         r  main_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.943 r  main_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=38, routed)          0.190     4.133    main_controller/measuring
    SLICE_X43Y130        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     4.249 r  main_controller/psen_INST_0/O
                         net (fo=3, routed)           1.995     6.244    clock_gen/inst/psen
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.721    12.600    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
                         clock pessimism              0.124    12.724    
                         clock uncertainty           -0.183    12.541    
    MMCM_X0Y0            MMCME4_ADV (Setup_MMCM_PSCLK_PSEN)
                                                     -0.145    12.396    clock_gen/inst/mmcme4_adv_inst
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  6.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 main_controller/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/inst/mmcme4_adv_inst/PSEN
                            (rising edge-triggered cell MMCME4_ADV clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.063ns (5.814%)  route 1.021ns (94.186%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.948ns (routing 0.401ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.442ns, distribution 0.676ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.948     2.227    main_controller/clk
    SLICE_X44Y131        FDCE                                         r  main_controller/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.268 r  main_controller/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.103     2.371    main_controller/state[1]
    SLICE_X43Y130        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.393 r  main_controller/psen_INST_0/O
                         net (fo=3, routed)           0.918     3.311    clock_gen/inst/psen
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.118     1.838    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK
                         clock pessimism             -0.078     1.760    
                         clock uncertainty            0.183     1.943    
    MMCM_X0Y0            MMCME4_ADV (Hold_MMCM_PSCLK_PSEN)
                                                     -0.010     1.933    clock_gen/inst/mmcme4_adv_inst
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           3.311    
  -------------------------------------------------------------------
                         slack                                  1.378    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  sys_clk_in

Setup :            0  Failing Endpoints,  Worst Slack       49.522ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.505ns  (logic 0.096ns (19.010%)  route 0.409ns (80.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X51Y116        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.409     0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X50Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X50Y116        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                 49.522    

Slack (MET) :             49.546ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.481ns  (logic 0.098ns (20.374%)  route 0.383ns (79.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X51Y116        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.383     0.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X50Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X50Y116        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 49.546    

Slack (MET) :             49.557ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.470ns  (logic 0.093ns (19.787%)  route 0.377ns (80.213%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X50Y117        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.377     0.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X50Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X50Y117        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                 49.557    

Slack (MET) :             49.563ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.464ns  (logic 0.097ns (20.905%)  route 0.367ns (79.095%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X47Y116        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     0.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.367     0.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X48Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X48Y116        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                 49.563    

Slack (MET) :             49.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.460ns  (logic 0.097ns (21.087%)  route 0.363ns (78.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X47Y113        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     0.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.363     0.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X47Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X47Y113        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                 49.567    

Slack (MET) :             49.630ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.397ns  (logic 0.093ns (23.426%)  route 0.304ns (76.574%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X47Y113        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.304     0.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X47Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X47Y111        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                 49.630    

Slack (MET) :             49.666ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.361ns  (logic 0.094ns (26.039%)  route 0.267ns (73.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X47Y113        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.267     0.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X47Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X47Y113        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                 49.666    

Slack (MET) :             49.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.279ns  (logic 0.096ns (34.409%)  route 0.183ns (65.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X50Y117        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.183     0.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X50Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X50Y116        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                 49.748    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_clk_wiz_0
  To Clock:  clk_en_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor/FF3/CLR
                            (recovery check against rising-edge clock clk_en_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_en_clk_wiz_0 rise@2.778ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.161ns (13.505%)  route 1.031ns (86.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns = ( 6.993 - 2.778 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.907ns (routing 0.793ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.744ns (routing 1.005ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.907     3.842    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.940 r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.161     4.101    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     4.164 f  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         0.870     5.034    aging_sensor/reset
    SLICE_X41Y156        FDCE                                         f  aging_sensor/FF3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     2.778 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     4.352    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     4.996 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     5.225    clock_gen/inst/clk_en_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.249 r  clock_gen/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.744     6.993    aging_sensor/clk_en
    SLICE_X41Y156        FDCE                                         r  aging_sensor/FF3/C
                         clock pessimism             -0.567     6.426    
                         clock uncertainty           -0.197     6.228    
    SLICE_X41Y156        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072     6.156    aging_sensor/FF3
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                  1.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.362ns  (arrival time - required time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor/FF3/CLR
                            (removal check against rising-edge clock clk_en_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -7.222ns  (clk_en_clk_wiz_0 rise@2.778ns - sys_clk_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.519ns  (logic 0.062ns (11.953%)  route 0.457ns (88.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 4.788 - 2.778 ) 
    Source Clock Delay      (SCD):    2.228ns = ( 12.228 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.949ns (routing 0.401ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.626ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886    10.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230    11.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    11.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    11.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.949    12.228    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040    12.268 r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.073    12.341    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022    12.363 f  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         0.384    12.746    aging_sensor/reset
    SLICE_X41Y156        FDCE                                         f  aging_sensor/FF3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_en_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     2.778 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     3.770    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     3.475 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     3.641    clock_gen/inst/clk_en_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.660 r  clock_gen/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.128     4.788    aging_sensor/clk_en
    SLICE_X41Y156        FDCE                                         r  aging_sensor/FF3/C
                         clock pessimism              0.419     5.207    
                         clock uncertainty            0.197     5.404    
    SLICE_X41Y156        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     5.384    aging_sensor/FF3
  -------------------------------------------------------------------
                         required time                         -5.384    
                         arrival time                          12.746    
  -------------------------------------------------------------------
                         slack                                  7.362    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.036ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.216ns (12.120%)  route 1.566ns (87.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 53.495 - 50.000 ) 
    Source Clock Delay      (SCD):    8.154ns
    Clock Pessimism Removal (CPR):    4.584ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 1.209ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.893ns (routing 1.104ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.111     8.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     8.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.756     9.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y101        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     9.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.810     9.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113    51.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.893    53.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.584    58.079    
                         clock uncertainty           -0.035    58.044    
    SLICE_X42Y110        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    57.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         57.972    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                 48.036    

Slack (MET) :             48.036ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.216ns (12.120%)  route 1.566ns (87.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 53.495 - 50.000 ) 
    Source Clock Delay      (SCD):    8.154ns
    Clock Pessimism Removal (CPR):    4.584ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 1.209ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.893ns (routing 1.104ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.111     8.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     8.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.756     9.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y101        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     9.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.810     9.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113    51.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.893    53.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.584    58.079    
                         clock uncertainty           -0.035    58.044    
    SLICE_X42Y110        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072    57.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         57.972    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                 48.036    

Slack (MET) :             48.036ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.216ns (12.120%)  route 1.566ns (87.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 53.495 - 50.000 ) 
    Source Clock Delay      (SCD):    8.154ns
    Clock Pessimism Removal (CPR):    4.584ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 1.209ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.893ns (routing 1.104ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.111     8.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     8.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.756     9.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y101        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     9.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.810     9.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113    51.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.893    53.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.584    58.079    
                         clock uncertainty           -0.035    58.044    
    SLICE_X42Y110        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072    57.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         57.972    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                 48.036    

Slack (MET) :             48.036ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.216ns (12.120%)  route 1.566ns (87.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 53.495 - 50.000 ) 
    Source Clock Delay      (SCD):    8.154ns
    Clock Pessimism Removal (CPR):    4.584ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 1.209ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.893ns (routing 1.104ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.111     8.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     8.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.756     9.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y101        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     9.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.810     9.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113    51.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.893    53.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.584    58.079    
                         clock uncertainty           -0.035    58.044    
    SLICE_X42Y110        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.072    57.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         57.972    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                 48.036    

Slack (MET) :             48.036ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.216ns (12.120%)  route 1.566ns (87.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 53.495 - 50.000 ) 
    Source Clock Delay      (SCD):    8.154ns
    Clock Pessimism Removal (CPR):    4.584ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 1.209ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.893ns (routing 1.104ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.111     8.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     8.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.756     9.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y101        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     9.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.810     9.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113    51.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.893    53.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.584    58.079    
                         clock uncertainty           -0.035    58.044    
    SLICE_X42Y110        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.072    57.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         57.972    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                 48.036    

Slack (MET) :             48.036ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.216ns (12.120%)  route 1.566ns (87.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 53.495 - 50.000 ) 
    Source Clock Delay      (SCD):    8.154ns
    Clock Pessimism Removal (CPR):    4.584ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 1.209ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.893ns (routing 1.104ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.111     8.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     8.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.756     9.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y101        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     9.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.810     9.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113    51.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.893    53.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.584    58.079    
                         clock uncertainty           -0.035    58.044    
    SLICE_X42Y110        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.072    57.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         57.972    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                 48.036    

Slack (MET) :             48.036ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.216ns (12.120%)  route 1.566ns (87.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 53.495 - 50.000 ) 
    Source Clock Delay      (SCD):    8.154ns
    Clock Pessimism Removal (CPR):    4.584ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 1.209ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.893ns (routing 1.104ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.111     8.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     8.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.756     9.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y101        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     9.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.810     9.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113    51.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.893    53.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.584    58.079    
                         clock uncertainty           -0.035    58.044    
    SLICE_X42Y110        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072    57.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         57.972    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                 48.036    

Slack (MET) :             48.036ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.216ns (12.120%)  route 1.566ns (87.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 53.495 - 50.000 ) 
    Source Clock Delay      (SCD):    8.154ns
    Clock Pessimism Removal (CPR):    4.584ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 1.209ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.893ns (routing 1.104ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.111     8.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     8.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.756     9.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y101        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     9.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.810     9.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113    51.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.893    53.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.584    58.079    
                         clock uncertainty           -0.035    58.044    
    SLICE_X42Y110        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.072    57.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         57.972    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                 48.036    

Slack (MET) :             48.291ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.216ns (14.153%)  route 1.310ns (85.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 53.494 - 50.000 ) 
    Source Clock Delay      (SCD):    8.154ns
    Clock Pessimism Removal (CPR):    4.584ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 1.209ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.892ns (routing 1.104ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.111     8.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     8.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.756     9.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y101        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     9.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.554     9.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113    51.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.892    53.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.584    58.078    
                         clock uncertainty           -0.035    58.043    
    SLICE_X41Y109        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    57.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.971    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                 48.291    

Slack (MET) :             48.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.216ns (15.206%)  route 1.205ns (84.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 53.498 - 50.000 ) 
    Source Clock Delay      (SCD):    8.154ns
    Clock Pessimism Removal (CPR):    4.584ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 1.209ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.896ns (routing 1.104ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.111     8.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     8.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.756     9.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y101        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     9.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.448     9.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113    51.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.896    53.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.584    58.082    
                         clock uncertainty           -0.035    58.047    
    SLICE_X42Y107        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    57.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         57.975    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                 48.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.183%)  route 0.104ns (72.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.614ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    4.192ns
  Clock Net Delay (Source):      1.062ns (routing 0.610ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.677ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.062     2.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.420 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.192     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.192     2.422    
    SLICE_X47Y113        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.183%)  route 0.104ns (72.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.614ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    4.192ns
  Clock Net Delay (Source):      1.062ns (routing 0.610ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.677ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.062     2.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.420 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.192     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X47Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.192     2.422    
    SLICE_X47Y113        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.183%)  route 0.104ns (72.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.614ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    4.192ns
  Clock Net Delay (Source):      1.062ns (routing 0.610ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.677ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.062     2.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.420 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X47Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.192     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X47Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -4.192     2.422    
    SLICE_X47Y113        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.183%)  route 0.104ns (72.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.614ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    4.192ns
  Clock Net Delay (Source):      1.062ns (routing 0.610ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.677ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.062     2.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.420 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X47Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.192     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X47Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -4.192     2.422    
    SLICE_X47Y113        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.183%)  route 0.104ns (72.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.614ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    4.192ns
  Clock Net Delay (Source):      1.062ns (routing 0.610ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.677ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.062     2.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.420 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X47Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.192     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X47Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -4.192     2.422    
    SLICE_X47Y113        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.183%)  route 0.104ns (72.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.614ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    4.192ns
  Clock Net Delay (Source):      1.062ns (routing 0.610ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.677ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.062     2.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.420 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X47Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.192     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X47Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -4.192     2.422    
    SLICE_X47Y113        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.038ns (33.426%)  route 0.076ns (66.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.619ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    4.227ns
  Clock Net Delay (Source):      1.062ns (routing 0.610ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.677ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.062     2.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.076     2.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X48Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.197     6.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -4.227     2.392    
    SLICE_X48Y113        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     2.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.038ns (33.426%)  route 0.076ns (66.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.619ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    4.227ns
  Clock Net Delay (Source):      1.062ns (routing 0.610ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.677ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.062     2.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.076     2.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X48Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.197     6.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -4.227     2.392    
    SLICE_X48Y113        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     2.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.038ns (33.426%)  route 0.076ns (66.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.619ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    4.227ns
  Clock Net Delay (Source):      1.062ns (routing 0.610ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.677ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.062     2.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.076     2.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X48Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.197     6.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -4.227     2.392    
    SLICE_X48Y113        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     2.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.038ns (30.803%)  route 0.085ns (69.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.622ns
    Source Clock Delay      (SCD):    2.382ns
    Clock Pessimism Removal (CPR):    4.226ns
  Clock Net Delay (Source):      1.063ns (routing 0.610ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.677ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.063     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.420 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.085     2.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X51Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.200     6.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X51Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.226     2.396    
    SLICE_X51Y116        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_clk_wiz_0
  To Clock:  phase_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.810ns  (required time - arrival time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor/FF1/CLR
                            (recovery check against rising-edge clock phase_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (phase_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.161ns (6.924%)  route 2.164ns (93.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.907ns (routing 0.793ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.150ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.907     3.842    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.940 r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.161     4.101    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     4.164 f  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         2.003     6.167    aging_sensor/reset
    SLICE_X40Y157        FDCE                                         f  aging_sensor/FF1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phase_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    12.451    clock_gen/inst/phase_clk_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.475 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.338    14.813    aging_sensor/psclk
    SLICE_X40Y157        FDCE                                         r  aging_sensor/FF1/C
                         clock pessimism             -0.567    14.246    
                         clock uncertainty           -0.197    14.049    
    SLICE_X40Y157        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    13.977    aging_sensor/FF1
  -------------------------------------------------------------------
                         required time                         13.977    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                  7.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor/FF1/CLR
                            (removal check against rising-edge clock phase_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (phase_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.114ns (8.172%)  route 1.281ns (91.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.586ns
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.684ns (routing 0.723ns, distribution 0.961ns)
  Clock Net Delay (Destination): 2.645ns (routing 1.259ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     1.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.684     4.154    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     4.225 r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.094     4.319    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.043     4.362 f  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         1.187     5.549    aging_sensor/reset
    SLICE_X40Y157        FDCE                                         f  aging_sensor/FF1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phase_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.913    clock_gen/inst/phase_clk_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.941 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.645     4.586    aging_sensor/psclk
    SLICE_X40Y157        FDCE                                         r  aging_sensor/FF1/C
                         clock pessimism              0.567     5.153    
                         clock uncertainty            0.197     5.350    
    SLICE_X40Y157        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.033     5.317    aging_sensor/FF1
  -------------------------------------------------------------------
                         required time                         -5.317    
                         arrival time                           5.549    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_clk_wiz_0
  To Clock:  sys_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor/FF2/CLR
                            (recovery check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.161ns (8.122%)  route 1.821ns (91.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 14.095 - 10.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.907ns (routing 0.793ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.723ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.907     3.842    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.940 r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.161     4.101    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     4.164 f  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         1.660     5.824    aging_sensor/reset
    SLICE_X41Y157        FDCE                                         f  aging_sensor/FF2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.625    14.095    aging_sensor/sclk
    SLICE_X41Y157        FDCE                                         r  aging_sensor/FF2/C
                         clock pessimism             -0.410    13.685    
                         clock uncertainty           -0.077    13.608    
    SLICE_X41Y157        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072    13.536    aging_sensor/FF2
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                          -5.824    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_controller/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.161ns (11.886%)  route 1.194ns (88.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 14.154 - 10.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.907ns (routing 0.793ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.723ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.907     3.842    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.940 f  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.161     4.101    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     4.164 r  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         1.033     5.196    main_controller/reset
    SLICE_X44Y131        FDCE                                         f  main_controller/FSM_sequential_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.684    14.154    main_controller/clk
    SLICE_X44Y131        FDCE                                         r  main_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.410    13.744    
                         clock uncertainty           -0.077    13.667    
    SLICE_X44Y131        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    13.595    main_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.595    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_controller/sig_ant_reg/CLR
                            (recovery check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.161ns (11.886%)  route 1.194ns (88.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 14.154 - 10.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.907ns (routing 0.793ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.723ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.907     3.842    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.940 f  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.161     4.101    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     4.164 r  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         1.033     5.196    main_controller/reset
    SLICE_X44Y131        FDCE                                         f  main_controller/sig_ant_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.684    14.154    main_controller/clk
    SLICE_X44Y131        FDCE                                         r  main_controller/sig_ant_reg/C
                         clock pessimism             -0.410    13.744    
                         clock uncertainty           -0.077    13.667    
    SLICE_X44Y131        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    13.595    main_controller/sig_ant_reg
  -------------------------------------------------------------------
                         required time                         13.595    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.399ns  (required time - arrival time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/frame_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.161ns (11.493%)  route 1.240ns (88.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 14.140 - 10.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.907ns (routing 0.793ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.723ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.907     3.842    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.940 f  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.161     4.101    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     4.164 r  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         1.079     5.243    uart_transmitter/reset
    SLICE_X43Y143        FDCE                                         f  uart_transmitter/frame_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.670    14.140    uart_transmitter/clk
    SLICE_X43Y143        FDCE                                         r  uart_transmitter/frame_reg[7]/C
                         clock pessimism             -0.349    13.791    
                         clock uncertainty           -0.077    13.713    
    SLICE_X43Y143        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    13.641    uart_transmitter/frame_reg[7]
  -------------------------------------------------------------------
                         required time                         13.641    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                  8.399    

Slack (MET) :             8.399ns  (required time - arrival time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/tx_reg/PRE
                            (recovery check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.161ns (11.493%)  route 1.240ns (88.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 14.140 - 10.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.907ns (routing 0.793ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.723ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.907     3.842    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.940 f  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.161     4.101    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     4.164 r  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         1.079     5.243    uart_transmitter/reset
    SLICE_X43Y143        FDPE                                         f  uart_transmitter/tx_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.670    14.140    uart_transmitter/clk
    SLICE_X43Y143        FDPE                                         r  uart_transmitter/tx_reg/C
                         clock pessimism             -0.349    13.791    
                         clock uncertainty           -0.077    13.713    
    SLICE_X43Y143        FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.072    13.641    uart_transmitter/tx_reg
  -------------------------------------------------------------------
                         required time                         13.641    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                  8.399    

Slack (MET) :             8.400ns  (required time - arrival time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.161ns (11.509%)  route 1.238ns (88.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 14.139 - 10.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.907ns (routing 0.793ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.723ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.907     3.842    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.940 f  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.161     4.101    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     4.164 r  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         1.077     5.241    uart_transmitter/reset
    SLICE_X43Y144        FDCE                                         f  uart_transmitter/counter_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.669    14.139    uart_transmitter/clk
    SLICE_X43Y144        FDCE                                         r  uart_transmitter/counter_reg[2]/C
                         clock pessimism             -0.349    13.790    
                         clock uncertainty           -0.077    13.712    
    SLICE_X43Y144        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    13.640    uart_transmitter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.640    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                  8.400    

Slack (MET) :             8.400ns  (required time - arrival time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.161ns (11.509%)  route 1.238ns (88.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 14.139 - 10.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.907ns (routing 0.793ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.723ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.907     3.842    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.940 f  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.161     4.101    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     4.164 r  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         1.077     5.241    uart_transmitter/reset
    SLICE_X43Y144        FDCE                                         f  uart_transmitter/counter_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.669    14.139    uart_transmitter/clk
    SLICE_X43Y144        FDCE                                         r  uart_transmitter/counter_reg[3]/C
                         clock pessimism             -0.349    13.790    
                         clock uncertainty           -0.077    13.712    
    SLICE_X43Y144        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    13.640    uart_transmitter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.640    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                  8.400    

Slack (MET) :             8.400ns  (required time - arrival time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.161ns (11.509%)  route 1.238ns (88.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 14.139 - 10.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.907ns (routing 0.793ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.723ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.907     3.842    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.940 f  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.161     4.101    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     4.164 r  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         1.077     5.241    uart_transmitter/reset
    SLICE_X43Y144        FDCE                                         f  uart_transmitter/counter_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.669    14.139    uart_transmitter/clk
    SLICE_X43Y144        FDCE                                         r  uart_transmitter/counter_reg[5]/C
                         clock pessimism             -0.349    13.790    
                         clock uncertainty           -0.077    13.712    
    SLICE_X43Y144        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072    13.640    uart_transmitter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.640    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                  8.400    

Slack (MET) :             8.400ns  (required time - arrival time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/index_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.161ns (11.924%)  route 1.189ns (88.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 14.151 - 10.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.907ns (routing 0.793ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.723ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.907     3.842    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.940 f  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.161     4.101    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     4.164 r  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         1.028     5.192    uart_transmitter/reset
    SLICE_X44Y145        FDCE                                         f  uart_transmitter/index_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.681    14.151    uart_transmitter/clk
    SLICE_X44Y145        FDCE                                         r  uart_transmitter/index_reg[0]/C
                         clock pessimism             -0.410    13.741    
                         clock uncertainty           -0.077    13.664    
    SLICE_X44Y145        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    13.592    uart_transmitter/index_reg[0]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  8.400    

Slack (MET) :             8.400ns  (required time - arrival time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/index_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.161ns (11.924%)  route 1.189ns (88.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 14.151 - 10.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.907ns (routing 0.793ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.723ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.907     3.842    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     3.940 f  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.161     4.101    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     4.164 r  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         1.028     5.192    uart_transmitter/reset
    SLICE_X44Y145        FDCE                                         f  uart_transmitter/index_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000    10.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574    11.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.681    14.151    uart_transmitter/clk
    SLICE_X44Y145        FDCE                                         r  uart_transmitter/index_reg[1]/C
                         clock pessimism             -0.410    13.741    
                         clock uncertainty           -0.077    13.664    
    SLICE_X44Y145        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    13.592    uart_transmitter/index_reg[1]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  8.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_streamer/data_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.062ns (18.820%)  route 0.267ns (81.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    -0.319ns
  Clock Net Delay (Source):      0.949ns (routing 0.401ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.447ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.949     2.228    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.268 f  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.073     2.341    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.363 r  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         0.194     2.557    data_streamer/reset
    SLICE_X46Y128        FDCE                                         f  data_streamer/data_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.077     1.959    data_streamer/clk
    SLICE_X46Y128        FDCE                                         r  data_streamer/data_reg[5]/C
                         clock pessimism              0.319     2.278    
    SLICE_X46Y128        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.258    data_streamer/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_streamer/data_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.062ns (17.592%)  route 0.290ns (82.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    -0.319ns
  Clock Net Delay (Source):      0.949ns (routing 0.401ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.447ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.949     2.228    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.268 f  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.073     2.341    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.363 r  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         0.217     2.580    data_streamer/reset
    SLICE_X46Y129        FDCE                                         f  data_streamer/data_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.077     1.959    data_streamer/clk
    SLICE_X46Y129        FDCE                                         r  data_streamer/data_reg[6]/C
                         clock pessimism              0.319     2.278    
    SLICE_X46Y129        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.258    data_streamer/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_streamer/data_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.062ns (17.592%)  route 0.290ns (82.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    -0.319ns
  Clock Net Delay (Source):      0.949ns (routing 0.401ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.447ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.949     2.228    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.268 f  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.073     2.341    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.363 r  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         0.217     2.580    data_streamer/reset
    SLICE_X46Y129        FDCE                                         f  data_streamer/data_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.077     1.959    data_streamer/clk
    SLICE_X46Y129        FDCE                                         r  data_streamer/data_reg[7]/C
                         clock pessimism              0.319     2.278    
    SLICE_X46Y129        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.258    data_streamer/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_streamer/data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.062ns (16.771%)  route 0.308ns (83.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    -0.319ns
  Clock Net Delay (Source):      0.949ns (routing 0.401ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.447ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.949     2.228    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.268 f  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.073     2.341    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.363 r  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         0.235     2.597    data_streamer/reset
    SLICE_X47Y128        FDCE                                         f  data_streamer/data_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.083     1.965    data_streamer/clk
    SLICE_X47Y128        FDCE                                         r  data_streamer/data_reg[0]/C
                         clock pessimism              0.319     2.284    
    SLICE_X47Y128        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     2.264    data_streamer/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_streamer/data_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.062ns (17.294%)  route 0.297ns (82.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    -0.319ns
  Clock Net Delay (Source):      0.949ns (routing 0.401ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.447ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.949     2.228    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.268 f  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.073     2.341    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.363 r  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         0.224     2.586    data_streamer/reset
    SLICE_X46Y130        FDCE                                         f  data_streamer/data_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.072     1.954    data_streamer/clk
    SLICE_X46Y130        FDCE                                         r  data_streamer/data_reg[3]/C
                         clock pessimism              0.319     2.273    
    SLICE_X46Y130        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.253    data_streamer/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_streamer/sel_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.062ns (17.294%)  route 0.297ns (82.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    -0.319ns
  Clock Net Delay (Source):      0.949ns (routing 0.401ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.447ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.949     2.228    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.268 f  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.073     2.341    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.363 r  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         0.224     2.586    data_streamer/reset
    SLICE_X46Y130        FDCE                                         f  data_streamer/sel_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.072     1.954    data_streamer/clk
    SLICE_X46Y130        FDCE                                         r  data_streamer/sel_reg[3]/C
                         clock pessimism              0.319     2.273    
    SLICE_X46Y130        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.253    data_streamer/sel_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_streamer/sel_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.062ns (16.816%)  route 0.307ns (83.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    -0.319ns
  Clock Net Delay (Source):      0.949ns (routing 0.401ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.447ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.949     2.228    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.268 f  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.073     2.341    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.363 r  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         0.234     2.596    data_streamer/reset
    SLICE_X47Y128        FDCE                                         f  data_streamer/sel_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.081     1.963    data_streamer/clk
    SLICE_X47Y128        FDCE                                         r  data_streamer/sel_reg[1]/C
                         clock pessimism              0.319     2.282    
    SLICE_X47Y128        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.262    data_streamer/sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_streamer/sel_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.062ns (15.676%)  route 0.334ns (84.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    -0.319ns
  Clock Net Delay (Source):      0.949ns (routing 0.401ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.447ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.949     2.228    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.268 f  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.073     2.341    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.363 r  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         0.261     2.623    data_streamer/reset
    SLICE_X46Y132        FDCE                                         f  data_streamer/sel_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.080     1.962    data_streamer/clk
    SLICE_X46Y132        FDCE                                         r  data_streamer/sel_reg[2]/C
                         clock pessimism              0.319     2.281    
    SLICE_X46Y132        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.261    data_streamer/sel_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_streamer/data_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.062ns (15.676%)  route 0.334ns (84.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    -0.319ns
  Clock Net Delay (Source):      0.949ns (routing 0.401ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.447ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.949     2.228    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.268 f  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.073     2.341    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.363 r  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         0.261     2.623    data_streamer/reset
    SLICE_X46Y132        FDCE                                         f  data_streamer/data_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.076     1.958    data_streamer/clk
    SLICE_X46Y132        FDCE                                         r  data_streamer/data_reg[4]/C
                         clock pessimism              0.319     2.277    
    SLICE_X46Y132        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.257    data_streamer/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_streamer/data_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.062ns (14.445%)  route 0.367ns (85.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    -0.319ns
  Clock Net Delay (Source):      0.949ns (routing 0.401ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.447ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.949     2.228    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X43Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.268 f  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.073     2.341    vio_soft_reset
    SLICE_X43Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.363 r  sys_reset_n_inferred_i_1/O
                         net (fo=122, routed)         0.294     2.657    data_streamer/reset
    SLICE_X48Y130        FDCE                                         f  data_streamer/data_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.087     1.969    data_streamer/clk
    SLICE_X48Y130        FDCE                                         r  data_streamer/data_reg[2]/C
                         clock pessimism              0.319     2.288    
    SLICE_X48Y130        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.268    data_streamer/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.388    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_in
  To Clock:  sys_clk_in

Setup :            0  Failing Endpoints,  Worst Slack        8.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_in rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.096ns (7.477%)  route 1.188ns (92.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.786ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.715ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.031     3.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.188     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.775    12.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.292    12.946    
                         clock uncertainty           -0.035    12.911    
    SLICE_X42Y112        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072    12.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -4.349    
  -------------------------------------------------------------------
                         slack                                  8.490    

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_in rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.096ns (7.477%)  route 1.188ns (92.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.786ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.715ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.031     3.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.188     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.775    12.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.292    12.946    
                         clock uncertainty           -0.035    12.911    
    SLICE_X42Y112        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.072    12.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -4.349    
  -------------------------------------------------------------------
                         slack                                  8.490    

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_in rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.096ns (7.477%)  route 1.188ns (92.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.786ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.715ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.031     3.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.188     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.775    12.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.292    12.946    
                         clock uncertainty           -0.035    12.911    
    SLICE_X42Y112        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    12.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -4.349    
  -------------------------------------------------------------------
                         slack                                  8.490    

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_in rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.096ns (7.477%)  route 1.188ns (92.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.786ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.715ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.031     3.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.188     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.775    12.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.292    12.946    
                         clock uncertainty           -0.035    12.911    
    SLICE_X42Y112        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072    12.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -4.349    
  -------------------------------------------------------------------
                         slack                                  8.490    

Slack (MET) :             9.015ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_in rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.096ns (12.755%)  route 0.657ns (87.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.786ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.715ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.031     3.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.657     3.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.769    12.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.292    12.940    
                         clock uncertainty           -0.035    12.905    
    SLICE_X42Y111        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.072    12.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                          -3.818    
  -------------------------------------------------------------------
                         slack                                  9.015    

Slack (MET) :             9.015ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_in rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.096ns (12.755%)  route 0.657ns (87.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.786ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.715ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.031     3.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.657     3.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.769    12.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.292    12.940    
                         clock uncertainty           -0.035    12.905    
    SLICE_X42Y111        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072    12.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                          -3.818    
  -------------------------------------------------------------------
                         slack                                  9.015    

Slack (MET) :             9.015ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_in rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.096ns (12.755%)  route 0.657ns (87.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.786ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.715ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.031     3.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.657     3.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.769    12.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.292    12.940    
                         clock uncertainty           -0.035    12.905    
    SLICE_X42Y111        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    12.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                          -3.818    
  -------------------------------------------------------------------
                         slack                                  9.015    

Slack (MET) :             9.015ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_in rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.096ns (12.755%)  route 0.657ns (87.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.786ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.715ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.031     3.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.657     3.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.769    12.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.292    12.940    
                         clock uncertainty           -0.035    12.905    
    SLICE_X42Y111        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072    12.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                          -3.818    
  -------------------------------------------------------------------
                         slack                                  9.015    

Slack (MET) :             9.059ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_in rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.275ns (35.186%)  route 0.507ns (64.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.786ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.715ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.060     3.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     3.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.261     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X49Y112        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.630 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.246     3.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X49Y114        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.810    12.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.353    13.042    
                         clock uncertainty           -0.035    13.007    
    SLICE_X49Y114        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.072    12.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                  9.059    

Slack (MET) :             9.059ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_in rise@10.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.275ns (35.186%)  route 0.507ns (64.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.786ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.715ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.060     3.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     3.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.261     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X49Y112        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.630 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.246     3.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X49Y114        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.810    12.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.353    13.042    
                         clock uncertainty           -0.035    13.007    
    SLICE_X49Y114        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.072    12.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                  9.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Net Delay (Source):      1.019ns (routing 0.397ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.442ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.019     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y112        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.610 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.075     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X50Y112        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.149     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.284     1.585    
    SLICE_X50Y112        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Net Delay (Source):      1.016ns (routing 0.397ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.442ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.016     1.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.090     1.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X49Y112        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.151     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.278     1.594    
    SLICE_X49Y112        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.303%)  route 0.090ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Net Delay (Source):      1.017ns (routing 0.397ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.148ns (routing 0.442ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.017     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.608 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.090     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X49Y114        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.148     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X49Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.284     1.584    
    SLICE_X49Y114        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.040ns (22.809%)  route 0.135ns (77.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Net Delay (Source):      1.017ns (routing 0.397ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.442ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.017     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     1.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X50Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.150     1.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X50Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.249     1.621    
    SLICE_X50Y116        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.040ns (22.809%)  route 0.135ns (77.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Net Delay (Source):      1.017ns (routing 0.397ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.442ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.017     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     1.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X50Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.150     1.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X50Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.249     1.621    
    SLICE_X50Y116        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.040ns (22.809%)  route 0.135ns (77.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Net Delay (Source):      1.017ns (routing 0.397ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.442ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.017     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     1.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X50Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.150     1.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.249     1.621    
    SLICE_X50Y116        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.040ns (22.809%)  route 0.135ns (77.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Net Delay (Source):      1.017ns (routing 0.397ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.442ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.017     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     1.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X50Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.150     1.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.249     1.621    
    SLICE_X50Y116        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.040ns (22.809%)  route 0.135ns (77.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Net Delay (Source):      1.017ns (routing 0.397ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.442ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.017     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     1.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X50Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.150     1.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.249     1.621    
    SLICE_X50Y116        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.052%)  route 0.130ns (76.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Net Delay (Source):      1.011ns (routing 0.397ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.442ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.011     1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.130     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X43Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.138     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.249     1.609    
    SLICE_X43Y111        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.052%)  route 0.130ns (76.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Net Delay (Source):      1.011ns (routing 0.397ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.442ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.011     1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.130     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X43Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.138     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/C
                         clock pessimism             -0.249     1.609    
    SLICE_X43Y111        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.143    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_in
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            95 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.348ns  (logic 0.096ns (7.122%)  route 1.252ns (92.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.786ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.879ns (routing 1.104ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.031     3.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.252     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.879     3.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.348ns  (logic 0.096ns (7.122%)  route 1.252ns (92.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.786ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.879ns (routing 1.104ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.031     3.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.252     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.879     3.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.348ns  (logic 0.096ns (7.122%)  route 1.252ns (92.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.786ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.879ns (routing 1.104ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.031     3.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.252     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.879     3.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.348ns  (logic 0.096ns (7.122%)  route 1.252ns (92.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.786ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.879ns (routing 1.104ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.031     3.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.252     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.879     3.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.348ns  (logic 0.096ns (7.122%)  route 1.252ns (92.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.786ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.879ns (routing 1.104ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.031     3.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.252     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.879     3.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.348ns  (logic 0.096ns (7.122%)  route 1.252ns (92.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.786ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.879ns (routing 1.104ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.031     3.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.252     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.879     3.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.348ns  (logic 0.096ns (7.122%)  route 1.252ns (92.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.786ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.879ns (routing 1.104ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.031     3.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.252     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.879     3.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.348ns  (logic 0.096ns (7.122%)  route 1.252ns (92.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.786ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.879ns (routing 1.104ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.031     3.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.252     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.879     3.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.346ns  (logic 0.096ns (7.133%)  route 1.250ns (92.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.786ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.879ns (routing 1.104ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.031     3.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.250     4.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.879     3.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.346ns  (logic 0.096ns (7.133%)  route 1.250ns (92.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.786ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.879ns (routing 1.104ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.031     3.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.250     4.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.879     3.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.040ns (33.333%)  route 0.080ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        5.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.627ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.989ns (routing 0.397ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.677ns, distribution 0.528ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        0.989     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X41Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.080     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X41Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.205     6.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X41Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        5.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.624ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.993ns (routing 0.397ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.677ns, distribution 0.525ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        0.993     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X41Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.585 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X41Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.202     6.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X41Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        5.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.628ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.995ns (routing 0.397ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.677ns, distribution 0.529ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        0.995     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X42Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.085     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X42Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.206     6.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X42Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        5.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.629ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.397ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.677ns, distribution 0.530ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        0.999     1.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X42Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.085     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X42Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.207     6.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X42Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        5.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.616ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.007ns (routing 0.397ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.677ns, distribution 0.517ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.007     1.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X43Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X43Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.194     6.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X43Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        5.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.612ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.008ns (routing 0.397ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.677ns, distribution 0.513ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.008     1.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X43Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.079     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X43Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.190     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X43Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.234%)  route 0.073ns (65.766%))
  Logic Levels:           0  
  Clock Path Skew:        5.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.622ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.017ns (routing 0.397ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.677ns, distribution 0.523ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.017     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.073     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X51Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.200     6.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X51Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        5.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.615ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.011ns (routing 0.397ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.677ns, distribution 0.516ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.011     1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X44Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.085     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.193     6.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        5.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.614ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.016ns (routing 0.397ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.677ns, distribution 0.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.016     1.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X45Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X45Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.192     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X45Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.038ns (31.405%)  route 0.083ns (68.595%))
  Logic Levels:           0  
  Clock Path Skew:        5.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.614ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.015ns (routing 0.397ns, distribution 0.618ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.677ns, distribution 0.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.015     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X47Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.083     1.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X47Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.192     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_in
  To Clock:  sys_clk_clk_wiz_0

Max Delay           177 Endpoints
Min Delay           177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.229ns  (logic 0.761ns (34.141%)  route 1.468ns (65.859%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      2.156ns (routing 0.786ns, distribution 1.370ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.723ns, distribution 0.901ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.156     3.190    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X44Y134        SRLC32E                                      r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.486     3.676 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.907     4.583    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y134        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     4.781 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.028     4.809    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.077     4.886 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.533     5.419    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y133        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     1.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.624     4.094    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y133        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.868ns  (logic 0.767ns (41.060%)  route 1.101ns (58.940%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      2.146ns (routing 0.786ns, distribution 1.360ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.723ns, distribution 0.901ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.146     3.180    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X44Y133        SRLC32E                                      r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y133        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.488     3.668 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.627     4.295    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y132        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.497 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.028     4.525    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y133        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.077     4.602 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.446     5.048    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y133        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     1.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.624     4.094    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y133        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.786ns  (logic 0.761ns (42.609%)  route 1.025ns (57.391%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.118ns
    Source Clock Delay      (SCD):    3.161ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      2.127ns (routing 0.786ns, distribution 1.341ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.723ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.127     3.161    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X44Y127        SRLC32E                                      r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y127        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.486     3.647 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.355     4.002    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X44Y128        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     4.200 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.028     4.228    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X44Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.077     4.305 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.642     4.947    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y131        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     1.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.648     4.118    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y131        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.791ns  (logic 0.707ns (39.475%)  route 1.084ns (60.525%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.145ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      2.116ns (routing 0.786ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.723ns, distribution 0.952ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.116     3.150    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X47Y145        SRLC32E                                      r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y145        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.480     3.630 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.464     4.094    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X47Y143        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     4.244 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.028     4.272    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X47Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.077     4.349 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.592     4.941    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y139        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     1.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.675     4.145    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y139        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.810ns  (logic 0.691ns (38.177%)  route 1.119ns (61.823%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        1.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      2.077ns (routing 0.786ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.682ns (routing 0.723ns, distribution 0.959ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.077     3.111    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y144        SRLC32E                                      r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.486     3.597 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.334     3.931    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y143        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.205     4.136 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.785     4.921    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y136        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     1.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.682     4.152    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y136        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.613ns  (logic 0.714ns (44.265%)  route 0.899ns (55.735%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      2.131ns (routing 0.786ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.723ns, distribution 0.957ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.131     3.165    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X50Y134        SRLC32E                                      r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y134        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.486     3.651 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.354     4.005    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X50Y136        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     4.203 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.028     4.231    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X50Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.030     4.261 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.517     4.778    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X45Y137        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     1.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.680     4.150    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X45Y137        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.592ns  (logic 0.714ns (44.849%)  route 0.878ns (55.151%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      2.133ns (routing 0.786ns, distribution 1.347ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.723ns, distribution 0.958ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.133     3.167    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X53Y134        SRLC32E                                      r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y134        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.486     3.653 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.298     3.951    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X51Y134        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     4.149 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.028     4.177    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X51Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.030     4.207 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.552     4.759    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X45Y135        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     1.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.681     4.151    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X45Y135        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.613ns  (logic 0.135ns (8.368%)  route 1.478ns (91.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      2.094ns (routing 0.786ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.723ns, distribution 0.972ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.094     3.128    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y122        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.224 f  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.105     3.329    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y122        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     3.368 r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          1.373     4.742    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X45Y130        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     1.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.695     4.165    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X45Y130        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.613ns  (logic 0.135ns (8.368%)  route 1.478ns (91.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      2.094ns (routing 0.786ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.723ns, distribution 0.972ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.094     3.128    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y122        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.224 f  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.105     3.329    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y122        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     3.368 r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          1.373     4.742    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X45Y130        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     1.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.695     4.165    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X45Y130        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.596ns  (logic 0.664ns (41.604%)  route 0.932ns (58.396%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.118ns
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      2.092ns (routing 0.786ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.723ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.092     3.126    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y128        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y128        SRL16E (Prop_A5LUT_SLICEM_CLK_Q)
                                                      0.466     3.592 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.568     4.160    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y129        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.121     4.281 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.028     4.309    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.077     4.386 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.336     4.722    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y131        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     1.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.648     4.118    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y131        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.990ns (routing 0.397ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.447ns, distribution 0.562ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        0.990     1.542    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X40Y111        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.581 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.076     1.657    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X40Y111        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.009     1.891    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X40Y111        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.760%)  route 0.067ns (63.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.007ns (routing 0.397ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.447ns, distribution 0.593ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.007     1.559    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y122        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y122        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.598 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.067     1.665    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y121        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.040     1.922    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y121        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.849%)  route 0.066ns (62.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.012ns (routing 0.397ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.447ns, distribution 0.593ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.012     1.564    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y126        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y126        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.604 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.066     1.669    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y124        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.040     1.922    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y124        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.037ns (37.559%)  route 0.062ns (62.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.019ns (routing 0.397ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.447ns, distribution 0.597ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.019     1.571    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y122        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.608 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.062     1.670    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y122        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.044     1.926    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y122        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.115ns  (logic 0.040ns (34.783%)  route 0.075ns (65.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.007ns (routing 0.397ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.447ns, distribution 0.594ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.007     1.559    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y124        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y124        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.599 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.075     1.674    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y124        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.041     1.923    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y124        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.920%)  route 0.073ns (65.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.012ns (routing 0.397ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.447ns, distribution 0.603ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.012     1.564    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y126        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y126        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.603 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.073     1.675    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.050     1.932    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.040ns (33.211%)  route 0.080ns (66.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.010ns (routing 0.397ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.447ns, distribution 0.590ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.010     1.562    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y121        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y121        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.602 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.080     1.683    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y122        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.037     1.919    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y122        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.040ns (32.341%)  route 0.084ns (67.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.019ns (routing 0.397ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.447ns, distribution 0.600ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.019     1.571    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X40Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y128        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.611 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.084     1.695    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X40Y130        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.047     1.929    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X40Y130        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.040ns (31.328%)  route 0.088ns (68.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.020ns (routing 0.397ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.447ns, distribution 0.600ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.020     1.572    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X40Y127        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y127        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.612 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.088     1.700    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X40Y130        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.047     1.929    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X40Y130        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.038ns (29.761%)  route 0.090ns (70.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.022ns (routing 0.397ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.447ns, distribution 0.598ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.022     1.574    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X39Y127        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.612 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.090     1.702    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X39Y127        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.045     1.927    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X39Y127        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  sys_clk_in

Max Delay            79 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.311ns  (logic 0.097ns (7.399%)  route 1.214ns (92.601%))
  Logic Levels:           0  
  Clock Path Skew:        -5.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.145ns (routing 1.209ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.715ns, distribution 1.087ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.145     8.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X42Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     8.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           1.214     9.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[10]
    SLICE_X43Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.802     2.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X43Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.164ns  (logic 0.098ns (8.418%)  route 1.066ns (91.582%))
  Logic Levels:           0  
  Clock Path Skew:        -5.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 1.209ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.715ns, distribution 1.041ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.144     8.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X42Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     8.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           1.066     9.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[14]
    SLICE_X40Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.756     2.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X40Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.914ns  (logic 0.357ns (39.059%)  route 0.557ns (60.941%))
  Logic Levels:           0  
  Clock Path Skew:        -5.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    8.203ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.209ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.715ns, distribution 1.101ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.160     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X50Y119        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.357     8.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.557     9.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X48Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.816     2.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X48Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.842ns  (logic 0.097ns (11.515%)  route 0.745ns (88.485%))
  Logic Levels:           0  
  Clock Path Skew:        -5.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    8.177ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 1.209ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.715ns, distribution 1.085ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.134     8.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X42Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     8.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.745     9.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[0]
    SLICE_X43Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.800     2.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X43Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.790ns  (logic 0.095ns (12.020%)  route 0.695ns (87.980%))
  Logic Levels:           0  
  Clock Path Skew:        -5.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 1.209ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.715ns, distribution 1.085ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.144     8.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X42Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     8.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.695     8.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X43Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.800     2.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X43Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.773ns  (logic 0.357ns (46.184%)  route 0.416ns (53.816%))
  Logic Levels:           0  
  Clock Path Skew:        -5.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    8.203ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.209ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.715ns, distribution 1.101ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.160     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X50Y119        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.357     8.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/O
                         net (fo=1, routed)           0.416     8.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X48Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.816     2.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X48Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.768ns  (logic 0.356ns (46.354%)  route 0.412ns (53.646%))
  Logic Levels:           0  
  Clock Path Skew:        -5.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    8.203ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.209ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.715ns, distribution 1.151ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.160     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X50Y119        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.356     8.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/O
                         net (fo=1, routed)           0.412     8.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X49Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.866     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X49Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.093ns (11.983%)  route 0.683ns (88.017%))
  Logic Levels:           0  
  Clock Path Skew:        -5.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.145ns (routing 1.209ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.715ns, distribution 1.085ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.145     8.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X42Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     8.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.683     8.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X43Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.800     2.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X43Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.094ns (12.122%)  route 0.681ns (87.878%))
  Logic Levels:           0  
  Clock Path Skew:        -5.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.145ns (routing 1.209ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.715ns, distribution 1.085ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.145     8.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X42Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     8.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.681     8.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[12]
    SLICE_X43Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.800     2.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X43Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.760ns  (logic 0.095ns (12.497%)  route 0.665ns (87.503%))
  Logic Levels:           0  
  Clock Path Skew:        -5.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.145ns (routing 1.209ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.715ns, distribution 1.085ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.715     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.145     8.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X42Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     8.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.665     8.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X43Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.800     2.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X43Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.715%)  route 0.058ns (59.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.060ns (routing 0.610ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.442ns, distribution 0.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.060     2.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X44Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.058     2.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X45Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.142     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X45Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.371%)  route 0.064ns (62.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.610ns, distribution 0.447ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.442ns, distribution 0.696ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.057     2.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.064     2.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.138     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.058ns (routing 0.610ns, distribution 0.448ns)
  Clock Net Delay (Destination): 1.148ns (routing 0.442ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.058     2.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.063     2.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X50Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.148     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X50Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.038ns (35.700%)  route 0.068ns (64.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    2.374ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.055ns (routing 0.610ns, distribution 0.445ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.442ns, distribution 0.699ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.055     2.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X44Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.412 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.068     2.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X44Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.141     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X44Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.317%)  route 0.068ns (63.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.056ns (routing 0.610ns, distribution 0.446ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.442ns, distribution 0.696ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.056     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X44Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y110        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.068     2.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[0]
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.138     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.040ns (38.007%)  route 0.065ns (61.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.062ns (routing 0.610ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.442ns, distribution 0.701ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.062     2.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.065     2.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[10]
    SLICE_X49Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.143     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X49Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.884%)  route 0.070ns (64.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.060ns (routing 0.610ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.442ns, distribution 0.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.060     2.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X44Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.070     2.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
    SLICE_X45Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.142     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X45Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.677%)  route 0.070ns (64.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.061ns (routing 0.610ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.442ns, distribution 0.701ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.061     2.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.070     2.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[4]
    SLICE_X49Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.143     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X49Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.039ns (35.236%)  route 0.072ns (64.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.061ns (routing 0.610ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.442ns, distribution 0.701ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.061     2.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X48Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.072     2.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[2]
    SLICE_X48Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.143     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X48Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.039ns (35.236%)  route 0.072ns (64.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.062ns (routing 0.610ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.442ns, distribution 0.701ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.837     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.062     2.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X48Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.420 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.072     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X49Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.143     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_clk_wiz_0
  To Clock:  sys_clk_in

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.905ns  (logic 0.095ns (10.500%)  route 0.810ns (89.500%))
  Logic Levels:           0  
  Clock Path Skew:        -1.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.851ns (routing 0.793ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.715ns, distribution 1.087ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.851     3.786    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y128        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     3.881 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=21, routed)          0.810     4.690    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y123        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.802     2.681    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y123        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.773ns  (logic 0.096ns (12.419%)  route 0.677ns (87.581%))
  Logic Levels:           0  
  Clock Path Skew:        -1.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.914ns (routing 0.793ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.715ns, distribution 1.156ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.914     3.849    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X45Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.945 r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.677     4.622    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X51Y124        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.871     2.750    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X51Y124        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.736ns  (logic 0.097ns (13.179%)  route 0.639ns (86.821%))
  Logic Levels:           0  
  Clock Path Skew:        -1.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.904ns (routing 0.793ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.715ns, distribution 1.151ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.904     3.839    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y127        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.936 r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.639     4.575    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y126        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.866     2.745    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y126        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.097ns (13.701%)  route 0.611ns (86.299%))
  Logic Levels:           0  
  Clock Path Skew:        -1.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.917ns (routing 0.793ns, distribution 1.124ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.715ns, distribution 1.155ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.917     3.852    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X45Y129        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.949 r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.611     4.560    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X51Y128        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.870     2.749    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X51Y128        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.701ns  (logic 0.096ns (13.695%)  route 0.605ns (86.305%))
  Logic Levels:           0  
  Clock Path Skew:        -1.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.904ns (routing 0.793ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.715ns, distribution 1.147ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.904     3.839    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y127        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     3.935 r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.605     4.540    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X53Y124        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.862     2.741    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X53Y124        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.648ns  (logic 0.096ns (14.815%)  route 0.552ns (85.185%))
  Logic Levels:           0  
  Clock Path Skew:        -1.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.935ns (routing 0.793ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.715ns, distribution 1.155ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.935     3.870    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X45Y126        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.966 r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.552     4.518    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X51Y127        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.870     2.749    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X51Y127        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.641ns  (logic 0.096ns (14.977%)  route 0.545ns (85.023%))
  Logic Levels:           0  
  Clock Path Skew:        -1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.928ns (routing 0.793ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.715ns, distribution 1.149ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.928     3.863    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X45Y130        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     3.959 r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.545     4.504    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X51Y129        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.864     2.743    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X51Y129        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.582ns  (logic 0.097ns (16.667%)  route 0.485ns (83.333%))
  Logic Levels:           0  
  Clock Path Skew:        -1.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.928ns (routing 0.793ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.715ns, distribution 1.143ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.928     3.863    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X45Y130        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.960 r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.485     4.445    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X50Y130        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.858     2.737    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X50Y130        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.592ns  (logic 0.096ns (16.216%)  route 0.496ns (83.784%))
  Logic Levels:           0  
  Clock Path Skew:        -1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.914ns (routing 0.793ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.715ns, distribution 1.146ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.914     3.849    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.945 r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.496     4.441    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.861     2.740    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.591ns  (logic 0.096ns (16.244%)  route 0.495ns (83.756%))
  Logic Levels:           0  
  Clock Path Skew:        -1.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.915ns (routing 0.793ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.715ns, distribution 1.156ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.915     3.850    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X44Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y125        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.946 r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.495     4.441    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X51Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.871     2.750    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X51Y125        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.760%)  route 0.067ns (63.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.891ns (routing 0.401ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.442ns, distribution 0.674ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.891     2.170    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X40Y111        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.209 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.067     2.276    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X39Y111        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.116     1.837    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>
    SLICE_X39Y111        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.914ns (routing 0.401ns, distribution 0.513ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.442ns, distribution 0.693ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.914     2.193    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y121        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y121        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.233 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.058     2.291    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y120        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.135     1.856    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y120        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.918ns (routing 0.401ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.442ns, distribution 0.693ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.918     2.197    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y124        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y124        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.236 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.065     2.301    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y122        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.135     1.855    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y122        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.039ns (32.051%)  route 0.083ns (67.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.915ns (routing 0.401ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.442ns, distribution 0.697ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.915     2.194    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y122        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y122        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.233 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.083     2.315    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y121        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.139     1.860    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y121        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.475%)  route 0.081ns (67.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.923ns (routing 0.401ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.442ns, distribution 0.698ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.923     2.202    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y123        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y123        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.241 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.081     2.322    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y123        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.140     1.861    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X38Y123        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.040ns (31.008%)  route 0.089ns (68.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.914ns (routing 0.401ns, distribution 0.513ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.442ns, distribution 0.693ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.914     2.193    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y121        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y121        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.233 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.089     2.322    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y120        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.135     1.856    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y120        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.040ns (31.328%)  route 0.088ns (68.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.916ns (routing 0.401ns, distribution 0.515ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.442ns, distribution 0.695ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.916     2.195    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y121        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.235 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=4, routed)           0.088     2.322    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y122        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.137     1.857    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y122        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.918ns (routing 0.401ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.442ns, distribution 0.693ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.918     2.197    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y124        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y124        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.236 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.089     2.325    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y122        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.135     1.855    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y122        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.000%)  route 0.091ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.918ns (routing 0.401ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.442ns, distribution 0.693ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.918     2.197    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y124        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y124        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.236 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.091     2.327    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y122        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.135     1.855    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y122        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.040ns (31.084%)  route 0.089ns (68.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.919ns (routing 0.401ns, distribution 0.518ns)
  Clock Net Delay (Destination): 1.148ns (routing 0.442ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.919     2.198    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y122        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.238 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=4, routed)           0.089     2.327    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y123        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.148     1.869    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X37Y123        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_in
  To Clock:  sys_clk_in

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.099ns (12.728%)  route 0.679ns (87.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.786ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.715ns, distribution 1.144ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.094     3.128    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y122        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.227 r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=25, routed)          0.679     3.906    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X45Y123        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.859     2.738    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X45Y123        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.099ns (12.728%)  route 0.679ns (87.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.786ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.715ns, distribution 1.144ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.094     3.128    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y122        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.227 r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=25, routed)          0.679     3.906    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X45Y123        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.859     2.738    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X45Y123        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.099ns (12.728%)  route 0.679ns (87.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.786ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.715ns, distribution 1.144ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.094     3.128    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y122        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.227 r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=25, routed)          0.679     3.906    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X45Y123        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.859     2.738    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X45Y123        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.099ns (12.728%)  route 0.679ns (87.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.786ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.715ns, distribution 1.144ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.094     3.128    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y122        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.227 r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=25, routed)          0.679     3.906    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X45Y123        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.859     2.738    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X45Y123        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.621ns  (logic 0.243ns (39.125%)  route 0.378ns (60.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.786ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.715ns, distribution 1.148ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        2.111     3.145    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X45Y123        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y123        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     3.241 r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=3, routed)           0.321     3.562    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X45Y124        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.709 r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.057     3.766    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X45Y124        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.863     2.742    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X45Y124        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.076ns (51.925%)  route 0.070ns (48.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.047ns (routing 0.397ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.442ns, distribution 0.741ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.047     1.599    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X45Y123        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y123        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.640 r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=3, routed)           0.054     1.694    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X45Y124        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     1.729 r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.016     1.745    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X45Y124        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.183     1.903    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X45Y124        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.040ns (12.448%)  route 0.281ns (87.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.042ns (routing 0.397ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.442ns, distribution 0.737ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.042     1.594    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y122        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.634 r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=25, routed)          0.281     1.915    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X45Y123        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.179     1.899    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X45Y123        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.040ns (12.448%)  route 0.281ns (87.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.042ns (routing 0.397ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.442ns, distribution 0.737ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.042     1.594    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y122        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.634 r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=25, routed)          0.281     1.915    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X45Y123        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.179     1.899    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X45Y123        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.040ns (12.448%)  route 0.281ns (87.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.042ns (routing 0.397ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.442ns, distribution 0.737ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.042     1.594    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y122        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.634 r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=25, routed)          0.281     1.915    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X45Y123        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.179     1.899    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X45Y123        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.040ns (12.448%)  route 0.281ns (87.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.042ns (routing 0.397ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.442ns, distribution 0.737ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.042     1.594    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y122        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.634 r  aging_sensor_top/vio_0/<hidden>/<hidden>
                         net (fo=25, routed)          0.281     1.915    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X45Y123        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_bufds_sys_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  i_bufds_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    i_bufds_sys_clk/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  i_bufds_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    sys_clk_in
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  sys_clk_in_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=2858, routed)        1.179     1.899    aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X45Y123        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>/<hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_controller/inc_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_controller/inc_count_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.520ns  (logic 0.526ns (20.870%)  route 1.994ns (79.130%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y126        FDCE                         0.000     0.000 r  main_controller/inc_count_reg[1]/C
    SLICE_X43Y126        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  main_controller/inc_count_reg[1]/Q
                         net (fo=7, routed)           0.265     0.361    main_controller/inc_count_reg_n_0_[1]
    SLICE_X43Y130        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     0.510 r  main_controller/inc_count[9]_i_2/O
                         net (fo=6, routed)           0.218     0.728    main_controller/inc_count[9]_i_2_n_0
    SLICE_X45Y130        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     0.905 r  main_controller/inc_count[14]_i_2/O
                         net (fo=5, routed)           1.045     1.949    main_controller/inc_count[14]_i_2_n_0
    SLICE_X43Y127        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     1.989 r  main_controller/inc_count[15]_i_2/O
                         net (fo=1, routed)           0.172     2.161    main_controller/inc_count[15]_i_2_n_0
    SLICE_X43Y128        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.225 r  main_controller/inc_count[15]_i_1/O
                         net (fo=1, routed)           0.295     2.520    main_controller/inc_count[15]
    SLICE_X44Y128        FDCE                                         r  main_controller/inc_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/inc_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_controller/inc_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.003ns  (logic 0.538ns (26.858%)  route 1.465ns (73.142%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y126        FDCE                         0.000     0.000 r  main_controller/inc_count_reg[1]/C
    SLICE_X43Y126        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  main_controller/inc_count_reg[1]/Q
                         net (fo=7, routed)           0.265     0.361    main_controller/inc_count_reg_n_0_[1]
    SLICE_X43Y130        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     0.510 r  main_controller/inc_count[9]_i_2/O
                         net (fo=6, routed)           0.218     0.728    main_controller/inc_count[9]_i_2_n_0
    SLICE_X45Y130        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     0.905 r  main_controller/inc_count[14]_i_2/O
                         net (fo=5, routed)           0.925     1.829    main_controller/inc_count[14]_i_2_n_0
    SLICE_X43Y126        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     1.945 r  main_controller/inc_count[11]_i_1/O
                         net (fo=1, routed)           0.058     2.003    main_controller/inc_count[11]
    SLICE_X43Y126        FDCE                                         r  main_controller/inc_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/inc_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_controller/inc_count_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.997ns  (logic 0.535ns (26.789%)  route 1.462ns (73.211%))
  Logic Levels:           4  (FDCE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y126        FDCE                         0.000     0.000 r  main_controller/inc_count_reg[1]/C
    SLICE_X43Y126        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  main_controller/inc_count_reg[1]/Q
                         net (fo=7, routed)           0.265     0.361    main_controller/inc_count_reg_n_0_[1]
    SLICE_X43Y130        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     0.510 r  main_controller/inc_count[9]_i_2/O
                         net (fo=6, routed)           0.218     0.728    main_controller/inc_count[9]_i_2_n_0
    SLICE_X45Y130        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     0.905 r  main_controller/inc_count[14]_i_2/O
                         net (fo=5, routed)           0.921     1.825    main_controller/inc_count[14]_i_2_n_0
    SLICE_X43Y126        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     1.938 r  main_controller/inc_count[14]_i_1/O
                         net (fo=1, routed)           0.059     1.997    main_controller/inc_count[14]
    SLICE_X43Y126        FDCE                                         r  main_controller/inc_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/inc_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_controller/inc_count_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.987ns  (logic 0.558ns (28.081%)  route 1.429ns (71.919%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y126        FDCE                         0.000     0.000 r  main_controller/inc_count_reg[1]/C
    SLICE_X43Y126        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  main_controller/inc_count_reg[1]/Q
                         net (fo=7, routed)           0.265     0.361    main_controller/inc_count_reg_n_0_[1]
    SLICE_X43Y130        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     0.510 r  main_controller/inc_count[9]_i_2/O
                         net (fo=6, routed)           0.218     0.728    main_controller/inc_count[9]_i_2_n_0
    SLICE_X45Y130        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     0.905 r  main_controller/inc_count[14]_i_2/O
                         net (fo=5, routed)           0.925     1.829    main_controller/inc_count[14]_i_2_n_0
    SLICE_X43Y126        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     1.965 r  main_controller/inc_count[12]_i_1/O
                         net (fo=1, routed)           0.022     1.987    main_controller/inc_count[12]
    SLICE_X43Y126        FDCE                                         r  main_controller/inc_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/inc_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_controller/inc_count_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.921ns  (logic 0.461ns (23.997%)  route 1.460ns (76.003%))
  Logic Levels:           4  (FDCE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y126        FDCE                         0.000     0.000 r  main_controller/inc_count_reg[1]/C
    SLICE_X43Y126        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  main_controller/inc_count_reg[1]/Q
                         net (fo=7, routed)           0.265     0.361    main_controller/inc_count_reg_n_0_[1]
    SLICE_X43Y130        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     0.510 r  main_controller/inc_count[9]_i_2/O
                         net (fo=6, routed)           0.218     0.728    main_controller/inc_count[9]_i_2_n_0
    SLICE_X45Y130        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     0.905 r  main_controller/inc_count[14]_i_2/O
                         net (fo=5, routed)           0.920     1.824    main_controller/inc_count[14]_i_2_n_0
    SLICE_X43Y126        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.039     1.863 r  main_controller/inc_count[13]_i_1/O
                         net (fo=1, routed)           0.058     1.921    main_controller/inc_count[13]
    SLICE_X43Y126        FDCE                                         r  main_controller/inc_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/inc_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_controller/inc_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.728ns  (logic 0.436ns (25.237%)  route 1.292ns (74.763%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y126        FDCE                         0.000     0.000 r  main_controller/inc_count_reg[1]/C
    SLICE_X43Y126        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  main_controller/inc_count_reg[1]/Q
                         net (fo=7, routed)           0.990     1.086    main_controller/inc_count_reg_n_0_[1]
    SLICE_X43Y130        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     1.233 r  main_controller/inc_count[5]_i_2/O
                         net (fo=1, routed)           0.280     1.513    main_controller/inc_count[5]_i_2_n_0
    SLICE_X43Y130        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     1.706 r  main_controller/inc_count[5]_i_1/O
                         net (fo=1, routed)           0.022     1.728    main_controller/inc_count[5]
    SLICE_X43Y130        FDCE                                         r  main_controller/inc_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/inc_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_controller/inc_count_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.503ns  (logic 0.542ns (36.071%)  route 0.961ns (63.929%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y126        FDCE                         0.000     0.000 r  main_controller/inc_count_reg[1]/C
    SLICE_X43Y126        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  main_controller/inc_count_reg[1]/Q
                         net (fo=7, routed)           0.265     0.361    main_controller/inc_count_reg_n_0_[1]
    SLICE_X43Y130        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     0.510 r  main_controller/inc_count[9]_i_2/O
                         net (fo=6, routed)           0.246     0.756    main_controller/inc_count[9]_i_2_n_0
    SLICE_X44Y131        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     0.906 r  main_controller/inc_count[10]_i_2/O
                         net (fo=1, routed)           0.117     1.023    main_controller/inc_count[10]_i_2_n_0
    SLICE_X44Y131        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     1.170 r  main_controller/inc_count[10]_i_1/O
                         net (fo=1, routed)           0.333     1.503    main_controller/inc_count[10]
    SLICE_X44Y131        FDCE                                         r  main_controller/inc_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/inc_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_controller/inc_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.252ns  (logic 0.214ns (17.088%)  route 1.038ns (82.912%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDCE                         0.000     0.000 r  main_controller/inc_count_reg[0]/C
    SLICE_X43Y130        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  main_controller/inc_count_reg[0]/Q
                         net (fo=8, routed)           0.980     1.079    main_controller/inc_count_reg_n_0_[0]
    SLICE_X43Y126        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     1.194 r  main_controller/inc_count[1]_i_1/O
                         net (fo=1, routed)           0.058     1.252    main_controller/inc_count[1]
    SLICE_X43Y126        FDCE                                         r  main_controller/inc_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/inc_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_controller/inc_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.247ns  (logic 0.241ns (19.321%)  route 1.006ns (80.679%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDCE                         0.000     0.000 r  main_controller/inc_count_reg[0]/C
    SLICE_X43Y130        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  main_controller/inc_count_reg[0]/Q
                         net (fo=8, routed)           0.980     1.079    main_controller/inc_count_reg_n_0_[0]
    SLICE_X43Y126        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.142     1.221 r  main_controller/inc_count[2]_i_1/O
                         net (fo=1, routed)           0.026     1.247    main_controller/inc_count[2]
    SLICE_X43Y126        FDCE                                         r  main_controller/inc_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/inc_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_controller/inc_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.131ns  (logic 0.247ns (21.839%)  route 0.884ns (78.161%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDCE                         0.000     0.000 r  main_controller/inc_count_reg[0]/C
    SLICE_X43Y130        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  main_controller/inc_count_reg[0]/Q
                         net (fo=8, routed)           0.825     0.924    main_controller/inc_count_reg_n_0_[0]
    SLICE_X43Y130        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     1.072 r  main_controller/inc_count[3]_i_1/O
                         net (fo=1, routed)           0.059     1.131    main_controller/inc_count[3]
    SLICE_X43Y130        FDCE                                         r  main_controller/inc_count_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_controller/inc_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_controller/inc_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.094ns  (logic 0.060ns (64.046%)  route 0.034ns (35.954%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y126        FDCE                         0.000     0.000 r  main_controller/inc_count_reg[1]/C
    SLICE_X43Y126        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  main_controller/inc_count_reg[1]/Q
                         net (fo=7, routed)           0.027     0.066    main_controller/inc_count_reg_n_0_[1]
    SLICE_X43Y126        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     0.087 r  main_controller/inc_count[2]_i_1/O
                         net (fo=1, routed)           0.007     0.094    main_controller/inc_count[2]
    SLICE_X43Y126        FDCE                                         r  main_controller/inc_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/inc_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_controller/inc_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.098ns  (logic 0.054ns (55.367%)  route 0.044ns (44.633%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDCE                         0.000     0.000 r  main_controller/inc_count_reg[4]/C
    SLICE_X43Y130        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  main_controller/inc_count_reg[4]/Q
                         net (fo=4, routed)           0.029     0.068    main_controller/inc_count_reg_n_0_[4]
    SLICE_X43Y130        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.083 r  main_controller/inc_count[4]_i_1/O
                         net (fo=1, routed)           0.015     0.098    main_controller/inc_count[4]
    SLICE_X43Y130        FDCE                                         r  main_controller/inc_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/inc_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_controller/inc_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.101ns  (logic 0.053ns (52.279%)  route 0.048ns (47.721%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDCE                         0.000     0.000 r  main_controller/inc_count_reg[3]/C
    SLICE_X43Y130        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  main_controller/inc_count_reg[3]/Q
                         net (fo=5, routed)           0.031     0.070    main_controller/inc_count_reg_n_0_[3]
    SLICE_X43Y130        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.084 r  main_controller/inc_count[3]_i_1/O
                         net (fo=1, routed)           0.017     0.101    main_controller/inc_count[3]
    SLICE_X43Y130        FDCE                                         r  main_controller/inc_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/inc_count_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_controller/display_value_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.102ns  (logic 0.039ns (38.412%)  route 0.063ns (61.588%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y126        FDCE                         0.000     0.000 r  main_controller/inc_count_reg[13]/C
    SLICE_X43Y126        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  main_controller/inc_count_reg[13]/Q
                         net (fo=4, routed)           0.063     0.102    main_controller/inc_count_reg_n_0_[13]
    SLICE_X43Y126        LDCE                                         r  main_controller/display_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/inc_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_controller/inc_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.104ns  (logic 0.062ns (59.798%)  route 0.042ns (40.202%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y126        FDCE                         0.000     0.000 r  main_controller/inc_count_reg[1]/C
    SLICE_X43Y126        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  main_controller/inc_count_reg[1]/Q
                         net (fo=7, routed)           0.027     0.066    main_controller/inc_count_reg_n_0_[1]
    SLICE_X43Y126        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     0.089 r  main_controller/inc_count[1]_i_1/O
                         net (fo=1, routed)           0.015     0.104    main_controller/inc_count[1]
    SLICE_X43Y126        FDCE                                         r  main_controller/inc_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/inc_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_controller/inc_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.104ns  (logic 0.060ns (57.523%)  route 0.044ns (42.477%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDCE                         0.000     0.000 r  main_controller/inc_count_reg[6]/C
    SLICE_X44Y131        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  main_controller/inc_count_reg[6]/Q
                         net (fo=7, routed)           0.038     0.077    main_controller/inc_count_reg_n_0_[6]
    SLICE_X44Y131        LUT5 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.021     0.098 r  main_controller/inc_count[7]_i_1/O
                         net (fo=1, routed)           0.006     0.104    main_controller/inc_count[7]
    SLICE_X44Y131        FDCE                                         r  main_controller/inc_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/inc_count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_controller/inc_count_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.110ns  (logic 0.061ns (55.347%)  route 0.049ns (44.653%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y126        FDCE                         0.000     0.000 r  main_controller/inc_count_reg[11]/C
    SLICE_X43Y126        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  main_controller/inc_count_reg[11]/Q
                         net (fo=6, routed)           0.033     0.072    main_controller/inc_count_reg_n_0_[11]
    SLICE_X43Y126        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.022     0.094 r  main_controller/inc_count[13]_i_1/O
                         net (fo=1, routed)           0.016     0.110    main_controller/inc_count[13]
    SLICE_X43Y126        FDCE                                         r  main_controller/inc_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/inc_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_controller/inc_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.053ns (47.544%)  route 0.058ns (52.456%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDCE                         0.000     0.000 r  main_controller/inc_count_reg[6]/C
    SLICE_X44Y131        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  main_controller/inc_count_reg[6]/Q
                         net (fo=7, routed)           0.037     0.076    main_controller/inc_count_reg_n_0_[6]
    SLICE_X44Y131        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.014     0.090 r  main_controller/inc_count[8]_i_1/O
                         net (fo=1, routed)           0.021     0.111    main_controller/inc_count[8]
    SLICE_X44Y131        FDCE                                         r  main_controller/inc_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/inc_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_controller/inc_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.121ns  (logic 0.062ns (51.110%)  route 0.059ns (48.890%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDCE                         0.000     0.000 r  main_controller/inc_count_reg[6]/C
    SLICE_X44Y131        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  main_controller/inc_count_reg[6]/Q
                         net (fo=7, routed)           0.038     0.077    main_controller/inc_count_reg_n_0_[6]
    SLICE_X44Y131        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     0.100 r  main_controller/inc_count[6]_i_1/O
                         net (fo=1, routed)           0.021     0.121    main_controller/inc_count[6]
    SLICE_X44Y131        FDCE                                         r  main_controller/inc_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/inc_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_controller/display_value_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.123ns  (logic 0.039ns (31.683%)  route 0.084ns (68.317%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDCE                         0.000     0.000 r  main_controller/inc_count_reg[4]/C
    SLICE_X43Y130        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  main_controller/inc_count_reg[4]/Q
                         net (fo=4, routed)           0.084     0.123    main_controller/inc_count_reg_n_0_[4]
    SLICE_X43Y130        LDCE                                         r  main_controller/display_value_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_clk_wiz_0
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_transmitter/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.533ns  (logic 0.967ns (27.374%)  route 2.566ns (72.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.893ns (routing 0.793ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.893     3.828    uart_transmitter/clk
    SLICE_X43Y143        FDPE                                         r  uart_transmitter/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     3.924 r  uart_transmitter/tx_reg/Q
                         net (fo=1, routed)           2.566     6.490    tx_OBUF
    Y26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.871     7.361 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     7.361    tx
    Y26                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_controller/inc_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.518ns  (logic 0.336ns (22.141%)  route 1.182ns (77.859%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.902ns (routing 0.793ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.902     3.837    main_controller/clk
    SLICE_X44Y131        FDCE                                         r  main_controller/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     3.935 f  main_controller/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.296     4.231    main_controller/state[1]
    SLICE_X43Y128        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.123     4.354 f  main_controller/meas_complete_INST_0/O
                         net (fo=21, routed)          0.828     5.182    main_controller/meas_complete
    SLICE_X43Y130        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     5.297 r  main_controller/inc_count[4]_i_1/O
                         net (fo=1, routed)           0.058     5.355    main_controller/inc_count[4]
    SLICE_X43Y130        FDCE                                         r  main_controller/inc_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_controller/inc_count_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.229ns  (logic 0.369ns (30.028%)  route 0.860ns (69.972%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.902ns (routing 0.793ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.902     3.837    main_controller/clk
    SLICE_X44Y131        FDCE                                         r  main_controller/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     3.935 f  main_controller/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.296     4.231    main_controller/state[1]
    SLICE_X43Y128        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.123     4.354 f  main_controller/meas_complete_INST_0/O
                         net (fo=21, routed)          0.505     4.859    main_controller/meas_complete
    SLICE_X43Y126        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.148     5.007 r  main_controller/inc_count[14]_i_1/O
                         net (fo=1, routed)           0.059     5.066    main_controller/inc_count[14]
    SLICE_X43Y126        FDCE                                         r  main_controller/inc_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_controller/inc_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.181ns  (logic 0.398ns (33.694%)  route 0.783ns (66.306%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.902ns (routing 0.793ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.902     3.837    main_controller/clk
    SLICE_X44Y131        FDCE                                         r  main_controller/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     3.935 f  main_controller/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.296     4.231    main_controller/state[1]
    SLICE_X43Y128        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.123     4.354 f  main_controller/meas_complete_INST_0/O
                         net (fo=21, routed)          0.410     4.763    main_controller/meas_complete
    SLICE_X44Y131        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.177     4.940 r  main_controller/inc_count[9]_i_1/O
                         net (fo=1, routed)           0.078     5.018    main_controller/inc_count[9]
    SLICE_X44Y131        FDCE                                         r  main_controller/inc_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_controller/inc_count_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.958ns  (logic 0.194ns (20.247%)  route 0.764ns (79.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.912ns (routing 0.793ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.912     3.847    main_controller/clk
    SLICE_X43Y125        FDCE                                         r  main_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.943 r  main_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=38, routed)          0.431     4.374    main_controller/measuring
    SLICE_X44Y131        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     4.472 r  main_controller/inc_count[10]_i_1/O
                         net (fo=1, routed)           0.333     4.805    main_controller/inc_count[10]
    SLICE_X44Y131        FDCE                                         r  main_controller/inc_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 critical_path/start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            failure_latch/held_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.989ns  (logic 0.176ns (17.802%)  route 0.813ns (82.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.843ns (routing 0.793ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.843     3.778    critical_path/clk
    SLICE_X41Y158        FDRE                                         r  critical_path/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y158        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.874 f  critical_path/start_reg/Q
                         net (fo=4, routed)           0.791     4.665    failure_latch/ff1
    SLICE_X43Y140        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     4.745 r  failure_latch/held_i_1/O
                         net (fo=1, routed)           0.022     4.767    failure_latch/held_i_1_n_0
    SLICE_X43Y140        FDCE                                         r  failure_latch/held_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_controller/inc_count_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.789ns  (logic 0.198ns (25.110%)  route 0.591ns (74.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.902ns (routing 0.793ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.902     3.837    main_controller/clk
    SLICE_X44Y131        FDCE                                         r  main_controller/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     3.935 f  main_controller/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.296     4.231    main_controller/state[1]
    SLICE_X43Y128        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.100     4.331 r  main_controller/inc_count[15]_i_1/O
                         net (fo=1, routed)           0.295     4.626    main_controller/inc_count[15]
    SLICE_X44Y128        FDCE                                         r  main_controller/inc_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_controller/inc_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.714ns  (logic 0.212ns (29.685%)  route 0.502ns (70.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.912ns (routing 0.793ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.912     3.847    main_controller/clk
    SLICE_X43Y125        FDCE                                         r  main_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.943 r  main_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=38, routed)          0.433     4.376    main_controller/measuring
    SLICE_X44Y131        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     4.492 r  main_controller/inc_count[8]_i_1/O
                         net (fo=1, routed)           0.069     4.561    main_controller/inc_count[8]
    SLICE_X44Y131        FDCE                                         r  main_controller/inc_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_controller/inc_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.692ns  (logic 0.295ns (42.618%)  route 0.397ns (57.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.912ns (routing 0.793ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.912     3.847    main_controller/clk
    SLICE_X43Y125        FDCE                                         r  main_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.943 r  main_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=38, routed)          0.372     4.315    main_controller/measuring
    SLICE_X43Y130        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.199     4.514 r  main_controller/inc_count[0]_i_1/O
                         net (fo=1, routed)           0.025     4.539    main_controller/inc_count[0]_i_1_n_0
    SLICE_X43Y130        FDCE                                         r  main_controller/inc_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_controller/inc_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.691ns  (logic 0.247ns (35.759%)  route 0.444ns (64.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.912ns (routing 0.793ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.757     1.757    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.651 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.907    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.935 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.912     3.847    main_controller/clk
    SLICE_X43Y125        FDCE                                         r  main_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.943 r  main_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=38, routed)          0.376     4.318    main_controller/measuring
    SLICE_X44Y131        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     4.469 r  main_controller/inc_count[6]_i_1/O
                         net (fo=1, routed)           0.068     4.537    main_controller/inc_count[6]
    SLICE_X44Y131        FDCE                                         r  main_controller/inc_count_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_controller/inc_count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.087ns (56.258%)  route 0.068ns (43.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.952ns (routing 0.401ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.952     2.231    main_controller/clk
    SLICE_X43Y125        FDCE                                         r  main_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.270 r  main_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=38, routed)          0.062     2.331    main_controller/measuring
    SLICE_X43Y126        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.048     2.379 r  main_controller/inc_count[12]_i_1/O
                         net (fo=1, routed)           0.006     2.385    main_controller/inc_count[12]
    SLICE_X43Y126        FDCE                                         r  main_controller/inc_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_controller/inc_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.170ns  (logic 0.061ns (35.962%)  route 0.109ns (64.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.948ns (routing 0.401ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.948     2.227    main_controller/clk
    SLICE_X44Y131        FDCE                                         r  main_controller/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.268 f  main_controller/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.103     2.371    main_controller/state[1]
    SLICE_X43Y130        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.020     2.391 r  main_controller/inc_count[5]_i_1/O
                         net (fo=1, routed)           0.006     2.397    main_controller/inc_count[5]
    SLICE_X43Y130        FDCE                                         r  main_controller/inc_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_controller/inc_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.170ns  (logic 0.061ns (35.894%)  route 0.109ns (64.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.948ns (routing 0.401ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.948     2.227    main_controller/clk
    SLICE_X44Y131        FDCE                                         r  main_controller/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.268 f  main_controller/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.102     2.370    main_controller/state[1]
    SLICE_X43Y130        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.020     2.390 r  main_controller/inc_count[0]_i_1/O
                         net (fo=1, routed)           0.007     2.397    main_controller/inc_count[0]_i_1_n_0
    SLICE_X43Y130        FDCE                                         r  main_controller/inc_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_controller/inc_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.167ns  (logic 0.089ns (53.407%)  route 0.078ns (46.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.952ns (routing 0.401ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.952     2.231    main_controller/clk
    SLICE_X43Y125        FDCE                                         r  main_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.270 r  main_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=38, routed)          0.062     2.331    main_controller/measuring
    SLICE_X43Y126        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     2.381 r  main_controller/inc_count[11]_i_1/O
                         net (fo=1, routed)           0.016     2.397    main_controller/inc_count[11]
    SLICE_X43Y126        FDCE                                         r  main_controller/inc_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_controller/inc_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.169ns  (logic 0.097ns (57.523%)  route 0.072ns (42.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.952ns (routing 0.401ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.952     2.231    main_controller/clk
    SLICE_X43Y125        FDCE                                         r  main_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.270 r  main_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=38, routed)          0.065     2.334    main_controller/measuring
    SLICE_X43Y126        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.058     2.392 r  main_controller/inc_count[2]_i_1/O
                         net (fo=1, routed)           0.007     2.399    main_controller/inc_count[2]
    SLICE_X43Y126        FDCE                                         r  main_controller/inc_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_controller/inc_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.179ns  (logic 0.099ns (55.422%)  route 0.080ns (44.578%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.952ns (routing 0.401ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.952     2.231    main_controller/clk
    SLICE_X43Y125        FDCE                                         r  main_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.270 r  main_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=38, routed)          0.065     2.334    main_controller/measuring
    SLICE_X43Y126        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.060     2.394 r  main_controller/inc_count[1]_i_1/O
                         net (fo=1, routed)           0.015     2.409    main_controller/inc_count[1]
    SLICE_X43Y126        FDCE                                         r  main_controller/inc_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_controller/inc_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.183ns  (logic 0.100ns (54.759%)  route 0.083ns (45.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.948ns (routing 0.401ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.948     2.227    main_controller/clk
    SLICE_X44Y131        FDCE                                         r  main_controller/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.268 f  main_controller/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.077     2.345    main_controller/state[1]
    SLICE_X44Y131        LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.059     2.404 r  main_controller/inc_count[7]_i_1/O
                         net (fo=1, routed)           0.006     2.410    main_controller/inc_count[7]
    SLICE_X44Y131        FDCE                                         r  main_controller/inc_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_controller/inc_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.183ns  (logic 0.063ns (34.497%)  route 0.120ns (65.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.948ns (routing 0.401ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.948     2.227    main_controller/clk
    SLICE_X44Y131        FDCE                                         r  main_controller/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.268 f  main_controller/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.103     2.371    main_controller/state[1]
    SLICE_X43Y130        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.022     2.393 r  main_controller/inc_count[3]_i_1/O
                         net (fo=1, routed)           0.017     2.410    main_controller/inc_count[3]
    SLICE_X43Y130        FDCE                                         r  main_controller/inc_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_controller/inc_count_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.189ns  (logic 0.089ns (47.179%)  route 0.100ns (52.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.952ns (routing 0.401ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.952     2.231    main_controller/clk
    SLICE_X43Y125        FDCE                                         r  main_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.270 r  main_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=38, routed)          0.084     2.353    main_controller/measuring
    SLICE_X43Y126        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     2.403 r  main_controller/inc_count[13]_i_1/O
                         net (fo=1, routed)           0.016     2.419    main_controller/inc_count[13]
    SLICE_X43Y126        FDCE                                         r  main_controller/inc_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_controller/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_controller/inc_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.101ns (51.631%)  route 0.095ns (48.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.948ns (routing 0.401ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.886     0.886    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.116 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.262    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        0.948     2.227    main_controller/clk
    SLICE_X44Y131        FDCE                                         r  main_controller/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.268 f  main_controller/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.074     2.342    main_controller/state[1]
    SLICE_X44Y131        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.060     2.402 r  main_controller/inc_count[8]_i_1/O
                         net (fo=1, routed)           0.021     2.423    main_controller/inc_count[8]
    SLICE_X44Y131        FDCE                                         r  main_controller/inc_count_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.301ns  (logic 4.415ns (83.290%)  route 0.886ns (16.710%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.854ns (routing 1.104ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.828     5.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X45Y94         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     5.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.058     5.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X45Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.854     3.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.284ns  (logic 4.339ns (82.119%)  route 0.945ns (17.881%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.863ns (routing 1.104ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.891     5.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X43Y89         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     5.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.054     5.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X43Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.863     3.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.100ns  (logic 4.417ns (86.608%)  route 0.683ns (13.392%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.873ns (routing 1.104ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.615     4.915    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X44Y102        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     5.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.068     5.100    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X44Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.873     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X44Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.902ns  (logic 4.300ns (87.715%)  route 0.602ns (12.285%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.870ns (routing 1.104ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.602     4.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X43Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.113     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.870     3.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X43Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.465ns (63.493%)  route 0.267ns (36.507%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.191ns (routing 0.677ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.267     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X43Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.191     6.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X43Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.506ns (61.704%)  route 0.314ns (38.296%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.192ns (routing 0.677ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.293     0.758    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X44Y102        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     0.799 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.021     0.820    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X44Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.192     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X44Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.506ns (55.818%)  route 0.401ns (44.182%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.179ns (routing 0.677ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.385     0.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X45Y94         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.041     0.891 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.016     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X45Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.179     6.601    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.479ns (52.781%)  route 0.429ns (47.219%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.188ns (routing 0.677ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.414     0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X43Y89         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     0.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.015     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X43Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.103     5.403    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.188     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_clk_wiz_0

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_controller/display_value_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.871ns  (logic 0.323ns (17.262%)  route 1.548ns (82.738%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.687ns (routing 0.723ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        LDCE                         0.000     0.000 r  main_controller/display_value_reg[3]/G
    SLICE_X43Y130        LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.149     0.149 r  main_controller/display_value_reg[3]/Q
                         net (fo=4, routed)           1.165     1.314    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y127        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     1.488 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.383     1.871    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     1.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.687     4.157    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 main_controller/display_value_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.823ns  (logic 0.323ns (17.718%)  route 1.500ns (82.282%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.687ns (routing 0.723ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        LDCE                         0.000     0.000 r  main_controller/display_value_reg[3]/G
    SLICE_X43Y130        LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.149     0.149 r  main_controller/display_value_reg[3]/Q
                         net (fo=4, routed)           1.165     1.314    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y127        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     1.488 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.335     1.823    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y127        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     1.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.687     4.157    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y127        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 main_controller/display_value_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.801ns  (logic 0.321ns (17.824%)  route 1.480ns (82.176%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.687ns (routing 0.723ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y128        LDCE                         0.000     0.000 r  main_controller/display_value_reg[1]/G
    SLICE_X42Y128        LDCE (EnToQ_FFF_SLICEM_G_Q)
                                                      0.147     0.147 r  main_controller/display_value_reg[1]/Q
                         net (fo=4, routed)           1.109     1.256    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y128        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     1.430 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.371     1.801    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     1.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.687     4.157    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 main_controller/display_value_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.741ns  (logic 0.321ns (18.438%)  route 1.420ns (81.562%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.687ns (routing 0.723ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y128        LDCE                         0.000     0.000 r  main_controller/display_value_reg[1]/G
    SLICE_X42Y128        LDCE (EnToQ_FFF_SLICEM_G_Q)
                                                      0.147     0.147 r  main_controller/display_value_reg[1]/Q
                         net (fo=4, routed)           1.109     1.256    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y128        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     1.430 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.311     1.741    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     1.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.687     4.157    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 main_controller/display_value_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.564ns  (logic 0.269ns (17.204%)  route 1.295ns (82.796%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.687ns (routing 0.723ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        LDCE                         0.000     0.000 r  main_controller/display_value_reg[2]/G
    SLICE_X45Y129        LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.151     0.151 r  main_controller/display_value_reg[2]/Q
                         net (fo=4, routed)           0.179     0.330    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y127        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.118     0.448 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           1.115     1.564    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y127        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     1.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.687     4.157    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y127        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 main_controller/display_value_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.512ns  (logic 0.269ns (17.795%)  route 1.243ns (82.205%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.687ns (routing 0.723ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        LDCE                         0.000     0.000 r  main_controller/display_value_reg[2]/G
    SLICE_X45Y129        LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.151     0.151 r  main_controller/display_value_reg[2]/Q
                         net (fo=4, routed)           0.179     0.330    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y127        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.118     0.448 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           1.063     1.512    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     1.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.687     4.157    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 main_controller/display_value_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.376ns  (logic 0.344ns (25.006%)  route 1.032ns (74.994%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.683ns (routing 0.723ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        LDCE                         0.000     0.000 r  main_controller/display_value_reg[4]/G
    SLICE_X43Y130        LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.151     0.151 r  main_controller/display_value_reg[4]/Q
                         net (fo=4, routed)           0.190     0.341    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y128        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.534 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.842     1.376    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     1.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.683     4.153    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y128        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 main_controller/display_value_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            data_streamer/data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.367ns  (logic 0.344ns (25.158%)  route 1.023ns (74.842%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.698ns (routing 0.723ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y128        LDCE                         0.000     0.000 r  main_controller/display_value_reg[0]/G
    SLICE_X42Y128        LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.148     0.148 r  main_controller/display_value_reg[0]/Q
                         net (fo=4, routed)           0.750     0.898    data_streamer/sensor[0]
    SLICE_X46Y128        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.083     0.981 r  data_streamer/data[0]_i_3/O
                         net (fo=1, routed)           0.196     1.177    data_streamer/data[0]_i_3_n_0
    SLICE_X47Y128        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113     1.290 r  data_streamer/data[0]_i_1/O
                         net (fo=1, routed)           0.077     1.367    data_streamer/data[0]_i_1_n_0
    SLICE_X47Y128        FDCE                                         r  data_streamer/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     1.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.698     4.168    data_streamer/clk
    SLICE_X47Y128        FDCE                                         r  data_streamer/data_reg[0]/C

Slack:                    inf
  Source:                 main_controller/display_value_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.346ns  (logic 0.344ns (25.563%)  route 1.002ns (74.437%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.649ns (routing 0.723ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        LDCE                         0.000     0.000 r  main_controller/display_value_reg[4]/G
    SLICE_X43Y130        LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.151     0.151 r  main_controller/display_value_reg[4]/Q
                         net (fo=4, routed)           0.190     0.341    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X43Y128        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.534 r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.812     1.346    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y130        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     1.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.649     4.119    aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X42Y130        FDRE                                         r  aging_sensor_top/ila_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>

Slack:                    inf
  Source:                 main_controller/display_value_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            data_streamer/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.343ns  (logic 0.325ns (24.194%)  route 1.018ns (75.806%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.696ns (routing 0.723ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y128        LDCE                         0.000     0.000 r  main_controller/display_value_reg[1]/G
    SLICE_X42Y128        LDCE (EnToQ_FFF_SLICEM_G_Q)
                                                      0.147     0.147 r  main_controller/display_value_reg[1]/Q
                         net (fo=4, routed)           0.636     0.783    data_streamer/sensor[1]
    SLICE_X45Y130        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     0.847 r  data_streamer/data[1]_i_5/O
                         net (fo=1, routed)           0.300     1.147    data_streamer/data[1]_i_5_n_0
    SLICE_X47Y131        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.114     1.261 r  data_streamer/data[1]_i_1/O
                         net (fo=1, routed)           0.082     1.343    data_streamer/data[1]_i_1_n_0
    SLICE_X47Y131        FDCE                                         r  data_streamer/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        1.574     1.574    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.470 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.696     4.166    data_streamer/clk
    SLICE_X47Y131        FDCE                                         r  data_streamer/data_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_controller/display_value_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.059ns (48.888%)  route 0.062ns (51.112%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.099ns (routing 0.447ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        LDCE                         0.000     0.000 r  main_controller/display_value_reg[5]/G
    SLICE_X43Y130        LDCE (EnToQ_FFF_SLICEL_G_Q)
                                                      0.059     0.059 r  main_controller/display_value_reg[5]/Q
                         net (fo=4, routed)           0.062     0.121    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X44Y130        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.099     1.981    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X44Y130        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 main_controller/display_value_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.139ns  (logic 0.059ns (42.368%)  route 0.080ns (57.632%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.099ns (routing 0.447ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        LDCE                         0.000     0.000 r  main_controller/display_value_reg[6]/G
    SLICE_X45Y129        LDCE (EnToQ_FFF_SLICEL_G_Q)
                                                      0.059     0.059 r  main_controller/display_value_reg[6]/Q
                         net (fo=4, routed)           0.080     0.139    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X44Y130        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.099     1.981    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X44Y130        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 main_controller/display_value_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.061ns (42.914%)  route 0.081ns (57.086%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.099ns (routing 0.447ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        LDCE                         0.000     0.000 r  main_controller/display_value_reg[2]/G
    SLICE_X45Y129        LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  main_controller/display_value_reg[2]/Q
                         net (fo=4, routed)           0.081     0.142    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X44Y130        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.099     1.981    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X44Y130        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 main_controller/display_value_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.082ns (50.602%)  route 0.080ns (49.398%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.087ns (routing 0.447ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y126        LDCE                         0.000     0.000 r  main_controller/display_value_reg[11]/G
    SLICE_X43Y126        LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  main_controller/display_value_reg[11]/Q
                         net (fo=4, routed)           0.065     0.125    display_value[11]
    SLICE_X45Y126        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.022     0.147 r  vio_display_mux_inferred_i_5/O
                         net (fo=1, routed)           0.015     0.162    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X45Y126        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.087     1.969    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X45Y126        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 main_controller/display_value_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.060ns (36.574%)  route 0.104ns (63.426%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.100ns (routing 0.447ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y126        LDCE                         0.000     0.000 r  main_controller/display_value_reg[11]/G
    SLICE_X43Y126        LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  main_controller/display_value_reg[11]/Q
                         net (fo=4, routed)           0.104     0.164    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X44Y126        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.100     1.982    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X44Y126        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 main_controller/display_value_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.096ns (57.645%)  route 0.071ns (42.355%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.078ns (routing 0.447ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        LDCE                         0.000     0.000 r  main_controller/display_value_reg[10]/G
    SLICE_X45Y129        LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  main_controller/display_value_reg[10]/Q
                         net (fo=4, routed)           0.056     0.116    display_value[10]
    SLICE_X45Y129        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     0.152 r  vio_display_mux_inferred_i_6/O
                         net (fo=1, routed)           0.015     0.167    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X45Y129        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.078     1.960    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X45Y129        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 main_controller/display_value_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            aging_sensor_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.097ns (57.743%)  route 0.071ns (42.257%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.082ns (routing 0.447ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        LDCE                         0.000     0.000 r  main_controller/display_value_reg[8]/G
    SLICE_X43Y130        LDCE (EnToQ_FFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  main_controller/display_value_reg[8]/Q
                         net (fo=4, routed)           0.056     0.117    display_value[8]
    SLICE_X45Y130        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     0.153 r  vio_display_mux_inferred_i_8/O
                         net (fo=1, routed)           0.015     0.168    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X45Y130        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.082     1.964    aging_sensor_top/vio_0/<hidden>/<hidden>
    SLICE_X45Y130        FDRE                                         r  aging_sensor_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 main_controller/display_value_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.061ns (35.390%)  route 0.111ns (64.610%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.099ns (routing 0.447ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        LDCE                         0.000     0.000 r  main_controller/display_value_reg[4]/G
    SLICE_X43Y130        LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  main_controller/display_value_reg[4]/Q
                         net (fo=4, routed)           0.111     0.172    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X44Y130        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.099     1.981    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X44Y130        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 main_controller/display_value_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.060ns (33.859%)  route 0.117ns (66.141%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.099ns (routing 0.447ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        LDCE                         0.000     0.000 r  main_controller/display_value_reg[3]/G
    SLICE_X43Y130        LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  main_controller/display_value_reg[3]/Q
                         net (fo=4, routed)           0.117     0.177    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X44Y130        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.099     1.981    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X44Y130        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 main_controller/display_value_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            aging_sensor_top/ila_0/<hidden>/<hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.060ns (33.579%)  route 0.119ns (66.421%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.100ns (routing 0.447ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y128        LDCE                         0.000     0.000 r  main_controller/display_value_reg[9]/G
    SLICE_X44Y128        LDCE (EnToQ_BFF2_SLICEM_G_Q)
                                                      0.060     0.060 r  main_controller/display_value_reg[9]/Q
                         net (fo=4, routed)           0.119     0.179    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X44Y126        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y15         BUFGCE                       0.000     0.000 r  sys_clk_in_BUFG_inst/O
                         net (fo=2858, routed)        0.992     0.992    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.697 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.863    clock_gen/inst/sys_clk_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.882 r  clock_gen/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1100, routed)        1.100     1.982    aging_sensor_top/ila_0/<hidden>/<hidden>
    SLICE_X44Y126        SRL16E                                       r  aging_sensor_top/ila_0/<hidden>/<hidden>





