{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "CLK: 5.4000"
  ],
  "cts__clock__skew__hold": 0.369007,
  "cts__clock__skew__hold__post_repair": 0.339793,
  "cts__clock__skew__hold__pre_repair": 0.339793,
  "cts__clock__skew__setup": 0.369007,
  "cts__clock__skew__setup__post_repair": 0.339793,
  "cts__clock__skew__setup__pre_repair": 0.339793,
  "cts__design__core__area": 839808,
  "cts__design__core__area__post_repair": 839808,
  "cts__design__core__area__pre_repair": 839808,
  "cts__design__die__area": 880880,
  "cts__design__die__area__post_repair": 880880,
  "cts__design__die__area__pre_repair": 880880,
  "cts__design__instance__area": 505415,
  "cts__design__instance__area__macros": 269524,
  "cts__design__instance__area__macros__post_repair": 269524,
  "cts__design__instance__area__macros__pre_repair": 269524,
  "cts__design__instance__area__post_repair": 483670,
  "cts__design__instance__area__pre_repair": 483670,
  "cts__design__instance__area__stdcell": 235891,
  "cts__design__instance__area__stdcell__post_repair": 214146,
  "cts__design__instance__area__stdcell__pre_repair": 214146,
  "cts__design__instance__count": 32238,
  "cts__design__instance__count__hold_buffer": 3223.0,
  "cts__design__instance__count__macros": 11,
  "cts__design__instance__count__macros__post_repair": 11,
  "cts__design__instance__count__macros__pre_repair": 11,
  "cts__design__instance__count__post_repair": 29002,
  "cts__design__instance__count__pre_repair": 29002,
  "cts__design__instance__count__setup_buffer": 13.0,
  "cts__design__instance__count__stdcell": 32227,
  "cts__design__instance__count__stdcell__post_repair": 28991,
  "cts__design__instance__count__stdcell__pre_repair": 28991,
  "cts__design__instance__displacement__max": 107,
  "cts__design__instance__displacement__mean": 5.384,
  "cts__design__instance__displacement__total": 173576,
  "cts__design__instance__utilization": 0.601822,
  "cts__design__instance__utilization__post_repair": 0.57593,
  "cts__design__instance__utilization__pre_repair": 0.57593,
  "cts__design__instance__utilization__stdcell": 0.413638,
  "cts__design__instance__utilization__stdcell__post_repair": 0.375508,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.375508,
  "cts__design__io": 2511,
  "cts__design__io__post_repair": 2511,
  "cts__design__io__pre_repair": 2511,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0186998,
  "cts__power__internal__total__post_repair": 0.0179426,
  "cts__power__internal__total__pre_repair": 0.0179426,
  "cts__power__leakage__total": 0.000180405,
  "cts__power__leakage__total__post_repair": 0.000171072,
  "cts__power__leakage__total__pre_repair": 0.000171072,
  "cts__power__switching__total": 0.018156,
  "cts__power__switching__total__post_repair": 0.0179041,
  "cts__power__switching__total__pre_repair": 0.0179041,
  "cts__power__total": 0.0370362,
  "cts__power__total__post_repair": 0.0360178,
  "cts__power__total__pre_repair": 0.0360178,
  "cts__route__wirelength__estimated": 1945860.0,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 3119,
  "cts__timing__drv__hold_violation_count__pre_repair": 3119,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.031761,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0254146,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0254146,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.0893476,
  "cts__timing__drv__max_slew_limit__post_repair": 0.0834993,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.0834993,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 96,
  "cts__timing__drv__setup_violation_count__pre_repair": 96,
  "cts__timing__setup__tns": -0.225808,
  "cts__timing__setup__tns__post_repair": -57.5468,
  "cts__timing__setup__tns__pre_repair": -57.5468,
  "cts__timing__setup__ws": -0.225826,
  "cts__timing__setup__ws__post_repair": -1.29658,
  "cts__timing__setup__ws__pre_repair": -1.29658,
  "detailedplace__cpu__total": 27.06,
  "detailedplace__design__core__area": 839808,
  "detailedplace__design__die__area": 880880,
  "detailedplace__design__instance__area": 482753,
  "detailedplace__design__instance__area__macros": 269524,
  "detailedplace__design__instance__area__stdcell": 213229,
  "detailedplace__design__instance__count": 28811,
  "detailedplace__design__instance__count__macros": 11,
  "detailedplace__design__instance__count__stdcell": 28800,
  "detailedplace__design__instance__displacement__max": 53.3,
  "detailedplace__design__instance__displacement__mean": 3.506,
  "detailedplace__design__instance__displacement__total": 101024,
  "detailedplace__design__instance__utilization": 0.574838,
  "detailedplace__design__instance__utilization__stdcell": 0.3739,
  "detailedplace__design__io": 2511,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 545356.0,
  "detailedplace__power__internal__total": 0.0174983,
  "detailedplace__power__leakage__total": 0.000169957,
  "detailedplace__power__switching__total": 0.0145309,
  "detailedplace__power__total": 0.0321992,
  "detailedplace__route__wirelength__estimated": 1777100.0,
  "detailedplace__runtime__total": "0:29.39",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0254146,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.0834993,
  "detailedplace__timing__drv__setup_violation_count": 64,
  "detailedplace__timing__setup__tns": -52.0572,
  "detailedplace__timing__setup__ws": -1.29272,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 17806,
  "detailedroute__route__drc_errors__iter:2": 2462,
  "detailedroute__route__drc_errors__iter:3": 2213,
  "detailedroute__route__drc_errors__iter:4": 1,
  "detailedroute__route__drc_errors__iter:5": 1,
  "detailedroute__route__drc_errors__iter:6": 1,
  "detailedroute__route__drc_errors__iter:7": 0,
  "detailedroute__route__net": 30383,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 223824,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 223824,
  "detailedroute__route__wirelength": 2154638,
  "detailedroute__route__wirelength__iter:1": 2160353,
  "detailedroute__route__wirelength__iter:2": 2156149,
  "detailedroute__route__wirelength__iter:3": 2154650,
  "detailedroute__route__wirelength__iter:4": 2154646,
  "detailedroute__route__wirelength__iter:5": 2154639,
  "detailedroute__route__wirelength__iter:6": 2154639,
  "detailedroute__route__wirelength__iter:7": 2154638,
  "finish__clock__skew__hold": 0.285688,
  "finish__clock__skew__setup": 0.285688,
  "finish__cpu__total": 49.54,
  "finish__design__core__area": 839808,
  "finish__design__die__area": 880880,
  "finish__design__instance__area": 505415,
  "finish__design__instance__area__macros": 269524,
  "finish__design__instance__area__stdcell": 235891,
  "finish__design__instance__count": 32238,
  "finish__design__instance__count__macros": 11,
  "finish__design__instance__count__stdcell": 32227,
  "finish__design__instance__utilization": 0.601822,
  "finish__design__instance__utilization__stdcell": 0.413638,
  "finish__design__io": 2511,
  "finish__mem__peak": 1015760.0,
  "finish__power__internal__total": 0.0188911,
  "finish__power__leakage__total": 0.000180405,
  "finish__power__switching__total": 0.0141864,
  "finish__power__total": 0.033258,
  "finish__runtime__total": "1:13.28",
  "finish__timing__drv__hold_violation_count": 1.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.142955,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.190429,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0,
  "finish__timing__setup__ws": 0.683082,
  "finish__timing__wns_percent_delay": 13.416215,
  "floorplan__cpu__total": 1395.55,
  "floorplan__design__core__area": 839808,
  "floorplan__design__die__area": 880880,
  "floorplan__design__instance__area": 409278,
  "floorplan__design__instance__area__macros": 269524,
  "floorplan__design__instance__area__stdcell": 139754,
  "floorplan__design__instance__count": 21419,
  "floorplan__design__instance__count__macros": 11,
  "floorplan__design__instance__count__stdcell": 21408,
  "floorplan__design__instance__utilization": 0.487347,
  "floorplan__design__instance__utilization__stdcell": 0.24506,
  "floorplan__design__io": 2511,
  "floorplan__mem__peak": 392460.0,
  "floorplan__power__internal__total": 0.0187745,
  "floorplan__power__leakage__total": 0.000112458,
  "floorplan__power__switching__total": 0.00296636,
  "floorplan__power__total": 0.0218534,
  "floorplan__runtime__total": "7:15.90",
  "floorplan__timing__setup__tns": -37008.3,
  "floorplan__timing__setup__ws": -25.3674,
  "globalplace__cpu__total": 26.3,
  "globalplace__design__core__area": 839808,
  "globalplace__design__die__area": 880880,
  "globalplace__design__instance__area": 412888,
  "globalplace__design__instance__area__macros": 269524,
  "globalplace__design__instance__area__stdcell": 143364,
  "globalplace__design__instance__count": 25179,
  "globalplace__design__instance__count__macros": 11,
  "globalplace__design__instance__count__stdcell": 25168,
  "globalplace__design__instance__utilization": 0.491645,
  "globalplace__design__instance__utilization__stdcell": 0.25139,
  "globalplace__design__io": 2511,
  "globalplace__mem__peak": 500044.0,
  "globalplace__power__internal__total": 0.0228782,
  "globalplace__power__leakage__total": 0.000112458,
  "globalplace__power__switching__total": 0.0117065,
  "globalplace__power__total": 0.0346972,
  "globalplace__runtime__total": "0:30.29",
  "globalplace__timing__setup__tns": -100425,
  "globalplace__timing__setup__ws": -70.9737,
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 0.374873,
  "globalroute__clock__skew__setup": 0.374873,
  "globalroute__design__core__area": 839808,
  "globalroute__design__die__area": 880880,
  "globalroute__design__instance__area": 505415,
  "globalroute__design__instance__area__macros": 269524,
  "globalroute__design__instance__area__stdcell": 235891,
  "globalroute__design__instance__count": 32238,
  "globalroute__design__instance__count__macros": 11,
  "globalroute__design__instance__count__stdcell": 32227,
  "globalroute__design__instance__utilization": 0.601822,
  "globalroute__design__instance__utilization__stdcell": 0.413638,
  "globalroute__design__io": 2511,
  "globalroute__power__internal__total": 0.0188453,
  "globalroute__power__leakage__total": 0.000180405,
  "globalroute__power__switching__total": 0.0196392,
  "globalroute__power__total": 0.0386649,
  "globalroute__timing__clock__slack": -0.334,
  "globalroute__timing__drv__hold_violation_count": 31,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.000367731,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.0604544,
  "globalroute__timing__drv__setup_violation_count": 20,
  "globalroute__timing__setup__tns": -1.18717,
  "globalroute__timing__setup__ws": -0.33361,
  "placeopt__cpu__total": 26.3,
  "placeopt__design__core__area": 839808,
  "placeopt__design__core__area__pre_opt": 839808,
  "placeopt__design__die__area": 880880,
  "placeopt__design__die__area__pre_opt": 880880,
  "placeopt__design__instance__area": 482753,
  "placeopt__design__instance__area__macros": 269524,
  "placeopt__design__instance__area__macros__pre_opt": 269524,
  "placeopt__design__instance__area__pre_opt": 412888,
  "placeopt__design__instance__area__stdcell": 213229,
  "placeopt__design__instance__area__stdcell__pre_opt": 143364,
  "placeopt__design__instance__count": 28811,
  "placeopt__design__instance__count__macros": 11,
  "placeopt__design__instance__count__macros__pre_opt": 11,
  "placeopt__design__instance__count__pre_opt": 25179,
  "placeopt__design__instance__count__stdcell": 28800,
  "placeopt__design__instance__count__stdcell__pre_opt": 25168,
  "placeopt__design__instance__utilization": 0.574838,
  "placeopt__design__instance__utilization__pre_opt": 0.491645,
  "placeopt__design__instance__utilization__stdcell": 0.3739,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.25139,
  "placeopt__design__io": 2511,
  "placeopt__design__io__pre_opt": 2511,
  "placeopt__mem__peak": 500044.0,
  "placeopt__power__internal__total": 0.0170545,
  "placeopt__power__internal__total__pre_opt": 0.0228782,
  "placeopt__power__leakage__total": 0.000169957,
  "placeopt__power__leakage__total__pre_opt": 0.000112458,
  "placeopt__power__switching__total": 0.0127533,
  "placeopt__power__switching__total__pre_opt": 0.0117065,
  "placeopt__power__total": 0.0299778,
  "placeopt__power__total__pre_opt": 0.0346972,
  "placeopt__runtime__total": "0:30.29",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0248758,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0829805,
  "placeopt__timing__drv__setup_violation_count": 64,
  "placeopt__timing__setup__tns": -51.28,
  "placeopt__timing__setup__tns__pre_opt": -100425,
  "placeopt__timing__setup__ws": -1.27181,
  "placeopt__timing__setup__ws__pre_opt": -70.9737,
  "run__flow__design": "bp_fe",
  "run__flow__generate_date": "2023-01-20 13:28",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-6565-g7d2bade83",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "5cb1fac1f980bb0c2fdb7fbcbf294a8d6c2cc02e",
  "run__flow__scripts_commit": "17d6d54f0bf6f520a9e6a7a6d576f587c6742c79",
  "run__flow__uuid": "2e60fe5e-8bbb-4ded-9a13-8eb2353bfbef",
  "run__flow__variant": "base",
  "synth__cpu__total": 116.86,
  "synth__design__instance__area__stdcell": 364251.526,
  "synth__design__instance__count__stdcell": 24371.0,
  "synth__mem__peak": 264052.0,
  "synth__runtime__total": "2:02.82",
  "total_time": "0:12:01.970000"
}