INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_SIPO/Lab1_SIPO.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_SIPO/Lab1_SIPO.srcs/sources_1/new/shift_reg_SIPO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_SIPO
