#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat May 11 00:08:04 2019
# Process ID: 5804
# Current directory: C:/FILES/asw_files/FPGA/spartan7_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8668 C:\FILES\asw_files\FPGA\spartan7_test\spartan7_test.xpr
# Log file: C:/FILES/asw_files/FPGA/spartan7_test/vivado.log
# Journal file: C:/FILES/asw_files/FPGA/spartan7_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.xpr
update_compile_order -fileset sources_1
close [ open C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/fsm.v w ]
add_files C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/fsm.v
update_compile_order -fileset sources_1
file mkdir C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/fsm_tbh.v w ]
add_files -fileset sim_1 C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/fsm_tbh.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source fsm_tbh.tcl
run 2 us
relaunch_sim
run 2 us
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fsm [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
source fsm_tbh.tcl
run 2 us
close_sim
close_design
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
source fsm_tbh.tcl
run 2 us
close_sim
close_design
launch_simulation
source fsm_tbh.tcl
relaunch_sim
close_sim
close_project
open_project C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
synth_design -rtl -name rtl_1
close_design
open_run synth_1 -name synth_1
close_design
