$date
	Fri Apr 07 10:28:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux $end
$scope module mux $end
$var wire 3 ! Sel [2:0] $end
$var wire 8 " in0 [7:0] $end
$var wire 8 # in1 [7:0] $end
$var wire 8 $ in2 [7:0] $end
$var wire 8 % in3 [7:0] $end
$var wire 8 & in4 [7:0] $end
$var wire 8 ' in5 [7:0] $end
$var wire 8 ( in6 [7:0] $end
$var wire 8 ) in7 [7:0] $end
$var parameter 32 * nBit $end
$var reg 8 + out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 *
$end
#0
$dumpvars
b1010 +
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b1010 "
b0 !
$end
#2
b1 #
#4
b1 +
b111 %
b1 !
#6
b111 +
b111 (
b11 !
#8
b110 !
#20
