/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Sat Aug  1 03:10:08 2015
 *                 Full Compile MD5 Checksum  9095e7c50184516c43cebfda484f35c6
 *                     (minus title and desc)
 *                 MD5 Checksum               12de0e44f1435087f5630ef2cde72753
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15517
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_PORT0_SATA3_PCB_H__
#define BCHP_PORT0_SATA3_PCB_H__

/***************************************************************************
 *PORT0_SATA3_PCB - Port0 SATA PHY Register Space
 ***************************************************************************/
#define BCHP_PORT0_SATA3_PCB_START               0x20b10100 /* [RO] SATA3 PCB START MARKER */
#define BCHP_PORT0_SATA3_PCB_REG0                0x20b10300 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG1                0x20b10304 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG2                0x20b10308 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG3                0x20b1030c /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG4                0x20b10310 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG5                0x20b10314 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG6                0x20b10318 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG7                0x20b1031c /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG8                0x20b10320 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG9                0x20b10324 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG10               0x20b10328 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG11               0x20b1032c /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG12               0x20b10330 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG13               0x20b10334 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG14               0x20b10338 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_BLOCK_ADDR          0x20b1033c /* [RW] SATA3 PCB BLOCK ADDR */
#define BCHP_PORT0_SATA3_PCB_END                 0x20b10ffc /* [RO] SATA3 PCB END  MARKER */

/***************************************************************************
 *START - SATA3 PCB START MARKER
 ***************************************************************************/
/* PORT0_SATA3_PCB :: START :: reserved0 [31:00] */
#define BCHP_PORT0_SATA3_PCB_START_reserved0_MASK                  0xffffffff
#define BCHP_PORT0_SATA3_PCB_START_reserved0_SHIFT                 0

/***************************************************************************
 *REG0 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG0 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG0_SATA3_PCB_REG_MASK               0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG0_SATA3_PCB_REG_SHIFT              0

/***************************************************************************
 *REG1 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG1 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG1_SATA3_PCB_REG_MASK               0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG1_SATA3_PCB_REG_SHIFT              0

/***************************************************************************
 *REG2 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG2 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG2_SATA3_PCB_REG_MASK               0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG2_SATA3_PCB_REG_SHIFT              0

/***************************************************************************
 *REG3 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG3 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG3_SATA3_PCB_REG_MASK               0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG3_SATA3_PCB_REG_SHIFT              0

/***************************************************************************
 *REG4 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG4 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG4_SATA3_PCB_REG_MASK               0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG4_SATA3_PCB_REG_SHIFT              0

/***************************************************************************
 *REG5 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG5 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG5_SATA3_PCB_REG_MASK               0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG5_SATA3_PCB_REG_SHIFT              0

/***************************************************************************
 *REG6 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG6 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG6_SATA3_PCB_REG_MASK               0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG6_SATA3_PCB_REG_SHIFT              0

/***************************************************************************
 *REG7 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG7 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG7_SATA3_PCB_REG_MASK               0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG7_SATA3_PCB_REG_SHIFT              0

/***************************************************************************
 *REG8 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG8 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG8_SATA3_PCB_REG_MASK               0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG8_SATA3_PCB_REG_SHIFT              0

/***************************************************************************
 *REG9 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG9 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG9_SATA3_PCB_REG_MASK               0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG9_SATA3_PCB_REG_SHIFT              0

/***************************************************************************
 *REG10 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG10 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG10_SATA3_PCB_REG_MASK              0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG10_SATA3_PCB_REG_SHIFT             0

/***************************************************************************
 *REG11 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG11 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG11_SATA3_PCB_REG_MASK              0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG11_SATA3_PCB_REG_SHIFT             0

/***************************************************************************
 *REG12 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG12 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG12_SATA3_PCB_REG_MASK              0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG12_SATA3_PCB_REG_SHIFT             0

/***************************************************************************
 *REG13 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG13 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG13_SATA3_PCB_REG_MASK              0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG13_SATA3_PCB_REG_SHIFT             0

/***************************************************************************
 *REG14 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG14 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG14_SATA3_PCB_REG_MASK              0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG14_SATA3_PCB_REG_SHIFT             0

/***************************************************************************
 *BLOCK_ADDR - SATA3 PCB BLOCK ADDR
 ***************************************************************************/
/* PORT0_SATA3_PCB :: BLOCK_ADDR :: SATA3_PCB_BLOCK_ADDR [31:00] */
#define BCHP_PORT0_SATA3_PCB_BLOCK_ADDR_SATA3_PCB_BLOCK_ADDR_MASK  0xffffffff
#define BCHP_PORT0_SATA3_PCB_BLOCK_ADDR_SATA3_PCB_BLOCK_ADDR_SHIFT 0
#define BCHP_PORT0_SATA3_PCB_BLOCK_ADDR_SATA3_PCB_BLOCK_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *END - SATA3 PCB END  MARKER
 ***************************************************************************/
/* PORT0_SATA3_PCB :: END :: reserved0 [31:00] */
#define BCHP_PORT0_SATA3_PCB_END_reserved0_MASK                    0xffffffff
#define BCHP_PORT0_SATA3_PCB_END_reserved0_SHIFT                   0

#endif /* #ifndef BCHP_PORT0_SATA3_PCB_H__ */

/* End of File */
