`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Huang Yifan (hyf15@mail.ustc.edu.cn)
// 
// Design Name: RV32I Core
// Module Name: Controller Decoder
// Tool Versions: Vivado 2017.4.1
// Description: Controller Decoder Module
// 
//////////////////////////////////////////////////////////////////////////////////

//  åŠŸèƒ½è¯´æ˜
    //  å¯¹æŒ‡ä»¤è¿›è¡Œè¯‘ç ï¼Œå°†å…¶ç¿»è¯‘æˆæ§åˆ¶ä¿¡å·ï¼Œä¼ è¾“ç»™å„ä¸ªéƒ¨ï¿?????
// è¾“å…¥
    // Inst              å¾…è¯‘ç æŒ‡ï¿?????
// è¾“å‡º
    // jal               jalè·³è½¬æŒ‡ä»¤
    // jalr              jalrè·³è½¬æŒ‡ä»¤
    // op2_src           ALUçš„ç¬¬äºŒä¸ªæ“ä½œæ•°æ¥æºï¿½?ï¿½ä¸º1æ—¶ï¼Œop2é€‰æ‹©immï¼Œä¸º0æ—¶ï¼Œop2é€‰æ‹©reg2
    // ALU_func          ALUæ‰§è¡Œçš„è¿ç®—ç±»ï¿?????
    // br_type           branchçš„åˆ¤æ–­æ¡ä»¶ï¼Œå¯ä»¥æ˜¯ä¸è¿›è¡Œbranch
    // load_npc          å†™å›å¯„å­˜å™¨çš„å€¼çš„æ¥æºï¼ˆPCæˆ–ï¿½?ï¿½ALUè®¡ç®—ç»“æœï¿?????, load_npc == 1æ—¶ï¿½?ï¿½PC, load_npc == 0æ—¶ï¿½?ï¿½ALUout
    // wb_select         å†™å›å¯„å­˜å™¨çš„å€¼çš„æ¥æºï¼ˆCacheå†…å®¹æˆ–ï¿½?ï¿½ALUè®¡ç®—ç»“æœï¼‰ï¼Œwb_select == 1æ—¶ï¿½?ï¿½æ‹©cacheå†…å®¹
    // load_type         loadç±»å‹
    // src_reg_en        æŒ‡ä»¤ä¸­src regçš„åœ°ï¿?????æ˜¯å¦æœ‰æ•ˆï¼Œsrc_reg_en[1] == 1è¡¨ç¤ºreg1è¢«ä½¿ç”¨åˆ°äº†ï¼Œsrc_reg_en[0]==1è¡¨ç¤ºreg2è¢«ä½¿ç”¨åˆ°ï¿?????
    // reg_write_en      é€šç”¨å¯„å­˜å™¨å†™ä½¿èƒ½ï¼Œreg_write_en == 1è¡¨ç¤ºï¿?????è¦å†™å›reg
    // cache_write_en    æŒ‰å­—èŠ‚å†™å…¥data cache
    // imm_type          æŒ‡ä»¤ä¸­ç«‹å³æ•°ç±»å‹
    // alu_src1          aluæ“ä½œï¿?????1æ¥æºï¼Œalu_src1 == 0è¡¨ç¤ºæ¥è‡ªreg1ï¼Œalu_src1 == 1è¡¨ç¤ºPC-4
    // alu_src2          aluæ“ä½œï¿?????2æ¥æºï¼Œalu_src2 == 2â€™b00è¡¨ç¤ºæ¥è‡ªreg2ï¼Œalu_src2 == 2'b01è¡¨ç¤ºæ¥è‡ªreg2åœ°å€ï¼Œalu_src2 == 2'b10è¡¨ç¤ºæ¥è‡ªç«‹å³ï¿?????
// å®éªŒè¦æ±‚
    // è¡¥å…¨æ¨¡å—


`include "Parameters.v"   
module ControllerDecoder(
    input wire [31:0] inst,
    output wire jal,
    output wire jalr,
    output wire op2_src,
    output reg [3:0] ALU_func,
    output reg [2:0] br_type,
    output wire load_npc,
    output wire wb_select,
    output reg [2:0] load_type,
    output reg [1:0] src_reg_en,
    output reg reg_write_en,
    output reg [3:0] cache_write_en,
    output wire alu_src1,
    output reg [1:0] alu_src2,
    output reg [2:0] imm_type,

    output reg CSR_read_en,    //CSRè¯»ä¿¡å·ï¼Œä¸?1æ—¶è¯»CSRï¼?0æ—¶ä¸è¯?
    output reg CSR_write_en,    //CSRå†™ä¿¡å?,ä¸?1æ—¶å†™CSR,ä¸?0æ—¶ä¸å†™ï¼ˆrs1å’Œzimm=0çš„æ—¶å€™ä¸å†™ï¼‰
    output reg [1:0] CSR_alu_func,  //CSR aluæ‰§è¡Œçš„è¿ç®—ç±»å?,0ä¸ºä¼ é€’op2,1ä¸ºç½®1,2ä¸ºç½®0,3ä¸ºä¸åšè¿ç®?
    output wire op1_src,    //ALUç¬¬ä¸€ä¸ªæ“ä½œæ•°æ¥æºï¼?0ä¸ºCSRï¼?1ä¸ºreg1
    output wire CSR_type    //0ä¸ºregï¼?1ä¸ºzimm
    );

    /*jal*/
    assign jal = inst[6:0] == 7'b1101111 ? 1'b1 : 1'b0;
    
    /*jalr*/
    assign jalr = inst[6:0] == 7'b1100111 ? 1'b1 : 1'b0;
    
    /*op2_src*/
    assign op2_src = inst[6:0] == 7'b0110011 ? 1'b0 : 1'b1;
    
    /*ALU_func*/
    always@ (*) begin
        if (inst[6:0] == 7'b0010011) begin
            if (inst[14:12] == 3'b001) ALU_func = `SLL;
            else if (inst[14:12] == 3'b101) begin
                if(inst[31:25] == 7'b0000000) ALU_func = `SRL;
                else if(inst[31:25] == 7'b0100000) ALU_func = `SRA;
            end
            else if(inst[14:12] == 3'b000) ALU_func = `ADD;
            else if (inst[14:12] == 3'b010) ALU_func = `SLT;
            else if (inst[14:12] == 3'b011) ALU_func = `SLTU;
            else if (inst[14:12] == 3'b100) ALU_func = `XOR;
            else if (inst[14:12] == 3'b110) ALU_func = `OR;
            else if (inst[14:12] == 3'b111) ALU_func = `AND;
            else ALU_func = 4'd11;
        end
        else if (inst[6:0] == 7'b0110011) begin
            if (inst[14:12] == 3'b000) begin
                if (inst[31:25] == 7'b000000) ALU_func = `ADD;
                else if (inst[31:25] == 7'b0100000) ALU_func = `SUB;
            end
            else if (inst[14:12] == 3'b001) ALU_func = `SLL;
            else if (inst[14:12] == 3'b010) ALU_func = `SLT;
            else if (inst[14:12] == 3'b011) ALU_func = `SLTU;
            else if (inst[14:12] == 3'b100) ALU_func = `XOR;
            else if (inst[14:12] == 3'b101) begin
                if (inst[31:25] == 6'b000000) ALU_func = `SRL;
                else if (inst[31:25] == 7'b0100000) ALU_func = `SRA;
            end
            else if (inst[14:12] == 3'b110) ALU_func = `OR;
            else if (inst[14:12] == 3'b111) ALU_func = `AND;
        end
        else if (inst[6:0] == 7'b0110111) ALU_func = `LUI; 
        else if (inst[6:0] == 7'b0010111) ALU_func = `ADD;
        else if (inst[6:0] == 7'b1100111) ALU_func = `ADD;//jarl
        else if (inst[6:0] == 7'b1110011) ALU_func = `CSR;
    end

    /*br_type*/
    always@ (*) begin
        if (inst[6:0] == 7'b1100011) begin
            if (inst[14:12] == 3'b000) br_type = `BEQ;
            if (inst[14:12] == 3'b001) br_type = `BNE;
            if (inst[14:12] == 3'b100) br_type = `BLT;
            if (inst[14:12] == 3'b101) br_type = `BGE;
            if (inst[14:12] == 3'b110) br_type = `BLTU;
            if (inst[14:12] == 3'b111) br_type = `BGEU;
        end
        else br_type = `NOBRANCH;
    end
    
    /*load_npc*/
    assign load_npc = (inst[6:0] == 7'b1100111 || inst[6:0] == 7'b1101111) ? 2'b01 : 0;

    /*wb_select*/
    assign wb_select = inst[6:0] == 7'b0000011 ? 1 : 0;

    /*load_type*/
    always@ (*) begin
        if (inst[6:0] == 7'b0000011) begin
            if (inst[14:12] == 3'b000) load_type = `LB;
            if (inst[14:12] == 3'b001) load_type = `LH;
            if (inst[14:12] == 3'b010) load_type = `LW;
            if (inst[14:12] == 3'b100) load_type = `LBU;
            if (inst[14:12] == 3'b101) load_type = `LHU;
        end
        else load_type = `NOREGWRITE;
    end

    /*src_reg_en*/
    always@ (*) begin
        if(inst[6:0] == 7'b0010011) src_reg_en = 2'b10; //slli,addi
        else if (inst[6:0] == 7'b0110011) src_reg_en = 2'b11; //add
        else if (inst[6:0] == 7'b0110111 || inst[6:0] == 7'b0010111) src_reg_en = 2'b00; //lui,auipc
        else if (inst[6:0] == 7'b1100111) src_reg_en = 2'b10; //jalr
        else if (inst[6:0] == 7'b1101111) src_reg_en = 2'b00; //jal
        else if (inst[6:0] == 7'b1100011) src_reg_en = 2'b11; //beq
        else if (inst[6:0] == 7'b0000011) src_reg_en = 2'b10; //lb
        else if (inst[6:0] == 7'b0100011) src_reg_en = 2'b10; //sb
        else if (inst[6:0] == 7'b1110011) src_reg_en = 2'b10;
        else src_reg_en = 2'b00;
    end

    /*reg_write_en*/
    always@ (*) begin
        if (inst[6:0] == 7'b1100011 || inst[6:0] == 7'b0100011) reg_write_en = 0;//beq&sb
        else if (inst[11:7] == 0) reg_write_en = 0;
        else reg_write_en = 1;
    end

    /*cache_write_en*/
    always@ (*) begin
        if (inst[6:0] == 7'b0100011) begin
            if (inst[14:12] == 3'b000) cache_write_en = 4'b0001;
            else if (inst[14:12] == 3'b001) cache_write_en = 4'b0011;
            else if (inst[14:12] == 3'b010) cache_write_en = 4'b1111;
        end
        else cache_write_en = 0;
    end

    /*alu_src1*/
    assign alu_src1 = (inst[6:0] == 7'b1101111 || inst[6:0] == 7'b0110111 || inst[6:0] == 7'b0010111) ? 1 : 0;

    /*alu_src2*/
    always@ (*) begin
        if (inst[6:0] == 7'b0110011 || inst[6:0] == 7'b1100011) 
            alu_src2 = 2'b0;/*reg2*/
        else if (inst[6:0] == 7'b0010011 && (inst[14:12] == 3'b001 || inst[14:12] == 3'b101))
            alu_src2 = 2'd2;/*reg2åœ°å€*/
        else alu_src2 = 2'd1;/*ç«‹å³ï¿??*/
    end

    /*imm_type*/
    always@ (*) begin
        if (inst[6:0] == 7'b0010011 || inst[6:0] == 7'b1100111 || inst[6:0] == 7'b0000011) imm_type = `ITYPE;//jalr,lb,addi
        else if (inst[6:0] == 7'b0100011) imm_type = `STYPE;//SB
        else if (inst[6:0] == 7'b1100011) imm_type = `BTYPE;//beq
        else if (inst[6:0] == 7'b0110111 || inst[6:0] == 7'b0010111) imm_type = `UTYPE;//lui,auipc
        else if (inst[6:0] == 7'b1101111) imm_type = `JTYPE;//jal
        else imm_type = `RTYPE;
    end

    /*CSR_read_en*/
    always@ (*) begin
        if(inst[6:0] == 7'b1110011) begin
            if ((inst[14:12] == 3'b001 && inst[11:7] == 0) || (inst[14:12] == 3'b101 && inst[11:7] == 0)) CSR_read_en = 0;
            else CSR_read_en = 1;
        end
    end

    /*CSR_write_en*/
    always@ (*) begin
        if (inst[6:0] == 7'b1110011) begin
            if (inst[19:15] == 0) CSR_write_en = 0;
            else CSR_write_en = 1;
        end
    end

    /*CSR_alu_func*/
    always@ (*) begin
        if (inst[6:0] == 7'b1110011) begin
            if (inst[14:12] == 3'b001 || inst[14:12] == 3'b101) CSR_alu_func = `STRAIGHT_OP2;
            else if (inst[14:12] == 3'b010 || inst[14:12] == 3'b110) CSR_alu_func = `TO1;
            else if (inst[14:12] == 3'b011 || inst[14:12] == 3'b111) CSR_alu_func = `TO0;
            else CSR_alu_func = `NOFUNC;
        end
        else CSR_alu_func = `NOFUNC;
    end

    /*op1_src*/
    assign op1_src = (inst[6:0] == 7'b1110011) ? 0 : 1;

    assign CSR_type = (inst[6:0] == 7'b1110011) ? ((inst[14:12] == 3'b001 || inst[14:12] == 3'b010 || inst[14:12] == 3'b011) ? 1 : 0) : 0;

endmodule
