{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v " "Source file: /home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1601537004301 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v " "Source file: /home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1601537004301 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1601537004301 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v " "Source file: /home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1601537004323 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v " "Source file: /home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1601537004323 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1601537004323 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v " "Source file: /home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1601537004345 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v " "Source file: /home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1601537004345 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1601537004345 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601537005021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601537005022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  1 16:23:24 2020 " "Processing started: Thu Oct  1 16:23:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601537005022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537005022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Default -c MIPS_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Default -c MIPS_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537005022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601537005227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_CHAR_Ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_CHAR_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CHAR_Ctrl " "Found entity 1: VGA_CHAR_Ctrl" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl.v" 600 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537011730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_CHAR_Ctrl_UpdateMONITOR.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_CHAR_Ctrl_UpdateMONITOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 update_monitor_rom " "Found entity 1: update_monitor_rom" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537011731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/LCD_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file V/LCD_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "V/LCD_Controller.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/V/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537011732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file V/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "V/I2C_Controller.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/V/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537011733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/SEG7_LUT.v 1 1 " "Found 1 design units, including 1 entities, in source file V/SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "V/SEG7_LUT.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/V/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537011734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/LCD_TEST.v 1 1 " "Found 1 design units, including 1 entities, in source file V/LCD_TEST.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "V/LCD_TEST.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/V/LCD_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537011735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/I2C_AV_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file V/I2C_AV_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "V/I2C_AV_Config.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/V/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537011736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/SEG7_LUT_8.v 1 1 " "Found 1 design units, including 1 entities, in source file V/SEG7_LUT_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "V/SEG7_LUT_8.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/V/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537011737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/AUDIO_DAC.v 1 1 " "Found 1 design units, including 1 entities, in source file V/AUDIO_DAC.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "V/AUDIO_DAC.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/V/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537011739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/VGA_Audio_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file V/VGA_Audio_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "V/VGA_Audio_PLL.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/V/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537011741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/Reset_Delay.v 1 1 " "Found 1 design units, including 1 entities, in source file V/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "V/Reset_Delay.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/V/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537011741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS/cpu.v 15 15 " "Found 15 design units, including 15 entities, in source file MIPS/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom8x1024 " "Found entity 1: rom8x1024" {  } { { "MIPS/rom8x1024.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/rom8x1024.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011748 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram8x2048 " "Found entity 2: ram8x2048" {  } { { "MIPS/ram8x2048.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/ram8x2048.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011748 ""} { "Info" "ISGN_ENTITY_NAME" "3 alu " "Found entity 3: alu" {  } { { "MIPS/alu.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/alu.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011748 ""} { "Info" "ISGN_ENTITY_NAME" "4 pc " "Found entity 4: pc" {  } { { "MIPS/pc.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/pc.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011748 ""} { "Info" "ISGN_ENTITY_NAME" "5 registers " "Found entity 5: registers" {  } { { "MIPS/registers.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/registers.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011748 ""} { "Info" "ISGN_ENTITY_NAME" "6 plus4 " "Found entity 6: plus4" {  } { { "MIPS/plus4.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/plus4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011748 ""} { "Info" "ISGN_ENTITY_NAME" "7 adder32 " "Found entity 7: adder32" {  } { { "MIPS/adder32.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/adder32.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011748 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux32_32_32 " "Found entity 8: mux32_32_32" {  } { { "MIPS/mux32_32_32.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/mux32_32_32.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011748 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux5_5_5 " "Found entity 9: mux5_5_5" {  } { { "MIPS/mux5_5_5.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/mux5_5_5.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011748 ""} { "Info" "ISGN_ENTITY_NAME" "10 main_ctrl " "Found entity 10: main_ctrl" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011748 ""} { "Info" "ISGN_ENTITY_NAME" "11 alu_ctrler " "Found entity 11: alu_ctrler" {  } { { "MIPS/alu_ctrler.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/alu_ctrler.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011748 ""} { "Info" "ISGN_ENTITY_NAME" "12 shifter32_32_l2 " "Found entity 12: shifter32_32_l2" {  } { { "MIPS/shifter32_32_l2.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/shifter32_32_l2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011748 ""} { "Info" "ISGN_ENTITY_NAME" "13 signext16_32 " "Found entity 13: signext16_32" {  } { { "MIPS/signext16_32.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/signext16_32.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011748 ""} { "Info" "ISGN_ENTITY_NAME" "14 is_branch " "Found entity 14: is_branch" {  } { { "MIPS/is_branch.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/is_branch.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011748 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu " "Found entity 15: cpu" {  } { { "MIPS/cpu.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537011748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Controller/Img_RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Controller/Img_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 Img_RAM " "Found entity 1: Img_RAM" {  } { { "VGA_Controller/Img_RAM.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_Controller/Img_RAM.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537011750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Controller/VGA_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Controller/VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_Controller/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537011751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Controller/VGA_OSD_RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Controller/VGA_OSD_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_OSD_RAM " "Found entity 1: VGA_OSD_RAM" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_Controller/VGA_OSD_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537011753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_CHAR_RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_CHAR_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CHAR_RAM " "Found entity 1: VGA_CHAR_RAM" {  } { { "VGA_CHAR_RAM.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537011754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char30x40_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file char30x40_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 char30x40_ram " "Found entity 1: char30x40_ram" {  } { { "char30x40_ram.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/char30x40_ram.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537011755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KEYBOARD_DEC.v 1 1 " "Found 1 design units, including 1 entities, in source file KEYBOARD_DEC.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEYBOARD_DEC " "Found entity 1: KEYBOARD_DEC" {  } { { "KEYBOARD_DEC.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/KEYBOARD_DEC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537011756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537011756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard-behavioral " "Found design unit 1: Keyboard-behavioral" {  } { { "keyboard.vhd" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/keyboard.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537012042 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/keyboard.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537012042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012042 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MIPS_Default.v(578) " "Verilog HDL warning at MIPS_Default.v(578): extended using \"x\" or \"z\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 578 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1601537012043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS_Default.v 1 1 " "Found 1 design units, including 1 entities, in source file MIPS_Default.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Default " "Found entity 1: MIPS_Default" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537012044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012044 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LEDG MIPS_Default.v(606) " "Verilog HDL Implicit Net warning at MIPS_Default.v(606): created implicit net for \"LEDG\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 606 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012044 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX6 MIPS_Default.v(624) " "Verilog HDL Implicit Net warning at MIPS_Default.v(624): created implicit net for \"HEX6\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 624 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012044 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX7 MIPS_Default.v(625) " "Verilog HDL Implicit Net warning at MIPS_Default.v(625): created implicit net for \"HEX7\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 625 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012044 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CLK MIPS_Default.v(631) " "Verilog HDL Implicit Net warning at MIPS_Default.v(631): created implicit net for \"VGA_CLK\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 631 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012044 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_SYNC_N MIPS_Default.v(654) " "Verilog HDL Implicit Net warning at MIPS_Default.v(654): created implicit net for \"VGA_SYNC_N\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 654 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012045 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_BLANK_N MIPS_Default.v(655) " "Verilog HDL Implicit Net warning at MIPS_Default.v(655): created implicit net for \"VGA_BLANK_N\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 655 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012045 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Default " "Elaborating entity \"MIPS_Default\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601537012123 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEDG MIPS_Default.v(606) " "Verilog HDL or VHDL warning at MIPS_Default.v(606): object \"LEDG\" assigned a value but never read" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 606 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601537012126 "|MIPS_Default"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_clk_reg MIPS_Default.v(535) " "Verilog HDL or VHDL warning at MIPS_Default.v(535): object \"cpu_clk_reg\" assigned a value but never read" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 535 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601537012126 "|MIPS_Default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 32 MIPS_Default.v(602) " "Verilog HDL assignment warning at MIPS_Default.v(602): truncated value with size 36 to match size of target (32)" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012126 "|MIPS_Default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 MIPS_Default.v(604) " "Verilog HDL assignment warning at MIPS_Default.v(604): truncated value with size 18 to match size of target (10)" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012126 "|MIPS_Default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 MIPS_Default.v(606) " "Verilog HDL assignment warning at MIPS_Default.v(606): truncated value with size 9 to match size of target (1)" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012126 "|MIPS_Default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 MIPS_Default.v(608) " "Verilog HDL assignment warning at MIPS_Default.v(608): truncated value with size 32 to match size of target (9)" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012126 "|MIPS_Default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MIPS_Default.v(609) " "Verilog HDL assignment warning at MIPS_Default.v(609): truncated value with size 32 to match size of target (10)" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012126 "|MIPS_Default"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "MIPS_Default.v" "r0" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "V/Reset_Delay.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/V/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012128 "|MIPS_Default|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "MIPS_Default.v" "p1" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "V/VGA_Audio_PLL.v" "altpll_component" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/V/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "V/VGA_Audio_PLL.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/V/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 9 " "Parameter \"clk1_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -10000 " "Parameter \"clk2_phase_shift\" = \"-10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012160 ""}  } { { "V/VGA_Audio_PLL.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/V/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601537012160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_aem2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_aem2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_aem2 " "Found entity 1: altpll_aem2" {  } { { "db/altpll_aem2.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/altpll_aem2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537012203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_aem2 VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated " "Elaborating entity \"altpll_aem2\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u0 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u0\"" {  } { { "MIPS_Default.v" "u0" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u0\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u0\|SEG7_LUT:u0\"" {  } { { "V/SEG7_LUT_8.v" "u0" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/V/SEG7_LUT_8.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "MIPS_Default.v" "u1" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(86) " "Verilog HDL assignment warning at VGA_Controller.v(86): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_Controller/VGA_Controller.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012213 "|MIPS_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(89) " "Verilog HDL assignment warning at VGA_Controller.v(89): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_Controller/VGA_Controller.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012213 "|MIPS_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(92) " "Verilog HDL assignment warning at VGA_Controller.v(92): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_Controller/VGA_Controller.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012213 "|MIPS_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(113) " "Verilog HDL assignment warning at VGA_Controller.v(113): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_Controller/VGA_Controller.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012213 "|MIPS_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(114) " "Verilog HDL assignment warning at VGA_Controller.v(114): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_Controller/VGA_Controller.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012213 "|MIPS_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_Controller.v(115) " "Verilog HDL assignment warning at VGA_Controller.v(115): truncated value with size 32 to match size of target (20)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_Controller/VGA_Controller.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012213 "|MIPS_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(175) " "Verilog HDL assignment warning at VGA_Controller.v(175): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_Controller/VGA_Controller.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012213 "|MIPS_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(198) " "Verilog HDL assignment warning at VGA_Controller.v(198): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_Controller/VGA_Controller.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012213 "|MIPS_Default|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_OSD_RAM VGA_OSD_RAM:u2 " "Elaborating entity \"VGA_OSD_RAM\" for hierarchy \"VGA_OSD_RAM:u2\"" {  } { { "MIPS_Default.v" "u2" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012214 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WR_ADDR_ddddd VGA_OSD_RAM.v(48) " "Verilog HDL or VHDL warning at VGA_OSD_RAM.v(48): object \"WR_ADDR_ddddd\" assigned a value but never read" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_Controller/VGA_OSD_RAM.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601537012215 "|MIPS_Default|VGA_OSD_RAM:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Wen_ddddd VGA_OSD_RAM.v(53) " "Verilog HDL or VHDL warning at VGA_OSD_RAM.v(53): object \"Wen_ddddd\" assigned a value but never read" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_Controller/VGA_OSD_RAM.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601537012215 "|MIPS_Default|VGA_OSD_RAM:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Img_RAM VGA_OSD_RAM:u2\|Img_RAM:u0 " "Elaborating entity \"Img_RAM\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "u0" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_Controller/VGA_OSD_RAM.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "VGA_Controller/Img_RAM.v" "altsyncram_component" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_Controller/Img_RAM.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "VGA_Controller/Img_RAM.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_Controller/Img_RAM.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 38400 " "Parameter \"numwords_b\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Img_DATA.hex " "Parameter \"init_file\" = \"Img_DATA.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012254 ""}  } { { "VGA_Controller/Img_RAM.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_Controller/Img_RAM.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601537012254 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family MAX 10 does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family MAX 10 does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/altsyncram_2nn1.tdf" 1494 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2nn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2nn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2nn1 " "Found entity 1: altsyncram_2nn1" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/altsyncram_2nn1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537012302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2nn1 VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated " "Elaborating entity \"altsyncram_2nn1\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_79a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_79a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_79a " "Found entity 1: decode_79a" {  } { { "db/decode_79a.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/decode_79a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537012349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_79a VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|decode_79a:decode2 " "Elaborating entity \"decode_79a\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|decode_79a:decode2\"" {  } { { "db/altsyncram_2nn1.tdf" "decode2" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/altsyncram_2nn1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0l9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0l9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0l9 " "Found entity 1: decode_0l9" {  } { { "db/decode_0l9.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/decode_0l9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537012386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0l9 VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|decode_0l9:rden_decode_b " "Elaborating entity \"decode_0l9\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|decode_0l9:rden_decode_b\"" {  } { { "db/altsyncram_2nn1.tdf" "rden_decode_b" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/altsyncram_2nn1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n3b " "Found entity 1: mux_n3b" {  } { { "db/mux_n3b.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/mux_n3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537012445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_n3b VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|mux_n3b:mux3 " "Elaborating entity \"mux_n3b\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|mux_n3b:mux3\"" {  } { { "db/altsyncram_2nn1.tdf" "mux3" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/altsyncram_2nn1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEYBOARD_DEC KEYBOARD_DEC:u6 " "Elaborating entity \"KEYBOARD_DEC\" for hierarchy \"KEYBOARD_DEC:u6\"" {  } { { "MIPS_Default.v" "u6" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012456 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt KEYBOARD_DEC.v(28) " "Verilog HDL or VHDL warning at KEYBOARD_DEC.v(28): object \"cnt\" assigned a value but never read" {  } { { "KEYBOARD_DEC.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/KEYBOARD_DEC.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601537012457 "|MIPS_Default|KEYBOARD_DEC:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KEYBOARD_DEC.v(157) " "Verilog HDL assignment warning at KEYBOARD_DEC.v(157): truncated value with size 8 to match size of target (6)" {  } { { "KEYBOARD_DEC.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/KEYBOARD_DEC.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012457 "|MIPS_Default|KEYBOARD_DEC:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KEYBOARD_DEC.v(177) " "Verilog HDL assignment warning at KEYBOARD_DEC.v(177): truncated value with size 8 to match size of target (6)" {  } { { "KEYBOARD_DEC.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/KEYBOARD_DEC.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012457 "|MIPS_Default|KEYBOARD_DEC:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KEYBOARD_DEC.v(181) " "Verilog HDL assignment warning at KEYBOARD_DEC.v(181): truncated value with size 8 to match size of target (6)" {  } { { "KEYBOARD_DEC.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/KEYBOARD_DEC.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012457 "|MIPS_Default|KEYBOARD_DEC:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KEYBOARD_DEC.v(184) " "Verilog HDL assignment warning at KEYBOARD_DEC.v(184): truncated value with size 8 to match size of target (6)" {  } { { "KEYBOARD_DEC.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/KEYBOARD_DEC.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012457 "|MIPS_Default|KEYBOARD_DEC:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component " "Elaborating entity \"lpm_rom\" for hierarchy \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\"" {  } { { "KEYBOARD_DEC.v" "lpm_rom_component" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/KEYBOARD_DEC.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component " "Elaborated megafunction instantiation \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\"" {  } { { "KEYBOARD_DEC.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/KEYBOARD_DEC.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component " "Instantiated megafunction \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE scancode.mif " "Parameter \"LPM_FILE\" = \"scancode.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012462 ""}  } { { "KEYBOARD_DEC.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/KEYBOARD_DEC.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601537012462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012476 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|altrom:srom KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component " "Elaborated megafunction instantiation \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "KEYBOARD_DEC.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/KEYBOARD_DEC.v" 255 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012481 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component " "Elaborated megafunction instantiation \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\"" {  } { { "altrom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "KEYBOARD_DEC.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/KEYBOARD_DEC.v" 255 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dlv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dlv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dlv " "Found entity 1: altsyncram_dlv" {  } { { "db/altsyncram_dlv.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/altsyncram_dlv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537012527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dlv KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\|altsyncram_dlv:auto_generated " "Elaborating entity \"altsyncram_dlv\" for hierarchy \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\|altsyncram_dlv:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CHAR_RAM VGA_CHAR_RAM:u7 " "Elaborating entity \"VGA_CHAR_RAM\" for hierarchy \"VGA_CHAR_RAM:u7\"" {  } { { "MIPS_Default.v" "u7" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_CHAR_RAM.v(42) " "Verilog HDL assignment warning at VGA_CHAR_RAM.v(42): truncated value with size 32 to match size of target (11)" {  } { { "VGA_CHAR_RAM.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_RAM.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012531 "|MIPS_Default|VGA_CHAR_RAM:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char30x40_ram VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component " "Elaborating entity \"char30x40_ram\" for hierarchy \"VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\"" {  } { { "VGA_CHAR_RAM.v" "char30x40_ram_component" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_RAM.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component\"" {  } { { "char30x40_ram.v" "altsyncram_component" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/char30x40_ram.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component\"" {  } { { "char30x40_ram.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/char30x40_ram.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1200 " "Parameter \"numwords_a\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file char30x40_ram.mif " "Parameter \"init_file\" = \"char30x40_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012537 ""}  } { { "char30x40_ram.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/char30x40_ram.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601537012537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ka1 " "Found entity 1: altsyncram_4ka1" {  } { { "db/altsyncram_4ka1.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/altsyncram_4ka1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537012577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ka1 VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component\|altsyncram_4ka1:auto_generated " "Elaborating entity \"altsyncram_4ka1\" for hierarchy \"VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component\|altsyncram_4ka1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component " "Elaborating entity \"lpm_rom\" for hierarchy \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\"" {  } { { "VGA_CHAR_RAM.v" "lpm_rom_component" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_RAM.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component " "Elaborated megafunction instantiation \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\"" {  } { { "VGA_CHAR_RAM.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_RAM.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component " "Instantiated megafunction \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 9 " "Parameter \"LPM_WIDTHAD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE bmpfont.mif " "Parameter \"LPM_FILE\" = \"bmpfont.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012580 ""}  } { { "VGA_CHAR_RAM.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_RAM.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601537012580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012586 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|altrom:srom VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component " "Elaborated megafunction instantiation \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "VGA_CHAR_RAM.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_RAM.v" 75 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component " "Elaborated megafunction instantiation \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\"" {  } { { "altrom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "VGA_CHAR_RAM.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_RAM.v" 75 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jv " "Found entity 1: altsyncram_1jv" {  } { { "db/altsyncram_1jv.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/altsyncram_1jv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537012636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jv VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\|altsyncram_1jv:auto_generated " "Elaborating entity \"altsyncram_1jv\" for hierarchy \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\|altsyncram_1jv:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_monitor_rom update_monitor_rom:update_rom " "Elaborating entity \"update_monitor_rom\" for hierarchy \"update_monitor_rom:update_rom\"" {  } { { "MIPS_Default.v" "update_rom" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012641 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Verilog HDL Always Construct warning at VGA_CHAR_Ctrl_UpdateMONITOR.v(8): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[0\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[1\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[2\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[3\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[4\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[5\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[6\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[18\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[19\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[20\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[21\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[22\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[23\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[24\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[25\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[26\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[27\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[28\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[29\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[30\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[31\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012644 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CHAR_Ctrl VGA_CHAR_Ctrl:u8 " "Elaborating entity \"VGA_CHAR_Ctrl\" for hierarchy \"VGA_CHAR_Ctrl:u8\"" {  } { { "MIPS_Default.v" "u8" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_CHAR_Ctrl.v(898) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(898): truncated value with size 32 to match size of target (10)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl.v" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012653 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 VGA_CHAR_Ctrl.v(906) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(906): truncated value with size 8 to match size of target (6)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl.v" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012653 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VGA_CHAR_Ctrl.v(991) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(991): truncated value with size 32 to match size of target (6)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl.v" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012653 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VGA_CHAR_Ctrl.v(941) " "Verilog HDL Case Statement information at VGA_CHAR_Ctrl.v(941): all case item expressions in this case statement are onehot" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl.v" 941 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1601537012653 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_CHAR_Ctrl.v(1024) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1024): truncated value with size 32 to match size of target (5)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl.v" 1024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012653 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VGA_CHAR_Ctrl.v(1027) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1027): truncated value with size 32 to match size of target (6)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl.v" 1027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012653 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VGA_CHAR_Ctrl.v(1073) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1073): truncated value with size 32 to match size of target (6)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl.v" 1073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012653 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VGA_CHAR_Ctrl.v(1084) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1084): truncated value with size 32 to match size of target (6)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012653 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_CHAR_Ctrl.v(1101) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1101): truncated value with size 32 to match size of target (5)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl.v" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012653 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VGA_CHAR_Ctrl.v(1104) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1104): truncated value with size 32 to match size of target (6)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl.v" 1104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012653 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_CHAR_Ctrl.v(1127) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1127): truncated value with size 32 to match size of target (5)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl.v" 1127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012653 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_CHAR_Ctrl.v(1135) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1135): truncated value with size 32 to match size of target (5)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl.v" 1135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012653 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VGA_CHAR_Ctrl.v(1138) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1138): truncated value with size 32 to match size of target (6)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl.v" 1138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012653 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_CHAR_Ctrl.v(1151) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1151): truncated value with size 32 to match size of target (5)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl.v" 1151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012653 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_CHAR_Ctrl.v(1159) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1159): truncated value with size 32 to match size of target (5)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl.v" 1159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012653 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VGA_CHAR_Ctrl.v(1162) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1162): truncated value with size 32 to match size of target (6)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl.v" 1162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012653 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VGA_CHAR_Ctrl.v(877) " "Verilog HDL Case Statement information at VGA_CHAR_Ctrl.v(877): all case item expressions in this case statement are onehot" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl.v" 877 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1601537012653 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:u9 " "Elaborating entity \"cpu\" for hierarchy \"cpu:u9\"" {  } { { "MIPS_Default.v" "u9" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cpu.v(166) " "Verilog HDL assignment warning at cpu.v(166): truncated value with size 32 to match size of target (24)" {  } { { "MIPS/cpu.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012656 "|MIPS_Default|cpu:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cpu.v(182) " "Verilog HDL assignment warning at cpu.v(182): truncated value with size 32 to match size of target (24)" {  } { { "MIPS/cpu.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601537012656 "|MIPS_Default|cpu:u9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom8x1024 cpu:u9\|rom8x1024:rom8x1024a " "Elaborating entity \"rom8x1024\" for hierarchy \"cpu:u9\|rom8x1024:rom8x1024a\"" {  } { { "MIPS/cpu.v" "rom8x1024a" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component " "Elaborating entity \"lpm_rom\" for hierarchy \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\"" {  } { { "MIPS/rom8x1024.v" "lpm_rom_component" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/rom8x1024.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component " "Elaborated megafunction instantiation \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\"" {  } { { "MIPS/rom8x1024.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/rom8x1024.v" 30 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component " "Instantiated megafunction \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 10 " "Parameter \"LPM_WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE rom8x1024.mif " "Parameter \"LPM_FILE\" = \"rom8x1024.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012683 ""}  } { { "MIPS/rom8x1024.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/rom8x1024.v" 30 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601537012683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012690 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|altrom:srom cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component " "Elaborated megafunction instantiation \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "MIPS/rom8x1024.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/rom8x1024.v" 30 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012695 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component " "Elaborated megafunction instantiation \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\"" {  } { { "altrom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "MIPS/rom8x1024.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/rom8x1024.v" 30 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_klv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_klv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_klv " "Found entity 1: altsyncram_klv" {  } { { "db/altsyncram_klv.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/altsyncram_klv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537012746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_klv cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\|altsyncram_klv:auto_generated " "Elaborating entity \"altsyncram_klv\" for hierarchy \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\|altsyncram_klv:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram8x2048 cpu:u9\|ram8x2048:ram8x2048a " "Elaborating entity \"ram8x2048\" for hierarchy \"cpu:u9\|ram8x2048:ram8x2048a\"" {  } { { "MIPS/cpu.v" "ram8x2048a" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:u9\|ram8x2048:ram8x2048a\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:u9\|ram8x2048:ram8x2048a\|altsyncram:altsyncram_component\"" {  } { { "MIPS/ram8x2048.v" "altsyncram_component" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/ram8x2048.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:u9\|ram8x2048:ram8x2048a\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:u9\|ram8x2048:ram8x2048a\|altsyncram:altsyncram_component\"" {  } { { "MIPS/ram8x2048.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/ram8x2048.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:u9\|ram8x2048:ram8x2048a\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:u9\|ram8x2048:ram8x2048a\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram8x2048.mif " "Parameter \"init_file\" = \"ram8x2048.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537012771 ""}  } { { "MIPS/ram8x2048.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/ram8x2048.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601537012771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u7a1 " "Found entity 1: altsyncram_u7a1" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/altsyncram_u7a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537012816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537012816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u7a1 cpu:u9\|ram8x2048:ram8x2048a\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated " "Elaborating entity \"altsyncram_u7a1\" for hierarchy \"cpu:u9\|ram8x2048:ram8x2048a\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:u9\|alu:alua " "Elaborating entity \"alu\" for hierarchy \"cpu:u9\|alu:alua\"" {  } { { "MIPS/cpu.v" "alua" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu:u9\|pc:pca " "Elaborating entity \"pc\" for hierarchy \"cpu:u9\|pc:pca\"" {  } { { "MIPS/cpu.v" "pca" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers cpu:u9\|registers:register_file " "Elaborating entity \"registers\" for hierarchy \"cpu:u9\|registers:register_file\"" {  } { { "MIPS/cpu.v" "register_file" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus4 cpu:u9\|plus4:pc_plus4 " "Elaborating entity \"plus4\" for hierarchy \"cpu:u9\|plus4:pc_plus4\"" {  } { { "MIPS/cpu.v" "pc_plus4" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32 cpu:u9\|adder32:pc_add " "Elaborating entity \"adder32\" for hierarchy \"cpu:u9\|adder32:pc_add\"" {  } { { "MIPS/cpu.v" "pc_add" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_32_32 cpu:u9\|mux32_32_32:alu_b_sel_1 " "Elaborating entity \"mux32_32_32\" for hierarchy \"cpu:u9\|mux32_32_32:alu_b_sel_1\"" {  } { { "MIPS/cpu.v" "alu_b_sel_1" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5_5_5 cpu:u9\|mux5_5_5:reg_widx_sel1 " "Elaborating entity \"mux5_5_5\" for hierarchy \"cpu:u9\|mux5_5_5:reg_widx_sel1\"" {  } { { "MIPS/cpu.v" "reg_widx_sel1" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_ctrl cpu:u9\|main_ctrl:main_ctrla " "Elaborating entity \"main_ctrl\" for hierarchy \"cpu:u9\|main_ctrl:main_ctrla\"" {  } { { "MIPS/cpu.v" "main_ctrla" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012937 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rrs main_ctrl.v(226) " "Verilog HDL or VHDL warning at main_ctrl.v(226): object \"Rrs\" assigned a value but never read" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601537012937 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rrt main_ctrl.v(227) " "Verilog HDL or VHDL warning at main_ctrl.v(227): object \"Rrt\" assigned a value but never read" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601537012937 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rrd main_ctrl.v(228) " "Verilog HDL or VHDL warning at main_ctrl.v(228): object \"Rrd\" assigned a value but never read" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601537012937 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rshamt main_ctrl.v(229) " "Verilog HDL or VHDL warning at main_ctrl.v(229): object \"Rshamt\" assigned a value but never read" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601537012937 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Irs main_ctrl.v(240) " "Verilog HDL or VHDL warning at main_ctrl.v(240): object \"Irs\" assigned a value but never read" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 240 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601537012937 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Irt main_ctrl.v(241) " "Verilog HDL or VHDL warning at main_ctrl.v(241): object \"Irt\" assigned a value but never read" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601537012937 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Iaddr main_ctrl.v(242) " "Verilog HDL or VHDL warning at main_ctrl.v(242): object \"Iaddr\" assigned a value but never read" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601537012937 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jaddr main_ctrl.v(248) " "Verilog HDL or VHDL warning at main_ctrl.v(248): object \"Jaddr\" assigned a value but never read" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601537012937 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(291) " "Verilog HDL Case Statement warning at main_ctrl.v(291): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 291 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012938 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(294) " "Verilog HDL Case Statement warning at main_ctrl.v(294): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 294 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012938 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(299) " "Verilog HDL Case Statement warning at main_ctrl.v(299): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 299 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012938 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(318) " "Verilog HDL Case Statement warning at main_ctrl.v(318): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 318 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012938 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "main_ctrl.v(306) " "Verilog HDL Case Statement warning at main_ctrl.v(306): case item expression covers a value already covered by a previous case item" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 306 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1601537012938 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "main_ctrl.v(311) " "Verilog HDL Case Statement warning at main_ctrl.v(311): case item expression covers a value already covered by a previous case item" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 311 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1601537012938 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "main_ctrl.v(312) " "Verilog HDL Case Statement warning at main_ctrl.v(312): case item expression covers a value already covered by a previous case item" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 312 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1601537012938 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "main_ctrl.v(313) " "Verilog HDL Case Statement warning at main_ctrl.v(313): case item expression covers a value already covered by a previous case item" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 313 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1601537012938 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(368) " "Verilog HDL Case Statement warning at main_ctrl.v(368): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 368 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012938 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(371) " "Verilog HDL Case Statement warning at main_ctrl.v(371): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 371 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012938 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(376) " "Verilog HDL Case Statement warning at main_ctrl.v(376): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 376 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012938 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(389) " "Verilog HDL Case Statement warning at main_ctrl.v(389): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 389 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012939 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "main_ctrl.v(383) " "Verilog HDL Case Statement warning at main_ctrl.v(383): case item expression covers a value already covered by a previous case item" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 383 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1601537012939 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(445) " "Verilog HDL Case Statement warning at main_ctrl.v(445): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 445 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012939 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(448) " "Verilog HDL Case Statement warning at main_ctrl.v(448): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 448 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012939 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(453) " "Verilog HDL Case Statement warning at main_ctrl.v(453): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 453 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012939 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(461) " "Verilog HDL Case Statement warning at main_ctrl.v(461): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 461 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012939 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rfunc main_ctrl.v(478) " "Verilog HDL Always Construct warning at main_ctrl.v(478): variable \"Rfunc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 478 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1601537012939 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(489) " "Verilog HDL Case Statement warning at main_ctrl.v(489): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 489 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012939 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(492) " "Verilog HDL Case Statement warning at main_ctrl.v(492): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 492 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012940 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(497) " "Verilog HDL Case Statement warning at main_ctrl.v(497): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 497 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012940 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(507) " "Verilog HDL Case Statement warning at main_ctrl.v(507): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 507 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012940 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(510) " "Verilog HDL Case Statement warning at main_ctrl.v(510): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 510 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012940 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(516) " "Verilog HDL Case Statement warning at main_ctrl.v(516): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 516 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012940 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "main_ctrl.v(504) " "Verilog HDL Case Statement warning at main_ctrl.v(504): case item expression covers a value already covered by a previous case item" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 504 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1601537012940 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(535) " "Verilog HDL Case Statement warning at main_ctrl.v(535): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 535 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012940 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(540) " "Verilog HDL Case Statement warning at main_ctrl.v(540): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 540 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012940 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(549) " "Verilog HDL Case Statement warning at main_ctrl.v(549): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 549 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012940 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(568) " "Verilog HDL Case Statement warning at main_ctrl.v(568): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 568 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012940 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(573) " "Verilog HDL Case Statement warning at main_ctrl.v(573): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 573 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012940 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(582) " "Verilog HDL Case Statement warning at main_ctrl.v(582): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 582 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012940 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rfunc main_ctrl.v(599) " "Verilog HDL Always Construct warning at main_ctrl.v(599): variable \"Rfunc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 599 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1601537012940 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(607) " "Verilog HDL Case Statement warning at main_ctrl.v(607): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 607 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012941 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(612) " "Verilog HDL Case Statement warning at main_ctrl.v(612): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 612 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012941 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(625) " "Verilog HDL Case Statement warning at main_ctrl.v(625): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 625 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012941 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(631) " "Verilog HDL Case Statement warning at main_ctrl.v(631): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 631 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1601537012941 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "main_ctrl.v(620) " "Verilog HDL Case Statement warning at main_ctrl.v(620): case item expression covers a value already covered by a previous case item" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 620 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1601537012941 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "main_ctrl.v(621) " "Verilog HDL Case Statement warning at main_ctrl.v(621): case item expression covers a value already covered by a previous case item" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 621 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1601537012941 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "main_ctrl.v(622) " "Verilog HDL Case Statement warning at main_ctrl.v(622): case item expression covers a value already covered by a previous case item" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 622 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1601537012941 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ram_write_enable main_ctrl.v(208) " "Output port \"ram_write_enable\" at main_ctrl.v(208) has no driver" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601537012942 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "jp main_ctrl.v(216) " "Output port \"jp\" at main_ctrl.v(216) has no driver" {  } { { "MIPS/main_ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/main_ctrl.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601537012942 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ctrler cpu:u9\|alu_ctrler:alu_ctrlera " "Elaborating entity \"alu_ctrler\" for hierarchy \"cpu:u9\|alu_ctrler:alu_ctrlera\"" {  } { { "MIPS/cpu.v" "alu_ctrlera" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter32_32_l2 cpu:u9\|shifter32_32_l2:shifter32_32_l2a " "Elaborating entity \"shifter32_32_l2\" for hierarchy \"cpu:u9\|shifter32_32_l2:shifter32_32_l2a\"" {  } { { "MIPS/cpu.v" "shifter32_32_l2a" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext16_32 cpu:u9\|signext16_32:signext16_32a " "Elaborating entity \"signext16_32\" for hierarchy \"cpu:u9\|signext16_32:signext16_32a\"" {  } { { "MIPS/cpu.v" "signext16_32a" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_branch cpu:u9\|is_branch:is_brancha " "Elaborating entity \"is_branch\" for hierarchy \"cpu:u9\|is_branch:is_brancha\"" {  } { { "MIPS/cpu.v" "is_brancha" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537012952 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component\|altsyncram_4ka1:auto_generated\|q_a\[6\] " "Synthesized away node \"VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component\|altsyncram_4ka1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_4ka1.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/altsyncram_4ka1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "char30x40_ram.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/char30x40_ram.v" 73 0 0 } } { "VGA_CHAR_RAM.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_RAM.v" 51 0 0 } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 743 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601537013359 "|MIPS_Default|VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component|altsyncram_4ka1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component\|altsyncram_4ka1:auto_generated\|q_a\[7\] " "Synthesized away node \"VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component\|altsyncram_4ka1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_4ka1.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/altsyncram_4ka1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "char30x40_ram.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/char30x40_ram.v" 73 0 0 } } { "VGA_CHAR_RAM.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_RAM.v" 51 0 0 } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 743 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601537013359 "|MIPS_Default|VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component|altsyncram_4ka1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1601537013359 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1601537013359 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu:u9\|clock " "Found clock multiplexer cpu:u9\|clock" {  } { { "MIPS/cpu.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 148 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1601537013493 "|MIPS_Default|cpu:u9|clock"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1601537013493 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[31\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[31\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[30\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[30\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[29\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[29\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[28\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[28\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[27\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[27\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[26\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[26\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[25\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[25\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[24\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[24\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[23\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[23\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[22\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[22\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[21\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[21\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[20\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[20\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[19\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[19\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[18\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[18\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[17\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[17\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[16\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[16\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[15\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[15\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[14\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[14\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[13\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[13\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[12\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[12\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[11\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[11\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[10\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[10\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[9\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[9\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[8\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[8\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[7\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[6\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[5\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[4\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[3\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[2\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[1\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[0\] " "Converted tri-state buffer \"cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[7\] " "Converted tri-state buffer \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[6\] " "Converted tri-state buffer \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[5\] " "Converted tri-state buffer \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[4\] " "Converted tri-state buffer \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[3\] " "Converted tri-state buffer \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[2\] " "Converted tri-state buffer \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[1\] " "Converted tri-state buffer \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[0\] " "Converted tri-state buffer \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[5\] " "Converted tri-state buffer \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[4\] " "Converted tri-state buffer \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[3\] " "Converted tri-state buffer \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[2\] " "Converted tri-state buffer \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[1\] " "Converted tri-state buffer \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[0\] " "Converted tri-state buffer \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1601537013732 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1601537013732 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "VGA_OSD_RAM:u2\|WR_ADDR_d_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"VGA_OSD_RAM:u2\|WR_ADDR_d_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601537017259 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601537017259 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601537017259 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601537017259 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1601537017259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_OSD_RAM:u2\|altshift_taps:WR_ADDR_d_rtl_0 " "Elaborated megafunction instantiation \"VGA_OSD_RAM:u2\|altshift_taps:WR_ADDR_d_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537017351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_OSD_RAM:u2\|altshift_taps:WR_ADDR_d_rtl_0 " "Instantiated megafunction \"VGA_OSD_RAM:u2\|altshift_taps:WR_ADDR_d_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537017351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537017351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 18 " "Parameter \"WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537017351 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601537017351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_6vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_6vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_6vl " "Found entity 1: shift_taps_6vl" {  } { { "db/shift_taps_6vl.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/shift_taps_6vl.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537017393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537017393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rj51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rj51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rj51 " "Found entity 1: altsyncram_rj51" {  } { { "db/altsyncram_rj51.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/altsyncram_rj51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537017502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537017502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oed.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oed.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oed " "Found entity 1: add_sub_oed" {  } { { "db/add_sub_oed.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/add_sub_oed.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537017572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537017572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s3f " "Found entity 1: cntr_s3f" {  } { { "db/cntr_s3f.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/cntr_s3f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537017628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537017628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_erb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_erb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_erb " "Found entity 1: cmpr_erb" {  } { { "db/cmpr_erb.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/cmpr_erb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537017680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537017680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjg " "Found entity 1: cntr_fjg" {  } { { "db/cntr_fjg.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/cntr_fjg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601537017731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537017731 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1601537018420 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 292 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 293 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1601537018487 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1601537018487 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[0\] GND pin " "The pin \"GPIO\[0\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[1\] GND pin " "The pin \"GPIO\[1\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[2\] GND pin " "The pin \"GPIO\[2\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[3\] GND pin " "The pin \"GPIO\[3\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[4\] GND pin " "The pin \"GPIO\[4\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[5\] GND pin " "The pin \"GPIO\[5\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[6\] GND pin " "The pin \"GPIO\[6\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[7\] GND pin " "The pin \"GPIO\[7\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[8\] GND pin " "The pin \"GPIO\[8\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[9\] GND pin " "The pin \"GPIO\[9\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[10\] GND pin " "The pin \"GPIO\[10\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[11\] GND pin " "The pin \"GPIO\[11\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[12\] GND pin " "The pin \"GPIO\[12\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[13\] GND pin " "The pin \"GPIO\[13\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[14\] GND pin " "The pin \"GPIO\[14\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[15\] GND pin " "The pin \"GPIO\[15\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[16\] GND pin " "The pin \"GPIO\[16\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[17\] GND pin " "The pin \"GPIO\[17\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[18\] GND pin " "The pin \"GPIO\[18\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[19\] GND pin " "The pin \"GPIO\[19\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[20\] GND pin " "The pin \"GPIO\[20\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[21\] GND pin " "The pin \"GPIO\[21\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[22\] GND pin " "The pin \"GPIO\[22\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[23\] GND pin " "The pin \"GPIO\[23\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[24\] GND pin " "The pin \"GPIO\[24\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[25\] GND pin " "The pin \"GPIO\[25\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[26\] GND pin " "The pin \"GPIO\[26\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[27\] GND pin " "The pin \"GPIO\[27\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[28\] GND pin " "The pin \"GPIO\[28\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[29\] GND pin " "The pin \"GPIO\[29\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[30\] GND pin " "The pin \"GPIO\[30\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[31\] GND pin " "The pin \"GPIO\[31\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[32\] GND pin " "The pin \"GPIO\[32\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[33\] GND pin " "The pin \"GPIO\[33\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[34\] GND pin " "The pin \"GPIO\[34\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[35\] GND pin " "The pin \"GPIO\[35\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1601537018487 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1601537018487 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[0\] GPIO\[0\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[0\]\" to the node \"GPIO\[0\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[1\] GPIO\[1\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[1\]\" to the node \"GPIO\[1\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[2\] GPIO\[2\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[2\]\" to the node \"GPIO\[2\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[3\] GPIO\[3\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[3\]\" to the node \"GPIO\[3\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[4\] GPIO\[4\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[4\]\" to the node \"GPIO\[4\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[5\] GPIO\[5\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[5\]\" to the node \"GPIO\[5\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[6\] GPIO\[6\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[6\]\" to the node \"GPIO\[6\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[7\] GPIO\[7\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[7\]\" to the node \"GPIO\[7\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[8\] GPIO\[8\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[8\]\" to the node \"GPIO\[8\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[9\] GPIO\[9\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[9\]\" to the node \"GPIO\[9\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[10\] GPIO\[10\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[10\]\" to the node \"GPIO\[10\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[11\] GPIO\[11\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[11\]\" to the node \"GPIO\[11\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[12\] GPIO\[12\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[12\]\" to the node \"GPIO\[12\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[13\] GPIO\[13\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[13\]\" to the node \"GPIO\[13\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[14\] GPIO\[14\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[14\]\" to the node \"GPIO\[14\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[15\] GPIO\[15\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[15\]\" to the node \"GPIO\[15\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[16\] GPIO\[16\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[16\]\" to the node \"GPIO\[16\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[17\] GPIO\[17\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[17\]\" to the node \"GPIO\[17\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[18\] GPIO\[18\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[18\]\" to the node \"GPIO\[18\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[19\] GPIO\[19\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[19\]\" to the node \"GPIO\[19\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[20\] GPIO\[20\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[20\]\" to the node \"GPIO\[20\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[21\] GPIO\[21\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[21\]\" to the node \"GPIO\[21\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[22\] GPIO\[22\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[22\]\" to the node \"GPIO\[22\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[23\] GPIO\[23\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[23\]\" to the node \"GPIO\[23\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[24\] GPIO\[24\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[24\]\" to the node \"GPIO\[24\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[25\] GPIO\[25\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[25\]\" to the node \"GPIO\[25\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[26\] GPIO\[26\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[26\]\" to the node \"GPIO\[26\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[27\] GPIO\[27\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[27\]\" to the node \"GPIO\[27\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[28\] GPIO\[28\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[28\]\" to the node \"GPIO\[28\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[29\] GPIO\[29\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[29\]\" to the node \"GPIO\[29\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[30\] GPIO\[30\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[30\]\" to the node \"GPIO\[30\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[31\] GPIO\[31\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[31\]\" to the node \"GPIO\[31\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[32\] GPIO\[32\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[32\]\" to the node \"GPIO\[32\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[33\] GPIO\[33\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[33\]\" to the node \"GPIO\[33\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[34\] GPIO\[34\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[34\]\" to the node \"GPIO\[34\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[35\] GPIO\[35\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[35\]\" to the node \"GPIO\[35\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1601537018493 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1601537018493 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/VGA_CHAR_Ctrl.v" 871 -1 0 } } { "db/shift_taps_6vl.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/shift_taps_6vl.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1601537018509 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1601537018510 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601537020955 "|MIPS_Default|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601537020955 "|MIPS_Default|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601537020955 "|MIPS_Default|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601537020955 "|MIPS_Default|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601537020955 "|MIPS_Default|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601537020955 "|MIPS_Default|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601537020955 "|MIPS_Default|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601537020955 "|MIPS_Default|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601537020955 "|MIPS_Default|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601537020955 "|MIPS_Default|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601537020955 "|MIPS_Default|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601537020955 "|MIPS_Default|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601537020955 "|MIPS_Default|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601537020955 "|MIPS_Default|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601537020955 "|MIPS_Default|HEX4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1601537020955 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1601537021175 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1601537029916 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.map.smsg " "Generated suppressed messages file /home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537030036 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601537030306 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601537030306 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll_aem2.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/altpll_aem2.tdf" 29 2 0 } } { "altpll.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "V/VGA_Audio_PLL.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/V/VGA_Audio_PLL.v" 107 0 0 } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 615 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1601537030398 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 248 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601537030570 "|MIPS_Default|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601537030570 "|MIPS_Default|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601537030570 "|MIPS_Default|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601537030570 "|MIPS_Default|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601537030570 "|MIPS_Default|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601537030570 "|MIPS_Default|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601537030570 "|MIPS_Default|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601537030570 "|MIPS_Default|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601537030570 "|MIPS_Default|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601537030570 "|MIPS_Default|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601537030570 "|MIPS_Default|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1601537030570 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5215 " "Implemented 5215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601537030571 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601537030571 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "38 " "Implemented 38 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1601537030571 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4953 " "Implemented 4953 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601537030571 ""} { "Info" "ICUT_CUT_TM_RAMS" "140 " "Implemented 140 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1601537030571 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1601537030571 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601537030571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 258 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 258 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1098 " "Peak virtual memory: 1098 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601537030593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  1 16:23:50 2020 " "Processing ended: Thu Oct  1 16:23:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601537030593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601537030593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601537030593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601537030593 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1601537031294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601537031294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  1 16:23:51 2020 " "Processing started: Thu Oct  1 16:23:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601537031294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1601537031294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS_Default -c MIPS_Default " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS_Default -c MIPS_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1601537031294 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1601537031330 ""}
{ "Info" "0" "" "Project  = MIPS_Default" {  } {  } 0 0 "Project  = MIPS_Default" 0 0 "Fitter" 0 0 1601537031331 ""}
{ "Info" "0" "" "Revision = MIPS_Default" {  } {  } 0 0 "Revision = MIPS_Default" 0 0 "Fitter" 0 0 1601537031331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1601537031443 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS_Default 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"MIPS_Default\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1601537031462 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601537031496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601537031496 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\|clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_aem2.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/altpll_aem2.tdf" 29 2 0 } } { "" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 2770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1601537031554 ""}  } { { "db/altpll_aem2.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/altpll_aem2.tdf" 29 2 0 } } { "" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 2770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1601537031554 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cpu:u9\|ram8x2048:ram8x2048a\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|ram_block1a4 " "Atom \"cpu:u9\|ram8x2048:ram8x2048a\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1601537031563 "|MIPS_Default|cpu:u9|ram8x2048:ram8x2048a|altsyncram:altsyncram_component|altsyncram_u7a1:auto_generated|ram_block1a4"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1601537031563 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1601537031748 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1601537031752 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1601537031840 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 9451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1601537031852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 9453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1601537031852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 9455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1601537031852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 9457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1601537031852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 9459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1601537031852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 9461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1601537031852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 9463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1601537031852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 9465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1601537031852 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1601537031852 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1601537031852 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1601537031852 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1601537031852 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1601537031852 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1601537031856 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1601537032233 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 121 " "No exact pin location assignment(s) for 2 pins of 121 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1601537032447 ""}
{ "Info" "ISTA_SDC_FOUND" "MIPS_Default.sdc " "Reading SDC File: 'MIPS_Default.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1601537033496 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1601537033516 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1601537033516 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1601537033516 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:u9\|clock_reg " "Node: cpu:u9\|clock_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:u9\|pc:pca\|pc_reg\[2\] cpu:u9\|clock_reg " "Register cpu:u9\|pc:pca\|pc_reg\[2\] is being clocked by cpu:u9\|clock_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601537033528 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1601537033528 "|MIPS_Default|cpu:u9|clock_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:u9\|bunsyuu_reg\[3\] " "Node: cpu:u9\|bunsyuu_reg\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\|altsyncram_klv:auto_generated\|q_a\[26\] cpu:u9\|bunsyuu_reg\[3\] " "Register cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\|altsyncram_klv:auto_generated\|q_a\[26\] is being clocked by cpu:u9\|bunsyuu_reg\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601537033528 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1601537033528 "|MIPS_Default|cpu:u9|bunsyuu_reg[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEYBOARD_DEC:u6\|keyboard_clk_filt " "Node: KEYBOARD_DEC:u6\|keyboard_clk_filt was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KEYBOARD_DEC:u6\|cnter\[0\] KEYBOARD_DEC:u6\|keyboard_clk_filt " "Register KEYBOARD_DEC:u6\|cnter\[0\] is being clocked by KEYBOARD_DEC:u6\|keyboard_clk_filt" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601537033528 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1601537033528 "|MIPS_Default|KEYBOARD_DEC:u6|keyboard_clk_filt"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:u9\|bunsyuu_reg\[4\] " "Node: cpu:u9\|bunsyuu_reg\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:u9\|ram8x2048:ram8x2048a\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[7\] cpu:u9\|bunsyuu_reg\[4\] " "Register cpu:u9\|ram8x2048:ram8x2048a\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[7\] is being clocked by cpu:u9\|bunsyuu_reg\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601537033528 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1601537033528 "|MIPS_Default|cpu:u9|bunsyuu_reg[4]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1601537033550 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1601537033553 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601537033553 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601537033553 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601537033553 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601537033553 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601537033553 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601537033553 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1601537033553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1601537034147 ""}  } { { "db/altpll_aem2.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/altpll_aem2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 2770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601537034147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK3_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node CLOCK3_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1601537034147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:u9\|bunsyuu_reg\[3\] " "Destination node cpu:u9\|bunsyuu_reg\[3\]" {  } { { "MIPS/cpu.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 1584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1601537034147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:u9\|bunsyuu_reg\[4\] " "Destination node cpu:u9\|bunsyuu_reg\[4\]" {  } { { "MIPS/cpu.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 1583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1601537034147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KEYBOARD_DEC:u6\|keyboard_clk_filt " "Destination node KEYBOARD_DEC:u6\|keyboard_clk_filt" {  } { { "KEYBOARD_DEC.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/KEYBOARD_DEC.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 2116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1601537034147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:u9\|clock_reg " "Destination node cpu:u9\|clock_reg" {  } { { "MIPS/cpu.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 1599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1601537034147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key1_reg " "Destination node key1_reg" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 536 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 2843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1601537034147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sw1_reg " "Destination node sw1_reg" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 538 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1601537034147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sw0_reg " "Destination node sw0_reg" {  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 537 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 2844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1601537034147 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1601537034147 ""}  } { { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 250 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 9437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601537034147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:u9\|clock  " "Automatically promoted node cpu:u9\|clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1601537034147 ""}  } { { "MIPS/cpu.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 1598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601537034147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:u9\|bunsyuu_reg\[4\]  " "Automatically promoted node cpu:u9\|bunsyuu_reg\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1601537034148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:u9\|bunsyuu_reg\[4\]~32 " "Destination node cpu:u9\|bunsyuu_reg\[4\]~32" {  } { { "MIPS/cpu.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 6330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1601537034148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:u9\|LessThan0~2 " "Destination node cpu:u9\|LessThan0~2" {  } { { "MIPS/cpu.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 6091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1601537034148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:u9\|LessThan0~4 " "Destination node cpu:u9\|LessThan0~4" {  } { { "MIPS/cpu.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 6093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1601537034148 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1601537034148 ""}  } { { "MIPS/cpu.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 1583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601537034148 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:u9\|bunsyuu_reg\[3\]  " "Automatically promoted node cpu:u9\|bunsyuu_reg\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1601537034148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:u9\|bunsyuu_reg\[3\]~30 " "Destination node cpu:u9\|bunsyuu_reg\[3\]~30" {  } { { "MIPS/cpu.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 6113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1601537034148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:u9\|LessThan0~2 " "Destination node cpu:u9\|LessThan0~2" {  } { { "MIPS/cpu.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 6091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1601537034148 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1601537034148 ""}  } { { "MIPS/cpu.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS/cpu.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 1584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601537034148 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEYBOARD_DEC:u6\|keyboard_clk_filt  " "Automatically promoted node KEYBOARD_DEC:u6\|keyboard_clk_filt " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1601537034148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KEYBOARD_DEC:u6\|keyboard_clk_filt~1 " "Destination node KEYBOARD_DEC:u6\|keyboard_clk_filt~1" {  } { { "KEYBOARD_DEC.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/KEYBOARD_DEC.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 5724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1601537034148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KEYBOARD_DEC:u6\|keyboard_clk_filt~2 " "Destination node KEYBOARD_DEC:u6\|keyboard_clk_filt~2" {  } { { "KEYBOARD_DEC.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/KEYBOARD_DEC.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 5725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1601537034148 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KEYBOARD_DEC:u6\|keyboard_clk_filt~3 " "Destination node KEYBOARD_DEC:u6\|keyboard_clk_filt~3" {  } { { "KEYBOARD_DEC.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/KEYBOARD_DEC.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 5726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1601537034148 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1601537034148 ""}  } { { "KEYBOARD_DEC.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/KEYBOARD_DEC.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 2116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601537034148 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1601537034891 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1601537034896 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1601537034896 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601537034903 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601537034912 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1601537034922 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1601537034922 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1601537034927 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1601537035073 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1601537035078 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1601537035078 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1601537035096 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1601537035096 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1601537035096 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1601537035097 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1601537035097 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 12 24 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1601537035097 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 32 16 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1601537035097 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 10 38 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1601537035097 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1601537035097 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 28 32 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1601537035097 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 37 15 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 37 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1601537035097 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1601537035097 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1601537035097 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1601537035097 ""}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\|pll1 0 " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\|pll1\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/altpll_aem2.tdf" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/db/altpll_aem2.tdf" 29 2 0 } } { "altpll.tdf" "" { Text "/home/vagrant/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "V/VGA_Audio_PLL.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/V/VGA_Audio_PLL.v" 107 0 0 } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 615 0 0 } }  } 0 15062 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "Fitter" 0 -1 1601537035155 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601537035556 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601537035556 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601537035556 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601537035556 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601537035556 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601537035556 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1601537035556 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601537035557 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1601537035564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1601537036870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601537037530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1601537037575 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1601537039552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601537039552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1601537040671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X22_Y11 X32_Y21 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21" {  } { { "loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21"} { { 12 { 0 ""} 22 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1601537046379 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1601537046379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1601537047097 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1601537047097 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1601537047097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601537047099 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.62 " "Total time spent on timing analysis during the Fitter is 3.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1601537047466 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601537047520 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1601537047521 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601537049807 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601537049810 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1601537049810 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601537052145 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601537053533 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1601537054082 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "55 MAX 10 " "55 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL N5 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at N5" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL R18 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at R18" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { KEY[2] } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 262 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL L22 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at L22" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 262 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL AB5 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at AB5" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 292 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL AB6 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at AB6" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL N14 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { CLOCK3_50 } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 250 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 262 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL P11 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { CLOCK2_50 } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 249 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 262 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601537054101 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1601537054101 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "38 " "Following 38 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 292 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently enabled " "Pin GPIO\[0\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently enabled " "Pin GPIO\[1\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently enabled " "Pin GPIO\[2\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently enabled " "Pin GPIO\[3\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently enabled " "Pin GPIO\[4\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently enabled " "Pin GPIO\[5\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently enabled " "Pin GPIO\[6\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently enabled " "Pin GPIO\[7\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently enabled " "Pin GPIO\[8\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently enabled " "Pin GPIO\[9\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently enabled " "Pin GPIO\[10\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently enabled " "Pin GPIO\[11\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently enabled " "Pin GPIO\[12\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently enabled " "Pin GPIO\[13\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently enabled " "Pin GPIO\[14\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently enabled " "Pin GPIO\[15\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently enabled " "Pin GPIO\[16\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently enabled " "Pin GPIO\[17\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently enabled " "Pin GPIO\[18\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently enabled " "Pin GPIO\[19\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently enabled " "Pin GPIO\[20\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently enabled " "Pin GPIO\[21\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently enabled " "Pin GPIO\[22\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently enabled " "Pin GPIO\[23\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently enabled " "Pin GPIO\[24\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently enabled " "Pin GPIO\[25\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently enabled " "Pin GPIO\[26\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently enabled " "Pin GPIO\[27\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently enabled " "Pin GPIO\[28\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently enabled " "Pin GPIO\[29\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently enabled " "Pin GPIO\[30\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently enabled " "Pin GPIO\[31\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently enabled " "Pin GPIO\[32\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently enabled " "Pin GPIO\[33\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently enabled " "Pin GPIO\[34\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently enabled " "Pin GPIO\[35\] has a permanently enabled output enable" {  } { { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vagrant/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "MIPS_Default.v" "" { Text "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601537054102 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1601537054102 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.fit.smsg " "Generated suppressed messages file /home/vagrant/cs-exp2/cpu/default/mips_de10-lite/MIPS_Default.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1601537054407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1717 " "Peak virtual memory: 1717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601537055265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  1 16:24:15 2020 " "Processing ended: Thu Oct  1 16:24:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601537055265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601537055265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601537055265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1601537055265 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1601537056054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601537056055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  1 16:24:15 2020 " "Processing started: Thu Oct  1 16:24:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601537056055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1601537056055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS_Default -c MIPS_Default " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS_Default -c MIPS_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1601537056055 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1601537057757 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1601537057811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "865 " "Peak virtual memory: 865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601537058628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  1 16:24:18 2020 " "Processing ended: Thu Oct  1 16:24:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601537058628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601537058628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601537058628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1601537058628 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1601537059289 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1601537059865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601537059866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  1 16:24:19 2020 " "Processing started: Thu Oct  1 16:24:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601537059866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1601537059866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS_Default -c MIPS_Default " "Command: quartus_sta MIPS_Default -c MIPS_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1601537059866 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1601537059905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1601537060122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601537060158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601537060158 ""}
{ "Info" "ISTA_SDC_FOUND" "MIPS_Default.sdc " "Reading SDC File: 'MIPS_Default.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1601537060616 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1601537060639 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601537060639 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1601537060639 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:u9\|clock_reg " "Node: cpu:u9\|clock_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:u9\|pc:pca\|pc_reg\[2\] cpu:u9\|clock_reg " "Register cpu:u9\|pc:pca\|pc_reg\[2\] is being clocked by cpu:u9\|clock_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601537060650 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1601537060650 "|MIPS_Default|cpu:u9|clock_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:u9\|bunsyuu_reg\[3\] " "Node: cpu:u9\|bunsyuu_reg\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\|altsyncram_klv:auto_generated\|q_a\[0\] cpu:u9\|bunsyuu_reg\[3\] " "Register cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\|altsyncram_klv:auto_generated\|q_a\[0\] is being clocked by cpu:u9\|bunsyuu_reg\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601537060650 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1601537060650 "|MIPS_Default|cpu:u9|bunsyuu_reg[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEYBOARD_DEC:u6\|keyboard_clk_filt " "Node: KEYBOARD_DEC:u6\|keyboard_clk_filt was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KEYBOARD_DEC:u6\|cnter\[0\] KEYBOARD_DEC:u6\|keyboard_clk_filt " "Register KEYBOARD_DEC:u6\|cnter\[0\] is being clocked by KEYBOARD_DEC:u6\|keyboard_clk_filt" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601537060650 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1601537060650 "|MIPS_Default|KEYBOARD_DEC:u6|keyboard_clk_filt"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:u9\|bunsyuu_reg\[4\] " "Node: cpu:u9\|bunsyuu_reg\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:u9\|ram8x2048:ram8x2048a\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[1\] cpu:u9\|bunsyuu_reg\[4\] " "Register cpu:u9\|ram8x2048:ram8x2048a\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[1\] is being clocked by cpu:u9\|bunsyuu_reg\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601537060650 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1601537060650 "|MIPS_Default|cpu:u9|bunsyuu_reg[4]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601537060659 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1601537060661 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1601537060697 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1601537060712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.325 " "Worst-case setup slack is 4.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537060718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537060718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.325               0.000 CLOCK3_50  " "    4.325               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537060718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.985               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.985               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537060718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601537060718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537060728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537060728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 CLOCK3_50  " "    0.324               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537060728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.371               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537060728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601537060728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.183 " "Worst-case recovery slack is 17.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537060730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537060730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.183               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.183               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537060730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601537060730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.844 " "Worst-case removal slack is 1.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537060732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537060732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.844               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.844               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537060732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601537060732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.449 " "Worst-case minimum pulse width slack is 9.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537060733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537060733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.449               0.000 CLOCK3_50  " "    9.449               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537060733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.775               0.000 CLOCK2_50  " "    9.775               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537060733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537060733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.657               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.657               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537060733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601537060733 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601537060765 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601537060765 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601537060765 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601537060765 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.723 ns " "Worst Case Available Settling Time: 38.723 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601537060765 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601537060765 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601537060765 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1601537060767 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1601537060795 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1601537060795 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1601537063782 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:u9\|clock_reg " "Node: cpu:u9\|clock_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:u9\|pc:pca\|pc_reg\[2\] cpu:u9\|clock_reg " "Register cpu:u9\|pc:pca\|pc_reg\[2\] is being clocked by cpu:u9\|clock_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601537063968 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1601537063968 "|MIPS_Default|cpu:u9|clock_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:u9\|bunsyuu_reg\[3\] " "Node: cpu:u9\|bunsyuu_reg\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\|altsyncram_klv:auto_generated\|q_a\[0\] cpu:u9\|bunsyuu_reg\[3\] " "Register cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\|altsyncram_klv:auto_generated\|q_a\[0\] is being clocked by cpu:u9\|bunsyuu_reg\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601537063968 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1601537063968 "|MIPS_Default|cpu:u9|bunsyuu_reg[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEYBOARD_DEC:u6\|keyboard_clk_filt " "Node: KEYBOARD_DEC:u6\|keyboard_clk_filt was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KEYBOARD_DEC:u6\|cnter\[0\] KEYBOARD_DEC:u6\|keyboard_clk_filt " "Register KEYBOARD_DEC:u6\|cnter\[0\] is being clocked by KEYBOARD_DEC:u6\|keyboard_clk_filt" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601537063968 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1601537063968 "|MIPS_Default|KEYBOARD_DEC:u6|keyboard_clk_filt"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:u9\|bunsyuu_reg\[4\] " "Node: cpu:u9\|bunsyuu_reg\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:u9\|ram8x2048:ram8x2048a\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[1\] cpu:u9\|bunsyuu_reg\[4\] " "Register cpu:u9\|ram8x2048:ram8x2048a\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[1\] is being clocked by cpu:u9\|bunsyuu_reg\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601537063968 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1601537063968 "|MIPS_Default|cpu:u9|bunsyuu_reg[4]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601537063970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.830 " "Worst-case setup slack is 4.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537063986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537063986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.830               0.000 CLOCK3_50  " "    4.830               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537063986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.792               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.792               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537063986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601537063986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537063992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537063992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 CLOCK3_50  " "    0.294               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537063992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.316               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537063992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601537063992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.530 " "Worst-case recovery slack is 17.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537063994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537063994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.530               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.530               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537063994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601537063994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.539 " "Worst-case removal slack is 1.539" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537063995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537063995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.539               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.539               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537063995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601537063995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.455 " "Worst-case minimum pulse width slack is 9.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537063997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537063997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.455               0.000 CLOCK3_50  " "    9.455               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537063997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.783               0.000 CLOCK2_50  " "    9.783               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537063997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537063997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.676               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.676               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537063997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601537063997 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601537064021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601537064021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601537064021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601537064021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.793 ns " "Worst Case Available Settling Time: 38.793 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601537064021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601537064021 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601537064021 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1601537064024 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:u9\|clock_reg " "Node: cpu:u9\|clock_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:u9\|pc:pca\|pc_reg\[2\] cpu:u9\|clock_reg " "Register cpu:u9\|pc:pca\|pc_reg\[2\] is being clocked by cpu:u9\|clock_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601537064208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1601537064208 "|MIPS_Default|cpu:u9|clock_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:u9\|bunsyuu_reg\[3\] " "Node: cpu:u9\|bunsyuu_reg\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\|altsyncram_klv:auto_generated\|q_a\[0\] cpu:u9\|bunsyuu_reg\[3\] " "Register cpu:u9\|rom8x1024:rom8x1024a\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\|altsyncram_klv:auto_generated\|q_a\[0\] is being clocked by cpu:u9\|bunsyuu_reg\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601537064208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1601537064208 "|MIPS_Default|cpu:u9|bunsyuu_reg[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEYBOARD_DEC:u6\|keyboard_clk_filt " "Node: KEYBOARD_DEC:u6\|keyboard_clk_filt was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KEYBOARD_DEC:u6\|cnter\[0\] KEYBOARD_DEC:u6\|keyboard_clk_filt " "Register KEYBOARD_DEC:u6\|cnter\[0\] is being clocked by KEYBOARD_DEC:u6\|keyboard_clk_filt" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601537064208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1601537064208 "|MIPS_Default|KEYBOARD_DEC:u6|keyboard_clk_filt"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:u9\|bunsyuu_reg\[4\] " "Node: cpu:u9\|bunsyuu_reg\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:u9\|ram8x2048:ram8x2048a\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[1\] cpu:u9\|bunsyuu_reg\[4\] " "Register cpu:u9\|ram8x2048:ram8x2048a\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|q_a\[1\] is being clocked by cpu:u9\|bunsyuu_reg\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601537064208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1601537064208 "|MIPS_Default|cpu:u9|bunsyuu_reg[4]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601537064210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.808 " "Worst-case setup slack is 6.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537064217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537064217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.808               0.000 CLOCK3_50  " "    6.808               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537064217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.124               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.124               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537064217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601537064217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537064222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537064222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 CLOCK3_50  " "    0.147               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537064222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537064222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601537064222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.612 " "Worst-case recovery slack is 18.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537064224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537064224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.612               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   18.612               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537064224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601537064224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.755 " "Worst-case removal slack is 0.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537064226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537064226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.755               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.755               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537064226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601537064226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.202 " "Worst-case minimum pulse width slack is 9.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537064227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537064227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.202               0.000 CLOCK3_50  " "    9.202               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537064227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.530               0.000 CLOCK2_50  " "    9.530               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537064227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537064227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.724               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.724               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601537064227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601537064227 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601537064250 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601537064250 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601537064250 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601537064250 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.348 ns " "Worst Case Available Settling Time: 39.348 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601537064250 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601537064250 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601537064250 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1601537065199 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1601537065202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "949 " "Peak virtual memory: 949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601537065262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  1 16:24:25 2020 " "Processing ended: Thu Oct  1 16:24:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601537065262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601537065262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601537065262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1601537065262 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1601537065953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601537065954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  1 16:24:25 2020 " "Processing started: Thu Oct  1 16:24:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601537065954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1601537065954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPS_Default -c MIPS_Default " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPS_Default -c MIPS_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1601537065954 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_Default.vo /home/vagrant/cs-exp2/cpu/default/mips_de10-lite/simulation/modelsim/ simulation " "Generated file MIPS_Default.vo in folder \"/home/vagrant/cs-exp2/cpu/default/mips_de10-lite/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1601537066835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1130 " "Peak virtual memory: 1130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601537066895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  1 16:24:26 2020 " "Processing ended: Thu Oct  1 16:24:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601537066895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601537066895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601537066895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1601537066895 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 292 s " "Quartus Prime Full Compilation was successful. 0 errors, 292 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1601537067016 ""}
