// Seed: 3821655067
module module_0 (
    input uwire id_0
    , id_9,
    input wor id_1
    , id_10,
    input tri1 id_2,
    input wand id_3,
    input wor id_4,
    output supply0 id_5,
    input wor id_6,
    input wor id_7
);
  always begin : LABEL_0
    `define pp_11 0
    id_9  <= -1;
    id_10 <= id_7;
  end
  wire id_12;
  ;
endmodule
module module_1 (
    input tri id_0
    , id_9,
    output tri id_1#(
        .id_10(1),
        .id_11(1),
        .id_12(1),
        .id_13(1),
        .id_14(1),
        .id_15(1),
        .id_16((1))
    ),
    input supply1 id_2,
    output tri0 id_3,
    input wor id_4,
    output tri1 id_5,
    input supply1 id_6,
    output supply0 id_7
);
  logic [-1 : 1] id_17;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_2,
      id_4,
      id_2,
      id_3,
      id_0,
      id_2
  );
endmodule
