<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>PUF_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="PUF_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">6</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.ADDR_WIDTH">5</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.NUM_READ_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.NUM_WRITE_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.CLK_DOMAIN">tima_ro_puf_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>PUF_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PUF_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PUF_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>PUF_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PUF_AXI_CLK.ASSOCIATED_BUSIF">PUF_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PUF_AXI_CLK.ASSOCIATED_RESET">puf_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI_CLK.CLK_DOMAIN">tima_ro_puf_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PUF_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>PUF_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>PUF_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.PUF_AXI.PUF_AXI_REG.OFFSET_BASE_PARAM">C_PUF_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.PUF_AXI.PUF_AXI_REG.OFFSET_HIGH_PARAM">C_PUF_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Tima_Ro_Puf_AXI4L_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Sep 19 09:08:11 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e0ede3c4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e0ede3c4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Sep 19 09:08:11 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e0ede3c4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Tima_Ro_Puf_AXI4L_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Sep 19 09:08:11 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4755655b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Sep 19 09:08:11 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4755655b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Sep 19 09:10:56 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e0ede3c4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>puf_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_PUF_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_PUF_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_PUF_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_PUF_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_PUF_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_PUF_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C PUF AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_PUF_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_PUF_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C PUF AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_PUF_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>num_inverters</spirit:name>
        <spirit:displayName>Num Inverters</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.num_inverters">7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>abs_pos</spirit:name>
        <spirit:displayName>Abs Pos</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.abs_pos">X0Y150</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>offset_pos</spirit:name>
        <spirit:displayName>Offset Pos</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.offset_pos">20</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_7c140423</spirit:name>
      <spirit:enumeration>3</spirit:enumeration>
      <spirit:enumeration>5</spirit:enumeration>
      <spirit:enumeration>7</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/ee78/src/RO_selection.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ee78/src/ROs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ee78/hdl/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../PUFs/tima_ro_puf/tima_ro_puf.srcs/sources_1/imports/new/ro_puf_7inverters_new.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../PUFs/tima_ro_puf/tima_ro_puf.srcs/sources_1/new/top_tima_ro_puf.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ee78/hdl/Tima_Ro_Puf_AXI4L_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/ee78/src/RO_selection.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ee78/src/ROs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ee78/hdl/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../PUFs/tima_ro_puf/tima_ro_puf.srcs/sources_1/imports/new/ro_puf_7inverters_new.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../PUFs/tima_ro_puf/tima_ro_puf.srcs/sources_1/new/top_tima_ro_puf.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ee78/hdl/Tima_Ro_Puf_AXI4L_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Ro PUF developed by TIMA lab &amp; Daniele Lombardi</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_PUF_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C PUF AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_PUF_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_PUF_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_PUF_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C PUF AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_PUF_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_PUF_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_PUF_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C PUF AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_PUF_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_PUF_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_PUF_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C PUF AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_PUF_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_PUF_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>num_inverters</spirit:name>
      <spirit:displayName>Num Inverters</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.num_inverters" spirit:choiceRef="choice_list_7c140423">7</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>abs_pos</spirit:name>
      <spirit:displayName>Absolute BLock 1 Position</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.abs_pos">X0Y150</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>offset_pos</spirit:name>
      <spirit:displayName>Offset Position RO block</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.offset_pos" spirit:minimum="10" spirit:maximum="120" spirit:rangeType="long">20</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>Tima_Ro_Puf_AXI4L_v1.0</xilinx:displayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@302ce702_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f15295_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac7fbb5_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@87ec9cd_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec5dbf9_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea1ce89_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18390c8c_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2841ddf1_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60747048_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404715ea_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4250c8c2_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@749c9309_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487995a0_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773cdd5e_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7629e49c_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1512e511_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d839d3_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ffd5c7_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e95cbb_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b23e5f8_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5294bf1c_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4272adcb_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59d16db3_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc0aaf7_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a74da17_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53251a1f_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e3c21a0_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4c93ac_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cf1e9e6_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a5a8bd_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ad78379_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa2ee52_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db23cfe_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1606eb9b_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db1fdc_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0c5045_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26667780_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6045c1_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c028b1_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e9a201_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc85d_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eda9a36_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724fbc30_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56226170_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@567d760c_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51bd0112_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bdbb65d_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ef621f_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed8f0a4_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@399e84c6_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78344ce3_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e04083_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b45f533_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@198addd_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b8a67e_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd88d28_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c483d3_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d737cd_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14990e8c_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2d9fad_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1325bbeb_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@577ecfbf_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4377c727_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f7edab_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38e4d15f_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1599f1d6_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59117c3d_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b5c188c_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc42f17_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db919c8_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@689a0360_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9bdefb_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e310b87_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334a1f0c_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3119f7b4_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff395f9_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e93861_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f28c96_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd70146_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b4c494_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7c4ff0_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1064ce67_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35108999_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548268a2_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e94575e_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c32febc_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f1f4cdf_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1922620e_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@676dc2f8_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1314b5_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26156ec2_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46a8c5ee_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ddf6d9_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@103f0084_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae7ad37_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba37e96_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dee7bce_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1974736d_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a79d4c_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cbab10b_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d52f3f_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3213a627_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20396ae6_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@627e5a45_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263eaf50_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249eda91_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45bf1479_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21fa7754_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b1a6ea_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30f8eca5_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d89d74_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c9a7cf7_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c708345_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ae5fac_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e426f2c_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab83bb3_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54179e31_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52463b58_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594490b_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b2084d0_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8cda62_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d6dc3c5_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e293607_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee0c7be_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c818c5c_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae2caed_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3edea1_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c95f62f_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e80e540_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ef029e_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d7ae9_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d37159_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d4cd15_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f7ce54_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7a9af6_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797006f4_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf4ee8f_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ac65f_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ed6817_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24bb3ced_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6f330c_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e58ab50_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ff5112_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34faab3_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d22bdcd_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5315c821_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2860046c_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@695d9d67_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d2cda65_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57fc7314_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20fc99ca_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31022508_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db044f3_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.abs_pos" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="87db566b"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="fa2ba462"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="650e0dab"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="448e90b7"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="720fce50"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c3a1c4e9"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
