
build/HalNeoPixel.elf:     file format elf32-littlearm

Contents of the .debug_macro section:

  Offset:                      0x0
  Version:                     4
  Offset size:                 4
  Offset into .debug_line:     0x0

 DW_MACRO_GNU_transparent_include - offset : 0x1b2
 DW_MACRO_GNU_start_file - lineno: 0 filenum: 1 filename: Src/main.c
 DW_MACRO_GNU_start_file - lineno: 22 filenum: 16 filename: Inc/main.h
 DW_MACRO_GNU_define_indirect - lineno : 24 macro : __MAIN_H 
 DW_MACRO_GNU_start_file - lineno: 31 filenum: 13 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_H 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 18 filename: Inc/stm32f1xx_hal_conf.h
 DW_MACRO_GNU_transparent_include - offset : 0xa62
 DW_MACRO_GNU_start_file - lineno: 237 filenum: 8 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : __STM32F1xx_HAL_RCC_H 
 DW_MACRO_GNU_start_file - lineno: 29 filenum: 7 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_DEF 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 19 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h
 DW_MACRO_GNU_transparent_include - offset : 0xc7d
 DW_MACRO_GNU_start_file - lineno: 131 filenum: 6 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h
 DW_MACRO_GNU_transparent_include - offset : 0xcab
 DW_MACRO_GNU_start_file - lineno: 132 filenum: 4 filename: Drivers/CMSIS/Include/core_cm3.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __CORE_CM3_H_GENERIC 
 DW_MACRO_GNU_start_file - lineno: 34 filenum: 20 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stdint.h
 DW_MACRO_GNU_start_file - lineno: 9 filenum: 21 filename: /usr/include/newlib/stdint.h
 DW_MACRO_GNU_define_indirect - lineno : 10 macro : _STDINT_H 
 DW_MACRO_GNU_start_file - lineno: 12 filenum: 2 filename: /usr/include/newlib/machine/_default_types.h
 DW_MACRO_GNU_define_indirect - lineno : 6 macro : _MACHINE__DEFAULT_TYPES_H 
 DW_MACRO_GNU_start_file - lineno: 8 filenum: 22 filename: /usr/include/newlib/sys/features.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : _SYS_FEATURES_H 
 DW_MACRO_GNU_start_file - lineno: 28 filenum: 23 filename: /usr/include/newlib/_newlib_version.h
 DW_MACRO_GNU_transparent_include - offset : 0xccd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xcef
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xd76
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 13 filenum: 24 filename: /usr/include/newlib/sys/_intsup.h
 DW_MACRO_GNU_transparent_include - offset : 0xdba
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 14 filenum: 3 filename: /usr/include/newlib/sys/_stdint.h
 DW_MACRO_GNU_transparent_include - offset : 0xeb7
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xf15
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 13 macro : _GCC_WRAP_STDINT_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 63 filenum: 25 filename: Drivers/CMSIS/Include/cmsis_version.h
 DW_MACRO_GNU_transparent_include - offset : 0x10f4
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1110
 DW_MACRO_GNU_start_file - lineno: 115 filenum: 26 filename: Drivers/CMSIS/Include/cmsis_compiler.h
 DW_MACRO_GNU_define_indirect - lineno : 26 macro : __CMSIS_COMPILER_H 
 DW_MACRO_GNU_start_file - lineno: 48 filenum: 27 filename: Drivers/CMSIS/Include/cmsis_gcc.h
 DW_MACRO_GNU_transparent_include - offset : 0x1132
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x11f5
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 133 filenum: 5 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __SYSTEM_STM32F10X_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1f18
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xffaf
 DW_MACRO_GNU_start_file - lineno: 200 filenum: 13 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 31 filenum: 28 filename: Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
 DW_MACRO_GNU_transparent_include - offset : 0xfff2
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 32 filenum: 29 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h
 DW_MACRO_GNU_transparent_include - offset : 0x1345a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x135ce
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1362a
 DW_MACRO_GNU_start_file - lineno: 1144 filenum: 9 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x13be8
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x13e71
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 241 filenum: 10 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h
 DW_MACRO_GNU_transparent_include - offset : 0x1403c
 DW_MACRO_GNU_start_file - lineno: 213 filenum: 30 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x14150
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x14302
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 245 filenum: 31 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h
 DW_MACRO_GNU_transparent_include - offset : 0x14329
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 249 filenum: 11 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h
 DW_MACRO_GNU_transparent_include - offset : 0x1445f
 DW_MACRO_GNU_start_file - lineno: 356 filenum: 32 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1461b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1464f
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 269 filenum: 14 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1468b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 285 filenum: 33 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h
 DW_MACRO_GNU_transparent_include - offset : 0x146e2
 DW_MACRO_GNU_start_file - lineno: 248 filenum: 34 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1476a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 309 filenum: 35 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
 DW_MACRO_GNU_transparent_include - offset : 0x149ab
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 333 filenum: 12 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h
 DW_MACRO_GNU_transparent_include - offset : 0x14aec
 DW_MACRO_GNU_start_file - lineno: 1851 filenum: 15 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : STM32F1xx_HAL_TIM_EX_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 382 macro : assert_param(expr) ((void)0U)
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x153bd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x15440
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 26 filenum: 17 filename: Inc/sk6812.h
 DW_MACRO_GNU_define_indirect - lineno : 2 macro : _LED_DRIVER_SK6812 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file

  Offset:                      0x1b2
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __STDC__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __STDC_VERSION__ 201112L
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __STDC_UTF_16__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __STDC_UTF_32__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __STDC_HOSTED__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GNUC__ 6
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GNUC_MINOR__ 3
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GNUC_PATCHLEVEL__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __VERSION__ "6.3.1 20170620"
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ATOMIC_RELAXED 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ATOMIC_SEQ_CST 5
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ATOMIC_ACQUIRE 2
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ATOMIC_RELEASE 3
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ATOMIC_ACQ_REL 4
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ATOMIC_CONSUME 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __OPTIMIZE__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FINITE_MATH_ONLY__ 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SIZEOF_INT__ 4
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SIZEOF_LONG__ 4
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SIZEOF_LONG_LONG__ 8
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SIZEOF_SHORT__ 2
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SIZEOF_FLOAT__ 4
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SIZEOF_DOUBLE__ 8
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SIZEOF_LONG_DOUBLE__ 8
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SIZEOF_SIZE_T__ 4
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __CHAR_BIT__ 8
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __BIGGEST_ALIGNMENT__ 8
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ORDER_LITTLE_ENDIAN__ 1234
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ORDER_BIG_ENDIAN__ 4321
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ORDER_PDP_ENDIAN__ 3412
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SIZEOF_POINTER__ 4
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SIZE_TYPE__ unsigned int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __PTRDIFF_TYPE__ int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __WCHAR_TYPE__ unsigned int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __WINT_TYPE__ unsigned int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INTMAX_TYPE__ long long int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINTMAX_TYPE__ long long unsigned int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __CHAR16_TYPE__ short unsigned int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __CHAR32_TYPE__ long unsigned int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SIG_ATOMIC_TYPE__ int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT8_TYPE__ signed char
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT16_TYPE__ short int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT32_TYPE__ long int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT64_TYPE__ long long int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT8_TYPE__ unsigned char
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT16_TYPE__ short unsigned int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT32_TYPE__ long unsigned int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT64_TYPE__ long long unsigned int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT_LEAST8_TYPE__ signed char
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT_LEAST16_TYPE__ short int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT_LEAST32_TYPE__ long int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT_LEAST64_TYPE__ long long int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT_LEAST8_TYPE__ unsigned char
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT_LEAST16_TYPE__ short unsigned int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT_LEAST32_TYPE__ long unsigned int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT_LEAST64_TYPE__ long long unsigned int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT_FAST8_TYPE__ int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT_FAST16_TYPE__ int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT_FAST32_TYPE__ int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT_FAST64_TYPE__ long long int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT_FAST8_TYPE__ unsigned int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT_FAST16_TYPE__ unsigned int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT_FAST32_TYPE__ unsigned int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT_FAST64_TYPE__ long long unsigned int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INTPTR_TYPE__ int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINTPTR_TYPE__ unsigned int
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __has_include(STR) __has_include__(STR)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __has_include_next(STR) __has_include_next__(STR)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GXX_ABI_VERSION 1010
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SCHAR_MAX__ 0x7f
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SHRT_MAX__ 0x7fff
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT_MAX__ 0x7fffffff
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LONG_MAX__ 0x7fffffffL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LONG_LONG_MAX__ 0x7fffffffffffffffLL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __WCHAR_MAX__ 0xffffffffU
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __WCHAR_MIN__ 0U
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __WINT_MAX__ 0xffffffffU
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __WINT_MIN__ 0U
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __PTRDIFF_MAX__ 0x7fffffff
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SIZE_MAX__ 0xffffffffU
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INTMAX_MAX__ 0x7fffffffffffffffLL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INTMAX_C(c) c ## LL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINTMAX_MAX__ 0xffffffffffffffffULL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINTMAX_C(c) c ## ULL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SIG_ATOMIC_MAX__ 0x7fffffff
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT8_MAX__ 0x7f
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT16_MAX__ 0x7fff
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT32_MAX__ 0x7fffffffL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT64_MAX__ 0x7fffffffffffffffLL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT8_MAX__ 0xff
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT16_MAX__ 0xffff
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT32_MAX__ 0xffffffffUL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT64_MAX__ 0xffffffffffffffffULL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT_LEAST8_MAX__ 0x7f
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT8_C(c) c
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT_LEAST16_MAX__ 0x7fff
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT16_C(c) c
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT_LEAST32_MAX__ 0x7fffffffL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT32_C(c) c ## L
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT_LEAST64_MAX__ 0x7fffffffffffffffLL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT64_C(c) c ## LL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT_LEAST8_MAX__ 0xff
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT8_C(c) c
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT_LEAST16_MAX__ 0xffff
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT16_C(c) c
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT_LEAST32_MAX__ 0xffffffffUL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT32_C(c) c ## UL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT_LEAST64_MAX__ 0xffffffffffffffffULL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT64_C(c) c ## ULL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT_FAST8_MAX__ 0x7fffffff
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT_FAST16_MAX__ 0x7fffffff
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT_FAST32_MAX__ 0x7fffffff
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INT_FAST64_MAX__ 0x7fffffffffffffffLL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT_FAST8_MAX__ 0xffffffffU
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT_FAST16_MAX__ 0xffffffffU
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT_FAST32_MAX__ 0xffffffffU
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINT_FAST64_MAX__ 0xffffffffffffffffULL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __INTPTR_MAX__ 0x7fffffff
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UINTPTR_MAX__ 0xffffffffU
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GCC_IEC_559 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GCC_IEC_559_COMPLEX 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FLT_EVAL_METHOD__ 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC_EVAL_METHOD__ 2
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FLT_RADIX__ 2
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FLT_MANT_DIG__ 24
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FLT_DIG__ 6
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FLT_MIN_EXP__ (-125)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FLT_MIN_10_EXP__ (-37)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FLT_MAX_EXP__ 128
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FLT_MAX_10_EXP__ 38
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FLT_DECIMAL_DIG__ 9
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FLT_MAX__ 3.4028234663852886e+38F
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FLT_MIN__ 1.1754943508222875e-38F
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FLT_EPSILON__ 1.1920928955078125e-7F
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FLT_DENORM_MIN__ 1.4012984643248171e-45F
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FLT_HAS_DENORM__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FLT_HAS_INFINITY__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FLT_HAS_QUIET_NAN__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DBL_MANT_DIG__ 53
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DBL_DIG__ 15
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DBL_MIN_EXP__ (-1021)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DBL_MIN_10_EXP__ (-307)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DBL_MAX_EXP__ 1024
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DBL_MAX_10_EXP__ 308
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DBL_DECIMAL_DIG__ 17
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DBL_MAX__ ((double)1.7976931348623157e+308L)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DBL_MIN__ ((double)2.2250738585072014e-308L)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DBL_EPSILON__ ((double)2.2204460492503131e-16L)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DBL_HAS_DENORM__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DBL_HAS_INFINITY__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DBL_HAS_QUIET_NAN__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LDBL_MANT_DIG__ 53
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LDBL_DIG__ 15
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LDBL_MIN_EXP__ (-1021)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LDBL_MIN_10_EXP__ (-307)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LDBL_MAX_EXP__ 1024
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LDBL_MAX_10_EXP__ 308
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DECIMAL_DIG__ 17
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LDBL_MAX__ 1.7976931348623157e+308L
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LDBL_MIN__ 2.2250738585072014e-308L
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LDBL_EPSILON__ 2.2204460492503131e-16L
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LDBL_DENORM_MIN__ 4.9406564584124654e-324L
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LDBL_HAS_DENORM__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LDBL_HAS_INFINITY__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LDBL_HAS_QUIET_NAN__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC32_MANT_DIG__ 7
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC32_MIN_EXP__ (-94)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC32_MAX_EXP__ 97
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC32_MIN__ 1E-95DF
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC32_MAX__ 9.999999E96DF
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC32_EPSILON__ 1E-6DF
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC32_SUBNORMAL_MIN__ 0.000001E-95DF
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC64_MANT_DIG__ 16
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC64_MIN_EXP__ (-382)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC64_MAX_EXP__ 385
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC64_MIN__ 1E-383DD
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC64_MAX__ 9.999999999999999E384DD
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC64_EPSILON__ 1E-15DD
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC64_SUBNORMAL_MIN__ 0.000000000000001E-383DD
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC128_MANT_DIG__ 34
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC128_MIN_EXP__ (-6142)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC128_MAX_EXP__ 6145
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC128_MIN__ 1E-6143DL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC128_MAX__ 9.999999999999999999999999999999999E6144DL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC128_EPSILON__ 1E-33DL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DEC128_SUBNORMAL_MIN__ 0.000000000000000000000000000000001E-6143DL
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SFRACT_FBIT__ 7
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SFRACT_IBIT__ 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SFRACT_MIN__ (-0.5HR-0.5HR)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SFRACT_MAX__ 0X7FP-7HR
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SFRACT_EPSILON__ 0x1P-7HR
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __USFRACT_FBIT__ 8
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __USFRACT_IBIT__ 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __USFRACT_MIN__ 0.0UHR
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __USFRACT_MAX__ 0XFFP-8UHR
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __USFRACT_EPSILON__ 0x1P-8UHR
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FRACT_FBIT__ 15
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FRACT_IBIT__ 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FRACT_MIN__ (-0.5R-0.5R)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FRACT_MAX__ 0X7FFFP-15R
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __FRACT_EPSILON__ 0x1P-15R
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UFRACT_FBIT__ 16
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UFRACT_IBIT__ 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UFRACT_MIN__ 0.0UR
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UFRACT_MAX__ 0XFFFFP-16UR
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UFRACT_EPSILON__ 0x1P-16UR
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LFRACT_FBIT__ 31
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LFRACT_IBIT__ 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LFRACT_MIN__ (-0.5LR-0.5LR)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LFRACT_MAX__ 0X7FFFFFFFP-31LR
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LFRACT_EPSILON__ 0x1P-31LR
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ULFRACT_FBIT__ 32
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ULFRACT_IBIT__ 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ULFRACT_MIN__ 0.0ULR
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ULFRACT_MAX__ 0XFFFFFFFFP-32ULR
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ULFRACT_EPSILON__ 0x1P-32ULR
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LLFRACT_FBIT__ 63
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LLFRACT_IBIT__ 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LLFRACT_MIN__ (-0.5LLR-0.5LLR)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LLFRACT_EPSILON__ 0x1P-63LLR
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ULLFRACT_FBIT__ 64
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ULLFRACT_IBIT__ 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ULLFRACT_MIN__ 0.0ULLR
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ULLFRACT_EPSILON__ 0x1P-64ULLR
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SACCUM_FBIT__ 7
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SACCUM_IBIT__ 8
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SACCUM_MIN__ (-0X1P7HK-0X1P7HK)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SACCUM_MAX__ 0X7FFFP-7HK
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SACCUM_EPSILON__ 0x1P-7HK
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __USACCUM_FBIT__ 8
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __USACCUM_IBIT__ 8
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __USACCUM_MIN__ 0.0UHK
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __USACCUM_MAX__ 0XFFFFP-8UHK
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __USACCUM_EPSILON__ 0x1P-8UHK
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ACCUM_FBIT__ 15
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ACCUM_IBIT__ 16
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ACCUM_MIN__ (-0X1P15K-0X1P15K)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ACCUM_MAX__ 0X7FFFFFFFP-15K
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ACCUM_EPSILON__ 0x1P-15K
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UACCUM_FBIT__ 16
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UACCUM_IBIT__ 16
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UACCUM_MIN__ 0.0UK
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UACCUM_MAX__ 0XFFFFFFFFP-16UK
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UACCUM_EPSILON__ 0x1P-16UK
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LACCUM_FBIT__ 31
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LACCUM_IBIT__ 32
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LACCUM_MIN__ (-0X1P31LK-0X1P31LK)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LACCUM_EPSILON__ 0x1P-31LK
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ULACCUM_FBIT__ 32
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ULACCUM_IBIT__ 32
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ULACCUM_MIN__ 0.0ULK
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ULACCUM_EPSILON__ 0x1P-32ULK
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LLACCUM_FBIT__ 31
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LLACCUM_IBIT__ 32
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __LLACCUM_EPSILON__ 0x1P-31LLK
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ULLACCUM_FBIT__ 32
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ULLACCUM_IBIT__ 32
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ULLACCUM_MIN__ 0.0ULLK
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ULLACCUM_EPSILON__ 0x1P-32ULLK
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __QQ_FBIT__ 7
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __QQ_IBIT__ 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __HQ_FBIT__ 15
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __HQ_IBIT__ 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SQ_FBIT__ 31
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SQ_IBIT__ 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DQ_FBIT__ 63
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DQ_IBIT__ 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __TQ_FBIT__ 127
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __TQ_IBIT__ 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UQQ_FBIT__ 8
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UQQ_IBIT__ 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UHQ_FBIT__ 16
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UHQ_IBIT__ 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __USQ_FBIT__ 32
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __USQ_IBIT__ 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UDQ_FBIT__ 64
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UDQ_IBIT__ 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UTQ_FBIT__ 128
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UTQ_IBIT__ 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __HA_FBIT__ 7
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __HA_IBIT__ 8
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SA_FBIT__ 15
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SA_IBIT__ 16
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DA_FBIT__ 31
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __DA_IBIT__ 32
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __TA_FBIT__ 63
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __TA_IBIT__ 64
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UHA_FBIT__ 8
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UHA_IBIT__ 8
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __USA_FBIT__ 16
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __USA_IBIT__ 16
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UDA_FBIT__ 32
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UDA_IBIT__ 32
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UTA_FBIT__ 64
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __UTA_IBIT__ 64
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __REGISTER_PREFIX__ 
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __USER_LABEL_PREFIX__ 
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GNUC_STDC_INLINE__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __CHAR_UNSIGNED__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GCC_ATOMIC_BOOL_LOCK_FREE 2
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GCC_ATOMIC_CHAR_LOCK_FREE 2
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GCC_ATOMIC_SHORT_LOCK_FREE 2
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GCC_ATOMIC_INT_LOCK_FREE 2
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GCC_ATOMIC_LONG_LOCK_FREE 2
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GCC_ATOMIC_LLONG_LOCK_FREE 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GCC_ATOMIC_POINTER_LOCK_FREE 2
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GCC_HAVE_DWARF2_CFI_ASM 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __PRAGMA_REDEFINE_EXTNAME 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SIZEOF_WCHAR_T__ 4
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SIZEOF_WINT_T__ 4
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SIZEOF_PTRDIFF_T__ 4
 DW_MACRO_GNU_undef_indirect - lineno : 0 macro : __ARM_FEATURE_DSP
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ARM_FEATURE_QBIT 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ARM_FEATURE_SAT 1
 DW_MACRO_GNU_undef_indirect - lineno : 0 macro : __ARM_FEATURE_CRYPTO
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ARM_FEATURE_UNALIGNED 1
 DW_MACRO_GNU_undef_indirect - lineno : 0 macro : __ARM_FEATURE_QRDMX
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ARM_32BIT_STATE 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ARM_FEATURE_LDREX 7
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ARM_FEATURE_CLZ 1
 DW_MACRO_GNU_undef_indirect - lineno : 0 macro : __ARM_FEATURE_SIMD32
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ARM_SIZEOF_MINIMAL_ENUM 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ARM_SIZEOF_WCHAR_T 4
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ARM_ARCH_PROFILE 77
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __arm__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ARM_ARCH 7
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __APCS_32__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __thumb__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __thumb2__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __THUMBEL__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ARM_ARCH_ISA_THUMB 2
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ARMEL__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __SOFTFP__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __VFP_FP__ 1
 DW_MACRO_GNU_undef_indirect - lineno : 0 macro : __ARM_FP
 DW_MACRO_GNU_undef_indirect - lineno : 0 macro : __ARM_FEATURE_FMA
 DW_MACRO_GNU_undef_indirect - lineno : 0 macro : __ARM_NEON__
 DW_MACRO_GNU_undef_indirect - lineno : 0 macro : __ARM_NEON
 DW_MACRO_GNU_undef_indirect - lineno : 0 macro : __ARM_NEON_FP
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __THUMB_INTERWORK__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ARM_ARCH_7M__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ARM_PCS 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ARM_EABI__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ARM_ARCH_EXT_IDIV__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ARM_FEATURE_IDIV 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ARM_ASM_SYNTAX_UNIFIED__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ARM_FEATURE_COPROC 15
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __GXX_TYPEINFO_EQUALITY_INLINE 0
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __ELF__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : __USES_INITFINI__ 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : USE_HAL_DRIVER 1
 DW_MACRO_GNU_define_indirect - lineno : 0 macro : STM32F103xB 1

  Offset:                      0xa62
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 21 macro : __STM32F1xx_HAL_CONF_H 
 DW_MACRO_GNU_define_indirect - lineno : 35 macro : HAL_MODULE_ENABLED 
 DW_MACRO_GNU_define_indirect - lineno : 44 macro : HAL_DMA_MODULE_ENABLED 
 DW_MACRO_GNU_define_indirect - lineno : 47 macro : HAL_GPIO_MODULE_ENABLED 
 DW_MACRO_GNU_define_indirect - lineno : 66 macro : HAL_TIM_MODULE_ENABLED 
 DW_MACRO_GNU_define_indirect - lineno : 71 macro : HAL_CORTEX_MODULE_ENABLED 
 DW_MACRO_GNU_define_indirect - lineno : 72 macro : HAL_DMA_MODULE_ENABLED 
 DW_MACRO_GNU_define_indirect - lineno : 73 macro : HAL_FLASH_MODULE_ENABLED 
 DW_MACRO_GNU_define_indirect - lineno : 74 macro : HAL_EXTI_MODULE_ENABLED 
 DW_MACRO_GNU_define_indirect - lineno : 75 macro : HAL_GPIO_MODULE_ENABLED 
 DW_MACRO_GNU_define_indirect - lineno : 76 macro : HAL_PWR_MODULE_ENABLED 
 DW_MACRO_GNU_define_indirect - lineno : 77 macro : HAL_RCC_MODULE_ENABLED 
 DW_MACRO_GNU_define_indirect - lineno : 86 macro : HSE_VALUE ((uint32_t)8000000)
 DW_MACRO_GNU_define_indirect - lineno : 90 macro : HSE_STARTUP_TIMEOUT ((uint32_t)100)
 DW_MACRO_GNU_define_indirect - lineno : 99 macro : HSI_VALUE ((uint32_t)8000000)
 DW_MACRO_GNU_define_indirect - lineno : 106 macro : LSI_VALUE 40000U
 DW_MACRO_GNU_define_indirect - lineno : 116 macro : LSE_VALUE ((uint32_t)32768)
 DW_MACRO_GNU_define_indirect - lineno : 120 macro : LSE_STARTUP_TIMEOUT ((uint32_t)5000)
 DW_MACRO_GNU_define_indirect - lineno : 130 macro : VDD_VALUE ((uint32_t)3300)
 DW_MACRO_GNU_define_indirect - lineno : 131 macro : TICK_INT_PRIORITY ((uint32_t)0)
 DW_MACRO_GNU_define_indirect - lineno : 132 macro : USE_RTOS 0
 DW_MACRO_GNU_define_indirect - lineno : 133 macro : PREFETCH_ENABLE 1
 DW_MACRO_GNU_define_indirect - lineno : 135 macro : USE_HAL_ADC_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 136 macro : USE_HAL_CAN_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 137 macro : USE_HAL_CEC_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 138 macro : USE_HAL_DAC_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 139 macro : USE_HAL_ETH_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 140 macro : USE_HAL_HCD_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 141 macro : USE_HAL_I2C_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 142 macro : USE_HAL_I2S_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 143 macro : USE_HAL_MMC_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 144 macro : USE_HAL_NAND_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 145 macro : USE_HAL_NOR_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 146 macro : USE_HAL_PCCARD_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 147 macro : USE_HAL_PCD_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 148 macro : USE_HAL_RTC_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 149 macro : USE_HAL_SD_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 150 macro : USE_HAL_SMARTCARD_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 151 macro : USE_HAL_IRDA_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 152 macro : USE_HAL_SRAM_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 153 macro : USE_HAL_SPI_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 154 macro : USE_HAL_TIM_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 155 macro : USE_HAL_UART_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 156 macro : USE_HAL_USART_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 157 macro : USE_HAL_WWDG_REGISTER_CALLBACKS 0U
 DW_MACRO_GNU_define_indirect - lineno : 171 macro : MAC_ADDR0 2
 DW_MACRO_GNU_define_indirect - lineno : 172 macro : MAC_ADDR1 0
 DW_MACRO_GNU_define_indirect - lineno : 173 macro : MAC_ADDR2 0
 DW_MACRO_GNU_define_indirect - lineno : 174 macro : MAC_ADDR3 0
 DW_MACRO_GNU_define_indirect - lineno : 175 macro : MAC_ADDR4 0
 DW_MACRO_GNU_define_indirect - lineno : 176 macro : MAC_ADDR5 0
 DW_MACRO_GNU_define_indirect - lineno : 179 macro : ETH_RX_BUF_SIZE ETH_MAX_PACKET_SIZE
 DW_MACRO_GNU_define_indirect - lineno : 180 macro : ETH_TX_BUF_SIZE ETH_MAX_PACKET_SIZE
 DW_MACRO_GNU_define_indirect - lineno : 181 macro : ETH_RXBUFNB ((uint32_t)8)
 DW_MACRO_GNU_define_indirect - lineno : 182 macro : ETH_TXBUFNB ((uint32_t)4)
 DW_MACRO_GNU_define_indirect - lineno : 187 macro : DP83848_PHY_ADDRESS 0x01U
 DW_MACRO_GNU_define_indirect - lineno : 189 macro : PHY_RESET_DELAY ((uint32_t)0x000000FF)
 DW_MACRO_GNU_define_indirect - lineno : 191 macro : PHY_CONFIG_DELAY ((uint32_t)0x00000FFF)
 DW_MACRO_GNU_define_indirect - lineno : 193 macro : PHY_READ_TO ((uint32_t)0x0000FFFF)
 DW_MACRO_GNU_define_indirect - lineno : 194 macro : PHY_WRITE_TO ((uint32_t)0x0000FFFF)
 DW_MACRO_GNU_define_indirect - lineno : 198 macro : PHY_BCR ((uint16_t)0x00)
 DW_MACRO_GNU_define_indirect - lineno : 199 macro : PHY_BSR ((uint16_t)0x01)
 DW_MACRO_GNU_define_indirect - lineno : 201 macro : PHY_RESET ((uint16_t)0x8000)
 DW_MACRO_GNU_define_indirect - lineno : 202 macro : PHY_LOOPBACK ((uint16_t)0x4000)
 DW_MACRO_GNU_define_indirect - lineno : 203 macro : PHY_FULLDUPLEX_100M ((uint16_t)0x2100)
 DW_MACRO_GNU_define_indirect - lineno : 204 macro : PHY_HALFDUPLEX_100M ((uint16_t)0x2000)
 DW_MACRO_GNU_define_indirect - lineno : 205 macro : PHY_FULLDUPLEX_10M ((uint16_t)0x0100)
 DW_MACRO_GNU_define_indirect - lineno : 206 macro : PHY_HALFDUPLEX_10M ((uint16_t)0x0000)
 DW_MACRO_GNU_define_indirect - lineno : 207 macro : PHY_AUTONEGOTIATION ((uint16_t)0x1000)
 DW_MACRO_GNU_define_indirect - lineno : 208 macro : PHY_RESTART_AUTONEGOTIATION ((uint16_t)0x0200)
 DW_MACRO_GNU_define_indirect - lineno : 209 macro : PHY_POWERDOWN ((uint16_t)0x0800)
 DW_MACRO_GNU_define_indirect - lineno : 210 macro : PHY_ISOLATE ((uint16_t)0x0400)
 DW_MACRO_GNU_define_indirect - lineno : 212 macro : PHY_AUTONEGO_COMPLETE ((uint16_t)0x0020)
 DW_MACRO_GNU_define_indirect - lineno : 213 macro : PHY_LINKED_STATUS ((uint16_t)0x0004)
 DW_MACRO_GNU_define_indirect - lineno : 214 macro : PHY_JABBER_DETECTION ((uint16_t)0x0002)
 DW_MACRO_GNU_define_indirect - lineno : 217 macro : PHY_SR ((uint16_t)0x10U)
 DW_MACRO_GNU_define_indirect - lineno : 219 macro : PHY_SPEED_STATUS ((uint16_t)0x0002U)
 DW_MACRO_GNU_define_indirect - lineno : 220 macro : PHY_DUPLEX_STATUS ((uint16_t)0x0004U)
 DW_MACRO_GNU_define_indirect - lineno : 229 macro : USE_SPI_CRC 0U

  Offset:                      0xc7d
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 39 macro : __STM32F1XX_H 
 DW_MACRO_GNU_define_indirect - lineno : 53 macro : STM32F1 
 DW_MACRO_GNU_define_indirect - lineno : 95 macro : __STM32F1_CMSIS_VERSION_MAIN (0x04)
 DW_MACRO_GNU_define_indirect - lineno : 96 macro : __STM32F1_CMSIS_VERSION_SUB1 (0x03)
 DW_MACRO_GNU_define_indirect - lineno : 97 macro : __STM32F1_CMSIS_VERSION_SUB2 (0x02)
 DW_MACRO_GNU_define_indirect - lineno : 98 macro : __STM32F1_CMSIS_VERSION_RC (0x00)
 DW_MACRO_GNU_define_indirect - lineno : 99 macro : __STM32F1_CMSIS_VERSION ((__STM32F1_CMSIS_VERSION_MAIN << 24) |(__STM32F1_CMSIS_VERSION_SUB1 << 16) |(__STM32F1_CMSIS_VERSION_SUB2 << 8 ) |(__STM32F1_CMSIS_VERSION_RC))

  Offset:                      0xcab
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 38 macro : __STM32F103xB_H 
 DW_MACRO_GNU_define_indirect - lineno : 50 macro : __CM3_REV 0x0200U
 DW_MACRO_GNU_define_indirect - lineno : 51 macro : __MPU_PRESENT 0U
 DW_MACRO_GNU_define_indirect - lineno : 52 macro : __NVIC_PRIO_BITS 4U
 DW_MACRO_GNU_define_indirect - lineno : 53 macro : __Vendor_SysTickConfig 0U

  Offset:                      0xccd
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 4 macro : _NEWLIB_VERSION_H__ 1
 DW_MACRO_GNU_define_indirect - lineno : 6 macro : _NEWLIB_VERSION "2.4.0"
 DW_MACRO_GNU_define_indirect - lineno : 7 macro : __NEWLIB__ 2
 DW_MACRO_GNU_define_indirect - lineno : 8 macro : __NEWLIB_MINOR__ 4
 DW_MACRO_GNU_define_indirect - lineno : 9 macro : __NEWLIB_PATCHLEVEL__ 0

  Offset:                      0xcef
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 33 macro : __GNUC_PREREQ(maj,min) ((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min))
 DW_MACRO_GNU_define_indirect - lineno : 40 macro : __GNUC_PREREQ__(ma,mi) __GNUC_PREREQ(ma, mi)
 DW_MACRO_GNU_undef_indirect - lineno : 128 macro : _DEFAULT_SOURCE
 DW_MACRO_GNU_define_indirect - lineno : 129 macro : _DEFAULT_SOURCE 1
 DW_MACRO_GNU_undef_indirect - lineno : 133 macro : _POSIX_SOURCE
 DW_MACRO_GNU_define_indirect - lineno : 134 macro : _POSIX_SOURCE 1
 DW_MACRO_GNU_undef_indirect - lineno : 135 macro : _POSIX_C_SOURCE
 DW_MACRO_GNU_define_indirect - lineno : 136 macro : _POSIX_C_SOURCE 200809L
 DW_MACRO_GNU_undef_indirect - lineno : 155 macro : _ATFILE_SOURCE
 DW_MACRO_GNU_define_indirect - lineno : 156 macro : _ATFILE_SOURCE 1
 DW_MACRO_GNU_define_indirect - lineno : 242 macro : __ATFILE_VISIBLE 1
 DW_MACRO_GNU_define_indirect - lineno : 248 macro : __BSD_VISIBLE 1
 DW_MACRO_GNU_define_indirect - lineno : 256 macro : __GNU_VISIBLE 0
 DW_MACRO_GNU_define_indirect - lineno : 261 macro : __ISO_C_VISIBLE 2011
 DW_MACRO_GNU_define_indirect - lineno : 272 macro : __LARGEFILE_VISIBLE 0
 DW_MACRO_GNU_define_indirect - lineno : 276 macro : __MISC_VISIBLE 1
 DW_MACRO_GNU_define_indirect - lineno : 282 macro : __POSIX_VISIBLE 200809
 DW_MACRO_GNU_define_indirect - lineno : 298 macro : __SVID_VISIBLE 1
 DW_MACRO_GNU_define_indirect - lineno : 314 macro : __XSI_VISIBLE 0

  Offset:                      0xd76
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 15 macro : __EXP(x) __ ##x ##__
 DW_MACRO_GNU_define_indirect - lineno : 33 macro : ___int8_t_defined 1
 DW_MACRO_GNU_define_indirect - lineno : 47 macro : ___int16_t_defined 1
 DW_MACRO_GNU_define_indirect - lineno : 69 macro : ___int32_t_defined 1
 DW_MACRO_GNU_define_indirect - lineno : 95 macro : ___int64_t_defined 1
 DW_MACRO_GNU_define_indirect - lineno : 126 macro : ___int_least8_t_defined 1
 DW_MACRO_GNU_define_indirect - lineno : 152 macro : ___int_least16_t_defined 1
 DW_MACRO_GNU_define_indirect - lineno : 174 macro : ___int_least32_t_defined 1
 DW_MACRO_GNU_define_indirect - lineno : 192 macro : ___int_least64_t_defined 1
 DW_MACRO_GNU_undef_indirect - lineno : 214 macro : __EXP

  Offset:                      0xdba
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 10 macro : _SYS__INTSUP_H 
 DW_MACRO_GNU_define_indirect - lineno : 16 macro : __STDINT_EXP(x) __ ##x ##__
 DW_MACRO_GNU_define_indirect - lineno : 26 macro : __have_longlong64 1
 DW_MACRO_GNU_define_indirect - lineno : 33 macro : __have_long32 1
 DW_MACRO_GNU_undef_indirect - lineno : 56 macro : signed
 DW_MACRO_GNU_undef_indirect - lineno : 57 macro : unsigned
 DW_MACRO_GNU_undef_indirect - lineno : 58 macro : char
 DW_MACRO_GNU_undef_indirect - lineno : 59 macro : short
 DW_MACRO_GNU_undef - lineno : 60 macro : int
 DW_MACRO_GNU_undef_indirect - lineno : 61 macro : __int20
 DW_MACRO_GNU_undef_indirect - lineno : 62 macro : long
 DW_MACRO_GNU_define_indirect - lineno : 63 macro : signed +0
 DW_MACRO_GNU_define_indirect - lineno : 64 macro : unsigned +0
 DW_MACRO_GNU_define_indirect - lineno : 65 macro : char +0
 DW_MACRO_GNU_define_indirect - lineno : 66 macro : short +1
 DW_MACRO_GNU_define_indirect - lineno : 67 macro : __int20 +2
 DW_MACRO_GNU_define_indirect - lineno : 68 macro : int +2
 DW_MACRO_GNU_define_indirect - lineno : 69 macro : long +4
 DW_MACRO_GNU_define_indirect - lineno : 78 macro : _INTPTR_EQ_INT 
 DW_MACRO_GNU_define_indirect - lineno : 85 macro : _INT32_EQ_LONG 
 DW_MACRO_GNU_define_indirect - lineno : 93 macro : __INT8 "hh"
 DW_MACRO_GNU_define_indirect - lineno : 104 macro : __INT16 "h"
 DW_MACRO_GNU_define_indirect - lineno : 115 macro : __INT32 "l"
 DW_MACRO_GNU_define_indirect - lineno : 124 macro : __INT64 "ll"
 DW_MACRO_GNU_define_indirect - lineno : 131 macro : __FAST8 
 DW_MACRO_GNU_define_indirect - lineno : 140 macro : __FAST16 
 DW_MACRO_GNU_define_indirect - lineno : 147 macro : __FAST32 
 DW_MACRO_GNU_define_indirect - lineno : 158 macro : __FAST64 "ll"
 DW_MACRO_GNU_define_indirect - lineno : 162 macro : __LEAST8 "hh"
 DW_MACRO_GNU_define_indirect - lineno : 173 macro : __LEAST16 "h"
 DW_MACRO_GNU_define_indirect - lineno : 184 macro : __LEAST32 "l"
 DW_MACRO_GNU_define_indirect - lineno : 193 macro : __LEAST64 "ll"
 DW_MACRO_GNU_undef_indirect - lineno : 195 macro : signed
 DW_MACRO_GNU_undef_indirect - lineno : 196 macro : unsigned
 DW_MACRO_GNU_undef_indirect - lineno : 197 macro : char
 DW_MACRO_GNU_undef_indirect - lineno : 198 macro : short
 DW_MACRO_GNU_undef - lineno : 199 macro : int
 DW_MACRO_GNU_undef_indirect - lineno : 200 macro : long
 DW_MACRO_GNU_undef_indirect - lineno : 205 macro : __int20

  Offset:                      0xeb7
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 10 macro : _SYS__STDINT_H 
 DW_MACRO_GNU_define_indirect - lineno : 21 macro : _INT8_T_DECLARED 
 DW_MACRO_GNU_define_indirect - lineno : 25 macro : _UINT8_T_DECLARED 
 DW_MACRO_GNU_define_indirect - lineno : 27 macro : __int8_t_defined 1
 DW_MACRO_GNU_define_indirect - lineno : 33 macro : _INT16_T_DECLARED 
 DW_MACRO_GNU_define_indirect - lineno : 37 macro : _UINT16_T_DECLARED 
 DW_MACRO_GNU_define_indirect - lineno : 39 macro : __int16_t_defined 1
 DW_MACRO_GNU_define_indirect - lineno : 45 macro : _INT32_T_DECLARED 
 DW_MACRO_GNU_define_indirect - lineno : 49 macro : _UINT32_T_DECLARED 
 DW_MACRO_GNU_define_indirect - lineno : 51 macro : __int32_t_defined 1
 DW_MACRO_GNU_define_indirect - lineno : 57 macro : _INT64_T_DECLARED 
 DW_MACRO_GNU_define_indirect - lineno : 61 macro : _UINT64_T_DECLARED 
 DW_MACRO_GNU_define_indirect - lineno : 63 macro : __int64_t_defined 1
 DW_MACRO_GNU_define_indirect - lineno : 68 macro : _INTPTR_T_DECLARED 
 DW_MACRO_GNU_define_indirect - lineno : 73 macro : _UINTPTR_T_DECLARED 

  Offset:                      0xf15
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __int_least8_t_defined 1
 DW_MACRO_GNU_define_indirect - lineno : 29 macro : __int_least16_t_defined 1
 DW_MACRO_GNU_define_indirect - lineno : 35 macro : __int_least32_t_defined 1
 DW_MACRO_GNU_define_indirect - lineno : 41 macro : __int_least64_t_defined 1
 DW_MACRO_GNU_define_indirect - lineno : 53 macro : __int_fast8_t_defined 1
 DW_MACRO_GNU_define_indirect - lineno : 63 macro : __int_fast16_t_defined 1
 DW_MACRO_GNU_define_indirect - lineno : 73 macro : __int_fast32_t_defined 1
 DW_MACRO_GNU_define_indirect - lineno : 83 macro : __int_fast64_t_defined 1
 DW_MACRO_GNU_define_indirect - lineno : 147 macro : INTPTR_MIN (-__INTPTR_MAX__ - 1)
 DW_MACRO_GNU_define_indirect - lineno : 148 macro : INTPTR_MAX (__INTPTR_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 149 macro : UINTPTR_MAX (__UINTPTR_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 171 macro : INT8_MIN (-__INT8_MAX__ - 1)
 DW_MACRO_GNU_define_indirect - lineno : 172 macro : INT8_MAX (__INT8_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 173 macro : UINT8_MAX (__UINT8_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 181 macro : INT_LEAST8_MIN (-__INT_LEAST8_MAX__ - 1)
 DW_MACRO_GNU_define_indirect - lineno : 182 macro : INT_LEAST8_MAX (__INT_LEAST8_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 183 macro : UINT_LEAST8_MAX (__UINT_LEAST8_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 193 macro : INT16_MIN (-__INT16_MAX__ - 1)
 DW_MACRO_GNU_define_indirect - lineno : 194 macro : INT16_MAX (__INT16_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 195 macro : UINT16_MAX (__UINT16_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 203 macro : INT_LEAST16_MIN (-__INT_LEAST16_MAX__ - 1)
 DW_MACRO_GNU_define_indirect - lineno : 204 macro : INT_LEAST16_MAX (__INT_LEAST16_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 205 macro : UINT_LEAST16_MAX (__UINT_LEAST16_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 215 macro : INT32_MIN (-__INT32_MAX__ - 1)
 DW_MACRO_GNU_define_indirect - lineno : 216 macro : INT32_MAX (__INT32_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 217 macro : UINT32_MAX (__UINT32_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 231 macro : INT_LEAST32_MIN (-__INT_LEAST32_MAX__ - 1)
 DW_MACRO_GNU_define_indirect - lineno : 232 macro : INT_LEAST32_MAX (__INT_LEAST32_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 233 macro : UINT_LEAST32_MAX (__UINT_LEAST32_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 249 macro : INT64_MIN (-__INT64_MAX__ - 1)
 DW_MACRO_GNU_define_indirect - lineno : 250 macro : INT64_MAX (__INT64_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 251 macro : UINT64_MAX (__UINT64_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 265 macro : INT_LEAST64_MIN (-__INT_LEAST64_MAX__ - 1)
 DW_MACRO_GNU_define_indirect - lineno : 266 macro : INT_LEAST64_MAX (__INT_LEAST64_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 267 macro : UINT_LEAST64_MAX (__UINT_LEAST64_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 281 macro : INT_FAST8_MIN (-__INT_FAST8_MAX__ - 1)
 DW_MACRO_GNU_define_indirect - lineno : 282 macro : INT_FAST8_MAX (__INT_FAST8_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 283 macro : UINT_FAST8_MAX (__UINT_FAST8_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 297 macro : INT_FAST16_MIN (-__INT_FAST16_MAX__ - 1)
 DW_MACRO_GNU_define_indirect - lineno : 298 macro : INT_FAST16_MAX (__INT_FAST16_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 299 macro : UINT_FAST16_MAX (__UINT_FAST16_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 313 macro : INT_FAST32_MIN (-__INT_FAST32_MAX__ - 1)
 DW_MACRO_GNU_define_indirect - lineno : 314 macro : INT_FAST32_MAX (__INT_FAST32_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 315 macro : UINT_FAST32_MAX (__UINT_FAST32_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 329 macro : INT_FAST64_MIN (-__INT_FAST64_MAX__ - 1)
 DW_MACRO_GNU_define_indirect - lineno : 330 macro : INT_FAST64_MAX (__INT_FAST64_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 331 macro : UINT_FAST64_MAX (__UINT_FAST64_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 345 macro : INTMAX_MAX (__INTMAX_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 346 macro : INTMAX_MIN (-INTMAX_MAX - 1)
 DW_MACRO_GNU_define_indirect - lineno : 354 macro : UINTMAX_MAX (__UINTMAX_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 362 macro : SIZE_MAX (__SIZE_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 368 macro : SIG_ATOMIC_MIN (-__STDINT_EXP(INT_MAX) - 1)
 DW_MACRO_GNU_define_indirect - lineno : 369 macro : SIG_ATOMIC_MAX (__STDINT_EXP(INT_MAX))
 DW_MACRO_GNU_define_indirect - lineno : 373 macro : PTRDIFF_MAX (__PTRDIFF_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 377 macro : PTRDIFF_MIN (-PTRDIFF_MAX - 1)
 DW_MACRO_GNU_define_indirect - lineno : 382 macro : WCHAR_MIN (__WCHAR_MIN__)
 DW_MACRO_GNU_define_indirect - lineno : 393 macro : WCHAR_MAX (__WCHAR_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 403 macro : WINT_MAX (__WINT_MAX__)
 DW_MACRO_GNU_define_indirect - lineno : 408 macro : WINT_MIN (__WINT_MIN__)
 DW_MACRO_GNU_define_indirect - lineno : 415 macro : INT8_C(x) __INT8_C(x)
 DW_MACRO_GNU_define_indirect - lineno : 416 macro : UINT8_C(x) __UINT8_C(x)
 DW_MACRO_GNU_define_indirect - lineno : 427 macro : INT16_C(x) __INT16_C(x)
 DW_MACRO_GNU_define_indirect - lineno : 428 macro : UINT16_C(x) __UINT16_C(x)
 DW_MACRO_GNU_define_indirect - lineno : 439 macro : INT32_C(x) __INT32_C(x)
 DW_MACRO_GNU_define_indirect - lineno : 440 macro : UINT32_C(x) __UINT32_C(x)
 DW_MACRO_GNU_define_indirect - lineno : 452 macro : INT64_C(x) __INT64_C(x)
 DW_MACRO_GNU_define_indirect - lineno : 453 macro : UINT64_C(x) __UINT64_C(x)
 DW_MACRO_GNU_define_indirect - lineno : 468 macro : INTMAX_C(x) __INTMAX_C(x)
 DW_MACRO_GNU_define_indirect - lineno : 469 macro : UINTMAX_C(x) __UINTMAX_C(x)

  Offset:                      0x10f4
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __CMSIS_VERSION_H 
 DW_MACRO_GNU_define_indirect - lineno : 35 macro : __CM_CMSIS_VERSION_MAIN ( 5U)
 DW_MACRO_GNU_define_indirect - lineno : 36 macro : __CM_CMSIS_VERSION_SUB ( 1U)
 DW_MACRO_GNU_define_indirect - lineno : 37 macro : __CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | __CM_CMSIS_VERSION_SUB )

  Offset:                      0x1110
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 66 macro : __CM3_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)
 DW_MACRO_GNU_define_indirect - lineno : 67 macro : __CM3_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB)
 DW_MACRO_GNU_define_indirect - lineno : 68 macro : __CM3_CMSIS_VERSION ((__CM3_CMSIS_VERSION_MAIN << 16U) | __CM3_CMSIS_VERSION_SUB )
 DW_MACRO_GNU_define_indirect - lineno : 71 macro : __CORTEX_M (3U)
 DW_MACRO_GNU_define_indirect - lineno : 76 macro : __FPU_USED 0U

  Offset:                      0x1132
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 26 macro : __CMSIS_GCC_H 
 DW_MACRO_GNU_define_indirect - lineno : 36 macro : __has_builtin(x) (0)
 DW_MACRO_GNU_define_indirect - lineno : 41 macro : __ASM __asm
 DW_MACRO_GNU_define_indirect - lineno : 44 macro : __INLINE inline
 DW_MACRO_GNU_define_indirect - lineno : 47 macro : __STATIC_INLINE static inline
 DW_MACRO_GNU_define_indirect - lineno : 50 macro : __STATIC_FORCEINLINE __attribute__((always_inline)) static inline
 DW_MACRO_GNU_define_indirect - lineno : 53 macro : __NO_RETURN __attribute__((__noreturn__))
 DW_MACRO_GNU_define_indirect - lineno : 56 macro : __USED __attribute__((used))
 DW_MACRO_GNU_define_indirect - lineno : 59 macro : __WEAK __attribute__((weak))
 DW_MACRO_GNU_define_indirect - lineno : 62 macro : __PACKED __attribute__((packed, aligned(1)))
 DW_MACRO_GNU_define_indirect - lineno : 65 macro : __PACKED_STRUCT struct __attribute__((packed, aligned(1)))
 DW_MACRO_GNU_define_indirect - lineno : 68 macro : __PACKED_UNION union __attribute__((packed, aligned(1)))
 DW_MACRO_GNU_define_indirect - lineno : 76 macro : __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v)
 DW_MACRO_GNU_define_indirect - lineno : 84 macro : __UNALIGNED_UINT16_WRITE(addr,val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
 DW_MACRO_GNU_define_indirect - lineno : 92 macro : __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v)
 DW_MACRO_GNU_define_indirect - lineno : 100 macro : __UNALIGNED_UINT32_WRITE(addr,val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
 DW_MACRO_GNU_define_indirect - lineno : 108 macro : __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v)
 DW_MACRO_GNU_define_indirect - lineno : 111 macro : __ALIGNED(x) __attribute__((aligned(x)))
 DW_MACRO_GNU_define_indirect - lineno : 114 macro : __RESTRICT __restrict
 DW_MACRO_GNU_define_indirect - lineno : 827 macro : __CMSIS_GCC_OUT_REG(r) "=r" (r)
 DW_MACRO_GNU_define_indirect - lineno : 828 macro : __CMSIS_GCC_RW_REG(r) "+r" (r)
 DW_MACRO_GNU_define_indirect - lineno : 829 macro : __CMSIS_GCC_USE_REG(r) "r" (r)
 DW_MACRO_GNU_define_indirect - lineno : 836 macro : __NOP() __ASM volatile ("nop")
 DW_MACRO_GNU_define_indirect - lineno : 842 macro : __WFI() __ASM volatile ("wfi")
 DW_MACRO_GNU_define_indirect - lineno : 850 macro : __WFE() __ASM volatile ("wfe")
 DW_MACRO_GNU_define_indirect - lineno : 857 macro : __SEV() __ASM volatile ("sev")
 DW_MACRO_GNU_define_indirect - lineno : 972 macro : __BKPT(value) __ASM volatile ("bkpt "#value)
 DW_MACRO_GNU_define_indirect - lineno : 1011 macro : __CLZ (uint8_t)__builtin_clz
 DW_MACRO_GNU_define_indirect - lineno : 1153 macro : __SSAT(ARG1,ARG2) __extension__ ({ int32_t __RES, __ARG1 = (ARG1); __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })
 DW_MACRO_GNU_define_indirect - lineno : 1169 macro : __USAT(ARG1,ARG2) __extension__ ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })

  Offset:                      0x11f5
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 127 macro : __CORE_CM3_H_DEPENDANT 
 DW_MACRO_GNU_define_indirect - lineno : 167 macro : __I volatile const
 DW_MACRO_GNU_define_indirect - lineno : 169 macro : __O volatile
 DW_MACRO_GNU_define_indirect - lineno : 170 macro : __IO volatile
 DW_MACRO_GNU_define_indirect - lineno : 173 macro : __IM volatile const
 DW_MACRO_GNU_define_indirect - lineno : 174 macro : __OM volatile
 DW_MACRO_GNU_define_indirect - lineno : 175 macro : __IOM volatile
 DW_MACRO_GNU_define_indirect - lineno : 221 macro : APSR_N_Pos 31U
 DW_MACRO_GNU_define_indirect - lineno : 222 macro : APSR_N_Msk (1UL << APSR_N_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 224 macro : APSR_Z_Pos 30U
 DW_MACRO_GNU_define_indirect - lineno : 225 macro : APSR_Z_Msk (1UL << APSR_Z_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 227 macro : APSR_C_Pos 29U
 DW_MACRO_GNU_define_indirect - lineno : 228 macro : APSR_C_Msk (1UL << APSR_C_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 230 macro : APSR_V_Pos 28U
 DW_MACRO_GNU_define_indirect - lineno : 231 macro : APSR_V_Msk (1UL << APSR_V_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 233 macro : APSR_Q_Pos 27U
 DW_MACRO_GNU_define_indirect - lineno : 234 macro : APSR_Q_Msk (1UL << APSR_Q_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 251 macro : IPSR_ISR_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 252 macro : IPSR_ISR_Msk (0x1FFUL )
 DW_MACRO_GNU_define_indirect - lineno : 278 macro : xPSR_N_Pos 31U
 DW_MACRO_GNU_define_indirect - lineno : 279 macro : xPSR_N_Msk (1UL << xPSR_N_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 281 macro : xPSR_Z_Pos 30U
 DW_MACRO_GNU_define_indirect - lineno : 282 macro : xPSR_Z_Msk (1UL << xPSR_Z_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 284 macro : xPSR_C_Pos 29U
 DW_MACRO_GNU_define_indirect - lineno : 285 macro : xPSR_C_Msk (1UL << xPSR_C_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 287 macro : xPSR_V_Pos 28U
 DW_MACRO_GNU_define_indirect - lineno : 288 macro : xPSR_V_Msk (1UL << xPSR_V_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 290 macro : xPSR_Q_Pos 27U
 DW_MACRO_GNU_define_indirect - lineno : 291 macro : xPSR_Q_Msk (1UL << xPSR_Q_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 293 macro : xPSR_ICI_IT_2_Pos 25U
 DW_MACRO_GNU_define_indirect - lineno : 294 macro : xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 296 macro : xPSR_T_Pos 24U
 DW_MACRO_GNU_define_indirect - lineno : 297 macro : xPSR_T_Msk (1UL << xPSR_T_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 299 macro : xPSR_ICI_IT_1_Pos 10U
 DW_MACRO_GNU_define_indirect - lineno : 300 macro : xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 302 macro : xPSR_ISR_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 303 macro : xPSR_ISR_Msk (0x1FFUL )
 DW_MACRO_GNU_define_indirect - lineno : 321 macro : CONTROL_SPSEL_Pos 1U
 DW_MACRO_GNU_define_indirect - lineno : 322 macro : CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 324 macro : CONTROL_nPRIV_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 325 macro : CONTROL_nPRIV_Msk (1UL )
 DW_MACRO_GNU_define_indirect - lineno : 358 macro : NVIC_STIR_INTID_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 359 macro : NVIC_STIR_INTID_Msk (0x1FFUL )
 DW_MACRO_GNU_define_indirect - lineno : 400 macro : SCB_CPUID_IMPLEMENTER_Pos 24U
 DW_MACRO_GNU_define_indirect - lineno : 401 macro : SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 403 macro : SCB_CPUID_VARIANT_Pos 20U
 DW_MACRO_GNU_define_indirect - lineno : 404 macro : SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 406 macro : SCB_CPUID_ARCHITECTURE_Pos 16U
 DW_MACRO_GNU_define_indirect - lineno : 407 macro : SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 409 macro : SCB_CPUID_PARTNO_Pos 4U
 DW_MACRO_GNU_define_indirect - lineno : 410 macro : SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 412 macro : SCB_CPUID_REVISION_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 413 macro : SCB_CPUID_REVISION_Msk (0xFUL )
 DW_MACRO_GNU_define_indirect - lineno : 416 macro : SCB_ICSR_NMIPENDSET_Pos 31U
 DW_MACRO_GNU_define_indirect - lineno : 417 macro : SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 419 macro : SCB_ICSR_PENDSVSET_Pos 28U
 DW_MACRO_GNU_define_indirect - lineno : 420 macro : SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 422 macro : SCB_ICSR_PENDSVCLR_Pos 27U
 DW_MACRO_GNU_define_indirect - lineno : 423 macro : SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 425 macro : SCB_ICSR_PENDSTSET_Pos 26U
 DW_MACRO_GNU_define_indirect - lineno : 426 macro : SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 428 macro : SCB_ICSR_PENDSTCLR_Pos 25U
 DW_MACRO_GNU_define_indirect - lineno : 429 macro : SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 431 macro : SCB_ICSR_ISRPREEMPT_Pos 23U
 DW_MACRO_GNU_define_indirect - lineno : 432 macro : SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 434 macro : SCB_ICSR_ISRPENDING_Pos 22U
 DW_MACRO_GNU_define_indirect - lineno : 435 macro : SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 437 macro : SCB_ICSR_VECTPENDING_Pos 12U
 DW_MACRO_GNU_define_indirect - lineno : 438 macro : SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 440 macro : SCB_ICSR_RETTOBASE_Pos 11U
 DW_MACRO_GNU_define_indirect - lineno : 441 macro : SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 443 macro : SCB_ICSR_VECTACTIVE_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 444 macro : SCB_ICSR_VECTACTIVE_Msk (0x1FFUL )
 DW_MACRO_GNU_define_indirect - lineno : 448 macro : SCB_VTOR_TBLBASE_Pos 29U
 DW_MACRO_GNU_define_indirect - lineno : 449 macro : SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 451 macro : SCB_VTOR_TBLOFF_Pos 7U
 DW_MACRO_GNU_define_indirect - lineno : 452 macro : SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 459 macro : SCB_AIRCR_VECTKEY_Pos 16U
 DW_MACRO_GNU_define_indirect - lineno : 460 macro : SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 462 macro : SCB_AIRCR_VECTKEYSTAT_Pos 16U
 DW_MACRO_GNU_define_indirect - lineno : 463 macro : SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 465 macro : SCB_AIRCR_ENDIANESS_Pos 15U
 DW_MACRO_GNU_define_indirect - lineno : 466 macro : SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 468 macro : SCB_AIRCR_PRIGROUP_Pos 8U
 DW_MACRO_GNU_define_indirect - lineno : 469 macro : SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 471 macro : SCB_AIRCR_SYSRESETREQ_Pos 2U
 DW_MACRO_GNU_define_indirect - lineno : 472 macro : SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 474 macro : SCB_AIRCR_VECTCLRACTIVE_Pos 1U
 DW_MACRO_GNU_define_indirect - lineno : 475 macro : SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 477 macro : SCB_AIRCR_VECTRESET_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 478 macro : SCB_AIRCR_VECTRESET_Msk (1UL )
 DW_MACRO_GNU_define_indirect - lineno : 481 macro : SCB_SCR_SEVONPEND_Pos 4U
 DW_MACRO_GNU_define_indirect - lineno : 482 macro : SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 484 macro : SCB_SCR_SLEEPDEEP_Pos 2U
 DW_MACRO_GNU_define_indirect - lineno : 485 macro : SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 487 macro : SCB_SCR_SLEEPONEXIT_Pos 1U
 DW_MACRO_GNU_define_indirect - lineno : 488 macro : SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 491 macro : SCB_CCR_STKALIGN_Pos 9U
 DW_MACRO_GNU_define_indirect - lineno : 492 macro : SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 494 macro : SCB_CCR_BFHFNMIGN_Pos 8U
 DW_MACRO_GNU_define_indirect - lineno : 495 macro : SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 497 macro : SCB_CCR_DIV_0_TRP_Pos 4U
 DW_MACRO_GNU_define_indirect - lineno : 498 macro : SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 500 macro : SCB_CCR_UNALIGN_TRP_Pos 3U
 DW_MACRO_GNU_define_indirect - lineno : 501 macro : SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 503 macro : SCB_CCR_USERSETMPEND_Pos 1U
 DW_MACRO_GNU_define_indirect - lineno : 504 macro : SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 506 macro : SCB_CCR_NONBASETHRDENA_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 507 macro : SCB_CCR_NONBASETHRDENA_Msk (1UL )
 DW_MACRO_GNU_define_indirect - lineno : 510 macro : SCB_SHCSR_USGFAULTENA_Pos 18U
 DW_MACRO_GNU_define_indirect - lineno : 511 macro : SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 513 macro : SCB_SHCSR_BUSFAULTENA_Pos 17U
 DW_MACRO_GNU_define_indirect - lineno : 514 macro : SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 516 macro : SCB_SHCSR_MEMFAULTENA_Pos 16U
 DW_MACRO_GNU_define_indirect - lineno : 517 macro : SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 519 macro : SCB_SHCSR_SVCALLPENDED_Pos 15U
 DW_MACRO_GNU_define_indirect - lineno : 520 macro : SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 522 macro : SCB_SHCSR_BUSFAULTPENDED_Pos 14U
 DW_MACRO_GNU_define_indirect - lineno : 523 macro : SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 525 macro : SCB_SHCSR_MEMFAULTPENDED_Pos 13U
 DW_MACRO_GNU_define_indirect - lineno : 526 macro : SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 528 macro : SCB_SHCSR_USGFAULTPENDED_Pos 12U
 DW_MACRO_GNU_define_indirect - lineno : 529 macro : SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 531 macro : SCB_SHCSR_SYSTICKACT_Pos 11U
 DW_MACRO_GNU_define_indirect - lineno : 532 macro : SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 534 macro : SCB_SHCSR_PENDSVACT_Pos 10U
 DW_MACRO_GNU_define_indirect - lineno : 535 macro : SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 537 macro : SCB_SHCSR_MONITORACT_Pos 8U
 DW_MACRO_GNU_define_indirect - lineno : 538 macro : SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 540 macro : SCB_SHCSR_SVCALLACT_Pos 7U
 DW_MACRO_GNU_define_indirect - lineno : 541 macro : SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 543 macro : SCB_SHCSR_USGFAULTACT_Pos 3U
 DW_MACRO_GNU_define_indirect - lineno : 544 macro : SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 546 macro : SCB_SHCSR_BUSFAULTACT_Pos 1U
 DW_MACRO_GNU_define_indirect - lineno : 547 macro : SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 549 macro : SCB_SHCSR_MEMFAULTACT_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 550 macro : SCB_SHCSR_MEMFAULTACT_Msk (1UL )
 DW_MACRO_GNU_define_indirect - lineno : 553 macro : SCB_CFSR_USGFAULTSR_Pos 16U
 DW_MACRO_GNU_define_indirect - lineno : 554 macro : SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 556 macro : SCB_CFSR_BUSFAULTSR_Pos 8U
 DW_MACRO_GNU_define_indirect - lineno : 557 macro : SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 559 macro : SCB_CFSR_MEMFAULTSR_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 560 macro : SCB_CFSR_MEMFAULTSR_Msk (0xFFUL )
 DW_MACRO_GNU_define_indirect - lineno : 563 macro : SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U)
 DW_MACRO_GNU_define_indirect - lineno : 564 macro : SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 566 macro : SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U)
 DW_MACRO_GNU_define_indirect - lineno : 567 macro : SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 569 macro : SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U)
 DW_MACRO_GNU_define_indirect - lineno : 570 macro : SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 572 macro : SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U)
 DW_MACRO_GNU_define_indirect - lineno : 573 macro : SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 575 macro : SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U)
 DW_MACRO_GNU_define_indirect - lineno : 576 macro : SCB_CFSR_IACCVIOL_Msk (1UL )
 DW_MACRO_GNU_define_indirect - lineno : 579 macro : SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U)
 DW_MACRO_GNU_define_indirect - lineno : 580 macro : SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 582 macro : SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U)
 DW_MACRO_GNU_define_indirect - lineno : 583 macro : SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 585 macro : SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U)
 DW_MACRO_GNU_define_indirect - lineno : 586 macro : SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 588 macro : SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U)
 DW_MACRO_GNU_define_indirect - lineno : 589 macro : SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 591 macro : SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U)
 DW_MACRO_GNU_define_indirect - lineno : 592 macro : SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 594 macro : SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U)
 DW_MACRO_GNU_define_indirect - lineno : 595 macro : SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 598 macro : SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U)
 DW_MACRO_GNU_define_indirect - lineno : 599 macro : SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 601 macro : SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U)
 DW_MACRO_GNU_define_indirect - lineno : 602 macro : SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 604 macro : SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U)
 DW_MACRO_GNU_define_indirect - lineno : 605 macro : SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 607 macro : SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U)
 DW_MACRO_GNU_define_indirect - lineno : 608 macro : SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 610 macro : SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U)
 DW_MACRO_GNU_define_indirect - lineno : 611 macro : SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 613 macro : SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U)
 DW_MACRO_GNU_define_indirect - lineno : 614 macro : SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 617 macro : SCB_HFSR_DEBUGEVT_Pos 31U
 DW_MACRO_GNU_define_indirect - lineno : 618 macro : SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 620 macro : SCB_HFSR_FORCED_Pos 30U
 DW_MACRO_GNU_define_indirect - lineno : 621 macro : SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 623 macro : SCB_HFSR_VECTTBL_Pos 1U
 DW_MACRO_GNU_define_indirect - lineno : 624 macro : SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 627 macro : SCB_DFSR_EXTERNAL_Pos 4U
 DW_MACRO_GNU_define_indirect - lineno : 628 macro : SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 630 macro : SCB_DFSR_VCATCH_Pos 3U
 DW_MACRO_GNU_define_indirect - lineno : 631 macro : SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 633 macro : SCB_DFSR_DWTTRAP_Pos 2U
 DW_MACRO_GNU_define_indirect - lineno : 634 macro : SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 636 macro : SCB_DFSR_BKPT_Pos 1U
 DW_MACRO_GNU_define_indirect - lineno : 637 macro : SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 639 macro : SCB_DFSR_HALTED_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 640 macro : SCB_DFSR_HALTED_Msk (1UL )
 DW_MACRO_GNU_define_indirect - lineno : 667 macro : SCnSCB_ICTR_INTLINESNUM_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 668 macro : SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL )
 DW_MACRO_GNU_define_indirect - lineno : 672 macro : SCnSCB_ACTLR_DISFOLD_Pos 2U
 DW_MACRO_GNU_define_indirect - lineno : 673 macro : SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 675 macro : SCnSCB_ACTLR_DISDEFWBUF_Pos 1U
 DW_MACRO_GNU_define_indirect - lineno : 676 macro : SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 678 macro : SCnSCB_ACTLR_DISMCYCINT_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 679 macro : SCnSCB_ACTLR_DISMCYCINT_Msk (1UL )
 DW_MACRO_GNU_define_indirect - lineno : 703 macro : SysTick_CTRL_COUNTFLAG_Pos 16U
 DW_MACRO_GNU_define_indirect - lineno : 704 macro : SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 706 macro : SysTick_CTRL_CLKSOURCE_Pos 2U
 DW_MACRO_GNU_define_indirect - lineno : 707 macro : SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 709 macro : SysTick_CTRL_TICKINT_Pos 1U
 DW_MACRO_GNU_define_indirect - lineno : 710 macro : SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 712 macro : SysTick_CTRL_ENABLE_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 713 macro : SysTick_CTRL_ENABLE_Msk (1UL )
 DW_MACRO_GNU_define_indirect - lineno : 716 macro : SysTick_LOAD_RELOAD_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 717 macro : SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL )
 DW_MACRO_GNU_define_indirect - lineno : 720 macro : SysTick_VAL_CURRENT_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 721 macro : SysTick_VAL_CURRENT_Msk (0xFFFFFFUL )
 DW_MACRO_GNU_define_indirect - lineno : 724 macro : SysTick_CALIB_NOREF_Pos 31U
 DW_MACRO_GNU_define_indirect - lineno : 725 macro : SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 727 macro : SysTick_CALIB_SKEW_Pos 30U
 DW_MACRO_GNU_define_indirect - lineno : 728 macro : SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 730 macro : SysTick_CALIB_TENMS_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 731 macro : SysTick_CALIB_TENMS_Msk (0xFFFFFFUL )
 DW_MACRO_GNU_define_indirect - lineno : 783 macro : ITM_TPR_PRIVMASK_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 784 macro : ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL )
 DW_MACRO_GNU_define_indirect - lineno : 787 macro : ITM_TCR_BUSY_Pos 23U
 DW_MACRO_GNU_define_indirect - lineno : 788 macro : ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 790 macro : ITM_TCR_TraceBusID_Pos 16U
 DW_MACRO_GNU_define_indirect - lineno : 791 macro : ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 793 macro : ITM_TCR_GTSFREQ_Pos 10U
 DW_MACRO_GNU_define_indirect - lineno : 794 macro : ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 796 macro : ITM_TCR_TSPrescale_Pos 8U
 DW_MACRO_GNU_define_indirect - lineno : 797 macro : ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 799 macro : ITM_TCR_SWOENA_Pos 4U
 DW_MACRO_GNU_define_indirect - lineno : 800 macro : ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 802 macro : ITM_TCR_DWTENA_Pos 3U
 DW_MACRO_GNU_define_indirect - lineno : 803 macro : ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 805 macro : ITM_TCR_SYNCENA_Pos 2U
 DW_MACRO_GNU_define_indirect - lineno : 806 macro : ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 808 macro : ITM_TCR_TSENA_Pos 1U
 DW_MACRO_GNU_define_indirect - lineno : 809 macro : ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 811 macro : ITM_TCR_ITMENA_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 812 macro : ITM_TCR_ITMENA_Msk (1UL )
 DW_MACRO_GNU_define_indirect - lineno : 815 macro : ITM_IWR_ATVALIDM_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 816 macro : ITM_IWR_ATVALIDM_Msk (1UL )
 DW_MACRO_GNU_define_indirect - lineno : 819 macro : ITM_IRR_ATREADYM_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 820 macro : ITM_IRR_ATREADYM_Msk (1UL )
 DW_MACRO_GNU_define_indirect - lineno : 823 macro : ITM_IMCR_INTEGRATION_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 824 macro : ITM_IMCR_INTEGRATION_Msk (1UL )
 DW_MACRO_GNU_define_indirect - lineno : 827 macro : ITM_LSR_ByteAcc_Pos 2U
 DW_MACRO_GNU_define_indirect - lineno : 828 macro : ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 830 macro : ITM_LSR_Access_Pos 1U
 DW_MACRO_GNU_define_indirect - lineno : 831 macro : ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 833 macro : ITM_LSR_Present_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 834 macro : ITM_LSR_Present_Msk (1UL )
 DW_MACRO_GNU_define_indirect - lineno : 877 macro : DWT_CTRL_NUMCOMP_Pos 28U
 DW_MACRO_GNU_define_indirect - lineno : 878 macro : DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 880 macro : DWT_CTRL_NOTRCPKT_Pos 27U
 DW_MACRO_GNU_define_indirect - lineno : 881 macro : DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 883 macro : DWT_CTRL_NOEXTTRIG_Pos 26U
 DW_MACRO_GNU_define_indirect - lineno : 884 macro : DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 886 macro : DWT_CTRL_NOCYCCNT_Pos 25U
 DW_MACRO_GNU_define_indirect - lineno : 887 macro : DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 889 macro : DWT_CTRL_NOPRFCNT_Pos 24U
 DW_MACRO_GNU_define_indirect - lineno : 890 macro : DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 892 macro : DWT_CTRL_CYCEVTENA_Pos 22U
 DW_MACRO_GNU_define_indirect - lineno : 893 macro : DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 895 macro : DWT_CTRL_FOLDEVTENA_Pos 21U
 DW_MACRO_GNU_define_indirect - lineno : 896 macro : DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 898 macro : DWT_CTRL_LSUEVTENA_Pos 20U
 DW_MACRO_GNU_define_indirect - lineno : 899 macro : DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 901 macro : DWT_CTRL_SLEEPEVTENA_Pos 19U
 DW_MACRO_GNU_define_indirect - lineno : 902 macro : DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 904 macro : DWT_CTRL_EXCEVTENA_Pos 18U
 DW_MACRO_GNU_define_indirect - lineno : 905 macro : DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 907 macro : DWT_CTRL_CPIEVTENA_Pos 17U
 DW_MACRO_GNU_define_indirect - lineno : 908 macro : DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 910 macro : DWT_CTRL_EXCTRCENA_Pos 16U
 DW_MACRO_GNU_define_indirect - lineno : 911 macro : DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 913 macro : DWT_CTRL_PCSAMPLENA_Pos 12U
 DW_MACRO_GNU_define_indirect - lineno : 914 macro : DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 916 macro : DWT_CTRL_SYNCTAP_Pos 10U
 DW_MACRO_GNU_define_indirect - lineno : 917 macro : DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 919 macro : DWT_CTRL_CYCTAP_Pos 9U
 DW_MACRO_GNU_define_indirect - lineno : 920 macro : DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 922 macro : DWT_CTRL_POSTINIT_Pos 5U
 DW_MACRO_GNU_define_indirect - lineno : 923 macro : DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 925 macro : DWT_CTRL_POSTPRESET_Pos 1U
 DW_MACRO_GNU_define_indirect - lineno : 926 macro : DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 928 macro : DWT_CTRL_CYCCNTENA_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 929 macro : DWT_CTRL_CYCCNTENA_Msk (0x1UL )
 DW_MACRO_GNU_define_indirect - lineno : 932 macro : DWT_CPICNT_CPICNT_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 933 macro : DWT_CPICNT_CPICNT_Msk (0xFFUL )
 DW_MACRO_GNU_define_indirect - lineno : 936 macro : DWT_EXCCNT_EXCCNT_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 937 macro : DWT_EXCCNT_EXCCNT_Msk (0xFFUL )
 DW_MACRO_GNU_define_indirect - lineno : 940 macro : DWT_SLEEPCNT_SLEEPCNT_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 941 macro : DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL )
 DW_MACRO_GNU_define_indirect - lineno : 944 macro : DWT_LSUCNT_LSUCNT_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 945 macro : DWT_LSUCNT_LSUCNT_Msk (0xFFUL )
 DW_MACRO_GNU_define_indirect - lineno : 948 macro : DWT_FOLDCNT_FOLDCNT_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 949 macro : DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL )
 DW_MACRO_GNU_define_indirect - lineno : 952 macro : DWT_MASK_MASK_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 953 macro : DWT_MASK_MASK_Msk (0x1FUL )
 DW_MACRO_GNU_define_indirect - lineno : 956 macro : DWT_FUNCTION_MATCHED_Pos 24U
 DW_MACRO_GNU_define_indirect - lineno : 957 macro : DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 959 macro : DWT_FUNCTION_DATAVADDR1_Pos 16U
 DW_MACRO_GNU_define_indirect - lineno : 960 macro : DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 962 macro : DWT_FUNCTION_DATAVADDR0_Pos 12U
 DW_MACRO_GNU_define_indirect - lineno : 963 macro : DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 965 macro : DWT_FUNCTION_DATAVSIZE_Pos 10U
 DW_MACRO_GNU_define_indirect - lineno : 966 macro : DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 968 macro : DWT_FUNCTION_LNK1ENA_Pos 9U
 DW_MACRO_GNU_define_indirect - lineno : 969 macro : DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 971 macro : DWT_FUNCTION_DATAVMATCH_Pos 8U
 DW_MACRO_GNU_define_indirect - lineno : 972 macro : DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 974 macro : DWT_FUNCTION_CYCMATCH_Pos 7U
 DW_MACRO_GNU_define_indirect - lineno : 975 macro : DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 977 macro : DWT_FUNCTION_EMITRANGE_Pos 5U
 DW_MACRO_GNU_define_indirect - lineno : 978 macro : DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 980 macro : DWT_FUNCTION_FUNCTION_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 981 macro : DWT_FUNCTION_FUNCTION_Msk (0xFUL )
 DW_MACRO_GNU_define_indirect - lineno : 1025 macro : TPI_ACPR_PRESCALER_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 1026 macro : TPI_ACPR_PRESCALER_Msk (0x1FFFUL )
 DW_MACRO_GNU_define_indirect - lineno : 1029 macro : TPI_SPPR_TXMODE_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 1030 macro : TPI_SPPR_TXMODE_Msk (0x3UL )
 DW_MACRO_GNU_define_indirect - lineno : 1033 macro : TPI_FFSR_FtNonStop_Pos 3U
 DW_MACRO_GNU_define_indirect - lineno : 1034 macro : TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1036 macro : TPI_FFSR_TCPresent_Pos 2U
 DW_MACRO_GNU_define_indirect - lineno : 1037 macro : TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1039 macro : TPI_FFSR_FtStopped_Pos 1U
 DW_MACRO_GNU_define_indirect - lineno : 1040 macro : TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1042 macro : TPI_FFSR_FlInProg_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 1043 macro : TPI_FFSR_FlInProg_Msk (0x1UL )
 DW_MACRO_GNU_define_indirect - lineno : 1046 macro : TPI_FFCR_TrigIn_Pos 8U
 DW_MACRO_GNU_define_indirect - lineno : 1047 macro : TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1049 macro : TPI_FFCR_EnFCont_Pos 1U
 DW_MACRO_GNU_define_indirect - lineno : 1050 macro : TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1053 macro : TPI_TRIGGER_TRIGGER_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 1054 macro : TPI_TRIGGER_TRIGGER_Msk (0x1UL )
 DW_MACRO_GNU_define_indirect - lineno : 1057 macro : TPI_FIFO0_ITM_ATVALID_Pos 29U
 DW_MACRO_GNU_define_indirect - lineno : 1058 macro : TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1060 macro : TPI_FIFO0_ITM_bytecount_Pos 27U
 DW_MACRO_GNU_define_indirect - lineno : 1061 macro : TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1063 macro : TPI_FIFO0_ETM_ATVALID_Pos 26U
 DW_MACRO_GNU_define_indirect - lineno : 1064 macro : TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1066 macro : TPI_FIFO0_ETM_bytecount_Pos 24U
 DW_MACRO_GNU_define_indirect - lineno : 1067 macro : TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1069 macro : TPI_FIFO0_ETM2_Pos 16U
 DW_MACRO_GNU_define_indirect - lineno : 1070 macro : TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1072 macro : TPI_FIFO0_ETM1_Pos 8U
 DW_MACRO_GNU_define_indirect - lineno : 1073 macro : TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1075 macro : TPI_FIFO0_ETM0_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 1076 macro : TPI_FIFO0_ETM0_Msk (0xFFUL )
 DW_MACRO_GNU_define_indirect - lineno : 1079 macro : TPI_ITATBCTR2_ATREADY2_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 1080 macro : TPI_ITATBCTR2_ATREADY2_Msk (0x1UL )
 DW_MACRO_GNU_define_indirect - lineno : 1082 macro : TPI_ITATBCTR2_ATREADY1_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 1083 macro : TPI_ITATBCTR2_ATREADY1_Msk (0x1UL )
 DW_MACRO_GNU_define_indirect - lineno : 1086 macro : TPI_FIFO1_ITM_ATVALID_Pos 29U
 DW_MACRO_GNU_define_indirect - lineno : 1087 macro : TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1089 macro : TPI_FIFO1_ITM_bytecount_Pos 27U
 DW_MACRO_GNU_define_indirect - lineno : 1090 macro : TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1092 macro : TPI_FIFO1_ETM_ATVALID_Pos 26U
 DW_MACRO_GNU_define_indirect - lineno : 1093 macro : TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1095 macro : TPI_FIFO1_ETM_bytecount_Pos 24U
 DW_MACRO_GNU_define_indirect - lineno : 1096 macro : TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1098 macro : TPI_FIFO1_ITM2_Pos 16U
 DW_MACRO_GNU_define_indirect - lineno : 1099 macro : TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1101 macro : TPI_FIFO1_ITM1_Pos 8U
 DW_MACRO_GNU_define_indirect - lineno : 1102 macro : TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1104 macro : TPI_FIFO1_ITM0_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 1105 macro : TPI_FIFO1_ITM0_Msk (0xFFUL )
 DW_MACRO_GNU_define_indirect - lineno : 1108 macro : TPI_ITATBCTR0_ATREADY2_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 1109 macro : TPI_ITATBCTR0_ATREADY2_Msk (0x1UL )
 DW_MACRO_GNU_define_indirect - lineno : 1111 macro : TPI_ITATBCTR0_ATREADY1_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 1112 macro : TPI_ITATBCTR0_ATREADY1_Msk (0x1UL )
 DW_MACRO_GNU_define_indirect - lineno : 1115 macro : TPI_ITCTRL_Mode_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 1116 macro : TPI_ITCTRL_Mode_Msk (0x3UL )
 DW_MACRO_GNU_define_indirect - lineno : 1119 macro : TPI_DEVID_NRZVALID_Pos 11U
 DW_MACRO_GNU_define_indirect - lineno : 1120 macro : TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1122 macro : TPI_DEVID_MANCVALID_Pos 10U
 DW_MACRO_GNU_define_indirect - lineno : 1123 macro : TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1125 macro : TPI_DEVID_PTINVALID_Pos 9U
 DW_MACRO_GNU_define_indirect - lineno : 1126 macro : TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1128 macro : TPI_DEVID_MinBufSz_Pos 6U
 DW_MACRO_GNU_define_indirect - lineno : 1129 macro : TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1131 macro : TPI_DEVID_AsynClkIn_Pos 5U
 DW_MACRO_GNU_define_indirect - lineno : 1132 macro : TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1134 macro : TPI_DEVID_NrTraceInput_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 1135 macro : TPI_DEVID_NrTraceInput_Msk (0x1FUL )
 DW_MACRO_GNU_define_indirect - lineno : 1138 macro : TPI_DEVTYPE_SubType_Pos 4U
 DW_MACRO_GNU_define_indirect - lineno : 1139 macro : TPI_DEVTYPE_SubType_Msk (0xFUL )
 DW_MACRO_GNU_define_indirect - lineno : 1141 macro : TPI_DEVTYPE_MajorType_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 1142 macro : TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1263 macro : CoreDebug_DHCSR_DBGKEY_Pos 16U
 DW_MACRO_GNU_define_indirect - lineno : 1264 macro : CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1266 macro : CoreDebug_DHCSR_S_RESET_ST_Pos 25U
 DW_MACRO_GNU_define_indirect - lineno : 1267 macro : CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1269 macro : CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U
 DW_MACRO_GNU_define_indirect - lineno : 1270 macro : CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1272 macro : CoreDebug_DHCSR_S_LOCKUP_Pos 19U
 DW_MACRO_GNU_define_indirect - lineno : 1273 macro : CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1275 macro : CoreDebug_DHCSR_S_SLEEP_Pos 18U
 DW_MACRO_GNU_define_indirect - lineno : 1276 macro : CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1278 macro : CoreDebug_DHCSR_S_HALT_Pos 17U
 DW_MACRO_GNU_define_indirect - lineno : 1279 macro : CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1281 macro : CoreDebug_DHCSR_S_REGRDY_Pos 16U
 DW_MACRO_GNU_define_indirect - lineno : 1282 macro : CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1284 macro : CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U
 DW_MACRO_GNU_define_indirect - lineno : 1285 macro : CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1287 macro : CoreDebug_DHCSR_C_MASKINTS_Pos 3U
 DW_MACRO_GNU_define_indirect - lineno : 1288 macro : CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1290 macro : CoreDebug_DHCSR_C_STEP_Pos 2U
 DW_MACRO_GNU_define_indirect - lineno : 1291 macro : CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1293 macro : CoreDebug_DHCSR_C_HALT_Pos 1U
 DW_MACRO_GNU_define_indirect - lineno : 1294 macro : CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1296 macro : CoreDebug_DHCSR_C_DEBUGEN_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 1297 macro : CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL )
 DW_MACRO_GNU_define_indirect - lineno : 1300 macro : CoreDebug_DCRSR_REGWnR_Pos 16U
 DW_MACRO_GNU_define_indirect - lineno : 1301 macro : CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1303 macro : CoreDebug_DCRSR_REGSEL_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 1304 macro : CoreDebug_DCRSR_REGSEL_Msk (0x1FUL )
 DW_MACRO_GNU_define_indirect - lineno : 1307 macro : CoreDebug_DEMCR_TRCENA_Pos 24U
 DW_MACRO_GNU_define_indirect - lineno : 1308 macro : CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1310 macro : CoreDebug_DEMCR_MON_REQ_Pos 19U
 DW_MACRO_GNU_define_indirect - lineno : 1311 macro : CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1313 macro : CoreDebug_DEMCR_MON_STEP_Pos 18U
 DW_MACRO_GNU_define_indirect - lineno : 1314 macro : CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1316 macro : CoreDebug_DEMCR_MON_PEND_Pos 17U
 DW_MACRO_GNU_define_indirect - lineno : 1317 macro : CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1319 macro : CoreDebug_DEMCR_MON_EN_Pos 16U
 DW_MACRO_GNU_define_indirect - lineno : 1320 macro : CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1322 macro : CoreDebug_DEMCR_VC_HARDERR_Pos 10U
 DW_MACRO_GNU_define_indirect - lineno : 1323 macro : CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1325 macro : CoreDebug_DEMCR_VC_INTERR_Pos 9U
 DW_MACRO_GNU_define_indirect - lineno : 1326 macro : CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1328 macro : CoreDebug_DEMCR_VC_BUSERR_Pos 8U
 DW_MACRO_GNU_define_indirect - lineno : 1329 macro : CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1331 macro : CoreDebug_DEMCR_VC_STATERR_Pos 7U
 DW_MACRO_GNU_define_indirect - lineno : 1332 macro : CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1334 macro : CoreDebug_DEMCR_VC_CHKERR_Pos 6U
 DW_MACRO_GNU_define_indirect - lineno : 1335 macro : CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1337 macro : CoreDebug_DEMCR_VC_NOCPERR_Pos 5U
 DW_MACRO_GNU_define_indirect - lineno : 1338 macro : CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1340 macro : CoreDebug_DEMCR_VC_MMERR_Pos 4U
 DW_MACRO_GNU_define_indirect - lineno : 1341 macro : CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1343 macro : CoreDebug_DEMCR_VC_CORERESET_Pos 0U
 DW_MACRO_GNU_define_indirect - lineno : 1344 macro : CoreDebug_DEMCR_VC_CORERESET_Msk (1UL )
 DW_MACRO_GNU_define_indirect - lineno : 1362 macro : _VAL2FLD(field,value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 DW_MACRO_GNU_define_indirect - lineno : 1370 macro : _FLD2VAL(field,value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1383 macro : SCS_BASE (0xE000E000UL)
 DW_MACRO_GNU_define_indirect - lineno : 1384 macro : ITM_BASE (0xE0000000UL)
 DW_MACRO_GNU_define_indirect - lineno : 1385 macro : DWT_BASE (0xE0001000UL)
 DW_MACRO_GNU_define_indirect - lineno : 1386 macro : TPI_BASE (0xE0040000UL)
 DW_MACRO_GNU_define_indirect - lineno : 1387 macro : CoreDebug_BASE (0xE000EDF0UL)
 DW_MACRO_GNU_define_indirect - lineno : 1388 macro : SysTick_BASE (SCS_BASE + 0x0010UL)
 DW_MACRO_GNU_define_indirect - lineno : 1389 macro : NVIC_BASE (SCS_BASE + 0x0100UL)
 DW_MACRO_GNU_define_indirect - lineno : 1390 macro : SCB_BASE (SCS_BASE + 0x0D00UL)
 DW_MACRO_GNU_define_indirect - lineno : 1392 macro : SCnSCB ((SCnSCB_Type *) SCS_BASE )
 DW_MACRO_GNU_define_indirect - lineno : 1393 macro : SCB ((SCB_Type *) SCB_BASE )
 DW_MACRO_GNU_define_indirect - lineno : 1394 macro : SysTick ((SysTick_Type *) SysTick_BASE )
 DW_MACRO_GNU_define_indirect - lineno : 1395 macro : NVIC ((NVIC_Type *) NVIC_BASE )
 DW_MACRO_GNU_define_indirect - lineno : 1396 macro : ITM ((ITM_Type *) ITM_BASE )
 DW_MACRO_GNU_define_indirect - lineno : 1397 macro : DWT ((DWT_Type *) DWT_BASE )
 DW_MACRO_GNU_define_indirect - lineno : 1398 macro : TPI ((TPI_Type *) TPI_BASE )
 DW_MACRO_GNU_define_indirect - lineno : 1399 macro : CoreDebug ((CoreDebug_Type *) CoreDebug_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 1438 macro : NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping
 DW_MACRO_GNU_define_indirect - lineno : 1439 macro : NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping
 DW_MACRO_GNU_define_indirect - lineno : 1440 macro : NVIC_EnableIRQ __NVIC_EnableIRQ
 DW_MACRO_GNU_define_indirect - lineno : 1441 macro : NVIC_GetEnableIRQ __NVIC_GetEnableIRQ
 DW_MACRO_GNU_define_indirect - lineno : 1442 macro : NVIC_DisableIRQ __NVIC_DisableIRQ
 DW_MACRO_GNU_define_indirect - lineno : 1443 macro : NVIC_GetPendingIRQ __NVIC_GetPendingIRQ
 DW_MACRO_GNU_define_indirect - lineno : 1444 macro : NVIC_SetPendingIRQ __NVIC_SetPendingIRQ
 DW_MACRO_GNU_define_indirect - lineno : 1445 macro : NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ
 DW_MACRO_GNU_define_indirect - lineno : 1446 macro : NVIC_GetActive __NVIC_GetActive
 DW_MACRO_GNU_define_indirect - lineno : 1447 macro : NVIC_SetPriority __NVIC_SetPriority
 DW_MACRO_GNU_define_indirect - lineno : 1448 macro : NVIC_GetPriority __NVIC_GetPriority
 DW_MACRO_GNU_define_indirect - lineno : 1449 macro : NVIC_SystemReset __NVIC_SystemReset
 DW_MACRO_GNU_define_indirect - lineno : 1458 macro : NVIC_SetVector __NVIC_SetVector
 DW_MACRO_GNU_define_indirect - lineno : 1459 macro : NVIC_GetVector __NVIC_GetVector
 DW_MACRO_GNU_define_indirect - lineno : 1462 macro : NVIC_USER_IRQ_OFFSET 16
 DW_MACRO_GNU_define_indirect - lineno : 1466 macro : EXC_RETURN_HANDLER (0xFFFFFFF1UL)
 DW_MACRO_GNU_define_indirect - lineno : 1467 macro : EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL)
 DW_MACRO_GNU_define_indirect - lineno : 1468 macro : EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL)
 DW_MACRO_GNU_define_indirect - lineno : 1865 macro : ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U)

  Offset:                      0x1f18
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 573 macro : FLASH_BASE 0x08000000UL
 DW_MACRO_GNU_define_indirect - lineno : 574 macro : FLASH_BANK1_END 0x0801FFFFUL
 DW_MACRO_GNU_define_indirect - lineno : 575 macro : SRAM_BASE 0x20000000UL
 DW_MACRO_GNU_define_indirect - lineno : 576 macro : PERIPH_BASE 0x40000000UL
 DW_MACRO_GNU_define_indirect - lineno : 578 macro : SRAM_BB_BASE 0x22000000UL
 DW_MACRO_GNU_define_indirect - lineno : 579 macro : PERIPH_BB_BASE 0x42000000UL
 DW_MACRO_GNU_define_indirect - lineno : 583 macro : APB1PERIPH_BASE PERIPH_BASE
 DW_MACRO_GNU_define_indirect - lineno : 584 macro : APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL)
 DW_MACRO_GNU_define_indirect - lineno : 585 macro : AHBPERIPH_BASE (PERIPH_BASE + 0x00020000UL)
 DW_MACRO_GNU_define_indirect - lineno : 587 macro : TIM2_BASE (APB1PERIPH_BASE + 0x00000000UL)
 DW_MACRO_GNU_define_indirect - lineno : 588 macro : TIM3_BASE (APB1PERIPH_BASE + 0x00000400UL)
 DW_MACRO_GNU_define_indirect - lineno : 589 macro : TIM4_BASE (APB1PERIPH_BASE + 0x00000800UL)
 DW_MACRO_GNU_define_indirect - lineno : 590 macro : RTC_BASE (APB1PERIPH_BASE + 0x00002800UL)
 DW_MACRO_GNU_define_indirect - lineno : 591 macro : WWDG_BASE (APB1PERIPH_BASE + 0x00002C00UL)
 DW_MACRO_GNU_define_indirect - lineno : 592 macro : IWDG_BASE (APB1PERIPH_BASE + 0x00003000UL)
 DW_MACRO_GNU_define_indirect - lineno : 593 macro : SPI2_BASE (APB1PERIPH_BASE + 0x00003800UL)
 DW_MACRO_GNU_define_indirect - lineno : 594 macro : USART2_BASE (APB1PERIPH_BASE + 0x00004400UL)
 DW_MACRO_GNU_define_indirect - lineno : 595 macro : USART3_BASE (APB1PERIPH_BASE + 0x00004800UL)
 DW_MACRO_GNU_define_indirect - lineno : 596 macro : I2C1_BASE (APB1PERIPH_BASE + 0x00005400UL)
 DW_MACRO_GNU_define_indirect - lineno : 597 macro : I2C2_BASE (APB1PERIPH_BASE + 0x00005800UL)
 DW_MACRO_GNU_define_indirect - lineno : 598 macro : CAN1_BASE (APB1PERIPH_BASE + 0x00006400UL)
 DW_MACRO_GNU_define_indirect - lineno : 599 macro : BKP_BASE (APB1PERIPH_BASE + 0x00006C00UL)
 DW_MACRO_GNU_define_indirect - lineno : 600 macro : PWR_BASE (APB1PERIPH_BASE + 0x00007000UL)
 DW_MACRO_GNU_define_indirect - lineno : 601 macro : AFIO_BASE (APB2PERIPH_BASE + 0x00000000UL)
 DW_MACRO_GNU_define_indirect - lineno : 602 macro : EXTI_BASE (APB2PERIPH_BASE + 0x00000400UL)
 DW_MACRO_GNU_define_indirect - lineno : 603 macro : GPIOA_BASE (APB2PERIPH_BASE + 0x00000800UL)
 DW_MACRO_GNU_define_indirect - lineno : 604 macro : GPIOB_BASE (APB2PERIPH_BASE + 0x00000C00UL)
 DW_MACRO_GNU_define_indirect - lineno : 605 macro : GPIOC_BASE (APB2PERIPH_BASE + 0x00001000UL)
 DW_MACRO_GNU_define_indirect - lineno : 606 macro : GPIOD_BASE (APB2PERIPH_BASE + 0x00001400UL)
 DW_MACRO_GNU_define_indirect - lineno : 607 macro : GPIOE_BASE (APB2PERIPH_BASE + 0x00001800UL)
 DW_MACRO_GNU_define_indirect - lineno : 608 macro : ADC1_BASE (APB2PERIPH_BASE + 0x00002400UL)
 DW_MACRO_GNU_define_indirect - lineno : 609 macro : ADC2_BASE (APB2PERIPH_BASE + 0x00002800UL)
 DW_MACRO_GNU_define_indirect - lineno : 610 macro : TIM1_BASE (APB2PERIPH_BASE + 0x00002C00UL)
 DW_MACRO_GNU_define_indirect - lineno : 611 macro : SPI1_BASE (APB2PERIPH_BASE + 0x00003000UL)
 DW_MACRO_GNU_define_indirect - lineno : 612 macro : USART1_BASE (APB2PERIPH_BASE + 0x00003800UL)
 DW_MACRO_GNU_define_indirect - lineno : 615 macro : DMA1_BASE (AHBPERIPH_BASE + 0x00000000UL)
 DW_MACRO_GNU_define_indirect - lineno : 616 macro : DMA1_Channel1_BASE (AHBPERIPH_BASE + 0x00000008UL)
 DW_MACRO_GNU_define_indirect - lineno : 617 macro : DMA1_Channel2_BASE (AHBPERIPH_BASE + 0x0000001CUL)
 DW_MACRO_GNU_define_indirect - lineno : 618 macro : DMA1_Channel3_BASE (AHBPERIPH_BASE + 0x00000030UL)
 DW_MACRO_GNU_define_indirect - lineno : 619 macro : DMA1_Channel4_BASE (AHBPERIPH_BASE + 0x00000044UL)
 DW_MACRO_GNU_define_indirect - lineno : 620 macro : DMA1_Channel5_BASE (AHBPERIPH_BASE + 0x00000058UL)
 DW_MACRO_GNU_define_indirect - lineno : 621 macro : DMA1_Channel6_BASE (AHBPERIPH_BASE + 0x0000006CUL)
 DW_MACRO_GNU_define_indirect - lineno : 622 macro : DMA1_Channel7_BASE (AHBPERIPH_BASE + 0x00000080UL)
 DW_MACRO_GNU_define_indirect - lineno : 623 macro : RCC_BASE (AHBPERIPH_BASE + 0x00001000UL)
 DW_MACRO_GNU_define_indirect - lineno : 624 macro : CRC_BASE (AHBPERIPH_BASE + 0x00003000UL)
 DW_MACRO_GNU_define_indirect - lineno : 626 macro : FLASH_R_BASE (AHBPERIPH_BASE + 0x00002000UL)
 DW_MACRO_GNU_define_indirect - lineno : 627 macro : FLASHSIZE_BASE 0x1FFFF7E0UL
 DW_MACRO_GNU_define_indirect - lineno : 628 macro : UID_BASE 0x1FFFF7E8UL
 DW_MACRO_GNU_define_indirect - lineno : 629 macro : OB_BASE 0x1FFFF800UL
 DW_MACRO_GNU_define_indirect - lineno : 633 macro : DBGMCU_BASE 0xE0042000UL
 DW_MACRO_GNU_define_indirect - lineno : 636 macro : USB_BASE (APB1PERIPH_BASE + 0x00005C00UL)
 DW_MACRO_GNU_define_indirect - lineno : 637 macro : USB_PMAADDR (APB1PERIPH_BASE + 0x00006000UL)
 DW_MACRO_GNU_define_indirect - lineno : 648 macro : TIM2 ((TIM_TypeDef *)TIM2_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 649 macro : TIM3 ((TIM_TypeDef *)TIM3_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 650 macro : TIM4 ((TIM_TypeDef *)TIM4_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 651 macro : RTC ((RTC_TypeDef *)RTC_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 652 macro : WWDG ((WWDG_TypeDef *)WWDG_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 653 macro : IWDG ((IWDG_TypeDef *)IWDG_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 654 macro : SPI2 ((SPI_TypeDef *)SPI2_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 655 macro : USART2 ((USART_TypeDef *)USART2_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 656 macro : USART3 ((USART_TypeDef *)USART3_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 657 macro : I2C1 ((I2C_TypeDef *)I2C1_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 658 macro : I2C2 ((I2C_TypeDef *)I2C2_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 659 macro : USB ((USB_TypeDef *)USB_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 660 macro : CAN1 ((CAN_TypeDef *)CAN1_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 661 macro : BKP ((BKP_TypeDef *)BKP_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 662 macro : PWR ((PWR_TypeDef *)PWR_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 663 macro : AFIO ((AFIO_TypeDef *)AFIO_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 664 macro : EXTI ((EXTI_TypeDef *)EXTI_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 665 macro : GPIOA ((GPIO_TypeDef *)GPIOA_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 666 macro : GPIOB ((GPIO_TypeDef *)GPIOB_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 667 macro : GPIOC ((GPIO_TypeDef *)GPIOC_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 668 macro : GPIOD ((GPIO_TypeDef *)GPIOD_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 669 macro : GPIOE ((GPIO_TypeDef *)GPIOE_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 670 macro : ADC1 ((ADC_TypeDef *)ADC1_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 671 macro : ADC2 ((ADC_TypeDef *)ADC2_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 672 macro : ADC12_COMMON ((ADC_Common_TypeDef *)ADC1_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 673 macro : TIM1 ((TIM_TypeDef *)TIM1_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 674 macro : SPI1 ((SPI_TypeDef *)SPI1_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 675 macro : USART1 ((USART_TypeDef *)USART1_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 676 macro : DMA1 ((DMA_TypeDef *)DMA1_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 677 macro : DMA1_Channel1 ((DMA_Channel_TypeDef *)DMA1_Channel1_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 678 macro : DMA1_Channel2 ((DMA_Channel_TypeDef *)DMA1_Channel2_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 679 macro : DMA1_Channel3 ((DMA_Channel_TypeDef *)DMA1_Channel3_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 680 macro : DMA1_Channel4 ((DMA_Channel_TypeDef *)DMA1_Channel4_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 681 macro : DMA1_Channel5 ((DMA_Channel_TypeDef *)DMA1_Channel5_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 682 macro : DMA1_Channel6 ((DMA_Channel_TypeDef *)DMA1_Channel6_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 683 macro : DMA1_Channel7 ((DMA_Channel_TypeDef *)DMA1_Channel7_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 684 macro : RCC ((RCC_TypeDef *)RCC_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 685 macro : CRC ((CRC_TypeDef *)CRC_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 686 macro : FLASH ((FLASH_TypeDef *)FLASH_R_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 687 macro : OB ((OB_TypeDef *)OB_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 688 macro : DBGMCU ((DBGMCU_TypeDef *)DBGMCU_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 714 macro : CRC_DR_DR_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 715 macro : CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 716 macro : CRC_DR_DR CRC_DR_DR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 719 macro : CRC_IDR_IDR_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 720 macro : CRC_IDR_IDR_Msk (0xFFUL << CRC_IDR_IDR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 721 macro : CRC_IDR_IDR CRC_IDR_IDR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 724 macro : CRC_CR_RESET_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 725 macro : CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 726 macro : CRC_CR_RESET CRC_CR_RESET_Msk
 DW_MACRO_GNU_define_indirect - lineno : 735 macro : PWR_CR_LPDS_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 736 macro : PWR_CR_LPDS_Msk (0x1UL << PWR_CR_LPDS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 737 macro : PWR_CR_LPDS PWR_CR_LPDS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 738 macro : PWR_CR_PDDS_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 739 macro : PWR_CR_PDDS_Msk (0x1UL << PWR_CR_PDDS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 740 macro : PWR_CR_PDDS PWR_CR_PDDS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 741 macro : PWR_CR_CWUF_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 742 macro : PWR_CR_CWUF_Msk (0x1UL << PWR_CR_CWUF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 743 macro : PWR_CR_CWUF PWR_CR_CWUF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 744 macro : PWR_CR_CSBF_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 745 macro : PWR_CR_CSBF_Msk (0x1UL << PWR_CR_CSBF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 746 macro : PWR_CR_CSBF PWR_CR_CSBF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 747 macro : PWR_CR_PVDE_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 748 macro : PWR_CR_PVDE_Msk (0x1UL << PWR_CR_PVDE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 749 macro : PWR_CR_PVDE PWR_CR_PVDE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 751 macro : PWR_CR_PLS_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 752 macro : PWR_CR_PLS_Msk (0x7UL << PWR_CR_PLS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 753 macro : PWR_CR_PLS PWR_CR_PLS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 754 macro : PWR_CR_PLS_0 (0x1UL << PWR_CR_PLS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 755 macro : PWR_CR_PLS_1 (0x2UL << PWR_CR_PLS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 756 macro : PWR_CR_PLS_2 (0x4UL << PWR_CR_PLS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 759 macro : PWR_CR_PLS_LEV0 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 760 macro : PWR_CR_PLS_LEV1 0x00000020U
 DW_MACRO_GNU_define_indirect - lineno : 761 macro : PWR_CR_PLS_LEV2 0x00000040U
 DW_MACRO_GNU_define_indirect - lineno : 762 macro : PWR_CR_PLS_LEV3 0x00000060U
 DW_MACRO_GNU_define_indirect - lineno : 763 macro : PWR_CR_PLS_LEV4 0x00000080U
 DW_MACRO_GNU_define_indirect - lineno : 764 macro : PWR_CR_PLS_LEV5 0x000000A0U
 DW_MACRO_GNU_define_indirect - lineno : 765 macro : PWR_CR_PLS_LEV6 0x000000C0U
 DW_MACRO_GNU_define_indirect - lineno : 766 macro : PWR_CR_PLS_LEV7 0x000000E0U
 DW_MACRO_GNU_define_indirect - lineno : 769 macro : PWR_CR_PLS_2V2 PWR_CR_PLS_LEV0
 DW_MACRO_GNU_define_indirect - lineno : 770 macro : PWR_CR_PLS_2V3 PWR_CR_PLS_LEV1
 DW_MACRO_GNU_define_indirect - lineno : 771 macro : PWR_CR_PLS_2V4 PWR_CR_PLS_LEV2
 DW_MACRO_GNU_define_indirect - lineno : 772 macro : PWR_CR_PLS_2V5 PWR_CR_PLS_LEV3
 DW_MACRO_GNU_define_indirect - lineno : 773 macro : PWR_CR_PLS_2V6 PWR_CR_PLS_LEV4
 DW_MACRO_GNU_define_indirect - lineno : 774 macro : PWR_CR_PLS_2V7 PWR_CR_PLS_LEV5
 DW_MACRO_GNU_define_indirect - lineno : 775 macro : PWR_CR_PLS_2V8 PWR_CR_PLS_LEV6
 DW_MACRO_GNU_define_indirect - lineno : 776 macro : PWR_CR_PLS_2V9 PWR_CR_PLS_LEV7
 DW_MACRO_GNU_define_indirect - lineno : 778 macro : PWR_CR_DBP_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 779 macro : PWR_CR_DBP_Msk (0x1UL << PWR_CR_DBP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 780 macro : PWR_CR_DBP PWR_CR_DBP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 784 macro : PWR_CSR_WUF_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 785 macro : PWR_CSR_WUF_Msk (0x1UL << PWR_CSR_WUF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 786 macro : PWR_CSR_WUF PWR_CSR_WUF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 787 macro : PWR_CSR_SBF_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 788 macro : PWR_CSR_SBF_Msk (0x1UL << PWR_CSR_SBF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 789 macro : PWR_CSR_SBF PWR_CSR_SBF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 790 macro : PWR_CSR_PVDO_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 791 macro : PWR_CSR_PVDO_Msk (0x1UL << PWR_CSR_PVDO_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 792 macro : PWR_CSR_PVDO PWR_CSR_PVDO_Msk
 DW_MACRO_GNU_define_indirect - lineno : 793 macro : PWR_CSR_EWUP_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 794 macro : PWR_CSR_EWUP_Msk (0x1UL << PWR_CSR_EWUP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 795 macro : PWR_CSR_EWUP PWR_CSR_EWUP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 804 macro : BKP_DR1_D_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 805 macro : BKP_DR1_D_Msk (0xFFFFUL << BKP_DR1_D_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 806 macro : BKP_DR1_D BKP_DR1_D_Msk
 DW_MACRO_GNU_define_indirect - lineno : 809 macro : BKP_DR2_D_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 810 macro : BKP_DR2_D_Msk (0xFFFFUL << BKP_DR2_D_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 811 macro : BKP_DR2_D BKP_DR2_D_Msk
 DW_MACRO_GNU_define_indirect - lineno : 814 macro : BKP_DR3_D_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 815 macro : BKP_DR3_D_Msk (0xFFFFUL << BKP_DR3_D_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 816 macro : BKP_DR3_D BKP_DR3_D_Msk
 DW_MACRO_GNU_define_indirect - lineno : 819 macro : BKP_DR4_D_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 820 macro : BKP_DR4_D_Msk (0xFFFFUL << BKP_DR4_D_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 821 macro : BKP_DR4_D BKP_DR4_D_Msk
 DW_MACRO_GNU_define_indirect - lineno : 824 macro : BKP_DR5_D_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 825 macro : BKP_DR5_D_Msk (0xFFFFUL << BKP_DR5_D_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 826 macro : BKP_DR5_D BKP_DR5_D_Msk
 DW_MACRO_GNU_define_indirect - lineno : 829 macro : BKP_DR6_D_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 830 macro : BKP_DR6_D_Msk (0xFFFFUL << BKP_DR6_D_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 831 macro : BKP_DR6_D BKP_DR6_D_Msk
 DW_MACRO_GNU_define_indirect - lineno : 834 macro : BKP_DR7_D_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 835 macro : BKP_DR7_D_Msk (0xFFFFUL << BKP_DR7_D_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 836 macro : BKP_DR7_D BKP_DR7_D_Msk
 DW_MACRO_GNU_define_indirect - lineno : 839 macro : BKP_DR8_D_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 840 macro : BKP_DR8_D_Msk (0xFFFFUL << BKP_DR8_D_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 841 macro : BKP_DR8_D BKP_DR8_D_Msk
 DW_MACRO_GNU_define_indirect - lineno : 844 macro : BKP_DR9_D_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 845 macro : BKP_DR9_D_Msk (0xFFFFUL << BKP_DR9_D_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 846 macro : BKP_DR9_D BKP_DR9_D_Msk
 DW_MACRO_GNU_define_indirect - lineno : 849 macro : BKP_DR10_D_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 850 macro : BKP_DR10_D_Msk (0xFFFFUL << BKP_DR10_D_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 851 macro : BKP_DR10_D BKP_DR10_D_Msk
 DW_MACRO_GNU_define_indirect - lineno : 853 macro : RTC_BKP_NUMBER 10
 DW_MACRO_GNU_define_indirect - lineno : 856 macro : BKP_RTCCR_CAL_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 857 macro : BKP_RTCCR_CAL_Msk (0x7FUL << BKP_RTCCR_CAL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 858 macro : BKP_RTCCR_CAL BKP_RTCCR_CAL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 859 macro : BKP_RTCCR_CCO_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 860 macro : BKP_RTCCR_CCO_Msk (0x1UL << BKP_RTCCR_CCO_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 861 macro : BKP_RTCCR_CCO BKP_RTCCR_CCO_Msk
 DW_MACRO_GNU_define_indirect - lineno : 862 macro : BKP_RTCCR_ASOE_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 863 macro : BKP_RTCCR_ASOE_Msk (0x1UL << BKP_RTCCR_ASOE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 864 macro : BKP_RTCCR_ASOE BKP_RTCCR_ASOE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 865 macro : BKP_RTCCR_ASOS_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 866 macro : BKP_RTCCR_ASOS_Msk (0x1UL << BKP_RTCCR_ASOS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 867 macro : BKP_RTCCR_ASOS BKP_RTCCR_ASOS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 870 macro : BKP_CR_TPE_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 871 macro : BKP_CR_TPE_Msk (0x1UL << BKP_CR_TPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 872 macro : BKP_CR_TPE BKP_CR_TPE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 873 macro : BKP_CR_TPAL_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 874 macro : BKP_CR_TPAL_Msk (0x1UL << BKP_CR_TPAL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 875 macro : BKP_CR_TPAL BKP_CR_TPAL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 878 macro : BKP_CSR_CTE_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 879 macro : BKP_CSR_CTE_Msk (0x1UL << BKP_CSR_CTE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 880 macro : BKP_CSR_CTE BKP_CSR_CTE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 881 macro : BKP_CSR_CTI_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 882 macro : BKP_CSR_CTI_Msk (0x1UL << BKP_CSR_CTI_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 883 macro : BKP_CSR_CTI BKP_CSR_CTI_Msk
 DW_MACRO_GNU_define_indirect - lineno : 884 macro : BKP_CSR_TPIE_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 885 macro : BKP_CSR_TPIE_Msk (0x1UL << BKP_CSR_TPIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 886 macro : BKP_CSR_TPIE BKP_CSR_TPIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 887 macro : BKP_CSR_TEF_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 888 macro : BKP_CSR_TEF_Msk (0x1UL << BKP_CSR_TEF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 889 macro : BKP_CSR_TEF BKP_CSR_TEF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 890 macro : BKP_CSR_TIF_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 891 macro : BKP_CSR_TIF_Msk (0x1UL << BKP_CSR_TIF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 892 macro : BKP_CSR_TIF BKP_CSR_TIF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 901 macro : RCC_CR_HSION_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 902 macro : RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 903 macro : RCC_CR_HSION RCC_CR_HSION_Msk
 DW_MACRO_GNU_define_indirect - lineno : 904 macro : RCC_CR_HSIRDY_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 905 macro : RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 906 macro : RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk
 DW_MACRO_GNU_define_indirect - lineno : 907 macro : RCC_CR_HSITRIM_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 908 macro : RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 909 macro : RCC_CR_HSITRIM RCC_CR_HSITRIM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 910 macro : RCC_CR_HSICAL_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 911 macro : RCC_CR_HSICAL_Msk (0xFFUL << RCC_CR_HSICAL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 912 macro : RCC_CR_HSICAL RCC_CR_HSICAL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 913 macro : RCC_CR_HSEON_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 914 macro : RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 915 macro : RCC_CR_HSEON RCC_CR_HSEON_Msk
 DW_MACRO_GNU_define_indirect - lineno : 916 macro : RCC_CR_HSERDY_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 917 macro : RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 918 macro : RCC_CR_HSERDY RCC_CR_HSERDY_Msk
 DW_MACRO_GNU_define_indirect - lineno : 919 macro : RCC_CR_HSEBYP_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 920 macro : RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 921 macro : RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 922 macro : RCC_CR_CSSON_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 923 macro : RCC_CR_CSSON_Msk (0x1UL << RCC_CR_CSSON_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 924 macro : RCC_CR_CSSON RCC_CR_CSSON_Msk
 DW_MACRO_GNU_define_indirect - lineno : 925 macro : RCC_CR_PLLON_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 926 macro : RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 927 macro : RCC_CR_PLLON RCC_CR_PLLON_Msk
 DW_MACRO_GNU_define_indirect - lineno : 928 macro : RCC_CR_PLLRDY_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 929 macro : RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 930 macro : RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk
 DW_MACRO_GNU_define_indirect - lineno : 935 macro : RCC_CFGR_SW_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 936 macro : RCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 937 macro : RCC_CFGR_SW RCC_CFGR_SW_Msk
 DW_MACRO_GNU_define_indirect - lineno : 938 macro : RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 939 macro : RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 941 macro : RCC_CFGR_SW_HSI 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 942 macro : RCC_CFGR_SW_HSE 0x00000001U
 DW_MACRO_GNU_define_indirect - lineno : 943 macro : RCC_CFGR_SW_PLL 0x00000002U
 DW_MACRO_GNU_define_indirect - lineno : 946 macro : RCC_CFGR_SWS_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 947 macro : RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 948 macro : RCC_CFGR_SWS RCC_CFGR_SWS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 949 macro : RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 950 macro : RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 952 macro : RCC_CFGR_SWS_HSI 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 953 macro : RCC_CFGR_SWS_HSE 0x00000004U
 DW_MACRO_GNU_define_indirect - lineno : 954 macro : RCC_CFGR_SWS_PLL 0x00000008U
 DW_MACRO_GNU_define_indirect - lineno : 957 macro : RCC_CFGR_HPRE_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 958 macro : RCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 959 macro : RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 960 macro : RCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 961 macro : RCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 962 macro : RCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 963 macro : RCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 965 macro : RCC_CFGR_HPRE_DIV1 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 966 macro : RCC_CFGR_HPRE_DIV2 0x00000080U
 DW_MACRO_GNU_define_indirect - lineno : 967 macro : RCC_CFGR_HPRE_DIV4 0x00000090U
 DW_MACRO_GNU_define_indirect - lineno : 968 macro : RCC_CFGR_HPRE_DIV8 0x000000A0U
 DW_MACRO_GNU_define_indirect - lineno : 969 macro : RCC_CFGR_HPRE_DIV16 0x000000B0U
 DW_MACRO_GNU_define_indirect - lineno : 970 macro : RCC_CFGR_HPRE_DIV64 0x000000C0U
 DW_MACRO_GNU_define_indirect - lineno : 971 macro : RCC_CFGR_HPRE_DIV128 0x000000D0U
 DW_MACRO_GNU_define_indirect - lineno : 972 macro : RCC_CFGR_HPRE_DIV256 0x000000E0U
 DW_MACRO_GNU_define_indirect - lineno : 973 macro : RCC_CFGR_HPRE_DIV512 0x000000F0U
 DW_MACRO_GNU_define_indirect - lineno : 976 macro : RCC_CFGR_PPRE1_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 977 macro : RCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 978 macro : RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 979 macro : RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 980 macro : RCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 981 macro : RCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 983 macro : RCC_CFGR_PPRE1_DIV1 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 984 macro : RCC_CFGR_PPRE1_DIV2 0x00000400U
 DW_MACRO_GNU_define_indirect - lineno : 985 macro : RCC_CFGR_PPRE1_DIV4 0x00000500U
 DW_MACRO_GNU_define_indirect - lineno : 986 macro : RCC_CFGR_PPRE1_DIV8 0x00000600U
 DW_MACRO_GNU_define_indirect - lineno : 987 macro : RCC_CFGR_PPRE1_DIV16 0x00000700U
 DW_MACRO_GNU_define_indirect - lineno : 990 macro : RCC_CFGR_PPRE2_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 991 macro : RCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 992 macro : RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 993 macro : RCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 994 macro : RCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 995 macro : RCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 997 macro : RCC_CFGR_PPRE2_DIV1 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 998 macro : RCC_CFGR_PPRE2_DIV2 0x00002000U
 DW_MACRO_GNU_define_indirect - lineno : 999 macro : RCC_CFGR_PPRE2_DIV4 0x00002800U
 DW_MACRO_GNU_define_indirect - lineno : 1000 macro : RCC_CFGR_PPRE2_DIV8 0x00003000U
 DW_MACRO_GNU_define_indirect - lineno : 1001 macro : RCC_CFGR_PPRE2_DIV16 0x00003800U
 DW_MACRO_GNU_define_indirect - lineno : 1004 macro : RCC_CFGR_ADCPRE_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 1005 macro : RCC_CFGR_ADCPRE_Msk (0x3UL << RCC_CFGR_ADCPRE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1006 macro : RCC_CFGR_ADCPRE RCC_CFGR_ADCPRE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1007 macro : RCC_CFGR_ADCPRE_0 (0x1UL << RCC_CFGR_ADCPRE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1008 macro : RCC_CFGR_ADCPRE_1 (0x2UL << RCC_CFGR_ADCPRE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1010 macro : RCC_CFGR_ADCPRE_DIV2 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 1011 macro : RCC_CFGR_ADCPRE_DIV4 0x00004000U
 DW_MACRO_GNU_define_indirect - lineno : 1012 macro : RCC_CFGR_ADCPRE_DIV6 0x00008000U
 DW_MACRO_GNU_define_indirect - lineno : 1013 macro : RCC_CFGR_ADCPRE_DIV8 0x0000C000U
 DW_MACRO_GNU_define_indirect - lineno : 1015 macro : RCC_CFGR_PLLSRC_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 1016 macro : RCC_CFGR_PLLSRC_Msk (0x1UL << RCC_CFGR_PLLSRC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1017 macro : RCC_CFGR_PLLSRC RCC_CFGR_PLLSRC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1019 macro : RCC_CFGR_PLLXTPRE_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 1020 macro : RCC_CFGR_PLLXTPRE_Msk (0x1UL << RCC_CFGR_PLLXTPRE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1021 macro : RCC_CFGR_PLLXTPRE RCC_CFGR_PLLXTPRE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1024 macro : RCC_CFGR_PLLMULL_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 1025 macro : RCC_CFGR_PLLMULL_Msk (0xFUL << RCC_CFGR_PLLMULL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1026 macro : RCC_CFGR_PLLMULL RCC_CFGR_PLLMULL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1027 macro : RCC_CFGR_PLLMULL_0 (0x1UL << RCC_CFGR_PLLMULL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1028 macro : RCC_CFGR_PLLMULL_1 (0x2UL << RCC_CFGR_PLLMULL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1029 macro : RCC_CFGR_PLLMULL_2 (0x4UL << RCC_CFGR_PLLMULL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1030 macro : RCC_CFGR_PLLMULL_3 (0x8UL << RCC_CFGR_PLLMULL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1032 macro : RCC_CFGR_PLLXTPRE_HSE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 1033 macro : RCC_CFGR_PLLXTPRE_HSE_DIV2 0x00020000U
 DW_MACRO_GNU_define_indirect - lineno : 1035 macro : RCC_CFGR_PLLMULL2 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 1036 macro : RCC_CFGR_PLLMULL3_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 1037 macro : RCC_CFGR_PLLMULL3_Msk (0x1UL << RCC_CFGR_PLLMULL3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1038 macro : RCC_CFGR_PLLMULL3 RCC_CFGR_PLLMULL3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1039 macro : RCC_CFGR_PLLMULL4_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 1040 macro : RCC_CFGR_PLLMULL4_Msk (0x1UL << RCC_CFGR_PLLMULL4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1041 macro : RCC_CFGR_PLLMULL4 RCC_CFGR_PLLMULL4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1042 macro : RCC_CFGR_PLLMULL5_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 1043 macro : RCC_CFGR_PLLMULL5_Msk (0x3UL << RCC_CFGR_PLLMULL5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1044 macro : RCC_CFGR_PLLMULL5 RCC_CFGR_PLLMULL5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1045 macro : RCC_CFGR_PLLMULL6_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 1046 macro : RCC_CFGR_PLLMULL6_Msk (0x1UL << RCC_CFGR_PLLMULL6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1047 macro : RCC_CFGR_PLLMULL6 RCC_CFGR_PLLMULL6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1048 macro : RCC_CFGR_PLLMULL7_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 1049 macro : RCC_CFGR_PLLMULL7_Msk (0x5UL << RCC_CFGR_PLLMULL7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1050 macro : RCC_CFGR_PLLMULL7 RCC_CFGR_PLLMULL7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1051 macro : RCC_CFGR_PLLMULL8_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 1052 macro : RCC_CFGR_PLLMULL8_Msk (0x3UL << RCC_CFGR_PLLMULL8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1053 macro : RCC_CFGR_PLLMULL8 RCC_CFGR_PLLMULL8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1054 macro : RCC_CFGR_PLLMULL9_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 1055 macro : RCC_CFGR_PLLMULL9_Msk (0x7UL << RCC_CFGR_PLLMULL9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1056 macro : RCC_CFGR_PLLMULL9 RCC_CFGR_PLLMULL9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1057 macro : RCC_CFGR_PLLMULL10_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 1058 macro : RCC_CFGR_PLLMULL10_Msk (0x1UL << RCC_CFGR_PLLMULL10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1059 macro : RCC_CFGR_PLLMULL10 RCC_CFGR_PLLMULL10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1060 macro : RCC_CFGR_PLLMULL11_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 1061 macro : RCC_CFGR_PLLMULL11_Msk (0x9UL << RCC_CFGR_PLLMULL11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1062 macro : RCC_CFGR_PLLMULL11 RCC_CFGR_PLLMULL11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1063 macro : RCC_CFGR_PLLMULL12_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 1064 macro : RCC_CFGR_PLLMULL12_Msk (0x5UL << RCC_CFGR_PLLMULL12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1065 macro : RCC_CFGR_PLLMULL12 RCC_CFGR_PLLMULL12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1066 macro : RCC_CFGR_PLLMULL13_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 1067 macro : RCC_CFGR_PLLMULL13_Msk (0xBUL << RCC_CFGR_PLLMULL13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1068 macro : RCC_CFGR_PLLMULL13 RCC_CFGR_PLLMULL13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1069 macro : RCC_CFGR_PLLMULL14_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 1070 macro : RCC_CFGR_PLLMULL14_Msk (0x3UL << RCC_CFGR_PLLMULL14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1071 macro : RCC_CFGR_PLLMULL14 RCC_CFGR_PLLMULL14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1072 macro : RCC_CFGR_PLLMULL15_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 1073 macro : RCC_CFGR_PLLMULL15_Msk (0xDUL << RCC_CFGR_PLLMULL15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1074 macro : RCC_CFGR_PLLMULL15 RCC_CFGR_PLLMULL15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1075 macro : RCC_CFGR_PLLMULL16_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 1076 macro : RCC_CFGR_PLLMULL16_Msk (0x7UL << RCC_CFGR_PLLMULL16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1077 macro : RCC_CFGR_PLLMULL16 RCC_CFGR_PLLMULL16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1078 macro : RCC_CFGR_USBPRE_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 1079 macro : RCC_CFGR_USBPRE_Msk (0x1UL << RCC_CFGR_USBPRE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1080 macro : RCC_CFGR_USBPRE RCC_CFGR_USBPRE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1083 macro : RCC_CFGR_MCO_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 1084 macro : RCC_CFGR_MCO_Msk (0x7UL << RCC_CFGR_MCO_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1085 macro : RCC_CFGR_MCO RCC_CFGR_MCO_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1086 macro : RCC_CFGR_MCO_0 (0x1UL << RCC_CFGR_MCO_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1087 macro : RCC_CFGR_MCO_1 (0x2UL << RCC_CFGR_MCO_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1088 macro : RCC_CFGR_MCO_2 (0x4UL << RCC_CFGR_MCO_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1090 macro : RCC_CFGR_MCO_NOCLOCK 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 1091 macro : RCC_CFGR_MCO_SYSCLK 0x04000000U
 DW_MACRO_GNU_define_indirect - lineno : 1092 macro : RCC_CFGR_MCO_HSI 0x05000000U
 DW_MACRO_GNU_define_indirect - lineno : 1093 macro : RCC_CFGR_MCO_HSE 0x06000000U
 DW_MACRO_GNU_define_indirect - lineno : 1094 macro : RCC_CFGR_MCO_PLLCLK_DIV2 0x07000000U
 DW_MACRO_GNU_define_indirect - lineno : 1097 macro : RCC_CFGR_MCOSEL RCC_CFGR_MCO
 DW_MACRO_GNU_define_indirect - lineno : 1098 macro : RCC_CFGR_MCOSEL_0 RCC_CFGR_MCO_0
 DW_MACRO_GNU_define_indirect - lineno : 1099 macro : RCC_CFGR_MCOSEL_1 RCC_CFGR_MCO_1
 DW_MACRO_GNU_define_indirect - lineno : 1100 macro : RCC_CFGR_MCOSEL_2 RCC_CFGR_MCO_2
 DW_MACRO_GNU_define_indirect - lineno : 1101 macro : RCC_CFGR_MCOSEL_NOCLOCK RCC_CFGR_MCO_NOCLOCK
 DW_MACRO_GNU_define_indirect - lineno : 1102 macro : RCC_CFGR_MCOSEL_SYSCLK RCC_CFGR_MCO_SYSCLK
 DW_MACRO_GNU_define_indirect - lineno : 1103 macro : RCC_CFGR_MCOSEL_HSI RCC_CFGR_MCO_HSI
 DW_MACRO_GNU_define_indirect - lineno : 1104 macro : RCC_CFGR_MCOSEL_HSE RCC_CFGR_MCO_HSE
 DW_MACRO_GNU_define_indirect - lineno : 1105 macro : RCC_CFGR_MCOSEL_PLL_DIV2 RCC_CFGR_MCO_PLLCLK_DIV2
 DW_MACRO_GNU_define_indirect - lineno : 1108 macro : RCC_CIR_LSIRDYF_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1109 macro : RCC_CIR_LSIRDYF_Msk (0x1UL << RCC_CIR_LSIRDYF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1110 macro : RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1111 macro : RCC_CIR_LSERDYF_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 1112 macro : RCC_CIR_LSERDYF_Msk (0x1UL << RCC_CIR_LSERDYF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1113 macro : RCC_CIR_LSERDYF RCC_CIR_LSERDYF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1114 macro : RCC_CIR_HSIRDYF_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 1115 macro : RCC_CIR_HSIRDYF_Msk (0x1UL << RCC_CIR_HSIRDYF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1116 macro : RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1117 macro : RCC_CIR_HSERDYF_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 1118 macro : RCC_CIR_HSERDYF_Msk (0x1UL << RCC_CIR_HSERDYF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1119 macro : RCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1120 macro : RCC_CIR_PLLRDYF_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 1121 macro : RCC_CIR_PLLRDYF_Msk (0x1UL << RCC_CIR_PLLRDYF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1122 macro : RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1123 macro : RCC_CIR_CSSF_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 1124 macro : RCC_CIR_CSSF_Msk (0x1UL << RCC_CIR_CSSF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1125 macro : RCC_CIR_CSSF RCC_CIR_CSSF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1126 macro : RCC_CIR_LSIRDYIE_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 1127 macro : RCC_CIR_LSIRDYIE_Msk (0x1UL << RCC_CIR_LSIRDYIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1128 macro : RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1129 macro : RCC_CIR_LSERDYIE_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 1130 macro : RCC_CIR_LSERDYIE_Msk (0x1UL << RCC_CIR_LSERDYIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1131 macro : RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1132 macro : RCC_CIR_HSIRDYIE_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 1133 macro : RCC_CIR_HSIRDYIE_Msk (0x1UL << RCC_CIR_HSIRDYIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1134 macro : RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1135 macro : RCC_CIR_HSERDYIE_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 1136 macro : RCC_CIR_HSERDYIE_Msk (0x1UL << RCC_CIR_HSERDYIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1137 macro : RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1138 macro : RCC_CIR_PLLRDYIE_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 1139 macro : RCC_CIR_PLLRDYIE_Msk (0x1UL << RCC_CIR_PLLRDYIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1140 macro : RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1141 macro : RCC_CIR_LSIRDYC_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 1142 macro : RCC_CIR_LSIRDYC_Msk (0x1UL << RCC_CIR_LSIRDYC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1143 macro : RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1144 macro : RCC_CIR_LSERDYC_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 1145 macro : RCC_CIR_LSERDYC_Msk (0x1UL << RCC_CIR_LSERDYC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1146 macro : RCC_CIR_LSERDYC RCC_CIR_LSERDYC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1147 macro : RCC_CIR_HSIRDYC_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 1148 macro : RCC_CIR_HSIRDYC_Msk (0x1UL << RCC_CIR_HSIRDYC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1149 macro : RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1150 macro : RCC_CIR_HSERDYC_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 1151 macro : RCC_CIR_HSERDYC_Msk (0x1UL << RCC_CIR_HSERDYC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1152 macro : RCC_CIR_HSERDYC RCC_CIR_HSERDYC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1153 macro : RCC_CIR_PLLRDYC_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 1154 macro : RCC_CIR_PLLRDYC_Msk (0x1UL << RCC_CIR_PLLRDYC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1155 macro : RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1156 macro : RCC_CIR_CSSC_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 1157 macro : RCC_CIR_CSSC_Msk (0x1UL << RCC_CIR_CSSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1158 macro : RCC_CIR_CSSC RCC_CIR_CSSC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1162 macro : RCC_APB2RSTR_AFIORST_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1163 macro : RCC_APB2RSTR_AFIORST_Msk (0x1UL << RCC_APB2RSTR_AFIORST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1164 macro : RCC_APB2RSTR_AFIORST RCC_APB2RSTR_AFIORST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1165 macro : RCC_APB2RSTR_IOPARST_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 1166 macro : RCC_APB2RSTR_IOPARST_Msk (0x1UL << RCC_APB2RSTR_IOPARST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1167 macro : RCC_APB2RSTR_IOPARST RCC_APB2RSTR_IOPARST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1168 macro : RCC_APB2RSTR_IOPBRST_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 1169 macro : RCC_APB2RSTR_IOPBRST_Msk (0x1UL << RCC_APB2RSTR_IOPBRST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1170 macro : RCC_APB2RSTR_IOPBRST RCC_APB2RSTR_IOPBRST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1171 macro : RCC_APB2RSTR_IOPCRST_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 1172 macro : RCC_APB2RSTR_IOPCRST_Msk (0x1UL << RCC_APB2RSTR_IOPCRST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1173 macro : RCC_APB2RSTR_IOPCRST RCC_APB2RSTR_IOPCRST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1174 macro : RCC_APB2RSTR_IOPDRST_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 1175 macro : RCC_APB2RSTR_IOPDRST_Msk (0x1UL << RCC_APB2RSTR_IOPDRST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1176 macro : RCC_APB2RSTR_IOPDRST RCC_APB2RSTR_IOPDRST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1177 macro : RCC_APB2RSTR_ADC1RST_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 1178 macro : RCC_APB2RSTR_ADC1RST_Msk (0x1UL << RCC_APB2RSTR_ADC1RST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1179 macro : RCC_APB2RSTR_ADC1RST RCC_APB2RSTR_ADC1RST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1181 macro : RCC_APB2RSTR_ADC2RST_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 1182 macro : RCC_APB2RSTR_ADC2RST_Msk (0x1UL << RCC_APB2RSTR_ADC2RST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1183 macro : RCC_APB2RSTR_ADC2RST RCC_APB2RSTR_ADC2RST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1185 macro : RCC_APB2RSTR_TIM1RST_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 1186 macro : RCC_APB2RSTR_TIM1RST_Msk (0x1UL << RCC_APB2RSTR_TIM1RST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1187 macro : RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1188 macro : RCC_APB2RSTR_SPI1RST_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 1189 macro : RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1190 macro : RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1191 macro : RCC_APB2RSTR_USART1RST_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 1192 macro : RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1193 macro : RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1196 macro : RCC_APB2RSTR_IOPERST_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 1197 macro : RCC_APB2RSTR_IOPERST_Msk (0x1UL << RCC_APB2RSTR_IOPERST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1198 macro : RCC_APB2RSTR_IOPERST RCC_APB2RSTR_IOPERST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1204 macro : RCC_APB1RSTR_TIM2RST_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1205 macro : RCC_APB1RSTR_TIM2RST_Msk (0x1UL << RCC_APB1RSTR_TIM2RST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1206 macro : RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1207 macro : RCC_APB1RSTR_TIM3RST_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 1208 macro : RCC_APB1RSTR_TIM3RST_Msk (0x1UL << RCC_APB1RSTR_TIM3RST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1209 macro : RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1210 macro : RCC_APB1RSTR_WWDGRST_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 1211 macro : RCC_APB1RSTR_WWDGRST_Msk (0x1UL << RCC_APB1RSTR_WWDGRST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1212 macro : RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1213 macro : RCC_APB1RSTR_USART2RST_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 1214 macro : RCC_APB1RSTR_USART2RST_Msk (0x1UL << RCC_APB1RSTR_USART2RST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1215 macro : RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1216 macro : RCC_APB1RSTR_I2C1RST_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 1217 macro : RCC_APB1RSTR_I2C1RST_Msk (0x1UL << RCC_APB1RSTR_I2C1RST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1218 macro : RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1220 macro : RCC_APB1RSTR_CAN1RST_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 1221 macro : RCC_APB1RSTR_CAN1RST_Msk (0x1UL << RCC_APB1RSTR_CAN1RST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1222 macro : RCC_APB1RSTR_CAN1RST RCC_APB1RSTR_CAN1RST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1224 macro : RCC_APB1RSTR_BKPRST_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 1225 macro : RCC_APB1RSTR_BKPRST_Msk (0x1UL << RCC_APB1RSTR_BKPRST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1226 macro : RCC_APB1RSTR_BKPRST RCC_APB1RSTR_BKPRST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1227 macro : RCC_APB1RSTR_PWRRST_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 1228 macro : RCC_APB1RSTR_PWRRST_Msk (0x1UL << RCC_APB1RSTR_PWRRST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1229 macro : RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1231 macro : RCC_APB1RSTR_TIM4RST_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 1232 macro : RCC_APB1RSTR_TIM4RST_Msk (0x1UL << RCC_APB1RSTR_TIM4RST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1233 macro : RCC_APB1RSTR_TIM4RST RCC_APB1RSTR_TIM4RST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1234 macro : RCC_APB1RSTR_SPI2RST_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 1235 macro : RCC_APB1RSTR_SPI2RST_Msk (0x1UL << RCC_APB1RSTR_SPI2RST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1236 macro : RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1237 macro : RCC_APB1RSTR_USART3RST_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 1238 macro : RCC_APB1RSTR_USART3RST_Msk (0x1UL << RCC_APB1RSTR_USART3RST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1239 macro : RCC_APB1RSTR_USART3RST RCC_APB1RSTR_USART3RST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1240 macro : RCC_APB1RSTR_I2C2RST_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 1241 macro : RCC_APB1RSTR_I2C2RST_Msk (0x1UL << RCC_APB1RSTR_I2C2RST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1242 macro : RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1244 macro : RCC_APB1RSTR_USBRST_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 1245 macro : RCC_APB1RSTR_USBRST_Msk (0x1UL << RCC_APB1RSTR_USBRST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1246 macro : RCC_APB1RSTR_USBRST RCC_APB1RSTR_USBRST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1254 macro : RCC_AHBENR_DMA1EN_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1255 macro : RCC_AHBENR_DMA1EN_Msk (0x1UL << RCC_AHBENR_DMA1EN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1256 macro : RCC_AHBENR_DMA1EN RCC_AHBENR_DMA1EN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1257 macro : RCC_AHBENR_SRAMEN_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 1258 macro : RCC_AHBENR_SRAMEN_Msk (0x1UL << RCC_AHBENR_SRAMEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1259 macro : RCC_AHBENR_SRAMEN RCC_AHBENR_SRAMEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1260 macro : RCC_AHBENR_FLITFEN_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 1261 macro : RCC_AHBENR_FLITFEN_Msk (0x1UL << RCC_AHBENR_FLITFEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1262 macro : RCC_AHBENR_FLITFEN RCC_AHBENR_FLITFEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1263 macro : RCC_AHBENR_CRCEN_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 1264 macro : RCC_AHBENR_CRCEN_Msk (0x1UL << RCC_AHBENR_CRCEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1265 macro : RCC_AHBENR_CRCEN RCC_AHBENR_CRCEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1271 macro : RCC_APB2ENR_AFIOEN_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1272 macro : RCC_APB2ENR_AFIOEN_Msk (0x1UL << RCC_APB2ENR_AFIOEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1273 macro : RCC_APB2ENR_AFIOEN RCC_APB2ENR_AFIOEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1274 macro : RCC_APB2ENR_IOPAEN_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 1275 macro : RCC_APB2ENR_IOPAEN_Msk (0x1UL << RCC_APB2ENR_IOPAEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1276 macro : RCC_APB2ENR_IOPAEN RCC_APB2ENR_IOPAEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1277 macro : RCC_APB2ENR_IOPBEN_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 1278 macro : RCC_APB2ENR_IOPBEN_Msk (0x1UL << RCC_APB2ENR_IOPBEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1279 macro : RCC_APB2ENR_IOPBEN RCC_APB2ENR_IOPBEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1280 macro : RCC_APB2ENR_IOPCEN_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 1281 macro : RCC_APB2ENR_IOPCEN_Msk (0x1UL << RCC_APB2ENR_IOPCEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1282 macro : RCC_APB2ENR_IOPCEN RCC_APB2ENR_IOPCEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1283 macro : RCC_APB2ENR_IOPDEN_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 1284 macro : RCC_APB2ENR_IOPDEN_Msk (0x1UL << RCC_APB2ENR_IOPDEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1285 macro : RCC_APB2ENR_IOPDEN RCC_APB2ENR_IOPDEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1286 macro : RCC_APB2ENR_ADC1EN_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 1287 macro : RCC_APB2ENR_ADC1EN_Msk (0x1UL << RCC_APB2ENR_ADC1EN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1288 macro : RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADC1EN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1290 macro : RCC_APB2ENR_ADC2EN_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 1291 macro : RCC_APB2ENR_ADC2EN_Msk (0x1UL << RCC_APB2ENR_ADC2EN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1292 macro : RCC_APB2ENR_ADC2EN RCC_APB2ENR_ADC2EN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1294 macro : RCC_APB2ENR_TIM1EN_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 1295 macro : RCC_APB2ENR_TIM1EN_Msk (0x1UL << RCC_APB2ENR_TIM1EN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1296 macro : RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1297 macro : RCC_APB2ENR_SPI1EN_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 1298 macro : RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1299 macro : RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1300 macro : RCC_APB2ENR_USART1EN_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 1301 macro : RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1302 macro : RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1305 macro : RCC_APB2ENR_IOPEEN_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 1306 macro : RCC_APB2ENR_IOPEEN_Msk (0x1UL << RCC_APB2ENR_IOPEEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1307 macro : RCC_APB2ENR_IOPEEN RCC_APB2ENR_IOPEEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1313 macro : RCC_APB1ENR_TIM2EN_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1314 macro : RCC_APB1ENR_TIM2EN_Msk (0x1UL << RCC_APB1ENR_TIM2EN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1315 macro : RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1316 macro : RCC_APB1ENR_TIM3EN_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 1317 macro : RCC_APB1ENR_TIM3EN_Msk (0x1UL << RCC_APB1ENR_TIM3EN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1318 macro : RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1319 macro : RCC_APB1ENR_WWDGEN_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 1320 macro : RCC_APB1ENR_WWDGEN_Msk (0x1UL << RCC_APB1ENR_WWDGEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1321 macro : RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1322 macro : RCC_APB1ENR_USART2EN_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 1323 macro : RCC_APB1ENR_USART2EN_Msk (0x1UL << RCC_APB1ENR_USART2EN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1324 macro : RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1325 macro : RCC_APB1ENR_I2C1EN_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 1326 macro : RCC_APB1ENR_I2C1EN_Msk (0x1UL << RCC_APB1ENR_I2C1EN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1327 macro : RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1329 macro : RCC_APB1ENR_CAN1EN_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 1330 macro : RCC_APB1ENR_CAN1EN_Msk (0x1UL << RCC_APB1ENR_CAN1EN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1331 macro : RCC_APB1ENR_CAN1EN RCC_APB1ENR_CAN1EN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1333 macro : RCC_APB1ENR_BKPEN_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 1334 macro : RCC_APB1ENR_BKPEN_Msk (0x1UL << RCC_APB1ENR_BKPEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1335 macro : RCC_APB1ENR_BKPEN RCC_APB1ENR_BKPEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1336 macro : RCC_APB1ENR_PWREN_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 1337 macro : RCC_APB1ENR_PWREN_Msk (0x1UL << RCC_APB1ENR_PWREN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1338 macro : RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1340 macro : RCC_APB1ENR_TIM4EN_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 1341 macro : RCC_APB1ENR_TIM4EN_Msk (0x1UL << RCC_APB1ENR_TIM4EN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1342 macro : RCC_APB1ENR_TIM4EN RCC_APB1ENR_TIM4EN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1343 macro : RCC_APB1ENR_SPI2EN_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 1344 macro : RCC_APB1ENR_SPI2EN_Msk (0x1UL << RCC_APB1ENR_SPI2EN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1345 macro : RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1346 macro : RCC_APB1ENR_USART3EN_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 1347 macro : RCC_APB1ENR_USART3EN_Msk (0x1UL << RCC_APB1ENR_USART3EN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1348 macro : RCC_APB1ENR_USART3EN RCC_APB1ENR_USART3EN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1349 macro : RCC_APB1ENR_I2C2EN_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 1350 macro : RCC_APB1ENR_I2C2EN_Msk (0x1UL << RCC_APB1ENR_I2C2EN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1351 macro : RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1353 macro : RCC_APB1ENR_USBEN_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 1354 macro : RCC_APB1ENR_USBEN_Msk (0x1UL << RCC_APB1ENR_USBEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1355 macro : RCC_APB1ENR_USBEN RCC_APB1ENR_USBEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1363 macro : RCC_BDCR_LSEON_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1364 macro : RCC_BDCR_LSEON_Msk (0x1UL << RCC_BDCR_LSEON_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1365 macro : RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1366 macro : RCC_BDCR_LSERDY_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 1367 macro : RCC_BDCR_LSERDY_Msk (0x1UL << RCC_BDCR_LSERDY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1368 macro : RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1369 macro : RCC_BDCR_LSEBYP_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 1370 macro : RCC_BDCR_LSEBYP_Msk (0x1UL << RCC_BDCR_LSEBYP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1371 macro : RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1373 macro : RCC_BDCR_RTCSEL_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 1374 macro : RCC_BDCR_RTCSEL_Msk (0x3UL << RCC_BDCR_RTCSEL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1375 macro : RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1376 macro : RCC_BDCR_RTCSEL_0 (0x1UL << RCC_BDCR_RTCSEL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1377 macro : RCC_BDCR_RTCSEL_1 (0x2UL << RCC_BDCR_RTCSEL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1380 macro : RCC_BDCR_RTCSEL_NOCLOCK 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 1381 macro : RCC_BDCR_RTCSEL_LSE 0x00000100U
 DW_MACRO_GNU_define_indirect - lineno : 1382 macro : RCC_BDCR_RTCSEL_LSI 0x00000200U
 DW_MACRO_GNU_define_indirect - lineno : 1383 macro : RCC_BDCR_RTCSEL_HSE 0x00000300U
 DW_MACRO_GNU_define_indirect - lineno : 1385 macro : RCC_BDCR_RTCEN_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 1386 macro : RCC_BDCR_RTCEN_Msk (0x1UL << RCC_BDCR_RTCEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1387 macro : RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1388 macro : RCC_BDCR_BDRST_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 1389 macro : RCC_BDCR_BDRST_Msk (0x1UL << RCC_BDCR_BDRST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1390 macro : RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1393 macro : RCC_CSR_LSION_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1394 macro : RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1395 macro : RCC_CSR_LSION RCC_CSR_LSION_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1396 macro : RCC_CSR_LSIRDY_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 1397 macro : RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1398 macro : RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1399 macro : RCC_CSR_RMVF_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 1400 macro : RCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1401 macro : RCC_CSR_RMVF RCC_CSR_RMVF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1402 macro : RCC_CSR_PINRSTF_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 1403 macro : RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1404 macro : RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1405 macro : RCC_CSR_PORRSTF_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 1406 macro : RCC_CSR_PORRSTF_Msk (0x1UL << RCC_CSR_PORRSTF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1407 macro : RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1408 macro : RCC_CSR_SFTRSTF_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 1409 macro : RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1410 macro : RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1411 macro : RCC_CSR_IWDGRSTF_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 1412 macro : RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1413 macro : RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1414 macro : RCC_CSR_WWDGRSTF_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 1415 macro : RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1416 macro : RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1417 macro : RCC_CSR_LPWRRSTF_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 1418 macro : RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1419 macro : RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1430 macro : GPIO_CRL_MODE_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1431 macro : GPIO_CRL_MODE_Msk (0x33333333UL << GPIO_CRL_MODE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1432 macro : GPIO_CRL_MODE GPIO_CRL_MODE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1434 macro : GPIO_CRL_MODE0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1435 macro : GPIO_CRL_MODE0_Msk (0x3UL << GPIO_CRL_MODE0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1436 macro : GPIO_CRL_MODE0 GPIO_CRL_MODE0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1437 macro : GPIO_CRL_MODE0_0 (0x1UL << GPIO_CRL_MODE0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1438 macro : GPIO_CRL_MODE0_1 (0x2UL << GPIO_CRL_MODE0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1440 macro : GPIO_CRL_MODE1_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 1441 macro : GPIO_CRL_MODE1_Msk (0x3UL << GPIO_CRL_MODE1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1442 macro : GPIO_CRL_MODE1 GPIO_CRL_MODE1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1443 macro : GPIO_CRL_MODE1_0 (0x1UL << GPIO_CRL_MODE1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1444 macro : GPIO_CRL_MODE1_1 (0x2UL << GPIO_CRL_MODE1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1446 macro : GPIO_CRL_MODE2_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 1447 macro : GPIO_CRL_MODE2_Msk (0x3UL << GPIO_CRL_MODE2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1448 macro : GPIO_CRL_MODE2 GPIO_CRL_MODE2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1449 macro : GPIO_CRL_MODE2_0 (0x1UL << GPIO_CRL_MODE2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1450 macro : GPIO_CRL_MODE2_1 (0x2UL << GPIO_CRL_MODE2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1452 macro : GPIO_CRL_MODE3_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 1453 macro : GPIO_CRL_MODE3_Msk (0x3UL << GPIO_CRL_MODE3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1454 macro : GPIO_CRL_MODE3 GPIO_CRL_MODE3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1455 macro : GPIO_CRL_MODE3_0 (0x1UL << GPIO_CRL_MODE3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1456 macro : GPIO_CRL_MODE3_1 (0x2UL << GPIO_CRL_MODE3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1458 macro : GPIO_CRL_MODE4_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 1459 macro : GPIO_CRL_MODE4_Msk (0x3UL << GPIO_CRL_MODE4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1460 macro : GPIO_CRL_MODE4 GPIO_CRL_MODE4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1461 macro : GPIO_CRL_MODE4_0 (0x1UL << GPIO_CRL_MODE4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1462 macro : GPIO_CRL_MODE4_1 (0x2UL << GPIO_CRL_MODE4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1464 macro : GPIO_CRL_MODE5_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 1465 macro : GPIO_CRL_MODE5_Msk (0x3UL << GPIO_CRL_MODE5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1466 macro : GPIO_CRL_MODE5 GPIO_CRL_MODE5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1467 macro : GPIO_CRL_MODE5_0 (0x1UL << GPIO_CRL_MODE5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1468 macro : GPIO_CRL_MODE5_1 (0x2UL << GPIO_CRL_MODE5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1470 macro : GPIO_CRL_MODE6_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 1471 macro : GPIO_CRL_MODE6_Msk (0x3UL << GPIO_CRL_MODE6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1472 macro : GPIO_CRL_MODE6 GPIO_CRL_MODE6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1473 macro : GPIO_CRL_MODE6_0 (0x1UL << GPIO_CRL_MODE6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1474 macro : GPIO_CRL_MODE6_1 (0x2UL << GPIO_CRL_MODE6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1476 macro : GPIO_CRL_MODE7_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 1477 macro : GPIO_CRL_MODE7_Msk (0x3UL << GPIO_CRL_MODE7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1478 macro : GPIO_CRL_MODE7 GPIO_CRL_MODE7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1479 macro : GPIO_CRL_MODE7_0 (0x1UL << GPIO_CRL_MODE7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1480 macro : GPIO_CRL_MODE7_1 (0x2UL << GPIO_CRL_MODE7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1482 macro : GPIO_CRL_CNF_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 1483 macro : GPIO_CRL_CNF_Msk (0x33333333UL << GPIO_CRL_CNF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1484 macro : GPIO_CRL_CNF GPIO_CRL_CNF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1486 macro : GPIO_CRL_CNF0_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 1487 macro : GPIO_CRL_CNF0_Msk (0x3UL << GPIO_CRL_CNF0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1488 macro : GPIO_CRL_CNF0 GPIO_CRL_CNF0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1489 macro : GPIO_CRL_CNF0_0 (0x1UL << GPIO_CRL_CNF0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1490 macro : GPIO_CRL_CNF0_1 (0x2UL << GPIO_CRL_CNF0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1492 macro : GPIO_CRL_CNF1_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 1493 macro : GPIO_CRL_CNF1_Msk (0x3UL << GPIO_CRL_CNF1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1494 macro : GPIO_CRL_CNF1 GPIO_CRL_CNF1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1495 macro : GPIO_CRL_CNF1_0 (0x1UL << GPIO_CRL_CNF1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1496 macro : GPIO_CRL_CNF1_1 (0x2UL << GPIO_CRL_CNF1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1498 macro : GPIO_CRL_CNF2_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 1499 macro : GPIO_CRL_CNF2_Msk (0x3UL << GPIO_CRL_CNF2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1500 macro : GPIO_CRL_CNF2 GPIO_CRL_CNF2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1501 macro : GPIO_CRL_CNF2_0 (0x1UL << GPIO_CRL_CNF2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1502 macro : GPIO_CRL_CNF2_1 (0x2UL << GPIO_CRL_CNF2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1504 macro : GPIO_CRL_CNF3_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 1505 macro : GPIO_CRL_CNF3_Msk (0x3UL << GPIO_CRL_CNF3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1506 macro : GPIO_CRL_CNF3 GPIO_CRL_CNF3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1507 macro : GPIO_CRL_CNF3_0 (0x1UL << GPIO_CRL_CNF3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1508 macro : GPIO_CRL_CNF3_1 (0x2UL << GPIO_CRL_CNF3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1510 macro : GPIO_CRL_CNF4_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 1511 macro : GPIO_CRL_CNF4_Msk (0x3UL << GPIO_CRL_CNF4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1512 macro : GPIO_CRL_CNF4 GPIO_CRL_CNF4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1513 macro : GPIO_CRL_CNF4_0 (0x1UL << GPIO_CRL_CNF4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1514 macro : GPIO_CRL_CNF4_1 (0x2UL << GPIO_CRL_CNF4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1516 macro : GPIO_CRL_CNF5_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 1517 macro : GPIO_CRL_CNF5_Msk (0x3UL << GPIO_CRL_CNF5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1518 macro : GPIO_CRL_CNF5 GPIO_CRL_CNF5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1519 macro : GPIO_CRL_CNF5_0 (0x1UL << GPIO_CRL_CNF5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1520 macro : GPIO_CRL_CNF5_1 (0x2UL << GPIO_CRL_CNF5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1522 macro : GPIO_CRL_CNF6_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 1523 macro : GPIO_CRL_CNF6_Msk (0x3UL << GPIO_CRL_CNF6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1524 macro : GPIO_CRL_CNF6 GPIO_CRL_CNF6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1525 macro : GPIO_CRL_CNF6_0 (0x1UL << GPIO_CRL_CNF6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1526 macro : GPIO_CRL_CNF6_1 (0x2UL << GPIO_CRL_CNF6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1528 macro : GPIO_CRL_CNF7_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 1529 macro : GPIO_CRL_CNF7_Msk (0x3UL << GPIO_CRL_CNF7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1530 macro : GPIO_CRL_CNF7 GPIO_CRL_CNF7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1531 macro : GPIO_CRL_CNF7_0 (0x1UL << GPIO_CRL_CNF7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1532 macro : GPIO_CRL_CNF7_1 (0x2UL << GPIO_CRL_CNF7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1535 macro : GPIO_CRH_MODE_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1536 macro : GPIO_CRH_MODE_Msk (0x33333333UL << GPIO_CRH_MODE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1537 macro : GPIO_CRH_MODE GPIO_CRH_MODE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1539 macro : GPIO_CRH_MODE8_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1540 macro : GPIO_CRH_MODE8_Msk (0x3UL << GPIO_CRH_MODE8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1541 macro : GPIO_CRH_MODE8 GPIO_CRH_MODE8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1542 macro : GPIO_CRH_MODE8_0 (0x1UL << GPIO_CRH_MODE8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1543 macro : GPIO_CRH_MODE8_1 (0x2UL << GPIO_CRH_MODE8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1545 macro : GPIO_CRH_MODE9_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 1546 macro : GPIO_CRH_MODE9_Msk (0x3UL << GPIO_CRH_MODE9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1547 macro : GPIO_CRH_MODE9 GPIO_CRH_MODE9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1548 macro : GPIO_CRH_MODE9_0 (0x1UL << GPIO_CRH_MODE9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1549 macro : GPIO_CRH_MODE9_1 (0x2UL << GPIO_CRH_MODE9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1551 macro : GPIO_CRH_MODE10_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 1552 macro : GPIO_CRH_MODE10_Msk (0x3UL << GPIO_CRH_MODE10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1553 macro : GPIO_CRH_MODE10 GPIO_CRH_MODE10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1554 macro : GPIO_CRH_MODE10_0 (0x1UL << GPIO_CRH_MODE10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1555 macro : GPIO_CRH_MODE10_1 (0x2UL << GPIO_CRH_MODE10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1557 macro : GPIO_CRH_MODE11_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 1558 macro : GPIO_CRH_MODE11_Msk (0x3UL << GPIO_CRH_MODE11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1559 macro : GPIO_CRH_MODE11 GPIO_CRH_MODE11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1560 macro : GPIO_CRH_MODE11_0 (0x1UL << GPIO_CRH_MODE11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1561 macro : GPIO_CRH_MODE11_1 (0x2UL << GPIO_CRH_MODE11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1563 macro : GPIO_CRH_MODE12_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 1564 macro : GPIO_CRH_MODE12_Msk (0x3UL << GPIO_CRH_MODE12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1565 macro : GPIO_CRH_MODE12 GPIO_CRH_MODE12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1566 macro : GPIO_CRH_MODE12_0 (0x1UL << GPIO_CRH_MODE12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1567 macro : GPIO_CRH_MODE12_1 (0x2UL << GPIO_CRH_MODE12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1569 macro : GPIO_CRH_MODE13_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 1570 macro : GPIO_CRH_MODE13_Msk (0x3UL << GPIO_CRH_MODE13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1571 macro : GPIO_CRH_MODE13 GPIO_CRH_MODE13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1572 macro : GPIO_CRH_MODE13_0 (0x1UL << GPIO_CRH_MODE13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1573 macro : GPIO_CRH_MODE13_1 (0x2UL << GPIO_CRH_MODE13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1575 macro : GPIO_CRH_MODE14_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 1576 macro : GPIO_CRH_MODE14_Msk (0x3UL << GPIO_CRH_MODE14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1577 macro : GPIO_CRH_MODE14 GPIO_CRH_MODE14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1578 macro : GPIO_CRH_MODE14_0 (0x1UL << GPIO_CRH_MODE14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1579 macro : GPIO_CRH_MODE14_1 (0x2UL << GPIO_CRH_MODE14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1581 macro : GPIO_CRH_MODE15_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 1582 macro : GPIO_CRH_MODE15_Msk (0x3UL << GPIO_CRH_MODE15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1583 macro : GPIO_CRH_MODE15 GPIO_CRH_MODE15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1584 macro : GPIO_CRH_MODE15_0 (0x1UL << GPIO_CRH_MODE15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1585 macro : GPIO_CRH_MODE15_1 (0x2UL << GPIO_CRH_MODE15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1587 macro : GPIO_CRH_CNF_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 1588 macro : GPIO_CRH_CNF_Msk (0x33333333UL << GPIO_CRH_CNF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1589 macro : GPIO_CRH_CNF GPIO_CRH_CNF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1591 macro : GPIO_CRH_CNF8_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 1592 macro : GPIO_CRH_CNF8_Msk (0x3UL << GPIO_CRH_CNF8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1593 macro : GPIO_CRH_CNF8 GPIO_CRH_CNF8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1594 macro : GPIO_CRH_CNF8_0 (0x1UL << GPIO_CRH_CNF8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1595 macro : GPIO_CRH_CNF8_1 (0x2UL << GPIO_CRH_CNF8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1597 macro : GPIO_CRH_CNF9_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 1598 macro : GPIO_CRH_CNF9_Msk (0x3UL << GPIO_CRH_CNF9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1599 macro : GPIO_CRH_CNF9 GPIO_CRH_CNF9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1600 macro : GPIO_CRH_CNF9_0 (0x1UL << GPIO_CRH_CNF9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1601 macro : GPIO_CRH_CNF9_1 (0x2UL << GPIO_CRH_CNF9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1603 macro : GPIO_CRH_CNF10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 1604 macro : GPIO_CRH_CNF10_Msk (0x3UL << GPIO_CRH_CNF10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1605 macro : GPIO_CRH_CNF10 GPIO_CRH_CNF10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1606 macro : GPIO_CRH_CNF10_0 (0x1UL << GPIO_CRH_CNF10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1607 macro : GPIO_CRH_CNF10_1 (0x2UL << GPIO_CRH_CNF10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1609 macro : GPIO_CRH_CNF11_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 1610 macro : GPIO_CRH_CNF11_Msk (0x3UL << GPIO_CRH_CNF11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1611 macro : GPIO_CRH_CNF11 GPIO_CRH_CNF11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1612 macro : GPIO_CRH_CNF11_0 (0x1UL << GPIO_CRH_CNF11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1613 macro : GPIO_CRH_CNF11_1 (0x2UL << GPIO_CRH_CNF11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1615 macro : GPIO_CRH_CNF12_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 1616 macro : GPIO_CRH_CNF12_Msk (0x3UL << GPIO_CRH_CNF12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1617 macro : GPIO_CRH_CNF12 GPIO_CRH_CNF12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1618 macro : GPIO_CRH_CNF12_0 (0x1UL << GPIO_CRH_CNF12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1619 macro : GPIO_CRH_CNF12_1 (0x2UL << GPIO_CRH_CNF12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1621 macro : GPIO_CRH_CNF13_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 1622 macro : GPIO_CRH_CNF13_Msk (0x3UL << GPIO_CRH_CNF13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1623 macro : GPIO_CRH_CNF13 GPIO_CRH_CNF13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1624 macro : GPIO_CRH_CNF13_0 (0x1UL << GPIO_CRH_CNF13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1625 macro : GPIO_CRH_CNF13_1 (0x2UL << GPIO_CRH_CNF13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1627 macro : GPIO_CRH_CNF14_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 1628 macro : GPIO_CRH_CNF14_Msk (0x3UL << GPIO_CRH_CNF14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1629 macro : GPIO_CRH_CNF14 GPIO_CRH_CNF14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1630 macro : GPIO_CRH_CNF14_0 (0x1UL << GPIO_CRH_CNF14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1631 macro : GPIO_CRH_CNF14_1 (0x2UL << GPIO_CRH_CNF14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1633 macro : GPIO_CRH_CNF15_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 1634 macro : GPIO_CRH_CNF15_Msk (0x3UL << GPIO_CRH_CNF15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1635 macro : GPIO_CRH_CNF15 GPIO_CRH_CNF15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1636 macro : GPIO_CRH_CNF15_0 (0x1UL << GPIO_CRH_CNF15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1637 macro : GPIO_CRH_CNF15_1 (0x2UL << GPIO_CRH_CNF15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1640 macro : GPIO_IDR_IDR0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1641 macro : GPIO_IDR_IDR0_Msk (0x1UL << GPIO_IDR_IDR0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1642 macro : GPIO_IDR_IDR0 GPIO_IDR_IDR0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1643 macro : GPIO_IDR_IDR1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 1644 macro : GPIO_IDR_IDR1_Msk (0x1UL << GPIO_IDR_IDR1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1645 macro : GPIO_IDR_IDR1 GPIO_IDR_IDR1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1646 macro : GPIO_IDR_IDR2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 1647 macro : GPIO_IDR_IDR2_Msk (0x1UL << GPIO_IDR_IDR2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1648 macro : GPIO_IDR_IDR2 GPIO_IDR_IDR2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1649 macro : GPIO_IDR_IDR3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 1650 macro : GPIO_IDR_IDR3_Msk (0x1UL << GPIO_IDR_IDR3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1651 macro : GPIO_IDR_IDR3 GPIO_IDR_IDR3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1652 macro : GPIO_IDR_IDR4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 1653 macro : GPIO_IDR_IDR4_Msk (0x1UL << GPIO_IDR_IDR4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1654 macro : GPIO_IDR_IDR4 GPIO_IDR_IDR4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1655 macro : GPIO_IDR_IDR5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 1656 macro : GPIO_IDR_IDR5_Msk (0x1UL << GPIO_IDR_IDR5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1657 macro : GPIO_IDR_IDR5 GPIO_IDR_IDR5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1658 macro : GPIO_IDR_IDR6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 1659 macro : GPIO_IDR_IDR6_Msk (0x1UL << GPIO_IDR_IDR6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1660 macro : GPIO_IDR_IDR6 GPIO_IDR_IDR6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1661 macro : GPIO_IDR_IDR7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 1662 macro : GPIO_IDR_IDR7_Msk (0x1UL << GPIO_IDR_IDR7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1663 macro : GPIO_IDR_IDR7 GPIO_IDR_IDR7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1664 macro : GPIO_IDR_IDR8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 1665 macro : GPIO_IDR_IDR8_Msk (0x1UL << GPIO_IDR_IDR8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1666 macro : GPIO_IDR_IDR8 GPIO_IDR_IDR8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1667 macro : GPIO_IDR_IDR9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 1668 macro : GPIO_IDR_IDR9_Msk (0x1UL << GPIO_IDR_IDR9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1669 macro : GPIO_IDR_IDR9 GPIO_IDR_IDR9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1670 macro : GPIO_IDR_IDR10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 1671 macro : GPIO_IDR_IDR10_Msk (0x1UL << GPIO_IDR_IDR10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1672 macro : GPIO_IDR_IDR10 GPIO_IDR_IDR10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1673 macro : GPIO_IDR_IDR11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 1674 macro : GPIO_IDR_IDR11_Msk (0x1UL << GPIO_IDR_IDR11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1675 macro : GPIO_IDR_IDR11 GPIO_IDR_IDR11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1676 macro : GPIO_IDR_IDR12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 1677 macro : GPIO_IDR_IDR12_Msk (0x1UL << GPIO_IDR_IDR12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1678 macro : GPIO_IDR_IDR12 GPIO_IDR_IDR12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1679 macro : GPIO_IDR_IDR13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 1680 macro : GPIO_IDR_IDR13_Msk (0x1UL << GPIO_IDR_IDR13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1681 macro : GPIO_IDR_IDR13 GPIO_IDR_IDR13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1682 macro : GPIO_IDR_IDR14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 1683 macro : GPIO_IDR_IDR14_Msk (0x1UL << GPIO_IDR_IDR14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1684 macro : GPIO_IDR_IDR14 GPIO_IDR_IDR14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1685 macro : GPIO_IDR_IDR15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 1686 macro : GPIO_IDR_IDR15_Msk (0x1UL << GPIO_IDR_IDR15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1687 macro : GPIO_IDR_IDR15 GPIO_IDR_IDR15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1690 macro : GPIO_ODR_ODR0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1691 macro : GPIO_ODR_ODR0_Msk (0x1UL << GPIO_ODR_ODR0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1692 macro : GPIO_ODR_ODR0 GPIO_ODR_ODR0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1693 macro : GPIO_ODR_ODR1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 1694 macro : GPIO_ODR_ODR1_Msk (0x1UL << GPIO_ODR_ODR1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1695 macro : GPIO_ODR_ODR1 GPIO_ODR_ODR1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1696 macro : GPIO_ODR_ODR2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 1697 macro : GPIO_ODR_ODR2_Msk (0x1UL << GPIO_ODR_ODR2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1698 macro : GPIO_ODR_ODR2 GPIO_ODR_ODR2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1699 macro : GPIO_ODR_ODR3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 1700 macro : GPIO_ODR_ODR3_Msk (0x1UL << GPIO_ODR_ODR3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1701 macro : GPIO_ODR_ODR3 GPIO_ODR_ODR3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1702 macro : GPIO_ODR_ODR4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 1703 macro : GPIO_ODR_ODR4_Msk (0x1UL << GPIO_ODR_ODR4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1704 macro : GPIO_ODR_ODR4 GPIO_ODR_ODR4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1705 macro : GPIO_ODR_ODR5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 1706 macro : GPIO_ODR_ODR5_Msk (0x1UL << GPIO_ODR_ODR5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1707 macro : GPIO_ODR_ODR5 GPIO_ODR_ODR5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1708 macro : GPIO_ODR_ODR6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 1709 macro : GPIO_ODR_ODR6_Msk (0x1UL << GPIO_ODR_ODR6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1710 macro : GPIO_ODR_ODR6 GPIO_ODR_ODR6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1711 macro : GPIO_ODR_ODR7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 1712 macro : GPIO_ODR_ODR7_Msk (0x1UL << GPIO_ODR_ODR7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1713 macro : GPIO_ODR_ODR7 GPIO_ODR_ODR7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1714 macro : GPIO_ODR_ODR8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 1715 macro : GPIO_ODR_ODR8_Msk (0x1UL << GPIO_ODR_ODR8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1716 macro : GPIO_ODR_ODR8 GPIO_ODR_ODR8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1717 macro : GPIO_ODR_ODR9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 1718 macro : GPIO_ODR_ODR9_Msk (0x1UL << GPIO_ODR_ODR9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1719 macro : GPIO_ODR_ODR9 GPIO_ODR_ODR9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1720 macro : GPIO_ODR_ODR10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 1721 macro : GPIO_ODR_ODR10_Msk (0x1UL << GPIO_ODR_ODR10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1722 macro : GPIO_ODR_ODR10 GPIO_ODR_ODR10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1723 macro : GPIO_ODR_ODR11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 1724 macro : GPIO_ODR_ODR11_Msk (0x1UL << GPIO_ODR_ODR11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1725 macro : GPIO_ODR_ODR11 GPIO_ODR_ODR11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1726 macro : GPIO_ODR_ODR12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 1727 macro : GPIO_ODR_ODR12_Msk (0x1UL << GPIO_ODR_ODR12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1728 macro : GPIO_ODR_ODR12 GPIO_ODR_ODR12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1729 macro : GPIO_ODR_ODR13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 1730 macro : GPIO_ODR_ODR13_Msk (0x1UL << GPIO_ODR_ODR13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1731 macro : GPIO_ODR_ODR13 GPIO_ODR_ODR13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1732 macro : GPIO_ODR_ODR14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 1733 macro : GPIO_ODR_ODR14_Msk (0x1UL << GPIO_ODR_ODR14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1734 macro : GPIO_ODR_ODR14 GPIO_ODR_ODR14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1735 macro : GPIO_ODR_ODR15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 1736 macro : GPIO_ODR_ODR15_Msk (0x1UL << GPIO_ODR_ODR15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1737 macro : GPIO_ODR_ODR15 GPIO_ODR_ODR15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1740 macro : GPIO_BSRR_BS0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1741 macro : GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1742 macro : GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1743 macro : GPIO_BSRR_BS1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 1744 macro : GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1745 macro : GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1746 macro : GPIO_BSRR_BS2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 1747 macro : GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1748 macro : GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1749 macro : GPIO_BSRR_BS3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 1750 macro : GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1751 macro : GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1752 macro : GPIO_BSRR_BS4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 1753 macro : GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1754 macro : GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1755 macro : GPIO_BSRR_BS5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 1756 macro : GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1757 macro : GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1758 macro : GPIO_BSRR_BS6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 1759 macro : GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1760 macro : GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1761 macro : GPIO_BSRR_BS7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 1762 macro : GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1763 macro : GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1764 macro : GPIO_BSRR_BS8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 1765 macro : GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1766 macro : GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1767 macro : GPIO_BSRR_BS9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 1768 macro : GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1769 macro : GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1770 macro : GPIO_BSRR_BS10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 1771 macro : GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1772 macro : GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1773 macro : GPIO_BSRR_BS11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 1774 macro : GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1775 macro : GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1776 macro : GPIO_BSRR_BS12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 1777 macro : GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1778 macro : GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1779 macro : GPIO_BSRR_BS13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 1780 macro : GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1781 macro : GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1782 macro : GPIO_BSRR_BS14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 1783 macro : GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1784 macro : GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1785 macro : GPIO_BSRR_BS15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 1786 macro : GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1787 macro : GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1789 macro : GPIO_BSRR_BR0_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 1790 macro : GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1791 macro : GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1792 macro : GPIO_BSRR_BR1_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 1793 macro : GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1794 macro : GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1795 macro : GPIO_BSRR_BR2_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 1796 macro : GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1797 macro : GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1798 macro : GPIO_BSRR_BR3_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 1799 macro : GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1800 macro : GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1801 macro : GPIO_BSRR_BR4_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 1802 macro : GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1803 macro : GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1804 macro : GPIO_BSRR_BR5_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 1805 macro : GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1806 macro : GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1807 macro : GPIO_BSRR_BR6_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 1808 macro : GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1809 macro : GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1810 macro : GPIO_BSRR_BR7_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 1811 macro : GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1812 macro : GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1813 macro : GPIO_BSRR_BR8_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 1814 macro : GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1815 macro : GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1816 macro : GPIO_BSRR_BR9_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 1817 macro : GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1818 macro : GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1819 macro : GPIO_BSRR_BR10_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 1820 macro : GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1821 macro : GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1822 macro : GPIO_BSRR_BR11_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 1823 macro : GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1824 macro : GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1825 macro : GPIO_BSRR_BR12_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 1826 macro : GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1827 macro : GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1828 macro : GPIO_BSRR_BR13_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 1829 macro : GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1830 macro : GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1831 macro : GPIO_BSRR_BR14_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 1832 macro : GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1833 macro : GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1834 macro : GPIO_BSRR_BR15_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 1835 macro : GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1836 macro : GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1839 macro : GPIO_BRR_BR0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1840 macro : GPIO_BRR_BR0_Msk (0x1UL << GPIO_BRR_BR0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1841 macro : GPIO_BRR_BR0 GPIO_BRR_BR0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1842 macro : GPIO_BRR_BR1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 1843 macro : GPIO_BRR_BR1_Msk (0x1UL << GPIO_BRR_BR1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1844 macro : GPIO_BRR_BR1 GPIO_BRR_BR1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1845 macro : GPIO_BRR_BR2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 1846 macro : GPIO_BRR_BR2_Msk (0x1UL << GPIO_BRR_BR2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1847 macro : GPIO_BRR_BR2 GPIO_BRR_BR2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1848 macro : GPIO_BRR_BR3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 1849 macro : GPIO_BRR_BR3_Msk (0x1UL << GPIO_BRR_BR3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1850 macro : GPIO_BRR_BR3 GPIO_BRR_BR3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1851 macro : GPIO_BRR_BR4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 1852 macro : GPIO_BRR_BR4_Msk (0x1UL << GPIO_BRR_BR4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1853 macro : GPIO_BRR_BR4 GPIO_BRR_BR4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1854 macro : GPIO_BRR_BR5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 1855 macro : GPIO_BRR_BR5_Msk (0x1UL << GPIO_BRR_BR5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1856 macro : GPIO_BRR_BR5 GPIO_BRR_BR5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1857 macro : GPIO_BRR_BR6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 1858 macro : GPIO_BRR_BR6_Msk (0x1UL << GPIO_BRR_BR6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1859 macro : GPIO_BRR_BR6 GPIO_BRR_BR6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1860 macro : GPIO_BRR_BR7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 1861 macro : GPIO_BRR_BR7_Msk (0x1UL << GPIO_BRR_BR7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1862 macro : GPIO_BRR_BR7 GPIO_BRR_BR7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1863 macro : GPIO_BRR_BR8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 1864 macro : GPIO_BRR_BR8_Msk (0x1UL << GPIO_BRR_BR8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1865 macro : GPIO_BRR_BR8 GPIO_BRR_BR8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1866 macro : GPIO_BRR_BR9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 1867 macro : GPIO_BRR_BR9_Msk (0x1UL << GPIO_BRR_BR9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1868 macro : GPIO_BRR_BR9 GPIO_BRR_BR9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1869 macro : GPIO_BRR_BR10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 1870 macro : GPIO_BRR_BR10_Msk (0x1UL << GPIO_BRR_BR10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1871 macro : GPIO_BRR_BR10 GPIO_BRR_BR10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1872 macro : GPIO_BRR_BR11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 1873 macro : GPIO_BRR_BR11_Msk (0x1UL << GPIO_BRR_BR11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1874 macro : GPIO_BRR_BR11 GPIO_BRR_BR11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1875 macro : GPIO_BRR_BR12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 1876 macro : GPIO_BRR_BR12_Msk (0x1UL << GPIO_BRR_BR12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1877 macro : GPIO_BRR_BR12 GPIO_BRR_BR12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1878 macro : GPIO_BRR_BR13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 1879 macro : GPIO_BRR_BR13_Msk (0x1UL << GPIO_BRR_BR13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1880 macro : GPIO_BRR_BR13 GPIO_BRR_BR13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1881 macro : GPIO_BRR_BR14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 1882 macro : GPIO_BRR_BR14_Msk (0x1UL << GPIO_BRR_BR14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1883 macro : GPIO_BRR_BR14 GPIO_BRR_BR14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1884 macro : GPIO_BRR_BR15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 1885 macro : GPIO_BRR_BR15_Msk (0x1UL << GPIO_BRR_BR15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1886 macro : GPIO_BRR_BR15 GPIO_BRR_BR15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1889 macro : GPIO_LCKR_LCK0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1890 macro : GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1891 macro : GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1892 macro : GPIO_LCKR_LCK1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 1893 macro : GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1894 macro : GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1895 macro : GPIO_LCKR_LCK2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 1896 macro : GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1897 macro : GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1898 macro : GPIO_LCKR_LCK3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 1899 macro : GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1900 macro : GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1901 macro : GPIO_LCKR_LCK4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 1902 macro : GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1903 macro : GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1904 macro : GPIO_LCKR_LCK5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 1905 macro : GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1906 macro : GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1907 macro : GPIO_LCKR_LCK6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 1908 macro : GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1909 macro : GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1910 macro : GPIO_LCKR_LCK7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 1911 macro : GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1912 macro : GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1913 macro : GPIO_LCKR_LCK8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 1914 macro : GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1915 macro : GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1916 macro : GPIO_LCKR_LCK9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 1917 macro : GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1918 macro : GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1919 macro : GPIO_LCKR_LCK10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 1920 macro : GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1921 macro : GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1922 macro : GPIO_LCKR_LCK11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 1923 macro : GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1924 macro : GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1925 macro : GPIO_LCKR_LCK12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 1926 macro : GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1927 macro : GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1928 macro : GPIO_LCKR_LCK13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 1929 macro : GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1930 macro : GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1931 macro : GPIO_LCKR_LCK14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 1932 macro : GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1933 macro : GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1934 macro : GPIO_LCKR_LCK15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 1935 macro : GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1936 macro : GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1937 macro : GPIO_LCKR_LCKK_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 1938 macro : GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1939 macro : GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1944 macro : AFIO_EVCR_PIN_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1945 macro : AFIO_EVCR_PIN_Msk (0xFUL << AFIO_EVCR_PIN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1946 macro : AFIO_EVCR_PIN AFIO_EVCR_PIN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1947 macro : AFIO_EVCR_PIN_0 (0x1UL << AFIO_EVCR_PIN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1948 macro : AFIO_EVCR_PIN_1 (0x2UL << AFIO_EVCR_PIN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1949 macro : AFIO_EVCR_PIN_2 (0x4UL << AFIO_EVCR_PIN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1950 macro : AFIO_EVCR_PIN_3 (0x8UL << AFIO_EVCR_PIN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1953 macro : AFIO_EVCR_PIN_PX0 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 1954 macro : AFIO_EVCR_PIN_PX1_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1955 macro : AFIO_EVCR_PIN_PX1_Msk (0x1UL << AFIO_EVCR_PIN_PX1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1956 macro : AFIO_EVCR_PIN_PX1 AFIO_EVCR_PIN_PX1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1957 macro : AFIO_EVCR_PIN_PX2_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 1958 macro : AFIO_EVCR_PIN_PX2_Msk (0x1UL << AFIO_EVCR_PIN_PX2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1959 macro : AFIO_EVCR_PIN_PX2 AFIO_EVCR_PIN_PX2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1960 macro : AFIO_EVCR_PIN_PX3_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1961 macro : AFIO_EVCR_PIN_PX3_Msk (0x3UL << AFIO_EVCR_PIN_PX3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1962 macro : AFIO_EVCR_PIN_PX3 AFIO_EVCR_PIN_PX3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1963 macro : AFIO_EVCR_PIN_PX4_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 1964 macro : AFIO_EVCR_PIN_PX4_Msk (0x1UL << AFIO_EVCR_PIN_PX4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1965 macro : AFIO_EVCR_PIN_PX4 AFIO_EVCR_PIN_PX4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1966 macro : AFIO_EVCR_PIN_PX5_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1967 macro : AFIO_EVCR_PIN_PX5_Msk (0x5UL << AFIO_EVCR_PIN_PX5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1968 macro : AFIO_EVCR_PIN_PX5 AFIO_EVCR_PIN_PX5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1969 macro : AFIO_EVCR_PIN_PX6_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 1970 macro : AFIO_EVCR_PIN_PX6_Msk (0x3UL << AFIO_EVCR_PIN_PX6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1971 macro : AFIO_EVCR_PIN_PX6 AFIO_EVCR_PIN_PX6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1972 macro : AFIO_EVCR_PIN_PX7_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1973 macro : AFIO_EVCR_PIN_PX7_Msk (0x7UL << AFIO_EVCR_PIN_PX7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1974 macro : AFIO_EVCR_PIN_PX7 AFIO_EVCR_PIN_PX7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1975 macro : AFIO_EVCR_PIN_PX8_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 1976 macro : AFIO_EVCR_PIN_PX8_Msk (0x1UL << AFIO_EVCR_PIN_PX8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1977 macro : AFIO_EVCR_PIN_PX8 AFIO_EVCR_PIN_PX8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1978 macro : AFIO_EVCR_PIN_PX9_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1979 macro : AFIO_EVCR_PIN_PX9_Msk (0x9UL << AFIO_EVCR_PIN_PX9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1980 macro : AFIO_EVCR_PIN_PX9 AFIO_EVCR_PIN_PX9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1981 macro : AFIO_EVCR_PIN_PX10_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 1982 macro : AFIO_EVCR_PIN_PX10_Msk (0x5UL << AFIO_EVCR_PIN_PX10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1983 macro : AFIO_EVCR_PIN_PX10 AFIO_EVCR_PIN_PX10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1984 macro : AFIO_EVCR_PIN_PX11_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1985 macro : AFIO_EVCR_PIN_PX11_Msk (0xBUL << AFIO_EVCR_PIN_PX11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1986 macro : AFIO_EVCR_PIN_PX11 AFIO_EVCR_PIN_PX11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1987 macro : AFIO_EVCR_PIN_PX12_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 1988 macro : AFIO_EVCR_PIN_PX12_Msk (0x3UL << AFIO_EVCR_PIN_PX12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1989 macro : AFIO_EVCR_PIN_PX12 AFIO_EVCR_PIN_PX12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1990 macro : AFIO_EVCR_PIN_PX13_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1991 macro : AFIO_EVCR_PIN_PX13_Msk (0xDUL << AFIO_EVCR_PIN_PX13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1992 macro : AFIO_EVCR_PIN_PX13 AFIO_EVCR_PIN_PX13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1993 macro : AFIO_EVCR_PIN_PX14_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 1994 macro : AFIO_EVCR_PIN_PX14_Msk (0x7UL << AFIO_EVCR_PIN_PX14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1995 macro : AFIO_EVCR_PIN_PX14 AFIO_EVCR_PIN_PX14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 1996 macro : AFIO_EVCR_PIN_PX15_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 1997 macro : AFIO_EVCR_PIN_PX15_Msk (0xFUL << AFIO_EVCR_PIN_PX15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 1998 macro : AFIO_EVCR_PIN_PX15 AFIO_EVCR_PIN_PX15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2000 macro : AFIO_EVCR_PORT_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2001 macro : AFIO_EVCR_PORT_Msk (0x7UL << AFIO_EVCR_PORT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2002 macro : AFIO_EVCR_PORT AFIO_EVCR_PORT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2003 macro : AFIO_EVCR_PORT_0 (0x1UL << AFIO_EVCR_PORT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2004 macro : AFIO_EVCR_PORT_1 (0x2UL << AFIO_EVCR_PORT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2005 macro : AFIO_EVCR_PORT_2 (0x4UL << AFIO_EVCR_PORT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2008 macro : AFIO_EVCR_PORT_PA 0x00000000
 DW_MACRO_GNU_define_indirect - lineno : 2009 macro : AFIO_EVCR_PORT_PB_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2010 macro : AFIO_EVCR_PORT_PB_Msk (0x1UL << AFIO_EVCR_PORT_PB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2011 macro : AFIO_EVCR_PORT_PB AFIO_EVCR_PORT_PB_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2012 macro : AFIO_EVCR_PORT_PC_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 2013 macro : AFIO_EVCR_PORT_PC_Msk (0x1UL << AFIO_EVCR_PORT_PC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2014 macro : AFIO_EVCR_PORT_PC AFIO_EVCR_PORT_PC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2015 macro : AFIO_EVCR_PORT_PD_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2016 macro : AFIO_EVCR_PORT_PD_Msk (0x3UL << AFIO_EVCR_PORT_PD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2017 macro : AFIO_EVCR_PORT_PD AFIO_EVCR_PORT_PD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2018 macro : AFIO_EVCR_PORT_PE_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 2019 macro : AFIO_EVCR_PORT_PE_Msk (0x1UL << AFIO_EVCR_PORT_PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2020 macro : AFIO_EVCR_PORT_PE AFIO_EVCR_PORT_PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2022 macro : AFIO_EVCR_EVOE_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 2023 macro : AFIO_EVCR_EVOE_Msk (0x1UL << AFIO_EVCR_EVOE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2024 macro : AFIO_EVCR_EVOE AFIO_EVCR_EVOE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2027 macro : AFIO_MAPR_SPI1_REMAP_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2028 macro : AFIO_MAPR_SPI1_REMAP_Msk (0x1UL << AFIO_MAPR_SPI1_REMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2029 macro : AFIO_MAPR_SPI1_REMAP AFIO_MAPR_SPI1_REMAP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2030 macro : AFIO_MAPR_I2C1_REMAP_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 2031 macro : AFIO_MAPR_I2C1_REMAP_Msk (0x1UL << AFIO_MAPR_I2C1_REMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2032 macro : AFIO_MAPR_I2C1_REMAP AFIO_MAPR_I2C1_REMAP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2033 macro : AFIO_MAPR_USART1_REMAP_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 2034 macro : AFIO_MAPR_USART1_REMAP_Msk (0x1UL << AFIO_MAPR_USART1_REMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2035 macro : AFIO_MAPR_USART1_REMAP AFIO_MAPR_USART1_REMAP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2036 macro : AFIO_MAPR_USART2_REMAP_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 2037 macro : AFIO_MAPR_USART2_REMAP_Msk (0x1UL << AFIO_MAPR_USART2_REMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2038 macro : AFIO_MAPR_USART2_REMAP AFIO_MAPR_USART2_REMAP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2040 macro : AFIO_MAPR_USART3_REMAP_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2041 macro : AFIO_MAPR_USART3_REMAP_Msk (0x3UL << AFIO_MAPR_USART3_REMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2042 macro : AFIO_MAPR_USART3_REMAP AFIO_MAPR_USART3_REMAP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2043 macro : AFIO_MAPR_USART3_REMAP_0 (0x1UL << AFIO_MAPR_USART3_REMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2044 macro : AFIO_MAPR_USART3_REMAP_1 (0x2UL << AFIO_MAPR_USART3_REMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2047 macro : AFIO_MAPR_USART3_REMAP_NOREMAP 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2048 macro : AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2049 macro : AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk (0x1UL << AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2050 macro : AFIO_MAPR_USART3_REMAP_PARTIALREMAP AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2051 macro : AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2052 macro : AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk (0x3UL << AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2053 macro : AFIO_MAPR_USART3_REMAP_FULLREMAP AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2055 macro : AFIO_MAPR_TIM1_REMAP_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 2056 macro : AFIO_MAPR_TIM1_REMAP_Msk (0x3UL << AFIO_MAPR_TIM1_REMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2057 macro : AFIO_MAPR_TIM1_REMAP AFIO_MAPR_TIM1_REMAP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2058 macro : AFIO_MAPR_TIM1_REMAP_0 (0x1UL << AFIO_MAPR_TIM1_REMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2059 macro : AFIO_MAPR_TIM1_REMAP_1 (0x2UL << AFIO_MAPR_TIM1_REMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2062 macro : AFIO_MAPR_TIM1_REMAP_NOREMAP 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2063 macro : AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 2064 macro : AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk (0x1UL << AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2065 macro : AFIO_MAPR_TIM1_REMAP_PARTIALREMAP AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2066 macro : AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 2067 macro : AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk (0x3UL << AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2068 macro : AFIO_MAPR_TIM1_REMAP_FULLREMAP AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2070 macro : AFIO_MAPR_TIM2_REMAP_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2071 macro : AFIO_MAPR_TIM2_REMAP_Msk (0x3UL << AFIO_MAPR_TIM2_REMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2072 macro : AFIO_MAPR_TIM2_REMAP AFIO_MAPR_TIM2_REMAP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2073 macro : AFIO_MAPR_TIM2_REMAP_0 (0x1UL << AFIO_MAPR_TIM2_REMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2074 macro : AFIO_MAPR_TIM2_REMAP_1 (0x2UL << AFIO_MAPR_TIM2_REMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2077 macro : AFIO_MAPR_TIM2_REMAP_NOREMAP 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2078 macro : AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2079 macro : AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk (0x1UL << AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2080 macro : AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1 AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2081 macro : AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 2082 macro : AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk (0x1UL << AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2083 macro : AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2 AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2084 macro : AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2085 macro : AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk (0x3UL << AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2086 macro : AFIO_MAPR_TIM2_REMAP_FULLREMAP AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2088 macro : AFIO_MAPR_TIM3_REMAP_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 2089 macro : AFIO_MAPR_TIM3_REMAP_Msk (0x3UL << AFIO_MAPR_TIM3_REMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2090 macro : AFIO_MAPR_TIM3_REMAP AFIO_MAPR_TIM3_REMAP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2091 macro : AFIO_MAPR_TIM3_REMAP_0 (0x1UL << AFIO_MAPR_TIM3_REMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2092 macro : AFIO_MAPR_TIM3_REMAP_1 (0x2UL << AFIO_MAPR_TIM3_REMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2095 macro : AFIO_MAPR_TIM3_REMAP_NOREMAP 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2096 macro : AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 2097 macro : AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk (0x1UL << AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2098 macro : AFIO_MAPR_TIM3_REMAP_PARTIALREMAP AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2099 macro : AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 2100 macro : AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk (0x3UL << AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2101 macro : AFIO_MAPR_TIM3_REMAP_FULLREMAP AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2103 macro : AFIO_MAPR_TIM4_REMAP_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2104 macro : AFIO_MAPR_TIM4_REMAP_Msk (0x1UL << AFIO_MAPR_TIM4_REMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2105 macro : AFIO_MAPR_TIM4_REMAP AFIO_MAPR_TIM4_REMAP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2107 macro : AFIO_MAPR_CAN_REMAP_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 2108 macro : AFIO_MAPR_CAN_REMAP_Msk (0x3UL << AFIO_MAPR_CAN_REMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2109 macro : AFIO_MAPR_CAN_REMAP AFIO_MAPR_CAN_REMAP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2110 macro : AFIO_MAPR_CAN_REMAP_0 (0x1UL << AFIO_MAPR_CAN_REMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2111 macro : AFIO_MAPR_CAN_REMAP_1 (0x2UL << AFIO_MAPR_CAN_REMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2114 macro : AFIO_MAPR_CAN_REMAP_REMAP1 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2115 macro : AFIO_MAPR_CAN_REMAP_REMAP2_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 2116 macro : AFIO_MAPR_CAN_REMAP_REMAP2_Msk (0x1UL << AFIO_MAPR_CAN_REMAP_REMAP2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2117 macro : AFIO_MAPR_CAN_REMAP_REMAP2 AFIO_MAPR_CAN_REMAP_REMAP2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2118 macro : AFIO_MAPR_CAN_REMAP_REMAP3_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 2119 macro : AFIO_MAPR_CAN_REMAP_REMAP3_Msk (0x3UL << AFIO_MAPR_CAN_REMAP_REMAP3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2120 macro : AFIO_MAPR_CAN_REMAP_REMAP3 AFIO_MAPR_CAN_REMAP_REMAP3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2122 macro : AFIO_MAPR_PD01_REMAP_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 2123 macro : AFIO_MAPR_PD01_REMAP_Msk (0x1UL << AFIO_MAPR_PD01_REMAP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2124 macro : AFIO_MAPR_PD01_REMAP AFIO_MAPR_PD01_REMAP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2127 macro : AFIO_MAPR_SWJ_CFG_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 2128 macro : AFIO_MAPR_SWJ_CFG_Msk (0x7UL << AFIO_MAPR_SWJ_CFG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2129 macro : AFIO_MAPR_SWJ_CFG AFIO_MAPR_SWJ_CFG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2130 macro : AFIO_MAPR_SWJ_CFG_0 (0x1UL << AFIO_MAPR_SWJ_CFG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2131 macro : AFIO_MAPR_SWJ_CFG_1 (0x2UL << AFIO_MAPR_SWJ_CFG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2132 macro : AFIO_MAPR_SWJ_CFG_2 (0x4UL << AFIO_MAPR_SWJ_CFG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2134 macro : AFIO_MAPR_SWJ_CFG_RESET 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2135 macro : AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 2136 macro : AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk (0x1UL << AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2137 macro : AFIO_MAPR_SWJ_CFG_NOJNTRST AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2138 macro : AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 2139 macro : AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk (0x1UL << AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2140 macro : AFIO_MAPR_SWJ_CFG_JTAGDISABLE AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2141 macro : AFIO_MAPR_SWJ_CFG_DISABLE_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 2142 macro : AFIO_MAPR_SWJ_CFG_DISABLE_Msk (0x1UL << AFIO_MAPR_SWJ_CFG_DISABLE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2143 macro : AFIO_MAPR_SWJ_CFG_DISABLE AFIO_MAPR_SWJ_CFG_DISABLE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2147 macro : AFIO_EXTICR1_EXTI0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2148 macro : AFIO_EXTICR1_EXTI0_Msk (0xFUL << AFIO_EXTICR1_EXTI0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2149 macro : AFIO_EXTICR1_EXTI0 AFIO_EXTICR1_EXTI0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2150 macro : AFIO_EXTICR1_EXTI1_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2151 macro : AFIO_EXTICR1_EXTI1_Msk (0xFUL << AFIO_EXTICR1_EXTI1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2152 macro : AFIO_EXTICR1_EXTI1 AFIO_EXTICR1_EXTI1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2153 macro : AFIO_EXTICR1_EXTI2_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2154 macro : AFIO_EXTICR1_EXTI2_Msk (0xFUL << AFIO_EXTICR1_EXTI2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2155 macro : AFIO_EXTICR1_EXTI2 AFIO_EXTICR1_EXTI2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2156 macro : AFIO_EXTICR1_EXTI3_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2157 macro : AFIO_EXTICR1_EXTI3_Msk (0xFUL << AFIO_EXTICR1_EXTI3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2158 macro : AFIO_EXTICR1_EXTI3 AFIO_EXTICR1_EXTI3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2161 macro : AFIO_EXTICR1_EXTI0_PA 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2162 macro : AFIO_EXTICR1_EXTI0_PB_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2163 macro : AFIO_EXTICR1_EXTI0_PB_Msk (0x1UL << AFIO_EXTICR1_EXTI0_PB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2164 macro : AFIO_EXTICR1_EXTI0_PB AFIO_EXTICR1_EXTI0_PB_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2165 macro : AFIO_EXTICR1_EXTI0_PC_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 2166 macro : AFIO_EXTICR1_EXTI0_PC_Msk (0x1UL << AFIO_EXTICR1_EXTI0_PC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2167 macro : AFIO_EXTICR1_EXTI0_PC AFIO_EXTICR1_EXTI0_PC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2168 macro : AFIO_EXTICR1_EXTI0_PD_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2169 macro : AFIO_EXTICR1_EXTI0_PD_Msk (0x3UL << AFIO_EXTICR1_EXTI0_PD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2170 macro : AFIO_EXTICR1_EXTI0_PD AFIO_EXTICR1_EXTI0_PD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2171 macro : AFIO_EXTICR1_EXTI0_PE_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 2172 macro : AFIO_EXTICR1_EXTI0_PE_Msk (0x1UL << AFIO_EXTICR1_EXTI0_PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2173 macro : AFIO_EXTICR1_EXTI0_PE AFIO_EXTICR1_EXTI0_PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2174 macro : AFIO_EXTICR1_EXTI0_PF_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2175 macro : AFIO_EXTICR1_EXTI0_PF_Msk (0x5UL << AFIO_EXTICR1_EXTI0_PF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2176 macro : AFIO_EXTICR1_EXTI0_PF AFIO_EXTICR1_EXTI0_PF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2177 macro : AFIO_EXTICR1_EXTI0_PG_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 2178 macro : AFIO_EXTICR1_EXTI0_PG_Msk (0x3UL << AFIO_EXTICR1_EXTI0_PG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2179 macro : AFIO_EXTICR1_EXTI0_PG AFIO_EXTICR1_EXTI0_PG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2182 macro : AFIO_EXTICR1_EXTI1_PA 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2183 macro : AFIO_EXTICR1_EXTI1_PB_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2184 macro : AFIO_EXTICR1_EXTI1_PB_Msk (0x1UL << AFIO_EXTICR1_EXTI1_PB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2185 macro : AFIO_EXTICR1_EXTI1_PB AFIO_EXTICR1_EXTI1_PB_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2186 macro : AFIO_EXTICR1_EXTI1_PC_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 2187 macro : AFIO_EXTICR1_EXTI1_PC_Msk (0x1UL << AFIO_EXTICR1_EXTI1_PC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2188 macro : AFIO_EXTICR1_EXTI1_PC AFIO_EXTICR1_EXTI1_PC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2189 macro : AFIO_EXTICR1_EXTI1_PD_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2190 macro : AFIO_EXTICR1_EXTI1_PD_Msk (0x3UL << AFIO_EXTICR1_EXTI1_PD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2191 macro : AFIO_EXTICR1_EXTI1_PD AFIO_EXTICR1_EXTI1_PD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2192 macro : AFIO_EXTICR1_EXTI1_PE_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 2193 macro : AFIO_EXTICR1_EXTI1_PE_Msk (0x1UL << AFIO_EXTICR1_EXTI1_PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2194 macro : AFIO_EXTICR1_EXTI1_PE AFIO_EXTICR1_EXTI1_PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2195 macro : AFIO_EXTICR1_EXTI1_PF_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2196 macro : AFIO_EXTICR1_EXTI1_PF_Msk (0x5UL << AFIO_EXTICR1_EXTI1_PF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2197 macro : AFIO_EXTICR1_EXTI1_PF AFIO_EXTICR1_EXTI1_PF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2198 macro : AFIO_EXTICR1_EXTI1_PG_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 2199 macro : AFIO_EXTICR1_EXTI1_PG_Msk (0x3UL << AFIO_EXTICR1_EXTI1_PG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2200 macro : AFIO_EXTICR1_EXTI1_PG AFIO_EXTICR1_EXTI1_PG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2203 macro : AFIO_EXTICR1_EXTI2_PA 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2204 macro : AFIO_EXTICR1_EXTI2_PB_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2205 macro : AFIO_EXTICR1_EXTI2_PB_Msk (0x1UL << AFIO_EXTICR1_EXTI2_PB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2206 macro : AFIO_EXTICR1_EXTI2_PB AFIO_EXTICR1_EXTI2_PB_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2207 macro : AFIO_EXTICR1_EXTI2_PC_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 2208 macro : AFIO_EXTICR1_EXTI2_PC_Msk (0x1UL << AFIO_EXTICR1_EXTI2_PC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2209 macro : AFIO_EXTICR1_EXTI2_PC AFIO_EXTICR1_EXTI2_PC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2210 macro : AFIO_EXTICR1_EXTI2_PD_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2211 macro : AFIO_EXTICR1_EXTI2_PD_Msk (0x3UL << AFIO_EXTICR1_EXTI2_PD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2212 macro : AFIO_EXTICR1_EXTI2_PD AFIO_EXTICR1_EXTI2_PD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2213 macro : AFIO_EXTICR1_EXTI2_PE_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 2214 macro : AFIO_EXTICR1_EXTI2_PE_Msk (0x1UL << AFIO_EXTICR1_EXTI2_PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2215 macro : AFIO_EXTICR1_EXTI2_PE AFIO_EXTICR1_EXTI2_PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2216 macro : AFIO_EXTICR1_EXTI2_PF_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2217 macro : AFIO_EXTICR1_EXTI2_PF_Msk (0x5UL << AFIO_EXTICR1_EXTI2_PF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2218 macro : AFIO_EXTICR1_EXTI2_PF AFIO_EXTICR1_EXTI2_PF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2219 macro : AFIO_EXTICR1_EXTI2_PG_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 2220 macro : AFIO_EXTICR1_EXTI2_PG_Msk (0x3UL << AFIO_EXTICR1_EXTI2_PG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2221 macro : AFIO_EXTICR1_EXTI2_PG AFIO_EXTICR1_EXTI2_PG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2224 macro : AFIO_EXTICR1_EXTI3_PA 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2225 macro : AFIO_EXTICR1_EXTI3_PB_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2226 macro : AFIO_EXTICR1_EXTI3_PB_Msk (0x1UL << AFIO_EXTICR1_EXTI3_PB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2227 macro : AFIO_EXTICR1_EXTI3_PB AFIO_EXTICR1_EXTI3_PB_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2228 macro : AFIO_EXTICR1_EXTI3_PC_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 2229 macro : AFIO_EXTICR1_EXTI3_PC_Msk (0x1UL << AFIO_EXTICR1_EXTI3_PC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2230 macro : AFIO_EXTICR1_EXTI3_PC AFIO_EXTICR1_EXTI3_PC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2231 macro : AFIO_EXTICR1_EXTI3_PD_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2232 macro : AFIO_EXTICR1_EXTI3_PD_Msk (0x3UL << AFIO_EXTICR1_EXTI3_PD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2233 macro : AFIO_EXTICR1_EXTI3_PD AFIO_EXTICR1_EXTI3_PD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2234 macro : AFIO_EXTICR1_EXTI3_PE_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 2235 macro : AFIO_EXTICR1_EXTI3_PE_Msk (0x1UL << AFIO_EXTICR1_EXTI3_PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2236 macro : AFIO_EXTICR1_EXTI3_PE AFIO_EXTICR1_EXTI3_PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2237 macro : AFIO_EXTICR1_EXTI3_PF_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2238 macro : AFIO_EXTICR1_EXTI3_PF_Msk (0x5UL << AFIO_EXTICR1_EXTI3_PF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2239 macro : AFIO_EXTICR1_EXTI3_PF AFIO_EXTICR1_EXTI3_PF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2240 macro : AFIO_EXTICR1_EXTI3_PG_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 2241 macro : AFIO_EXTICR1_EXTI3_PG_Msk (0x3UL << AFIO_EXTICR1_EXTI3_PG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2242 macro : AFIO_EXTICR1_EXTI3_PG AFIO_EXTICR1_EXTI3_PG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2245 macro : AFIO_EXTICR2_EXTI4_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2246 macro : AFIO_EXTICR2_EXTI4_Msk (0xFUL << AFIO_EXTICR2_EXTI4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2247 macro : AFIO_EXTICR2_EXTI4 AFIO_EXTICR2_EXTI4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2248 macro : AFIO_EXTICR2_EXTI5_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2249 macro : AFIO_EXTICR2_EXTI5_Msk (0xFUL << AFIO_EXTICR2_EXTI5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2250 macro : AFIO_EXTICR2_EXTI5 AFIO_EXTICR2_EXTI5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2251 macro : AFIO_EXTICR2_EXTI6_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2252 macro : AFIO_EXTICR2_EXTI6_Msk (0xFUL << AFIO_EXTICR2_EXTI6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2253 macro : AFIO_EXTICR2_EXTI6 AFIO_EXTICR2_EXTI6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2254 macro : AFIO_EXTICR2_EXTI7_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2255 macro : AFIO_EXTICR2_EXTI7_Msk (0xFUL << AFIO_EXTICR2_EXTI7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2256 macro : AFIO_EXTICR2_EXTI7 AFIO_EXTICR2_EXTI7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2259 macro : AFIO_EXTICR2_EXTI4_PA 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2260 macro : AFIO_EXTICR2_EXTI4_PB_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2261 macro : AFIO_EXTICR2_EXTI4_PB_Msk (0x1UL << AFIO_EXTICR2_EXTI4_PB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2262 macro : AFIO_EXTICR2_EXTI4_PB AFIO_EXTICR2_EXTI4_PB_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2263 macro : AFIO_EXTICR2_EXTI4_PC_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 2264 macro : AFIO_EXTICR2_EXTI4_PC_Msk (0x1UL << AFIO_EXTICR2_EXTI4_PC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2265 macro : AFIO_EXTICR2_EXTI4_PC AFIO_EXTICR2_EXTI4_PC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2266 macro : AFIO_EXTICR2_EXTI4_PD_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2267 macro : AFIO_EXTICR2_EXTI4_PD_Msk (0x3UL << AFIO_EXTICR2_EXTI4_PD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2268 macro : AFIO_EXTICR2_EXTI4_PD AFIO_EXTICR2_EXTI4_PD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2269 macro : AFIO_EXTICR2_EXTI4_PE_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 2270 macro : AFIO_EXTICR2_EXTI4_PE_Msk (0x1UL << AFIO_EXTICR2_EXTI4_PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2271 macro : AFIO_EXTICR2_EXTI4_PE AFIO_EXTICR2_EXTI4_PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2272 macro : AFIO_EXTICR2_EXTI4_PF_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2273 macro : AFIO_EXTICR2_EXTI4_PF_Msk (0x5UL << AFIO_EXTICR2_EXTI4_PF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2274 macro : AFIO_EXTICR2_EXTI4_PF AFIO_EXTICR2_EXTI4_PF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2275 macro : AFIO_EXTICR2_EXTI4_PG_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 2276 macro : AFIO_EXTICR2_EXTI4_PG_Msk (0x3UL << AFIO_EXTICR2_EXTI4_PG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2277 macro : AFIO_EXTICR2_EXTI4_PG AFIO_EXTICR2_EXTI4_PG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2280 macro : AFIO_EXTICR2_EXTI5_PA 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2281 macro : AFIO_EXTICR2_EXTI5_PB_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2282 macro : AFIO_EXTICR2_EXTI5_PB_Msk (0x1UL << AFIO_EXTICR2_EXTI5_PB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2283 macro : AFIO_EXTICR2_EXTI5_PB AFIO_EXTICR2_EXTI5_PB_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2284 macro : AFIO_EXTICR2_EXTI5_PC_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 2285 macro : AFIO_EXTICR2_EXTI5_PC_Msk (0x1UL << AFIO_EXTICR2_EXTI5_PC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2286 macro : AFIO_EXTICR2_EXTI5_PC AFIO_EXTICR2_EXTI5_PC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2287 macro : AFIO_EXTICR2_EXTI5_PD_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2288 macro : AFIO_EXTICR2_EXTI5_PD_Msk (0x3UL << AFIO_EXTICR2_EXTI5_PD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2289 macro : AFIO_EXTICR2_EXTI5_PD AFIO_EXTICR2_EXTI5_PD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2290 macro : AFIO_EXTICR2_EXTI5_PE_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 2291 macro : AFIO_EXTICR2_EXTI5_PE_Msk (0x1UL << AFIO_EXTICR2_EXTI5_PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2292 macro : AFIO_EXTICR2_EXTI5_PE AFIO_EXTICR2_EXTI5_PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2293 macro : AFIO_EXTICR2_EXTI5_PF_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2294 macro : AFIO_EXTICR2_EXTI5_PF_Msk (0x5UL << AFIO_EXTICR2_EXTI5_PF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2295 macro : AFIO_EXTICR2_EXTI5_PF AFIO_EXTICR2_EXTI5_PF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2296 macro : AFIO_EXTICR2_EXTI5_PG_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 2297 macro : AFIO_EXTICR2_EXTI5_PG_Msk (0x3UL << AFIO_EXTICR2_EXTI5_PG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2298 macro : AFIO_EXTICR2_EXTI5_PG AFIO_EXTICR2_EXTI5_PG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2301 macro : AFIO_EXTICR2_EXTI6_PA 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2302 macro : AFIO_EXTICR2_EXTI6_PB_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2303 macro : AFIO_EXTICR2_EXTI6_PB_Msk (0x1UL << AFIO_EXTICR2_EXTI6_PB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2304 macro : AFIO_EXTICR2_EXTI6_PB AFIO_EXTICR2_EXTI6_PB_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2305 macro : AFIO_EXTICR2_EXTI6_PC_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 2306 macro : AFIO_EXTICR2_EXTI6_PC_Msk (0x1UL << AFIO_EXTICR2_EXTI6_PC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2307 macro : AFIO_EXTICR2_EXTI6_PC AFIO_EXTICR2_EXTI6_PC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2308 macro : AFIO_EXTICR2_EXTI6_PD_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2309 macro : AFIO_EXTICR2_EXTI6_PD_Msk (0x3UL << AFIO_EXTICR2_EXTI6_PD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2310 macro : AFIO_EXTICR2_EXTI6_PD AFIO_EXTICR2_EXTI6_PD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2311 macro : AFIO_EXTICR2_EXTI6_PE_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 2312 macro : AFIO_EXTICR2_EXTI6_PE_Msk (0x1UL << AFIO_EXTICR2_EXTI6_PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2313 macro : AFIO_EXTICR2_EXTI6_PE AFIO_EXTICR2_EXTI6_PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2314 macro : AFIO_EXTICR2_EXTI6_PF_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2315 macro : AFIO_EXTICR2_EXTI6_PF_Msk (0x5UL << AFIO_EXTICR2_EXTI6_PF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2316 macro : AFIO_EXTICR2_EXTI6_PF AFIO_EXTICR2_EXTI6_PF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2317 macro : AFIO_EXTICR2_EXTI6_PG_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 2318 macro : AFIO_EXTICR2_EXTI6_PG_Msk (0x3UL << AFIO_EXTICR2_EXTI6_PG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2319 macro : AFIO_EXTICR2_EXTI6_PG AFIO_EXTICR2_EXTI6_PG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2322 macro : AFIO_EXTICR2_EXTI7_PA 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2323 macro : AFIO_EXTICR2_EXTI7_PB_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2324 macro : AFIO_EXTICR2_EXTI7_PB_Msk (0x1UL << AFIO_EXTICR2_EXTI7_PB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2325 macro : AFIO_EXTICR2_EXTI7_PB AFIO_EXTICR2_EXTI7_PB_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2326 macro : AFIO_EXTICR2_EXTI7_PC_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 2327 macro : AFIO_EXTICR2_EXTI7_PC_Msk (0x1UL << AFIO_EXTICR2_EXTI7_PC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2328 macro : AFIO_EXTICR2_EXTI7_PC AFIO_EXTICR2_EXTI7_PC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2329 macro : AFIO_EXTICR2_EXTI7_PD_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2330 macro : AFIO_EXTICR2_EXTI7_PD_Msk (0x3UL << AFIO_EXTICR2_EXTI7_PD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2331 macro : AFIO_EXTICR2_EXTI7_PD AFIO_EXTICR2_EXTI7_PD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2332 macro : AFIO_EXTICR2_EXTI7_PE_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 2333 macro : AFIO_EXTICR2_EXTI7_PE_Msk (0x1UL << AFIO_EXTICR2_EXTI7_PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2334 macro : AFIO_EXTICR2_EXTI7_PE AFIO_EXTICR2_EXTI7_PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2335 macro : AFIO_EXTICR2_EXTI7_PF_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2336 macro : AFIO_EXTICR2_EXTI7_PF_Msk (0x5UL << AFIO_EXTICR2_EXTI7_PF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2337 macro : AFIO_EXTICR2_EXTI7_PF AFIO_EXTICR2_EXTI7_PF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2338 macro : AFIO_EXTICR2_EXTI7_PG_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 2339 macro : AFIO_EXTICR2_EXTI7_PG_Msk (0x3UL << AFIO_EXTICR2_EXTI7_PG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2340 macro : AFIO_EXTICR2_EXTI7_PG AFIO_EXTICR2_EXTI7_PG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2343 macro : AFIO_EXTICR3_EXTI8_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2344 macro : AFIO_EXTICR3_EXTI8_Msk (0xFUL << AFIO_EXTICR3_EXTI8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2345 macro : AFIO_EXTICR3_EXTI8 AFIO_EXTICR3_EXTI8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2346 macro : AFIO_EXTICR3_EXTI9_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2347 macro : AFIO_EXTICR3_EXTI9_Msk (0xFUL << AFIO_EXTICR3_EXTI9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2348 macro : AFIO_EXTICR3_EXTI9 AFIO_EXTICR3_EXTI9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2349 macro : AFIO_EXTICR3_EXTI10_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2350 macro : AFIO_EXTICR3_EXTI10_Msk (0xFUL << AFIO_EXTICR3_EXTI10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2351 macro : AFIO_EXTICR3_EXTI10 AFIO_EXTICR3_EXTI10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2352 macro : AFIO_EXTICR3_EXTI11_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2353 macro : AFIO_EXTICR3_EXTI11_Msk (0xFUL << AFIO_EXTICR3_EXTI11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2354 macro : AFIO_EXTICR3_EXTI11 AFIO_EXTICR3_EXTI11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2357 macro : AFIO_EXTICR3_EXTI8_PA 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2358 macro : AFIO_EXTICR3_EXTI8_PB_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2359 macro : AFIO_EXTICR3_EXTI8_PB_Msk (0x1UL << AFIO_EXTICR3_EXTI8_PB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2360 macro : AFIO_EXTICR3_EXTI8_PB AFIO_EXTICR3_EXTI8_PB_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2361 macro : AFIO_EXTICR3_EXTI8_PC_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 2362 macro : AFIO_EXTICR3_EXTI8_PC_Msk (0x1UL << AFIO_EXTICR3_EXTI8_PC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2363 macro : AFIO_EXTICR3_EXTI8_PC AFIO_EXTICR3_EXTI8_PC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2364 macro : AFIO_EXTICR3_EXTI8_PD_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2365 macro : AFIO_EXTICR3_EXTI8_PD_Msk (0x3UL << AFIO_EXTICR3_EXTI8_PD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2366 macro : AFIO_EXTICR3_EXTI8_PD AFIO_EXTICR3_EXTI8_PD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2367 macro : AFIO_EXTICR3_EXTI8_PE_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 2368 macro : AFIO_EXTICR3_EXTI8_PE_Msk (0x1UL << AFIO_EXTICR3_EXTI8_PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2369 macro : AFIO_EXTICR3_EXTI8_PE AFIO_EXTICR3_EXTI8_PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2370 macro : AFIO_EXTICR3_EXTI8_PF_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2371 macro : AFIO_EXTICR3_EXTI8_PF_Msk (0x5UL << AFIO_EXTICR3_EXTI8_PF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2372 macro : AFIO_EXTICR3_EXTI8_PF AFIO_EXTICR3_EXTI8_PF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2373 macro : AFIO_EXTICR3_EXTI8_PG_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 2374 macro : AFIO_EXTICR3_EXTI8_PG_Msk (0x3UL << AFIO_EXTICR3_EXTI8_PG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2375 macro : AFIO_EXTICR3_EXTI8_PG AFIO_EXTICR3_EXTI8_PG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2378 macro : AFIO_EXTICR3_EXTI9_PA 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2379 macro : AFIO_EXTICR3_EXTI9_PB_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2380 macro : AFIO_EXTICR3_EXTI9_PB_Msk (0x1UL << AFIO_EXTICR3_EXTI9_PB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2381 macro : AFIO_EXTICR3_EXTI9_PB AFIO_EXTICR3_EXTI9_PB_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2382 macro : AFIO_EXTICR3_EXTI9_PC_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 2383 macro : AFIO_EXTICR3_EXTI9_PC_Msk (0x1UL << AFIO_EXTICR3_EXTI9_PC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2384 macro : AFIO_EXTICR3_EXTI9_PC AFIO_EXTICR3_EXTI9_PC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2385 macro : AFIO_EXTICR3_EXTI9_PD_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2386 macro : AFIO_EXTICR3_EXTI9_PD_Msk (0x3UL << AFIO_EXTICR3_EXTI9_PD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2387 macro : AFIO_EXTICR3_EXTI9_PD AFIO_EXTICR3_EXTI9_PD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2388 macro : AFIO_EXTICR3_EXTI9_PE_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 2389 macro : AFIO_EXTICR3_EXTI9_PE_Msk (0x1UL << AFIO_EXTICR3_EXTI9_PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2390 macro : AFIO_EXTICR3_EXTI9_PE AFIO_EXTICR3_EXTI9_PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2391 macro : AFIO_EXTICR3_EXTI9_PF_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2392 macro : AFIO_EXTICR3_EXTI9_PF_Msk (0x5UL << AFIO_EXTICR3_EXTI9_PF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2393 macro : AFIO_EXTICR3_EXTI9_PF AFIO_EXTICR3_EXTI9_PF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2394 macro : AFIO_EXTICR3_EXTI9_PG_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 2395 macro : AFIO_EXTICR3_EXTI9_PG_Msk (0x3UL << AFIO_EXTICR3_EXTI9_PG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2396 macro : AFIO_EXTICR3_EXTI9_PG AFIO_EXTICR3_EXTI9_PG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2399 macro : AFIO_EXTICR3_EXTI10_PA 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2400 macro : AFIO_EXTICR3_EXTI10_PB_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2401 macro : AFIO_EXTICR3_EXTI10_PB_Msk (0x1UL << AFIO_EXTICR3_EXTI10_PB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2402 macro : AFIO_EXTICR3_EXTI10_PB AFIO_EXTICR3_EXTI10_PB_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2403 macro : AFIO_EXTICR3_EXTI10_PC_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 2404 macro : AFIO_EXTICR3_EXTI10_PC_Msk (0x1UL << AFIO_EXTICR3_EXTI10_PC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2405 macro : AFIO_EXTICR3_EXTI10_PC AFIO_EXTICR3_EXTI10_PC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2406 macro : AFIO_EXTICR3_EXTI10_PD_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2407 macro : AFIO_EXTICR3_EXTI10_PD_Msk (0x3UL << AFIO_EXTICR3_EXTI10_PD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2408 macro : AFIO_EXTICR3_EXTI10_PD AFIO_EXTICR3_EXTI10_PD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2409 macro : AFIO_EXTICR3_EXTI10_PE_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 2410 macro : AFIO_EXTICR3_EXTI10_PE_Msk (0x1UL << AFIO_EXTICR3_EXTI10_PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2411 macro : AFIO_EXTICR3_EXTI10_PE AFIO_EXTICR3_EXTI10_PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2412 macro : AFIO_EXTICR3_EXTI10_PF_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2413 macro : AFIO_EXTICR3_EXTI10_PF_Msk (0x5UL << AFIO_EXTICR3_EXTI10_PF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2414 macro : AFIO_EXTICR3_EXTI10_PF AFIO_EXTICR3_EXTI10_PF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2415 macro : AFIO_EXTICR3_EXTI10_PG_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 2416 macro : AFIO_EXTICR3_EXTI10_PG_Msk (0x3UL << AFIO_EXTICR3_EXTI10_PG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2417 macro : AFIO_EXTICR3_EXTI10_PG AFIO_EXTICR3_EXTI10_PG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2420 macro : AFIO_EXTICR3_EXTI11_PA 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2421 macro : AFIO_EXTICR3_EXTI11_PB_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2422 macro : AFIO_EXTICR3_EXTI11_PB_Msk (0x1UL << AFIO_EXTICR3_EXTI11_PB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2423 macro : AFIO_EXTICR3_EXTI11_PB AFIO_EXTICR3_EXTI11_PB_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2424 macro : AFIO_EXTICR3_EXTI11_PC_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 2425 macro : AFIO_EXTICR3_EXTI11_PC_Msk (0x1UL << AFIO_EXTICR3_EXTI11_PC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2426 macro : AFIO_EXTICR3_EXTI11_PC AFIO_EXTICR3_EXTI11_PC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2427 macro : AFIO_EXTICR3_EXTI11_PD_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2428 macro : AFIO_EXTICR3_EXTI11_PD_Msk (0x3UL << AFIO_EXTICR3_EXTI11_PD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2429 macro : AFIO_EXTICR3_EXTI11_PD AFIO_EXTICR3_EXTI11_PD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2430 macro : AFIO_EXTICR3_EXTI11_PE_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 2431 macro : AFIO_EXTICR3_EXTI11_PE_Msk (0x1UL << AFIO_EXTICR3_EXTI11_PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2432 macro : AFIO_EXTICR3_EXTI11_PE AFIO_EXTICR3_EXTI11_PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2433 macro : AFIO_EXTICR3_EXTI11_PF_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2434 macro : AFIO_EXTICR3_EXTI11_PF_Msk (0x5UL << AFIO_EXTICR3_EXTI11_PF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2435 macro : AFIO_EXTICR3_EXTI11_PF AFIO_EXTICR3_EXTI11_PF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2436 macro : AFIO_EXTICR3_EXTI11_PG_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 2437 macro : AFIO_EXTICR3_EXTI11_PG_Msk (0x3UL << AFIO_EXTICR3_EXTI11_PG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2438 macro : AFIO_EXTICR3_EXTI11_PG AFIO_EXTICR3_EXTI11_PG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2441 macro : AFIO_EXTICR4_EXTI12_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2442 macro : AFIO_EXTICR4_EXTI12_Msk (0xFUL << AFIO_EXTICR4_EXTI12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2443 macro : AFIO_EXTICR4_EXTI12 AFIO_EXTICR4_EXTI12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2444 macro : AFIO_EXTICR4_EXTI13_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2445 macro : AFIO_EXTICR4_EXTI13_Msk (0xFUL << AFIO_EXTICR4_EXTI13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2446 macro : AFIO_EXTICR4_EXTI13 AFIO_EXTICR4_EXTI13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2447 macro : AFIO_EXTICR4_EXTI14_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2448 macro : AFIO_EXTICR4_EXTI14_Msk (0xFUL << AFIO_EXTICR4_EXTI14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2449 macro : AFIO_EXTICR4_EXTI14 AFIO_EXTICR4_EXTI14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2450 macro : AFIO_EXTICR4_EXTI15_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2451 macro : AFIO_EXTICR4_EXTI15_Msk (0xFUL << AFIO_EXTICR4_EXTI15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2452 macro : AFIO_EXTICR4_EXTI15 AFIO_EXTICR4_EXTI15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2455 macro : AFIO_EXTICR4_EXTI12_PA 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2456 macro : AFIO_EXTICR4_EXTI12_PB_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2457 macro : AFIO_EXTICR4_EXTI12_PB_Msk (0x1UL << AFIO_EXTICR4_EXTI12_PB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2458 macro : AFIO_EXTICR4_EXTI12_PB AFIO_EXTICR4_EXTI12_PB_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2459 macro : AFIO_EXTICR4_EXTI12_PC_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 2460 macro : AFIO_EXTICR4_EXTI12_PC_Msk (0x1UL << AFIO_EXTICR4_EXTI12_PC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2461 macro : AFIO_EXTICR4_EXTI12_PC AFIO_EXTICR4_EXTI12_PC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2462 macro : AFIO_EXTICR4_EXTI12_PD_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2463 macro : AFIO_EXTICR4_EXTI12_PD_Msk (0x3UL << AFIO_EXTICR4_EXTI12_PD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2464 macro : AFIO_EXTICR4_EXTI12_PD AFIO_EXTICR4_EXTI12_PD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2465 macro : AFIO_EXTICR4_EXTI12_PE_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 2466 macro : AFIO_EXTICR4_EXTI12_PE_Msk (0x1UL << AFIO_EXTICR4_EXTI12_PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2467 macro : AFIO_EXTICR4_EXTI12_PE AFIO_EXTICR4_EXTI12_PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2468 macro : AFIO_EXTICR4_EXTI12_PF_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2469 macro : AFIO_EXTICR4_EXTI12_PF_Msk (0x5UL << AFIO_EXTICR4_EXTI12_PF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2470 macro : AFIO_EXTICR4_EXTI12_PF AFIO_EXTICR4_EXTI12_PF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2471 macro : AFIO_EXTICR4_EXTI12_PG_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 2472 macro : AFIO_EXTICR4_EXTI12_PG_Msk (0x3UL << AFIO_EXTICR4_EXTI12_PG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2473 macro : AFIO_EXTICR4_EXTI12_PG AFIO_EXTICR4_EXTI12_PG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2476 macro : AFIO_EXTICR4_EXTI13_PA 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2477 macro : AFIO_EXTICR4_EXTI13_PB_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2478 macro : AFIO_EXTICR4_EXTI13_PB_Msk (0x1UL << AFIO_EXTICR4_EXTI13_PB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2479 macro : AFIO_EXTICR4_EXTI13_PB AFIO_EXTICR4_EXTI13_PB_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2480 macro : AFIO_EXTICR4_EXTI13_PC_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 2481 macro : AFIO_EXTICR4_EXTI13_PC_Msk (0x1UL << AFIO_EXTICR4_EXTI13_PC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2482 macro : AFIO_EXTICR4_EXTI13_PC AFIO_EXTICR4_EXTI13_PC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2483 macro : AFIO_EXTICR4_EXTI13_PD_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2484 macro : AFIO_EXTICR4_EXTI13_PD_Msk (0x3UL << AFIO_EXTICR4_EXTI13_PD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2485 macro : AFIO_EXTICR4_EXTI13_PD AFIO_EXTICR4_EXTI13_PD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2486 macro : AFIO_EXTICR4_EXTI13_PE_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 2487 macro : AFIO_EXTICR4_EXTI13_PE_Msk (0x1UL << AFIO_EXTICR4_EXTI13_PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2488 macro : AFIO_EXTICR4_EXTI13_PE AFIO_EXTICR4_EXTI13_PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2489 macro : AFIO_EXTICR4_EXTI13_PF_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2490 macro : AFIO_EXTICR4_EXTI13_PF_Msk (0x5UL << AFIO_EXTICR4_EXTI13_PF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2491 macro : AFIO_EXTICR4_EXTI13_PF AFIO_EXTICR4_EXTI13_PF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2492 macro : AFIO_EXTICR4_EXTI13_PG_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 2493 macro : AFIO_EXTICR4_EXTI13_PG_Msk (0x3UL << AFIO_EXTICR4_EXTI13_PG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2494 macro : AFIO_EXTICR4_EXTI13_PG AFIO_EXTICR4_EXTI13_PG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2497 macro : AFIO_EXTICR4_EXTI14_PA 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2498 macro : AFIO_EXTICR4_EXTI14_PB_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2499 macro : AFIO_EXTICR4_EXTI14_PB_Msk (0x1UL << AFIO_EXTICR4_EXTI14_PB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2500 macro : AFIO_EXTICR4_EXTI14_PB AFIO_EXTICR4_EXTI14_PB_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2501 macro : AFIO_EXTICR4_EXTI14_PC_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 2502 macro : AFIO_EXTICR4_EXTI14_PC_Msk (0x1UL << AFIO_EXTICR4_EXTI14_PC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2503 macro : AFIO_EXTICR4_EXTI14_PC AFIO_EXTICR4_EXTI14_PC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2504 macro : AFIO_EXTICR4_EXTI14_PD_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2505 macro : AFIO_EXTICR4_EXTI14_PD_Msk (0x3UL << AFIO_EXTICR4_EXTI14_PD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2506 macro : AFIO_EXTICR4_EXTI14_PD AFIO_EXTICR4_EXTI14_PD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2507 macro : AFIO_EXTICR4_EXTI14_PE_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 2508 macro : AFIO_EXTICR4_EXTI14_PE_Msk (0x1UL << AFIO_EXTICR4_EXTI14_PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2509 macro : AFIO_EXTICR4_EXTI14_PE AFIO_EXTICR4_EXTI14_PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2510 macro : AFIO_EXTICR4_EXTI14_PF_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2511 macro : AFIO_EXTICR4_EXTI14_PF_Msk (0x5UL << AFIO_EXTICR4_EXTI14_PF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2512 macro : AFIO_EXTICR4_EXTI14_PF AFIO_EXTICR4_EXTI14_PF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2513 macro : AFIO_EXTICR4_EXTI14_PG_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 2514 macro : AFIO_EXTICR4_EXTI14_PG_Msk (0x3UL << AFIO_EXTICR4_EXTI14_PG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2515 macro : AFIO_EXTICR4_EXTI14_PG AFIO_EXTICR4_EXTI14_PG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2518 macro : AFIO_EXTICR4_EXTI15_PA 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 2519 macro : AFIO_EXTICR4_EXTI15_PB_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2520 macro : AFIO_EXTICR4_EXTI15_PB_Msk (0x1UL << AFIO_EXTICR4_EXTI15_PB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2521 macro : AFIO_EXTICR4_EXTI15_PB AFIO_EXTICR4_EXTI15_PB_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2522 macro : AFIO_EXTICR4_EXTI15_PC_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 2523 macro : AFIO_EXTICR4_EXTI15_PC_Msk (0x1UL << AFIO_EXTICR4_EXTI15_PC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2524 macro : AFIO_EXTICR4_EXTI15_PC AFIO_EXTICR4_EXTI15_PC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2525 macro : AFIO_EXTICR4_EXTI15_PD_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2526 macro : AFIO_EXTICR4_EXTI15_PD_Msk (0x3UL << AFIO_EXTICR4_EXTI15_PD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2527 macro : AFIO_EXTICR4_EXTI15_PD AFIO_EXTICR4_EXTI15_PD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2528 macro : AFIO_EXTICR4_EXTI15_PE_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 2529 macro : AFIO_EXTICR4_EXTI15_PE_Msk (0x1UL << AFIO_EXTICR4_EXTI15_PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2530 macro : AFIO_EXTICR4_EXTI15_PE AFIO_EXTICR4_EXTI15_PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2531 macro : AFIO_EXTICR4_EXTI15_PF_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2532 macro : AFIO_EXTICR4_EXTI15_PF_Msk (0x5UL << AFIO_EXTICR4_EXTI15_PF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2533 macro : AFIO_EXTICR4_EXTI15_PF AFIO_EXTICR4_EXTI15_PF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2534 macro : AFIO_EXTICR4_EXTI15_PG_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 2535 macro : AFIO_EXTICR4_EXTI15_PG_Msk (0x3UL << AFIO_EXTICR4_EXTI15_PG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2536 macro : AFIO_EXTICR4_EXTI15_PG AFIO_EXTICR4_EXTI15_PG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2549 macro : EXTI_IMR_MR0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2550 macro : EXTI_IMR_MR0_Msk (0x1UL << EXTI_IMR_MR0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2551 macro : EXTI_IMR_MR0 EXTI_IMR_MR0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2552 macro : EXTI_IMR_MR1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 2553 macro : EXTI_IMR_MR1_Msk (0x1UL << EXTI_IMR_MR1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2554 macro : EXTI_IMR_MR1 EXTI_IMR_MR1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2555 macro : EXTI_IMR_MR2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 2556 macro : EXTI_IMR_MR2_Msk (0x1UL << EXTI_IMR_MR2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2557 macro : EXTI_IMR_MR2 EXTI_IMR_MR2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2558 macro : EXTI_IMR_MR3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 2559 macro : EXTI_IMR_MR3_Msk (0x1UL << EXTI_IMR_MR3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2560 macro : EXTI_IMR_MR3 EXTI_IMR_MR3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2561 macro : EXTI_IMR_MR4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2562 macro : EXTI_IMR_MR4_Msk (0x1UL << EXTI_IMR_MR4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2563 macro : EXTI_IMR_MR4 EXTI_IMR_MR4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2564 macro : EXTI_IMR_MR5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 2565 macro : EXTI_IMR_MR5_Msk (0x1UL << EXTI_IMR_MR5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2566 macro : EXTI_IMR_MR5 EXTI_IMR_MR5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2567 macro : EXTI_IMR_MR6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 2568 macro : EXTI_IMR_MR6_Msk (0x1UL << EXTI_IMR_MR6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2569 macro : EXTI_IMR_MR6 EXTI_IMR_MR6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2570 macro : EXTI_IMR_MR7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 2571 macro : EXTI_IMR_MR7_Msk (0x1UL << EXTI_IMR_MR7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2572 macro : EXTI_IMR_MR7 EXTI_IMR_MR7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2573 macro : EXTI_IMR_MR8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2574 macro : EXTI_IMR_MR8_Msk (0x1UL << EXTI_IMR_MR8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2575 macro : EXTI_IMR_MR8 EXTI_IMR_MR8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2576 macro : EXTI_IMR_MR9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 2577 macro : EXTI_IMR_MR9_Msk (0x1UL << EXTI_IMR_MR9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2578 macro : EXTI_IMR_MR9 EXTI_IMR_MR9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2579 macro : EXTI_IMR_MR10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 2580 macro : EXTI_IMR_MR10_Msk (0x1UL << EXTI_IMR_MR10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2581 macro : EXTI_IMR_MR10 EXTI_IMR_MR10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2582 macro : EXTI_IMR_MR11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 2583 macro : EXTI_IMR_MR11_Msk (0x1UL << EXTI_IMR_MR11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2584 macro : EXTI_IMR_MR11 EXTI_IMR_MR11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2585 macro : EXTI_IMR_MR12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2586 macro : EXTI_IMR_MR12_Msk (0x1UL << EXTI_IMR_MR12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2587 macro : EXTI_IMR_MR12 EXTI_IMR_MR12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2588 macro : EXTI_IMR_MR13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 2589 macro : EXTI_IMR_MR13_Msk (0x1UL << EXTI_IMR_MR13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2590 macro : EXTI_IMR_MR13 EXTI_IMR_MR13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2591 macro : EXTI_IMR_MR14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 2592 macro : EXTI_IMR_MR14_Msk (0x1UL << EXTI_IMR_MR14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2593 macro : EXTI_IMR_MR14 EXTI_IMR_MR14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2594 macro : EXTI_IMR_MR15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 2595 macro : EXTI_IMR_MR15_Msk (0x1UL << EXTI_IMR_MR15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2596 macro : EXTI_IMR_MR15 EXTI_IMR_MR15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2597 macro : EXTI_IMR_MR16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 2598 macro : EXTI_IMR_MR16_Msk (0x1UL << EXTI_IMR_MR16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2599 macro : EXTI_IMR_MR16 EXTI_IMR_MR16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2600 macro : EXTI_IMR_MR17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 2601 macro : EXTI_IMR_MR17_Msk (0x1UL << EXTI_IMR_MR17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2602 macro : EXTI_IMR_MR17 EXTI_IMR_MR17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2603 macro : EXTI_IMR_MR18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 2604 macro : EXTI_IMR_MR18_Msk (0x1UL << EXTI_IMR_MR18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2605 macro : EXTI_IMR_MR18 EXTI_IMR_MR18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2608 macro : EXTI_IMR_IM0 EXTI_IMR_MR0
 DW_MACRO_GNU_define_indirect - lineno : 2609 macro : EXTI_IMR_IM1 EXTI_IMR_MR1
 DW_MACRO_GNU_define_indirect - lineno : 2610 macro : EXTI_IMR_IM2 EXTI_IMR_MR2
 DW_MACRO_GNU_define_indirect - lineno : 2611 macro : EXTI_IMR_IM3 EXTI_IMR_MR3
 DW_MACRO_GNU_define_indirect - lineno : 2612 macro : EXTI_IMR_IM4 EXTI_IMR_MR4
 DW_MACRO_GNU_define_indirect - lineno : 2613 macro : EXTI_IMR_IM5 EXTI_IMR_MR5
 DW_MACRO_GNU_define_indirect - lineno : 2614 macro : EXTI_IMR_IM6 EXTI_IMR_MR6
 DW_MACRO_GNU_define_indirect - lineno : 2615 macro : EXTI_IMR_IM7 EXTI_IMR_MR7
 DW_MACRO_GNU_define_indirect - lineno : 2616 macro : EXTI_IMR_IM8 EXTI_IMR_MR8
 DW_MACRO_GNU_define_indirect - lineno : 2617 macro : EXTI_IMR_IM9 EXTI_IMR_MR9
 DW_MACRO_GNU_define_indirect - lineno : 2618 macro : EXTI_IMR_IM10 EXTI_IMR_MR10
 DW_MACRO_GNU_define_indirect - lineno : 2619 macro : EXTI_IMR_IM11 EXTI_IMR_MR11
 DW_MACRO_GNU_define_indirect - lineno : 2620 macro : EXTI_IMR_IM12 EXTI_IMR_MR12
 DW_MACRO_GNU_define_indirect - lineno : 2621 macro : EXTI_IMR_IM13 EXTI_IMR_MR13
 DW_MACRO_GNU_define_indirect - lineno : 2622 macro : EXTI_IMR_IM14 EXTI_IMR_MR14
 DW_MACRO_GNU_define_indirect - lineno : 2623 macro : EXTI_IMR_IM15 EXTI_IMR_MR15
 DW_MACRO_GNU_define_indirect - lineno : 2624 macro : EXTI_IMR_IM16 EXTI_IMR_MR16
 DW_MACRO_GNU_define_indirect - lineno : 2625 macro : EXTI_IMR_IM17 EXTI_IMR_MR17
 DW_MACRO_GNU_define_indirect - lineno : 2626 macro : EXTI_IMR_IM18 EXTI_IMR_MR18
 DW_MACRO_GNU_define_indirect - lineno : 2627 macro : EXTI_IMR_IM 0x0007FFFFU
 DW_MACRO_GNU_define_indirect - lineno : 2630 macro : EXTI_EMR_MR0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2631 macro : EXTI_EMR_MR0_Msk (0x1UL << EXTI_EMR_MR0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2632 macro : EXTI_EMR_MR0 EXTI_EMR_MR0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2633 macro : EXTI_EMR_MR1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 2634 macro : EXTI_EMR_MR1_Msk (0x1UL << EXTI_EMR_MR1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2635 macro : EXTI_EMR_MR1 EXTI_EMR_MR1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2636 macro : EXTI_EMR_MR2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 2637 macro : EXTI_EMR_MR2_Msk (0x1UL << EXTI_EMR_MR2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2638 macro : EXTI_EMR_MR2 EXTI_EMR_MR2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2639 macro : EXTI_EMR_MR3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 2640 macro : EXTI_EMR_MR3_Msk (0x1UL << EXTI_EMR_MR3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2641 macro : EXTI_EMR_MR3 EXTI_EMR_MR3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2642 macro : EXTI_EMR_MR4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2643 macro : EXTI_EMR_MR4_Msk (0x1UL << EXTI_EMR_MR4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2644 macro : EXTI_EMR_MR4 EXTI_EMR_MR4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2645 macro : EXTI_EMR_MR5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 2646 macro : EXTI_EMR_MR5_Msk (0x1UL << EXTI_EMR_MR5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2647 macro : EXTI_EMR_MR5 EXTI_EMR_MR5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2648 macro : EXTI_EMR_MR6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 2649 macro : EXTI_EMR_MR6_Msk (0x1UL << EXTI_EMR_MR6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2650 macro : EXTI_EMR_MR6 EXTI_EMR_MR6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2651 macro : EXTI_EMR_MR7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 2652 macro : EXTI_EMR_MR7_Msk (0x1UL << EXTI_EMR_MR7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2653 macro : EXTI_EMR_MR7 EXTI_EMR_MR7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2654 macro : EXTI_EMR_MR8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2655 macro : EXTI_EMR_MR8_Msk (0x1UL << EXTI_EMR_MR8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2656 macro : EXTI_EMR_MR8 EXTI_EMR_MR8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2657 macro : EXTI_EMR_MR9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 2658 macro : EXTI_EMR_MR9_Msk (0x1UL << EXTI_EMR_MR9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2659 macro : EXTI_EMR_MR9 EXTI_EMR_MR9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2660 macro : EXTI_EMR_MR10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 2661 macro : EXTI_EMR_MR10_Msk (0x1UL << EXTI_EMR_MR10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2662 macro : EXTI_EMR_MR10 EXTI_EMR_MR10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2663 macro : EXTI_EMR_MR11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 2664 macro : EXTI_EMR_MR11_Msk (0x1UL << EXTI_EMR_MR11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2665 macro : EXTI_EMR_MR11 EXTI_EMR_MR11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2666 macro : EXTI_EMR_MR12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2667 macro : EXTI_EMR_MR12_Msk (0x1UL << EXTI_EMR_MR12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2668 macro : EXTI_EMR_MR12 EXTI_EMR_MR12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2669 macro : EXTI_EMR_MR13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 2670 macro : EXTI_EMR_MR13_Msk (0x1UL << EXTI_EMR_MR13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2671 macro : EXTI_EMR_MR13 EXTI_EMR_MR13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2672 macro : EXTI_EMR_MR14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 2673 macro : EXTI_EMR_MR14_Msk (0x1UL << EXTI_EMR_MR14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2674 macro : EXTI_EMR_MR14 EXTI_EMR_MR14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2675 macro : EXTI_EMR_MR15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 2676 macro : EXTI_EMR_MR15_Msk (0x1UL << EXTI_EMR_MR15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2677 macro : EXTI_EMR_MR15 EXTI_EMR_MR15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2678 macro : EXTI_EMR_MR16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 2679 macro : EXTI_EMR_MR16_Msk (0x1UL << EXTI_EMR_MR16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2680 macro : EXTI_EMR_MR16 EXTI_EMR_MR16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2681 macro : EXTI_EMR_MR17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 2682 macro : EXTI_EMR_MR17_Msk (0x1UL << EXTI_EMR_MR17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2683 macro : EXTI_EMR_MR17 EXTI_EMR_MR17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2684 macro : EXTI_EMR_MR18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 2685 macro : EXTI_EMR_MR18_Msk (0x1UL << EXTI_EMR_MR18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2686 macro : EXTI_EMR_MR18 EXTI_EMR_MR18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2689 macro : EXTI_EMR_EM0 EXTI_EMR_MR0
 DW_MACRO_GNU_define_indirect - lineno : 2690 macro : EXTI_EMR_EM1 EXTI_EMR_MR1
 DW_MACRO_GNU_define_indirect - lineno : 2691 macro : EXTI_EMR_EM2 EXTI_EMR_MR2
 DW_MACRO_GNU_define_indirect - lineno : 2692 macro : EXTI_EMR_EM3 EXTI_EMR_MR3
 DW_MACRO_GNU_define_indirect - lineno : 2693 macro : EXTI_EMR_EM4 EXTI_EMR_MR4
 DW_MACRO_GNU_define_indirect - lineno : 2694 macro : EXTI_EMR_EM5 EXTI_EMR_MR5
 DW_MACRO_GNU_define_indirect - lineno : 2695 macro : EXTI_EMR_EM6 EXTI_EMR_MR6
 DW_MACRO_GNU_define_indirect - lineno : 2696 macro : EXTI_EMR_EM7 EXTI_EMR_MR7
 DW_MACRO_GNU_define_indirect - lineno : 2697 macro : EXTI_EMR_EM8 EXTI_EMR_MR8
 DW_MACRO_GNU_define_indirect - lineno : 2698 macro : EXTI_EMR_EM9 EXTI_EMR_MR9
 DW_MACRO_GNU_define_indirect - lineno : 2699 macro : EXTI_EMR_EM10 EXTI_EMR_MR10
 DW_MACRO_GNU_define_indirect - lineno : 2700 macro : EXTI_EMR_EM11 EXTI_EMR_MR11
 DW_MACRO_GNU_define_indirect - lineno : 2701 macro : EXTI_EMR_EM12 EXTI_EMR_MR12
 DW_MACRO_GNU_define_indirect - lineno : 2702 macro : EXTI_EMR_EM13 EXTI_EMR_MR13
 DW_MACRO_GNU_define_indirect - lineno : 2703 macro : EXTI_EMR_EM14 EXTI_EMR_MR14
 DW_MACRO_GNU_define_indirect - lineno : 2704 macro : EXTI_EMR_EM15 EXTI_EMR_MR15
 DW_MACRO_GNU_define_indirect - lineno : 2705 macro : EXTI_EMR_EM16 EXTI_EMR_MR16
 DW_MACRO_GNU_define_indirect - lineno : 2706 macro : EXTI_EMR_EM17 EXTI_EMR_MR17
 DW_MACRO_GNU_define_indirect - lineno : 2707 macro : EXTI_EMR_EM18 EXTI_EMR_MR18
 DW_MACRO_GNU_define_indirect - lineno : 2710 macro : EXTI_RTSR_TR0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2711 macro : EXTI_RTSR_TR0_Msk (0x1UL << EXTI_RTSR_TR0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2712 macro : EXTI_RTSR_TR0 EXTI_RTSR_TR0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2713 macro : EXTI_RTSR_TR1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 2714 macro : EXTI_RTSR_TR1_Msk (0x1UL << EXTI_RTSR_TR1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2715 macro : EXTI_RTSR_TR1 EXTI_RTSR_TR1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2716 macro : EXTI_RTSR_TR2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 2717 macro : EXTI_RTSR_TR2_Msk (0x1UL << EXTI_RTSR_TR2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2718 macro : EXTI_RTSR_TR2 EXTI_RTSR_TR2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2719 macro : EXTI_RTSR_TR3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 2720 macro : EXTI_RTSR_TR3_Msk (0x1UL << EXTI_RTSR_TR3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2721 macro : EXTI_RTSR_TR3 EXTI_RTSR_TR3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2722 macro : EXTI_RTSR_TR4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2723 macro : EXTI_RTSR_TR4_Msk (0x1UL << EXTI_RTSR_TR4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2724 macro : EXTI_RTSR_TR4 EXTI_RTSR_TR4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2725 macro : EXTI_RTSR_TR5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 2726 macro : EXTI_RTSR_TR5_Msk (0x1UL << EXTI_RTSR_TR5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2727 macro : EXTI_RTSR_TR5 EXTI_RTSR_TR5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2728 macro : EXTI_RTSR_TR6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 2729 macro : EXTI_RTSR_TR6_Msk (0x1UL << EXTI_RTSR_TR6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2730 macro : EXTI_RTSR_TR6 EXTI_RTSR_TR6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2731 macro : EXTI_RTSR_TR7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 2732 macro : EXTI_RTSR_TR7_Msk (0x1UL << EXTI_RTSR_TR7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2733 macro : EXTI_RTSR_TR7 EXTI_RTSR_TR7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2734 macro : EXTI_RTSR_TR8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2735 macro : EXTI_RTSR_TR8_Msk (0x1UL << EXTI_RTSR_TR8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2736 macro : EXTI_RTSR_TR8 EXTI_RTSR_TR8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2737 macro : EXTI_RTSR_TR9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 2738 macro : EXTI_RTSR_TR9_Msk (0x1UL << EXTI_RTSR_TR9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2739 macro : EXTI_RTSR_TR9 EXTI_RTSR_TR9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2740 macro : EXTI_RTSR_TR10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 2741 macro : EXTI_RTSR_TR10_Msk (0x1UL << EXTI_RTSR_TR10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2742 macro : EXTI_RTSR_TR10 EXTI_RTSR_TR10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2743 macro : EXTI_RTSR_TR11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 2744 macro : EXTI_RTSR_TR11_Msk (0x1UL << EXTI_RTSR_TR11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2745 macro : EXTI_RTSR_TR11 EXTI_RTSR_TR11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2746 macro : EXTI_RTSR_TR12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2747 macro : EXTI_RTSR_TR12_Msk (0x1UL << EXTI_RTSR_TR12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2748 macro : EXTI_RTSR_TR12 EXTI_RTSR_TR12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2749 macro : EXTI_RTSR_TR13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 2750 macro : EXTI_RTSR_TR13_Msk (0x1UL << EXTI_RTSR_TR13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2751 macro : EXTI_RTSR_TR13 EXTI_RTSR_TR13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2752 macro : EXTI_RTSR_TR14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 2753 macro : EXTI_RTSR_TR14_Msk (0x1UL << EXTI_RTSR_TR14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2754 macro : EXTI_RTSR_TR14 EXTI_RTSR_TR14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2755 macro : EXTI_RTSR_TR15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 2756 macro : EXTI_RTSR_TR15_Msk (0x1UL << EXTI_RTSR_TR15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2757 macro : EXTI_RTSR_TR15 EXTI_RTSR_TR15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2758 macro : EXTI_RTSR_TR16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 2759 macro : EXTI_RTSR_TR16_Msk (0x1UL << EXTI_RTSR_TR16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2760 macro : EXTI_RTSR_TR16 EXTI_RTSR_TR16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2761 macro : EXTI_RTSR_TR17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 2762 macro : EXTI_RTSR_TR17_Msk (0x1UL << EXTI_RTSR_TR17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2763 macro : EXTI_RTSR_TR17 EXTI_RTSR_TR17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2764 macro : EXTI_RTSR_TR18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 2765 macro : EXTI_RTSR_TR18_Msk (0x1UL << EXTI_RTSR_TR18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2766 macro : EXTI_RTSR_TR18 EXTI_RTSR_TR18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2769 macro : EXTI_RTSR_RT0 EXTI_RTSR_TR0
 DW_MACRO_GNU_define_indirect - lineno : 2770 macro : EXTI_RTSR_RT1 EXTI_RTSR_TR1
 DW_MACRO_GNU_define_indirect - lineno : 2771 macro : EXTI_RTSR_RT2 EXTI_RTSR_TR2
 DW_MACRO_GNU_define_indirect - lineno : 2772 macro : EXTI_RTSR_RT3 EXTI_RTSR_TR3
 DW_MACRO_GNU_define_indirect - lineno : 2773 macro : EXTI_RTSR_RT4 EXTI_RTSR_TR4
 DW_MACRO_GNU_define_indirect - lineno : 2774 macro : EXTI_RTSR_RT5 EXTI_RTSR_TR5
 DW_MACRO_GNU_define_indirect - lineno : 2775 macro : EXTI_RTSR_RT6 EXTI_RTSR_TR6
 DW_MACRO_GNU_define_indirect - lineno : 2776 macro : EXTI_RTSR_RT7 EXTI_RTSR_TR7
 DW_MACRO_GNU_define_indirect - lineno : 2777 macro : EXTI_RTSR_RT8 EXTI_RTSR_TR8
 DW_MACRO_GNU_define_indirect - lineno : 2778 macro : EXTI_RTSR_RT9 EXTI_RTSR_TR9
 DW_MACRO_GNU_define_indirect - lineno : 2779 macro : EXTI_RTSR_RT10 EXTI_RTSR_TR10
 DW_MACRO_GNU_define_indirect - lineno : 2780 macro : EXTI_RTSR_RT11 EXTI_RTSR_TR11
 DW_MACRO_GNU_define_indirect - lineno : 2781 macro : EXTI_RTSR_RT12 EXTI_RTSR_TR12
 DW_MACRO_GNU_define_indirect - lineno : 2782 macro : EXTI_RTSR_RT13 EXTI_RTSR_TR13
 DW_MACRO_GNU_define_indirect - lineno : 2783 macro : EXTI_RTSR_RT14 EXTI_RTSR_TR14
 DW_MACRO_GNU_define_indirect - lineno : 2784 macro : EXTI_RTSR_RT15 EXTI_RTSR_TR15
 DW_MACRO_GNU_define_indirect - lineno : 2785 macro : EXTI_RTSR_RT16 EXTI_RTSR_TR16
 DW_MACRO_GNU_define_indirect - lineno : 2786 macro : EXTI_RTSR_RT17 EXTI_RTSR_TR17
 DW_MACRO_GNU_define_indirect - lineno : 2787 macro : EXTI_RTSR_RT18 EXTI_RTSR_TR18
 DW_MACRO_GNU_define_indirect - lineno : 2790 macro : EXTI_FTSR_TR0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2791 macro : EXTI_FTSR_TR0_Msk (0x1UL << EXTI_FTSR_TR0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2792 macro : EXTI_FTSR_TR0 EXTI_FTSR_TR0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2793 macro : EXTI_FTSR_TR1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 2794 macro : EXTI_FTSR_TR1_Msk (0x1UL << EXTI_FTSR_TR1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2795 macro : EXTI_FTSR_TR1 EXTI_FTSR_TR1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2796 macro : EXTI_FTSR_TR2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 2797 macro : EXTI_FTSR_TR2_Msk (0x1UL << EXTI_FTSR_TR2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2798 macro : EXTI_FTSR_TR2 EXTI_FTSR_TR2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2799 macro : EXTI_FTSR_TR3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 2800 macro : EXTI_FTSR_TR3_Msk (0x1UL << EXTI_FTSR_TR3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2801 macro : EXTI_FTSR_TR3 EXTI_FTSR_TR3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2802 macro : EXTI_FTSR_TR4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2803 macro : EXTI_FTSR_TR4_Msk (0x1UL << EXTI_FTSR_TR4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2804 macro : EXTI_FTSR_TR4 EXTI_FTSR_TR4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2805 macro : EXTI_FTSR_TR5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 2806 macro : EXTI_FTSR_TR5_Msk (0x1UL << EXTI_FTSR_TR5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2807 macro : EXTI_FTSR_TR5 EXTI_FTSR_TR5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2808 macro : EXTI_FTSR_TR6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 2809 macro : EXTI_FTSR_TR6_Msk (0x1UL << EXTI_FTSR_TR6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2810 macro : EXTI_FTSR_TR6 EXTI_FTSR_TR6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2811 macro : EXTI_FTSR_TR7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 2812 macro : EXTI_FTSR_TR7_Msk (0x1UL << EXTI_FTSR_TR7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2813 macro : EXTI_FTSR_TR7 EXTI_FTSR_TR7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2814 macro : EXTI_FTSR_TR8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2815 macro : EXTI_FTSR_TR8_Msk (0x1UL << EXTI_FTSR_TR8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2816 macro : EXTI_FTSR_TR8 EXTI_FTSR_TR8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2817 macro : EXTI_FTSR_TR9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 2818 macro : EXTI_FTSR_TR9_Msk (0x1UL << EXTI_FTSR_TR9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2819 macro : EXTI_FTSR_TR9 EXTI_FTSR_TR9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2820 macro : EXTI_FTSR_TR10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 2821 macro : EXTI_FTSR_TR10_Msk (0x1UL << EXTI_FTSR_TR10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2822 macro : EXTI_FTSR_TR10 EXTI_FTSR_TR10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2823 macro : EXTI_FTSR_TR11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 2824 macro : EXTI_FTSR_TR11_Msk (0x1UL << EXTI_FTSR_TR11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2825 macro : EXTI_FTSR_TR11 EXTI_FTSR_TR11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2826 macro : EXTI_FTSR_TR12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2827 macro : EXTI_FTSR_TR12_Msk (0x1UL << EXTI_FTSR_TR12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2828 macro : EXTI_FTSR_TR12 EXTI_FTSR_TR12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2829 macro : EXTI_FTSR_TR13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 2830 macro : EXTI_FTSR_TR13_Msk (0x1UL << EXTI_FTSR_TR13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2831 macro : EXTI_FTSR_TR13 EXTI_FTSR_TR13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2832 macro : EXTI_FTSR_TR14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 2833 macro : EXTI_FTSR_TR14_Msk (0x1UL << EXTI_FTSR_TR14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2834 macro : EXTI_FTSR_TR14 EXTI_FTSR_TR14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2835 macro : EXTI_FTSR_TR15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 2836 macro : EXTI_FTSR_TR15_Msk (0x1UL << EXTI_FTSR_TR15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2837 macro : EXTI_FTSR_TR15 EXTI_FTSR_TR15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2838 macro : EXTI_FTSR_TR16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 2839 macro : EXTI_FTSR_TR16_Msk (0x1UL << EXTI_FTSR_TR16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2840 macro : EXTI_FTSR_TR16 EXTI_FTSR_TR16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2841 macro : EXTI_FTSR_TR17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 2842 macro : EXTI_FTSR_TR17_Msk (0x1UL << EXTI_FTSR_TR17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2843 macro : EXTI_FTSR_TR17 EXTI_FTSR_TR17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2844 macro : EXTI_FTSR_TR18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 2845 macro : EXTI_FTSR_TR18_Msk (0x1UL << EXTI_FTSR_TR18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2846 macro : EXTI_FTSR_TR18 EXTI_FTSR_TR18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2849 macro : EXTI_FTSR_FT0 EXTI_FTSR_TR0
 DW_MACRO_GNU_define_indirect - lineno : 2850 macro : EXTI_FTSR_FT1 EXTI_FTSR_TR1
 DW_MACRO_GNU_define_indirect - lineno : 2851 macro : EXTI_FTSR_FT2 EXTI_FTSR_TR2
 DW_MACRO_GNU_define_indirect - lineno : 2852 macro : EXTI_FTSR_FT3 EXTI_FTSR_TR3
 DW_MACRO_GNU_define_indirect - lineno : 2853 macro : EXTI_FTSR_FT4 EXTI_FTSR_TR4
 DW_MACRO_GNU_define_indirect - lineno : 2854 macro : EXTI_FTSR_FT5 EXTI_FTSR_TR5
 DW_MACRO_GNU_define_indirect - lineno : 2855 macro : EXTI_FTSR_FT6 EXTI_FTSR_TR6
 DW_MACRO_GNU_define_indirect - lineno : 2856 macro : EXTI_FTSR_FT7 EXTI_FTSR_TR7
 DW_MACRO_GNU_define_indirect - lineno : 2857 macro : EXTI_FTSR_FT8 EXTI_FTSR_TR8
 DW_MACRO_GNU_define_indirect - lineno : 2858 macro : EXTI_FTSR_FT9 EXTI_FTSR_TR9
 DW_MACRO_GNU_define_indirect - lineno : 2859 macro : EXTI_FTSR_FT10 EXTI_FTSR_TR10
 DW_MACRO_GNU_define_indirect - lineno : 2860 macro : EXTI_FTSR_FT11 EXTI_FTSR_TR11
 DW_MACRO_GNU_define_indirect - lineno : 2861 macro : EXTI_FTSR_FT12 EXTI_FTSR_TR12
 DW_MACRO_GNU_define_indirect - lineno : 2862 macro : EXTI_FTSR_FT13 EXTI_FTSR_TR13
 DW_MACRO_GNU_define_indirect - lineno : 2863 macro : EXTI_FTSR_FT14 EXTI_FTSR_TR14
 DW_MACRO_GNU_define_indirect - lineno : 2864 macro : EXTI_FTSR_FT15 EXTI_FTSR_TR15
 DW_MACRO_GNU_define_indirect - lineno : 2865 macro : EXTI_FTSR_FT16 EXTI_FTSR_TR16
 DW_MACRO_GNU_define_indirect - lineno : 2866 macro : EXTI_FTSR_FT17 EXTI_FTSR_TR17
 DW_MACRO_GNU_define_indirect - lineno : 2867 macro : EXTI_FTSR_FT18 EXTI_FTSR_TR18
 DW_MACRO_GNU_define_indirect - lineno : 2870 macro : EXTI_SWIER_SWIER0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2871 macro : EXTI_SWIER_SWIER0_Msk (0x1UL << EXTI_SWIER_SWIER0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2872 macro : EXTI_SWIER_SWIER0 EXTI_SWIER_SWIER0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2873 macro : EXTI_SWIER_SWIER1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 2874 macro : EXTI_SWIER_SWIER1_Msk (0x1UL << EXTI_SWIER_SWIER1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2875 macro : EXTI_SWIER_SWIER1 EXTI_SWIER_SWIER1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2876 macro : EXTI_SWIER_SWIER2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 2877 macro : EXTI_SWIER_SWIER2_Msk (0x1UL << EXTI_SWIER_SWIER2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2878 macro : EXTI_SWIER_SWIER2 EXTI_SWIER_SWIER2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2879 macro : EXTI_SWIER_SWIER3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 2880 macro : EXTI_SWIER_SWIER3_Msk (0x1UL << EXTI_SWIER_SWIER3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2881 macro : EXTI_SWIER_SWIER3 EXTI_SWIER_SWIER3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2882 macro : EXTI_SWIER_SWIER4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2883 macro : EXTI_SWIER_SWIER4_Msk (0x1UL << EXTI_SWIER_SWIER4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2884 macro : EXTI_SWIER_SWIER4 EXTI_SWIER_SWIER4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2885 macro : EXTI_SWIER_SWIER5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 2886 macro : EXTI_SWIER_SWIER5_Msk (0x1UL << EXTI_SWIER_SWIER5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2887 macro : EXTI_SWIER_SWIER5 EXTI_SWIER_SWIER5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2888 macro : EXTI_SWIER_SWIER6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 2889 macro : EXTI_SWIER_SWIER6_Msk (0x1UL << EXTI_SWIER_SWIER6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2890 macro : EXTI_SWIER_SWIER6 EXTI_SWIER_SWIER6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2891 macro : EXTI_SWIER_SWIER7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 2892 macro : EXTI_SWIER_SWIER7_Msk (0x1UL << EXTI_SWIER_SWIER7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2893 macro : EXTI_SWIER_SWIER7 EXTI_SWIER_SWIER7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2894 macro : EXTI_SWIER_SWIER8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2895 macro : EXTI_SWIER_SWIER8_Msk (0x1UL << EXTI_SWIER_SWIER8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2896 macro : EXTI_SWIER_SWIER8 EXTI_SWIER_SWIER8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2897 macro : EXTI_SWIER_SWIER9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 2898 macro : EXTI_SWIER_SWIER9_Msk (0x1UL << EXTI_SWIER_SWIER9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2899 macro : EXTI_SWIER_SWIER9 EXTI_SWIER_SWIER9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2900 macro : EXTI_SWIER_SWIER10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 2901 macro : EXTI_SWIER_SWIER10_Msk (0x1UL << EXTI_SWIER_SWIER10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2902 macro : EXTI_SWIER_SWIER10 EXTI_SWIER_SWIER10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2903 macro : EXTI_SWIER_SWIER11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 2904 macro : EXTI_SWIER_SWIER11_Msk (0x1UL << EXTI_SWIER_SWIER11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2905 macro : EXTI_SWIER_SWIER11 EXTI_SWIER_SWIER11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2906 macro : EXTI_SWIER_SWIER12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2907 macro : EXTI_SWIER_SWIER12_Msk (0x1UL << EXTI_SWIER_SWIER12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2908 macro : EXTI_SWIER_SWIER12 EXTI_SWIER_SWIER12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2909 macro : EXTI_SWIER_SWIER13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 2910 macro : EXTI_SWIER_SWIER13_Msk (0x1UL << EXTI_SWIER_SWIER13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2911 macro : EXTI_SWIER_SWIER13 EXTI_SWIER_SWIER13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2912 macro : EXTI_SWIER_SWIER14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 2913 macro : EXTI_SWIER_SWIER14_Msk (0x1UL << EXTI_SWIER_SWIER14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2914 macro : EXTI_SWIER_SWIER14 EXTI_SWIER_SWIER14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2915 macro : EXTI_SWIER_SWIER15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 2916 macro : EXTI_SWIER_SWIER15_Msk (0x1UL << EXTI_SWIER_SWIER15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2917 macro : EXTI_SWIER_SWIER15 EXTI_SWIER_SWIER15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2918 macro : EXTI_SWIER_SWIER16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 2919 macro : EXTI_SWIER_SWIER16_Msk (0x1UL << EXTI_SWIER_SWIER16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2920 macro : EXTI_SWIER_SWIER16 EXTI_SWIER_SWIER16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2921 macro : EXTI_SWIER_SWIER17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 2922 macro : EXTI_SWIER_SWIER17_Msk (0x1UL << EXTI_SWIER_SWIER17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2923 macro : EXTI_SWIER_SWIER17 EXTI_SWIER_SWIER17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2924 macro : EXTI_SWIER_SWIER18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 2925 macro : EXTI_SWIER_SWIER18_Msk (0x1UL << EXTI_SWIER_SWIER18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2926 macro : EXTI_SWIER_SWIER18 EXTI_SWIER_SWIER18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2929 macro : EXTI_SWIER_SWI0 EXTI_SWIER_SWIER0
 DW_MACRO_GNU_define_indirect - lineno : 2930 macro : EXTI_SWIER_SWI1 EXTI_SWIER_SWIER1
 DW_MACRO_GNU_define_indirect - lineno : 2931 macro : EXTI_SWIER_SWI2 EXTI_SWIER_SWIER2
 DW_MACRO_GNU_define_indirect - lineno : 2932 macro : EXTI_SWIER_SWI3 EXTI_SWIER_SWIER3
 DW_MACRO_GNU_define_indirect - lineno : 2933 macro : EXTI_SWIER_SWI4 EXTI_SWIER_SWIER4
 DW_MACRO_GNU_define_indirect - lineno : 2934 macro : EXTI_SWIER_SWI5 EXTI_SWIER_SWIER5
 DW_MACRO_GNU_define_indirect - lineno : 2935 macro : EXTI_SWIER_SWI6 EXTI_SWIER_SWIER6
 DW_MACRO_GNU_define_indirect - lineno : 2936 macro : EXTI_SWIER_SWI7 EXTI_SWIER_SWIER7
 DW_MACRO_GNU_define_indirect - lineno : 2937 macro : EXTI_SWIER_SWI8 EXTI_SWIER_SWIER8
 DW_MACRO_GNU_define_indirect - lineno : 2938 macro : EXTI_SWIER_SWI9 EXTI_SWIER_SWIER9
 DW_MACRO_GNU_define_indirect - lineno : 2939 macro : EXTI_SWIER_SWI10 EXTI_SWIER_SWIER10
 DW_MACRO_GNU_define_indirect - lineno : 2940 macro : EXTI_SWIER_SWI11 EXTI_SWIER_SWIER11
 DW_MACRO_GNU_define_indirect - lineno : 2941 macro : EXTI_SWIER_SWI12 EXTI_SWIER_SWIER12
 DW_MACRO_GNU_define_indirect - lineno : 2942 macro : EXTI_SWIER_SWI13 EXTI_SWIER_SWIER13
 DW_MACRO_GNU_define_indirect - lineno : 2943 macro : EXTI_SWIER_SWI14 EXTI_SWIER_SWIER14
 DW_MACRO_GNU_define_indirect - lineno : 2944 macro : EXTI_SWIER_SWI15 EXTI_SWIER_SWIER15
 DW_MACRO_GNU_define_indirect - lineno : 2945 macro : EXTI_SWIER_SWI16 EXTI_SWIER_SWIER16
 DW_MACRO_GNU_define_indirect - lineno : 2946 macro : EXTI_SWIER_SWI17 EXTI_SWIER_SWIER17
 DW_MACRO_GNU_define_indirect - lineno : 2947 macro : EXTI_SWIER_SWI18 EXTI_SWIER_SWIER18
 DW_MACRO_GNU_define_indirect - lineno : 2950 macro : EXTI_PR_PR0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 2951 macro : EXTI_PR_PR0_Msk (0x1UL << EXTI_PR_PR0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2952 macro : EXTI_PR_PR0 EXTI_PR_PR0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2953 macro : EXTI_PR_PR1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 2954 macro : EXTI_PR_PR1_Msk (0x1UL << EXTI_PR_PR1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2955 macro : EXTI_PR_PR1 EXTI_PR_PR1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2956 macro : EXTI_PR_PR2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 2957 macro : EXTI_PR_PR2_Msk (0x1UL << EXTI_PR_PR2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2958 macro : EXTI_PR_PR2 EXTI_PR_PR2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2959 macro : EXTI_PR_PR3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 2960 macro : EXTI_PR_PR3_Msk (0x1UL << EXTI_PR_PR3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2961 macro : EXTI_PR_PR3 EXTI_PR_PR3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2962 macro : EXTI_PR_PR4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 2963 macro : EXTI_PR_PR4_Msk (0x1UL << EXTI_PR_PR4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2964 macro : EXTI_PR_PR4 EXTI_PR_PR4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2965 macro : EXTI_PR_PR5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 2966 macro : EXTI_PR_PR5_Msk (0x1UL << EXTI_PR_PR5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2967 macro : EXTI_PR_PR5 EXTI_PR_PR5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2968 macro : EXTI_PR_PR6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 2969 macro : EXTI_PR_PR6_Msk (0x1UL << EXTI_PR_PR6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2970 macro : EXTI_PR_PR6 EXTI_PR_PR6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2971 macro : EXTI_PR_PR7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 2972 macro : EXTI_PR_PR7_Msk (0x1UL << EXTI_PR_PR7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2973 macro : EXTI_PR_PR7 EXTI_PR_PR7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2974 macro : EXTI_PR_PR8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 2975 macro : EXTI_PR_PR8_Msk (0x1UL << EXTI_PR_PR8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2976 macro : EXTI_PR_PR8 EXTI_PR_PR8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2977 macro : EXTI_PR_PR9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 2978 macro : EXTI_PR_PR9_Msk (0x1UL << EXTI_PR_PR9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2979 macro : EXTI_PR_PR9 EXTI_PR_PR9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2980 macro : EXTI_PR_PR10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 2981 macro : EXTI_PR_PR10_Msk (0x1UL << EXTI_PR_PR10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2982 macro : EXTI_PR_PR10 EXTI_PR_PR10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2983 macro : EXTI_PR_PR11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 2984 macro : EXTI_PR_PR11_Msk (0x1UL << EXTI_PR_PR11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2985 macro : EXTI_PR_PR11 EXTI_PR_PR11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2986 macro : EXTI_PR_PR12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 2987 macro : EXTI_PR_PR12_Msk (0x1UL << EXTI_PR_PR12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2988 macro : EXTI_PR_PR12 EXTI_PR_PR12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2989 macro : EXTI_PR_PR13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 2990 macro : EXTI_PR_PR13_Msk (0x1UL << EXTI_PR_PR13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2991 macro : EXTI_PR_PR13 EXTI_PR_PR13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2992 macro : EXTI_PR_PR14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 2993 macro : EXTI_PR_PR14_Msk (0x1UL << EXTI_PR_PR14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2994 macro : EXTI_PR_PR14 EXTI_PR_PR14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2995 macro : EXTI_PR_PR15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 2996 macro : EXTI_PR_PR15_Msk (0x1UL << EXTI_PR_PR15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 2997 macro : EXTI_PR_PR15 EXTI_PR_PR15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 2998 macro : EXTI_PR_PR16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 2999 macro : EXTI_PR_PR16_Msk (0x1UL << EXTI_PR_PR16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3000 macro : EXTI_PR_PR16 EXTI_PR_PR16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3001 macro : EXTI_PR_PR17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 3002 macro : EXTI_PR_PR17_Msk (0x1UL << EXTI_PR_PR17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3003 macro : EXTI_PR_PR17 EXTI_PR_PR17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3004 macro : EXTI_PR_PR18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 3005 macro : EXTI_PR_PR18_Msk (0x1UL << EXTI_PR_PR18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3006 macro : EXTI_PR_PR18 EXTI_PR_PR18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3009 macro : EXTI_PR_PIF0 EXTI_PR_PR0
 DW_MACRO_GNU_define_indirect - lineno : 3010 macro : EXTI_PR_PIF1 EXTI_PR_PR1
 DW_MACRO_GNU_define_indirect - lineno : 3011 macro : EXTI_PR_PIF2 EXTI_PR_PR2
 DW_MACRO_GNU_define_indirect - lineno : 3012 macro : EXTI_PR_PIF3 EXTI_PR_PR3
 DW_MACRO_GNU_define_indirect - lineno : 3013 macro : EXTI_PR_PIF4 EXTI_PR_PR4
 DW_MACRO_GNU_define_indirect - lineno : 3014 macro : EXTI_PR_PIF5 EXTI_PR_PR5
 DW_MACRO_GNU_define_indirect - lineno : 3015 macro : EXTI_PR_PIF6 EXTI_PR_PR6
 DW_MACRO_GNU_define_indirect - lineno : 3016 macro : EXTI_PR_PIF7 EXTI_PR_PR7
 DW_MACRO_GNU_define_indirect - lineno : 3017 macro : EXTI_PR_PIF8 EXTI_PR_PR8
 DW_MACRO_GNU_define_indirect - lineno : 3018 macro : EXTI_PR_PIF9 EXTI_PR_PR9
 DW_MACRO_GNU_define_indirect - lineno : 3019 macro : EXTI_PR_PIF10 EXTI_PR_PR10
 DW_MACRO_GNU_define_indirect - lineno : 3020 macro : EXTI_PR_PIF11 EXTI_PR_PR11
 DW_MACRO_GNU_define_indirect - lineno : 3021 macro : EXTI_PR_PIF12 EXTI_PR_PR12
 DW_MACRO_GNU_define_indirect - lineno : 3022 macro : EXTI_PR_PIF13 EXTI_PR_PR13
 DW_MACRO_GNU_define_indirect - lineno : 3023 macro : EXTI_PR_PIF14 EXTI_PR_PR14
 DW_MACRO_GNU_define_indirect - lineno : 3024 macro : EXTI_PR_PIF15 EXTI_PR_PR15
 DW_MACRO_GNU_define_indirect - lineno : 3025 macro : EXTI_PR_PIF16 EXTI_PR_PR16
 DW_MACRO_GNU_define_indirect - lineno : 3026 macro : EXTI_PR_PIF17 EXTI_PR_PR17
 DW_MACRO_GNU_define_indirect - lineno : 3027 macro : EXTI_PR_PIF18 EXTI_PR_PR18
 DW_MACRO_GNU_define_indirect - lineno : 3036 macro : DMA_ISR_GIF1_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3037 macro : DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3038 macro : DMA_ISR_GIF1 DMA_ISR_GIF1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3039 macro : DMA_ISR_TCIF1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 3040 macro : DMA_ISR_TCIF1_Msk (0x1UL << DMA_ISR_TCIF1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3041 macro : DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3042 macro : DMA_ISR_HTIF1_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 3043 macro : DMA_ISR_HTIF1_Msk (0x1UL << DMA_ISR_HTIF1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3044 macro : DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3045 macro : DMA_ISR_TEIF1_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 3046 macro : DMA_ISR_TEIF1_Msk (0x1UL << DMA_ISR_TEIF1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3047 macro : DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3048 macro : DMA_ISR_GIF2_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 3049 macro : DMA_ISR_GIF2_Msk (0x1UL << DMA_ISR_GIF2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3050 macro : DMA_ISR_GIF2 DMA_ISR_GIF2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3051 macro : DMA_ISR_TCIF2_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 3052 macro : DMA_ISR_TCIF2_Msk (0x1UL << DMA_ISR_TCIF2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3053 macro : DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3054 macro : DMA_ISR_HTIF2_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 3055 macro : DMA_ISR_HTIF2_Msk (0x1UL << DMA_ISR_HTIF2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3056 macro : DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3057 macro : DMA_ISR_TEIF2_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 3058 macro : DMA_ISR_TEIF2_Msk (0x1UL << DMA_ISR_TEIF2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3059 macro : DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3060 macro : DMA_ISR_GIF3_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 3061 macro : DMA_ISR_GIF3_Msk (0x1UL << DMA_ISR_GIF3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3062 macro : DMA_ISR_GIF3 DMA_ISR_GIF3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3063 macro : DMA_ISR_TCIF3_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 3064 macro : DMA_ISR_TCIF3_Msk (0x1UL << DMA_ISR_TCIF3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3065 macro : DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3066 macro : DMA_ISR_HTIF3_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 3067 macro : DMA_ISR_HTIF3_Msk (0x1UL << DMA_ISR_HTIF3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3068 macro : DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3069 macro : DMA_ISR_TEIF3_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 3070 macro : DMA_ISR_TEIF3_Msk (0x1UL << DMA_ISR_TEIF3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3071 macro : DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3072 macro : DMA_ISR_GIF4_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 3073 macro : DMA_ISR_GIF4_Msk (0x1UL << DMA_ISR_GIF4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3074 macro : DMA_ISR_GIF4 DMA_ISR_GIF4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3075 macro : DMA_ISR_TCIF4_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 3076 macro : DMA_ISR_TCIF4_Msk (0x1UL << DMA_ISR_TCIF4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3077 macro : DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3078 macro : DMA_ISR_HTIF4_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 3079 macro : DMA_ISR_HTIF4_Msk (0x1UL << DMA_ISR_HTIF4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3080 macro : DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3081 macro : DMA_ISR_TEIF4_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 3082 macro : DMA_ISR_TEIF4_Msk (0x1UL << DMA_ISR_TEIF4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3083 macro : DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3084 macro : DMA_ISR_GIF5_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 3085 macro : DMA_ISR_GIF5_Msk (0x1UL << DMA_ISR_GIF5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3086 macro : DMA_ISR_GIF5 DMA_ISR_GIF5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3087 macro : DMA_ISR_TCIF5_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 3088 macro : DMA_ISR_TCIF5_Msk (0x1UL << DMA_ISR_TCIF5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3089 macro : DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3090 macro : DMA_ISR_HTIF5_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 3091 macro : DMA_ISR_HTIF5_Msk (0x1UL << DMA_ISR_HTIF5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3092 macro : DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3093 macro : DMA_ISR_TEIF5_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 3094 macro : DMA_ISR_TEIF5_Msk (0x1UL << DMA_ISR_TEIF5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3095 macro : DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3096 macro : DMA_ISR_GIF6_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 3097 macro : DMA_ISR_GIF6_Msk (0x1UL << DMA_ISR_GIF6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3098 macro : DMA_ISR_GIF6 DMA_ISR_GIF6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3099 macro : DMA_ISR_TCIF6_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 3100 macro : DMA_ISR_TCIF6_Msk (0x1UL << DMA_ISR_TCIF6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3101 macro : DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3102 macro : DMA_ISR_HTIF6_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 3103 macro : DMA_ISR_HTIF6_Msk (0x1UL << DMA_ISR_HTIF6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3104 macro : DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3105 macro : DMA_ISR_TEIF6_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 3106 macro : DMA_ISR_TEIF6_Msk (0x1UL << DMA_ISR_TEIF6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3107 macro : DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3108 macro : DMA_ISR_GIF7_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 3109 macro : DMA_ISR_GIF7_Msk (0x1UL << DMA_ISR_GIF7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3110 macro : DMA_ISR_GIF7 DMA_ISR_GIF7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3111 macro : DMA_ISR_TCIF7_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 3112 macro : DMA_ISR_TCIF7_Msk (0x1UL << DMA_ISR_TCIF7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3113 macro : DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3114 macro : DMA_ISR_HTIF7_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 3115 macro : DMA_ISR_HTIF7_Msk (0x1UL << DMA_ISR_HTIF7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3116 macro : DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3117 macro : DMA_ISR_TEIF7_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 3118 macro : DMA_ISR_TEIF7_Msk (0x1UL << DMA_ISR_TEIF7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3119 macro : DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3122 macro : DMA_IFCR_CGIF1_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3123 macro : DMA_IFCR_CGIF1_Msk (0x1UL << DMA_IFCR_CGIF1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3124 macro : DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3125 macro : DMA_IFCR_CTCIF1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 3126 macro : DMA_IFCR_CTCIF1_Msk (0x1UL << DMA_IFCR_CTCIF1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3127 macro : DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3128 macro : DMA_IFCR_CHTIF1_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 3129 macro : DMA_IFCR_CHTIF1_Msk (0x1UL << DMA_IFCR_CHTIF1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3130 macro : DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3131 macro : DMA_IFCR_CTEIF1_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 3132 macro : DMA_IFCR_CTEIF1_Msk (0x1UL << DMA_IFCR_CTEIF1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3133 macro : DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3134 macro : DMA_IFCR_CGIF2_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 3135 macro : DMA_IFCR_CGIF2_Msk (0x1UL << DMA_IFCR_CGIF2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3136 macro : DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3137 macro : DMA_IFCR_CTCIF2_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 3138 macro : DMA_IFCR_CTCIF2_Msk (0x1UL << DMA_IFCR_CTCIF2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3139 macro : DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3140 macro : DMA_IFCR_CHTIF2_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 3141 macro : DMA_IFCR_CHTIF2_Msk (0x1UL << DMA_IFCR_CHTIF2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3142 macro : DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3143 macro : DMA_IFCR_CTEIF2_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 3144 macro : DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3145 macro : DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3146 macro : DMA_IFCR_CGIF3_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 3147 macro : DMA_IFCR_CGIF3_Msk (0x1UL << DMA_IFCR_CGIF3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3148 macro : DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3149 macro : DMA_IFCR_CTCIF3_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 3150 macro : DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3151 macro : DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3152 macro : DMA_IFCR_CHTIF3_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 3153 macro : DMA_IFCR_CHTIF3_Msk (0x1UL << DMA_IFCR_CHTIF3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3154 macro : DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3155 macro : DMA_IFCR_CTEIF3_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 3156 macro : DMA_IFCR_CTEIF3_Msk (0x1UL << DMA_IFCR_CTEIF3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3157 macro : DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3158 macro : DMA_IFCR_CGIF4_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 3159 macro : DMA_IFCR_CGIF4_Msk (0x1UL << DMA_IFCR_CGIF4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3160 macro : DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3161 macro : DMA_IFCR_CTCIF4_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 3162 macro : DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3163 macro : DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3164 macro : DMA_IFCR_CHTIF4_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 3165 macro : DMA_IFCR_CHTIF4_Msk (0x1UL << DMA_IFCR_CHTIF4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3166 macro : DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3167 macro : DMA_IFCR_CTEIF4_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 3168 macro : DMA_IFCR_CTEIF4_Msk (0x1UL << DMA_IFCR_CTEIF4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3169 macro : DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3170 macro : DMA_IFCR_CGIF5_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 3171 macro : DMA_IFCR_CGIF5_Msk (0x1UL << DMA_IFCR_CGIF5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3172 macro : DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3173 macro : DMA_IFCR_CTCIF5_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 3174 macro : DMA_IFCR_CTCIF5_Msk (0x1UL << DMA_IFCR_CTCIF5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3175 macro : DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3176 macro : DMA_IFCR_CHTIF5_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 3177 macro : DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3178 macro : DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3179 macro : DMA_IFCR_CTEIF5_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 3180 macro : DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3181 macro : DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3182 macro : DMA_IFCR_CGIF6_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 3183 macro : DMA_IFCR_CGIF6_Msk (0x1UL << DMA_IFCR_CGIF6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3184 macro : DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3185 macro : DMA_IFCR_CTCIF6_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 3186 macro : DMA_IFCR_CTCIF6_Msk (0x1UL << DMA_IFCR_CTCIF6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3187 macro : DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3188 macro : DMA_IFCR_CHTIF6_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 3189 macro : DMA_IFCR_CHTIF6_Msk (0x1UL << DMA_IFCR_CHTIF6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3190 macro : DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3191 macro : DMA_IFCR_CTEIF6_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 3192 macro : DMA_IFCR_CTEIF6_Msk (0x1UL << DMA_IFCR_CTEIF6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3193 macro : DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3194 macro : DMA_IFCR_CGIF7_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 3195 macro : DMA_IFCR_CGIF7_Msk (0x1UL << DMA_IFCR_CGIF7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3196 macro : DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3197 macro : DMA_IFCR_CTCIF7_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 3198 macro : DMA_IFCR_CTCIF7_Msk (0x1UL << DMA_IFCR_CTCIF7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3199 macro : DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3200 macro : DMA_IFCR_CHTIF7_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 3201 macro : DMA_IFCR_CHTIF7_Msk (0x1UL << DMA_IFCR_CHTIF7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3202 macro : DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3203 macro : DMA_IFCR_CTEIF7_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 3204 macro : DMA_IFCR_CTEIF7_Msk (0x1UL << DMA_IFCR_CTEIF7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3205 macro : DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3208 macro : DMA_CCR_EN_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3209 macro : DMA_CCR_EN_Msk (0x1UL << DMA_CCR_EN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3210 macro : DMA_CCR_EN DMA_CCR_EN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3211 macro : DMA_CCR_TCIE_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 3212 macro : DMA_CCR_TCIE_Msk (0x1UL << DMA_CCR_TCIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3213 macro : DMA_CCR_TCIE DMA_CCR_TCIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3214 macro : DMA_CCR_HTIE_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 3215 macro : DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3216 macro : DMA_CCR_HTIE DMA_CCR_HTIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3217 macro : DMA_CCR_TEIE_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 3218 macro : DMA_CCR_TEIE_Msk (0x1UL << DMA_CCR_TEIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3219 macro : DMA_CCR_TEIE DMA_CCR_TEIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3220 macro : DMA_CCR_DIR_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 3221 macro : DMA_CCR_DIR_Msk (0x1UL << DMA_CCR_DIR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3222 macro : DMA_CCR_DIR DMA_CCR_DIR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3223 macro : DMA_CCR_CIRC_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 3224 macro : DMA_CCR_CIRC_Msk (0x1UL << DMA_CCR_CIRC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3225 macro : DMA_CCR_CIRC DMA_CCR_CIRC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3226 macro : DMA_CCR_PINC_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 3227 macro : DMA_CCR_PINC_Msk (0x1UL << DMA_CCR_PINC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3228 macro : DMA_CCR_PINC DMA_CCR_PINC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3229 macro : DMA_CCR_MINC_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 3230 macro : DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3231 macro : DMA_CCR_MINC DMA_CCR_MINC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3233 macro : DMA_CCR_PSIZE_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 3234 macro : DMA_CCR_PSIZE_Msk (0x3UL << DMA_CCR_PSIZE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3235 macro : DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3236 macro : DMA_CCR_PSIZE_0 (0x1UL << DMA_CCR_PSIZE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3237 macro : DMA_CCR_PSIZE_1 (0x2UL << DMA_CCR_PSIZE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3239 macro : DMA_CCR_MSIZE_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 3240 macro : DMA_CCR_MSIZE_Msk (0x3UL << DMA_CCR_MSIZE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3241 macro : DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3242 macro : DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3243 macro : DMA_CCR_MSIZE_1 (0x2UL << DMA_CCR_MSIZE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3245 macro : DMA_CCR_PL_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 3246 macro : DMA_CCR_PL_Msk (0x3UL << DMA_CCR_PL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3247 macro : DMA_CCR_PL DMA_CCR_PL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3248 macro : DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3249 macro : DMA_CCR_PL_1 (0x2UL << DMA_CCR_PL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3251 macro : DMA_CCR_MEM2MEM_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 3252 macro : DMA_CCR_MEM2MEM_Msk (0x1UL << DMA_CCR_MEM2MEM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3253 macro : DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3256 macro : DMA_CNDTR_NDT_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3257 macro : DMA_CNDTR_NDT_Msk (0xFFFFUL << DMA_CNDTR_NDT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3258 macro : DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3261 macro : DMA_CPAR_PA_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3262 macro : DMA_CPAR_PA_Msk (0xFFFFFFFFUL << DMA_CPAR_PA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3263 macro : DMA_CPAR_PA DMA_CPAR_PA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3266 macro : DMA_CMAR_MA_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3267 macro : DMA_CMAR_MA_Msk (0xFFFFFFFFUL << DMA_CMAR_MA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3268 macro : DMA_CMAR_MA DMA_CMAR_MA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3279 macro : ADC_MULTIMODE_SUPPORT 
 DW_MACRO_GNU_define_indirect - lineno : 3282 macro : ADC_SR_AWD_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3283 macro : ADC_SR_AWD_Msk (0x1UL << ADC_SR_AWD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3284 macro : ADC_SR_AWD ADC_SR_AWD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3285 macro : ADC_SR_EOS_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 3286 macro : ADC_SR_EOS_Msk (0x1UL << ADC_SR_EOS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3287 macro : ADC_SR_EOS ADC_SR_EOS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3288 macro : ADC_SR_JEOS_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 3289 macro : ADC_SR_JEOS_Msk (0x1UL << ADC_SR_JEOS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3290 macro : ADC_SR_JEOS ADC_SR_JEOS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3291 macro : ADC_SR_JSTRT_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 3292 macro : ADC_SR_JSTRT_Msk (0x1UL << ADC_SR_JSTRT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3293 macro : ADC_SR_JSTRT ADC_SR_JSTRT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3294 macro : ADC_SR_STRT_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 3295 macro : ADC_SR_STRT_Msk (0x1UL << ADC_SR_STRT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3296 macro : ADC_SR_STRT ADC_SR_STRT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3299 macro : ADC_SR_EOC (ADC_SR_EOS)
 DW_MACRO_GNU_define_indirect - lineno : 3300 macro : ADC_SR_JEOC (ADC_SR_JEOS)
 DW_MACRO_GNU_define_indirect - lineno : 3303 macro : ADC_CR1_AWDCH_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3304 macro : ADC_CR1_AWDCH_Msk (0x1FUL << ADC_CR1_AWDCH_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3305 macro : ADC_CR1_AWDCH ADC_CR1_AWDCH_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3306 macro : ADC_CR1_AWDCH_0 (0x01UL << ADC_CR1_AWDCH_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3307 macro : ADC_CR1_AWDCH_1 (0x02UL << ADC_CR1_AWDCH_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3308 macro : ADC_CR1_AWDCH_2 (0x04UL << ADC_CR1_AWDCH_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3309 macro : ADC_CR1_AWDCH_3 (0x08UL << ADC_CR1_AWDCH_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3310 macro : ADC_CR1_AWDCH_4 (0x10UL << ADC_CR1_AWDCH_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3312 macro : ADC_CR1_EOSIE_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 3313 macro : ADC_CR1_EOSIE_Msk (0x1UL << ADC_CR1_EOSIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3314 macro : ADC_CR1_EOSIE ADC_CR1_EOSIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3315 macro : ADC_CR1_AWDIE_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 3316 macro : ADC_CR1_AWDIE_Msk (0x1UL << ADC_CR1_AWDIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3317 macro : ADC_CR1_AWDIE ADC_CR1_AWDIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3318 macro : ADC_CR1_JEOSIE_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 3319 macro : ADC_CR1_JEOSIE_Msk (0x1UL << ADC_CR1_JEOSIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3320 macro : ADC_CR1_JEOSIE ADC_CR1_JEOSIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3321 macro : ADC_CR1_SCAN_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 3322 macro : ADC_CR1_SCAN_Msk (0x1UL << ADC_CR1_SCAN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3323 macro : ADC_CR1_SCAN ADC_CR1_SCAN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3324 macro : ADC_CR1_AWDSGL_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 3325 macro : ADC_CR1_AWDSGL_Msk (0x1UL << ADC_CR1_AWDSGL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3326 macro : ADC_CR1_AWDSGL ADC_CR1_AWDSGL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3327 macro : ADC_CR1_JAUTO_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 3328 macro : ADC_CR1_JAUTO_Msk (0x1UL << ADC_CR1_JAUTO_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3329 macro : ADC_CR1_JAUTO ADC_CR1_JAUTO_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3330 macro : ADC_CR1_DISCEN_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 3331 macro : ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3332 macro : ADC_CR1_DISCEN ADC_CR1_DISCEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3333 macro : ADC_CR1_JDISCEN_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 3334 macro : ADC_CR1_JDISCEN_Msk (0x1UL << ADC_CR1_JDISCEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3335 macro : ADC_CR1_JDISCEN ADC_CR1_JDISCEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3337 macro : ADC_CR1_DISCNUM_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 3338 macro : ADC_CR1_DISCNUM_Msk (0x7UL << ADC_CR1_DISCNUM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3339 macro : ADC_CR1_DISCNUM ADC_CR1_DISCNUM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3340 macro : ADC_CR1_DISCNUM_0 (0x1UL << ADC_CR1_DISCNUM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3341 macro : ADC_CR1_DISCNUM_1 (0x2UL << ADC_CR1_DISCNUM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3342 macro : ADC_CR1_DISCNUM_2 (0x4UL << ADC_CR1_DISCNUM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3344 macro : ADC_CR1_DUALMOD_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 3345 macro : ADC_CR1_DUALMOD_Msk (0xFUL << ADC_CR1_DUALMOD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3346 macro : ADC_CR1_DUALMOD ADC_CR1_DUALMOD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3347 macro : ADC_CR1_DUALMOD_0 (0x1UL << ADC_CR1_DUALMOD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3348 macro : ADC_CR1_DUALMOD_1 (0x2UL << ADC_CR1_DUALMOD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3349 macro : ADC_CR1_DUALMOD_2 (0x4UL << ADC_CR1_DUALMOD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3350 macro : ADC_CR1_DUALMOD_3 (0x8UL << ADC_CR1_DUALMOD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3352 macro : ADC_CR1_JAWDEN_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 3353 macro : ADC_CR1_JAWDEN_Msk (0x1UL << ADC_CR1_JAWDEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3354 macro : ADC_CR1_JAWDEN ADC_CR1_JAWDEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3355 macro : ADC_CR1_AWDEN_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 3356 macro : ADC_CR1_AWDEN_Msk (0x1UL << ADC_CR1_AWDEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3357 macro : ADC_CR1_AWDEN ADC_CR1_AWDEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3360 macro : ADC_CR1_EOCIE (ADC_CR1_EOSIE)
 DW_MACRO_GNU_define_indirect - lineno : 3361 macro : ADC_CR1_JEOCIE (ADC_CR1_JEOSIE)
 DW_MACRO_GNU_define_indirect - lineno : 3364 macro : ADC_CR2_ADON_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3365 macro : ADC_CR2_ADON_Msk (0x1UL << ADC_CR2_ADON_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3366 macro : ADC_CR2_ADON ADC_CR2_ADON_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3367 macro : ADC_CR2_CONT_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 3368 macro : ADC_CR2_CONT_Msk (0x1UL << ADC_CR2_CONT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3369 macro : ADC_CR2_CONT ADC_CR2_CONT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3370 macro : ADC_CR2_CAL_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 3371 macro : ADC_CR2_CAL_Msk (0x1UL << ADC_CR2_CAL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3372 macro : ADC_CR2_CAL ADC_CR2_CAL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3373 macro : ADC_CR2_RSTCAL_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 3374 macro : ADC_CR2_RSTCAL_Msk (0x1UL << ADC_CR2_RSTCAL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3375 macro : ADC_CR2_RSTCAL ADC_CR2_RSTCAL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3376 macro : ADC_CR2_DMA_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 3377 macro : ADC_CR2_DMA_Msk (0x1UL << ADC_CR2_DMA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3378 macro : ADC_CR2_DMA ADC_CR2_DMA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3379 macro : ADC_CR2_ALIGN_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 3380 macro : ADC_CR2_ALIGN_Msk (0x1UL << ADC_CR2_ALIGN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3381 macro : ADC_CR2_ALIGN ADC_CR2_ALIGN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3383 macro : ADC_CR2_JEXTSEL_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 3384 macro : ADC_CR2_JEXTSEL_Msk (0x7UL << ADC_CR2_JEXTSEL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3385 macro : ADC_CR2_JEXTSEL ADC_CR2_JEXTSEL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3386 macro : ADC_CR2_JEXTSEL_0 (0x1UL << ADC_CR2_JEXTSEL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3387 macro : ADC_CR2_JEXTSEL_1 (0x2UL << ADC_CR2_JEXTSEL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3388 macro : ADC_CR2_JEXTSEL_2 (0x4UL << ADC_CR2_JEXTSEL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3390 macro : ADC_CR2_JEXTTRIG_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 3391 macro : ADC_CR2_JEXTTRIG_Msk (0x1UL << ADC_CR2_JEXTTRIG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3392 macro : ADC_CR2_JEXTTRIG ADC_CR2_JEXTTRIG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3394 macro : ADC_CR2_EXTSEL_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 3395 macro : ADC_CR2_EXTSEL_Msk (0x7UL << ADC_CR2_EXTSEL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3396 macro : ADC_CR2_EXTSEL ADC_CR2_EXTSEL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3397 macro : ADC_CR2_EXTSEL_0 (0x1UL << ADC_CR2_EXTSEL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3398 macro : ADC_CR2_EXTSEL_1 (0x2UL << ADC_CR2_EXTSEL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3399 macro : ADC_CR2_EXTSEL_2 (0x4UL << ADC_CR2_EXTSEL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3401 macro : ADC_CR2_EXTTRIG_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 3402 macro : ADC_CR2_EXTTRIG_Msk (0x1UL << ADC_CR2_EXTTRIG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3403 macro : ADC_CR2_EXTTRIG ADC_CR2_EXTTRIG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3404 macro : ADC_CR2_JSWSTART_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 3405 macro : ADC_CR2_JSWSTART_Msk (0x1UL << ADC_CR2_JSWSTART_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3406 macro : ADC_CR2_JSWSTART ADC_CR2_JSWSTART_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3407 macro : ADC_CR2_SWSTART_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 3408 macro : ADC_CR2_SWSTART_Msk (0x1UL << ADC_CR2_SWSTART_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3409 macro : ADC_CR2_SWSTART ADC_CR2_SWSTART_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3410 macro : ADC_CR2_TSVREFE_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 3411 macro : ADC_CR2_TSVREFE_Msk (0x1UL << ADC_CR2_TSVREFE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3412 macro : ADC_CR2_TSVREFE ADC_CR2_TSVREFE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3415 macro : ADC_SMPR1_SMP10_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3416 macro : ADC_SMPR1_SMP10_Msk (0x7UL << ADC_SMPR1_SMP10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3417 macro : ADC_SMPR1_SMP10 ADC_SMPR1_SMP10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3418 macro : ADC_SMPR1_SMP10_0 (0x1UL << ADC_SMPR1_SMP10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3419 macro : ADC_SMPR1_SMP10_1 (0x2UL << ADC_SMPR1_SMP10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3420 macro : ADC_SMPR1_SMP10_2 (0x4UL << ADC_SMPR1_SMP10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3422 macro : ADC_SMPR1_SMP11_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 3423 macro : ADC_SMPR1_SMP11_Msk (0x7UL << ADC_SMPR1_SMP11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3424 macro : ADC_SMPR1_SMP11 ADC_SMPR1_SMP11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3425 macro : ADC_SMPR1_SMP11_0 (0x1UL << ADC_SMPR1_SMP11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3426 macro : ADC_SMPR1_SMP11_1 (0x2UL << ADC_SMPR1_SMP11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3427 macro : ADC_SMPR1_SMP11_2 (0x4UL << ADC_SMPR1_SMP11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3429 macro : ADC_SMPR1_SMP12_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 3430 macro : ADC_SMPR1_SMP12_Msk (0x7UL << ADC_SMPR1_SMP12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3431 macro : ADC_SMPR1_SMP12 ADC_SMPR1_SMP12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3432 macro : ADC_SMPR1_SMP12_0 (0x1UL << ADC_SMPR1_SMP12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3433 macro : ADC_SMPR1_SMP12_1 (0x2UL << ADC_SMPR1_SMP12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3434 macro : ADC_SMPR1_SMP12_2 (0x4UL << ADC_SMPR1_SMP12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3436 macro : ADC_SMPR1_SMP13_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 3437 macro : ADC_SMPR1_SMP13_Msk (0x7UL << ADC_SMPR1_SMP13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3438 macro : ADC_SMPR1_SMP13 ADC_SMPR1_SMP13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3439 macro : ADC_SMPR1_SMP13_0 (0x1UL << ADC_SMPR1_SMP13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3440 macro : ADC_SMPR1_SMP13_1 (0x2UL << ADC_SMPR1_SMP13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3441 macro : ADC_SMPR1_SMP13_2 (0x4UL << ADC_SMPR1_SMP13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3443 macro : ADC_SMPR1_SMP14_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 3444 macro : ADC_SMPR1_SMP14_Msk (0x7UL << ADC_SMPR1_SMP14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3445 macro : ADC_SMPR1_SMP14 ADC_SMPR1_SMP14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3446 macro : ADC_SMPR1_SMP14_0 (0x1UL << ADC_SMPR1_SMP14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3447 macro : ADC_SMPR1_SMP14_1 (0x2UL << ADC_SMPR1_SMP14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3448 macro : ADC_SMPR1_SMP14_2 (0x4UL << ADC_SMPR1_SMP14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3450 macro : ADC_SMPR1_SMP15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 3451 macro : ADC_SMPR1_SMP15_Msk (0x7UL << ADC_SMPR1_SMP15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3452 macro : ADC_SMPR1_SMP15 ADC_SMPR1_SMP15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3453 macro : ADC_SMPR1_SMP15_0 (0x1UL << ADC_SMPR1_SMP15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3454 macro : ADC_SMPR1_SMP15_1 (0x2UL << ADC_SMPR1_SMP15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3455 macro : ADC_SMPR1_SMP15_2 (0x4UL << ADC_SMPR1_SMP15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3457 macro : ADC_SMPR1_SMP16_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 3458 macro : ADC_SMPR1_SMP16_Msk (0x7UL << ADC_SMPR1_SMP16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3459 macro : ADC_SMPR1_SMP16 ADC_SMPR1_SMP16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3460 macro : ADC_SMPR1_SMP16_0 (0x1UL << ADC_SMPR1_SMP16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3461 macro : ADC_SMPR1_SMP16_1 (0x2UL << ADC_SMPR1_SMP16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3462 macro : ADC_SMPR1_SMP16_2 (0x4UL << ADC_SMPR1_SMP16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3464 macro : ADC_SMPR1_SMP17_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 3465 macro : ADC_SMPR1_SMP17_Msk (0x7UL << ADC_SMPR1_SMP17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3466 macro : ADC_SMPR1_SMP17 ADC_SMPR1_SMP17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3467 macro : ADC_SMPR1_SMP17_0 (0x1UL << ADC_SMPR1_SMP17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3468 macro : ADC_SMPR1_SMP17_1 (0x2UL << ADC_SMPR1_SMP17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3469 macro : ADC_SMPR1_SMP17_2 (0x4UL << ADC_SMPR1_SMP17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3472 macro : ADC_SMPR2_SMP0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3473 macro : ADC_SMPR2_SMP0_Msk (0x7UL << ADC_SMPR2_SMP0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3474 macro : ADC_SMPR2_SMP0 ADC_SMPR2_SMP0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3475 macro : ADC_SMPR2_SMP0_0 (0x1UL << ADC_SMPR2_SMP0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3476 macro : ADC_SMPR2_SMP0_1 (0x2UL << ADC_SMPR2_SMP0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3477 macro : ADC_SMPR2_SMP0_2 (0x4UL << ADC_SMPR2_SMP0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3479 macro : ADC_SMPR2_SMP1_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 3480 macro : ADC_SMPR2_SMP1_Msk (0x7UL << ADC_SMPR2_SMP1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3481 macro : ADC_SMPR2_SMP1 ADC_SMPR2_SMP1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3482 macro : ADC_SMPR2_SMP1_0 (0x1UL << ADC_SMPR2_SMP1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3483 macro : ADC_SMPR2_SMP1_1 (0x2UL << ADC_SMPR2_SMP1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3484 macro : ADC_SMPR2_SMP1_2 (0x4UL << ADC_SMPR2_SMP1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3486 macro : ADC_SMPR2_SMP2_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 3487 macro : ADC_SMPR2_SMP2_Msk (0x7UL << ADC_SMPR2_SMP2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3488 macro : ADC_SMPR2_SMP2 ADC_SMPR2_SMP2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3489 macro : ADC_SMPR2_SMP2_0 (0x1UL << ADC_SMPR2_SMP2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3490 macro : ADC_SMPR2_SMP2_1 (0x2UL << ADC_SMPR2_SMP2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3491 macro : ADC_SMPR2_SMP2_2 (0x4UL << ADC_SMPR2_SMP2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3493 macro : ADC_SMPR2_SMP3_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 3494 macro : ADC_SMPR2_SMP3_Msk (0x7UL << ADC_SMPR2_SMP3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3495 macro : ADC_SMPR2_SMP3 ADC_SMPR2_SMP3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3496 macro : ADC_SMPR2_SMP3_0 (0x1UL << ADC_SMPR2_SMP3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3497 macro : ADC_SMPR2_SMP3_1 (0x2UL << ADC_SMPR2_SMP3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3498 macro : ADC_SMPR2_SMP3_2 (0x4UL << ADC_SMPR2_SMP3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3500 macro : ADC_SMPR2_SMP4_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 3501 macro : ADC_SMPR2_SMP4_Msk (0x7UL << ADC_SMPR2_SMP4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3502 macro : ADC_SMPR2_SMP4 ADC_SMPR2_SMP4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3503 macro : ADC_SMPR2_SMP4_0 (0x1UL << ADC_SMPR2_SMP4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3504 macro : ADC_SMPR2_SMP4_1 (0x2UL << ADC_SMPR2_SMP4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3505 macro : ADC_SMPR2_SMP4_2 (0x4UL << ADC_SMPR2_SMP4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3507 macro : ADC_SMPR2_SMP5_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 3508 macro : ADC_SMPR2_SMP5_Msk (0x7UL << ADC_SMPR2_SMP5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3509 macro : ADC_SMPR2_SMP5 ADC_SMPR2_SMP5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3510 macro : ADC_SMPR2_SMP5_0 (0x1UL << ADC_SMPR2_SMP5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3511 macro : ADC_SMPR2_SMP5_1 (0x2UL << ADC_SMPR2_SMP5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3512 macro : ADC_SMPR2_SMP5_2 (0x4UL << ADC_SMPR2_SMP5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3514 macro : ADC_SMPR2_SMP6_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 3515 macro : ADC_SMPR2_SMP6_Msk (0x7UL << ADC_SMPR2_SMP6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3516 macro : ADC_SMPR2_SMP6 ADC_SMPR2_SMP6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3517 macro : ADC_SMPR2_SMP6_0 (0x1UL << ADC_SMPR2_SMP6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3518 macro : ADC_SMPR2_SMP6_1 (0x2UL << ADC_SMPR2_SMP6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3519 macro : ADC_SMPR2_SMP6_2 (0x4UL << ADC_SMPR2_SMP6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3521 macro : ADC_SMPR2_SMP7_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 3522 macro : ADC_SMPR2_SMP7_Msk (0x7UL << ADC_SMPR2_SMP7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3523 macro : ADC_SMPR2_SMP7 ADC_SMPR2_SMP7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3524 macro : ADC_SMPR2_SMP7_0 (0x1UL << ADC_SMPR2_SMP7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3525 macro : ADC_SMPR2_SMP7_1 (0x2UL << ADC_SMPR2_SMP7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3526 macro : ADC_SMPR2_SMP7_2 (0x4UL << ADC_SMPR2_SMP7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3528 macro : ADC_SMPR2_SMP8_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 3529 macro : ADC_SMPR2_SMP8_Msk (0x7UL << ADC_SMPR2_SMP8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3530 macro : ADC_SMPR2_SMP8 ADC_SMPR2_SMP8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3531 macro : ADC_SMPR2_SMP8_0 (0x1UL << ADC_SMPR2_SMP8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3532 macro : ADC_SMPR2_SMP8_1 (0x2UL << ADC_SMPR2_SMP8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3533 macro : ADC_SMPR2_SMP8_2 (0x4UL << ADC_SMPR2_SMP8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3535 macro : ADC_SMPR2_SMP9_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 3536 macro : ADC_SMPR2_SMP9_Msk (0x7UL << ADC_SMPR2_SMP9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3537 macro : ADC_SMPR2_SMP9 ADC_SMPR2_SMP9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3538 macro : ADC_SMPR2_SMP9_0 (0x1UL << ADC_SMPR2_SMP9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3539 macro : ADC_SMPR2_SMP9_1 (0x2UL << ADC_SMPR2_SMP9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3540 macro : ADC_SMPR2_SMP9_2 (0x4UL << ADC_SMPR2_SMP9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3543 macro : ADC_JOFR1_JOFFSET1_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3544 macro : ADC_JOFR1_JOFFSET1_Msk (0xFFFUL << ADC_JOFR1_JOFFSET1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3545 macro : ADC_JOFR1_JOFFSET1 ADC_JOFR1_JOFFSET1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3548 macro : ADC_JOFR2_JOFFSET2_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3549 macro : ADC_JOFR2_JOFFSET2_Msk (0xFFFUL << ADC_JOFR2_JOFFSET2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3550 macro : ADC_JOFR2_JOFFSET2 ADC_JOFR2_JOFFSET2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3553 macro : ADC_JOFR3_JOFFSET3_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3554 macro : ADC_JOFR3_JOFFSET3_Msk (0xFFFUL << ADC_JOFR3_JOFFSET3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3555 macro : ADC_JOFR3_JOFFSET3 ADC_JOFR3_JOFFSET3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3558 macro : ADC_JOFR4_JOFFSET4_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3559 macro : ADC_JOFR4_JOFFSET4_Msk (0xFFFUL << ADC_JOFR4_JOFFSET4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3560 macro : ADC_JOFR4_JOFFSET4 ADC_JOFR4_JOFFSET4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3563 macro : ADC_HTR_HT_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3564 macro : ADC_HTR_HT_Msk (0xFFFUL << ADC_HTR_HT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3565 macro : ADC_HTR_HT ADC_HTR_HT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3568 macro : ADC_LTR_LT_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3569 macro : ADC_LTR_LT_Msk (0xFFFUL << ADC_LTR_LT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3570 macro : ADC_LTR_LT ADC_LTR_LT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3573 macro : ADC_SQR1_SQ13_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3574 macro : ADC_SQR1_SQ13_Msk (0x1FUL << ADC_SQR1_SQ13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3575 macro : ADC_SQR1_SQ13 ADC_SQR1_SQ13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3576 macro : ADC_SQR1_SQ13_0 (0x01UL << ADC_SQR1_SQ13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3577 macro : ADC_SQR1_SQ13_1 (0x02UL << ADC_SQR1_SQ13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3578 macro : ADC_SQR1_SQ13_2 (0x04UL << ADC_SQR1_SQ13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3579 macro : ADC_SQR1_SQ13_3 (0x08UL << ADC_SQR1_SQ13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3580 macro : ADC_SQR1_SQ13_4 (0x10UL << ADC_SQR1_SQ13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3582 macro : ADC_SQR1_SQ14_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 3583 macro : ADC_SQR1_SQ14_Msk (0x1FUL << ADC_SQR1_SQ14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3584 macro : ADC_SQR1_SQ14 ADC_SQR1_SQ14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3585 macro : ADC_SQR1_SQ14_0 (0x01UL << ADC_SQR1_SQ14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3586 macro : ADC_SQR1_SQ14_1 (0x02UL << ADC_SQR1_SQ14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3587 macro : ADC_SQR1_SQ14_2 (0x04UL << ADC_SQR1_SQ14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3588 macro : ADC_SQR1_SQ14_3 (0x08UL << ADC_SQR1_SQ14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3589 macro : ADC_SQR1_SQ14_4 (0x10UL << ADC_SQR1_SQ14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3591 macro : ADC_SQR1_SQ15_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 3592 macro : ADC_SQR1_SQ15_Msk (0x1FUL << ADC_SQR1_SQ15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3593 macro : ADC_SQR1_SQ15 ADC_SQR1_SQ15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3594 macro : ADC_SQR1_SQ15_0 (0x01UL << ADC_SQR1_SQ15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3595 macro : ADC_SQR1_SQ15_1 (0x02UL << ADC_SQR1_SQ15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3596 macro : ADC_SQR1_SQ15_2 (0x04UL << ADC_SQR1_SQ15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3597 macro : ADC_SQR1_SQ15_3 (0x08UL << ADC_SQR1_SQ15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3598 macro : ADC_SQR1_SQ15_4 (0x10UL << ADC_SQR1_SQ15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3600 macro : ADC_SQR1_SQ16_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 3601 macro : ADC_SQR1_SQ16_Msk (0x1FUL << ADC_SQR1_SQ16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3602 macro : ADC_SQR1_SQ16 ADC_SQR1_SQ16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3603 macro : ADC_SQR1_SQ16_0 (0x01UL << ADC_SQR1_SQ16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3604 macro : ADC_SQR1_SQ16_1 (0x02UL << ADC_SQR1_SQ16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3605 macro : ADC_SQR1_SQ16_2 (0x04UL << ADC_SQR1_SQ16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3606 macro : ADC_SQR1_SQ16_3 (0x08UL << ADC_SQR1_SQ16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3607 macro : ADC_SQR1_SQ16_4 (0x10UL << ADC_SQR1_SQ16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3609 macro : ADC_SQR1_L_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 3610 macro : ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3611 macro : ADC_SQR1_L ADC_SQR1_L_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3612 macro : ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3613 macro : ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3614 macro : ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3615 macro : ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3618 macro : ADC_SQR2_SQ7_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3619 macro : ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3620 macro : ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3621 macro : ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3622 macro : ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3623 macro : ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3624 macro : ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3625 macro : ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3627 macro : ADC_SQR2_SQ8_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 3628 macro : ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3629 macro : ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3630 macro : ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3631 macro : ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3632 macro : ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3633 macro : ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3634 macro : ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3636 macro : ADC_SQR2_SQ9_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 3637 macro : ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3638 macro : ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3639 macro : ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3640 macro : ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3641 macro : ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3642 macro : ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3643 macro : ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3645 macro : ADC_SQR2_SQ10_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 3646 macro : ADC_SQR2_SQ10_Msk (0x1FUL << ADC_SQR2_SQ10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3647 macro : ADC_SQR2_SQ10 ADC_SQR2_SQ10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3648 macro : ADC_SQR2_SQ10_0 (0x01UL << ADC_SQR2_SQ10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3649 macro : ADC_SQR2_SQ10_1 (0x02UL << ADC_SQR2_SQ10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3650 macro : ADC_SQR2_SQ10_2 (0x04UL << ADC_SQR2_SQ10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3651 macro : ADC_SQR2_SQ10_3 (0x08UL << ADC_SQR2_SQ10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3652 macro : ADC_SQR2_SQ10_4 (0x10UL << ADC_SQR2_SQ10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3654 macro : ADC_SQR2_SQ11_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 3655 macro : ADC_SQR2_SQ11_Msk (0x1FUL << ADC_SQR2_SQ11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3656 macro : ADC_SQR2_SQ11 ADC_SQR2_SQ11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3657 macro : ADC_SQR2_SQ11_0 (0x01UL << ADC_SQR2_SQ11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3658 macro : ADC_SQR2_SQ11_1 (0x02UL << ADC_SQR2_SQ11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3659 macro : ADC_SQR2_SQ11_2 (0x04UL << ADC_SQR2_SQ11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3660 macro : ADC_SQR2_SQ11_3 (0x08UL << ADC_SQR2_SQ11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3661 macro : ADC_SQR2_SQ11_4 (0x10UL << ADC_SQR2_SQ11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3663 macro : ADC_SQR2_SQ12_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 3664 macro : ADC_SQR2_SQ12_Msk (0x1FUL << ADC_SQR2_SQ12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3665 macro : ADC_SQR2_SQ12 ADC_SQR2_SQ12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3666 macro : ADC_SQR2_SQ12_0 (0x01UL << ADC_SQR2_SQ12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3667 macro : ADC_SQR2_SQ12_1 (0x02UL << ADC_SQR2_SQ12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3668 macro : ADC_SQR2_SQ12_2 (0x04UL << ADC_SQR2_SQ12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3669 macro : ADC_SQR2_SQ12_3 (0x08UL << ADC_SQR2_SQ12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3670 macro : ADC_SQR2_SQ12_4 (0x10UL << ADC_SQR2_SQ12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3673 macro : ADC_SQR3_SQ1_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3674 macro : ADC_SQR3_SQ1_Msk (0x1FUL << ADC_SQR3_SQ1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3675 macro : ADC_SQR3_SQ1 ADC_SQR3_SQ1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3676 macro : ADC_SQR3_SQ1_0 (0x01UL << ADC_SQR3_SQ1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3677 macro : ADC_SQR3_SQ1_1 (0x02UL << ADC_SQR3_SQ1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3678 macro : ADC_SQR3_SQ1_2 (0x04UL << ADC_SQR3_SQ1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3679 macro : ADC_SQR3_SQ1_3 (0x08UL << ADC_SQR3_SQ1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3680 macro : ADC_SQR3_SQ1_4 (0x10UL << ADC_SQR3_SQ1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3682 macro : ADC_SQR3_SQ2_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 3683 macro : ADC_SQR3_SQ2_Msk (0x1FUL << ADC_SQR3_SQ2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3684 macro : ADC_SQR3_SQ2 ADC_SQR3_SQ2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3685 macro : ADC_SQR3_SQ2_0 (0x01UL << ADC_SQR3_SQ2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3686 macro : ADC_SQR3_SQ2_1 (0x02UL << ADC_SQR3_SQ2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3687 macro : ADC_SQR3_SQ2_2 (0x04UL << ADC_SQR3_SQ2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3688 macro : ADC_SQR3_SQ2_3 (0x08UL << ADC_SQR3_SQ2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3689 macro : ADC_SQR3_SQ2_4 (0x10UL << ADC_SQR3_SQ2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3691 macro : ADC_SQR3_SQ3_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 3692 macro : ADC_SQR3_SQ3_Msk (0x1FUL << ADC_SQR3_SQ3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3693 macro : ADC_SQR3_SQ3 ADC_SQR3_SQ3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3694 macro : ADC_SQR3_SQ3_0 (0x01UL << ADC_SQR3_SQ3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3695 macro : ADC_SQR3_SQ3_1 (0x02UL << ADC_SQR3_SQ3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3696 macro : ADC_SQR3_SQ3_2 (0x04UL << ADC_SQR3_SQ3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3697 macro : ADC_SQR3_SQ3_3 (0x08UL << ADC_SQR3_SQ3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3698 macro : ADC_SQR3_SQ3_4 (0x10UL << ADC_SQR3_SQ3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3700 macro : ADC_SQR3_SQ4_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 3701 macro : ADC_SQR3_SQ4_Msk (0x1FUL << ADC_SQR3_SQ4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3702 macro : ADC_SQR3_SQ4 ADC_SQR3_SQ4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3703 macro : ADC_SQR3_SQ4_0 (0x01UL << ADC_SQR3_SQ4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3704 macro : ADC_SQR3_SQ4_1 (0x02UL << ADC_SQR3_SQ4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3705 macro : ADC_SQR3_SQ4_2 (0x04UL << ADC_SQR3_SQ4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3706 macro : ADC_SQR3_SQ4_3 (0x08UL << ADC_SQR3_SQ4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3707 macro : ADC_SQR3_SQ4_4 (0x10UL << ADC_SQR3_SQ4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3709 macro : ADC_SQR3_SQ5_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 3710 macro : ADC_SQR3_SQ5_Msk (0x1FUL << ADC_SQR3_SQ5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3711 macro : ADC_SQR3_SQ5 ADC_SQR3_SQ5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3712 macro : ADC_SQR3_SQ5_0 (0x01UL << ADC_SQR3_SQ5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3713 macro : ADC_SQR3_SQ5_1 (0x02UL << ADC_SQR3_SQ5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3714 macro : ADC_SQR3_SQ5_2 (0x04UL << ADC_SQR3_SQ5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3715 macro : ADC_SQR3_SQ5_3 (0x08UL << ADC_SQR3_SQ5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3716 macro : ADC_SQR3_SQ5_4 (0x10UL << ADC_SQR3_SQ5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3718 macro : ADC_SQR3_SQ6_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 3719 macro : ADC_SQR3_SQ6_Msk (0x1FUL << ADC_SQR3_SQ6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3720 macro : ADC_SQR3_SQ6 ADC_SQR3_SQ6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3721 macro : ADC_SQR3_SQ6_0 (0x01UL << ADC_SQR3_SQ6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3722 macro : ADC_SQR3_SQ6_1 (0x02UL << ADC_SQR3_SQ6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3723 macro : ADC_SQR3_SQ6_2 (0x04UL << ADC_SQR3_SQ6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3724 macro : ADC_SQR3_SQ6_3 (0x08UL << ADC_SQR3_SQ6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3725 macro : ADC_SQR3_SQ6_4 (0x10UL << ADC_SQR3_SQ6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3728 macro : ADC_JSQR_JSQ1_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3729 macro : ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3730 macro : ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3731 macro : ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3732 macro : ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3733 macro : ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3734 macro : ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3735 macro : ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3737 macro : ADC_JSQR_JSQ2_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 3738 macro : ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3739 macro : ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3740 macro : ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3741 macro : ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3742 macro : ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3743 macro : ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3744 macro : ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3746 macro : ADC_JSQR_JSQ3_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 3747 macro : ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3748 macro : ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3749 macro : ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3750 macro : ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3751 macro : ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3752 macro : ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3753 macro : ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3755 macro : ADC_JSQR_JSQ4_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 3756 macro : ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3757 macro : ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3758 macro : ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3759 macro : ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3760 macro : ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3761 macro : ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3762 macro : ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3764 macro : ADC_JSQR_JL_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 3765 macro : ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3766 macro : ADC_JSQR_JL ADC_JSQR_JL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3767 macro : ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3768 macro : ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3771 macro : ADC_JDR1_JDATA_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3772 macro : ADC_JDR1_JDATA_Msk (0xFFFFUL << ADC_JDR1_JDATA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3773 macro : ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3776 macro : ADC_JDR2_JDATA_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3777 macro : ADC_JDR2_JDATA_Msk (0xFFFFUL << ADC_JDR2_JDATA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3778 macro : ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3781 macro : ADC_JDR3_JDATA_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3782 macro : ADC_JDR3_JDATA_Msk (0xFFFFUL << ADC_JDR3_JDATA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3783 macro : ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3786 macro : ADC_JDR4_JDATA_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3787 macro : ADC_JDR4_JDATA_Msk (0xFFFFUL << ADC_JDR4_JDATA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3788 macro : ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3791 macro : ADC_DR_DATA_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3792 macro : ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3793 macro : ADC_DR_DATA ADC_DR_DATA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3794 macro : ADC_DR_ADC2DATA_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 3795 macro : ADC_DR_ADC2DATA_Msk (0xFFFFUL << ADC_DR_ADC2DATA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3796 macro : ADC_DR_ADC2DATA ADC_DR_ADC2DATA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3805 macro : TIM_CR1_CEN_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3806 macro : TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3807 macro : TIM_CR1_CEN TIM_CR1_CEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3808 macro : TIM_CR1_UDIS_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 3809 macro : TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3810 macro : TIM_CR1_UDIS TIM_CR1_UDIS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3811 macro : TIM_CR1_URS_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 3812 macro : TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3813 macro : TIM_CR1_URS TIM_CR1_URS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3814 macro : TIM_CR1_OPM_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 3815 macro : TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3816 macro : TIM_CR1_OPM TIM_CR1_OPM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3817 macro : TIM_CR1_DIR_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 3818 macro : TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3819 macro : TIM_CR1_DIR TIM_CR1_DIR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3821 macro : TIM_CR1_CMS_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 3822 macro : TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3823 macro : TIM_CR1_CMS TIM_CR1_CMS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3824 macro : TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3825 macro : TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3827 macro : TIM_CR1_ARPE_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 3828 macro : TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3829 macro : TIM_CR1_ARPE TIM_CR1_ARPE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3831 macro : TIM_CR1_CKD_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 3832 macro : TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3833 macro : TIM_CR1_CKD TIM_CR1_CKD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3834 macro : TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3835 macro : TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3838 macro : TIM_CR2_CCPC_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3839 macro : TIM_CR2_CCPC_Msk (0x1UL << TIM_CR2_CCPC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3840 macro : TIM_CR2_CCPC TIM_CR2_CCPC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3841 macro : TIM_CR2_CCUS_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 3842 macro : TIM_CR2_CCUS_Msk (0x1UL << TIM_CR2_CCUS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3843 macro : TIM_CR2_CCUS TIM_CR2_CCUS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3844 macro : TIM_CR2_CCDS_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 3845 macro : TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3846 macro : TIM_CR2_CCDS TIM_CR2_CCDS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3848 macro : TIM_CR2_MMS_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 3849 macro : TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3850 macro : TIM_CR2_MMS TIM_CR2_MMS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3851 macro : TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3852 macro : TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3853 macro : TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3855 macro : TIM_CR2_TI1S_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 3856 macro : TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3857 macro : TIM_CR2_TI1S TIM_CR2_TI1S_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3858 macro : TIM_CR2_OIS1_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 3859 macro : TIM_CR2_OIS1_Msk (0x1UL << TIM_CR2_OIS1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3860 macro : TIM_CR2_OIS1 TIM_CR2_OIS1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3861 macro : TIM_CR2_OIS1N_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 3862 macro : TIM_CR2_OIS1N_Msk (0x1UL << TIM_CR2_OIS1N_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3863 macro : TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3864 macro : TIM_CR2_OIS2_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 3865 macro : TIM_CR2_OIS2_Msk (0x1UL << TIM_CR2_OIS2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3866 macro : TIM_CR2_OIS2 TIM_CR2_OIS2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3867 macro : TIM_CR2_OIS2N_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 3868 macro : TIM_CR2_OIS2N_Msk (0x1UL << TIM_CR2_OIS2N_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3869 macro : TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3870 macro : TIM_CR2_OIS3_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 3871 macro : TIM_CR2_OIS3_Msk (0x1UL << TIM_CR2_OIS3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3872 macro : TIM_CR2_OIS3 TIM_CR2_OIS3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3873 macro : TIM_CR2_OIS3N_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 3874 macro : TIM_CR2_OIS3N_Msk (0x1UL << TIM_CR2_OIS3N_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3875 macro : TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3876 macro : TIM_CR2_OIS4_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 3877 macro : TIM_CR2_OIS4_Msk (0x1UL << TIM_CR2_OIS4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3878 macro : TIM_CR2_OIS4 TIM_CR2_OIS4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3881 macro : TIM_SMCR_SMS_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3882 macro : TIM_SMCR_SMS_Msk (0x7UL << TIM_SMCR_SMS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3883 macro : TIM_SMCR_SMS TIM_SMCR_SMS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3884 macro : TIM_SMCR_SMS_0 (0x1UL << TIM_SMCR_SMS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3885 macro : TIM_SMCR_SMS_1 (0x2UL << TIM_SMCR_SMS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3886 macro : TIM_SMCR_SMS_2 (0x4UL << TIM_SMCR_SMS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3888 macro : TIM_SMCR_TS_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 3889 macro : TIM_SMCR_TS_Msk (0x7UL << TIM_SMCR_TS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3890 macro : TIM_SMCR_TS TIM_SMCR_TS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3891 macro : TIM_SMCR_TS_0 (0x1UL << TIM_SMCR_TS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3892 macro : TIM_SMCR_TS_1 (0x2UL << TIM_SMCR_TS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3893 macro : TIM_SMCR_TS_2 (0x4UL << TIM_SMCR_TS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3895 macro : TIM_SMCR_MSM_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 3896 macro : TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3897 macro : TIM_SMCR_MSM TIM_SMCR_MSM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3899 macro : TIM_SMCR_ETF_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 3900 macro : TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3901 macro : TIM_SMCR_ETF TIM_SMCR_ETF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3902 macro : TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3903 macro : TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3904 macro : TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3905 macro : TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3907 macro : TIM_SMCR_ETPS_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 3908 macro : TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3909 macro : TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3910 macro : TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3911 macro : TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3913 macro : TIM_SMCR_ECE_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 3914 macro : TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3915 macro : TIM_SMCR_ECE TIM_SMCR_ECE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3916 macro : TIM_SMCR_ETP_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 3917 macro : TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3918 macro : TIM_SMCR_ETP TIM_SMCR_ETP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3921 macro : TIM_DIER_UIE_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3922 macro : TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3923 macro : TIM_DIER_UIE TIM_DIER_UIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3924 macro : TIM_DIER_CC1IE_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 3925 macro : TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3926 macro : TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3927 macro : TIM_DIER_CC2IE_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 3928 macro : TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3929 macro : TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3930 macro : TIM_DIER_CC3IE_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 3931 macro : TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3932 macro : TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3933 macro : TIM_DIER_CC4IE_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 3934 macro : TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3935 macro : TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3936 macro : TIM_DIER_COMIE_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 3937 macro : TIM_DIER_COMIE_Msk (0x1UL << TIM_DIER_COMIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3938 macro : TIM_DIER_COMIE TIM_DIER_COMIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3939 macro : TIM_DIER_TIE_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 3940 macro : TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3941 macro : TIM_DIER_TIE TIM_DIER_TIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3942 macro : TIM_DIER_BIE_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 3943 macro : TIM_DIER_BIE_Msk (0x1UL << TIM_DIER_BIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3944 macro : TIM_DIER_BIE TIM_DIER_BIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3945 macro : TIM_DIER_UDE_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 3946 macro : TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3947 macro : TIM_DIER_UDE TIM_DIER_UDE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3948 macro : TIM_DIER_CC1DE_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 3949 macro : TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3950 macro : TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3951 macro : TIM_DIER_CC2DE_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 3952 macro : TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3953 macro : TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3954 macro : TIM_DIER_CC3DE_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 3955 macro : TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3956 macro : TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3957 macro : TIM_DIER_CC4DE_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 3958 macro : TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3959 macro : TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3960 macro : TIM_DIER_COMDE_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 3961 macro : TIM_DIER_COMDE_Msk (0x1UL << TIM_DIER_COMDE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3962 macro : TIM_DIER_COMDE TIM_DIER_COMDE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3963 macro : TIM_DIER_TDE_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 3964 macro : TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3965 macro : TIM_DIER_TDE TIM_DIER_TDE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3968 macro : TIM_SR_UIF_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 3969 macro : TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3970 macro : TIM_SR_UIF TIM_SR_UIF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3971 macro : TIM_SR_CC1IF_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 3972 macro : TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3973 macro : TIM_SR_CC1IF TIM_SR_CC1IF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3974 macro : TIM_SR_CC2IF_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 3975 macro : TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3976 macro : TIM_SR_CC2IF TIM_SR_CC2IF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3977 macro : TIM_SR_CC3IF_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 3978 macro : TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3979 macro : TIM_SR_CC3IF TIM_SR_CC3IF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3980 macro : TIM_SR_CC4IF_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 3981 macro : TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3982 macro : TIM_SR_CC4IF TIM_SR_CC4IF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3983 macro : TIM_SR_COMIF_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 3984 macro : TIM_SR_COMIF_Msk (0x1UL << TIM_SR_COMIF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3985 macro : TIM_SR_COMIF TIM_SR_COMIF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3986 macro : TIM_SR_TIF_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 3987 macro : TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3988 macro : TIM_SR_TIF TIM_SR_TIF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3989 macro : TIM_SR_BIF_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 3990 macro : TIM_SR_BIF_Msk (0x1UL << TIM_SR_BIF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3991 macro : TIM_SR_BIF TIM_SR_BIF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3992 macro : TIM_SR_CC1OF_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 3993 macro : TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3994 macro : TIM_SR_CC1OF TIM_SR_CC1OF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3995 macro : TIM_SR_CC2OF_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 3996 macro : TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 3997 macro : TIM_SR_CC2OF TIM_SR_CC2OF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 3998 macro : TIM_SR_CC3OF_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 3999 macro : TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4000 macro : TIM_SR_CC3OF TIM_SR_CC3OF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4001 macro : TIM_SR_CC4OF_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 4002 macro : TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4003 macro : TIM_SR_CC4OF TIM_SR_CC4OF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4006 macro : TIM_EGR_UG_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4007 macro : TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4008 macro : TIM_EGR_UG TIM_EGR_UG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4009 macro : TIM_EGR_CC1G_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 4010 macro : TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4011 macro : TIM_EGR_CC1G TIM_EGR_CC1G_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4012 macro : TIM_EGR_CC2G_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 4013 macro : TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4014 macro : TIM_EGR_CC2G TIM_EGR_CC2G_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4015 macro : TIM_EGR_CC3G_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 4016 macro : TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4017 macro : TIM_EGR_CC3G TIM_EGR_CC3G_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4018 macro : TIM_EGR_CC4G_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 4019 macro : TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4020 macro : TIM_EGR_CC4G TIM_EGR_CC4G_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4021 macro : TIM_EGR_COMG_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 4022 macro : TIM_EGR_COMG_Msk (0x1UL << TIM_EGR_COMG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4023 macro : TIM_EGR_COMG TIM_EGR_COMG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4024 macro : TIM_EGR_TG_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 4025 macro : TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4026 macro : TIM_EGR_TG TIM_EGR_TG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4027 macro : TIM_EGR_BG_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 4028 macro : TIM_EGR_BG_Msk (0x1UL << TIM_EGR_BG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4029 macro : TIM_EGR_BG TIM_EGR_BG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4032 macro : TIM_CCMR1_CC1S_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4033 macro : TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4034 macro : TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4035 macro : TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4036 macro : TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4038 macro : TIM_CCMR1_OC1FE_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 4039 macro : TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4040 macro : TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4041 macro : TIM_CCMR1_OC1PE_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 4042 macro : TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4043 macro : TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4045 macro : TIM_CCMR1_OC1M_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 4046 macro : TIM_CCMR1_OC1M_Msk (0x7UL << TIM_CCMR1_OC1M_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4047 macro : TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4048 macro : TIM_CCMR1_OC1M_0 (0x1UL << TIM_CCMR1_OC1M_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4049 macro : TIM_CCMR1_OC1M_1 (0x2UL << TIM_CCMR1_OC1M_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4050 macro : TIM_CCMR1_OC1M_2 (0x4UL << TIM_CCMR1_OC1M_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4052 macro : TIM_CCMR1_OC1CE_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 4053 macro : TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4054 macro : TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4056 macro : TIM_CCMR1_CC2S_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 4057 macro : TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4058 macro : TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4059 macro : TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4060 macro : TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4062 macro : TIM_CCMR1_OC2FE_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 4063 macro : TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4064 macro : TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4065 macro : TIM_CCMR1_OC2PE_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 4066 macro : TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4067 macro : TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4069 macro : TIM_CCMR1_OC2M_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 4070 macro : TIM_CCMR1_OC2M_Msk (0x7UL << TIM_CCMR1_OC2M_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4071 macro : TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4072 macro : TIM_CCMR1_OC2M_0 (0x1UL << TIM_CCMR1_OC2M_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4073 macro : TIM_CCMR1_OC2M_1 (0x2UL << TIM_CCMR1_OC2M_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4074 macro : TIM_CCMR1_OC2M_2 (0x4UL << TIM_CCMR1_OC2M_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4076 macro : TIM_CCMR1_OC2CE_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 4077 macro : TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4078 macro : TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4082 macro : TIM_CCMR1_IC1PSC_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 4083 macro : TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4084 macro : TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4085 macro : TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4086 macro : TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4088 macro : TIM_CCMR1_IC1F_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 4089 macro : TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4090 macro : TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4091 macro : TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4092 macro : TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4093 macro : TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4094 macro : TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4096 macro : TIM_CCMR1_IC2PSC_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 4097 macro : TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4098 macro : TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4099 macro : TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4100 macro : TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4102 macro : TIM_CCMR1_IC2F_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 4103 macro : TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4104 macro : TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4105 macro : TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4106 macro : TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4107 macro : TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4108 macro : TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4111 macro : TIM_CCMR2_CC3S_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4112 macro : TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4113 macro : TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4114 macro : TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4115 macro : TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4117 macro : TIM_CCMR2_OC3FE_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 4118 macro : TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4119 macro : TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4120 macro : TIM_CCMR2_OC3PE_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 4121 macro : TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4122 macro : TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4124 macro : TIM_CCMR2_OC3M_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 4125 macro : TIM_CCMR2_OC3M_Msk (0x7UL << TIM_CCMR2_OC3M_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4126 macro : TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4127 macro : TIM_CCMR2_OC3M_0 (0x1UL << TIM_CCMR2_OC3M_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4128 macro : TIM_CCMR2_OC3M_1 (0x2UL << TIM_CCMR2_OC3M_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4129 macro : TIM_CCMR2_OC3M_2 (0x4UL << TIM_CCMR2_OC3M_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4131 macro : TIM_CCMR2_OC3CE_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 4132 macro : TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4133 macro : TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4135 macro : TIM_CCMR2_CC4S_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 4136 macro : TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4137 macro : TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4138 macro : TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4139 macro : TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4141 macro : TIM_CCMR2_OC4FE_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 4142 macro : TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4143 macro : TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4144 macro : TIM_CCMR2_OC4PE_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 4145 macro : TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4146 macro : TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4148 macro : TIM_CCMR2_OC4M_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 4149 macro : TIM_CCMR2_OC4M_Msk (0x7UL << TIM_CCMR2_OC4M_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4150 macro : TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4151 macro : TIM_CCMR2_OC4M_0 (0x1UL << TIM_CCMR2_OC4M_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4152 macro : TIM_CCMR2_OC4M_1 (0x2UL << TIM_CCMR2_OC4M_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4153 macro : TIM_CCMR2_OC4M_2 (0x4UL << TIM_CCMR2_OC4M_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4155 macro : TIM_CCMR2_OC4CE_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 4156 macro : TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4157 macro : TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4161 macro : TIM_CCMR2_IC3PSC_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 4162 macro : TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4163 macro : TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4164 macro : TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4165 macro : TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4167 macro : TIM_CCMR2_IC3F_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 4168 macro : TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4169 macro : TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4170 macro : TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4171 macro : TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4172 macro : TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4173 macro : TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4175 macro : TIM_CCMR2_IC4PSC_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 4176 macro : TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4177 macro : TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4178 macro : TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4179 macro : TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4181 macro : TIM_CCMR2_IC4F_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 4182 macro : TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4183 macro : TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4184 macro : TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4185 macro : TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4186 macro : TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4187 macro : TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4190 macro : TIM_CCER_CC1E_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4191 macro : TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4192 macro : TIM_CCER_CC1E TIM_CCER_CC1E_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4193 macro : TIM_CCER_CC1P_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 4194 macro : TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4195 macro : TIM_CCER_CC1P TIM_CCER_CC1P_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4196 macro : TIM_CCER_CC1NE_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 4197 macro : TIM_CCER_CC1NE_Msk (0x1UL << TIM_CCER_CC1NE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4198 macro : TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4199 macro : TIM_CCER_CC1NP_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 4200 macro : TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4201 macro : TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4202 macro : TIM_CCER_CC2E_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 4203 macro : TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4204 macro : TIM_CCER_CC2E TIM_CCER_CC2E_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4205 macro : TIM_CCER_CC2P_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 4206 macro : TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4207 macro : TIM_CCER_CC2P TIM_CCER_CC2P_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4208 macro : TIM_CCER_CC2NE_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 4209 macro : TIM_CCER_CC2NE_Msk (0x1UL << TIM_CCER_CC2NE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4210 macro : TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4211 macro : TIM_CCER_CC2NP_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 4212 macro : TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4213 macro : TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4214 macro : TIM_CCER_CC3E_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 4215 macro : TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4216 macro : TIM_CCER_CC3E TIM_CCER_CC3E_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4217 macro : TIM_CCER_CC3P_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 4218 macro : TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4219 macro : TIM_CCER_CC3P TIM_CCER_CC3P_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4220 macro : TIM_CCER_CC3NE_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 4221 macro : TIM_CCER_CC3NE_Msk (0x1UL << TIM_CCER_CC3NE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4222 macro : TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4223 macro : TIM_CCER_CC3NP_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 4224 macro : TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4225 macro : TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4226 macro : TIM_CCER_CC4E_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 4227 macro : TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4228 macro : TIM_CCER_CC4E TIM_CCER_CC4E_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4229 macro : TIM_CCER_CC4P_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 4230 macro : TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4231 macro : TIM_CCER_CC4P TIM_CCER_CC4P_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4234 macro : TIM_CNT_CNT_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4235 macro : TIM_CNT_CNT_Msk (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4236 macro : TIM_CNT_CNT TIM_CNT_CNT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4239 macro : TIM_PSC_PSC_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4240 macro : TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4241 macro : TIM_PSC_PSC TIM_PSC_PSC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4244 macro : TIM_ARR_ARR_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4245 macro : TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4246 macro : TIM_ARR_ARR TIM_ARR_ARR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4249 macro : TIM_RCR_REP_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4250 macro : TIM_RCR_REP_Msk (0xFFUL << TIM_RCR_REP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4251 macro : TIM_RCR_REP TIM_RCR_REP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4254 macro : TIM_CCR1_CCR1_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4255 macro : TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4256 macro : TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4259 macro : TIM_CCR2_CCR2_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4260 macro : TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4261 macro : TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4264 macro : TIM_CCR3_CCR3_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4265 macro : TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4266 macro : TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4269 macro : TIM_CCR4_CCR4_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4270 macro : TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4271 macro : TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4274 macro : TIM_BDTR_DTG_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4275 macro : TIM_BDTR_DTG_Msk (0xFFUL << TIM_BDTR_DTG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4276 macro : TIM_BDTR_DTG TIM_BDTR_DTG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4277 macro : TIM_BDTR_DTG_0 (0x01UL << TIM_BDTR_DTG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4278 macro : TIM_BDTR_DTG_1 (0x02UL << TIM_BDTR_DTG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4279 macro : TIM_BDTR_DTG_2 (0x04UL << TIM_BDTR_DTG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4280 macro : TIM_BDTR_DTG_3 (0x08UL << TIM_BDTR_DTG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4281 macro : TIM_BDTR_DTG_4 (0x10UL << TIM_BDTR_DTG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4282 macro : TIM_BDTR_DTG_5 (0x20UL << TIM_BDTR_DTG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4283 macro : TIM_BDTR_DTG_6 (0x40UL << TIM_BDTR_DTG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4284 macro : TIM_BDTR_DTG_7 (0x80UL << TIM_BDTR_DTG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4286 macro : TIM_BDTR_LOCK_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 4287 macro : TIM_BDTR_LOCK_Msk (0x3UL << TIM_BDTR_LOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4288 macro : TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4289 macro : TIM_BDTR_LOCK_0 (0x1UL << TIM_BDTR_LOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4290 macro : TIM_BDTR_LOCK_1 (0x2UL << TIM_BDTR_LOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4292 macro : TIM_BDTR_OSSI_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 4293 macro : TIM_BDTR_OSSI_Msk (0x1UL << TIM_BDTR_OSSI_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4294 macro : TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4295 macro : TIM_BDTR_OSSR_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 4296 macro : TIM_BDTR_OSSR_Msk (0x1UL << TIM_BDTR_OSSR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4297 macro : TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4298 macro : TIM_BDTR_BKE_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 4299 macro : TIM_BDTR_BKE_Msk (0x1UL << TIM_BDTR_BKE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4300 macro : TIM_BDTR_BKE TIM_BDTR_BKE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4301 macro : TIM_BDTR_BKP_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 4302 macro : TIM_BDTR_BKP_Msk (0x1UL << TIM_BDTR_BKP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4303 macro : TIM_BDTR_BKP TIM_BDTR_BKP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4304 macro : TIM_BDTR_AOE_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 4305 macro : TIM_BDTR_AOE_Msk (0x1UL << TIM_BDTR_AOE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4306 macro : TIM_BDTR_AOE TIM_BDTR_AOE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4307 macro : TIM_BDTR_MOE_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 4308 macro : TIM_BDTR_MOE_Msk (0x1UL << TIM_BDTR_MOE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4309 macro : TIM_BDTR_MOE TIM_BDTR_MOE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4312 macro : TIM_DCR_DBA_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4313 macro : TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4314 macro : TIM_DCR_DBA TIM_DCR_DBA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4315 macro : TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4316 macro : TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4317 macro : TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4318 macro : TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4319 macro : TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4321 macro : TIM_DCR_DBL_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 4322 macro : TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4323 macro : TIM_DCR_DBL TIM_DCR_DBL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4324 macro : TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4325 macro : TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4326 macro : TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4327 macro : TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4328 macro : TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4331 macro : TIM_DMAR_DMAB_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4332 macro : TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4333 macro : TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4342 macro : RTC_CRH_SECIE_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4343 macro : RTC_CRH_SECIE_Msk (0x1UL << RTC_CRH_SECIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4344 macro : RTC_CRH_SECIE RTC_CRH_SECIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4345 macro : RTC_CRH_ALRIE_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 4346 macro : RTC_CRH_ALRIE_Msk (0x1UL << RTC_CRH_ALRIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4347 macro : RTC_CRH_ALRIE RTC_CRH_ALRIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4348 macro : RTC_CRH_OWIE_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 4349 macro : RTC_CRH_OWIE_Msk (0x1UL << RTC_CRH_OWIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4350 macro : RTC_CRH_OWIE RTC_CRH_OWIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4353 macro : RTC_CRL_SECF_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4354 macro : RTC_CRL_SECF_Msk (0x1UL << RTC_CRL_SECF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4355 macro : RTC_CRL_SECF RTC_CRL_SECF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4356 macro : RTC_CRL_ALRF_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 4357 macro : RTC_CRL_ALRF_Msk (0x1UL << RTC_CRL_ALRF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4358 macro : RTC_CRL_ALRF RTC_CRL_ALRF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4359 macro : RTC_CRL_OWF_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 4360 macro : RTC_CRL_OWF_Msk (0x1UL << RTC_CRL_OWF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4361 macro : RTC_CRL_OWF RTC_CRL_OWF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4362 macro : RTC_CRL_RSF_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 4363 macro : RTC_CRL_RSF_Msk (0x1UL << RTC_CRL_RSF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4364 macro : RTC_CRL_RSF RTC_CRL_RSF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4365 macro : RTC_CRL_CNF_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 4366 macro : RTC_CRL_CNF_Msk (0x1UL << RTC_CRL_CNF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4367 macro : RTC_CRL_CNF RTC_CRL_CNF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4368 macro : RTC_CRL_RTOFF_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 4369 macro : RTC_CRL_RTOFF_Msk (0x1UL << RTC_CRL_RTOFF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4370 macro : RTC_CRL_RTOFF RTC_CRL_RTOFF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4373 macro : RTC_PRLH_PRL_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4374 macro : RTC_PRLH_PRL_Msk (0xFUL << RTC_PRLH_PRL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4375 macro : RTC_PRLH_PRL RTC_PRLH_PRL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4378 macro : RTC_PRLL_PRL_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4379 macro : RTC_PRLL_PRL_Msk (0xFFFFUL << RTC_PRLL_PRL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4380 macro : RTC_PRLL_PRL RTC_PRLL_PRL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4383 macro : RTC_DIVH_RTC_DIV_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4384 macro : RTC_DIVH_RTC_DIV_Msk (0xFUL << RTC_DIVH_RTC_DIV_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4385 macro : RTC_DIVH_RTC_DIV RTC_DIVH_RTC_DIV_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4388 macro : RTC_DIVL_RTC_DIV_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4389 macro : RTC_DIVL_RTC_DIV_Msk (0xFFFFUL << RTC_DIVL_RTC_DIV_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4390 macro : RTC_DIVL_RTC_DIV RTC_DIVL_RTC_DIV_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4393 macro : RTC_CNTH_RTC_CNT_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4394 macro : RTC_CNTH_RTC_CNT_Msk (0xFFFFUL << RTC_CNTH_RTC_CNT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4395 macro : RTC_CNTH_RTC_CNT RTC_CNTH_RTC_CNT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4398 macro : RTC_CNTL_RTC_CNT_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4399 macro : RTC_CNTL_RTC_CNT_Msk (0xFFFFUL << RTC_CNTL_RTC_CNT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4400 macro : RTC_CNTL_RTC_CNT RTC_CNTL_RTC_CNT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4403 macro : RTC_ALRH_RTC_ALR_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4404 macro : RTC_ALRH_RTC_ALR_Msk (0xFFFFUL << RTC_ALRH_RTC_ALR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4405 macro : RTC_ALRH_RTC_ALR RTC_ALRH_RTC_ALR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4408 macro : RTC_ALRL_RTC_ALR_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4409 macro : RTC_ALRL_RTC_ALR_Msk (0xFFFFUL << RTC_ALRL_RTC_ALR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4410 macro : RTC_ALRL_RTC_ALR RTC_ALRL_RTC_ALR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4419 macro : IWDG_KR_KEY_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4420 macro : IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4421 macro : IWDG_KR_KEY IWDG_KR_KEY_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4424 macro : IWDG_PR_PR_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4425 macro : IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4426 macro : IWDG_PR_PR IWDG_PR_PR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4427 macro : IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4428 macro : IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4429 macro : IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4432 macro : IWDG_RLR_RL_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4433 macro : IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4434 macro : IWDG_RLR_RL IWDG_RLR_RL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4437 macro : IWDG_SR_PVU_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4438 macro : IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4439 macro : IWDG_SR_PVU IWDG_SR_PVU_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4440 macro : IWDG_SR_RVU_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 4441 macro : IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4442 macro : IWDG_SR_RVU IWDG_SR_RVU_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4451 macro : WWDG_CR_T_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4452 macro : WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4453 macro : WWDG_CR_T WWDG_CR_T_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4454 macro : WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4455 macro : WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4456 macro : WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4457 macro : WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4458 macro : WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4459 macro : WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4460 macro : WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4463 macro : WWDG_CR_T0 WWDG_CR_T_0
 DW_MACRO_GNU_define_indirect - lineno : 4464 macro : WWDG_CR_T1 WWDG_CR_T_1
 DW_MACRO_GNU_define_indirect - lineno : 4465 macro : WWDG_CR_T2 WWDG_CR_T_2
 DW_MACRO_GNU_define_indirect - lineno : 4466 macro : WWDG_CR_T3 WWDG_CR_T_3
 DW_MACRO_GNU_define_indirect - lineno : 4467 macro : WWDG_CR_T4 WWDG_CR_T_4
 DW_MACRO_GNU_define_indirect - lineno : 4468 macro : WWDG_CR_T5 WWDG_CR_T_5
 DW_MACRO_GNU_define_indirect - lineno : 4469 macro : WWDG_CR_T6 WWDG_CR_T_6
 DW_MACRO_GNU_define_indirect - lineno : 4471 macro : WWDG_CR_WDGA_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 4472 macro : WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4473 macro : WWDG_CR_WDGA WWDG_CR_WDGA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4476 macro : WWDG_CFR_W_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4477 macro : WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4478 macro : WWDG_CFR_W WWDG_CFR_W_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4479 macro : WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4480 macro : WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4481 macro : WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4482 macro : WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4483 macro : WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4484 macro : WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4485 macro : WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4488 macro : WWDG_CFR_W0 WWDG_CFR_W_0
 DW_MACRO_GNU_define_indirect - lineno : 4489 macro : WWDG_CFR_W1 WWDG_CFR_W_1
 DW_MACRO_GNU_define_indirect - lineno : 4490 macro : WWDG_CFR_W2 WWDG_CFR_W_2
 DW_MACRO_GNU_define_indirect - lineno : 4491 macro : WWDG_CFR_W3 WWDG_CFR_W_3
 DW_MACRO_GNU_define_indirect - lineno : 4492 macro : WWDG_CFR_W4 WWDG_CFR_W_4
 DW_MACRO_GNU_define_indirect - lineno : 4493 macro : WWDG_CFR_W5 WWDG_CFR_W_5
 DW_MACRO_GNU_define_indirect - lineno : 4494 macro : WWDG_CFR_W6 WWDG_CFR_W_6
 DW_MACRO_GNU_define_indirect - lineno : 4496 macro : WWDG_CFR_WDGTB_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 4497 macro : WWDG_CFR_WDGTB_Msk (0x3UL << WWDG_CFR_WDGTB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4498 macro : WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4499 macro : WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4500 macro : WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4503 macro : WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0
 DW_MACRO_GNU_define_indirect - lineno : 4504 macro : WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1
 DW_MACRO_GNU_define_indirect - lineno : 4506 macro : WWDG_CFR_EWI_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 4507 macro : WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4508 macro : WWDG_CFR_EWI WWDG_CFR_EWI_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4511 macro : WWDG_SR_EWIF_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4512 macro : WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4513 macro : WWDG_SR_EWIF WWDG_SR_EWIF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4522 macro : USB_EP0R USB_BASE
 DW_MACRO_GNU_define_indirect - lineno : 4523 macro : USB_EP1R (USB_BASE + 0x00000004)
 DW_MACRO_GNU_define_indirect - lineno : 4524 macro : USB_EP2R (USB_BASE + 0x00000008)
 DW_MACRO_GNU_define_indirect - lineno : 4525 macro : USB_EP3R (USB_BASE + 0x0000000C)
 DW_MACRO_GNU_define_indirect - lineno : 4526 macro : USB_EP4R (USB_BASE + 0x00000010)
 DW_MACRO_GNU_define_indirect - lineno : 4527 macro : USB_EP5R (USB_BASE + 0x00000014)
 DW_MACRO_GNU_define_indirect - lineno : 4528 macro : USB_EP6R (USB_BASE + 0x00000018)
 DW_MACRO_GNU_define_indirect - lineno : 4529 macro : USB_EP7R (USB_BASE + 0x0000001C)
 DW_MACRO_GNU_define_indirect - lineno : 4532 macro : USB_EP_CTR_RX_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 4533 macro : USB_EP_CTR_RX_Msk (0x1UL << USB_EP_CTR_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4534 macro : USB_EP_CTR_RX USB_EP_CTR_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4535 macro : USB_EP_DTOG_RX_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 4536 macro : USB_EP_DTOG_RX_Msk (0x1UL << USB_EP_DTOG_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4537 macro : USB_EP_DTOG_RX USB_EP_DTOG_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4538 macro : USB_EPRX_STAT_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 4539 macro : USB_EPRX_STAT_Msk (0x3UL << USB_EPRX_STAT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4540 macro : USB_EPRX_STAT USB_EPRX_STAT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4541 macro : USB_EP_SETUP_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 4542 macro : USB_EP_SETUP_Msk (0x1UL << USB_EP_SETUP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4543 macro : USB_EP_SETUP USB_EP_SETUP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4544 macro : USB_EP_T_FIELD_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 4545 macro : USB_EP_T_FIELD_Msk (0x3UL << USB_EP_T_FIELD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4546 macro : USB_EP_T_FIELD USB_EP_T_FIELD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4547 macro : USB_EP_KIND_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 4548 macro : USB_EP_KIND_Msk (0x1UL << USB_EP_KIND_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4549 macro : USB_EP_KIND USB_EP_KIND_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4550 macro : USB_EP_CTR_TX_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 4551 macro : USB_EP_CTR_TX_Msk (0x1UL << USB_EP_CTR_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4552 macro : USB_EP_CTR_TX USB_EP_CTR_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4553 macro : USB_EP_DTOG_TX_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 4554 macro : USB_EP_DTOG_TX_Msk (0x1UL << USB_EP_DTOG_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4555 macro : USB_EP_DTOG_TX USB_EP_DTOG_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4556 macro : USB_EPTX_STAT_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 4557 macro : USB_EPTX_STAT_Msk (0x3UL << USB_EPTX_STAT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4558 macro : USB_EPTX_STAT USB_EPTX_STAT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4559 macro : USB_EPADDR_FIELD_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4560 macro : USB_EPADDR_FIELD_Msk (0xFUL << USB_EPADDR_FIELD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4561 macro : USB_EPADDR_FIELD USB_EPADDR_FIELD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4564 macro : USB_EPREG_MASK (USB_EP_CTR_RX|USB_EP_SETUP|USB_EP_T_FIELD|USB_EP_KIND|USB_EP_CTR_TX|USB_EPADDR_FIELD)
 DW_MACRO_GNU_define_indirect - lineno : 4566 macro : USB_EP_TYPE_MASK_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 4567 macro : USB_EP_TYPE_MASK_Msk (0x3UL << USB_EP_TYPE_MASK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4568 macro : USB_EP_TYPE_MASK USB_EP_TYPE_MASK_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4569 macro : USB_EP_BULK 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 4570 macro : USB_EP_CONTROL 0x00000200U
 DW_MACRO_GNU_define_indirect - lineno : 4571 macro : USB_EP_ISOCHRONOUS 0x00000400U
 DW_MACRO_GNU_define_indirect - lineno : 4572 macro : USB_EP_INTERRUPT 0x00000600U
 DW_MACRO_GNU_define_indirect - lineno : 4573 macro : USB_EP_T_MASK (~USB_EP_T_FIELD & USB_EPREG_MASK)
 DW_MACRO_GNU_define_indirect - lineno : 4575 macro : USB_EPKIND_MASK (~USB_EP_KIND & USB_EPREG_MASK)
 DW_MACRO_GNU_define_indirect - lineno : 4577 macro : USB_EP_TX_DIS 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 4578 macro : USB_EP_TX_STALL 0x00000010U
 DW_MACRO_GNU_define_indirect - lineno : 4579 macro : USB_EP_TX_NAK 0x00000020U
 DW_MACRO_GNU_define_indirect - lineno : 4580 macro : USB_EP_TX_VALID 0x00000030U
 DW_MACRO_GNU_define_indirect - lineno : 4581 macro : USB_EPTX_DTOG1 0x00000010U
 DW_MACRO_GNU_define_indirect - lineno : 4582 macro : USB_EPTX_DTOG2 0x00000020U
 DW_MACRO_GNU_define_indirect - lineno : 4583 macro : USB_EPTX_DTOGMASK (USB_EPTX_STAT|USB_EPREG_MASK)
 DW_MACRO_GNU_define_indirect - lineno : 4585 macro : USB_EP_RX_DIS 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 4586 macro : USB_EP_RX_STALL 0x00001000U
 DW_MACRO_GNU_define_indirect - lineno : 4587 macro : USB_EP_RX_NAK 0x00002000U
 DW_MACRO_GNU_define_indirect - lineno : 4588 macro : USB_EP_RX_VALID 0x00003000U
 DW_MACRO_GNU_define_indirect - lineno : 4589 macro : USB_EPRX_DTOG1 0x00001000U
 DW_MACRO_GNU_define_indirect - lineno : 4590 macro : USB_EPRX_DTOG2 0x00002000U
 DW_MACRO_GNU_define_indirect - lineno : 4591 macro : USB_EPRX_DTOGMASK (USB_EPRX_STAT|USB_EPREG_MASK)
 DW_MACRO_GNU_define_indirect - lineno : 4594 macro : USB_EP0R_EA_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4595 macro : USB_EP0R_EA_Msk (0xFUL << USB_EP0R_EA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4596 macro : USB_EP0R_EA USB_EP0R_EA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4598 macro : USB_EP0R_STAT_TX_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 4599 macro : USB_EP0R_STAT_TX_Msk (0x3UL << USB_EP0R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4600 macro : USB_EP0R_STAT_TX USB_EP0R_STAT_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4601 macro : USB_EP0R_STAT_TX_0 (0x1UL << USB_EP0R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4602 macro : USB_EP0R_STAT_TX_1 (0x2UL << USB_EP0R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4604 macro : USB_EP0R_DTOG_TX_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 4605 macro : USB_EP0R_DTOG_TX_Msk (0x1UL << USB_EP0R_DTOG_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4606 macro : USB_EP0R_DTOG_TX USB_EP0R_DTOG_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4607 macro : USB_EP0R_CTR_TX_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 4608 macro : USB_EP0R_CTR_TX_Msk (0x1UL << USB_EP0R_CTR_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4609 macro : USB_EP0R_CTR_TX USB_EP0R_CTR_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4610 macro : USB_EP0R_EP_KIND_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 4611 macro : USB_EP0R_EP_KIND_Msk (0x1UL << USB_EP0R_EP_KIND_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4612 macro : USB_EP0R_EP_KIND USB_EP0R_EP_KIND_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4614 macro : USB_EP0R_EP_TYPE_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 4615 macro : USB_EP0R_EP_TYPE_Msk (0x3UL << USB_EP0R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4616 macro : USB_EP0R_EP_TYPE USB_EP0R_EP_TYPE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4617 macro : USB_EP0R_EP_TYPE_0 (0x1UL << USB_EP0R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4618 macro : USB_EP0R_EP_TYPE_1 (0x2UL << USB_EP0R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4620 macro : USB_EP0R_SETUP_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 4621 macro : USB_EP0R_SETUP_Msk (0x1UL << USB_EP0R_SETUP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4622 macro : USB_EP0R_SETUP USB_EP0R_SETUP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4624 macro : USB_EP0R_STAT_RX_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 4625 macro : USB_EP0R_STAT_RX_Msk (0x3UL << USB_EP0R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4626 macro : USB_EP0R_STAT_RX USB_EP0R_STAT_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4627 macro : USB_EP0R_STAT_RX_0 (0x1UL << USB_EP0R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4628 macro : USB_EP0R_STAT_RX_1 (0x2UL << USB_EP0R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4630 macro : USB_EP0R_DTOG_RX_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 4631 macro : USB_EP0R_DTOG_RX_Msk (0x1UL << USB_EP0R_DTOG_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4632 macro : USB_EP0R_DTOG_RX USB_EP0R_DTOG_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4633 macro : USB_EP0R_CTR_RX_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 4634 macro : USB_EP0R_CTR_RX_Msk (0x1UL << USB_EP0R_CTR_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4635 macro : USB_EP0R_CTR_RX USB_EP0R_CTR_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4638 macro : USB_EP1R_EA_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4639 macro : USB_EP1R_EA_Msk (0xFUL << USB_EP1R_EA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4640 macro : USB_EP1R_EA USB_EP1R_EA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4642 macro : USB_EP1R_STAT_TX_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 4643 macro : USB_EP1R_STAT_TX_Msk (0x3UL << USB_EP1R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4644 macro : USB_EP1R_STAT_TX USB_EP1R_STAT_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4645 macro : USB_EP1R_STAT_TX_0 (0x1UL << USB_EP1R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4646 macro : USB_EP1R_STAT_TX_1 (0x2UL << USB_EP1R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4648 macro : USB_EP1R_DTOG_TX_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 4649 macro : USB_EP1R_DTOG_TX_Msk (0x1UL << USB_EP1R_DTOG_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4650 macro : USB_EP1R_DTOG_TX USB_EP1R_DTOG_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4651 macro : USB_EP1R_CTR_TX_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 4652 macro : USB_EP1R_CTR_TX_Msk (0x1UL << USB_EP1R_CTR_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4653 macro : USB_EP1R_CTR_TX USB_EP1R_CTR_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4654 macro : USB_EP1R_EP_KIND_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 4655 macro : USB_EP1R_EP_KIND_Msk (0x1UL << USB_EP1R_EP_KIND_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4656 macro : USB_EP1R_EP_KIND USB_EP1R_EP_KIND_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4658 macro : USB_EP1R_EP_TYPE_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 4659 macro : USB_EP1R_EP_TYPE_Msk (0x3UL << USB_EP1R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4660 macro : USB_EP1R_EP_TYPE USB_EP1R_EP_TYPE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4661 macro : USB_EP1R_EP_TYPE_0 (0x1UL << USB_EP1R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4662 macro : USB_EP1R_EP_TYPE_1 (0x2UL << USB_EP1R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4664 macro : USB_EP1R_SETUP_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 4665 macro : USB_EP1R_SETUP_Msk (0x1UL << USB_EP1R_SETUP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4666 macro : USB_EP1R_SETUP USB_EP1R_SETUP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4668 macro : USB_EP1R_STAT_RX_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 4669 macro : USB_EP1R_STAT_RX_Msk (0x3UL << USB_EP1R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4670 macro : USB_EP1R_STAT_RX USB_EP1R_STAT_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4671 macro : USB_EP1R_STAT_RX_0 (0x1UL << USB_EP1R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4672 macro : USB_EP1R_STAT_RX_1 (0x2UL << USB_EP1R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4674 macro : USB_EP1R_DTOG_RX_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 4675 macro : USB_EP1R_DTOG_RX_Msk (0x1UL << USB_EP1R_DTOG_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4676 macro : USB_EP1R_DTOG_RX USB_EP1R_DTOG_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4677 macro : USB_EP1R_CTR_RX_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 4678 macro : USB_EP1R_CTR_RX_Msk (0x1UL << USB_EP1R_CTR_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4679 macro : USB_EP1R_CTR_RX USB_EP1R_CTR_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4682 macro : USB_EP2R_EA_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4683 macro : USB_EP2R_EA_Msk (0xFUL << USB_EP2R_EA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4684 macro : USB_EP2R_EA USB_EP2R_EA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4686 macro : USB_EP2R_STAT_TX_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 4687 macro : USB_EP2R_STAT_TX_Msk (0x3UL << USB_EP2R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4688 macro : USB_EP2R_STAT_TX USB_EP2R_STAT_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4689 macro : USB_EP2R_STAT_TX_0 (0x1UL << USB_EP2R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4690 macro : USB_EP2R_STAT_TX_1 (0x2UL << USB_EP2R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4692 macro : USB_EP2R_DTOG_TX_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 4693 macro : USB_EP2R_DTOG_TX_Msk (0x1UL << USB_EP2R_DTOG_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4694 macro : USB_EP2R_DTOG_TX USB_EP2R_DTOG_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4695 macro : USB_EP2R_CTR_TX_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 4696 macro : USB_EP2R_CTR_TX_Msk (0x1UL << USB_EP2R_CTR_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4697 macro : USB_EP2R_CTR_TX USB_EP2R_CTR_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4698 macro : USB_EP2R_EP_KIND_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 4699 macro : USB_EP2R_EP_KIND_Msk (0x1UL << USB_EP2R_EP_KIND_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4700 macro : USB_EP2R_EP_KIND USB_EP2R_EP_KIND_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4702 macro : USB_EP2R_EP_TYPE_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 4703 macro : USB_EP2R_EP_TYPE_Msk (0x3UL << USB_EP2R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4704 macro : USB_EP2R_EP_TYPE USB_EP2R_EP_TYPE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4705 macro : USB_EP2R_EP_TYPE_0 (0x1UL << USB_EP2R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4706 macro : USB_EP2R_EP_TYPE_1 (0x2UL << USB_EP2R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4708 macro : USB_EP2R_SETUP_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 4709 macro : USB_EP2R_SETUP_Msk (0x1UL << USB_EP2R_SETUP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4710 macro : USB_EP2R_SETUP USB_EP2R_SETUP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4712 macro : USB_EP2R_STAT_RX_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 4713 macro : USB_EP2R_STAT_RX_Msk (0x3UL << USB_EP2R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4714 macro : USB_EP2R_STAT_RX USB_EP2R_STAT_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4715 macro : USB_EP2R_STAT_RX_0 (0x1UL << USB_EP2R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4716 macro : USB_EP2R_STAT_RX_1 (0x2UL << USB_EP2R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4718 macro : USB_EP2R_DTOG_RX_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 4719 macro : USB_EP2R_DTOG_RX_Msk (0x1UL << USB_EP2R_DTOG_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4720 macro : USB_EP2R_DTOG_RX USB_EP2R_DTOG_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4721 macro : USB_EP2R_CTR_RX_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 4722 macro : USB_EP2R_CTR_RX_Msk (0x1UL << USB_EP2R_CTR_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4723 macro : USB_EP2R_CTR_RX USB_EP2R_CTR_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4726 macro : USB_EP3R_EA_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4727 macro : USB_EP3R_EA_Msk (0xFUL << USB_EP3R_EA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4728 macro : USB_EP3R_EA USB_EP3R_EA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4730 macro : USB_EP3R_STAT_TX_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 4731 macro : USB_EP3R_STAT_TX_Msk (0x3UL << USB_EP3R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4732 macro : USB_EP3R_STAT_TX USB_EP3R_STAT_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4733 macro : USB_EP3R_STAT_TX_0 (0x1UL << USB_EP3R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4734 macro : USB_EP3R_STAT_TX_1 (0x2UL << USB_EP3R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4736 macro : USB_EP3R_DTOG_TX_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 4737 macro : USB_EP3R_DTOG_TX_Msk (0x1UL << USB_EP3R_DTOG_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4738 macro : USB_EP3R_DTOG_TX USB_EP3R_DTOG_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4739 macro : USB_EP3R_CTR_TX_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 4740 macro : USB_EP3R_CTR_TX_Msk (0x1UL << USB_EP3R_CTR_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4741 macro : USB_EP3R_CTR_TX USB_EP3R_CTR_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4742 macro : USB_EP3R_EP_KIND_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 4743 macro : USB_EP3R_EP_KIND_Msk (0x1UL << USB_EP3R_EP_KIND_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4744 macro : USB_EP3R_EP_KIND USB_EP3R_EP_KIND_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4746 macro : USB_EP3R_EP_TYPE_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 4747 macro : USB_EP3R_EP_TYPE_Msk (0x3UL << USB_EP3R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4748 macro : USB_EP3R_EP_TYPE USB_EP3R_EP_TYPE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4749 macro : USB_EP3R_EP_TYPE_0 (0x1UL << USB_EP3R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4750 macro : USB_EP3R_EP_TYPE_1 (0x2UL << USB_EP3R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4752 macro : USB_EP3R_SETUP_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 4753 macro : USB_EP3R_SETUP_Msk (0x1UL << USB_EP3R_SETUP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4754 macro : USB_EP3R_SETUP USB_EP3R_SETUP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4756 macro : USB_EP3R_STAT_RX_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 4757 macro : USB_EP3R_STAT_RX_Msk (0x3UL << USB_EP3R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4758 macro : USB_EP3R_STAT_RX USB_EP3R_STAT_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4759 macro : USB_EP3R_STAT_RX_0 (0x1UL << USB_EP3R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4760 macro : USB_EP3R_STAT_RX_1 (0x2UL << USB_EP3R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4762 macro : USB_EP3R_DTOG_RX_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 4763 macro : USB_EP3R_DTOG_RX_Msk (0x1UL << USB_EP3R_DTOG_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4764 macro : USB_EP3R_DTOG_RX USB_EP3R_DTOG_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4765 macro : USB_EP3R_CTR_RX_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 4766 macro : USB_EP3R_CTR_RX_Msk (0x1UL << USB_EP3R_CTR_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4767 macro : USB_EP3R_CTR_RX USB_EP3R_CTR_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4770 macro : USB_EP4R_EA_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4771 macro : USB_EP4R_EA_Msk (0xFUL << USB_EP4R_EA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4772 macro : USB_EP4R_EA USB_EP4R_EA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4774 macro : USB_EP4R_STAT_TX_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 4775 macro : USB_EP4R_STAT_TX_Msk (0x3UL << USB_EP4R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4776 macro : USB_EP4R_STAT_TX USB_EP4R_STAT_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4777 macro : USB_EP4R_STAT_TX_0 (0x1UL << USB_EP4R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4778 macro : USB_EP4R_STAT_TX_1 (0x2UL << USB_EP4R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4780 macro : USB_EP4R_DTOG_TX_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 4781 macro : USB_EP4R_DTOG_TX_Msk (0x1UL << USB_EP4R_DTOG_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4782 macro : USB_EP4R_DTOG_TX USB_EP4R_DTOG_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4783 macro : USB_EP4R_CTR_TX_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 4784 macro : USB_EP4R_CTR_TX_Msk (0x1UL << USB_EP4R_CTR_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4785 macro : USB_EP4R_CTR_TX USB_EP4R_CTR_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4786 macro : USB_EP4R_EP_KIND_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 4787 macro : USB_EP4R_EP_KIND_Msk (0x1UL << USB_EP4R_EP_KIND_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4788 macro : USB_EP4R_EP_KIND USB_EP4R_EP_KIND_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4790 macro : USB_EP4R_EP_TYPE_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 4791 macro : USB_EP4R_EP_TYPE_Msk (0x3UL << USB_EP4R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4792 macro : USB_EP4R_EP_TYPE USB_EP4R_EP_TYPE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4793 macro : USB_EP4R_EP_TYPE_0 (0x1UL << USB_EP4R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4794 macro : USB_EP4R_EP_TYPE_1 (0x2UL << USB_EP4R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4796 macro : USB_EP4R_SETUP_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 4797 macro : USB_EP4R_SETUP_Msk (0x1UL << USB_EP4R_SETUP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4798 macro : USB_EP4R_SETUP USB_EP4R_SETUP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4800 macro : USB_EP4R_STAT_RX_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 4801 macro : USB_EP4R_STAT_RX_Msk (0x3UL << USB_EP4R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4802 macro : USB_EP4R_STAT_RX USB_EP4R_STAT_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4803 macro : USB_EP4R_STAT_RX_0 (0x1UL << USB_EP4R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4804 macro : USB_EP4R_STAT_RX_1 (0x2UL << USB_EP4R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4806 macro : USB_EP4R_DTOG_RX_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 4807 macro : USB_EP4R_DTOG_RX_Msk (0x1UL << USB_EP4R_DTOG_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4808 macro : USB_EP4R_DTOG_RX USB_EP4R_DTOG_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4809 macro : USB_EP4R_CTR_RX_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 4810 macro : USB_EP4R_CTR_RX_Msk (0x1UL << USB_EP4R_CTR_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4811 macro : USB_EP4R_CTR_RX USB_EP4R_CTR_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4814 macro : USB_EP5R_EA_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4815 macro : USB_EP5R_EA_Msk (0xFUL << USB_EP5R_EA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4816 macro : USB_EP5R_EA USB_EP5R_EA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4818 macro : USB_EP5R_STAT_TX_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 4819 macro : USB_EP5R_STAT_TX_Msk (0x3UL << USB_EP5R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4820 macro : USB_EP5R_STAT_TX USB_EP5R_STAT_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4821 macro : USB_EP5R_STAT_TX_0 (0x1UL << USB_EP5R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4822 macro : USB_EP5R_STAT_TX_1 (0x2UL << USB_EP5R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4824 macro : USB_EP5R_DTOG_TX_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 4825 macro : USB_EP5R_DTOG_TX_Msk (0x1UL << USB_EP5R_DTOG_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4826 macro : USB_EP5R_DTOG_TX USB_EP5R_DTOG_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4827 macro : USB_EP5R_CTR_TX_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 4828 macro : USB_EP5R_CTR_TX_Msk (0x1UL << USB_EP5R_CTR_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4829 macro : USB_EP5R_CTR_TX USB_EP5R_CTR_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4830 macro : USB_EP5R_EP_KIND_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 4831 macro : USB_EP5R_EP_KIND_Msk (0x1UL << USB_EP5R_EP_KIND_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4832 macro : USB_EP5R_EP_KIND USB_EP5R_EP_KIND_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4834 macro : USB_EP5R_EP_TYPE_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 4835 macro : USB_EP5R_EP_TYPE_Msk (0x3UL << USB_EP5R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4836 macro : USB_EP5R_EP_TYPE USB_EP5R_EP_TYPE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4837 macro : USB_EP5R_EP_TYPE_0 (0x1UL << USB_EP5R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4838 macro : USB_EP5R_EP_TYPE_1 (0x2UL << USB_EP5R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4840 macro : USB_EP5R_SETUP_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 4841 macro : USB_EP5R_SETUP_Msk (0x1UL << USB_EP5R_SETUP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4842 macro : USB_EP5R_SETUP USB_EP5R_SETUP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4844 macro : USB_EP5R_STAT_RX_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 4845 macro : USB_EP5R_STAT_RX_Msk (0x3UL << USB_EP5R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4846 macro : USB_EP5R_STAT_RX USB_EP5R_STAT_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4847 macro : USB_EP5R_STAT_RX_0 (0x1UL << USB_EP5R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4848 macro : USB_EP5R_STAT_RX_1 (0x2UL << USB_EP5R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4850 macro : USB_EP5R_DTOG_RX_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 4851 macro : USB_EP5R_DTOG_RX_Msk (0x1UL << USB_EP5R_DTOG_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4852 macro : USB_EP5R_DTOG_RX USB_EP5R_DTOG_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4853 macro : USB_EP5R_CTR_RX_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 4854 macro : USB_EP5R_CTR_RX_Msk (0x1UL << USB_EP5R_CTR_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4855 macro : USB_EP5R_CTR_RX USB_EP5R_CTR_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4858 macro : USB_EP6R_EA_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4859 macro : USB_EP6R_EA_Msk (0xFUL << USB_EP6R_EA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4860 macro : USB_EP6R_EA USB_EP6R_EA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4862 macro : USB_EP6R_STAT_TX_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 4863 macro : USB_EP6R_STAT_TX_Msk (0x3UL << USB_EP6R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4864 macro : USB_EP6R_STAT_TX USB_EP6R_STAT_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4865 macro : USB_EP6R_STAT_TX_0 (0x1UL << USB_EP6R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4866 macro : USB_EP6R_STAT_TX_1 (0x2UL << USB_EP6R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4868 macro : USB_EP6R_DTOG_TX_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 4869 macro : USB_EP6R_DTOG_TX_Msk (0x1UL << USB_EP6R_DTOG_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4870 macro : USB_EP6R_DTOG_TX USB_EP6R_DTOG_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4871 macro : USB_EP6R_CTR_TX_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 4872 macro : USB_EP6R_CTR_TX_Msk (0x1UL << USB_EP6R_CTR_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4873 macro : USB_EP6R_CTR_TX USB_EP6R_CTR_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4874 macro : USB_EP6R_EP_KIND_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 4875 macro : USB_EP6R_EP_KIND_Msk (0x1UL << USB_EP6R_EP_KIND_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4876 macro : USB_EP6R_EP_KIND USB_EP6R_EP_KIND_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4878 macro : USB_EP6R_EP_TYPE_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 4879 macro : USB_EP6R_EP_TYPE_Msk (0x3UL << USB_EP6R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4880 macro : USB_EP6R_EP_TYPE USB_EP6R_EP_TYPE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4881 macro : USB_EP6R_EP_TYPE_0 (0x1UL << USB_EP6R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4882 macro : USB_EP6R_EP_TYPE_1 (0x2UL << USB_EP6R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4884 macro : USB_EP6R_SETUP_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 4885 macro : USB_EP6R_SETUP_Msk (0x1UL << USB_EP6R_SETUP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4886 macro : USB_EP6R_SETUP USB_EP6R_SETUP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4888 macro : USB_EP6R_STAT_RX_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 4889 macro : USB_EP6R_STAT_RX_Msk (0x3UL << USB_EP6R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4890 macro : USB_EP6R_STAT_RX USB_EP6R_STAT_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4891 macro : USB_EP6R_STAT_RX_0 (0x1UL << USB_EP6R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4892 macro : USB_EP6R_STAT_RX_1 (0x2UL << USB_EP6R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4894 macro : USB_EP6R_DTOG_RX_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 4895 macro : USB_EP6R_DTOG_RX_Msk (0x1UL << USB_EP6R_DTOG_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4896 macro : USB_EP6R_DTOG_RX USB_EP6R_DTOG_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4897 macro : USB_EP6R_CTR_RX_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 4898 macro : USB_EP6R_CTR_RX_Msk (0x1UL << USB_EP6R_CTR_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4899 macro : USB_EP6R_CTR_RX USB_EP6R_CTR_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4902 macro : USB_EP7R_EA_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4903 macro : USB_EP7R_EA_Msk (0xFUL << USB_EP7R_EA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4904 macro : USB_EP7R_EA USB_EP7R_EA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4906 macro : USB_EP7R_STAT_TX_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 4907 macro : USB_EP7R_STAT_TX_Msk (0x3UL << USB_EP7R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4908 macro : USB_EP7R_STAT_TX USB_EP7R_STAT_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4909 macro : USB_EP7R_STAT_TX_0 (0x1UL << USB_EP7R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4910 macro : USB_EP7R_STAT_TX_1 (0x2UL << USB_EP7R_STAT_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4912 macro : USB_EP7R_DTOG_TX_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 4913 macro : USB_EP7R_DTOG_TX_Msk (0x1UL << USB_EP7R_DTOG_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4914 macro : USB_EP7R_DTOG_TX USB_EP7R_DTOG_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4915 macro : USB_EP7R_CTR_TX_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 4916 macro : USB_EP7R_CTR_TX_Msk (0x1UL << USB_EP7R_CTR_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4917 macro : USB_EP7R_CTR_TX USB_EP7R_CTR_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4918 macro : USB_EP7R_EP_KIND_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 4919 macro : USB_EP7R_EP_KIND_Msk (0x1UL << USB_EP7R_EP_KIND_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4920 macro : USB_EP7R_EP_KIND USB_EP7R_EP_KIND_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4922 macro : USB_EP7R_EP_TYPE_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 4923 macro : USB_EP7R_EP_TYPE_Msk (0x3UL << USB_EP7R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4924 macro : USB_EP7R_EP_TYPE USB_EP7R_EP_TYPE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4925 macro : USB_EP7R_EP_TYPE_0 (0x1UL << USB_EP7R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4926 macro : USB_EP7R_EP_TYPE_1 (0x2UL << USB_EP7R_EP_TYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4928 macro : USB_EP7R_SETUP_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 4929 macro : USB_EP7R_SETUP_Msk (0x1UL << USB_EP7R_SETUP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4930 macro : USB_EP7R_SETUP USB_EP7R_SETUP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4932 macro : USB_EP7R_STAT_RX_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 4933 macro : USB_EP7R_STAT_RX_Msk (0x3UL << USB_EP7R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4934 macro : USB_EP7R_STAT_RX USB_EP7R_STAT_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4935 macro : USB_EP7R_STAT_RX_0 (0x1UL << USB_EP7R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4936 macro : USB_EP7R_STAT_RX_1 (0x2UL << USB_EP7R_STAT_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4938 macro : USB_EP7R_DTOG_RX_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 4939 macro : USB_EP7R_DTOG_RX_Msk (0x1UL << USB_EP7R_DTOG_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4940 macro : USB_EP7R_DTOG_RX USB_EP7R_DTOG_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4941 macro : USB_EP7R_CTR_RX_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 4942 macro : USB_EP7R_CTR_RX_Msk (0x1UL << USB_EP7R_CTR_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4943 macro : USB_EP7R_CTR_RX USB_EP7R_CTR_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4947 macro : USB_CNTR_FRES_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4948 macro : USB_CNTR_FRES_Msk (0x1UL << USB_CNTR_FRES_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4949 macro : USB_CNTR_FRES USB_CNTR_FRES_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4950 macro : USB_CNTR_PDWN_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 4951 macro : USB_CNTR_PDWN_Msk (0x1UL << USB_CNTR_PDWN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4952 macro : USB_CNTR_PDWN USB_CNTR_PDWN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4953 macro : USB_CNTR_LP_MODE_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 4954 macro : USB_CNTR_LP_MODE_Msk (0x1UL << USB_CNTR_LP_MODE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4955 macro : USB_CNTR_LP_MODE USB_CNTR_LP_MODE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4956 macro : USB_CNTR_FSUSP_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 4957 macro : USB_CNTR_FSUSP_Msk (0x1UL << USB_CNTR_FSUSP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4958 macro : USB_CNTR_FSUSP USB_CNTR_FSUSP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4959 macro : USB_CNTR_RESUME_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 4960 macro : USB_CNTR_RESUME_Msk (0x1UL << USB_CNTR_RESUME_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4961 macro : USB_CNTR_RESUME USB_CNTR_RESUME_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4962 macro : USB_CNTR_ESOFM_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 4963 macro : USB_CNTR_ESOFM_Msk (0x1UL << USB_CNTR_ESOFM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4964 macro : USB_CNTR_ESOFM USB_CNTR_ESOFM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4965 macro : USB_CNTR_SOFM_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 4966 macro : USB_CNTR_SOFM_Msk (0x1UL << USB_CNTR_SOFM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4967 macro : USB_CNTR_SOFM USB_CNTR_SOFM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4968 macro : USB_CNTR_RESETM_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 4969 macro : USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4970 macro : USB_CNTR_RESETM USB_CNTR_RESETM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4971 macro : USB_CNTR_SUSPM_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 4972 macro : USB_CNTR_SUSPM_Msk (0x1UL << USB_CNTR_SUSPM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4973 macro : USB_CNTR_SUSPM USB_CNTR_SUSPM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4974 macro : USB_CNTR_WKUPM_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 4975 macro : USB_CNTR_WKUPM_Msk (0x1UL << USB_CNTR_WKUPM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4976 macro : USB_CNTR_WKUPM USB_CNTR_WKUPM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4977 macro : USB_CNTR_ERRM_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 4978 macro : USB_CNTR_ERRM_Msk (0x1UL << USB_CNTR_ERRM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4979 macro : USB_CNTR_ERRM USB_CNTR_ERRM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4980 macro : USB_CNTR_PMAOVRM_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 4981 macro : USB_CNTR_PMAOVRM_Msk (0x1UL << USB_CNTR_PMAOVRM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4982 macro : USB_CNTR_PMAOVRM USB_CNTR_PMAOVRM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4983 macro : USB_CNTR_CTRM_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 4984 macro : USB_CNTR_CTRM_Msk (0x1UL << USB_CNTR_CTRM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4985 macro : USB_CNTR_CTRM USB_CNTR_CTRM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4988 macro : USB_ISTR_EP_ID_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 4989 macro : USB_ISTR_EP_ID_Msk (0xFUL << USB_ISTR_EP_ID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4990 macro : USB_ISTR_EP_ID USB_ISTR_EP_ID_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4991 macro : USB_ISTR_DIR_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 4992 macro : USB_ISTR_DIR_Msk (0x1UL << USB_ISTR_DIR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4993 macro : USB_ISTR_DIR USB_ISTR_DIR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4994 macro : USB_ISTR_ESOF_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 4995 macro : USB_ISTR_ESOF_Msk (0x1UL << USB_ISTR_ESOF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4996 macro : USB_ISTR_ESOF USB_ISTR_ESOF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 4997 macro : USB_ISTR_SOF_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 4998 macro : USB_ISTR_SOF_Msk (0x1UL << USB_ISTR_SOF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 4999 macro : USB_ISTR_SOF USB_ISTR_SOF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5000 macro : USB_ISTR_RESET_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 5001 macro : USB_ISTR_RESET_Msk (0x1UL << USB_ISTR_RESET_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5002 macro : USB_ISTR_RESET USB_ISTR_RESET_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5003 macro : USB_ISTR_SUSP_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 5004 macro : USB_ISTR_SUSP_Msk (0x1UL << USB_ISTR_SUSP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5005 macro : USB_ISTR_SUSP USB_ISTR_SUSP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5006 macro : USB_ISTR_WKUP_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 5007 macro : USB_ISTR_WKUP_Msk (0x1UL << USB_ISTR_WKUP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5008 macro : USB_ISTR_WKUP USB_ISTR_WKUP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5009 macro : USB_ISTR_ERR_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 5010 macro : USB_ISTR_ERR_Msk (0x1UL << USB_ISTR_ERR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5011 macro : USB_ISTR_ERR USB_ISTR_ERR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5012 macro : USB_ISTR_PMAOVR_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 5013 macro : USB_ISTR_PMAOVR_Msk (0x1UL << USB_ISTR_PMAOVR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5014 macro : USB_ISTR_PMAOVR USB_ISTR_PMAOVR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5015 macro : USB_ISTR_CTR_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 5016 macro : USB_ISTR_CTR_Msk (0x1UL << USB_ISTR_CTR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5017 macro : USB_ISTR_CTR USB_ISTR_CTR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5020 macro : USB_FNR_FN_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5021 macro : USB_FNR_FN_Msk (0x7FFUL << USB_FNR_FN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5022 macro : USB_FNR_FN USB_FNR_FN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5023 macro : USB_FNR_LSOF_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 5024 macro : USB_FNR_LSOF_Msk (0x3UL << USB_FNR_LSOF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5025 macro : USB_FNR_LSOF USB_FNR_LSOF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5026 macro : USB_FNR_LCK_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 5027 macro : USB_FNR_LCK_Msk (0x1UL << USB_FNR_LCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5028 macro : USB_FNR_LCK USB_FNR_LCK_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5029 macro : USB_FNR_RXDM_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 5030 macro : USB_FNR_RXDM_Msk (0x1UL << USB_FNR_RXDM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5031 macro : USB_FNR_RXDM USB_FNR_RXDM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5032 macro : USB_FNR_RXDP_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 5033 macro : USB_FNR_RXDP_Msk (0x1UL << USB_FNR_RXDP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5034 macro : USB_FNR_RXDP USB_FNR_RXDP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5037 macro : USB_DADDR_ADD_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5038 macro : USB_DADDR_ADD_Msk (0x7FUL << USB_DADDR_ADD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5039 macro : USB_DADDR_ADD USB_DADDR_ADD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5040 macro : USB_DADDR_ADD0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5041 macro : USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5042 macro : USB_DADDR_ADD0 USB_DADDR_ADD0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5043 macro : USB_DADDR_ADD1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5044 macro : USB_DADDR_ADD1_Msk (0x1UL << USB_DADDR_ADD1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5045 macro : USB_DADDR_ADD1 USB_DADDR_ADD1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5046 macro : USB_DADDR_ADD2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 5047 macro : USB_DADDR_ADD2_Msk (0x1UL << USB_DADDR_ADD2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5048 macro : USB_DADDR_ADD2 USB_DADDR_ADD2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5049 macro : USB_DADDR_ADD3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 5050 macro : USB_DADDR_ADD3_Msk (0x1UL << USB_DADDR_ADD3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5051 macro : USB_DADDR_ADD3 USB_DADDR_ADD3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5052 macro : USB_DADDR_ADD4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 5053 macro : USB_DADDR_ADD4_Msk (0x1UL << USB_DADDR_ADD4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5054 macro : USB_DADDR_ADD4 USB_DADDR_ADD4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5055 macro : USB_DADDR_ADD5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 5056 macro : USB_DADDR_ADD5_Msk (0x1UL << USB_DADDR_ADD5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5057 macro : USB_DADDR_ADD5 USB_DADDR_ADD5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5058 macro : USB_DADDR_ADD6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 5059 macro : USB_DADDR_ADD6_Msk (0x1UL << USB_DADDR_ADD6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5060 macro : USB_DADDR_ADD6 USB_DADDR_ADD6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5062 macro : USB_DADDR_EF_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 5063 macro : USB_DADDR_EF_Msk (0x1UL << USB_DADDR_EF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5064 macro : USB_DADDR_EF USB_DADDR_EF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5067 macro : USB_BTABLE_BTABLE_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 5068 macro : USB_BTABLE_BTABLE_Msk (0x1FFFUL << USB_BTABLE_BTABLE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5069 macro : USB_BTABLE_BTABLE USB_BTABLE_BTABLE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5073 macro : USB_ADDR0_TX_ADDR0_TX_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5074 macro : USB_ADDR0_TX_ADDR0_TX_Msk (0x7FFFUL << USB_ADDR0_TX_ADDR0_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5075 macro : USB_ADDR0_TX_ADDR0_TX USB_ADDR0_TX_ADDR0_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5078 macro : USB_ADDR1_TX_ADDR1_TX_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5079 macro : USB_ADDR1_TX_ADDR1_TX_Msk (0x7FFFUL << USB_ADDR1_TX_ADDR1_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5080 macro : USB_ADDR1_TX_ADDR1_TX USB_ADDR1_TX_ADDR1_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5083 macro : USB_ADDR2_TX_ADDR2_TX_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5084 macro : USB_ADDR2_TX_ADDR2_TX_Msk (0x7FFFUL << USB_ADDR2_TX_ADDR2_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5085 macro : USB_ADDR2_TX_ADDR2_TX USB_ADDR2_TX_ADDR2_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5088 macro : USB_ADDR3_TX_ADDR3_TX_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5089 macro : USB_ADDR3_TX_ADDR3_TX_Msk (0x7FFFUL << USB_ADDR3_TX_ADDR3_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5090 macro : USB_ADDR3_TX_ADDR3_TX USB_ADDR3_TX_ADDR3_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5093 macro : USB_ADDR4_TX_ADDR4_TX_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5094 macro : USB_ADDR4_TX_ADDR4_TX_Msk (0x7FFFUL << USB_ADDR4_TX_ADDR4_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5095 macro : USB_ADDR4_TX_ADDR4_TX USB_ADDR4_TX_ADDR4_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5098 macro : USB_ADDR5_TX_ADDR5_TX_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5099 macro : USB_ADDR5_TX_ADDR5_TX_Msk (0x7FFFUL << USB_ADDR5_TX_ADDR5_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5100 macro : USB_ADDR5_TX_ADDR5_TX USB_ADDR5_TX_ADDR5_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5103 macro : USB_ADDR6_TX_ADDR6_TX_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5104 macro : USB_ADDR6_TX_ADDR6_TX_Msk (0x7FFFUL << USB_ADDR6_TX_ADDR6_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5105 macro : USB_ADDR6_TX_ADDR6_TX USB_ADDR6_TX_ADDR6_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5108 macro : USB_ADDR7_TX_ADDR7_TX_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5109 macro : USB_ADDR7_TX_ADDR7_TX_Msk (0x7FFFUL << USB_ADDR7_TX_ADDR7_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5110 macro : USB_ADDR7_TX_ADDR7_TX USB_ADDR7_TX_ADDR7_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5115 macro : USB_COUNT0_TX_COUNT0_TX_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5116 macro : USB_COUNT0_TX_COUNT0_TX_Msk (0x3FFUL << USB_COUNT0_TX_COUNT0_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5117 macro : USB_COUNT0_TX_COUNT0_TX USB_COUNT0_TX_COUNT0_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5120 macro : USB_COUNT1_TX_COUNT1_TX_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5121 macro : USB_COUNT1_TX_COUNT1_TX_Msk (0x3FFUL << USB_COUNT1_TX_COUNT1_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5122 macro : USB_COUNT1_TX_COUNT1_TX USB_COUNT1_TX_COUNT1_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5125 macro : USB_COUNT2_TX_COUNT2_TX_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5126 macro : USB_COUNT2_TX_COUNT2_TX_Msk (0x3FFUL << USB_COUNT2_TX_COUNT2_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5127 macro : USB_COUNT2_TX_COUNT2_TX USB_COUNT2_TX_COUNT2_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5130 macro : USB_COUNT3_TX_COUNT3_TX_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5131 macro : USB_COUNT3_TX_COUNT3_TX_Msk (0x3FFUL << USB_COUNT3_TX_COUNT3_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5132 macro : USB_COUNT3_TX_COUNT3_TX USB_COUNT3_TX_COUNT3_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5135 macro : USB_COUNT4_TX_COUNT4_TX_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5136 macro : USB_COUNT4_TX_COUNT4_TX_Msk (0x3FFUL << USB_COUNT4_TX_COUNT4_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5137 macro : USB_COUNT4_TX_COUNT4_TX USB_COUNT4_TX_COUNT4_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5140 macro : USB_COUNT5_TX_COUNT5_TX_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5141 macro : USB_COUNT5_TX_COUNT5_TX_Msk (0x3FFUL << USB_COUNT5_TX_COUNT5_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5142 macro : USB_COUNT5_TX_COUNT5_TX USB_COUNT5_TX_COUNT5_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5145 macro : USB_COUNT6_TX_COUNT6_TX_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5146 macro : USB_COUNT6_TX_COUNT6_TX_Msk (0x3FFUL << USB_COUNT6_TX_COUNT6_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5147 macro : USB_COUNT6_TX_COUNT6_TX USB_COUNT6_TX_COUNT6_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5150 macro : USB_COUNT7_TX_COUNT7_TX_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5151 macro : USB_COUNT7_TX_COUNT7_TX_Msk (0x3FFUL << USB_COUNT7_TX_COUNT7_TX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5152 macro : USB_COUNT7_TX_COUNT7_TX USB_COUNT7_TX_COUNT7_TX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5157 macro : USB_COUNT0_TX_0_COUNT0_TX_0 0x000003FFU
 DW_MACRO_GNU_define_indirect - lineno : 5160 macro : USB_COUNT0_TX_1_COUNT0_TX_1 0x03FF0000U
 DW_MACRO_GNU_define_indirect - lineno : 5163 macro : USB_COUNT1_TX_0_COUNT1_TX_0 0x000003FFU
 DW_MACRO_GNU_define_indirect - lineno : 5166 macro : USB_COUNT1_TX_1_COUNT1_TX_1 0x03FF0000U
 DW_MACRO_GNU_define_indirect - lineno : 5169 macro : USB_COUNT2_TX_0_COUNT2_TX_0 0x000003FFU
 DW_MACRO_GNU_define_indirect - lineno : 5172 macro : USB_COUNT2_TX_1_COUNT2_TX_1 0x03FF0000U
 DW_MACRO_GNU_define_indirect - lineno : 5175 macro : USB_COUNT3_TX_0_COUNT3_TX_0 0x000003FFU
 DW_MACRO_GNU_define_indirect - lineno : 5178 macro : USB_COUNT3_TX_1_COUNT3_TX_1 0x03FF0000U
 DW_MACRO_GNU_define_indirect - lineno : 5181 macro : USB_COUNT4_TX_0_COUNT4_TX_0 0x000003FFU
 DW_MACRO_GNU_define_indirect - lineno : 5184 macro : USB_COUNT4_TX_1_COUNT4_TX_1 0x03FF0000U
 DW_MACRO_GNU_define_indirect - lineno : 5187 macro : USB_COUNT5_TX_0_COUNT5_TX_0 0x000003FFU
 DW_MACRO_GNU_define_indirect - lineno : 5190 macro : USB_COUNT5_TX_1_COUNT5_TX_1 0x03FF0000U
 DW_MACRO_GNU_define_indirect - lineno : 5193 macro : USB_COUNT6_TX_0_COUNT6_TX_0 0x000003FFU
 DW_MACRO_GNU_define_indirect - lineno : 5196 macro : USB_COUNT6_TX_1_COUNT6_TX_1 0x03FF0000U
 DW_MACRO_GNU_define_indirect - lineno : 5199 macro : USB_COUNT7_TX_0_COUNT7_TX_0 0x000003FFU
 DW_MACRO_GNU_define_indirect - lineno : 5202 macro : USB_COUNT7_TX_1_COUNT7_TX_1 0x03FF0000U
 DW_MACRO_GNU_define_indirect - lineno : 5207 macro : USB_ADDR0_RX_ADDR0_RX_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5208 macro : USB_ADDR0_RX_ADDR0_RX_Msk (0x7FFFUL << USB_ADDR0_RX_ADDR0_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5209 macro : USB_ADDR0_RX_ADDR0_RX USB_ADDR0_RX_ADDR0_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5212 macro : USB_ADDR1_RX_ADDR1_RX_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5213 macro : USB_ADDR1_RX_ADDR1_RX_Msk (0x7FFFUL << USB_ADDR1_RX_ADDR1_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5214 macro : USB_ADDR1_RX_ADDR1_RX USB_ADDR1_RX_ADDR1_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5217 macro : USB_ADDR2_RX_ADDR2_RX_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5218 macro : USB_ADDR2_RX_ADDR2_RX_Msk (0x7FFFUL << USB_ADDR2_RX_ADDR2_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5219 macro : USB_ADDR2_RX_ADDR2_RX USB_ADDR2_RX_ADDR2_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5222 macro : USB_ADDR3_RX_ADDR3_RX_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5223 macro : USB_ADDR3_RX_ADDR3_RX_Msk (0x7FFFUL << USB_ADDR3_RX_ADDR3_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5224 macro : USB_ADDR3_RX_ADDR3_RX USB_ADDR3_RX_ADDR3_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5227 macro : USB_ADDR4_RX_ADDR4_RX_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5228 macro : USB_ADDR4_RX_ADDR4_RX_Msk (0x7FFFUL << USB_ADDR4_RX_ADDR4_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5229 macro : USB_ADDR4_RX_ADDR4_RX USB_ADDR4_RX_ADDR4_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5232 macro : USB_ADDR5_RX_ADDR5_RX_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5233 macro : USB_ADDR5_RX_ADDR5_RX_Msk (0x7FFFUL << USB_ADDR5_RX_ADDR5_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5234 macro : USB_ADDR5_RX_ADDR5_RX USB_ADDR5_RX_ADDR5_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5237 macro : USB_ADDR6_RX_ADDR6_RX_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5238 macro : USB_ADDR6_RX_ADDR6_RX_Msk (0x7FFFUL << USB_ADDR6_RX_ADDR6_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5239 macro : USB_ADDR6_RX_ADDR6_RX USB_ADDR6_RX_ADDR6_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5242 macro : USB_ADDR7_RX_ADDR7_RX_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5243 macro : USB_ADDR7_RX_ADDR7_RX_Msk (0x7FFFUL << USB_ADDR7_RX_ADDR7_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5244 macro : USB_ADDR7_RX_ADDR7_RX USB_ADDR7_RX_ADDR7_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5249 macro : USB_COUNT0_RX_COUNT0_RX_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5250 macro : USB_COUNT0_RX_COUNT0_RX_Msk (0x3FFUL << USB_COUNT0_RX_COUNT0_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5251 macro : USB_COUNT0_RX_COUNT0_RX USB_COUNT0_RX_COUNT0_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5253 macro : USB_COUNT0_RX_NUM_BLOCK_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 5254 macro : USB_COUNT0_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT0_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5255 macro : USB_COUNT0_RX_NUM_BLOCK USB_COUNT0_RX_NUM_BLOCK_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5256 macro : USB_COUNT0_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT0_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5257 macro : USB_COUNT0_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT0_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5258 macro : USB_COUNT0_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT0_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5259 macro : USB_COUNT0_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT0_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5260 macro : USB_COUNT0_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT0_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5262 macro : USB_COUNT0_RX_BLSIZE_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 5263 macro : USB_COUNT0_RX_BLSIZE_Msk (0x1UL << USB_COUNT0_RX_BLSIZE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5264 macro : USB_COUNT0_RX_BLSIZE USB_COUNT0_RX_BLSIZE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5267 macro : USB_COUNT1_RX_COUNT1_RX_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5268 macro : USB_COUNT1_RX_COUNT1_RX_Msk (0x3FFUL << USB_COUNT1_RX_COUNT1_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5269 macro : USB_COUNT1_RX_COUNT1_RX USB_COUNT1_RX_COUNT1_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5271 macro : USB_COUNT1_RX_NUM_BLOCK_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 5272 macro : USB_COUNT1_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT1_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5273 macro : USB_COUNT1_RX_NUM_BLOCK USB_COUNT1_RX_NUM_BLOCK_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5274 macro : USB_COUNT1_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT1_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5275 macro : USB_COUNT1_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT1_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5276 macro : USB_COUNT1_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT1_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5277 macro : USB_COUNT1_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT1_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5278 macro : USB_COUNT1_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT1_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5280 macro : USB_COUNT1_RX_BLSIZE_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 5281 macro : USB_COUNT1_RX_BLSIZE_Msk (0x1UL << USB_COUNT1_RX_BLSIZE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5282 macro : USB_COUNT1_RX_BLSIZE USB_COUNT1_RX_BLSIZE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5285 macro : USB_COUNT2_RX_COUNT2_RX_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5286 macro : USB_COUNT2_RX_COUNT2_RX_Msk (0x3FFUL << USB_COUNT2_RX_COUNT2_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5287 macro : USB_COUNT2_RX_COUNT2_RX USB_COUNT2_RX_COUNT2_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5289 macro : USB_COUNT2_RX_NUM_BLOCK_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 5290 macro : USB_COUNT2_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT2_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5291 macro : USB_COUNT2_RX_NUM_BLOCK USB_COUNT2_RX_NUM_BLOCK_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5292 macro : USB_COUNT2_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT2_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5293 macro : USB_COUNT2_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT2_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5294 macro : USB_COUNT2_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT2_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5295 macro : USB_COUNT2_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT2_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5296 macro : USB_COUNT2_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT2_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5298 macro : USB_COUNT2_RX_BLSIZE_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 5299 macro : USB_COUNT2_RX_BLSIZE_Msk (0x1UL << USB_COUNT2_RX_BLSIZE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5300 macro : USB_COUNT2_RX_BLSIZE USB_COUNT2_RX_BLSIZE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5303 macro : USB_COUNT3_RX_COUNT3_RX_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5304 macro : USB_COUNT3_RX_COUNT3_RX_Msk (0x3FFUL << USB_COUNT3_RX_COUNT3_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5305 macro : USB_COUNT3_RX_COUNT3_RX USB_COUNT3_RX_COUNT3_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5307 macro : USB_COUNT3_RX_NUM_BLOCK_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 5308 macro : USB_COUNT3_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT3_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5309 macro : USB_COUNT3_RX_NUM_BLOCK USB_COUNT3_RX_NUM_BLOCK_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5310 macro : USB_COUNT3_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT3_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5311 macro : USB_COUNT3_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT3_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5312 macro : USB_COUNT3_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT3_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5313 macro : USB_COUNT3_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT3_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5314 macro : USB_COUNT3_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT3_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5316 macro : USB_COUNT3_RX_BLSIZE_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 5317 macro : USB_COUNT3_RX_BLSIZE_Msk (0x1UL << USB_COUNT3_RX_BLSIZE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5318 macro : USB_COUNT3_RX_BLSIZE USB_COUNT3_RX_BLSIZE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5321 macro : USB_COUNT4_RX_COUNT4_RX_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5322 macro : USB_COUNT4_RX_COUNT4_RX_Msk (0x3FFUL << USB_COUNT4_RX_COUNT4_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5323 macro : USB_COUNT4_RX_COUNT4_RX USB_COUNT4_RX_COUNT4_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5325 macro : USB_COUNT4_RX_NUM_BLOCK_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 5326 macro : USB_COUNT4_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT4_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5327 macro : USB_COUNT4_RX_NUM_BLOCK USB_COUNT4_RX_NUM_BLOCK_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5328 macro : USB_COUNT4_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT4_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5329 macro : USB_COUNT4_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT4_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5330 macro : USB_COUNT4_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT4_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5331 macro : USB_COUNT4_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT4_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5332 macro : USB_COUNT4_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT4_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5334 macro : USB_COUNT4_RX_BLSIZE_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 5335 macro : USB_COUNT4_RX_BLSIZE_Msk (0x1UL << USB_COUNT4_RX_BLSIZE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5336 macro : USB_COUNT4_RX_BLSIZE USB_COUNT4_RX_BLSIZE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5339 macro : USB_COUNT5_RX_COUNT5_RX_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5340 macro : USB_COUNT5_RX_COUNT5_RX_Msk (0x3FFUL << USB_COUNT5_RX_COUNT5_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5341 macro : USB_COUNT5_RX_COUNT5_RX USB_COUNT5_RX_COUNT5_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5343 macro : USB_COUNT5_RX_NUM_BLOCK_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 5344 macro : USB_COUNT5_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT5_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5345 macro : USB_COUNT5_RX_NUM_BLOCK USB_COUNT5_RX_NUM_BLOCK_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5346 macro : USB_COUNT5_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT5_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5347 macro : USB_COUNT5_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT5_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5348 macro : USB_COUNT5_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT5_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5349 macro : USB_COUNT5_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT5_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5350 macro : USB_COUNT5_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT5_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5352 macro : USB_COUNT5_RX_BLSIZE_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 5353 macro : USB_COUNT5_RX_BLSIZE_Msk (0x1UL << USB_COUNT5_RX_BLSIZE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5354 macro : USB_COUNT5_RX_BLSIZE USB_COUNT5_RX_BLSIZE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5357 macro : USB_COUNT6_RX_COUNT6_RX_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5358 macro : USB_COUNT6_RX_COUNT6_RX_Msk (0x3FFUL << USB_COUNT6_RX_COUNT6_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5359 macro : USB_COUNT6_RX_COUNT6_RX USB_COUNT6_RX_COUNT6_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5361 macro : USB_COUNT6_RX_NUM_BLOCK_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 5362 macro : USB_COUNT6_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT6_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5363 macro : USB_COUNT6_RX_NUM_BLOCK USB_COUNT6_RX_NUM_BLOCK_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5364 macro : USB_COUNT6_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT6_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5365 macro : USB_COUNT6_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT6_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5366 macro : USB_COUNT6_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT6_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5367 macro : USB_COUNT6_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT6_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5368 macro : USB_COUNT6_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT6_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5370 macro : USB_COUNT6_RX_BLSIZE_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 5371 macro : USB_COUNT6_RX_BLSIZE_Msk (0x1UL << USB_COUNT6_RX_BLSIZE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5372 macro : USB_COUNT6_RX_BLSIZE USB_COUNT6_RX_BLSIZE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5375 macro : USB_COUNT7_RX_COUNT7_RX_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5376 macro : USB_COUNT7_RX_COUNT7_RX_Msk (0x3FFUL << USB_COUNT7_RX_COUNT7_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5377 macro : USB_COUNT7_RX_COUNT7_RX USB_COUNT7_RX_COUNT7_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5379 macro : USB_COUNT7_RX_NUM_BLOCK_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 5380 macro : USB_COUNT7_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT7_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5381 macro : USB_COUNT7_RX_NUM_BLOCK USB_COUNT7_RX_NUM_BLOCK_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5382 macro : USB_COUNT7_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT7_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5383 macro : USB_COUNT7_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT7_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5384 macro : USB_COUNT7_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT7_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5385 macro : USB_COUNT7_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT7_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5386 macro : USB_COUNT7_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT7_RX_NUM_BLOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5388 macro : USB_COUNT7_RX_BLSIZE_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 5389 macro : USB_COUNT7_RX_BLSIZE_Msk (0x1UL << USB_COUNT7_RX_BLSIZE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5390 macro : USB_COUNT7_RX_BLSIZE USB_COUNT7_RX_BLSIZE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5395 macro : USB_COUNT0_RX_0_COUNT0_RX_0 0x000003FFU
 DW_MACRO_GNU_define_indirect - lineno : 5397 macro : USB_COUNT0_RX_0_NUM_BLOCK_0 0x00007C00U
 DW_MACRO_GNU_define_indirect - lineno : 5398 macro : USB_COUNT0_RX_0_NUM_BLOCK_0_0 0x00000400U
 DW_MACRO_GNU_define_indirect - lineno : 5399 macro : USB_COUNT0_RX_0_NUM_BLOCK_0_1 0x00000800U
 DW_MACRO_GNU_define_indirect - lineno : 5400 macro : USB_COUNT0_RX_0_NUM_BLOCK_0_2 0x00001000U
 DW_MACRO_GNU_define_indirect - lineno : 5401 macro : USB_COUNT0_RX_0_NUM_BLOCK_0_3 0x00002000U
 DW_MACRO_GNU_define_indirect - lineno : 5402 macro : USB_COUNT0_RX_0_NUM_BLOCK_0_4 0x00004000U
 DW_MACRO_GNU_define_indirect - lineno : 5404 macro : USB_COUNT0_RX_0_BLSIZE_0 0x00008000U
 DW_MACRO_GNU_define_indirect - lineno : 5407 macro : USB_COUNT0_RX_1_COUNT0_RX_1 0x03FF0000U
 DW_MACRO_GNU_define_indirect - lineno : 5409 macro : USB_COUNT0_RX_1_NUM_BLOCK_1 0x7C000000U
 DW_MACRO_GNU_define_indirect - lineno : 5410 macro : USB_COUNT0_RX_1_NUM_BLOCK_1_0 0x04000000U
 DW_MACRO_GNU_define_indirect - lineno : 5411 macro : USB_COUNT0_RX_1_NUM_BLOCK_1_1 0x08000000U
 DW_MACRO_GNU_define_indirect - lineno : 5412 macro : USB_COUNT0_RX_1_NUM_BLOCK_1_2 0x10000000U
 DW_MACRO_GNU_define_indirect - lineno : 5413 macro : USB_COUNT0_RX_1_NUM_BLOCK_1_3 0x20000000U
 DW_MACRO_GNU_define_indirect - lineno : 5414 macro : USB_COUNT0_RX_1_NUM_BLOCK_1_4 0x40000000U
 DW_MACRO_GNU_define_indirect - lineno : 5416 macro : USB_COUNT0_RX_1_BLSIZE_1 0x80000000U
 DW_MACRO_GNU_define_indirect - lineno : 5419 macro : USB_COUNT1_RX_0_COUNT1_RX_0 0x000003FFU
 DW_MACRO_GNU_define_indirect - lineno : 5421 macro : USB_COUNT1_RX_0_NUM_BLOCK_0 0x00007C00U
 DW_MACRO_GNU_define_indirect - lineno : 5422 macro : USB_COUNT1_RX_0_NUM_BLOCK_0_0 0x00000400U
 DW_MACRO_GNU_define_indirect - lineno : 5423 macro : USB_COUNT1_RX_0_NUM_BLOCK_0_1 0x00000800U
 DW_MACRO_GNU_define_indirect - lineno : 5424 macro : USB_COUNT1_RX_0_NUM_BLOCK_0_2 0x00001000U
 DW_MACRO_GNU_define_indirect - lineno : 5425 macro : USB_COUNT1_RX_0_NUM_BLOCK_0_3 0x00002000U
 DW_MACRO_GNU_define_indirect - lineno : 5426 macro : USB_COUNT1_RX_0_NUM_BLOCK_0_4 0x00004000U
 DW_MACRO_GNU_define_indirect - lineno : 5428 macro : USB_COUNT1_RX_0_BLSIZE_0 0x00008000U
 DW_MACRO_GNU_define_indirect - lineno : 5431 macro : USB_COUNT1_RX_1_COUNT1_RX_1 0x03FF0000U
 DW_MACRO_GNU_define_indirect - lineno : 5433 macro : USB_COUNT1_RX_1_NUM_BLOCK_1 0x7C000000U
 DW_MACRO_GNU_define_indirect - lineno : 5434 macro : USB_COUNT1_RX_1_NUM_BLOCK_1_0 0x04000000U
 DW_MACRO_GNU_define_indirect - lineno : 5435 macro : USB_COUNT1_RX_1_NUM_BLOCK_1_1 0x08000000U
 DW_MACRO_GNU_define_indirect - lineno : 5436 macro : USB_COUNT1_RX_1_NUM_BLOCK_1_2 0x10000000U
 DW_MACRO_GNU_define_indirect - lineno : 5437 macro : USB_COUNT1_RX_1_NUM_BLOCK_1_3 0x20000000U
 DW_MACRO_GNU_define_indirect - lineno : 5438 macro : USB_COUNT1_RX_1_NUM_BLOCK_1_4 0x40000000U
 DW_MACRO_GNU_define_indirect - lineno : 5440 macro : USB_COUNT1_RX_1_BLSIZE_1 0x80000000U
 DW_MACRO_GNU_define_indirect - lineno : 5443 macro : USB_COUNT2_RX_0_COUNT2_RX_0 0x000003FFU
 DW_MACRO_GNU_define_indirect - lineno : 5445 macro : USB_COUNT2_RX_0_NUM_BLOCK_0 0x00007C00U
 DW_MACRO_GNU_define_indirect - lineno : 5446 macro : USB_COUNT2_RX_0_NUM_BLOCK_0_0 0x00000400U
 DW_MACRO_GNU_define_indirect - lineno : 5447 macro : USB_COUNT2_RX_0_NUM_BLOCK_0_1 0x00000800U
 DW_MACRO_GNU_define_indirect - lineno : 5448 macro : USB_COUNT2_RX_0_NUM_BLOCK_0_2 0x00001000U
 DW_MACRO_GNU_define_indirect - lineno : 5449 macro : USB_COUNT2_RX_0_NUM_BLOCK_0_3 0x00002000U
 DW_MACRO_GNU_define_indirect - lineno : 5450 macro : USB_COUNT2_RX_0_NUM_BLOCK_0_4 0x00004000U
 DW_MACRO_GNU_define_indirect - lineno : 5452 macro : USB_COUNT2_RX_0_BLSIZE_0 0x00008000U
 DW_MACRO_GNU_define_indirect - lineno : 5455 macro : USB_COUNT2_RX_1_COUNT2_RX_1 0x03FF0000U
 DW_MACRO_GNU_define_indirect - lineno : 5457 macro : USB_COUNT2_RX_1_NUM_BLOCK_1 0x7C000000U
 DW_MACRO_GNU_define_indirect - lineno : 5458 macro : USB_COUNT2_RX_1_NUM_BLOCK_1_0 0x04000000U
 DW_MACRO_GNU_define_indirect - lineno : 5459 macro : USB_COUNT2_RX_1_NUM_BLOCK_1_1 0x08000000U
 DW_MACRO_GNU_define_indirect - lineno : 5460 macro : USB_COUNT2_RX_1_NUM_BLOCK_1_2 0x10000000U
 DW_MACRO_GNU_define_indirect - lineno : 5461 macro : USB_COUNT2_RX_1_NUM_BLOCK_1_3 0x20000000U
 DW_MACRO_GNU_define_indirect - lineno : 5462 macro : USB_COUNT2_RX_1_NUM_BLOCK_1_4 0x40000000U
 DW_MACRO_GNU_define_indirect - lineno : 5464 macro : USB_COUNT2_RX_1_BLSIZE_1 0x80000000U
 DW_MACRO_GNU_define_indirect - lineno : 5467 macro : USB_COUNT3_RX_0_COUNT3_RX_0 0x000003FFU
 DW_MACRO_GNU_define_indirect - lineno : 5469 macro : USB_COUNT3_RX_0_NUM_BLOCK_0 0x00007C00U
 DW_MACRO_GNU_define_indirect - lineno : 5470 macro : USB_COUNT3_RX_0_NUM_BLOCK_0_0 0x00000400U
 DW_MACRO_GNU_define_indirect - lineno : 5471 macro : USB_COUNT3_RX_0_NUM_BLOCK_0_1 0x00000800U
 DW_MACRO_GNU_define_indirect - lineno : 5472 macro : USB_COUNT3_RX_0_NUM_BLOCK_0_2 0x00001000U
 DW_MACRO_GNU_define_indirect - lineno : 5473 macro : USB_COUNT3_RX_0_NUM_BLOCK_0_3 0x00002000U
 DW_MACRO_GNU_define_indirect - lineno : 5474 macro : USB_COUNT3_RX_0_NUM_BLOCK_0_4 0x00004000U
 DW_MACRO_GNU_define_indirect - lineno : 5476 macro : USB_COUNT3_RX_0_BLSIZE_0 0x00008000U
 DW_MACRO_GNU_define_indirect - lineno : 5479 macro : USB_COUNT3_RX_1_COUNT3_RX_1 0x03FF0000U
 DW_MACRO_GNU_define_indirect - lineno : 5481 macro : USB_COUNT3_RX_1_NUM_BLOCK_1 0x7C000000U
 DW_MACRO_GNU_define_indirect - lineno : 5482 macro : USB_COUNT3_RX_1_NUM_BLOCK_1_0 0x04000000U
 DW_MACRO_GNU_define_indirect - lineno : 5483 macro : USB_COUNT3_RX_1_NUM_BLOCK_1_1 0x08000000U
 DW_MACRO_GNU_define_indirect - lineno : 5484 macro : USB_COUNT3_RX_1_NUM_BLOCK_1_2 0x10000000U
 DW_MACRO_GNU_define_indirect - lineno : 5485 macro : USB_COUNT3_RX_1_NUM_BLOCK_1_3 0x20000000U
 DW_MACRO_GNU_define_indirect - lineno : 5486 macro : USB_COUNT3_RX_1_NUM_BLOCK_1_4 0x40000000U
 DW_MACRO_GNU_define_indirect - lineno : 5488 macro : USB_COUNT3_RX_1_BLSIZE_1 0x80000000U
 DW_MACRO_GNU_define_indirect - lineno : 5491 macro : USB_COUNT4_RX_0_COUNT4_RX_0 0x000003FFU
 DW_MACRO_GNU_define_indirect - lineno : 5493 macro : USB_COUNT4_RX_0_NUM_BLOCK_0 0x00007C00U
 DW_MACRO_GNU_define_indirect - lineno : 5494 macro : USB_COUNT4_RX_0_NUM_BLOCK_0_0 0x00000400U
 DW_MACRO_GNU_define_indirect - lineno : 5495 macro : USB_COUNT4_RX_0_NUM_BLOCK_0_1 0x00000800U
 DW_MACRO_GNU_define_indirect - lineno : 5496 macro : USB_COUNT4_RX_0_NUM_BLOCK_0_2 0x00001000U
 DW_MACRO_GNU_define_indirect - lineno : 5497 macro : USB_COUNT4_RX_0_NUM_BLOCK_0_3 0x00002000U
 DW_MACRO_GNU_define_indirect - lineno : 5498 macro : USB_COUNT4_RX_0_NUM_BLOCK_0_4 0x00004000U
 DW_MACRO_GNU_define_indirect - lineno : 5500 macro : USB_COUNT4_RX_0_BLSIZE_0 0x00008000U
 DW_MACRO_GNU_define_indirect - lineno : 5503 macro : USB_COUNT4_RX_1_COUNT4_RX_1 0x03FF0000U
 DW_MACRO_GNU_define_indirect - lineno : 5505 macro : USB_COUNT4_RX_1_NUM_BLOCK_1 0x7C000000U
 DW_MACRO_GNU_define_indirect - lineno : 5506 macro : USB_COUNT4_RX_1_NUM_BLOCK_1_0 0x04000000U
 DW_MACRO_GNU_define_indirect - lineno : 5507 macro : USB_COUNT4_RX_1_NUM_BLOCK_1_1 0x08000000U
 DW_MACRO_GNU_define_indirect - lineno : 5508 macro : USB_COUNT4_RX_1_NUM_BLOCK_1_2 0x10000000U
 DW_MACRO_GNU_define_indirect - lineno : 5509 macro : USB_COUNT4_RX_1_NUM_BLOCK_1_3 0x20000000U
 DW_MACRO_GNU_define_indirect - lineno : 5510 macro : USB_COUNT4_RX_1_NUM_BLOCK_1_4 0x40000000U
 DW_MACRO_GNU_define_indirect - lineno : 5512 macro : USB_COUNT4_RX_1_BLSIZE_1 0x80000000U
 DW_MACRO_GNU_define_indirect - lineno : 5515 macro : USB_COUNT5_RX_0_COUNT5_RX_0 0x000003FFU
 DW_MACRO_GNU_define_indirect - lineno : 5517 macro : USB_COUNT5_RX_0_NUM_BLOCK_0 0x00007C00U
 DW_MACRO_GNU_define_indirect - lineno : 5518 macro : USB_COUNT5_RX_0_NUM_BLOCK_0_0 0x00000400U
 DW_MACRO_GNU_define_indirect - lineno : 5519 macro : USB_COUNT5_RX_0_NUM_BLOCK_0_1 0x00000800U
 DW_MACRO_GNU_define_indirect - lineno : 5520 macro : USB_COUNT5_RX_0_NUM_BLOCK_0_2 0x00001000U
 DW_MACRO_GNU_define_indirect - lineno : 5521 macro : USB_COUNT5_RX_0_NUM_BLOCK_0_3 0x00002000U
 DW_MACRO_GNU_define_indirect - lineno : 5522 macro : USB_COUNT5_RX_0_NUM_BLOCK_0_4 0x00004000U
 DW_MACRO_GNU_define_indirect - lineno : 5524 macro : USB_COUNT5_RX_0_BLSIZE_0 0x00008000U
 DW_MACRO_GNU_define_indirect - lineno : 5527 macro : USB_COUNT5_RX_1_COUNT5_RX_1 0x03FF0000U
 DW_MACRO_GNU_define_indirect - lineno : 5529 macro : USB_COUNT5_RX_1_NUM_BLOCK_1 0x7C000000U
 DW_MACRO_GNU_define_indirect - lineno : 5530 macro : USB_COUNT5_RX_1_NUM_BLOCK_1_0 0x04000000U
 DW_MACRO_GNU_define_indirect - lineno : 5531 macro : USB_COUNT5_RX_1_NUM_BLOCK_1_1 0x08000000U
 DW_MACRO_GNU_define_indirect - lineno : 5532 macro : USB_COUNT5_RX_1_NUM_BLOCK_1_2 0x10000000U
 DW_MACRO_GNU_define_indirect - lineno : 5533 macro : USB_COUNT5_RX_1_NUM_BLOCK_1_3 0x20000000U
 DW_MACRO_GNU_define_indirect - lineno : 5534 macro : USB_COUNT5_RX_1_NUM_BLOCK_1_4 0x40000000U
 DW_MACRO_GNU_define_indirect - lineno : 5536 macro : USB_COUNT5_RX_1_BLSIZE_1 0x80000000U
 DW_MACRO_GNU_define_indirect - lineno : 5539 macro : USB_COUNT6_RX_0_COUNT6_RX_0 0x000003FFU
 DW_MACRO_GNU_define_indirect - lineno : 5541 macro : USB_COUNT6_RX_0_NUM_BLOCK_0 0x00007C00U
 DW_MACRO_GNU_define_indirect - lineno : 5542 macro : USB_COUNT6_RX_0_NUM_BLOCK_0_0 0x00000400U
 DW_MACRO_GNU_define_indirect - lineno : 5543 macro : USB_COUNT6_RX_0_NUM_BLOCK_0_1 0x00000800U
 DW_MACRO_GNU_define_indirect - lineno : 5544 macro : USB_COUNT6_RX_0_NUM_BLOCK_0_2 0x00001000U
 DW_MACRO_GNU_define_indirect - lineno : 5545 macro : USB_COUNT6_RX_0_NUM_BLOCK_0_3 0x00002000U
 DW_MACRO_GNU_define_indirect - lineno : 5546 macro : USB_COUNT6_RX_0_NUM_BLOCK_0_4 0x00004000U
 DW_MACRO_GNU_define_indirect - lineno : 5548 macro : USB_COUNT6_RX_0_BLSIZE_0 0x00008000U
 DW_MACRO_GNU_define_indirect - lineno : 5551 macro : USB_COUNT6_RX_1_COUNT6_RX_1 0x03FF0000U
 DW_MACRO_GNU_define_indirect - lineno : 5553 macro : USB_COUNT6_RX_1_NUM_BLOCK_1 0x7C000000U
 DW_MACRO_GNU_define_indirect - lineno : 5554 macro : USB_COUNT6_RX_1_NUM_BLOCK_1_0 0x04000000U
 DW_MACRO_GNU_define_indirect - lineno : 5555 macro : USB_COUNT6_RX_1_NUM_BLOCK_1_1 0x08000000U
 DW_MACRO_GNU_define_indirect - lineno : 5556 macro : USB_COUNT6_RX_1_NUM_BLOCK_1_2 0x10000000U
 DW_MACRO_GNU_define_indirect - lineno : 5557 macro : USB_COUNT6_RX_1_NUM_BLOCK_1_3 0x20000000U
 DW_MACRO_GNU_define_indirect - lineno : 5558 macro : USB_COUNT6_RX_1_NUM_BLOCK_1_4 0x40000000U
 DW_MACRO_GNU_define_indirect - lineno : 5560 macro : USB_COUNT6_RX_1_BLSIZE_1 0x80000000U
 DW_MACRO_GNU_define_indirect - lineno : 5563 macro : USB_COUNT7_RX_0_COUNT7_RX_0 0x000003FFU
 DW_MACRO_GNU_define_indirect - lineno : 5565 macro : USB_COUNT7_RX_0_NUM_BLOCK_0 0x00007C00U
 DW_MACRO_GNU_define_indirect - lineno : 5566 macro : USB_COUNT7_RX_0_NUM_BLOCK_0_0 0x00000400U
 DW_MACRO_GNU_define_indirect - lineno : 5567 macro : USB_COUNT7_RX_0_NUM_BLOCK_0_1 0x00000800U
 DW_MACRO_GNU_define_indirect - lineno : 5568 macro : USB_COUNT7_RX_0_NUM_BLOCK_0_2 0x00001000U
 DW_MACRO_GNU_define_indirect - lineno : 5569 macro : USB_COUNT7_RX_0_NUM_BLOCK_0_3 0x00002000U
 DW_MACRO_GNU_define_indirect - lineno : 5570 macro : USB_COUNT7_RX_0_NUM_BLOCK_0_4 0x00004000U
 DW_MACRO_GNU_define_indirect - lineno : 5572 macro : USB_COUNT7_RX_0_BLSIZE_0 0x00008000U
 DW_MACRO_GNU_define_indirect - lineno : 5575 macro : USB_COUNT7_RX_1_COUNT7_RX_1 0x03FF0000U
 DW_MACRO_GNU_define_indirect - lineno : 5577 macro : USB_COUNT7_RX_1_NUM_BLOCK_1 0x7C000000U
 DW_MACRO_GNU_define_indirect - lineno : 5578 macro : USB_COUNT7_RX_1_NUM_BLOCK_1_0 0x04000000U
 DW_MACRO_GNU_define_indirect - lineno : 5579 macro : USB_COUNT7_RX_1_NUM_BLOCK_1_1 0x08000000U
 DW_MACRO_GNU_define_indirect - lineno : 5580 macro : USB_COUNT7_RX_1_NUM_BLOCK_1_2 0x10000000U
 DW_MACRO_GNU_define_indirect - lineno : 5581 macro : USB_COUNT7_RX_1_NUM_BLOCK_1_3 0x20000000U
 DW_MACRO_GNU_define_indirect - lineno : 5582 macro : USB_COUNT7_RX_1_NUM_BLOCK_1_4 0x40000000U
 DW_MACRO_GNU_define_indirect - lineno : 5584 macro : USB_COUNT7_RX_1_BLSIZE_1 0x80000000U
 DW_MACRO_GNU_define_indirect - lineno : 5594 macro : CAN_MCR_INRQ_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5595 macro : CAN_MCR_INRQ_Msk (0x1UL << CAN_MCR_INRQ_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5596 macro : CAN_MCR_INRQ CAN_MCR_INRQ_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5597 macro : CAN_MCR_SLEEP_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5598 macro : CAN_MCR_SLEEP_Msk (0x1UL << CAN_MCR_SLEEP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5599 macro : CAN_MCR_SLEEP CAN_MCR_SLEEP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5600 macro : CAN_MCR_TXFP_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 5601 macro : CAN_MCR_TXFP_Msk (0x1UL << CAN_MCR_TXFP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5602 macro : CAN_MCR_TXFP CAN_MCR_TXFP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5603 macro : CAN_MCR_RFLM_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 5604 macro : CAN_MCR_RFLM_Msk (0x1UL << CAN_MCR_RFLM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5605 macro : CAN_MCR_RFLM CAN_MCR_RFLM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5606 macro : CAN_MCR_NART_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 5607 macro : CAN_MCR_NART_Msk (0x1UL << CAN_MCR_NART_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5608 macro : CAN_MCR_NART CAN_MCR_NART_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5609 macro : CAN_MCR_AWUM_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 5610 macro : CAN_MCR_AWUM_Msk (0x1UL << CAN_MCR_AWUM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5611 macro : CAN_MCR_AWUM CAN_MCR_AWUM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5612 macro : CAN_MCR_ABOM_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 5613 macro : CAN_MCR_ABOM_Msk (0x1UL << CAN_MCR_ABOM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5614 macro : CAN_MCR_ABOM CAN_MCR_ABOM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5615 macro : CAN_MCR_TTCM_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 5616 macro : CAN_MCR_TTCM_Msk (0x1UL << CAN_MCR_TTCM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5617 macro : CAN_MCR_TTCM CAN_MCR_TTCM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5618 macro : CAN_MCR_RESET_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 5619 macro : CAN_MCR_RESET_Msk (0x1UL << CAN_MCR_RESET_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5620 macro : CAN_MCR_RESET CAN_MCR_RESET_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5621 macro : CAN_MCR_DBF_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 5622 macro : CAN_MCR_DBF_Msk (0x1UL << CAN_MCR_DBF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5623 macro : CAN_MCR_DBF CAN_MCR_DBF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5626 macro : CAN_MSR_INAK_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5627 macro : CAN_MSR_INAK_Msk (0x1UL << CAN_MSR_INAK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5628 macro : CAN_MSR_INAK CAN_MSR_INAK_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5629 macro : CAN_MSR_SLAK_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5630 macro : CAN_MSR_SLAK_Msk (0x1UL << CAN_MSR_SLAK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5631 macro : CAN_MSR_SLAK CAN_MSR_SLAK_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5632 macro : CAN_MSR_ERRI_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 5633 macro : CAN_MSR_ERRI_Msk (0x1UL << CAN_MSR_ERRI_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5634 macro : CAN_MSR_ERRI CAN_MSR_ERRI_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5635 macro : CAN_MSR_WKUI_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 5636 macro : CAN_MSR_WKUI_Msk (0x1UL << CAN_MSR_WKUI_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5637 macro : CAN_MSR_WKUI CAN_MSR_WKUI_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5638 macro : CAN_MSR_SLAKI_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 5639 macro : CAN_MSR_SLAKI_Msk (0x1UL << CAN_MSR_SLAKI_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5640 macro : CAN_MSR_SLAKI CAN_MSR_SLAKI_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5641 macro : CAN_MSR_TXM_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 5642 macro : CAN_MSR_TXM_Msk (0x1UL << CAN_MSR_TXM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5643 macro : CAN_MSR_TXM CAN_MSR_TXM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5644 macro : CAN_MSR_RXM_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 5645 macro : CAN_MSR_RXM_Msk (0x1UL << CAN_MSR_RXM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5646 macro : CAN_MSR_RXM CAN_MSR_RXM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5647 macro : CAN_MSR_SAMP_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 5648 macro : CAN_MSR_SAMP_Msk (0x1UL << CAN_MSR_SAMP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5649 macro : CAN_MSR_SAMP CAN_MSR_SAMP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5650 macro : CAN_MSR_RX_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 5651 macro : CAN_MSR_RX_Msk (0x1UL << CAN_MSR_RX_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5652 macro : CAN_MSR_RX CAN_MSR_RX_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5655 macro : CAN_TSR_RQCP0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5656 macro : CAN_TSR_RQCP0_Msk (0x1UL << CAN_TSR_RQCP0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5657 macro : CAN_TSR_RQCP0 CAN_TSR_RQCP0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5658 macro : CAN_TSR_TXOK0_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5659 macro : CAN_TSR_TXOK0_Msk (0x1UL << CAN_TSR_TXOK0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5660 macro : CAN_TSR_TXOK0 CAN_TSR_TXOK0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5661 macro : CAN_TSR_ALST0_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 5662 macro : CAN_TSR_ALST0_Msk (0x1UL << CAN_TSR_ALST0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5663 macro : CAN_TSR_ALST0 CAN_TSR_ALST0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5664 macro : CAN_TSR_TERR0_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 5665 macro : CAN_TSR_TERR0_Msk (0x1UL << CAN_TSR_TERR0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5666 macro : CAN_TSR_TERR0 CAN_TSR_TERR0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5667 macro : CAN_TSR_ABRQ0_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 5668 macro : CAN_TSR_ABRQ0_Msk (0x1UL << CAN_TSR_ABRQ0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5669 macro : CAN_TSR_ABRQ0 CAN_TSR_ABRQ0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5670 macro : CAN_TSR_RQCP1_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 5671 macro : CAN_TSR_RQCP1_Msk (0x1UL << CAN_TSR_RQCP1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5672 macro : CAN_TSR_RQCP1 CAN_TSR_RQCP1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5673 macro : CAN_TSR_TXOK1_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 5674 macro : CAN_TSR_TXOK1_Msk (0x1UL << CAN_TSR_TXOK1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5675 macro : CAN_TSR_TXOK1 CAN_TSR_TXOK1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5676 macro : CAN_TSR_ALST1_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 5677 macro : CAN_TSR_ALST1_Msk (0x1UL << CAN_TSR_ALST1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5678 macro : CAN_TSR_ALST1 CAN_TSR_ALST1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5679 macro : CAN_TSR_TERR1_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 5680 macro : CAN_TSR_TERR1_Msk (0x1UL << CAN_TSR_TERR1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5681 macro : CAN_TSR_TERR1 CAN_TSR_TERR1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5682 macro : CAN_TSR_ABRQ1_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 5683 macro : CAN_TSR_ABRQ1_Msk (0x1UL << CAN_TSR_ABRQ1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5684 macro : CAN_TSR_ABRQ1 CAN_TSR_ABRQ1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5685 macro : CAN_TSR_RQCP2_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 5686 macro : CAN_TSR_RQCP2_Msk (0x1UL << CAN_TSR_RQCP2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5687 macro : CAN_TSR_RQCP2 CAN_TSR_RQCP2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5688 macro : CAN_TSR_TXOK2_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 5689 macro : CAN_TSR_TXOK2_Msk (0x1UL << CAN_TSR_TXOK2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5690 macro : CAN_TSR_TXOK2 CAN_TSR_TXOK2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5691 macro : CAN_TSR_ALST2_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 5692 macro : CAN_TSR_ALST2_Msk (0x1UL << CAN_TSR_ALST2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5693 macro : CAN_TSR_ALST2 CAN_TSR_ALST2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5694 macro : CAN_TSR_TERR2_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 5695 macro : CAN_TSR_TERR2_Msk (0x1UL << CAN_TSR_TERR2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5696 macro : CAN_TSR_TERR2 CAN_TSR_TERR2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5697 macro : CAN_TSR_ABRQ2_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 5698 macro : CAN_TSR_ABRQ2_Msk (0x1UL << CAN_TSR_ABRQ2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5699 macro : CAN_TSR_ABRQ2 CAN_TSR_ABRQ2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5700 macro : CAN_TSR_CODE_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 5701 macro : CAN_TSR_CODE_Msk (0x3UL << CAN_TSR_CODE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5702 macro : CAN_TSR_CODE CAN_TSR_CODE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5704 macro : CAN_TSR_TME_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 5705 macro : CAN_TSR_TME_Msk (0x7UL << CAN_TSR_TME_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5706 macro : CAN_TSR_TME CAN_TSR_TME_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5707 macro : CAN_TSR_TME0_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 5708 macro : CAN_TSR_TME0_Msk (0x1UL << CAN_TSR_TME0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5709 macro : CAN_TSR_TME0 CAN_TSR_TME0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5710 macro : CAN_TSR_TME1_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 5711 macro : CAN_TSR_TME1_Msk (0x1UL << CAN_TSR_TME1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5712 macro : CAN_TSR_TME1 CAN_TSR_TME1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5713 macro : CAN_TSR_TME2_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 5714 macro : CAN_TSR_TME2_Msk (0x1UL << CAN_TSR_TME2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5715 macro : CAN_TSR_TME2 CAN_TSR_TME2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5717 macro : CAN_TSR_LOW_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 5718 macro : CAN_TSR_LOW_Msk (0x7UL << CAN_TSR_LOW_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5719 macro : CAN_TSR_LOW CAN_TSR_LOW_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5720 macro : CAN_TSR_LOW0_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 5721 macro : CAN_TSR_LOW0_Msk (0x1UL << CAN_TSR_LOW0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5722 macro : CAN_TSR_LOW0 CAN_TSR_LOW0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5723 macro : CAN_TSR_LOW1_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 5724 macro : CAN_TSR_LOW1_Msk (0x1UL << CAN_TSR_LOW1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5725 macro : CAN_TSR_LOW1 CAN_TSR_LOW1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5726 macro : CAN_TSR_LOW2_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 5727 macro : CAN_TSR_LOW2_Msk (0x1UL << CAN_TSR_LOW2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5728 macro : CAN_TSR_LOW2 CAN_TSR_LOW2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5731 macro : CAN_RF0R_FMP0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5732 macro : CAN_RF0R_FMP0_Msk (0x3UL << CAN_RF0R_FMP0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5733 macro : CAN_RF0R_FMP0 CAN_RF0R_FMP0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5734 macro : CAN_RF0R_FULL0_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 5735 macro : CAN_RF0R_FULL0_Msk (0x1UL << CAN_RF0R_FULL0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5736 macro : CAN_RF0R_FULL0 CAN_RF0R_FULL0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5737 macro : CAN_RF0R_FOVR0_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 5738 macro : CAN_RF0R_FOVR0_Msk (0x1UL << CAN_RF0R_FOVR0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5739 macro : CAN_RF0R_FOVR0 CAN_RF0R_FOVR0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5740 macro : CAN_RF0R_RFOM0_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 5741 macro : CAN_RF0R_RFOM0_Msk (0x1UL << CAN_RF0R_RFOM0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5742 macro : CAN_RF0R_RFOM0 CAN_RF0R_RFOM0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5745 macro : CAN_RF1R_FMP1_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5746 macro : CAN_RF1R_FMP1_Msk (0x3UL << CAN_RF1R_FMP1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5747 macro : CAN_RF1R_FMP1 CAN_RF1R_FMP1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5748 macro : CAN_RF1R_FULL1_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 5749 macro : CAN_RF1R_FULL1_Msk (0x1UL << CAN_RF1R_FULL1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5750 macro : CAN_RF1R_FULL1 CAN_RF1R_FULL1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5751 macro : CAN_RF1R_FOVR1_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 5752 macro : CAN_RF1R_FOVR1_Msk (0x1UL << CAN_RF1R_FOVR1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5753 macro : CAN_RF1R_FOVR1 CAN_RF1R_FOVR1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5754 macro : CAN_RF1R_RFOM1_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 5755 macro : CAN_RF1R_RFOM1_Msk (0x1UL << CAN_RF1R_RFOM1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5756 macro : CAN_RF1R_RFOM1 CAN_RF1R_RFOM1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5759 macro : CAN_IER_TMEIE_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5760 macro : CAN_IER_TMEIE_Msk (0x1UL << CAN_IER_TMEIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5761 macro : CAN_IER_TMEIE CAN_IER_TMEIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5762 macro : CAN_IER_FMPIE0_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5763 macro : CAN_IER_FMPIE0_Msk (0x1UL << CAN_IER_FMPIE0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5764 macro : CAN_IER_FMPIE0 CAN_IER_FMPIE0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5765 macro : CAN_IER_FFIE0_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 5766 macro : CAN_IER_FFIE0_Msk (0x1UL << CAN_IER_FFIE0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5767 macro : CAN_IER_FFIE0 CAN_IER_FFIE0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5768 macro : CAN_IER_FOVIE0_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 5769 macro : CAN_IER_FOVIE0_Msk (0x1UL << CAN_IER_FOVIE0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5770 macro : CAN_IER_FOVIE0 CAN_IER_FOVIE0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5771 macro : CAN_IER_FMPIE1_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 5772 macro : CAN_IER_FMPIE1_Msk (0x1UL << CAN_IER_FMPIE1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5773 macro : CAN_IER_FMPIE1 CAN_IER_FMPIE1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5774 macro : CAN_IER_FFIE1_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 5775 macro : CAN_IER_FFIE1_Msk (0x1UL << CAN_IER_FFIE1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5776 macro : CAN_IER_FFIE1 CAN_IER_FFIE1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5777 macro : CAN_IER_FOVIE1_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 5778 macro : CAN_IER_FOVIE1_Msk (0x1UL << CAN_IER_FOVIE1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5779 macro : CAN_IER_FOVIE1 CAN_IER_FOVIE1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5780 macro : CAN_IER_EWGIE_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 5781 macro : CAN_IER_EWGIE_Msk (0x1UL << CAN_IER_EWGIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5782 macro : CAN_IER_EWGIE CAN_IER_EWGIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5783 macro : CAN_IER_EPVIE_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 5784 macro : CAN_IER_EPVIE_Msk (0x1UL << CAN_IER_EPVIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5785 macro : CAN_IER_EPVIE CAN_IER_EPVIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5786 macro : CAN_IER_BOFIE_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 5787 macro : CAN_IER_BOFIE_Msk (0x1UL << CAN_IER_BOFIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5788 macro : CAN_IER_BOFIE CAN_IER_BOFIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5789 macro : CAN_IER_LECIE_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 5790 macro : CAN_IER_LECIE_Msk (0x1UL << CAN_IER_LECIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5791 macro : CAN_IER_LECIE CAN_IER_LECIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5792 macro : CAN_IER_ERRIE_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 5793 macro : CAN_IER_ERRIE_Msk (0x1UL << CAN_IER_ERRIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5794 macro : CAN_IER_ERRIE CAN_IER_ERRIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5795 macro : CAN_IER_WKUIE_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 5796 macro : CAN_IER_WKUIE_Msk (0x1UL << CAN_IER_WKUIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5797 macro : CAN_IER_WKUIE CAN_IER_WKUIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5798 macro : CAN_IER_SLKIE_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 5799 macro : CAN_IER_SLKIE_Msk (0x1UL << CAN_IER_SLKIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5800 macro : CAN_IER_SLKIE CAN_IER_SLKIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5803 macro : CAN_ESR_EWGF_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5804 macro : CAN_ESR_EWGF_Msk (0x1UL << CAN_ESR_EWGF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5805 macro : CAN_ESR_EWGF CAN_ESR_EWGF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5806 macro : CAN_ESR_EPVF_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5807 macro : CAN_ESR_EPVF_Msk (0x1UL << CAN_ESR_EPVF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5808 macro : CAN_ESR_EPVF CAN_ESR_EPVF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5809 macro : CAN_ESR_BOFF_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 5810 macro : CAN_ESR_BOFF_Msk (0x1UL << CAN_ESR_BOFF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5811 macro : CAN_ESR_BOFF CAN_ESR_BOFF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5813 macro : CAN_ESR_LEC_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 5814 macro : CAN_ESR_LEC_Msk (0x7UL << CAN_ESR_LEC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5815 macro : CAN_ESR_LEC CAN_ESR_LEC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5816 macro : CAN_ESR_LEC_0 (0x1UL << CAN_ESR_LEC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5817 macro : CAN_ESR_LEC_1 (0x2UL << CAN_ESR_LEC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5818 macro : CAN_ESR_LEC_2 (0x4UL << CAN_ESR_LEC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5820 macro : CAN_ESR_TEC_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 5821 macro : CAN_ESR_TEC_Msk (0xFFUL << CAN_ESR_TEC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5822 macro : CAN_ESR_TEC CAN_ESR_TEC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5823 macro : CAN_ESR_REC_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 5824 macro : CAN_ESR_REC_Msk (0xFFUL << CAN_ESR_REC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5825 macro : CAN_ESR_REC CAN_ESR_REC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5828 macro : CAN_BTR_BRP_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5829 macro : CAN_BTR_BRP_Msk (0x3FFUL << CAN_BTR_BRP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5830 macro : CAN_BTR_BRP CAN_BTR_BRP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5831 macro : CAN_BTR_TS1_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 5832 macro : CAN_BTR_TS1_Msk (0xFUL << CAN_BTR_TS1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5833 macro : CAN_BTR_TS1 CAN_BTR_TS1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5834 macro : CAN_BTR_TS1_0 (0x1UL << CAN_BTR_TS1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5835 macro : CAN_BTR_TS1_1 (0x2UL << CAN_BTR_TS1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5836 macro : CAN_BTR_TS1_2 (0x4UL << CAN_BTR_TS1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5837 macro : CAN_BTR_TS1_3 (0x8UL << CAN_BTR_TS1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5838 macro : CAN_BTR_TS2_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 5839 macro : CAN_BTR_TS2_Msk (0x7UL << CAN_BTR_TS2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5840 macro : CAN_BTR_TS2 CAN_BTR_TS2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5841 macro : CAN_BTR_TS2_0 (0x1UL << CAN_BTR_TS2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5842 macro : CAN_BTR_TS2_1 (0x2UL << CAN_BTR_TS2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5843 macro : CAN_BTR_TS2_2 (0x4UL << CAN_BTR_TS2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5844 macro : CAN_BTR_SJW_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 5845 macro : CAN_BTR_SJW_Msk (0x3UL << CAN_BTR_SJW_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5846 macro : CAN_BTR_SJW CAN_BTR_SJW_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5847 macro : CAN_BTR_SJW_0 (0x1UL << CAN_BTR_SJW_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5848 macro : CAN_BTR_SJW_1 (0x2UL << CAN_BTR_SJW_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5849 macro : CAN_BTR_LBKM_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 5850 macro : CAN_BTR_LBKM_Msk (0x1UL << CAN_BTR_LBKM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5851 macro : CAN_BTR_LBKM CAN_BTR_LBKM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5852 macro : CAN_BTR_SILM_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 5853 macro : CAN_BTR_SILM_Msk (0x1UL << CAN_BTR_SILM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5854 macro : CAN_BTR_SILM CAN_BTR_SILM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5858 macro : CAN_TI0R_TXRQ_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5859 macro : CAN_TI0R_TXRQ_Msk (0x1UL << CAN_TI0R_TXRQ_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5860 macro : CAN_TI0R_TXRQ CAN_TI0R_TXRQ_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5861 macro : CAN_TI0R_RTR_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5862 macro : CAN_TI0R_RTR_Msk (0x1UL << CAN_TI0R_RTR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5863 macro : CAN_TI0R_RTR CAN_TI0R_RTR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5864 macro : CAN_TI0R_IDE_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 5865 macro : CAN_TI0R_IDE_Msk (0x1UL << CAN_TI0R_IDE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5866 macro : CAN_TI0R_IDE CAN_TI0R_IDE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5867 macro : CAN_TI0R_EXID_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 5868 macro : CAN_TI0R_EXID_Msk (0x3FFFFUL << CAN_TI0R_EXID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5869 macro : CAN_TI0R_EXID CAN_TI0R_EXID_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5870 macro : CAN_TI0R_STID_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 5871 macro : CAN_TI0R_STID_Msk (0x7FFUL << CAN_TI0R_STID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5872 macro : CAN_TI0R_STID CAN_TI0R_STID_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5875 macro : CAN_TDT0R_DLC_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5876 macro : CAN_TDT0R_DLC_Msk (0xFUL << CAN_TDT0R_DLC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5877 macro : CAN_TDT0R_DLC CAN_TDT0R_DLC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5878 macro : CAN_TDT0R_TGT_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 5879 macro : CAN_TDT0R_TGT_Msk (0x1UL << CAN_TDT0R_TGT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5880 macro : CAN_TDT0R_TGT CAN_TDT0R_TGT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5881 macro : CAN_TDT0R_TIME_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 5882 macro : CAN_TDT0R_TIME_Msk (0xFFFFUL << CAN_TDT0R_TIME_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5883 macro : CAN_TDT0R_TIME CAN_TDT0R_TIME_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5886 macro : CAN_TDL0R_DATA0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5887 macro : CAN_TDL0R_DATA0_Msk (0xFFUL << CAN_TDL0R_DATA0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5888 macro : CAN_TDL0R_DATA0 CAN_TDL0R_DATA0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5889 macro : CAN_TDL0R_DATA1_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 5890 macro : CAN_TDL0R_DATA1_Msk (0xFFUL << CAN_TDL0R_DATA1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5891 macro : CAN_TDL0R_DATA1 CAN_TDL0R_DATA1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5892 macro : CAN_TDL0R_DATA2_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 5893 macro : CAN_TDL0R_DATA2_Msk (0xFFUL << CAN_TDL0R_DATA2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5894 macro : CAN_TDL0R_DATA2 CAN_TDL0R_DATA2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5895 macro : CAN_TDL0R_DATA3_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 5896 macro : CAN_TDL0R_DATA3_Msk (0xFFUL << CAN_TDL0R_DATA3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5897 macro : CAN_TDL0R_DATA3 CAN_TDL0R_DATA3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5900 macro : CAN_TDH0R_DATA4_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5901 macro : CAN_TDH0R_DATA4_Msk (0xFFUL << CAN_TDH0R_DATA4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5902 macro : CAN_TDH0R_DATA4 CAN_TDH0R_DATA4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5903 macro : CAN_TDH0R_DATA5_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 5904 macro : CAN_TDH0R_DATA5_Msk (0xFFUL << CAN_TDH0R_DATA5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5905 macro : CAN_TDH0R_DATA5 CAN_TDH0R_DATA5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5906 macro : CAN_TDH0R_DATA6_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 5907 macro : CAN_TDH0R_DATA6_Msk (0xFFUL << CAN_TDH0R_DATA6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5908 macro : CAN_TDH0R_DATA6 CAN_TDH0R_DATA6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5909 macro : CAN_TDH0R_DATA7_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 5910 macro : CAN_TDH0R_DATA7_Msk (0xFFUL << CAN_TDH0R_DATA7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5911 macro : CAN_TDH0R_DATA7 CAN_TDH0R_DATA7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5914 macro : CAN_TI1R_TXRQ_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5915 macro : CAN_TI1R_TXRQ_Msk (0x1UL << CAN_TI1R_TXRQ_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5916 macro : CAN_TI1R_TXRQ CAN_TI1R_TXRQ_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5917 macro : CAN_TI1R_RTR_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5918 macro : CAN_TI1R_RTR_Msk (0x1UL << CAN_TI1R_RTR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5919 macro : CAN_TI1R_RTR CAN_TI1R_RTR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5920 macro : CAN_TI1R_IDE_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 5921 macro : CAN_TI1R_IDE_Msk (0x1UL << CAN_TI1R_IDE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5922 macro : CAN_TI1R_IDE CAN_TI1R_IDE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5923 macro : CAN_TI1R_EXID_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 5924 macro : CAN_TI1R_EXID_Msk (0x3FFFFUL << CAN_TI1R_EXID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5925 macro : CAN_TI1R_EXID CAN_TI1R_EXID_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5926 macro : CAN_TI1R_STID_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 5927 macro : CAN_TI1R_STID_Msk (0x7FFUL << CAN_TI1R_STID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5928 macro : CAN_TI1R_STID CAN_TI1R_STID_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5931 macro : CAN_TDT1R_DLC_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5932 macro : CAN_TDT1R_DLC_Msk (0xFUL << CAN_TDT1R_DLC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5933 macro : CAN_TDT1R_DLC CAN_TDT1R_DLC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5934 macro : CAN_TDT1R_TGT_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 5935 macro : CAN_TDT1R_TGT_Msk (0x1UL << CAN_TDT1R_TGT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5936 macro : CAN_TDT1R_TGT CAN_TDT1R_TGT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5937 macro : CAN_TDT1R_TIME_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 5938 macro : CAN_TDT1R_TIME_Msk (0xFFFFUL << CAN_TDT1R_TIME_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5939 macro : CAN_TDT1R_TIME CAN_TDT1R_TIME_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5942 macro : CAN_TDL1R_DATA0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5943 macro : CAN_TDL1R_DATA0_Msk (0xFFUL << CAN_TDL1R_DATA0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5944 macro : CAN_TDL1R_DATA0 CAN_TDL1R_DATA0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5945 macro : CAN_TDL1R_DATA1_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 5946 macro : CAN_TDL1R_DATA1_Msk (0xFFUL << CAN_TDL1R_DATA1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5947 macro : CAN_TDL1R_DATA1 CAN_TDL1R_DATA1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5948 macro : CAN_TDL1R_DATA2_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 5949 macro : CAN_TDL1R_DATA2_Msk (0xFFUL << CAN_TDL1R_DATA2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5950 macro : CAN_TDL1R_DATA2 CAN_TDL1R_DATA2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5951 macro : CAN_TDL1R_DATA3_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 5952 macro : CAN_TDL1R_DATA3_Msk (0xFFUL << CAN_TDL1R_DATA3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5953 macro : CAN_TDL1R_DATA3 CAN_TDL1R_DATA3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5956 macro : CAN_TDH1R_DATA4_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5957 macro : CAN_TDH1R_DATA4_Msk (0xFFUL << CAN_TDH1R_DATA4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5958 macro : CAN_TDH1R_DATA4 CAN_TDH1R_DATA4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5959 macro : CAN_TDH1R_DATA5_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 5960 macro : CAN_TDH1R_DATA5_Msk (0xFFUL << CAN_TDH1R_DATA5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5961 macro : CAN_TDH1R_DATA5 CAN_TDH1R_DATA5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5962 macro : CAN_TDH1R_DATA6_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 5963 macro : CAN_TDH1R_DATA6_Msk (0xFFUL << CAN_TDH1R_DATA6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5964 macro : CAN_TDH1R_DATA6 CAN_TDH1R_DATA6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5965 macro : CAN_TDH1R_DATA7_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 5966 macro : CAN_TDH1R_DATA7_Msk (0xFFUL << CAN_TDH1R_DATA7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5967 macro : CAN_TDH1R_DATA7 CAN_TDH1R_DATA7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5970 macro : CAN_TI2R_TXRQ_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5971 macro : CAN_TI2R_TXRQ_Msk (0x1UL << CAN_TI2R_TXRQ_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5972 macro : CAN_TI2R_TXRQ CAN_TI2R_TXRQ_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5973 macro : CAN_TI2R_RTR_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 5974 macro : CAN_TI2R_RTR_Msk (0x1UL << CAN_TI2R_RTR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5975 macro : CAN_TI2R_RTR CAN_TI2R_RTR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5976 macro : CAN_TI2R_IDE_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 5977 macro : CAN_TI2R_IDE_Msk (0x1UL << CAN_TI2R_IDE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5978 macro : CAN_TI2R_IDE CAN_TI2R_IDE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5979 macro : CAN_TI2R_EXID_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 5980 macro : CAN_TI2R_EXID_Msk (0x3FFFFUL << CAN_TI2R_EXID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5981 macro : CAN_TI2R_EXID CAN_TI2R_EXID_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5982 macro : CAN_TI2R_STID_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 5983 macro : CAN_TI2R_STID_Msk (0x7FFUL << CAN_TI2R_STID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5984 macro : CAN_TI2R_STID CAN_TI2R_STID_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5987 macro : CAN_TDT2R_DLC_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5988 macro : CAN_TDT2R_DLC_Msk (0xFUL << CAN_TDT2R_DLC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5989 macro : CAN_TDT2R_DLC CAN_TDT2R_DLC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5990 macro : CAN_TDT2R_TGT_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 5991 macro : CAN_TDT2R_TGT_Msk (0x1UL << CAN_TDT2R_TGT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5992 macro : CAN_TDT2R_TGT CAN_TDT2R_TGT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5993 macro : CAN_TDT2R_TIME_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 5994 macro : CAN_TDT2R_TIME_Msk (0xFFFFUL << CAN_TDT2R_TIME_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 5995 macro : CAN_TDT2R_TIME CAN_TDT2R_TIME_Msk
 DW_MACRO_GNU_define_indirect - lineno : 5998 macro : CAN_TDL2R_DATA0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 5999 macro : CAN_TDL2R_DATA0_Msk (0xFFUL << CAN_TDL2R_DATA0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6000 macro : CAN_TDL2R_DATA0 CAN_TDL2R_DATA0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6001 macro : CAN_TDL2R_DATA1_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 6002 macro : CAN_TDL2R_DATA1_Msk (0xFFUL << CAN_TDL2R_DATA1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6003 macro : CAN_TDL2R_DATA1 CAN_TDL2R_DATA1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6004 macro : CAN_TDL2R_DATA2_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 6005 macro : CAN_TDL2R_DATA2_Msk (0xFFUL << CAN_TDL2R_DATA2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6006 macro : CAN_TDL2R_DATA2 CAN_TDL2R_DATA2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6007 macro : CAN_TDL2R_DATA3_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 6008 macro : CAN_TDL2R_DATA3_Msk (0xFFUL << CAN_TDL2R_DATA3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6009 macro : CAN_TDL2R_DATA3 CAN_TDL2R_DATA3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6012 macro : CAN_TDH2R_DATA4_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6013 macro : CAN_TDH2R_DATA4_Msk (0xFFUL << CAN_TDH2R_DATA4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6014 macro : CAN_TDH2R_DATA4 CAN_TDH2R_DATA4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6015 macro : CAN_TDH2R_DATA5_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 6016 macro : CAN_TDH2R_DATA5_Msk (0xFFUL << CAN_TDH2R_DATA5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6017 macro : CAN_TDH2R_DATA5 CAN_TDH2R_DATA5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6018 macro : CAN_TDH2R_DATA6_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 6019 macro : CAN_TDH2R_DATA6_Msk (0xFFUL << CAN_TDH2R_DATA6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6020 macro : CAN_TDH2R_DATA6 CAN_TDH2R_DATA6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6021 macro : CAN_TDH2R_DATA7_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 6022 macro : CAN_TDH2R_DATA7_Msk (0xFFUL << CAN_TDH2R_DATA7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6023 macro : CAN_TDH2R_DATA7 CAN_TDH2R_DATA7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6026 macro : CAN_RI0R_RTR_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 6027 macro : CAN_RI0R_RTR_Msk (0x1UL << CAN_RI0R_RTR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6028 macro : CAN_RI0R_RTR CAN_RI0R_RTR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6029 macro : CAN_RI0R_IDE_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 6030 macro : CAN_RI0R_IDE_Msk (0x1UL << CAN_RI0R_IDE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6031 macro : CAN_RI0R_IDE CAN_RI0R_IDE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6032 macro : CAN_RI0R_EXID_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 6033 macro : CAN_RI0R_EXID_Msk (0x3FFFFUL << CAN_RI0R_EXID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6034 macro : CAN_RI0R_EXID CAN_RI0R_EXID_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6035 macro : CAN_RI0R_STID_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 6036 macro : CAN_RI0R_STID_Msk (0x7FFUL << CAN_RI0R_STID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6037 macro : CAN_RI0R_STID CAN_RI0R_STID_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6040 macro : CAN_RDT0R_DLC_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6041 macro : CAN_RDT0R_DLC_Msk (0xFUL << CAN_RDT0R_DLC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6042 macro : CAN_RDT0R_DLC CAN_RDT0R_DLC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6043 macro : CAN_RDT0R_FMI_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 6044 macro : CAN_RDT0R_FMI_Msk (0xFFUL << CAN_RDT0R_FMI_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6045 macro : CAN_RDT0R_FMI CAN_RDT0R_FMI_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6046 macro : CAN_RDT0R_TIME_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 6047 macro : CAN_RDT0R_TIME_Msk (0xFFFFUL << CAN_RDT0R_TIME_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6048 macro : CAN_RDT0R_TIME CAN_RDT0R_TIME_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6051 macro : CAN_RDL0R_DATA0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6052 macro : CAN_RDL0R_DATA0_Msk (0xFFUL << CAN_RDL0R_DATA0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6053 macro : CAN_RDL0R_DATA0 CAN_RDL0R_DATA0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6054 macro : CAN_RDL0R_DATA1_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 6055 macro : CAN_RDL0R_DATA1_Msk (0xFFUL << CAN_RDL0R_DATA1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6056 macro : CAN_RDL0R_DATA1 CAN_RDL0R_DATA1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6057 macro : CAN_RDL0R_DATA2_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 6058 macro : CAN_RDL0R_DATA2_Msk (0xFFUL << CAN_RDL0R_DATA2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6059 macro : CAN_RDL0R_DATA2 CAN_RDL0R_DATA2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6060 macro : CAN_RDL0R_DATA3_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 6061 macro : CAN_RDL0R_DATA3_Msk (0xFFUL << CAN_RDL0R_DATA3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6062 macro : CAN_RDL0R_DATA3 CAN_RDL0R_DATA3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6065 macro : CAN_RDH0R_DATA4_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6066 macro : CAN_RDH0R_DATA4_Msk (0xFFUL << CAN_RDH0R_DATA4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6067 macro : CAN_RDH0R_DATA4 CAN_RDH0R_DATA4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6068 macro : CAN_RDH0R_DATA5_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 6069 macro : CAN_RDH0R_DATA5_Msk (0xFFUL << CAN_RDH0R_DATA5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6070 macro : CAN_RDH0R_DATA5 CAN_RDH0R_DATA5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6071 macro : CAN_RDH0R_DATA6_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 6072 macro : CAN_RDH0R_DATA6_Msk (0xFFUL << CAN_RDH0R_DATA6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6073 macro : CAN_RDH0R_DATA6 CAN_RDH0R_DATA6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6074 macro : CAN_RDH0R_DATA7_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 6075 macro : CAN_RDH0R_DATA7_Msk (0xFFUL << CAN_RDH0R_DATA7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6076 macro : CAN_RDH0R_DATA7 CAN_RDH0R_DATA7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6079 macro : CAN_RI1R_RTR_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 6080 macro : CAN_RI1R_RTR_Msk (0x1UL << CAN_RI1R_RTR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6081 macro : CAN_RI1R_RTR CAN_RI1R_RTR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6082 macro : CAN_RI1R_IDE_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 6083 macro : CAN_RI1R_IDE_Msk (0x1UL << CAN_RI1R_IDE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6084 macro : CAN_RI1R_IDE CAN_RI1R_IDE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6085 macro : CAN_RI1R_EXID_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 6086 macro : CAN_RI1R_EXID_Msk (0x3FFFFUL << CAN_RI1R_EXID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6087 macro : CAN_RI1R_EXID CAN_RI1R_EXID_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6088 macro : CAN_RI1R_STID_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 6089 macro : CAN_RI1R_STID_Msk (0x7FFUL << CAN_RI1R_STID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6090 macro : CAN_RI1R_STID CAN_RI1R_STID_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6093 macro : CAN_RDT1R_DLC_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6094 macro : CAN_RDT1R_DLC_Msk (0xFUL << CAN_RDT1R_DLC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6095 macro : CAN_RDT1R_DLC CAN_RDT1R_DLC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6096 macro : CAN_RDT1R_FMI_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 6097 macro : CAN_RDT1R_FMI_Msk (0xFFUL << CAN_RDT1R_FMI_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6098 macro : CAN_RDT1R_FMI CAN_RDT1R_FMI_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6099 macro : CAN_RDT1R_TIME_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 6100 macro : CAN_RDT1R_TIME_Msk (0xFFFFUL << CAN_RDT1R_TIME_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6101 macro : CAN_RDT1R_TIME CAN_RDT1R_TIME_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6104 macro : CAN_RDL1R_DATA0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6105 macro : CAN_RDL1R_DATA0_Msk (0xFFUL << CAN_RDL1R_DATA0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6106 macro : CAN_RDL1R_DATA0 CAN_RDL1R_DATA0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6107 macro : CAN_RDL1R_DATA1_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 6108 macro : CAN_RDL1R_DATA1_Msk (0xFFUL << CAN_RDL1R_DATA1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6109 macro : CAN_RDL1R_DATA1 CAN_RDL1R_DATA1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6110 macro : CAN_RDL1R_DATA2_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 6111 macro : CAN_RDL1R_DATA2_Msk (0xFFUL << CAN_RDL1R_DATA2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6112 macro : CAN_RDL1R_DATA2 CAN_RDL1R_DATA2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6113 macro : CAN_RDL1R_DATA3_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 6114 macro : CAN_RDL1R_DATA3_Msk (0xFFUL << CAN_RDL1R_DATA3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6115 macro : CAN_RDL1R_DATA3 CAN_RDL1R_DATA3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6118 macro : CAN_RDH1R_DATA4_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6119 macro : CAN_RDH1R_DATA4_Msk (0xFFUL << CAN_RDH1R_DATA4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6120 macro : CAN_RDH1R_DATA4 CAN_RDH1R_DATA4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6121 macro : CAN_RDH1R_DATA5_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 6122 macro : CAN_RDH1R_DATA5_Msk (0xFFUL << CAN_RDH1R_DATA5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6123 macro : CAN_RDH1R_DATA5 CAN_RDH1R_DATA5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6124 macro : CAN_RDH1R_DATA6_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 6125 macro : CAN_RDH1R_DATA6_Msk (0xFFUL << CAN_RDH1R_DATA6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6126 macro : CAN_RDH1R_DATA6 CAN_RDH1R_DATA6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6127 macro : CAN_RDH1R_DATA7_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 6128 macro : CAN_RDH1R_DATA7_Msk (0xFFUL << CAN_RDH1R_DATA7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6129 macro : CAN_RDH1R_DATA7 CAN_RDH1R_DATA7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6133 macro : CAN_FMR_FINIT_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6134 macro : CAN_FMR_FINIT_Msk (0x1UL << CAN_FMR_FINIT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6135 macro : CAN_FMR_FINIT CAN_FMR_FINIT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6136 macro : CAN_FMR_CAN2SB_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 6137 macro : CAN_FMR_CAN2SB_Msk (0x3FUL << CAN_FMR_CAN2SB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6138 macro : CAN_FMR_CAN2SB CAN_FMR_CAN2SB_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6141 macro : CAN_FM1R_FBM_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6142 macro : CAN_FM1R_FBM_Msk (0x3FFFUL << CAN_FM1R_FBM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6143 macro : CAN_FM1R_FBM CAN_FM1R_FBM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6144 macro : CAN_FM1R_FBM0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6145 macro : CAN_FM1R_FBM0_Msk (0x1UL << CAN_FM1R_FBM0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6146 macro : CAN_FM1R_FBM0 CAN_FM1R_FBM0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6147 macro : CAN_FM1R_FBM1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 6148 macro : CAN_FM1R_FBM1_Msk (0x1UL << CAN_FM1R_FBM1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6149 macro : CAN_FM1R_FBM1 CAN_FM1R_FBM1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6150 macro : CAN_FM1R_FBM2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 6151 macro : CAN_FM1R_FBM2_Msk (0x1UL << CAN_FM1R_FBM2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6152 macro : CAN_FM1R_FBM2 CAN_FM1R_FBM2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6153 macro : CAN_FM1R_FBM3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 6154 macro : CAN_FM1R_FBM3_Msk (0x1UL << CAN_FM1R_FBM3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6155 macro : CAN_FM1R_FBM3 CAN_FM1R_FBM3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6156 macro : CAN_FM1R_FBM4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 6157 macro : CAN_FM1R_FBM4_Msk (0x1UL << CAN_FM1R_FBM4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6158 macro : CAN_FM1R_FBM4 CAN_FM1R_FBM4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6159 macro : CAN_FM1R_FBM5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 6160 macro : CAN_FM1R_FBM5_Msk (0x1UL << CAN_FM1R_FBM5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6161 macro : CAN_FM1R_FBM5 CAN_FM1R_FBM5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6162 macro : CAN_FM1R_FBM6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 6163 macro : CAN_FM1R_FBM6_Msk (0x1UL << CAN_FM1R_FBM6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6164 macro : CAN_FM1R_FBM6 CAN_FM1R_FBM6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6165 macro : CAN_FM1R_FBM7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 6166 macro : CAN_FM1R_FBM7_Msk (0x1UL << CAN_FM1R_FBM7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6167 macro : CAN_FM1R_FBM7 CAN_FM1R_FBM7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6168 macro : CAN_FM1R_FBM8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 6169 macro : CAN_FM1R_FBM8_Msk (0x1UL << CAN_FM1R_FBM8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6170 macro : CAN_FM1R_FBM8 CAN_FM1R_FBM8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6171 macro : CAN_FM1R_FBM9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 6172 macro : CAN_FM1R_FBM9_Msk (0x1UL << CAN_FM1R_FBM9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6173 macro : CAN_FM1R_FBM9 CAN_FM1R_FBM9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6174 macro : CAN_FM1R_FBM10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 6175 macro : CAN_FM1R_FBM10_Msk (0x1UL << CAN_FM1R_FBM10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6176 macro : CAN_FM1R_FBM10 CAN_FM1R_FBM10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6177 macro : CAN_FM1R_FBM11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 6178 macro : CAN_FM1R_FBM11_Msk (0x1UL << CAN_FM1R_FBM11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6179 macro : CAN_FM1R_FBM11 CAN_FM1R_FBM11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6180 macro : CAN_FM1R_FBM12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 6181 macro : CAN_FM1R_FBM12_Msk (0x1UL << CAN_FM1R_FBM12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6182 macro : CAN_FM1R_FBM12 CAN_FM1R_FBM12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6183 macro : CAN_FM1R_FBM13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 6184 macro : CAN_FM1R_FBM13_Msk (0x1UL << CAN_FM1R_FBM13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6185 macro : CAN_FM1R_FBM13 CAN_FM1R_FBM13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6188 macro : CAN_FS1R_FSC_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6189 macro : CAN_FS1R_FSC_Msk (0x3FFFUL << CAN_FS1R_FSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6190 macro : CAN_FS1R_FSC CAN_FS1R_FSC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6191 macro : CAN_FS1R_FSC0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6192 macro : CAN_FS1R_FSC0_Msk (0x1UL << CAN_FS1R_FSC0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6193 macro : CAN_FS1R_FSC0 CAN_FS1R_FSC0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6194 macro : CAN_FS1R_FSC1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 6195 macro : CAN_FS1R_FSC1_Msk (0x1UL << CAN_FS1R_FSC1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6196 macro : CAN_FS1R_FSC1 CAN_FS1R_FSC1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6197 macro : CAN_FS1R_FSC2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 6198 macro : CAN_FS1R_FSC2_Msk (0x1UL << CAN_FS1R_FSC2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6199 macro : CAN_FS1R_FSC2 CAN_FS1R_FSC2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6200 macro : CAN_FS1R_FSC3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 6201 macro : CAN_FS1R_FSC3_Msk (0x1UL << CAN_FS1R_FSC3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6202 macro : CAN_FS1R_FSC3 CAN_FS1R_FSC3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6203 macro : CAN_FS1R_FSC4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 6204 macro : CAN_FS1R_FSC4_Msk (0x1UL << CAN_FS1R_FSC4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6205 macro : CAN_FS1R_FSC4 CAN_FS1R_FSC4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6206 macro : CAN_FS1R_FSC5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 6207 macro : CAN_FS1R_FSC5_Msk (0x1UL << CAN_FS1R_FSC5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6208 macro : CAN_FS1R_FSC5 CAN_FS1R_FSC5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6209 macro : CAN_FS1R_FSC6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 6210 macro : CAN_FS1R_FSC6_Msk (0x1UL << CAN_FS1R_FSC6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6211 macro : CAN_FS1R_FSC6 CAN_FS1R_FSC6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6212 macro : CAN_FS1R_FSC7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 6213 macro : CAN_FS1R_FSC7_Msk (0x1UL << CAN_FS1R_FSC7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6214 macro : CAN_FS1R_FSC7 CAN_FS1R_FSC7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6215 macro : CAN_FS1R_FSC8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 6216 macro : CAN_FS1R_FSC8_Msk (0x1UL << CAN_FS1R_FSC8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6217 macro : CAN_FS1R_FSC8 CAN_FS1R_FSC8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6218 macro : CAN_FS1R_FSC9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 6219 macro : CAN_FS1R_FSC9_Msk (0x1UL << CAN_FS1R_FSC9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6220 macro : CAN_FS1R_FSC9 CAN_FS1R_FSC9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6221 macro : CAN_FS1R_FSC10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 6222 macro : CAN_FS1R_FSC10_Msk (0x1UL << CAN_FS1R_FSC10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6223 macro : CAN_FS1R_FSC10 CAN_FS1R_FSC10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6224 macro : CAN_FS1R_FSC11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 6225 macro : CAN_FS1R_FSC11_Msk (0x1UL << CAN_FS1R_FSC11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6226 macro : CAN_FS1R_FSC11 CAN_FS1R_FSC11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6227 macro : CAN_FS1R_FSC12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 6228 macro : CAN_FS1R_FSC12_Msk (0x1UL << CAN_FS1R_FSC12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6229 macro : CAN_FS1R_FSC12 CAN_FS1R_FSC12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6230 macro : CAN_FS1R_FSC13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 6231 macro : CAN_FS1R_FSC13_Msk (0x1UL << CAN_FS1R_FSC13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6232 macro : CAN_FS1R_FSC13 CAN_FS1R_FSC13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6235 macro : CAN_FFA1R_FFA_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6236 macro : CAN_FFA1R_FFA_Msk (0x3FFFUL << CAN_FFA1R_FFA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6237 macro : CAN_FFA1R_FFA CAN_FFA1R_FFA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6238 macro : CAN_FFA1R_FFA0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6239 macro : CAN_FFA1R_FFA0_Msk (0x1UL << CAN_FFA1R_FFA0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6240 macro : CAN_FFA1R_FFA0 CAN_FFA1R_FFA0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6241 macro : CAN_FFA1R_FFA1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 6242 macro : CAN_FFA1R_FFA1_Msk (0x1UL << CAN_FFA1R_FFA1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6243 macro : CAN_FFA1R_FFA1 CAN_FFA1R_FFA1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6244 macro : CAN_FFA1R_FFA2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 6245 macro : CAN_FFA1R_FFA2_Msk (0x1UL << CAN_FFA1R_FFA2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6246 macro : CAN_FFA1R_FFA2 CAN_FFA1R_FFA2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6247 macro : CAN_FFA1R_FFA3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 6248 macro : CAN_FFA1R_FFA3_Msk (0x1UL << CAN_FFA1R_FFA3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6249 macro : CAN_FFA1R_FFA3 CAN_FFA1R_FFA3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6250 macro : CAN_FFA1R_FFA4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 6251 macro : CAN_FFA1R_FFA4_Msk (0x1UL << CAN_FFA1R_FFA4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6252 macro : CAN_FFA1R_FFA4 CAN_FFA1R_FFA4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6253 macro : CAN_FFA1R_FFA5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 6254 macro : CAN_FFA1R_FFA5_Msk (0x1UL << CAN_FFA1R_FFA5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6255 macro : CAN_FFA1R_FFA5 CAN_FFA1R_FFA5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6256 macro : CAN_FFA1R_FFA6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 6257 macro : CAN_FFA1R_FFA6_Msk (0x1UL << CAN_FFA1R_FFA6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6258 macro : CAN_FFA1R_FFA6 CAN_FFA1R_FFA6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6259 macro : CAN_FFA1R_FFA7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 6260 macro : CAN_FFA1R_FFA7_Msk (0x1UL << CAN_FFA1R_FFA7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6261 macro : CAN_FFA1R_FFA7 CAN_FFA1R_FFA7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6262 macro : CAN_FFA1R_FFA8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 6263 macro : CAN_FFA1R_FFA8_Msk (0x1UL << CAN_FFA1R_FFA8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6264 macro : CAN_FFA1R_FFA8 CAN_FFA1R_FFA8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6265 macro : CAN_FFA1R_FFA9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 6266 macro : CAN_FFA1R_FFA9_Msk (0x1UL << CAN_FFA1R_FFA9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6267 macro : CAN_FFA1R_FFA9 CAN_FFA1R_FFA9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6268 macro : CAN_FFA1R_FFA10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 6269 macro : CAN_FFA1R_FFA10_Msk (0x1UL << CAN_FFA1R_FFA10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6270 macro : CAN_FFA1R_FFA10 CAN_FFA1R_FFA10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6271 macro : CAN_FFA1R_FFA11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 6272 macro : CAN_FFA1R_FFA11_Msk (0x1UL << CAN_FFA1R_FFA11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6273 macro : CAN_FFA1R_FFA11 CAN_FFA1R_FFA11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6274 macro : CAN_FFA1R_FFA12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 6275 macro : CAN_FFA1R_FFA12_Msk (0x1UL << CAN_FFA1R_FFA12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6276 macro : CAN_FFA1R_FFA12 CAN_FFA1R_FFA12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6277 macro : CAN_FFA1R_FFA13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 6278 macro : CAN_FFA1R_FFA13_Msk (0x1UL << CAN_FFA1R_FFA13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6279 macro : CAN_FFA1R_FFA13 CAN_FFA1R_FFA13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6282 macro : CAN_FA1R_FACT_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6283 macro : CAN_FA1R_FACT_Msk (0x3FFFUL << CAN_FA1R_FACT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6284 macro : CAN_FA1R_FACT CAN_FA1R_FACT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6285 macro : CAN_FA1R_FACT0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6286 macro : CAN_FA1R_FACT0_Msk (0x1UL << CAN_FA1R_FACT0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6287 macro : CAN_FA1R_FACT0 CAN_FA1R_FACT0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6288 macro : CAN_FA1R_FACT1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 6289 macro : CAN_FA1R_FACT1_Msk (0x1UL << CAN_FA1R_FACT1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6290 macro : CAN_FA1R_FACT1 CAN_FA1R_FACT1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6291 macro : CAN_FA1R_FACT2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 6292 macro : CAN_FA1R_FACT2_Msk (0x1UL << CAN_FA1R_FACT2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6293 macro : CAN_FA1R_FACT2 CAN_FA1R_FACT2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6294 macro : CAN_FA1R_FACT3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 6295 macro : CAN_FA1R_FACT3_Msk (0x1UL << CAN_FA1R_FACT3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6296 macro : CAN_FA1R_FACT3 CAN_FA1R_FACT3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6297 macro : CAN_FA1R_FACT4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 6298 macro : CAN_FA1R_FACT4_Msk (0x1UL << CAN_FA1R_FACT4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6299 macro : CAN_FA1R_FACT4 CAN_FA1R_FACT4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6300 macro : CAN_FA1R_FACT5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 6301 macro : CAN_FA1R_FACT5_Msk (0x1UL << CAN_FA1R_FACT5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6302 macro : CAN_FA1R_FACT5 CAN_FA1R_FACT5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6303 macro : CAN_FA1R_FACT6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 6304 macro : CAN_FA1R_FACT6_Msk (0x1UL << CAN_FA1R_FACT6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6305 macro : CAN_FA1R_FACT6 CAN_FA1R_FACT6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6306 macro : CAN_FA1R_FACT7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 6307 macro : CAN_FA1R_FACT7_Msk (0x1UL << CAN_FA1R_FACT7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6308 macro : CAN_FA1R_FACT7 CAN_FA1R_FACT7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6309 macro : CAN_FA1R_FACT8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 6310 macro : CAN_FA1R_FACT8_Msk (0x1UL << CAN_FA1R_FACT8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6311 macro : CAN_FA1R_FACT8 CAN_FA1R_FACT8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6312 macro : CAN_FA1R_FACT9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 6313 macro : CAN_FA1R_FACT9_Msk (0x1UL << CAN_FA1R_FACT9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6314 macro : CAN_FA1R_FACT9 CAN_FA1R_FACT9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6315 macro : CAN_FA1R_FACT10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 6316 macro : CAN_FA1R_FACT10_Msk (0x1UL << CAN_FA1R_FACT10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6317 macro : CAN_FA1R_FACT10 CAN_FA1R_FACT10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6318 macro : CAN_FA1R_FACT11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 6319 macro : CAN_FA1R_FACT11_Msk (0x1UL << CAN_FA1R_FACT11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6320 macro : CAN_FA1R_FACT11 CAN_FA1R_FACT11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6321 macro : CAN_FA1R_FACT12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 6322 macro : CAN_FA1R_FACT12_Msk (0x1UL << CAN_FA1R_FACT12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6323 macro : CAN_FA1R_FACT12 CAN_FA1R_FACT12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6324 macro : CAN_FA1R_FACT13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 6325 macro : CAN_FA1R_FACT13_Msk (0x1UL << CAN_FA1R_FACT13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6326 macro : CAN_FA1R_FACT13 CAN_FA1R_FACT13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6329 macro : CAN_F0R1_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6330 macro : CAN_F0R1_FB0_Msk (0x1UL << CAN_F0R1_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6331 macro : CAN_F0R1_FB0 CAN_F0R1_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6332 macro : CAN_F0R1_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 6333 macro : CAN_F0R1_FB1_Msk (0x1UL << CAN_F0R1_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6334 macro : CAN_F0R1_FB1 CAN_F0R1_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6335 macro : CAN_F0R1_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 6336 macro : CAN_F0R1_FB2_Msk (0x1UL << CAN_F0R1_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6337 macro : CAN_F0R1_FB2 CAN_F0R1_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6338 macro : CAN_F0R1_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 6339 macro : CAN_F0R1_FB3_Msk (0x1UL << CAN_F0R1_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6340 macro : CAN_F0R1_FB3 CAN_F0R1_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6341 macro : CAN_F0R1_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 6342 macro : CAN_F0R1_FB4_Msk (0x1UL << CAN_F0R1_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6343 macro : CAN_F0R1_FB4 CAN_F0R1_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6344 macro : CAN_F0R1_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 6345 macro : CAN_F0R1_FB5_Msk (0x1UL << CAN_F0R1_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6346 macro : CAN_F0R1_FB5 CAN_F0R1_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6347 macro : CAN_F0R1_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 6348 macro : CAN_F0R1_FB6_Msk (0x1UL << CAN_F0R1_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6349 macro : CAN_F0R1_FB6 CAN_F0R1_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6350 macro : CAN_F0R1_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 6351 macro : CAN_F0R1_FB7_Msk (0x1UL << CAN_F0R1_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6352 macro : CAN_F0R1_FB7 CAN_F0R1_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6353 macro : CAN_F0R1_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 6354 macro : CAN_F0R1_FB8_Msk (0x1UL << CAN_F0R1_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6355 macro : CAN_F0R1_FB8 CAN_F0R1_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6356 macro : CAN_F0R1_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 6357 macro : CAN_F0R1_FB9_Msk (0x1UL << CAN_F0R1_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6358 macro : CAN_F0R1_FB9 CAN_F0R1_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6359 macro : CAN_F0R1_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 6360 macro : CAN_F0R1_FB10_Msk (0x1UL << CAN_F0R1_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6361 macro : CAN_F0R1_FB10 CAN_F0R1_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6362 macro : CAN_F0R1_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 6363 macro : CAN_F0R1_FB11_Msk (0x1UL << CAN_F0R1_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6364 macro : CAN_F0R1_FB11 CAN_F0R1_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6365 macro : CAN_F0R1_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 6366 macro : CAN_F0R1_FB12_Msk (0x1UL << CAN_F0R1_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6367 macro : CAN_F0R1_FB12 CAN_F0R1_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6368 macro : CAN_F0R1_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 6369 macro : CAN_F0R1_FB13_Msk (0x1UL << CAN_F0R1_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6370 macro : CAN_F0R1_FB13 CAN_F0R1_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6371 macro : CAN_F0R1_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 6372 macro : CAN_F0R1_FB14_Msk (0x1UL << CAN_F0R1_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6373 macro : CAN_F0R1_FB14 CAN_F0R1_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6374 macro : CAN_F0R1_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 6375 macro : CAN_F0R1_FB15_Msk (0x1UL << CAN_F0R1_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6376 macro : CAN_F0R1_FB15 CAN_F0R1_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6377 macro : CAN_F0R1_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 6378 macro : CAN_F0R1_FB16_Msk (0x1UL << CAN_F0R1_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6379 macro : CAN_F0R1_FB16 CAN_F0R1_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6380 macro : CAN_F0R1_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 6381 macro : CAN_F0R1_FB17_Msk (0x1UL << CAN_F0R1_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6382 macro : CAN_F0R1_FB17 CAN_F0R1_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6383 macro : CAN_F0R1_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 6384 macro : CAN_F0R1_FB18_Msk (0x1UL << CAN_F0R1_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6385 macro : CAN_F0R1_FB18 CAN_F0R1_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6386 macro : CAN_F0R1_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 6387 macro : CAN_F0R1_FB19_Msk (0x1UL << CAN_F0R1_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6388 macro : CAN_F0R1_FB19 CAN_F0R1_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6389 macro : CAN_F0R1_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 6390 macro : CAN_F0R1_FB20_Msk (0x1UL << CAN_F0R1_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6391 macro : CAN_F0R1_FB20 CAN_F0R1_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6392 macro : CAN_F0R1_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 6393 macro : CAN_F0R1_FB21_Msk (0x1UL << CAN_F0R1_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6394 macro : CAN_F0R1_FB21 CAN_F0R1_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6395 macro : CAN_F0R1_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 6396 macro : CAN_F0R1_FB22_Msk (0x1UL << CAN_F0R1_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6397 macro : CAN_F0R1_FB22 CAN_F0R1_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6398 macro : CAN_F0R1_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 6399 macro : CAN_F0R1_FB23_Msk (0x1UL << CAN_F0R1_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6400 macro : CAN_F0R1_FB23 CAN_F0R1_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6401 macro : CAN_F0R1_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 6402 macro : CAN_F0R1_FB24_Msk (0x1UL << CAN_F0R1_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6403 macro : CAN_F0R1_FB24 CAN_F0R1_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6404 macro : CAN_F0R1_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 6405 macro : CAN_F0R1_FB25_Msk (0x1UL << CAN_F0R1_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6406 macro : CAN_F0R1_FB25 CAN_F0R1_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6407 macro : CAN_F0R1_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 6408 macro : CAN_F0R1_FB26_Msk (0x1UL << CAN_F0R1_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6409 macro : CAN_F0R1_FB26 CAN_F0R1_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6410 macro : CAN_F0R1_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 6411 macro : CAN_F0R1_FB27_Msk (0x1UL << CAN_F0R1_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6412 macro : CAN_F0R1_FB27 CAN_F0R1_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6413 macro : CAN_F0R1_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 6414 macro : CAN_F0R1_FB28_Msk (0x1UL << CAN_F0R1_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6415 macro : CAN_F0R1_FB28 CAN_F0R1_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6416 macro : CAN_F0R1_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 6417 macro : CAN_F0R1_FB29_Msk (0x1UL << CAN_F0R1_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6418 macro : CAN_F0R1_FB29 CAN_F0R1_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6419 macro : CAN_F0R1_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 6420 macro : CAN_F0R1_FB30_Msk (0x1UL << CAN_F0R1_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6421 macro : CAN_F0R1_FB30 CAN_F0R1_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6422 macro : CAN_F0R1_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 6423 macro : CAN_F0R1_FB31_Msk (0x1UL << CAN_F0R1_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6424 macro : CAN_F0R1_FB31 CAN_F0R1_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6427 macro : CAN_F1R1_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6428 macro : CAN_F1R1_FB0_Msk (0x1UL << CAN_F1R1_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6429 macro : CAN_F1R1_FB0 CAN_F1R1_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6430 macro : CAN_F1R1_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 6431 macro : CAN_F1R1_FB1_Msk (0x1UL << CAN_F1R1_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6432 macro : CAN_F1R1_FB1 CAN_F1R1_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6433 macro : CAN_F1R1_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 6434 macro : CAN_F1R1_FB2_Msk (0x1UL << CAN_F1R1_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6435 macro : CAN_F1R1_FB2 CAN_F1R1_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6436 macro : CAN_F1R1_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 6437 macro : CAN_F1R1_FB3_Msk (0x1UL << CAN_F1R1_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6438 macro : CAN_F1R1_FB3 CAN_F1R1_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6439 macro : CAN_F1R1_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 6440 macro : CAN_F1R1_FB4_Msk (0x1UL << CAN_F1R1_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6441 macro : CAN_F1R1_FB4 CAN_F1R1_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6442 macro : CAN_F1R1_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 6443 macro : CAN_F1R1_FB5_Msk (0x1UL << CAN_F1R1_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6444 macro : CAN_F1R1_FB5 CAN_F1R1_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6445 macro : CAN_F1R1_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 6446 macro : CAN_F1R1_FB6_Msk (0x1UL << CAN_F1R1_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6447 macro : CAN_F1R1_FB6 CAN_F1R1_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6448 macro : CAN_F1R1_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 6449 macro : CAN_F1R1_FB7_Msk (0x1UL << CAN_F1R1_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6450 macro : CAN_F1R1_FB7 CAN_F1R1_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6451 macro : CAN_F1R1_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 6452 macro : CAN_F1R1_FB8_Msk (0x1UL << CAN_F1R1_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6453 macro : CAN_F1R1_FB8 CAN_F1R1_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6454 macro : CAN_F1R1_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 6455 macro : CAN_F1R1_FB9_Msk (0x1UL << CAN_F1R1_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6456 macro : CAN_F1R1_FB9 CAN_F1R1_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6457 macro : CAN_F1R1_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 6458 macro : CAN_F1R1_FB10_Msk (0x1UL << CAN_F1R1_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6459 macro : CAN_F1R1_FB10 CAN_F1R1_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6460 macro : CAN_F1R1_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 6461 macro : CAN_F1R1_FB11_Msk (0x1UL << CAN_F1R1_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6462 macro : CAN_F1R1_FB11 CAN_F1R1_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6463 macro : CAN_F1R1_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 6464 macro : CAN_F1R1_FB12_Msk (0x1UL << CAN_F1R1_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6465 macro : CAN_F1R1_FB12 CAN_F1R1_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6466 macro : CAN_F1R1_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 6467 macro : CAN_F1R1_FB13_Msk (0x1UL << CAN_F1R1_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6468 macro : CAN_F1R1_FB13 CAN_F1R1_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6469 macro : CAN_F1R1_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 6470 macro : CAN_F1R1_FB14_Msk (0x1UL << CAN_F1R1_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6471 macro : CAN_F1R1_FB14 CAN_F1R1_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6472 macro : CAN_F1R1_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 6473 macro : CAN_F1R1_FB15_Msk (0x1UL << CAN_F1R1_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6474 macro : CAN_F1R1_FB15 CAN_F1R1_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6475 macro : CAN_F1R1_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 6476 macro : CAN_F1R1_FB16_Msk (0x1UL << CAN_F1R1_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6477 macro : CAN_F1R1_FB16 CAN_F1R1_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6478 macro : CAN_F1R1_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 6479 macro : CAN_F1R1_FB17_Msk (0x1UL << CAN_F1R1_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6480 macro : CAN_F1R1_FB17 CAN_F1R1_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6481 macro : CAN_F1R1_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 6482 macro : CAN_F1R1_FB18_Msk (0x1UL << CAN_F1R1_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6483 macro : CAN_F1R1_FB18 CAN_F1R1_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6484 macro : CAN_F1R1_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 6485 macro : CAN_F1R1_FB19_Msk (0x1UL << CAN_F1R1_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6486 macro : CAN_F1R1_FB19 CAN_F1R1_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6487 macro : CAN_F1R1_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 6488 macro : CAN_F1R1_FB20_Msk (0x1UL << CAN_F1R1_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6489 macro : CAN_F1R1_FB20 CAN_F1R1_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6490 macro : CAN_F1R1_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 6491 macro : CAN_F1R1_FB21_Msk (0x1UL << CAN_F1R1_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6492 macro : CAN_F1R1_FB21 CAN_F1R1_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6493 macro : CAN_F1R1_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 6494 macro : CAN_F1R1_FB22_Msk (0x1UL << CAN_F1R1_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6495 macro : CAN_F1R1_FB22 CAN_F1R1_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6496 macro : CAN_F1R1_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 6497 macro : CAN_F1R1_FB23_Msk (0x1UL << CAN_F1R1_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6498 macro : CAN_F1R1_FB23 CAN_F1R1_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6499 macro : CAN_F1R1_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 6500 macro : CAN_F1R1_FB24_Msk (0x1UL << CAN_F1R1_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6501 macro : CAN_F1R1_FB24 CAN_F1R1_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6502 macro : CAN_F1R1_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 6503 macro : CAN_F1R1_FB25_Msk (0x1UL << CAN_F1R1_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6504 macro : CAN_F1R1_FB25 CAN_F1R1_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6505 macro : CAN_F1R1_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 6506 macro : CAN_F1R1_FB26_Msk (0x1UL << CAN_F1R1_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6507 macro : CAN_F1R1_FB26 CAN_F1R1_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6508 macro : CAN_F1R1_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 6509 macro : CAN_F1R1_FB27_Msk (0x1UL << CAN_F1R1_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6510 macro : CAN_F1R1_FB27 CAN_F1R1_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6511 macro : CAN_F1R1_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 6512 macro : CAN_F1R1_FB28_Msk (0x1UL << CAN_F1R1_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6513 macro : CAN_F1R1_FB28 CAN_F1R1_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6514 macro : CAN_F1R1_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 6515 macro : CAN_F1R1_FB29_Msk (0x1UL << CAN_F1R1_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6516 macro : CAN_F1R1_FB29 CAN_F1R1_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6517 macro : CAN_F1R1_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 6518 macro : CAN_F1R1_FB30_Msk (0x1UL << CAN_F1R1_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6519 macro : CAN_F1R1_FB30 CAN_F1R1_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6520 macro : CAN_F1R1_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 6521 macro : CAN_F1R1_FB31_Msk (0x1UL << CAN_F1R1_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6522 macro : CAN_F1R1_FB31 CAN_F1R1_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6525 macro : CAN_F2R1_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6526 macro : CAN_F2R1_FB0_Msk (0x1UL << CAN_F2R1_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6527 macro : CAN_F2R1_FB0 CAN_F2R1_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6528 macro : CAN_F2R1_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 6529 macro : CAN_F2R1_FB1_Msk (0x1UL << CAN_F2R1_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6530 macro : CAN_F2R1_FB1 CAN_F2R1_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6531 macro : CAN_F2R1_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 6532 macro : CAN_F2R1_FB2_Msk (0x1UL << CAN_F2R1_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6533 macro : CAN_F2R1_FB2 CAN_F2R1_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6534 macro : CAN_F2R1_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 6535 macro : CAN_F2R1_FB3_Msk (0x1UL << CAN_F2R1_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6536 macro : CAN_F2R1_FB3 CAN_F2R1_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6537 macro : CAN_F2R1_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 6538 macro : CAN_F2R1_FB4_Msk (0x1UL << CAN_F2R1_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6539 macro : CAN_F2R1_FB4 CAN_F2R1_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6540 macro : CAN_F2R1_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 6541 macro : CAN_F2R1_FB5_Msk (0x1UL << CAN_F2R1_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6542 macro : CAN_F2R1_FB5 CAN_F2R1_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6543 macro : CAN_F2R1_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 6544 macro : CAN_F2R1_FB6_Msk (0x1UL << CAN_F2R1_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6545 macro : CAN_F2R1_FB6 CAN_F2R1_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6546 macro : CAN_F2R1_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 6547 macro : CAN_F2R1_FB7_Msk (0x1UL << CAN_F2R1_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6548 macro : CAN_F2R1_FB7 CAN_F2R1_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6549 macro : CAN_F2R1_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 6550 macro : CAN_F2R1_FB8_Msk (0x1UL << CAN_F2R1_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6551 macro : CAN_F2R1_FB8 CAN_F2R1_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6552 macro : CAN_F2R1_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 6553 macro : CAN_F2R1_FB9_Msk (0x1UL << CAN_F2R1_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6554 macro : CAN_F2R1_FB9 CAN_F2R1_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6555 macro : CAN_F2R1_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 6556 macro : CAN_F2R1_FB10_Msk (0x1UL << CAN_F2R1_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6557 macro : CAN_F2R1_FB10 CAN_F2R1_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6558 macro : CAN_F2R1_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 6559 macro : CAN_F2R1_FB11_Msk (0x1UL << CAN_F2R1_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6560 macro : CAN_F2R1_FB11 CAN_F2R1_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6561 macro : CAN_F2R1_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 6562 macro : CAN_F2R1_FB12_Msk (0x1UL << CAN_F2R1_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6563 macro : CAN_F2R1_FB12 CAN_F2R1_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6564 macro : CAN_F2R1_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 6565 macro : CAN_F2R1_FB13_Msk (0x1UL << CAN_F2R1_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6566 macro : CAN_F2R1_FB13 CAN_F2R1_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6567 macro : CAN_F2R1_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 6568 macro : CAN_F2R1_FB14_Msk (0x1UL << CAN_F2R1_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6569 macro : CAN_F2R1_FB14 CAN_F2R1_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6570 macro : CAN_F2R1_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 6571 macro : CAN_F2R1_FB15_Msk (0x1UL << CAN_F2R1_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6572 macro : CAN_F2R1_FB15 CAN_F2R1_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6573 macro : CAN_F2R1_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 6574 macro : CAN_F2R1_FB16_Msk (0x1UL << CAN_F2R1_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6575 macro : CAN_F2R1_FB16 CAN_F2R1_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6576 macro : CAN_F2R1_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 6577 macro : CAN_F2R1_FB17_Msk (0x1UL << CAN_F2R1_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6578 macro : CAN_F2R1_FB17 CAN_F2R1_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6579 macro : CAN_F2R1_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 6580 macro : CAN_F2R1_FB18_Msk (0x1UL << CAN_F2R1_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6581 macro : CAN_F2R1_FB18 CAN_F2R1_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6582 macro : CAN_F2R1_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 6583 macro : CAN_F2R1_FB19_Msk (0x1UL << CAN_F2R1_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6584 macro : CAN_F2R1_FB19 CAN_F2R1_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6585 macro : CAN_F2R1_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 6586 macro : CAN_F2R1_FB20_Msk (0x1UL << CAN_F2R1_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6587 macro : CAN_F2R1_FB20 CAN_F2R1_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6588 macro : CAN_F2R1_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 6589 macro : CAN_F2R1_FB21_Msk (0x1UL << CAN_F2R1_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6590 macro : CAN_F2R1_FB21 CAN_F2R1_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6591 macro : CAN_F2R1_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 6592 macro : CAN_F2R1_FB22_Msk (0x1UL << CAN_F2R1_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6593 macro : CAN_F2R1_FB22 CAN_F2R1_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6594 macro : CAN_F2R1_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 6595 macro : CAN_F2R1_FB23_Msk (0x1UL << CAN_F2R1_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6596 macro : CAN_F2R1_FB23 CAN_F2R1_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6597 macro : CAN_F2R1_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 6598 macro : CAN_F2R1_FB24_Msk (0x1UL << CAN_F2R1_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6599 macro : CAN_F2R1_FB24 CAN_F2R1_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6600 macro : CAN_F2R1_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 6601 macro : CAN_F2R1_FB25_Msk (0x1UL << CAN_F2R1_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6602 macro : CAN_F2R1_FB25 CAN_F2R1_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6603 macro : CAN_F2R1_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 6604 macro : CAN_F2R1_FB26_Msk (0x1UL << CAN_F2R1_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6605 macro : CAN_F2R1_FB26 CAN_F2R1_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6606 macro : CAN_F2R1_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 6607 macro : CAN_F2R1_FB27_Msk (0x1UL << CAN_F2R1_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6608 macro : CAN_F2R1_FB27 CAN_F2R1_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6609 macro : CAN_F2R1_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 6610 macro : CAN_F2R1_FB28_Msk (0x1UL << CAN_F2R1_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6611 macro : CAN_F2R1_FB28 CAN_F2R1_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6612 macro : CAN_F2R1_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 6613 macro : CAN_F2R1_FB29_Msk (0x1UL << CAN_F2R1_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6614 macro : CAN_F2R1_FB29 CAN_F2R1_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6615 macro : CAN_F2R1_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 6616 macro : CAN_F2R1_FB30_Msk (0x1UL << CAN_F2R1_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6617 macro : CAN_F2R1_FB30 CAN_F2R1_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6618 macro : CAN_F2R1_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 6619 macro : CAN_F2R1_FB31_Msk (0x1UL << CAN_F2R1_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6620 macro : CAN_F2R1_FB31 CAN_F2R1_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6623 macro : CAN_F3R1_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6624 macro : CAN_F3R1_FB0_Msk (0x1UL << CAN_F3R1_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6625 macro : CAN_F3R1_FB0 CAN_F3R1_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6626 macro : CAN_F3R1_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 6627 macro : CAN_F3R1_FB1_Msk (0x1UL << CAN_F3R1_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6628 macro : CAN_F3R1_FB1 CAN_F3R1_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6629 macro : CAN_F3R1_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 6630 macro : CAN_F3R1_FB2_Msk (0x1UL << CAN_F3R1_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6631 macro : CAN_F3R1_FB2 CAN_F3R1_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6632 macro : CAN_F3R1_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 6633 macro : CAN_F3R1_FB3_Msk (0x1UL << CAN_F3R1_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6634 macro : CAN_F3R1_FB3 CAN_F3R1_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6635 macro : CAN_F3R1_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 6636 macro : CAN_F3R1_FB4_Msk (0x1UL << CAN_F3R1_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6637 macro : CAN_F3R1_FB4 CAN_F3R1_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6638 macro : CAN_F3R1_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 6639 macro : CAN_F3R1_FB5_Msk (0x1UL << CAN_F3R1_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6640 macro : CAN_F3R1_FB5 CAN_F3R1_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6641 macro : CAN_F3R1_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 6642 macro : CAN_F3R1_FB6_Msk (0x1UL << CAN_F3R1_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6643 macro : CAN_F3R1_FB6 CAN_F3R1_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6644 macro : CAN_F3R1_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 6645 macro : CAN_F3R1_FB7_Msk (0x1UL << CAN_F3R1_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6646 macro : CAN_F3R1_FB7 CAN_F3R1_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6647 macro : CAN_F3R1_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 6648 macro : CAN_F3R1_FB8_Msk (0x1UL << CAN_F3R1_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6649 macro : CAN_F3R1_FB8 CAN_F3R1_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6650 macro : CAN_F3R1_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 6651 macro : CAN_F3R1_FB9_Msk (0x1UL << CAN_F3R1_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6652 macro : CAN_F3R1_FB9 CAN_F3R1_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6653 macro : CAN_F3R1_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 6654 macro : CAN_F3R1_FB10_Msk (0x1UL << CAN_F3R1_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6655 macro : CAN_F3R1_FB10 CAN_F3R1_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6656 macro : CAN_F3R1_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 6657 macro : CAN_F3R1_FB11_Msk (0x1UL << CAN_F3R1_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6658 macro : CAN_F3R1_FB11 CAN_F3R1_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6659 macro : CAN_F3R1_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 6660 macro : CAN_F3R1_FB12_Msk (0x1UL << CAN_F3R1_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6661 macro : CAN_F3R1_FB12 CAN_F3R1_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6662 macro : CAN_F3R1_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 6663 macro : CAN_F3R1_FB13_Msk (0x1UL << CAN_F3R1_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6664 macro : CAN_F3R1_FB13 CAN_F3R1_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6665 macro : CAN_F3R1_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 6666 macro : CAN_F3R1_FB14_Msk (0x1UL << CAN_F3R1_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6667 macro : CAN_F3R1_FB14 CAN_F3R1_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6668 macro : CAN_F3R1_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 6669 macro : CAN_F3R1_FB15_Msk (0x1UL << CAN_F3R1_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6670 macro : CAN_F3R1_FB15 CAN_F3R1_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6671 macro : CAN_F3R1_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 6672 macro : CAN_F3R1_FB16_Msk (0x1UL << CAN_F3R1_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6673 macro : CAN_F3R1_FB16 CAN_F3R1_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6674 macro : CAN_F3R1_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 6675 macro : CAN_F3R1_FB17_Msk (0x1UL << CAN_F3R1_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6676 macro : CAN_F3R1_FB17 CAN_F3R1_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6677 macro : CAN_F3R1_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 6678 macro : CAN_F3R1_FB18_Msk (0x1UL << CAN_F3R1_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6679 macro : CAN_F3R1_FB18 CAN_F3R1_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6680 macro : CAN_F3R1_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 6681 macro : CAN_F3R1_FB19_Msk (0x1UL << CAN_F3R1_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6682 macro : CAN_F3R1_FB19 CAN_F3R1_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6683 macro : CAN_F3R1_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 6684 macro : CAN_F3R1_FB20_Msk (0x1UL << CAN_F3R1_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6685 macro : CAN_F3R1_FB20 CAN_F3R1_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6686 macro : CAN_F3R1_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 6687 macro : CAN_F3R1_FB21_Msk (0x1UL << CAN_F3R1_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6688 macro : CAN_F3R1_FB21 CAN_F3R1_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6689 macro : CAN_F3R1_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 6690 macro : CAN_F3R1_FB22_Msk (0x1UL << CAN_F3R1_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6691 macro : CAN_F3R1_FB22 CAN_F3R1_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6692 macro : CAN_F3R1_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 6693 macro : CAN_F3R1_FB23_Msk (0x1UL << CAN_F3R1_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6694 macro : CAN_F3R1_FB23 CAN_F3R1_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6695 macro : CAN_F3R1_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 6696 macro : CAN_F3R1_FB24_Msk (0x1UL << CAN_F3R1_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6697 macro : CAN_F3R1_FB24 CAN_F3R1_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6698 macro : CAN_F3R1_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 6699 macro : CAN_F3R1_FB25_Msk (0x1UL << CAN_F3R1_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6700 macro : CAN_F3R1_FB25 CAN_F3R1_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6701 macro : CAN_F3R1_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 6702 macro : CAN_F3R1_FB26_Msk (0x1UL << CAN_F3R1_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6703 macro : CAN_F3R1_FB26 CAN_F3R1_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6704 macro : CAN_F3R1_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 6705 macro : CAN_F3R1_FB27_Msk (0x1UL << CAN_F3R1_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6706 macro : CAN_F3R1_FB27 CAN_F3R1_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6707 macro : CAN_F3R1_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 6708 macro : CAN_F3R1_FB28_Msk (0x1UL << CAN_F3R1_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6709 macro : CAN_F3R1_FB28 CAN_F3R1_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6710 macro : CAN_F3R1_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 6711 macro : CAN_F3R1_FB29_Msk (0x1UL << CAN_F3R1_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6712 macro : CAN_F3R1_FB29 CAN_F3R1_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6713 macro : CAN_F3R1_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 6714 macro : CAN_F3R1_FB30_Msk (0x1UL << CAN_F3R1_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6715 macro : CAN_F3R1_FB30 CAN_F3R1_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6716 macro : CAN_F3R1_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 6717 macro : CAN_F3R1_FB31_Msk (0x1UL << CAN_F3R1_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6718 macro : CAN_F3R1_FB31 CAN_F3R1_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6721 macro : CAN_F4R1_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6722 macro : CAN_F4R1_FB0_Msk (0x1UL << CAN_F4R1_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6723 macro : CAN_F4R1_FB0 CAN_F4R1_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6724 macro : CAN_F4R1_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 6725 macro : CAN_F4R1_FB1_Msk (0x1UL << CAN_F4R1_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6726 macro : CAN_F4R1_FB1 CAN_F4R1_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6727 macro : CAN_F4R1_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 6728 macro : CAN_F4R1_FB2_Msk (0x1UL << CAN_F4R1_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6729 macro : CAN_F4R1_FB2 CAN_F4R1_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6730 macro : CAN_F4R1_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 6731 macro : CAN_F4R1_FB3_Msk (0x1UL << CAN_F4R1_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6732 macro : CAN_F4R1_FB3 CAN_F4R1_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6733 macro : CAN_F4R1_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 6734 macro : CAN_F4R1_FB4_Msk (0x1UL << CAN_F4R1_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6735 macro : CAN_F4R1_FB4 CAN_F4R1_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6736 macro : CAN_F4R1_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 6737 macro : CAN_F4R1_FB5_Msk (0x1UL << CAN_F4R1_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6738 macro : CAN_F4R1_FB5 CAN_F4R1_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6739 macro : CAN_F4R1_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 6740 macro : CAN_F4R1_FB6_Msk (0x1UL << CAN_F4R1_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6741 macro : CAN_F4R1_FB6 CAN_F4R1_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6742 macro : CAN_F4R1_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 6743 macro : CAN_F4R1_FB7_Msk (0x1UL << CAN_F4R1_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6744 macro : CAN_F4R1_FB7 CAN_F4R1_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6745 macro : CAN_F4R1_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 6746 macro : CAN_F4R1_FB8_Msk (0x1UL << CAN_F4R1_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6747 macro : CAN_F4R1_FB8 CAN_F4R1_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6748 macro : CAN_F4R1_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 6749 macro : CAN_F4R1_FB9_Msk (0x1UL << CAN_F4R1_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6750 macro : CAN_F4R1_FB9 CAN_F4R1_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6751 macro : CAN_F4R1_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 6752 macro : CAN_F4R1_FB10_Msk (0x1UL << CAN_F4R1_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6753 macro : CAN_F4R1_FB10 CAN_F4R1_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6754 macro : CAN_F4R1_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 6755 macro : CAN_F4R1_FB11_Msk (0x1UL << CAN_F4R1_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6756 macro : CAN_F4R1_FB11 CAN_F4R1_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6757 macro : CAN_F4R1_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 6758 macro : CAN_F4R1_FB12_Msk (0x1UL << CAN_F4R1_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6759 macro : CAN_F4R1_FB12 CAN_F4R1_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6760 macro : CAN_F4R1_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 6761 macro : CAN_F4R1_FB13_Msk (0x1UL << CAN_F4R1_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6762 macro : CAN_F4R1_FB13 CAN_F4R1_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6763 macro : CAN_F4R1_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 6764 macro : CAN_F4R1_FB14_Msk (0x1UL << CAN_F4R1_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6765 macro : CAN_F4R1_FB14 CAN_F4R1_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6766 macro : CAN_F4R1_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 6767 macro : CAN_F4R1_FB15_Msk (0x1UL << CAN_F4R1_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6768 macro : CAN_F4R1_FB15 CAN_F4R1_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6769 macro : CAN_F4R1_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 6770 macro : CAN_F4R1_FB16_Msk (0x1UL << CAN_F4R1_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6771 macro : CAN_F4R1_FB16 CAN_F4R1_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6772 macro : CAN_F4R1_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 6773 macro : CAN_F4R1_FB17_Msk (0x1UL << CAN_F4R1_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6774 macro : CAN_F4R1_FB17 CAN_F4R1_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6775 macro : CAN_F4R1_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 6776 macro : CAN_F4R1_FB18_Msk (0x1UL << CAN_F4R1_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6777 macro : CAN_F4R1_FB18 CAN_F4R1_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6778 macro : CAN_F4R1_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 6779 macro : CAN_F4R1_FB19_Msk (0x1UL << CAN_F4R1_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6780 macro : CAN_F4R1_FB19 CAN_F4R1_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6781 macro : CAN_F4R1_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 6782 macro : CAN_F4R1_FB20_Msk (0x1UL << CAN_F4R1_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6783 macro : CAN_F4R1_FB20 CAN_F4R1_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6784 macro : CAN_F4R1_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 6785 macro : CAN_F4R1_FB21_Msk (0x1UL << CAN_F4R1_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6786 macro : CAN_F4R1_FB21 CAN_F4R1_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6787 macro : CAN_F4R1_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 6788 macro : CAN_F4R1_FB22_Msk (0x1UL << CAN_F4R1_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6789 macro : CAN_F4R1_FB22 CAN_F4R1_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6790 macro : CAN_F4R1_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 6791 macro : CAN_F4R1_FB23_Msk (0x1UL << CAN_F4R1_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6792 macro : CAN_F4R1_FB23 CAN_F4R1_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6793 macro : CAN_F4R1_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 6794 macro : CAN_F4R1_FB24_Msk (0x1UL << CAN_F4R1_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6795 macro : CAN_F4R1_FB24 CAN_F4R1_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6796 macro : CAN_F4R1_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 6797 macro : CAN_F4R1_FB25_Msk (0x1UL << CAN_F4R1_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6798 macro : CAN_F4R1_FB25 CAN_F4R1_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6799 macro : CAN_F4R1_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 6800 macro : CAN_F4R1_FB26_Msk (0x1UL << CAN_F4R1_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6801 macro : CAN_F4R1_FB26 CAN_F4R1_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6802 macro : CAN_F4R1_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 6803 macro : CAN_F4R1_FB27_Msk (0x1UL << CAN_F4R1_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6804 macro : CAN_F4R1_FB27 CAN_F4R1_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6805 macro : CAN_F4R1_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 6806 macro : CAN_F4R1_FB28_Msk (0x1UL << CAN_F4R1_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6807 macro : CAN_F4R1_FB28 CAN_F4R1_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6808 macro : CAN_F4R1_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 6809 macro : CAN_F4R1_FB29_Msk (0x1UL << CAN_F4R1_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6810 macro : CAN_F4R1_FB29 CAN_F4R1_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6811 macro : CAN_F4R1_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 6812 macro : CAN_F4R1_FB30_Msk (0x1UL << CAN_F4R1_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6813 macro : CAN_F4R1_FB30 CAN_F4R1_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6814 macro : CAN_F4R1_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 6815 macro : CAN_F4R1_FB31_Msk (0x1UL << CAN_F4R1_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6816 macro : CAN_F4R1_FB31 CAN_F4R1_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6819 macro : CAN_F5R1_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6820 macro : CAN_F5R1_FB0_Msk (0x1UL << CAN_F5R1_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6821 macro : CAN_F5R1_FB0 CAN_F5R1_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6822 macro : CAN_F5R1_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 6823 macro : CAN_F5R1_FB1_Msk (0x1UL << CAN_F5R1_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6824 macro : CAN_F5R1_FB1 CAN_F5R1_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6825 macro : CAN_F5R1_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 6826 macro : CAN_F5R1_FB2_Msk (0x1UL << CAN_F5R1_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6827 macro : CAN_F5R1_FB2 CAN_F5R1_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6828 macro : CAN_F5R1_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 6829 macro : CAN_F5R1_FB3_Msk (0x1UL << CAN_F5R1_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6830 macro : CAN_F5R1_FB3 CAN_F5R1_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6831 macro : CAN_F5R1_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 6832 macro : CAN_F5R1_FB4_Msk (0x1UL << CAN_F5R1_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6833 macro : CAN_F5R1_FB4 CAN_F5R1_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6834 macro : CAN_F5R1_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 6835 macro : CAN_F5R1_FB5_Msk (0x1UL << CAN_F5R1_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6836 macro : CAN_F5R1_FB5 CAN_F5R1_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6837 macro : CAN_F5R1_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 6838 macro : CAN_F5R1_FB6_Msk (0x1UL << CAN_F5R1_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6839 macro : CAN_F5R1_FB6 CAN_F5R1_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6840 macro : CAN_F5R1_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 6841 macro : CAN_F5R1_FB7_Msk (0x1UL << CAN_F5R1_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6842 macro : CAN_F5R1_FB7 CAN_F5R1_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6843 macro : CAN_F5R1_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 6844 macro : CAN_F5R1_FB8_Msk (0x1UL << CAN_F5R1_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6845 macro : CAN_F5R1_FB8 CAN_F5R1_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6846 macro : CAN_F5R1_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 6847 macro : CAN_F5R1_FB9_Msk (0x1UL << CAN_F5R1_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6848 macro : CAN_F5R1_FB9 CAN_F5R1_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6849 macro : CAN_F5R1_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 6850 macro : CAN_F5R1_FB10_Msk (0x1UL << CAN_F5R1_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6851 macro : CAN_F5R1_FB10 CAN_F5R1_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6852 macro : CAN_F5R1_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 6853 macro : CAN_F5R1_FB11_Msk (0x1UL << CAN_F5R1_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6854 macro : CAN_F5R1_FB11 CAN_F5R1_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6855 macro : CAN_F5R1_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 6856 macro : CAN_F5R1_FB12_Msk (0x1UL << CAN_F5R1_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6857 macro : CAN_F5R1_FB12 CAN_F5R1_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6858 macro : CAN_F5R1_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 6859 macro : CAN_F5R1_FB13_Msk (0x1UL << CAN_F5R1_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6860 macro : CAN_F5R1_FB13 CAN_F5R1_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6861 macro : CAN_F5R1_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 6862 macro : CAN_F5R1_FB14_Msk (0x1UL << CAN_F5R1_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6863 macro : CAN_F5R1_FB14 CAN_F5R1_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6864 macro : CAN_F5R1_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 6865 macro : CAN_F5R1_FB15_Msk (0x1UL << CAN_F5R1_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6866 macro : CAN_F5R1_FB15 CAN_F5R1_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6867 macro : CAN_F5R1_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 6868 macro : CAN_F5R1_FB16_Msk (0x1UL << CAN_F5R1_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6869 macro : CAN_F5R1_FB16 CAN_F5R1_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6870 macro : CAN_F5R1_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 6871 macro : CAN_F5R1_FB17_Msk (0x1UL << CAN_F5R1_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6872 macro : CAN_F5R1_FB17 CAN_F5R1_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6873 macro : CAN_F5R1_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 6874 macro : CAN_F5R1_FB18_Msk (0x1UL << CAN_F5R1_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6875 macro : CAN_F5R1_FB18 CAN_F5R1_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6876 macro : CAN_F5R1_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 6877 macro : CAN_F5R1_FB19_Msk (0x1UL << CAN_F5R1_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6878 macro : CAN_F5R1_FB19 CAN_F5R1_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6879 macro : CAN_F5R1_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 6880 macro : CAN_F5R1_FB20_Msk (0x1UL << CAN_F5R1_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6881 macro : CAN_F5R1_FB20 CAN_F5R1_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6882 macro : CAN_F5R1_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 6883 macro : CAN_F5R1_FB21_Msk (0x1UL << CAN_F5R1_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6884 macro : CAN_F5R1_FB21 CAN_F5R1_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6885 macro : CAN_F5R1_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 6886 macro : CAN_F5R1_FB22_Msk (0x1UL << CAN_F5R1_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6887 macro : CAN_F5R1_FB22 CAN_F5R1_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6888 macro : CAN_F5R1_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 6889 macro : CAN_F5R1_FB23_Msk (0x1UL << CAN_F5R1_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6890 macro : CAN_F5R1_FB23 CAN_F5R1_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6891 macro : CAN_F5R1_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 6892 macro : CAN_F5R1_FB24_Msk (0x1UL << CAN_F5R1_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6893 macro : CAN_F5R1_FB24 CAN_F5R1_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6894 macro : CAN_F5R1_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 6895 macro : CAN_F5R1_FB25_Msk (0x1UL << CAN_F5R1_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6896 macro : CAN_F5R1_FB25 CAN_F5R1_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6897 macro : CAN_F5R1_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 6898 macro : CAN_F5R1_FB26_Msk (0x1UL << CAN_F5R1_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6899 macro : CAN_F5R1_FB26 CAN_F5R1_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6900 macro : CAN_F5R1_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 6901 macro : CAN_F5R1_FB27_Msk (0x1UL << CAN_F5R1_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6902 macro : CAN_F5R1_FB27 CAN_F5R1_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6903 macro : CAN_F5R1_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 6904 macro : CAN_F5R1_FB28_Msk (0x1UL << CAN_F5R1_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6905 macro : CAN_F5R1_FB28 CAN_F5R1_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6906 macro : CAN_F5R1_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 6907 macro : CAN_F5R1_FB29_Msk (0x1UL << CAN_F5R1_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6908 macro : CAN_F5R1_FB29 CAN_F5R1_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6909 macro : CAN_F5R1_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 6910 macro : CAN_F5R1_FB30_Msk (0x1UL << CAN_F5R1_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6911 macro : CAN_F5R1_FB30 CAN_F5R1_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6912 macro : CAN_F5R1_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 6913 macro : CAN_F5R1_FB31_Msk (0x1UL << CAN_F5R1_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6914 macro : CAN_F5R1_FB31 CAN_F5R1_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6917 macro : CAN_F6R1_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 6918 macro : CAN_F6R1_FB0_Msk (0x1UL << CAN_F6R1_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6919 macro : CAN_F6R1_FB0 CAN_F6R1_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6920 macro : CAN_F6R1_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 6921 macro : CAN_F6R1_FB1_Msk (0x1UL << CAN_F6R1_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6922 macro : CAN_F6R1_FB1 CAN_F6R1_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6923 macro : CAN_F6R1_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 6924 macro : CAN_F6R1_FB2_Msk (0x1UL << CAN_F6R1_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6925 macro : CAN_F6R1_FB2 CAN_F6R1_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6926 macro : CAN_F6R1_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 6927 macro : CAN_F6R1_FB3_Msk (0x1UL << CAN_F6R1_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6928 macro : CAN_F6R1_FB3 CAN_F6R1_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6929 macro : CAN_F6R1_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 6930 macro : CAN_F6R1_FB4_Msk (0x1UL << CAN_F6R1_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6931 macro : CAN_F6R1_FB4 CAN_F6R1_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6932 macro : CAN_F6R1_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 6933 macro : CAN_F6R1_FB5_Msk (0x1UL << CAN_F6R1_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6934 macro : CAN_F6R1_FB5 CAN_F6R1_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6935 macro : CAN_F6R1_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 6936 macro : CAN_F6R1_FB6_Msk (0x1UL << CAN_F6R1_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6937 macro : CAN_F6R1_FB6 CAN_F6R1_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6938 macro : CAN_F6R1_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 6939 macro : CAN_F6R1_FB7_Msk (0x1UL << CAN_F6R1_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6940 macro : CAN_F6R1_FB7 CAN_F6R1_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6941 macro : CAN_F6R1_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 6942 macro : CAN_F6R1_FB8_Msk (0x1UL << CAN_F6R1_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6943 macro : CAN_F6R1_FB8 CAN_F6R1_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6944 macro : CAN_F6R1_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 6945 macro : CAN_F6R1_FB9_Msk (0x1UL << CAN_F6R1_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6946 macro : CAN_F6R1_FB9 CAN_F6R1_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6947 macro : CAN_F6R1_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 6948 macro : CAN_F6R1_FB10_Msk (0x1UL << CAN_F6R1_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6949 macro : CAN_F6R1_FB10 CAN_F6R1_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6950 macro : CAN_F6R1_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 6951 macro : CAN_F6R1_FB11_Msk (0x1UL << CAN_F6R1_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6952 macro : CAN_F6R1_FB11 CAN_F6R1_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6953 macro : CAN_F6R1_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 6954 macro : CAN_F6R1_FB12_Msk (0x1UL << CAN_F6R1_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6955 macro : CAN_F6R1_FB12 CAN_F6R1_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6956 macro : CAN_F6R1_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 6957 macro : CAN_F6R1_FB13_Msk (0x1UL << CAN_F6R1_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6958 macro : CAN_F6R1_FB13 CAN_F6R1_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6959 macro : CAN_F6R1_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 6960 macro : CAN_F6R1_FB14_Msk (0x1UL << CAN_F6R1_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6961 macro : CAN_F6R1_FB14 CAN_F6R1_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6962 macro : CAN_F6R1_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 6963 macro : CAN_F6R1_FB15_Msk (0x1UL << CAN_F6R1_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6964 macro : CAN_F6R1_FB15 CAN_F6R1_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6965 macro : CAN_F6R1_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 6966 macro : CAN_F6R1_FB16_Msk (0x1UL << CAN_F6R1_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6967 macro : CAN_F6R1_FB16 CAN_F6R1_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6968 macro : CAN_F6R1_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 6969 macro : CAN_F6R1_FB17_Msk (0x1UL << CAN_F6R1_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6970 macro : CAN_F6R1_FB17 CAN_F6R1_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6971 macro : CAN_F6R1_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 6972 macro : CAN_F6R1_FB18_Msk (0x1UL << CAN_F6R1_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6973 macro : CAN_F6R1_FB18 CAN_F6R1_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6974 macro : CAN_F6R1_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 6975 macro : CAN_F6R1_FB19_Msk (0x1UL << CAN_F6R1_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6976 macro : CAN_F6R1_FB19 CAN_F6R1_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6977 macro : CAN_F6R1_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 6978 macro : CAN_F6R1_FB20_Msk (0x1UL << CAN_F6R1_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6979 macro : CAN_F6R1_FB20 CAN_F6R1_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6980 macro : CAN_F6R1_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 6981 macro : CAN_F6R1_FB21_Msk (0x1UL << CAN_F6R1_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6982 macro : CAN_F6R1_FB21 CAN_F6R1_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6983 macro : CAN_F6R1_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 6984 macro : CAN_F6R1_FB22_Msk (0x1UL << CAN_F6R1_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6985 macro : CAN_F6R1_FB22 CAN_F6R1_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6986 macro : CAN_F6R1_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 6987 macro : CAN_F6R1_FB23_Msk (0x1UL << CAN_F6R1_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6988 macro : CAN_F6R1_FB23 CAN_F6R1_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6989 macro : CAN_F6R1_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 6990 macro : CAN_F6R1_FB24_Msk (0x1UL << CAN_F6R1_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6991 macro : CAN_F6R1_FB24 CAN_F6R1_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6992 macro : CAN_F6R1_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 6993 macro : CAN_F6R1_FB25_Msk (0x1UL << CAN_F6R1_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6994 macro : CAN_F6R1_FB25 CAN_F6R1_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6995 macro : CAN_F6R1_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 6996 macro : CAN_F6R1_FB26_Msk (0x1UL << CAN_F6R1_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 6997 macro : CAN_F6R1_FB26 CAN_F6R1_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 6998 macro : CAN_F6R1_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 6999 macro : CAN_F6R1_FB27_Msk (0x1UL << CAN_F6R1_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7000 macro : CAN_F6R1_FB27 CAN_F6R1_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7001 macro : CAN_F6R1_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 7002 macro : CAN_F6R1_FB28_Msk (0x1UL << CAN_F6R1_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7003 macro : CAN_F6R1_FB28 CAN_F6R1_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7004 macro : CAN_F6R1_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 7005 macro : CAN_F6R1_FB29_Msk (0x1UL << CAN_F6R1_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7006 macro : CAN_F6R1_FB29 CAN_F6R1_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7007 macro : CAN_F6R1_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 7008 macro : CAN_F6R1_FB30_Msk (0x1UL << CAN_F6R1_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7009 macro : CAN_F6R1_FB30 CAN_F6R1_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7010 macro : CAN_F6R1_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 7011 macro : CAN_F6R1_FB31_Msk (0x1UL << CAN_F6R1_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7012 macro : CAN_F6R1_FB31 CAN_F6R1_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7015 macro : CAN_F7R1_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 7016 macro : CAN_F7R1_FB0_Msk (0x1UL << CAN_F7R1_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7017 macro : CAN_F7R1_FB0 CAN_F7R1_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7018 macro : CAN_F7R1_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 7019 macro : CAN_F7R1_FB1_Msk (0x1UL << CAN_F7R1_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7020 macro : CAN_F7R1_FB1 CAN_F7R1_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7021 macro : CAN_F7R1_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 7022 macro : CAN_F7R1_FB2_Msk (0x1UL << CAN_F7R1_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7023 macro : CAN_F7R1_FB2 CAN_F7R1_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7024 macro : CAN_F7R1_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 7025 macro : CAN_F7R1_FB3_Msk (0x1UL << CAN_F7R1_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7026 macro : CAN_F7R1_FB3 CAN_F7R1_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7027 macro : CAN_F7R1_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 7028 macro : CAN_F7R1_FB4_Msk (0x1UL << CAN_F7R1_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7029 macro : CAN_F7R1_FB4 CAN_F7R1_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7030 macro : CAN_F7R1_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 7031 macro : CAN_F7R1_FB5_Msk (0x1UL << CAN_F7R1_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7032 macro : CAN_F7R1_FB5 CAN_F7R1_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7033 macro : CAN_F7R1_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 7034 macro : CAN_F7R1_FB6_Msk (0x1UL << CAN_F7R1_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7035 macro : CAN_F7R1_FB6 CAN_F7R1_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7036 macro : CAN_F7R1_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 7037 macro : CAN_F7R1_FB7_Msk (0x1UL << CAN_F7R1_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7038 macro : CAN_F7R1_FB7 CAN_F7R1_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7039 macro : CAN_F7R1_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 7040 macro : CAN_F7R1_FB8_Msk (0x1UL << CAN_F7R1_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7041 macro : CAN_F7R1_FB8 CAN_F7R1_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7042 macro : CAN_F7R1_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 7043 macro : CAN_F7R1_FB9_Msk (0x1UL << CAN_F7R1_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7044 macro : CAN_F7R1_FB9 CAN_F7R1_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7045 macro : CAN_F7R1_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 7046 macro : CAN_F7R1_FB10_Msk (0x1UL << CAN_F7R1_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7047 macro : CAN_F7R1_FB10 CAN_F7R1_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7048 macro : CAN_F7R1_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 7049 macro : CAN_F7R1_FB11_Msk (0x1UL << CAN_F7R1_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7050 macro : CAN_F7R1_FB11 CAN_F7R1_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7051 macro : CAN_F7R1_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 7052 macro : CAN_F7R1_FB12_Msk (0x1UL << CAN_F7R1_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7053 macro : CAN_F7R1_FB12 CAN_F7R1_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7054 macro : CAN_F7R1_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 7055 macro : CAN_F7R1_FB13_Msk (0x1UL << CAN_F7R1_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7056 macro : CAN_F7R1_FB13 CAN_F7R1_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7057 macro : CAN_F7R1_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 7058 macro : CAN_F7R1_FB14_Msk (0x1UL << CAN_F7R1_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7059 macro : CAN_F7R1_FB14 CAN_F7R1_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7060 macro : CAN_F7R1_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 7061 macro : CAN_F7R1_FB15_Msk (0x1UL << CAN_F7R1_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7062 macro : CAN_F7R1_FB15 CAN_F7R1_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7063 macro : CAN_F7R1_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 7064 macro : CAN_F7R1_FB16_Msk (0x1UL << CAN_F7R1_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7065 macro : CAN_F7R1_FB16 CAN_F7R1_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7066 macro : CAN_F7R1_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 7067 macro : CAN_F7R1_FB17_Msk (0x1UL << CAN_F7R1_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7068 macro : CAN_F7R1_FB17 CAN_F7R1_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7069 macro : CAN_F7R1_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 7070 macro : CAN_F7R1_FB18_Msk (0x1UL << CAN_F7R1_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7071 macro : CAN_F7R1_FB18 CAN_F7R1_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7072 macro : CAN_F7R1_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 7073 macro : CAN_F7R1_FB19_Msk (0x1UL << CAN_F7R1_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7074 macro : CAN_F7R1_FB19 CAN_F7R1_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7075 macro : CAN_F7R1_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 7076 macro : CAN_F7R1_FB20_Msk (0x1UL << CAN_F7R1_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7077 macro : CAN_F7R1_FB20 CAN_F7R1_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7078 macro : CAN_F7R1_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 7079 macro : CAN_F7R1_FB21_Msk (0x1UL << CAN_F7R1_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7080 macro : CAN_F7R1_FB21 CAN_F7R1_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7081 macro : CAN_F7R1_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 7082 macro : CAN_F7R1_FB22_Msk (0x1UL << CAN_F7R1_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7083 macro : CAN_F7R1_FB22 CAN_F7R1_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7084 macro : CAN_F7R1_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 7085 macro : CAN_F7R1_FB23_Msk (0x1UL << CAN_F7R1_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7086 macro : CAN_F7R1_FB23 CAN_F7R1_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7087 macro : CAN_F7R1_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 7088 macro : CAN_F7R1_FB24_Msk (0x1UL << CAN_F7R1_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7089 macro : CAN_F7R1_FB24 CAN_F7R1_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7090 macro : CAN_F7R1_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 7091 macro : CAN_F7R1_FB25_Msk (0x1UL << CAN_F7R1_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7092 macro : CAN_F7R1_FB25 CAN_F7R1_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7093 macro : CAN_F7R1_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 7094 macro : CAN_F7R1_FB26_Msk (0x1UL << CAN_F7R1_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7095 macro : CAN_F7R1_FB26 CAN_F7R1_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7096 macro : CAN_F7R1_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 7097 macro : CAN_F7R1_FB27_Msk (0x1UL << CAN_F7R1_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7098 macro : CAN_F7R1_FB27 CAN_F7R1_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7099 macro : CAN_F7R1_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 7100 macro : CAN_F7R1_FB28_Msk (0x1UL << CAN_F7R1_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7101 macro : CAN_F7R1_FB28 CAN_F7R1_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7102 macro : CAN_F7R1_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 7103 macro : CAN_F7R1_FB29_Msk (0x1UL << CAN_F7R1_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7104 macro : CAN_F7R1_FB29 CAN_F7R1_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7105 macro : CAN_F7R1_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 7106 macro : CAN_F7R1_FB30_Msk (0x1UL << CAN_F7R1_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7107 macro : CAN_F7R1_FB30 CAN_F7R1_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7108 macro : CAN_F7R1_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 7109 macro : CAN_F7R1_FB31_Msk (0x1UL << CAN_F7R1_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7110 macro : CAN_F7R1_FB31 CAN_F7R1_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7113 macro : CAN_F8R1_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 7114 macro : CAN_F8R1_FB0_Msk (0x1UL << CAN_F8R1_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7115 macro : CAN_F8R1_FB0 CAN_F8R1_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7116 macro : CAN_F8R1_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 7117 macro : CAN_F8R1_FB1_Msk (0x1UL << CAN_F8R1_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7118 macro : CAN_F8R1_FB1 CAN_F8R1_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7119 macro : CAN_F8R1_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 7120 macro : CAN_F8R1_FB2_Msk (0x1UL << CAN_F8R1_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7121 macro : CAN_F8R1_FB2 CAN_F8R1_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7122 macro : CAN_F8R1_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 7123 macro : CAN_F8R1_FB3_Msk (0x1UL << CAN_F8R1_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7124 macro : CAN_F8R1_FB3 CAN_F8R1_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7125 macro : CAN_F8R1_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 7126 macro : CAN_F8R1_FB4_Msk (0x1UL << CAN_F8R1_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7127 macro : CAN_F8R1_FB4 CAN_F8R1_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7128 macro : CAN_F8R1_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 7129 macro : CAN_F8R1_FB5_Msk (0x1UL << CAN_F8R1_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7130 macro : CAN_F8R1_FB5 CAN_F8R1_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7131 macro : CAN_F8R1_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 7132 macro : CAN_F8R1_FB6_Msk (0x1UL << CAN_F8R1_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7133 macro : CAN_F8R1_FB6 CAN_F8R1_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7134 macro : CAN_F8R1_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 7135 macro : CAN_F8R1_FB7_Msk (0x1UL << CAN_F8R1_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7136 macro : CAN_F8R1_FB7 CAN_F8R1_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7137 macro : CAN_F8R1_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 7138 macro : CAN_F8R1_FB8_Msk (0x1UL << CAN_F8R1_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7139 macro : CAN_F8R1_FB8 CAN_F8R1_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7140 macro : CAN_F8R1_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 7141 macro : CAN_F8R1_FB9_Msk (0x1UL << CAN_F8R1_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7142 macro : CAN_F8R1_FB9 CAN_F8R1_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7143 macro : CAN_F8R1_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 7144 macro : CAN_F8R1_FB10_Msk (0x1UL << CAN_F8R1_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7145 macro : CAN_F8R1_FB10 CAN_F8R1_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7146 macro : CAN_F8R1_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 7147 macro : CAN_F8R1_FB11_Msk (0x1UL << CAN_F8R1_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7148 macro : CAN_F8R1_FB11 CAN_F8R1_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7149 macro : CAN_F8R1_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 7150 macro : CAN_F8R1_FB12_Msk (0x1UL << CAN_F8R1_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7151 macro : CAN_F8R1_FB12 CAN_F8R1_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7152 macro : CAN_F8R1_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 7153 macro : CAN_F8R1_FB13_Msk (0x1UL << CAN_F8R1_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7154 macro : CAN_F8R1_FB13 CAN_F8R1_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7155 macro : CAN_F8R1_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 7156 macro : CAN_F8R1_FB14_Msk (0x1UL << CAN_F8R1_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7157 macro : CAN_F8R1_FB14 CAN_F8R1_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7158 macro : CAN_F8R1_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 7159 macro : CAN_F8R1_FB15_Msk (0x1UL << CAN_F8R1_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7160 macro : CAN_F8R1_FB15 CAN_F8R1_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7161 macro : CAN_F8R1_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 7162 macro : CAN_F8R1_FB16_Msk (0x1UL << CAN_F8R1_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7163 macro : CAN_F8R1_FB16 CAN_F8R1_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7164 macro : CAN_F8R1_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 7165 macro : CAN_F8R1_FB17_Msk (0x1UL << CAN_F8R1_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7166 macro : CAN_F8R1_FB17 CAN_F8R1_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7167 macro : CAN_F8R1_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 7168 macro : CAN_F8R1_FB18_Msk (0x1UL << CAN_F8R1_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7169 macro : CAN_F8R1_FB18 CAN_F8R1_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7170 macro : CAN_F8R1_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 7171 macro : CAN_F8R1_FB19_Msk (0x1UL << CAN_F8R1_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7172 macro : CAN_F8R1_FB19 CAN_F8R1_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7173 macro : CAN_F8R1_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 7174 macro : CAN_F8R1_FB20_Msk (0x1UL << CAN_F8R1_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7175 macro : CAN_F8R1_FB20 CAN_F8R1_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7176 macro : CAN_F8R1_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 7177 macro : CAN_F8R1_FB21_Msk (0x1UL << CAN_F8R1_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7178 macro : CAN_F8R1_FB21 CAN_F8R1_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7179 macro : CAN_F8R1_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 7180 macro : CAN_F8R1_FB22_Msk (0x1UL << CAN_F8R1_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7181 macro : CAN_F8R1_FB22 CAN_F8R1_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7182 macro : CAN_F8R1_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 7183 macro : CAN_F8R1_FB23_Msk (0x1UL << CAN_F8R1_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7184 macro : CAN_F8R1_FB23 CAN_F8R1_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7185 macro : CAN_F8R1_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 7186 macro : CAN_F8R1_FB24_Msk (0x1UL << CAN_F8R1_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7187 macro : CAN_F8R1_FB24 CAN_F8R1_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7188 macro : CAN_F8R1_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 7189 macro : CAN_F8R1_FB25_Msk (0x1UL << CAN_F8R1_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7190 macro : CAN_F8R1_FB25 CAN_F8R1_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7191 macro : CAN_F8R1_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 7192 macro : CAN_F8R1_FB26_Msk (0x1UL << CAN_F8R1_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7193 macro : CAN_F8R1_FB26 CAN_F8R1_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7194 macro : CAN_F8R1_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 7195 macro : CAN_F8R1_FB27_Msk (0x1UL << CAN_F8R1_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7196 macro : CAN_F8R1_FB27 CAN_F8R1_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7197 macro : CAN_F8R1_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 7198 macro : CAN_F8R1_FB28_Msk (0x1UL << CAN_F8R1_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7199 macro : CAN_F8R1_FB28 CAN_F8R1_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7200 macro : CAN_F8R1_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 7201 macro : CAN_F8R1_FB29_Msk (0x1UL << CAN_F8R1_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7202 macro : CAN_F8R1_FB29 CAN_F8R1_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7203 macro : CAN_F8R1_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 7204 macro : CAN_F8R1_FB30_Msk (0x1UL << CAN_F8R1_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7205 macro : CAN_F8R1_FB30 CAN_F8R1_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7206 macro : CAN_F8R1_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 7207 macro : CAN_F8R1_FB31_Msk (0x1UL << CAN_F8R1_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7208 macro : CAN_F8R1_FB31 CAN_F8R1_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7211 macro : CAN_F9R1_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 7212 macro : CAN_F9R1_FB0_Msk (0x1UL << CAN_F9R1_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7213 macro : CAN_F9R1_FB0 CAN_F9R1_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7214 macro : CAN_F9R1_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 7215 macro : CAN_F9R1_FB1_Msk (0x1UL << CAN_F9R1_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7216 macro : CAN_F9R1_FB1 CAN_F9R1_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7217 macro : CAN_F9R1_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 7218 macro : CAN_F9R1_FB2_Msk (0x1UL << CAN_F9R1_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7219 macro : CAN_F9R1_FB2 CAN_F9R1_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7220 macro : CAN_F9R1_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 7221 macro : CAN_F9R1_FB3_Msk (0x1UL << CAN_F9R1_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7222 macro : CAN_F9R1_FB3 CAN_F9R1_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7223 macro : CAN_F9R1_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 7224 macro : CAN_F9R1_FB4_Msk (0x1UL << CAN_F9R1_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7225 macro : CAN_F9R1_FB4 CAN_F9R1_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7226 macro : CAN_F9R1_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 7227 macro : CAN_F9R1_FB5_Msk (0x1UL << CAN_F9R1_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7228 macro : CAN_F9R1_FB5 CAN_F9R1_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7229 macro : CAN_F9R1_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 7230 macro : CAN_F9R1_FB6_Msk (0x1UL << CAN_F9R1_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7231 macro : CAN_F9R1_FB6 CAN_F9R1_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7232 macro : CAN_F9R1_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 7233 macro : CAN_F9R1_FB7_Msk (0x1UL << CAN_F9R1_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7234 macro : CAN_F9R1_FB7 CAN_F9R1_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7235 macro : CAN_F9R1_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 7236 macro : CAN_F9R1_FB8_Msk (0x1UL << CAN_F9R1_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7237 macro : CAN_F9R1_FB8 CAN_F9R1_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7238 macro : CAN_F9R1_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 7239 macro : CAN_F9R1_FB9_Msk (0x1UL << CAN_F9R1_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7240 macro : CAN_F9R1_FB9 CAN_F9R1_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7241 macro : CAN_F9R1_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 7242 macro : CAN_F9R1_FB10_Msk (0x1UL << CAN_F9R1_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7243 macro : CAN_F9R1_FB10 CAN_F9R1_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7244 macro : CAN_F9R1_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 7245 macro : CAN_F9R1_FB11_Msk (0x1UL << CAN_F9R1_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7246 macro : CAN_F9R1_FB11 CAN_F9R1_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7247 macro : CAN_F9R1_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 7248 macro : CAN_F9R1_FB12_Msk (0x1UL << CAN_F9R1_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7249 macro : CAN_F9R1_FB12 CAN_F9R1_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7250 macro : CAN_F9R1_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 7251 macro : CAN_F9R1_FB13_Msk (0x1UL << CAN_F9R1_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7252 macro : CAN_F9R1_FB13 CAN_F9R1_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7253 macro : CAN_F9R1_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 7254 macro : CAN_F9R1_FB14_Msk (0x1UL << CAN_F9R1_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7255 macro : CAN_F9R1_FB14 CAN_F9R1_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7256 macro : CAN_F9R1_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 7257 macro : CAN_F9R1_FB15_Msk (0x1UL << CAN_F9R1_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7258 macro : CAN_F9R1_FB15 CAN_F9R1_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7259 macro : CAN_F9R1_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 7260 macro : CAN_F9R1_FB16_Msk (0x1UL << CAN_F9R1_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7261 macro : CAN_F9R1_FB16 CAN_F9R1_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7262 macro : CAN_F9R1_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 7263 macro : CAN_F9R1_FB17_Msk (0x1UL << CAN_F9R1_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7264 macro : CAN_F9R1_FB17 CAN_F9R1_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7265 macro : CAN_F9R1_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 7266 macro : CAN_F9R1_FB18_Msk (0x1UL << CAN_F9R1_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7267 macro : CAN_F9R1_FB18 CAN_F9R1_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7268 macro : CAN_F9R1_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 7269 macro : CAN_F9R1_FB19_Msk (0x1UL << CAN_F9R1_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7270 macro : CAN_F9R1_FB19 CAN_F9R1_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7271 macro : CAN_F9R1_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 7272 macro : CAN_F9R1_FB20_Msk (0x1UL << CAN_F9R1_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7273 macro : CAN_F9R1_FB20 CAN_F9R1_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7274 macro : CAN_F9R1_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 7275 macro : CAN_F9R1_FB21_Msk (0x1UL << CAN_F9R1_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7276 macro : CAN_F9R1_FB21 CAN_F9R1_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7277 macro : CAN_F9R1_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 7278 macro : CAN_F9R1_FB22_Msk (0x1UL << CAN_F9R1_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7279 macro : CAN_F9R1_FB22 CAN_F9R1_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7280 macro : CAN_F9R1_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 7281 macro : CAN_F9R1_FB23_Msk (0x1UL << CAN_F9R1_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7282 macro : CAN_F9R1_FB23 CAN_F9R1_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7283 macro : CAN_F9R1_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 7284 macro : CAN_F9R1_FB24_Msk (0x1UL << CAN_F9R1_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7285 macro : CAN_F9R1_FB24 CAN_F9R1_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7286 macro : CAN_F9R1_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 7287 macro : CAN_F9R1_FB25_Msk (0x1UL << CAN_F9R1_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7288 macro : CAN_F9R1_FB25 CAN_F9R1_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7289 macro : CAN_F9R1_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 7290 macro : CAN_F9R1_FB26_Msk (0x1UL << CAN_F9R1_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7291 macro : CAN_F9R1_FB26 CAN_F9R1_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7292 macro : CAN_F9R1_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 7293 macro : CAN_F9R1_FB27_Msk (0x1UL << CAN_F9R1_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7294 macro : CAN_F9R1_FB27 CAN_F9R1_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7295 macro : CAN_F9R1_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 7296 macro : CAN_F9R1_FB28_Msk (0x1UL << CAN_F9R1_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7297 macro : CAN_F9R1_FB28 CAN_F9R1_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7298 macro : CAN_F9R1_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 7299 macro : CAN_F9R1_FB29_Msk (0x1UL << CAN_F9R1_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7300 macro : CAN_F9R1_FB29 CAN_F9R1_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7301 macro : CAN_F9R1_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 7302 macro : CAN_F9R1_FB30_Msk (0x1UL << CAN_F9R1_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7303 macro : CAN_F9R1_FB30 CAN_F9R1_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7304 macro : CAN_F9R1_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 7305 macro : CAN_F9R1_FB31_Msk (0x1UL << CAN_F9R1_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7306 macro : CAN_F9R1_FB31 CAN_F9R1_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7309 macro : CAN_F10R1_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 7310 macro : CAN_F10R1_FB0_Msk (0x1UL << CAN_F10R1_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7311 macro : CAN_F10R1_FB0 CAN_F10R1_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7312 macro : CAN_F10R1_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 7313 macro : CAN_F10R1_FB1_Msk (0x1UL << CAN_F10R1_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7314 macro : CAN_F10R1_FB1 CAN_F10R1_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7315 macro : CAN_F10R1_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 7316 macro : CAN_F10R1_FB2_Msk (0x1UL << CAN_F10R1_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7317 macro : CAN_F10R1_FB2 CAN_F10R1_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7318 macro : CAN_F10R1_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 7319 macro : CAN_F10R1_FB3_Msk (0x1UL << CAN_F10R1_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7320 macro : CAN_F10R1_FB3 CAN_F10R1_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7321 macro : CAN_F10R1_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 7322 macro : CAN_F10R1_FB4_Msk (0x1UL << CAN_F10R1_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7323 macro : CAN_F10R1_FB4 CAN_F10R1_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7324 macro : CAN_F10R1_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 7325 macro : CAN_F10R1_FB5_Msk (0x1UL << CAN_F10R1_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7326 macro : CAN_F10R1_FB5 CAN_F10R1_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7327 macro : CAN_F10R1_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 7328 macro : CAN_F10R1_FB6_Msk (0x1UL << CAN_F10R1_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7329 macro : CAN_F10R1_FB6 CAN_F10R1_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7330 macro : CAN_F10R1_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 7331 macro : CAN_F10R1_FB7_Msk (0x1UL << CAN_F10R1_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7332 macro : CAN_F10R1_FB7 CAN_F10R1_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7333 macro : CAN_F10R1_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 7334 macro : CAN_F10R1_FB8_Msk (0x1UL << CAN_F10R1_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7335 macro : CAN_F10R1_FB8 CAN_F10R1_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7336 macro : CAN_F10R1_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 7337 macro : CAN_F10R1_FB9_Msk (0x1UL << CAN_F10R1_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7338 macro : CAN_F10R1_FB9 CAN_F10R1_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7339 macro : CAN_F10R1_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 7340 macro : CAN_F10R1_FB10_Msk (0x1UL << CAN_F10R1_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7341 macro : CAN_F10R1_FB10 CAN_F10R1_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7342 macro : CAN_F10R1_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 7343 macro : CAN_F10R1_FB11_Msk (0x1UL << CAN_F10R1_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7344 macro : CAN_F10R1_FB11 CAN_F10R1_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7345 macro : CAN_F10R1_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 7346 macro : CAN_F10R1_FB12_Msk (0x1UL << CAN_F10R1_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7347 macro : CAN_F10R1_FB12 CAN_F10R1_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7348 macro : CAN_F10R1_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 7349 macro : CAN_F10R1_FB13_Msk (0x1UL << CAN_F10R1_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7350 macro : CAN_F10R1_FB13 CAN_F10R1_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7351 macro : CAN_F10R1_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 7352 macro : CAN_F10R1_FB14_Msk (0x1UL << CAN_F10R1_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7353 macro : CAN_F10R1_FB14 CAN_F10R1_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7354 macro : CAN_F10R1_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 7355 macro : CAN_F10R1_FB15_Msk (0x1UL << CAN_F10R1_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7356 macro : CAN_F10R1_FB15 CAN_F10R1_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7357 macro : CAN_F10R1_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 7358 macro : CAN_F10R1_FB16_Msk (0x1UL << CAN_F10R1_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7359 macro : CAN_F10R1_FB16 CAN_F10R1_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7360 macro : CAN_F10R1_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 7361 macro : CAN_F10R1_FB17_Msk (0x1UL << CAN_F10R1_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7362 macro : CAN_F10R1_FB17 CAN_F10R1_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7363 macro : CAN_F10R1_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 7364 macro : CAN_F10R1_FB18_Msk (0x1UL << CAN_F10R1_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7365 macro : CAN_F10R1_FB18 CAN_F10R1_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7366 macro : CAN_F10R1_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 7367 macro : CAN_F10R1_FB19_Msk (0x1UL << CAN_F10R1_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7368 macro : CAN_F10R1_FB19 CAN_F10R1_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7369 macro : CAN_F10R1_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 7370 macro : CAN_F10R1_FB20_Msk (0x1UL << CAN_F10R1_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7371 macro : CAN_F10R1_FB20 CAN_F10R1_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7372 macro : CAN_F10R1_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 7373 macro : CAN_F10R1_FB21_Msk (0x1UL << CAN_F10R1_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7374 macro : CAN_F10R1_FB21 CAN_F10R1_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7375 macro : CAN_F10R1_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 7376 macro : CAN_F10R1_FB22_Msk (0x1UL << CAN_F10R1_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7377 macro : CAN_F10R1_FB22 CAN_F10R1_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7378 macro : CAN_F10R1_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 7379 macro : CAN_F10R1_FB23_Msk (0x1UL << CAN_F10R1_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7380 macro : CAN_F10R1_FB23 CAN_F10R1_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7381 macro : CAN_F10R1_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 7382 macro : CAN_F10R1_FB24_Msk (0x1UL << CAN_F10R1_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7383 macro : CAN_F10R1_FB24 CAN_F10R1_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7384 macro : CAN_F10R1_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 7385 macro : CAN_F10R1_FB25_Msk (0x1UL << CAN_F10R1_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7386 macro : CAN_F10R1_FB25 CAN_F10R1_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7387 macro : CAN_F10R1_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 7388 macro : CAN_F10R1_FB26_Msk (0x1UL << CAN_F10R1_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7389 macro : CAN_F10R1_FB26 CAN_F10R1_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7390 macro : CAN_F10R1_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 7391 macro : CAN_F10R1_FB27_Msk (0x1UL << CAN_F10R1_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7392 macro : CAN_F10R1_FB27 CAN_F10R1_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7393 macro : CAN_F10R1_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 7394 macro : CAN_F10R1_FB28_Msk (0x1UL << CAN_F10R1_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7395 macro : CAN_F10R1_FB28 CAN_F10R1_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7396 macro : CAN_F10R1_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 7397 macro : CAN_F10R1_FB29_Msk (0x1UL << CAN_F10R1_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7398 macro : CAN_F10R1_FB29 CAN_F10R1_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7399 macro : CAN_F10R1_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 7400 macro : CAN_F10R1_FB30_Msk (0x1UL << CAN_F10R1_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7401 macro : CAN_F10R1_FB30 CAN_F10R1_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7402 macro : CAN_F10R1_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 7403 macro : CAN_F10R1_FB31_Msk (0x1UL << CAN_F10R1_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7404 macro : CAN_F10R1_FB31 CAN_F10R1_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7407 macro : CAN_F11R1_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 7408 macro : CAN_F11R1_FB0_Msk (0x1UL << CAN_F11R1_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7409 macro : CAN_F11R1_FB0 CAN_F11R1_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7410 macro : CAN_F11R1_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 7411 macro : CAN_F11R1_FB1_Msk (0x1UL << CAN_F11R1_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7412 macro : CAN_F11R1_FB1 CAN_F11R1_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7413 macro : CAN_F11R1_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 7414 macro : CAN_F11R1_FB2_Msk (0x1UL << CAN_F11R1_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7415 macro : CAN_F11R1_FB2 CAN_F11R1_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7416 macro : CAN_F11R1_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 7417 macro : CAN_F11R1_FB3_Msk (0x1UL << CAN_F11R1_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7418 macro : CAN_F11R1_FB3 CAN_F11R1_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7419 macro : CAN_F11R1_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 7420 macro : CAN_F11R1_FB4_Msk (0x1UL << CAN_F11R1_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7421 macro : CAN_F11R1_FB4 CAN_F11R1_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7422 macro : CAN_F11R1_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 7423 macro : CAN_F11R1_FB5_Msk (0x1UL << CAN_F11R1_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7424 macro : CAN_F11R1_FB5 CAN_F11R1_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7425 macro : CAN_F11R1_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 7426 macro : CAN_F11R1_FB6_Msk (0x1UL << CAN_F11R1_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7427 macro : CAN_F11R1_FB6 CAN_F11R1_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7428 macro : CAN_F11R1_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 7429 macro : CAN_F11R1_FB7_Msk (0x1UL << CAN_F11R1_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7430 macro : CAN_F11R1_FB7 CAN_F11R1_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7431 macro : CAN_F11R1_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 7432 macro : CAN_F11R1_FB8_Msk (0x1UL << CAN_F11R1_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7433 macro : CAN_F11R1_FB8 CAN_F11R1_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7434 macro : CAN_F11R1_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 7435 macro : CAN_F11R1_FB9_Msk (0x1UL << CAN_F11R1_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7436 macro : CAN_F11R1_FB9 CAN_F11R1_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7437 macro : CAN_F11R1_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 7438 macro : CAN_F11R1_FB10_Msk (0x1UL << CAN_F11R1_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7439 macro : CAN_F11R1_FB10 CAN_F11R1_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7440 macro : CAN_F11R1_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 7441 macro : CAN_F11R1_FB11_Msk (0x1UL << CAN_F11R1_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7442 macro : CAN_F11R1_FB11 CAN_F11R1_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7443 macro : CAN_F11R1_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 7444 macro : CAN_F11R1_FB12_Msk (0x1UL << CAN_F11R1_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7445 macro : CAN_F11R1_FB12 CAN_F11R1_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7446 macro : CAN_F11R1_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 7447 macro : CAN_F11R1_FB13_Msk (0x1UL << CAN_F11R1_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7448 macro : CAN_F11R1_FB13 CAN_F11R1_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7449 macro : CAN_F11R1_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 7450 macro : CAN_F11R1_FB14_Msk (0x1UL << CAN_F11R1_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7451 macro : CAN_F11R1_FB14 CAN_F11R1_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7452 macro : CAN_F11R1_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 7453 macro : CAN_F11R1_FB15_Msk (0x1UL << CAN_F11R1_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7454 macro : CAN_F11R1_FB15 CAN_F11R1_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7455 macro : CAN_F11R1_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 7456 macro : CAN_F11R1_FB16_Msk (0x1UL << CAN_F11R1_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7457 macro : CAN_F11R1_FB16 CAN_F11R1_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7458 macro : CAN_F11R1_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 7459 macro : CAN_F11R1_FB17_Msk (0x1UL << CAN_F11R1_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7460 macro : CAN_F11R1_FB17 CAN_F11R1_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7461 macro : CAN_F11R1_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 7462 macro : CAN_F11R1_FB18_Msk (0x1UL << CAN_F11R1_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7463 macro : CAN_F11R1_FB18 CAN_F11R1_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7464 macro : CAN_F11R1_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 7465 macro : CAN_F11R1_FB19_Msk (0x1UL << CAN_F11R1_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7466 macro : CAN_F11R1_FB19 CAN_F11R1_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7467 macro : CAN_F11R1_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 7468 macro : CAN_F11R1_FB20_Msk (0x1UL << CAN_F11R1_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7469 macro : CAN_F11R1_FB20 CAN_F11R1_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7470 macro : CAN_F11R1_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 7471 macro : CAN_F11R1_FB21_Msk (0x1UL << CAN_F11R1_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7472 macro : CAN_F11R1_FB21 CAN_F11R1_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7473 macro : CAN_F11R1_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 7474 macro : CAN_F11R1_FB22_Msk (0x1UL << CAN_F11R1_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7475 macro : CAN_F11R1_FB22 CAN_F11R1_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7476 macro : CAN_F11R1_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 7477 macro : CAN_F11R1_FB23_Msk (0x1UL << CAN_F11R1_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7478 macro : CAN_F11R1_FB23 CAN_F11R1_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7479 macro : CAN_F11R1_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 7480 macro : CAN_F11R1_FB24_Msk (0x1UL << CAN_F11R1_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7481 macro : CAN_F11R1_FB24 CAN_F11R1_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7482 macro : CAN_F11R1_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 7483 macro : CAN_F11R1_FB25_Msk (0x1UL << CAN_F11R1_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7484 macro : CAN_F11R1_FB25 CAN_F11R1_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7485 macro : CAN_F11R1_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 7486 macro : CAN_F11R1_FB26_Msk (0x1UL << CAN_F11R1_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7487 macro : CAN_F11R1_FB26 CAN_F11R1_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7488 macro : CAN_F11R1_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 7489 macro : CAN_F11R1_FB27_Msk (0x1UL << CAN_F11R1_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7490 macro : CAN_F11R1_FB27 CAN_F11R1_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7491 macro : CAN_F11R1_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 7492 macro : CAN_F11R1_FB28_Msk (0x1UL << CAN_F11R1_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7493 macro : CAN_F11R1_FB28 CAN_F11R1_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7494 macro : CAN_F11R1_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 7495 macro : CAN_F11R1_FB29_Msk (0x1UL << CAN_F11R1_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7496 macro : CAN_F11R1_FB29 CAN_F11R1_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7497 macro : CAN_F11R1_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 7498 macro : CAN_F11R1_FB30_Msk (0x1UL << CAN_F11R1_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7499 macro : CAN_F11R1_FB30 CAN_F11R1_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7500 macro : CAN_F11R1_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 7501 macro : CAN_F11R1_FB31_Msk (0x1UL << CAN_F11R1_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7502 macro : CAN_F11R1_FB31 CAN_F11R1_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7505 macro : CAN_F12R1_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 7506 macro : CAN_F12R1_FB0_Msk (0x1UL << CAN_F12R1_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7507 macro : CAN_F12R1_FB0 CAN_F12R1_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7508 macro : CAN_F12R1_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 7509 macro : CAN_F12R1_FB1_Msk (0x1UL << CAN_F12R1_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7510 macro : CAN_F12R1_FB1 CAN_F12R1_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7511 macro : CAN_F12R1_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 7512 macro : CAN_F12R1_FB2_Msk (0x1UL << CAN_F12R1_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7513 macro : CAN_F12R1_FB2 CAN_F12R1_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7514 macro : CAN_F12R1_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 7515 macro : CAN_F12R1_FB3_Msk (0x1UL << CAN_F12R1_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7516 macro : CAN_F12R1_FB3 CAN_F12R1_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7517 macro : CAN_F12R1_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 7518 macro : CAN_F12R1_FB4_Msk (0x1UL << CAN_F12R1_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7519 macro : CAN_F12R1_FB4 CAN_F12R1_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7520 macro : CAN_F12R1_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 7521 macro : CAN_F12R1_FB5_Msk (0x1UL << CAN_F12R1_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7522 macro : CAN_F12R1_FB5 CAN_F12R1_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7523 macro : CAN_F12R1_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 7524 macro : CAN_F12R1_FB6_Msk (0x1UL << CAN_F12R1_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7525 macro : CAN_F12R1_FB6 CAN_F12R1_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7526 macro : CAN_F12R1_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 7527 macro : CAN_F12R1_FB7_Msk (0x1UL << CAN_F12R1_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7528 macro : CAN_F12R1_FB7 CAN_F12R1_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7529 macro : CAN_F12R1_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 7530 macro : CAN_F12R1_FB8_Msk (0x1UL << CAN_F12R1_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7531 macro : CAN_F12R1_FB8 CAN_F12R1_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7532 macro : CAN_F12R1_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 7533 macro : CAN_F12R1_FB9_Msk (0x1UL << CAN_F12R1_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7534 macro : CAN_F12R1_FB9 CAN_F12R1_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7535 macro : CAN_F12R1_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 7536 macro : CAN_F12R1_FB10_Msk (0x1UL << CAN_F12R1_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7537 macro : CAN_F12R1_FB10 CAN_F12R1_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7538 macro : CAN_F12R1_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 7539 macro : CAN_F12R1_FB11_Msk (0x1UL << CAN_F12R1_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7540 macro : CAN_F12R1_FB11 CAN_F12R1_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7541 macro : CAN_F12R1_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 7542 macro : CAN_F12R1_FB12_Msk (0x1UL << CAN_F12R1_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7543 macro : CAN_F12R1_FB12 CAN_F12R1_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7544 macro : CAN_F12R1_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 7545 macro : CAN_F12R1_FB13_Msk (0x1UL << CAN_F12R1_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7546 macro : CAN_F12R1_FB13 CAN_F12R1_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7547 macro : CAN_F12R1_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 7548 macro : CAN_F12R1_FB14_Msk (0x1UL << CAN_F12R1_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7549 macro : CAN_F12R1_FB14 CAN_F12R1_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7550 macro : CAN_F12R1_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 7551 macro : CAN_F12R1_FB15_Msk (0x1UL << CAN_F12R1_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7552 macro : CAN_F12R1_FB15 CAN_F12R1_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7553 macro : CAN_F12R1_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 7554 macro : CAN_F12R1_FB16_Msk (0x1UL << CAN_F12R1_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7555 macro : CAN_F12R1_FB16 CAN_F12R1_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7556 macro : CAN_F12R1_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 7557 macro : CAN_F12R1_FB17_Msk (0x1UL << CAN_F12R1_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7558 macro : CAN_F12R1_FB17 CAN_F12R1_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7559 macro : CAN_F12R1_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 7560 macro : CAN_F12R1_FB18_Msk (0x1UL << CAN_F12R1_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7561 macro : CAN_F12R1_FB18 CAN_F12R1_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7562 macro : CAN_F12R1_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 7563 macro : CAN_F12R1_FB19_Msk (0x1UL << CAN_F12R1_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7564 macro : CAN_F12R1_FB19 CAN_F12R1_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7565 macro : CAN_F12R1_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 7566 macro : CAN_F12R1_FB20_Msk (0x1UL << CAN_F12R1_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7567 macro : CAN_F12R1_FB20 CAN_F12R1_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7568 macro : CAN_F12R1_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 7569 macro : CAN_F12R1_FB21_Msk (0x1UL << CAN_F12R1_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7570 macro : CAN_F12R1_FB21 CAN_F12R1_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7571 macro : CAN_F12R1_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 7572 macro : CAN_F12R1_FB22_Msk (0x1UL << CAN_F12R1_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7573 macro : CAN_F12R1_FB22 CAN_F12R1_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7574 macro : CAN_F12R1_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 7575 macro : CAN_F12R1_FB23_Msk (0x1UL << CAN_F12R1_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7576 macro : CAN_F12R1_FB23 CAN_F12R1_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7577 macro : CAN_F12R1_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 7578 macro : CAN_F12R1_FB24_Msk (0x1UL << CAN_F12R1_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7579 macro : CAN_F12R1_FB24 CAN_F12R1_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7580 macro : CAN_F12R1_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 7581 macro : CAN_F12R1_FB25_Msk (0x1UL << CAN_F12R1_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7582 macro : CAN_F12R1_FB25 CAN_F12R1_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7583 macro : CAN_F12R1_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 7584 macro : CAN_F12R1_FB26_Msk (0x1UL << CAN_F12R1_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7585 macro : CAN_F12R1_FB26 CAN_F12R1_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7586 macro : CAN_F12R1_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 7587 macro : CAN_F12R1_FB27_Msk (0x1UL << CAN_F12R1_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7588 macro : CAN_F12R1_FB27 CAN_F12R1_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7589 macro : CAN_F12R1_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 7590 macro : CAN_F12R1_FB28_Msk (0x1UL << CAN_F12R1_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7591 macro : CAN_F12R1_FB28 CAN_F12R1_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7592 macro : CAN_F12R1_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 7593 macro : CAN_F12R1_FB29_Msk (0x1UL << CAN_F12R1_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7594 macro : CAN_F12R1_FB29 CAN_F12R1_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7595 macro : CAN_F12R1_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 7596 macro : CAN_F12R1_FB30_Msk (0x1UL << CAN_F12R1_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7597 macro : CAN_F12R1_FB30 CAN_F12R1_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7598 macro : CAN_F12R1_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 7599 macro : CAN_F12R1_FB31_Msk (0x1UL << CAN_F12R1_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7600 macro : CAN_F12R1_FB31 CAN_F12R1_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7603 macro : CAN_F13R1_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 7604 macro : CAN_F13R1_FB0_Msk (0x1UL << CAN_F13R1_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7605 macro : CAN_F13R1_FB0 CAN_F13R1_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7606 macro : CAN_F13R1_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 7607 macro : CAN_F13R1_FB1_Msk (0x1UL << CAN_F13R1_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7608 macro : CAN_F13R1_FB1 CAN_F13R1_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7609 macro : CAN_F13R1_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 7610 macro : CAN_F13R1_FB2_Msk (0x1UL << CAN_F13R1_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7611 macro : CAN_F13R1_FB2 CAN_F13R1_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7612 macro : CAN_F13R1_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 7613 macro : CAN_F13R1_FB3_Msk (0x1UL << CAN_F13R1_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7614 macro : CAN_F13R1_FB3 CAN_F13R1_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7615 macro : CAN_F13R1_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 7616 macro : CAN_F13R1_FB4_Msk (0x1UL << CAN_F13R1_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7617 macro : CAN_F13R1_FB4 CAN_F13R1_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7618 macro : CAN_F13R1_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 7619 macro : CAN_F13R1_FB5_Msk (0x1UL << CAN_F13R1_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7620 macro : CAN_F13R1_FB5 CAN_F13R1_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7621 macro : CAN_F13R1_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 7622 macro : CAN_F13R1_FB6_Msk (0x1UL << CAN_F13R1_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7623 macro : CAN_F13R1_FB6 CAN_F13R1_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7624 macro : CAN_F13R1_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 7625 macro : CAN_F13R1_FB7_Msk (0x1UL << CAN_F13R1_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7626 macro : CAN_F13R1_FB7 CAN_F13R1_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7627 macro : CAN_F13R1_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 7628 macro : CAN_F13R1_FB8_Msk (0x1UL << CAN_F13R1_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7629 macro : CAN_F13R1_FB8 CAN_F13R1_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7630 macro : CAN_F13R1_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 7631 macro : CAN_F13R1_FB9_Msk (0x1UL << CAN_F13R1_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7632 macro : CAN_F13R1_FB9 CAN_F13R1_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7633 macro : CAN_F13R1_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 7634 macro : CAN_F13R1_FB10_Msk (0x1UL << CAN_F13R1_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7635 macro : CAN_F13R1_FB10 CAN_F13R1_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7636 macro : CAN_F13R1_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 7637 macro : CAN_F13R1_FB11_Msk (0x1UL << CAN_F13R1_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7638 macro : CAN_F13R1_FB11 CAN_F13R1_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7639 macro : CAN_F13R1_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 7640 macro : CAN_F13R1_FB12_Msk (0x1UL << CAN_F13R1_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7641 macro : CAN_F13R1_FB12 CAN_F13R1_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7642 macro : CAN_F13R1_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 7643 macro : CAN_F13R1_FB13_Msk (0x1UL << CAN_F13R1_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7644 macro : CAN_F13R1_FB13 CAN_F13R1_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7645 macro : CAN_F13R1_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 7646 macro : CAN_F13R1_FB14_Msk (0x1UL << CAN_F13R1_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7647 macro : CAN_F13R1_FB14 CAN_F13R1_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7648 macro : CAN_F13R1_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 7649 macro : CAN_F13R1_FB15_Msk (0x1UL << CAN_F13R1_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7650 macro : CAN_F13R1_FB15 CAN_F13R1_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7651 macro : CAN_F13R1_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 7652 macro : CAN_F13R1_FB16_Msk (0x1UL << CAN_F13R1_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7653 macro : CAN_F13R1_FB16 CAN_F13R1_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7654 macro : CAN_F13R1_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 7655 macro : CAN_F13R1_FB17_Msk (0x1UL << CAN_F13R1_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7656 macro : CAN_F13R1_FB17 CAN_F13R1_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7657 macro : CAN_F13R1_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 7658 macro : CAN_F13R1_FB18_Msk (0x1UL << CAN_F13R1_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7659 macro : CAN_F13R1_FB18 CAN_F13R1_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7660 macro : CAN_F13R1_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 7661 macro : CAN_F13R1_FB19_Msk (0x1UL << CAN_F13R1_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7662 macro : CAN_F13R1_FB19 CAN_F13R1_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7663 macro : CAN_F13R1_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 7664 macro : CAN_F13R1_FB20_Msk (0x1UL << CAN_F13R1_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7665 macro : CAN_F13R1_FB20 CAN_F13R1_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7666 macro : CAN_F13R1_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 7667 macro : CAN_F13R1_FB21_Msk (0x1UL << CAN_F13R1_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7668 macro : CAN_F13R1_FB21 CAN_F13R1_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7669 macro : CAN_F13R1_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 7670 macro : CAN_F13R1_FB22_Msk (0x1UL << CAN_F13R1_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7671 macro : CAN_F13R1_FB22 CAN_F13R1_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7672 macro : CAN_F13R1_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 7673 macro : CAN_F13R1_FB23_Msk (0x1UL << CAN_F13R1_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7674 macro : CAN_F13R1_FB23 CAN_F13R1_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7675 macro : CAN_F13R1_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 7676 macro : CAN_F13R1_FB24_Msk (0x1UL << CAN_F13R1_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7677 macro : CAN_F13R1_FB24 CAN_F13R1_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7678 macro : CAN_F13R1_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 7679 macro : CAN_F13R1_FB25_Msk (0x1UL << CAN_F13R1_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7680 macro : CAN_F13R1_FB25 CAN_F13R1_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7681 macro : CAN_F13R1_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 7682 macro : CAN_F13R1_FB26_Msk (0x1UL << CAN_F13R1_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7683 macro : CAN_F13R1_FB26 CAN_F13R1_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7684 macro : CAN_F13R1_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 7685 macro : CAN_F13R1_FB27_Msk (0x1UL << CAN_F13R1_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7686 macro : CAN_F13R1_FB27 CAN_F13R1_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7687 macro : CAN_F13R1_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 7688 macro : CAN_F13R1_FB28_Msk (0x1UL << CAN_F13R1_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7689 macro : CAN_F13R1_FB28 CAN_F13R1_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7690 macro : CAN_F13R1_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 7691 macro : CAN_F13R1_FB29_Msk (0x1UL << CAN_F13R1_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7692 macro : CAN_F13R1_FB29 CAN_F13R1_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7693 macro : CAN_F13R1_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 7694 macro : CAN_F13R1_FB30_Msk (0x1UL << CAN_F13R1_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7695 macro : CAN_F13R1_FB30 CAN_F13R1_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7696 macro : CAN_F13R1_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 7697 macro : CAN_F13R1_FB31_Msk (0x1UL << CAN_F13R1_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7698 macro : CAN_F13R1_FB31 CAN_F13R1_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7701 macro : CAN_F0R2_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 7702 macro : CAN_F0R2_FB0_Msk (0x1UL << CAN_F0R2_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7703 macro : CAN_F0R2_FB0 CAN_F0R2_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7704 macro : CAN_F0R2_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 7705 macro : CAN_F0R2_FB1_Msk (0x1UL << CAN_F0R2_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7706 macro : CAN_F0R2_FB1 CAN_F0R2_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7707 macro : CAN_F0R2_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 7708 macro : CAN_F0R2_FB2_Msk (0x1UL << CAN_F0R2_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7709 macro : CAN_F0R2_FB2 CAN_F0R2_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7710 macro : CAN_F0R2_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 7711 macro : CAN_F0R2_FB3_Msk (0x1UL << CAN_F0R2_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7712 macro : CAN_F0R2_FB3 CAN_F0R2_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7713 macro : CAN_F0R2_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 7714 macro : CAN_F0R2_FB4_Msk (0x1UL << CAN_F0R2_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7715 macro : CAN_F0R2_FB4 CAN_F0R2_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7716 macro : CAN_F0R2_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 7717 macro : CAN_F0R2_FB5_Msk (0x1UL << CAN_F0R2_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7718 macro : CAN_F0R2_FB5 CAN_F0R2_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7719 macro : CAN_F0R2_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 7720 macro : CAN_F0R2_FB6_Msk (0x1UL << CAN_F0R2_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7721 macro : CAN_F0R2_FB6 CAN_F0R2_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7722 macro : CAN_F0R2_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 7723 macro : CAN_F0R2_FB7_Msk (0x1UL << CAN_F0R2_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7724 macro : CAN_F0R2_FB7 CAN_F0R2_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7725 macro : CAN_F0R2_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 7726 macro : CAN_F0R2_FB8_Msk (0x1UL << CAN_F0R2_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7727 macro : CAN_F0R2_FB8 CAN_F0R2_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7728 macro : CAN_F0R2_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 7729 macro : CAN_F0R2_FB9_Msk (0x1UL << CAN_F0R2_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7730 macro : CAN_F0R2_FB9 CAN_F0R2_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7731 macro : CAN_F0R2_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 7732 macro : CAN_F0R2_FB10_Msk (0x1UL << CAN_F0R2_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7733 macro : CAN_F0R2_FB10 CAN_F0R2_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7734 macro : CAN_F0R2_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 7735 macro : CAN_F0R2_FB11_Msk (0x1UL << CAN_F0R2_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7736 macro : CAN_F0R2_FB11 CAN_F0R2_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7737 macro : CAN_F0R2_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 7738 macro : CAN_F0R2_FB12_Msk (0x1UL << CAN_F0R2_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7739 macro : CAN_F0R2_FB12 CAN_F0R2_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7740 macro : CAN_F0R2_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 7741 macro : CAN_F0R2_FB13_Msk (0x1UL << CAN_F0R2_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7742 macro : CAN_F0R2_FB13 CAN_F0R2_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7743 macro : CAN_F0R2_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 7744 macro : CAN_F0R2_FB14_Msk (0x1UL << CAN_F0R2_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7745 macro : CAN_F0R2_FB14 CAN_F0R2_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7746 macro : CAN_F0R2_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 7747 macro : CAN_F0R2_FB15_Msk (0x1UL << CAN_F0R2_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7748 macro : CAN_F0R2_FB15 CAN_F0R2_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7749 macro : CAN_F0R2_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 7750 macro : CAN_F0R2_FB16_Msk (0x1UL << CAN_F0R2_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7751 macro : CAN_F0R2_FB16 CAN_F0R2_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7752 macro : CAN_F0R2_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 7753 macro : CAN_F0R2_FB17_Msk (0x1UL << CAN_F0R2_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7754 macro : CAN_F0R2_FB17 CAN_F0R2_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7755 macro : CAN_F0R2_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 7756 macro : CAN_F0R2_FB18_Msk (0x1UL << CAN_F0R2_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7757 macro : CAN_F0R2_FB18 CAN_F0R2_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7758 macro : CAN_F0R2_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 7759 macro : CAN_F0R2_FB19_Msk (0x1UL << CAN_F0R2_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7760 macro : CAN_F0R2_FB19 CAN_F0R2_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7761 macro : CAN_F0R2_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 7762 macro : CAN_F0R2_FB20_Msk (0x1UL << CAN_F0R2_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7763 macro : CAN_F0R2_FB20 CAN_F0R2_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7764 macro : CAN_F0R2_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 7765 macro : CAN_F0R2_FB21_Msk (0x1UL << CAN_F0R2_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7766 macro : CAN_F0R2_FB21 CAN_F0R2_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7767 macro : CAN_F0R2_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 7768 macro : CAN_F0R2_FB22_Msk (0x1UL << CAN_F0R2_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7769 macro : CAN_F0R2_FB22 CAN_F0R2_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7770 macro : CAN_F0R2_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 7771 macro : CAN_F0R2_FB23_Msk (0x1UL << CAN_F0R2_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7772 macro : CAN_F0R2_FB23 CAN_F0R2_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7773 macro : CAN_F0R2_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 7774 macro : CAN_F0R2_FB24_Msk (0x1UL << CAN_F0R2_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7775 macro : CAN_F0R2_FB24 CAN_F0R2_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7776 macro : CAN_F0R2_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 7777 macro : CAN_F0R2_FB25_Msk (0x1UL << CAN_F0R2_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7778 macro : CAN_F0R2_FB25 CAN_F0R2_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7779 macro : CAN_F0R2_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 7780 macro : CAN_F0R2_FB26_Msk (0x1UL << CAN_F0R2_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7781 macro : CAN_F0R2_FB26 CAN_F0R2_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7782 macro : CAN_F0R2_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 7783 macro : CAN_F0R2_FB27_Msk (0x1UL << CAN_F0R2_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7784 macro : CAN_F0R2_FB27 CAN_F0R2_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7785 macro : CAN_F0R2_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 7786 macro : CAN_F0R2_FB28_Msk (0x1UL << CAN_F0R2_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7787 macro : CAN_F0R2_FB28 CAN_F0R2_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7788 macro : CAN_F0R2_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 7789 macro : CAN_F0R2_FB29_Msk (0x1UL << CAN_F0R2_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7790 macro : CAN_F0R2_FB29 CAN_F0R2_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7791 macro : CAN_F0R2_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 7792 macro : CAN_F0R2_FB30_Msk (0x1UL << CAN_F0R2_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7793 macro : CAN_F0R2_FB30 CAN_F0R2_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7794 macro : CAN_F0R2_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 7795 macro : CAN_F0R2_FB31_Msk (0x1UL << CAN_F0R2_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7796 macro : CAN_F0R2_FB31 CAN_F0R2_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7799 macro : CAN_F1R2_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 7800 macro : CAN_F1R2_FB0_Msk (0x1UL << CAN_F1R2_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7801 macro : CAN_F1R2_FB0 CAN_F1R2_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7802 macro : CAN_F1R2_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 7803 macro : CAN_F1R2_FB1_Msk (0x1UL << CAN_F1R2_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7804 macro : CAN_F1R2_FB1 CAN_F1R2_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7805 macro : CAN_F1R2_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 7806 macro : CAN_F1R2_FB2_Msk (0x1UL << CAN_F1R2_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7807 macro : CAN_F1R2_FB2 CAN_F1R2_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7808 macro : CAN_F1R2_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 7809 macro : CAN_F1R2_FB3_Msk (0x1UL << CAN_F1R2_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7810 macro : CAN_F1R2_FB3 CAN_F1R2_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7811 macro : CAN_F1R2_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 7812 macro : CAN_F1R2_FB4_Msk (0x1UL << CAN_F1R2_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7813 macro : CAN_F1R2_FB4 CAN_F1R2_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7814 macro : CAN_F1R2_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 7815 macro : CAN_F1R2_FB5_Msk (0x1UL << CAN_F1R2_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7816 macro : CAN_F1R2_FB5 CAN_F1R2_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7817 macro : CAN_F1R2_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 7818 macro : CAN_F1R2_FB6_Msk (0x1UL << CAN_F1R2_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7819 macro : CAN_F1R2_FB6 CAN_F1R2_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7820 macro : CAN_F1R2_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 7821 macro : CAN_F1R2_FB7_Msk (0x1UL << CAN_F1R2_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7822 macro : CAN_F1R2_FB7 CAN_F1R2_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7823 macro : CAN_F1R2_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 7824 macro : CAN_F1R2_FB8_Msk (0x1UL << CAN_F1R2_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7825 macro : CAN_F1R2_FB8 CAN_F1R2_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7826 macro : CAN_F1R2_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 7827 macro : CAN_F1R2_FB9_Msk (0x1UL << CAN_F1R2_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7828 macro : CAN_F1R2_FB9 CAN_F1R2_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7829 macro : CAN_F1R2_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 7830 macro : CAN_F1R2_FB10_Msk (0x1UL << CAN_F1R2_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7831 macro : CAN_F1R2_FB10 CAN_F1R2_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7832 macro : CAN_F1R2_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 7833 macro : CAN_F1R2_FB11_Msk (0x1UL << CAN_F1R2_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7834 macro : CAN_F1R2_FB11 CAN_F1R2_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7835 macro : CAN_F1R2_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 7836 macro : CAN_F1R2_FB12_Msk (0x1UL << CAN_F1R2_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7837 macro : CAN_F1R2_FB12 CAN_F1R2_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7838 macro : CAN_F1R2_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 7839 macro : CAN_F1R2_FB13_Msk (0x1UL << CAN_F1R2_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7840 macro : CAN_F1R2_FB13 CAN_F1R2_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7841 macro : CAN_F1R2_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 7842 macro : CAN_F1R2_FB14_Msk (0x1UL << CAN_F1R2_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7843 macro : CAN_F1R2_FB14 CAN_F1R2_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7844 macro : CAN_F1R2_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 7845 macro : CAN_F1R2_FB15_Msk (0x1UL << CAN_F1R2_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7846 macro : CAN_F1R2_FB15 CAN_F1R2_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7847 macro : CAN_F1R2_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 7848 macro : CAN_F1R2_FB16_Msk (0x1UL << CAN_F1R2_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7849 macro : CAN_F1R2_FB16 CAN_F1R2_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7850 macro : CAN_F1R2_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 7851 macro : CAN_F1R2_FB17_Msk (0x1UL << CAN_F1R2_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7852 macro : CAN_F1R2_FB17 CAN_F1R2_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7853 macro : CAN_F1R2_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 7854 macro : CAN_F1R2_FB18_Msk (0x1UL << CAN_F1R2_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7855 macro : CAN_F1R2_FB18 CAN_F1R2_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7856 macro : CAN_F1R2_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 7857 macro : CAN_F1R2_FB19_Msk (0x1UL << CAN_F1R2_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7858 macro : CAN_F1R2_FB19 CAN_F1R2_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7859 macro : CAN_F1R2_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 7860 macro : CAN_F1R2_FB20_Msk (0x1UL << CAN_F1R2_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7861 macro : CAN_F1R2_FB20 CAN_F1R2_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7862 macro : CAN_F1R2_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 7863 macro : CAN_F1R2_FB21_Msk (0x1UL << CAN_F1R2_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7864 macro : CAN_F1R2_FB21 CAN_F1R2_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7865 macro : CAN_F1R2_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 7866 macro : CAN_F1R2_FB22_Msk (0x1UL << CAN_F1R2_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7867 macro : CAN_F1R2_FB22 CAN_F1R2_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7868 macro : CAN_F1R2_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 7869 macro : CAN_F1R2_FB23_Msk (0x1UL << CAN_F1R2_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7870 macro : CAN_F1R2_FB23 CAN_F1R2_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7871 macro : CAN_F1R2_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 7872 macro : CAN_F1R2_FB24_Msk (0x1UL << CAN_F1R2_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7873 macro : CAN_F1R2_FB24 CAN_F1R2_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7874 macro : CAN_F1R2_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 7875 macro : CAN_F1R2_FB25_Msk (0x1UL << CAN_F1R2_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7876 macro : CAN_F1R2_FB25 CAN_F1R2_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7877 macro : CAN_F1R2_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 7878 macro : CAN_F1R2_FB26_Msk (0x1UL << CAN_F1R2_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7879 macro : CAN_F1R2_FB26 CAN_F1R2_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7880 macro : CAN_F1R2_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 7881 macro : CAN_F1R2_FB27_Msk (0x1UL << CAN_F1R2_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7882 macro : CAN_F1R2_FB27 CAN_F1R2_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7883 macro : CAN_F1R2_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 7884 macro : CAN_F1R2_FB28_Msk (0x1UL << CAN_F1R2_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7885 macro : CAN_F1R2_FB28 CAN_F1R2_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7886 macro : CAN_F1R2_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 7887 macro : CAN_F1R2_FB29_Msk (0x1UL << CAN_F1R2_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7888 macro : CAN_F1R2_FB29 CAN_F1R2_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7889 macro : CAN_F1R2_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 7890 macro : CAN_F1R2_FB30_Msk (0x1UL << CAN_F1R2_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7891 macro : CAN_F1R2_FB30 CAN_F1R2_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7892 macro : CAN_F1R2_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 7893 macro : CAN_F1R2_FB31_Msk (0x1UL << CAN_F1R2_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7894 macro : CAN_F1R2_FB31 CAN_F1R2_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7897 macro : CAN_F2R2_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 7898 macro : CAN_F2R2_FB0_Msk (0x1UL << CAN_F2R2_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7899 macro : CAN_F2R2_FB0 CAN_F2R2_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7900 macro : CAN_F2R2_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 7901 macro : CAN_F2R2_FB1_Msk (0x1UL << CAN_F2R2_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7902 macro : CAN_F2R2_FB1 CAN_F2R2_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7903 macro : CAN_F2R2_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 7904 macro : CAN_F2R2_FB2_Msk (0x1UL << CAN_F2R2_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7905 macro : CAN_F2R2_FB2 CAN_F2R2_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7906 macro : CAN_F2R2_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 7907 macro : CAN_F2R2_FB3_Msk (0x1UL << CAN_F2R2_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7908 macro : CAN_F2R2_FB3 CAN_F2R2_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7909 macro : CAN_F2R2_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 7910 macro : CAN_F2R2_FB4_Msk (0x1UL << CAN_F2R2_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7911 macro : CAN_F2R2_FB4 CAN_F2R2_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7912 macro : CAN_F2R2_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 7913 macro : CAN_F2R2_FB5_Msk (0x1UL << CAN_F2R2_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7914 macro : CAN_F2R2_FB5 CAN_F2R2_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7915 macro : CAN_F2R2_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 7916 macro : CAN_F2R2_FB6_Msk (0x1UL << CAN_F2R2_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7917 macro : CAN_F2R2_FB6 CAN_F2R2_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7918 macro : CAN_F2R2_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 7919 macro : CAN_F2R2_FB7_Msk (0x1UL << CAN_F2R2_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7920 macro : CAN_F2R2_FB7 CAN_F2R2_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7921 macro : CAN_F2R2_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 7922 macro : CAN_F2R2_FB8_Msk (0x1UL << CAN_F2R2_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7923 macro : CAN_F2R2_FB8 CAN_F2R2_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7924 macro : CAN_F2R2_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 7925 macro : CAN_F2R2_FB9_Msk (0x1UL << CAN_F2R2_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7926 macro : CAN_F2R2_FB9 CAN_F2R2_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7927 macro : CAN_F2R2_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 7928 macro : CAN_F2R2_FB10_Msk (0x1UL << CAN_F2R2_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7929 macro : CAN_F2R2_FB10 CAN_F2R2_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7930 macro : CAN_F2R2_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 7931 macro : CAN_F2R2_FB11_Msk (0x1UL << CAN_F2R2_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7932 macro : CAN_F2R2_FB11 CAN_F2R2_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7933 macro : CAN_F2R2_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 7934 macro : CAN_F2R2_FB12_Msk (0x1UL << CAN_F2R2_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7935 macro : CAN_F2R2_FB12 CAN_F2R2_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7936 macro : CAN_F2R2_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 7937 macro : CAN_F2R2_FB13_Msk (0x1UL << CAN_F2R2_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7938 macro : CAN_F2R2_FB13 CAN_F2R2_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7939 macro : CAN_F2R2_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 7940 macro : CAN_F2R2_FB14_Msk (0x1UL << CAN_F2R2_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7941 macro : CAN_F2R2_FB14 CAN_F2R2_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7942 macro : CAN_F2R2_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 7943 macro : CAN_F2R2_FB15_Msk (0x1UL << CAN_F2R2_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7944 macro : CAN_F2R2_FB15 CAN_F2R2_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7945 macro : CAN_F2R2_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 7946 macro : CAN_F2R2_FB16_Msk (0x1UL << CAN_F2R2_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7947 macro : CAN_F2R2_FB16 CAN_F2R2_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7948 macro : CAN_F2R2_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 7949 macro : CAN_F2R2_FB17_Msk (0x1UL << CAN_F2R2_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7950 macro : CAN_F2R2_FB17 CAN_F2R2_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7951 macro : CAN_F2R2_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 7952 macro : CAN_F2R2_FB18_Msk (0x1UL << CAN_F2R2_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7953 macro : CAN_F2R2_FB18 CAN_F2R2_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7954 macro : CAN_F2R2_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 7955 macro : CAN_F2R2_FB19_Msk (0x1UL << CAN_F2R2_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7956 macro : CAN_F2R2_FB19 CAN_F2R2_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7957 macro : CAN_F2R2_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 7958 macro : CAN_F2R2_FB20_Msk (0x1UL << CAN_F2R2_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7959 macro : CAN_F2R2_FB20 CAN_F2R2_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7960 macro : CAN_F2R2_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 7961 macro : CAN_F2R2_FB21_Msk (0x1UL << CAN_F2R2_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7962 macro : CAN_F2R2_FB21 CAN_F2R2_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7963 macro : CAN_F2R2_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 7964 macro : CAN_F2R2_FB22_Msk (0x1UL << CAN_F2R2_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7965 macro : CAN_F2R2_FB22 CAN_F2R2_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7966 macro : CAN_F2R2_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 7967 macro : CAN_F2R2_FB23_Msk (0x1UL << CAN_F2R2_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7968 macro : CAN_F2R2_FB23 CAN_F2R2_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7969 macro : CAN_F2R2_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 7970 macro : CAN_F2R2_FB24_Msk (0x1UL << CAN_F2R2_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7971 macro : CAN_F2R2_FB24 CAN_F2R2_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7972 macro : CAN_F2R2_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 7973 macro : CAN_F2R2_FB25_Msk (0x1UL << CAN_F2R2_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7974 macro : CAN_F2R2_FB25 CAN_F2R2_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7975 macro : CAN_F2R2_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 7976 macro : CAN_F2R2_FB26_Msk (0x1UL << CAN_F2R2_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7977 macro : CAN_F2R2_FB26 CAN_F2R2_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7978 macro : CAN_F2R2_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 7979 macro : CAN_F2R2_FB27_Msk (0x1UL << CAN_F2R2_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7980 macro : CAN_F2R2_FB27 CAN_F2R2_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7981 macro : CAN_F2R2_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 7982 macro : CAN_F2R2_FB28_Msk (0x1UL << CAN_F2R2_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7983 macro : CAN_F2R2_FB28 CAN_F2R2_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7984 macro : CAN_F2R2_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 7985 macro : CAN_F2R2_FB29_Msk (0x1UL << CAN_F2R2_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7986 macro : CAN_F2R2_FB29 CAN_F2R2_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7987 macro : CAN_F2R2_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 7988 macro : CAN_F2R2_FB30_Msk (0x1UL << CAN_F2R2_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7989 macro : CAN_F2R2_FB30 CAN_F2R2_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7990 macro : CAN_F2R2_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 7991 macro : CAN_F2R2_FB31_Msk (0x1UL << CAN_F2R2_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7992 macro : CAN_F2R2_FB31 CAN_F2R2_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7995 macro : CAN_F3R2_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 7996 macro : CAN_F3R2_FB0_Msk (0x1UL << CAN_F3R2_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 7997 macro : CAN_F3R2_FB0 CAN_F3R2_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 7998 macro : CAN_F3R2_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 7999 macro : CAN_F3R2_FB1_Msk (0x1UL << CAN_F3R2_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8000 macro : CAN_F3R2_FB1 CAN_F3R2_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8001 macro : CAN_F3R2_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 8002 macro : CAN_F3R2_FB2_Msk (0x1UL << CAN_F3R2_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8003 macro : CAN_F3R2_FB2 CAN_F3R2_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8004 macro : CAN_F3R2_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 8005 macro : CAN_F3R2_FB3_Msk (0x1UL << CAN_F3R2_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8006 macro : CAN_F3R2_FB3 CAN_F3R2_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8007 macro : CAN_F3R2_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 8008 macro : CAN_F3R2_FB4_Msk (0x1UL << CAN_F3R2_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8009 macro : CAN_F3R2_FB4 CAN_F3R2_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8010 macro : CAN_F3R2_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 8011 macro : CAN_F3R2_FB5_Msk (0x1UL << CAN_F3R2_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8012 macro : CAN_F3R2_FB5 CAN_F3R2_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8013 macro : CAN_F3R2_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 8014 macro : CAN_F3R2_FB6_Msk (0x1UL << CAN_F3R2_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8015 macro : CAN_F3R2_FB6 CAN_F3R2_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8016 macro : CAN_F3R2_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 8017 macro : CAN_F3R2_FB7_Msk (0x1UL << CAN_F3R2_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8018 macro : CAN_F3R2_FB7 CAN_F3R2_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8019 macro : CAN_F3R2_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 8020 macro : CAN_F3R2_FB8_Msk (0x1UL << CAN_F3R2_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8021 macro : CAN_F3R2_FB8 CAN_F3R2_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8022 macro : CAN_F3R2_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 8023 macro : CAN_F3R2_FB9_Msk (0x1UL << CAN_F3R2_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8024 macro : CAN_F3R2_FB9 CAN_F3R2_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8025 macro : CAN_F3R2_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 8026 macro : CAN_F3R2_FB10_Msk (0x1UL << CAN_F3R2_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8027 macro : CAN_F3R2_FB10 CAN_F3R2_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8028 macro : CAN_F3R2_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 8029 macro : CAN_F3R2_FB11_Msk (0x1UL << CAN_F3R2_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8030 macro : CAN_F3R2_FB11 CAN_F3R2_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8031 macro : CAN_F3R2_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 8032 macro : CAN_F3R2_FB12_Msk (0x1UL << CAN_F3R2_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8033 macro : CAN_F3R2_FB12 CAN_F3R2_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8034 macro : CAN_F3R2_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 8035 macro : CAN_F3R2_FB13_Msk (0x1UL << CAN_F3R2_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8036 macro : CAN_F3R2_FB13 CAN_F3R2_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8037 macro : CAN_F3R2_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 8038 macro : CAN_F3R2_FB14_Msk (0x1UL << CAN_F3R2_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8039 macro : CAN_F3R2_FB14 CAN_F3R2_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8040 macro : CAN_F3R2_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 8041 macro : CAN_F3R2_FB15_Msk (0x1UL << CAN_F3R2_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8042 macro : CAN_F3R2_FB15 CAN_F3R2_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8043 macro : CAN_F3R2_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 8044 macro : CAN_F3R2_FB16_Msk (0x1UL << CAN_F3R2_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8045 macro : CAN_F3R2_FB16 CAN_F3R2_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8046 macro : CAN_F3R2_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 8047 macro : CAN_F3R2_FB17_Msk (0x1UL << CAN_F3R2_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8048 macro : CAN_F3R2_FB17 CAN_F3R2_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8049 macro : CAN_F3R2_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 8050 macro : CAN_F3R2_FB18_Msk (0x1UL << CAN_F3R2_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8051 macro : CAN_F3R2_FB18 CAN_F3R2_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8052 macro : CAN_F3R2_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 8053 macro : CAN_F3R2_FB19_Msk (0x1UL << CAN_F3R2_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8054 macro : CAN_F3R2_FB19 CAN_F3R2_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8055 macro : CAN_F3R2_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 8056 macro : CAN_F3R2_FB20_Msk (0x1UL << CAN_F3R2_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8057 macro : CAN_F3R2_FB20 CAN_F3R2_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8058 macro : CAN_F3R2_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 8059 macro : CAN_F3R2_FB21_Msk (0x1UL << CAN_F3R2_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8060 macro : CAN_F3R2_FB21 CAN_F3R2_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8061 macro : CAN_F3R2_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 8062 macro : CAN_F3R2_FB22_Msk (0x1UL << CAN_F3R2_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8063 macro : CAN_F3R2_FB22 CAN_F3R2_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8064 macro : CAN_F3R2_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 8065 macro : CAN_F3R2_FB23_Msk (0x1UL << CAN_F3R2_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8066 macro : CAN_F3R2_FB23 CAN_F3R2_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8067 macro : CAN_F3R2_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 8068 macro : CAN_F3R2_FB24_Msk (0x1UL << CAN_F3R2_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8069 macro : CAN_F3R2_FB24 CAN_F3R2_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8070 macro : CAN_F3R2_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 8071 macro : CAN_F3R2_FB25_Msk (0x1UL << CAN_F3R2_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8072 macro : CAN_F3R2_FB25 CAN_F3R2_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8073 macro : CAN_F3R2_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 8074 macro : CAN_F3R2_FB26_Msk (0x1UL << CAN_F3R2_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8075 macro : CAN_F3R2_FB26 CAN_F3R2_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8076 macro : CAN_F3R2_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 8077 macro : CAN_F3R2_FB27_Msk (0x1UL << CAN_F3R2_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8078 macro : CAN_F3R2_FB27 CAN_F3R2_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8079 macro : CAN_F3R2_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 8080 macro : CAN_F3R2_FB28_Msk (0x1UL << CAN_F3R2_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8081 macro : CAN_F3R2_FB28 CAN_F3R2_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8082 macro : CAN_F3R2_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 8083 macro : CAN_F3R2_FB29_Msk (0x1UL << CAN_F3R2_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8084 macro : CAN_F3R2_FB29 CAN_F3R2_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8085 macro : CAN_F3R2_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 8086 macro : CAN_F3R2_FB30_Msk (0x1UL << CAN_F3R2_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8087 macro : CAN_F3R2_FB30 CAN_F3R2_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8088 macro : CAN_F3R2_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 8089 macro : CAN_F3R2_FB31_Msk (0x1UL << CAN_F3R2_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8090 macro : CAN_F3R2_FB31 CAN_F3R2_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8093 macro : CAN_F4R2_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 8094 macro : CAN_F4R2_FB0_Msk (0x1UL << CAN_F4R2_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8095 macro : CAN_F4R2_FB0 CAN_F4R2_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8096 macro : CAN_F4R2_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 8097 macro : CAN_F4R2_FB1_Msk (0x1UL << CAN_F4R2_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8098 macro : CAN_F4R2_FB1 CAN_F4R2_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8099 macro : CAN_F4R2_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 8100 macro : CAN_F4R2_FB2_Msk (0x1UL << CAN_F4R2_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8101 macro : CAN_F4R2_FB2 CAN_F4R2_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8102 macro : CAN_F4R2_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 8103 macro : CAN_F4R2_FB3_Msk (0x1UL << CAN_F4R2_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8104 macro : CAN_F4R2_FB3 CAN_F4R2_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8105 macro : CAN_F4R2_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 8106 macro : CAN_F4R2_FB4_Msk (0x1UL << CAN_F4R2_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8107 macro : CAN_F4R2_FB4 CAN_F4R2_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8108 macro : CAN_F4R2_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 8109 macro : CAN_F4R2_FB5_Msk (0x1UL << CAN_F4R2_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8110 macro : CAN_F4R2_FB5 CAN_F4R2_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8111 macro : CAN_F4R2_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 8112 macro : CAN_F4R2_FB6_Msk (0x1UL << CAN_F4R2_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8113 macro : CAN_F4R2_FB6 CAN_F4R2_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8114 macro : CAN_F4R2_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 8115 macro : CAN_F4R2_FB7_Msk (0x1UL << CAN_F4R2_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8116 macro : CAN_F4R2_FB7 CAN_F4R2_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8117 macro : CAN_F4R2_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 8118 macro : CAN_F4R2_FB8_Msk (0x1UL << CAN_F4R2_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8119 macro : CAN_F4R2_FB8 CAN_F4R2_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8120 macro : CAN_F4R2_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 8121 macro : CAN_F4R2_FB9_Msk (0x1UL << CAN_F4R2_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8122 macro : CAN_F4R2_FB9 CAN_F4R2_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8123 macro : CAN_F4R2_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 8124 macro : CAN_F4R2_FB10_Msk (0x1UL << CAN_F4R2_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8125 macro : CAN_F4R2_FB10 CAN_F4R2_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8126 macro : CAN_F4R2_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 8127 macro : CAN_F4R2_FB11_Msk (0x1UL << CAN_F4R2_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8128 macro : CAN_F4R2_FB11 CAN_F4R2_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8129 macro : CAN_F4R2_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 8130 macro : CAN_F4R2_FB12_Msk (0x1UL << CAN_F4R2_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8131 macro : CAN_F4R2_FB12 CAN_F4R2_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8132 macro : CAN_F4R2_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 8133 macro : CAN_F4R2_FB13_Msk (0x1UL << CAN_F4R2_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8134 macro : CAN_F4R2_FB13 CAN_F4R2_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8135 macro : CAN_F4R2_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 8136 macro : CAN_F4R2_FB14_Msk (0x1UL << CAN_F4R2_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8137 macro : CAN_F4R2_FB14 CAN_F4R2_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8138 macro : CAN_F4R2_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 8139 macro : CAN_F4R2_FB15_Msk (0x1UL << CAN_F4R2_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8140 macro : CAN_F4R2_FB15 CAN_F4R2_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8141 macro : CAN_F4R2_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 8142 macro : CAN_F4R2_FB16_Msk (0x1UL << CAN_F4R2_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8143 macro : CAN_F4R2_FB16 CAN_F4R2_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8144 macro : CAN_F4R2_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 8145 macro : CAN_F4R2_FB17_Msk (0x1UL << CAN_F4R2_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8146 macro : CAN_F4R2_FB17 CAN_F4R2_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8147 macro : CAN_F4R2_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 8148 macro : CAN_F4R2_FB18_Msk (0x1UL << CAN_F4R2_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8149 macro : CAN_F4R2_FB18 CAN_F4R2_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8150 macro : CAN_F4R2_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 8151 macro : CAN_F4R2_FB19_Msk (0x1UL << CAN_F4R2_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8152 macro : CAN_F4R2_FB19 CAN_F4R2_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8153 macro : CAN_F4R2_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 8154 macro : CAN_F4R2_FB20_Msk (0x1UL << CAN_F4R2_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8155 macro : CAN_F4R2_FB20 CAN_F4R2_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8156 macro : CAN_F4R2_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 8157 macro : CAN_F4R2_FB21_Msk (0x1UL << CAN_F4R2_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8158 macro : CAN_F4R2_FB21 CAN_F4R2_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8159 macro : CAN_F4R2_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 8160 macro : CAN_F4R2_FB22_Msk (0x1UL << CAN_F4R2_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8161 macro : CAN_F4R2_FB22 CAN_F4R2_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8162 macro : CAN_F4R2_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 8163 macro : CAN_F4R2_FB23_Msk (0x1UL << CAN_F4R2_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8164 macro : CAN_F4R2_FB23 CAN_F4R2_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8165 macro : CAN_F4R2_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 8166 macro : CAN_F4R2_FB24_Msk (0x1UL << CAN_F4R2_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8167 macro : CAN_F4R2_FB24 CAN_F4R2_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8168 macro : CAN_F4R2_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 8169 macro : CAN_F4R2_FB25_Msk (0x1UL << CAN_F4R2_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8170 macro : CAN_F4R2_FB25 CAN_F4R2_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8171 macro : CAN_F4R2_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 8172 macro : CAN_F4R2_FB26_Msk (0x1UL << CAN_F4R2_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8173 macro : CAN_F4R2_FB26 CAN_F4R2_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8174 macro : CAN_F4R2_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 8175 macro : CAN_F4R2_FB27_Msk (0x1UL << CAN_F4R2_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8176 macro : CAN_F4R2_FB27 CAN_F4R2_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8177 macro : CAN_F4R2_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 8178 macro : CAN_F4R2_FB28_Msk (0x1UL << CAN_F4R2_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8179 macro : CAN_F4R2_FB28 CAN_F4R2_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8180 macro : CAN_F4R2_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 8181 macro : CAN_F4R2_FB29_Msk (0x1UL << CAN_F4R2_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8182 macro : CAN_F4R2_FB29 CAN_F4R2_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8183 macro : CAN_F4R2_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 8184 macro : CAN_F4R2_FB30_Msk (0x1UL << CAN_F4R2_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8185 macro : CAN_F4R2_FB30 CAN_F4R2_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8186 macro : CAN_F4R2_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 8187 macro : CAN_F4R2_FB31_Msk (0x1UL << CAN_F4R2_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8188 macro : CAN_F4R2_FB31 CAN_F4R2_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8191 macro : CAN_F5R2_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 8192 macro : CAN_F5R2_FB0_Msk (0x1UL << CAN_F5R2_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8193 macro : CAN_F5R2_FB0 CAN_F5R2_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8194 macro : CAN_F5R2_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 8195 macro : CAN_F5R2_FB1_Msk (0x1UL << CAN_F5R2_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8196 macro : CAN_F5R2_FB1 CAN_F5R2_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8197 macro : CAN_F5R2_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 8198 macro : CAN_F5R2_FB2_Msk (0x1UL << CAN_F5R2_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8199 macro : CAN_F5R2_FB2 CAN_F5R2_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8200 macro : CAN_F5R2_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 8201 macro : CAN_F5R2_FB3_Msk (0x1UL << CAN_F5R2_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8202 macro : CAN_F5R2_FB3 CAN_F5R2_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8203 macro : CAN_F5R2_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 8204 macro : CAN_F5R2_FB4_Msk (0x1UL << CAN_F5R2_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8205 macro : CAN_F5R2_FB4 CAN_F5R2_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8206 macro : CAN_F5R2_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 8207 macro : CAN_F5R2_FB5_Msk (0x1UL << CAN_F5R2_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8208 macro : CAN_F5R2_FB5 CAN_F5R2_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8209 macro : CAN_F5R2_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 8210 macro : CAN_F5R2_FB6_Msk (0x1UL << CAN_F5R2_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8211 macro : CAN_F5R2_FB6 CAN_F5R2_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8212 macro : CAN_F5R2_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 8213 macro : CAN_F5R2_FB7_Msk (0x1UL << CAN_F5R2_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8214 macro : CAN_F5R2_FB7 CAN_F5R2_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8215 macro : CAN_F5R2_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 8216 macro : CAN_F5R2_FB8_Msk (0x1UL << CAN_F5R2_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8217 macro : CAN_F5R2_FB8 CAN_F5R2_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8218 macro : CAN_F5R2_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 8219 macro : CAN_F5R2_FB9_Msk (0x1UL << CAN_F5R2_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8220 macro : CAN_F5R2_FB9 CAN_F5R2_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8221 macro : CAN_F5R2_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 8222 macro : CAN_F5R2_FB10_Msk (0x1UL << CAN_F5R2_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8223 macro : CAN_F5R2_FB10 CAN_F5R2_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8224 macro : CAN_F5R2_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 8225 macro : CAN_F5R2_FB11_Msk (0x1UL << CAN_F5R2_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8226 macro : CAN_F5R2_FB11 CAN_F5R2_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8227 macro : CAN_F5R2_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 8228 macro : CAN_F5R2_FB12_Msk (0x1UL << CAN_F5R2_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8229 macro : CAN_F5R2_FB12 CAN_F5R2_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8230 macro : CAN_F5R2_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 8231 macro : CAN_F5R2_FB13_Msk (0x1UL << CAN_F5R2_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8232 macro : CAN_F5R2_FB13 CAN_F5R2_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8233 macro : CAN_F5R2_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 8234 macro : CAN_F5R2_FB14_Msk (0x1UL << CAN_F5R2_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8235 macro : CAN_F5R2_FB14 CAN_F5R2_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8236 macro : CAN_F5R2_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 8237 macro : CAN_F5R2_FB15_Msk (0x1UL << CAN_F5R2_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8238 macro : CAN_F5R2_FB15 CAN_F5R2_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8239 macro : CAN_F5R2_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 8240 macro : CAN_F5R2_FB16_Msk (0x1UL << CAN_F5R2_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8241 macro : CAN_F5R2_FB16 CAN_F5R2_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8242 macro : CAN_F5R2_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 8243 macro : CAN_F5R2_FB17_Msk (0x1UL << CAN_F5R2_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8244 macro : CAN_F5R2_FB17 CAN_F5R2_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8245 macro : CAN_F5R2_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 8246 macro : CAN_F5R2_FB18_Msk (0x1UL << CAN_F5R2_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8247 macro : CAN_F5R2_FB18 CAN_F5R2_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8248 macro : CAN_F5R2_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 8249 macro : CAN_F5R2_FB19_Msk (0x1UL << CAN_F5R2_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8250 macro : CAN_F5R2_FB19 CAN_F5R2_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8251 macro : CAN_F5R2_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 8252 macro : CAN_F5R2_FB20_Msk (0x1UL << CAN_F5R2_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8253 macro : CAN_F5R2_FB20 CAN_F5R2_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8254 macro : CAN_F5R2_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 8255 macro : CAN_F5R2_FB21_Msk (0x1UL << CAN_F5R2_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8256 macro : CAN_F5R2_FB21 CAN_F5R2_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8257 macro : CAN_F5R2_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 8258 macro : CAN_F5R2_FB22_Msk (0x1UL << CAN_F5R2_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8259 macro : CAN_F5R2_FB22 CAN_F5R2_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8260 macro : CAN_F5R2_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 8261 macro : CAN_F5R2_FB23_Msk (0x1UL << CAN_F5R2_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8262 macro : CAN_F5R2_FB23 CAN_F5R2_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8263 macro : CAN_F5R2_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 8264 macro : CAN_F5R2_FB24_Msk (0x1UL << CAN_F5R2_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8265 macro : CAN_F5R2_FB24 CAN_F5R2_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8266 macro : CAN_F5R2_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 8267 macro : CAN_F5R2_FB25_Msk (0x1UL << CAN_F5R2_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8268 macro : CAN_F5R2_FB25 CAN_F5R2_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8269 macro : CAN_F5R2_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 8270 macro : CAN_F5R2_FB26_Msk (0x1UL << CAN_F5R2_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8271 macro : CAN_F5R2_FB26 CAN_F5R2_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8272 macro : CAN_F5R2_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 8273 macro : CAN_F5R2_FB27_Msk (0x1UL << CAN_F5R2_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8274 macro : CAN_F5R2_FB27 CAN_F5R2_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8275 macro : CAN_F5R2_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 8276 macro : CAN_F5R2_FB28_Msk (0x1UL << CAN_F5R2_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8277 macro : CAN_F5R2_FB28 CAN_F5R2_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8278 macro : CAN_F5R2_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 8279 macro : CAN_F5R2_FB29_Msk (0x1UL << CAN_F5R2_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8280 macro : CAN_F5R2_FB29 CAN_F5R2_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8281 macro : CAN_F5R2_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 8282 macro : CAN_F5R2_FB30_Msk (0x1UL << CAN_F5R2_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8283 macro : CAN_F5R2_FB30 CAN_F5R2_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8284 macro : CAN_F5R2_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 8285 macro : CAN_F5R2_FB31_Msk (0x1UL << CAN_F5R2_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8286 macro : CAN_F5R2_FB31 CAN_F5R2_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8289 macro : CAN_F6R2_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 8290 macro : CAN_F6R2_FB0_Msk (0x1UL << CAN_F6R2_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8291 macro : CAN_F6R2_FB0 CAN_F6R2_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8292 macro : CAN_F6R2_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 8293 macro : CAN_F6R2_FB1_Msk (0x1UL << CAN_F6R2_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8294 macro : CAN_F6R2_FB1 CAN_F6R2_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8295 macro : CAN_F6R2_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 8296 macro : CAN_F6R2_FB2_Msk (0x1UL << CAN_F6R2_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8297 macro : CAN_F6R2_FB2 CAN_F6R2_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8298 macro : CAN_F6R2_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 8299 macro : CAN_F6R2_FB3_Msk (0x1UL << CAN_F6R2_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8300 macro : CAN_F6R2_FB3 CAN_F6R2_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8301 macro : CAN_F6R2_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 8302 macro : CAN_F6R2_FB4_Msk (0x1UL << CAN_F6R2_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8303 macro : CAN_F6R2_FB4 CAN_F6R2_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8304 macro : CAN_F6R2_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 8305 macro : CAN_F6R2_FB5_Msk (0x1UL << CAN_F6R2_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8306 macro : CAN_F6R2_FB5 CAN_F6R2_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8307 macro : CAN_F6R2_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 8308 macro : CAN_F6R2_FB6_Msk (0x1UL << CAN_F6R2_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8309 macro : CAN_F6R2_FB6 CAN_F6R2_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8310 macro : CAN_F6R2_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 8311 macro : CAN_F6R2_FB7_Msk (0x1UL << CAN_F6R2_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8312 macro : CAN_F6R2_FB7 CAN_F6R2_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8313 macro : CAN_F6R2_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 8314 macro : CAN_F6R2_FB8_Msk (0x1UL << CAN_F6R2_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8315 macro : CAN_F6R2_FB8 CAN_F6R2_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8316 macro : CAN_F6R2_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 8317 macro : CAN_F6R2_FB9_Msk (0x1UL << CAN_F6R2_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8318 macro : CAN_F6R2_FB9 CAN_F6R2_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8319 macro : CAN_F6R2_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 8320 macro : CAN_F6R2_FB10_Msk (0x1UL << CAN_F6R2_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8321 macro : CAN_F6R2_FB10 CAN_F6R2_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8322 macro : CAN_F6R2_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 8323 macro : CAN_F6R2_FB11_Msk (0x1UL << CAN_F6R2_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8324 macro : CAN_F6R2_FB11 CAN_F6R2_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8325 macro : CAN_F6R2_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 8326 macro : CAN_F6R2_FB12_Msk (0x1UL << CAN_F6R2_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8327 macro : CAN_F6R2_FB12 CAN_F6R2_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8328 macro : CAN_F6R2_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 8329 macro : CAN_F6R2_FB13_Msk (0x1UL << CAN_F6R2_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8330 macro : CAN_F6R2_FB13 CAN_F6R2_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8331 macro : CAN_F6R2_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 8332 macro : CAN_F6R2_FB14_Msk (0x1UL << CAN_F6R2_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8333 macro : CAN_F6R2_FB14 CAN_F6R2_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8334 macro : CAN_F6R2_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 8335 macro : CAN_F6R2_FB15_Msk (0x1UL << CAN_F6R2_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8336 macro : CAN_F6R2_FB15 CAN_F6R2_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8337 macro : CAN_F6R2_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 8338 macro : CAN_F6R2_FB16_Msk (0x1UL << CAN_F6R2_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8339 macro : CAN_F6R2_FB16 CAN_F6R2_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8340 macro : CAN_F6R2_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 8341 macro : CAN_F6R2_FB17_Msk (0x1UL << CAN_F6R2_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8342 macro : CAN_F6R2_FB17 CAN_F6R2_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8343 macro : CAN_F6R2_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 8344 macro : CAN_F6R2_FB18_Msk (0x1UL << CAN_F6R2_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8345 macro : CAN_F6R2_FB18 CAN_F6R2_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8346 macro : CAN_F6R2_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 8347 macro : CAN_F6R2_FB19_Msk (0x1UL << CAN_F6R2_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8348 macro : CAN_F6R2_FB19 CAN_F6R2_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8349 macro : CAN_F6R2_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 8350 macro : CAN_F6R2_FB20_Msk (0x1UL << CAN_F6R2_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8351 macro : CAN_F6R2_FB20 CAN_F6R2_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8352 macro : CAN_F6R2_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 8353 macro : CAN_F6R2_FB21_Msk (0x1UL << CAN_F6R2_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8354 macro : CAN_F6R2_FB21 CAN_F6R2_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8355 macro : CAN_F6R2_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 8356 macro : CAN_F6R2_FB22_Msk (0x1UL << CAN_F6R2_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8357 macro : CAN_F6R2_FB22 CAN_F6R2_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8358 macro : CAN_F6R2_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 8359 macro : CAN_F6R2_FB23_Msk (0x1UL << CAN_F6R2_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8360 macro : CAN_F6R2_FB23 CAN_F6R2_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8361 macro : CAN_F6R2_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 8362 macro : CAN_F6R2_FB24_Msk (0x1UL << CAN_F6R2_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8363 macro : CAN_F6R2_FB24 CAN_F6R2_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8364 macro : CAN_F6R2_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 8365 macro : CAN_F6R2_FB25_Msk (0x1UL << CAN_F6R2_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8366 macro : CAN_F6R2_FB25 CAN_F6R2_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8367 macro : CAN_F6R2_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 8368 macro : CAN_F6R2_FB26_Msk (0x1UL << CAN_F6R2_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8369 macro : CAN_F6R2_FB26 CAN_F6R2_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8370 macro : CAN_F6R2_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 8371 macro : CAN_F6R2_FB27_Msk (0x1UL << CAN_F6R2_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8372 macro : CAN_F6R2_FB27 CAN_F6R2_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8373 macro : CAN_F6R2_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 8374 macro : CAN_F6R2_FB28_Msk (0x1UL << CAN_F6R2_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8375 macro : CAN_F6R2_FB28 CAN_F6R2_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8376 macro : CAN_F6R2_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 8377 macro : CAN_F6R2_FB29_Msk (0x1UL << CAN_F6R2_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8378 macro : CAN_F6R2_FB29 CAN_F6R2_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8379 macro : CAN_F6R2_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 8380 macro : CAN_F6R2_FB30_Msk (0x1UL << CAN_F6R2_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8381 macro : CAN_F6R2_FB30 CAN_F6R2_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8382 macro : CAN_F6R2_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 8383 macro : CAN_F6R2_FB31_Msk (0x1UL << CAN_F6R2_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8384 macro : CAN_F6R2_FB31 CAN_F6R2_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8387 macro : CAN_F7R2_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 8388 macro : CAN_F7R2_FB0_Msk (0x1UL << CAN_F7R2_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8389 macro : CAN_F7R2_FB0 CAN_F7R2_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8390 macro : CAN_F7R2_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 8391 macro : CAN_F7R2_FB1_Msk (0x1UL << CAN_F7R2_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8392 macro : CAN_F7R2_FB1 CAN_F7R2_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8393 macro : CAN_F7R2_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 8394 macro : CAN_F7R2_FB2_Msk (0x1UL << CAN_F7R2_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8395 macro : CAN_F7R2_FB2 CAN_F7R2_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8396 macro : CAN_F7R2_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 8397 macro : CAN_F7R2_FB3_Msk (0x1UL << CAN_F7R2_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8398 macro : CAN_F7R2_FB3 CAN_F7R2_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8399 macro : CAN_F7R2_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 8400 macro : CAN_F7R2_FB4_Msk (0x1UL << CAN_F7R2_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8401 macro : CAN_F7R2_FB4 CAN_F7R2_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8402 macro : CAN_F7R2_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 8403 macro : CAN_F7R2_FB5_Msk (0x1UL << CAN_F7R2_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8404 macro : CAN_F7R2_FB5 CAN_F7R2_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8405 macro : CAN_F7R2_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 8406 macro : CAN_F7R2_FB6_Msk (0x1UL << CAN_F7R2_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8407 macro : CAN_F7R2_FB6 CAN_F7R2_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8408 macro : CAN_F7R2_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 8409 macro : CAN_F7R2_FB7_Msk (0x1UL << CAN_F7R2_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8410 macro : CAN_F7R2_FB7 CAN_F7R2_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8411 macro : CAN_F7R2_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 8412 macro : CAN_F7R2_FB8_Msk (0x1UL << CAN_F7R2_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8413 macro : CAN_F7R2_FB8 CAN_F7R2_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8414 macro : CAN_F7R2_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 8415 macro : CAN_F7R2_FB9_Msk (0x1UL << CAN_F7R2_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8416 macro : CAN_F7R2_FB9 CAN_F7R2_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8417 macro : CAN_F7R2_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 8418 macro : CAN_F7R2_FB10_Msk (0x1UL << CAN_F7R2_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8419 macro : CAN_F7R2_FB10 CAN_F7R2_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8420 macro : CAN_F7R2_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 8421 macro : CAN_F7R2_FB11_Msk (0x1UL << CAN_F7R2_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8422 macro : CAN_F7R2_FB11 CAN_F7R2_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8423 macro : CAN_F7R2_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 8424 macro : CAN_F7R2_FB12_Msk (0x1UL << CAN_F7R2_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8425 macro : CAN_F7R2_FB12 CAN_F7R2_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8426 macro : CAN_F7R2_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 8427 macro : CAN_F7R2_FB13_Msk (0x1UL << CAN_F7R2_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8428 macro : CAN_F7R2_FB13 CAN_F7R2_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8429 macro : CAN_F7R2_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 8430 macro : CAN_F7R2_FB14_Msk (0x1UL << CAN_F7R2_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8431 macro : CAN_F7R2_FB14 CAN_F7R2_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8432 macro : CAN_F7R2_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 8433 macro : CAN_F7R2_FB15_Msk (0x1UL << CAN_F7R2_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8434 macro : CAN_F7R2_FB15 CAN_F7R2_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8435 macro : CAN_F7R2_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 8436 macro : CAN_F7R2_FB16_Msk (0x1UL << CAN_F7R2_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8437 macro : CAN_F7R2_FB16 CAN_F7R2_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8438 macro : CAN_F7R2_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 8439 macro : CAN_F7R2_FB17_Msk (0x1UL << CAN_F7R2_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8440 macro : CAN_F7R2_FB17 CAN_F7R2_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8441 macro : CAN_F7R2_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 8442 macro : CAN_F7R2_FB18_Msk (0x1UL << CAN_F7R2_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8443 macro : CAN_F7R2_FB18 CAN_F7R2_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8444 macro : CAN_F7R2_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 8445 macro : CAN_F7R2_FB19_Msk (0x1UL << CAN_F7R2_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8446 macro : CAN_F7R2_FB19 CAN_F7R2_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8447 macro : CAN_F7R2_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 8448 macro : CAN_F7R2_FB20_Msk (0x1UL << CAN_F7R2_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8449 macro : CAN_F7R2_FB20 CAN_F7R2_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8450 macro : CAN_F7R2_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 8451 macro : CAN_F7R2_FB21_Msk (0x1UL << CAN_F7R2_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8452 macro : CAN_F7R2_FB21 CAN_F7R2_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8453 macro : CAN_F7R2_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 8454 macro : CAN_F7R2_FB22_Msk (0x1UL << CAN_F7R2_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8455 macro : CAN_F7R2_FB22 CAN_F7R2_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8456 macro : CAN_F7R2_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 8457 macro : CAN_F7R2_FB23_Msk (0x1UL << CAN_F7R2_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8458 macro : CAN_F7R2_FB23 CAN_F7R2_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8459 macro : CAN_F7R2_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 8460 macro : CAN_F7R2_FB24_Msk (0x1UL << CAN_F7R2_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8461 macro : CAN_F7R2_FB24 CAN_F7R2_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8462 macro : CAN_F7R2_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 8463 macro : CAN_F7R2_FB25_Msk (0x1UL << CAN_F7R2_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8464 macro : CAN_F7R2_FB25 CAN_F7R2_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8465 macro : CAN_F7R2_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 8466 macro : CAN_F7R2_FB26_Msk (0x1UL << CAN_F7R2_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8467 macro : CAN_F7R2_FB26 CAN_F7R2_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8468 macro : CAN_F7R2_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 8469 macro : CAN_F7R2_FB27_Msk (0x1UL << CAN_F7R2_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8470 macro : CAN_F7R2_FB27 CAN_F7R2_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8471 macro : CAN_F7R2_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 8472 macro : CAN_F7R2_FB28_Msk (0x1UL << CAN_F7R2_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8473 macro : CAN_F7R2_FB28 CAN_F7R2_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8474 macro : CAN_F7R2_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 8475 macro : CAN_F7R2_FB29_Msk (0x1UL << CAN_F7R2_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8476 macro : CAN_F7R2_FB29 CAN_F7R2_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8477 macro : CAN_F7R2_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 8478 macro : CAN_F7R2_FB30_Msk (0x1UL << CAN_F7R2_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8479 macro : CAN_F7R2_FB30 CAN_F7R2_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8480 macro : CAN_F7R2_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 8481 macro : CAN_F7R2_FB31_Msk (0x1UL << CAN_F7R2_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8482 macro : CAN_F7R2_FB31 CAN_F7R2_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8485 macro : CAN_F8R2_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 8486 macro : CAN_F8R2_FB0_Msk (0x1UL << CAN_F8R2_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8487 macro : CAN_F8R2_FB0 CAN_F8R2_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8488 macro : CAN_F8R2_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 8489 macro : CAN_F8R2_FB1_Msk (0x1UL << CAN_F8R2_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8490 macro : CAN_F8R2_FB1 CAN_F8R2_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8491 macro : CAN_F8R2_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 8492 macro : CAN_F8R2_FB2_Msk (0x1UL << CAN_F8R2_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8493 macro : CAN_F8R2_FB2 CAN_F8R2_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8494 macro : CAN_F8R2_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 8495 macro : CAN_F8R2_FB3_Msk (0x1UL << CAN_F8R2_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8496 macro : CAN_F8R2_FB3 CAN_F8R2_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8497 macro : CAN_F8R2_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 8498 macro : CAN_F8R2_FB4_Msk (0x1UL << CAN_F8R2_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8499 macro : CAN_F8R2_FB4 CAN_F8R2_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8500 macro : CAN_F8R2_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 8501 macro : CAN_F8R2_FB5_Msk (0x1UL << CAN_F8R2_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8502 macro : CAN_F8R2_FB5 CAN_F8R2_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8503 macro : CAN_F8R2_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 8504 macro : CAN_F8R2_FB6_Msk (0x1UL << CAN_F8R2_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8505 macro : CAN_F8R2_FB6 CAN_F8R2_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8506 macro : CAN_F8R2_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 8507 macro : CAN_F8R2_FB7_Msk (0x1UL << CAN_F8R2_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8508 macro : CAN_F8R2_FB7 CAN_F8R2_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8509 macro : CAN_F8R2_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 8510 macro : CAN_F8R2_FB8_Msk (0x1UL << CAN_F8R2_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8511 macro : CAN_F8R2_FB8 CAN_F8R2_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8512 macro : CAN_F8R2_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 8513 macro : CAN_F8R2_FB9_Msk (0x1UL << CAN_F8R2_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8514 macro : CAN_F8R2_FB9 CAN_F8R2_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8515 macro : CAN_F8R2_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 8516 macro : CAN_F8R2_FB10_Msk (0x1UL << CAN_F8R2_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8517 macro : CAN_F8R2_FB10 CAN_F8R2_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8518 macro : CAN_F8R2_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 8519 macro : CAN_F8R2_FB11_Msk (0x1UL << CAN_F8R2_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8520 macro : CAN_F8R2_FB11 CAN_F8R2_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8521 macro : CAN_F8R2_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 8522 macro : CAN_F8R2_FB12_Msk (0x1UL << CAN_F8R2_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8523 macro : CAN_F8R2_FB12 CAN_F8R2_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8524 macro : CAN_F8R2_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 8525 macro : CAN_F8R2_FB13_Msk (0x1UL << CAN_F8R2_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8526 macro : CAN_F8R2_FB13 CAN_F8R2_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8527 macro : CAN_F8R2_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 8528 macro : CAN_F8R2_FB14_Msk (0x1UL << CAN_F8R2_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8529 macro : CAN_F8R2_FB14 CAN_F8R2_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8530 macro : CAN_F8R2_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 8531 macro : CAN_F8R2_FB15_Msk (0x1UL << CAN_F8R2_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8532 macro : CAN_F8R2_FB15 CAN_F8R2_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8533 macro : CAN_F8R2_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 8534 macro : CAN_F8R2_FB16_Msk (0x1UL << CAN_F8R2_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8535 macro : CAN_F8R2_FB16 CAN_F8R2_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8536 macro : CAN_F8R2_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 8537 macro : CAN_F8R2_FB17_Msk (0x1UL << CAN_F8R2_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8538 macro : CAN_F8R2_FB17 CAN_F8R2_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8539 macro : CAN_F8R2_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 8540 macro : CAN_F8R2_FB18_Msk (0x1UL << CAN_F8R2_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8541 macro : CAN_F8R2_FB18 CAN_F8R2_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8542 macro : CAN_F8R2_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 8543 macro : CAN_F8R2_FB19_Msk (0x1UL << CAN_F8R2_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8544 macro : CAN_F8R2_FB19 CAN_F8R2_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8545 macro : CAN_F8R2_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 8546 macro : CAN_F8R2_FB20_Msk (0x1UL << CAN_F8R2_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8547 macro : CAN_F8R2_FB20 CAN_F8R2_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8548 macro : CAN_F8R2_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 8549 macro : CAN_F8R2_FB21_Msk (0x1UL << CAN_F8R2_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8550 macro : CAN_F8R2_FB21 CAN_F8R2_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8551 macro : CAN_F8R2_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 8552 macro : CAN_F8R2_FB22_Msk (0x1UL << CAN_F8R2_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8553 macro : CAN_F8R2_FB22 CAN_F8R2_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8554 macro : CAN_F8R2_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 8555 macro : CAN_F8R2_FB23_Msk (0x1UL << CAN_F8R2_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8556 macro : CAN_F8R2_FB23 CAN_F8R2_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8557 macro : CAN_F8R2_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 8558 macro : CAN_F8R2_FB24_Msk (0x1UL << CAN_F8R2_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8559 macro : CAN_F8R2_FB24 CAN_F8R2_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8560 macro : CAN_F8R2_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 8561 macro : CAN_F8R2_FB25_Msk (0x1UL << CAN_F8R2_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8562 macro : CAN_F8R2_FB25 CAN_F8R2_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8563 macro : CAN_F8R2_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 8564 macro : CAN_F8R2_FB26_Msk (0x1UL << CAN_F8R2_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8565 macro : CAN_F8R2_FB26 CAN_F8R2_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8566 macro : CAN_F8R2_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 8567 macro : CAN_F8R2_FB27_Msk (0x1UL << CAN_F8R2_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8568 macro : CAN_F8R2_FB27 CAN_F8R2_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8569 macro : CAN_F8R2_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 8570 macro : CAN_F8R2_FB28_Msk (0x1UL << CAN_F8R2_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8571 macro : CAN_F8R2_FB28 CAN_F8R2_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8572 macro : CAN_F8R2_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 8573 macro : CAN_F8R2_FB29_Msk (0x1UL << CAN_F8R2_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8574 macro : CAN_F8R2_FB29 CAN_F8R2_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8575 macro : CAN_F8R2_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 8576 macro : CAN_F8R2_FB30_Msk (0x1UL << CAN_F8R2_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8577 macro : CAN_F8R2_FB30 CAN_F8R2_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8578 macro : CAN_F8R2_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 8579 macro : CAN_F8R2_FB31_Msk (0x1UL << CAN_F8R2_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8580 macro : CAN_F8R2_FB31 CAN_F8R2_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8583 macro : CAN_F9R2_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 8584 macro : CAN_F9R2_FB0_Msk (0x1UL << CAN_F9R2_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8585 macro : CAN_F9R2_FB0 CAN_F9R2_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8586 macro : CAN_F9R2_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 8587 macro : CAN_F9R2_FB1_Msk (0x1UL << CAN_F9R2_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8588 macro : CAN_F9R2_FB1 CAN_F9R2_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8589 macro : CAN_F9R2_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 8590 macro : CAN_F9R2_FB2_Msk (0x1UL << CAN_F9R2_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8591 macro : CAN_F9R2_FB2 CAN_F9R2_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8592 macro : CAN_F9R2_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 8593 macro : CAN_F9R2_FB3_Msk (0x1UL << CAN_F9R2_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8594 macro : CAN_F9R2_FB3 CAN_F9R2_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8595 macro : CAN_F9R2_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 8596 macro : CAN_F9R2_FB4_Msk (0x1UL << CAN_F9R2_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8597 macro : CAN_F9R2_FB4 CAN_F9R2_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8598 macro : CAN_F9R2_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 8599 macro : CAN_F9R2_FB5_Msk (0x1UL << CAN_F9R2_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8600 macro : CAN_F9R2_FB5 CAN_F9R2_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8601 macro : CAN_F9R2_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 8602 macro : CAN_F9R2_FB6_Msk (0x1UL << CAN_F9R2_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8603 macro : CAN_F9R2_FB6 CAN_F9R2_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8604 macro : CAN_F9R2_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 8605 macro : CAN_F9R2_FB7_Msk (0x1UL << CAN_F9R2_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8606 macro : CAN_F9R2_FB7 CAN_F9R2_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8607 macro : CAN_F9R2_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 8608 macro : CAN_F9R2_FB8_Msk (0x1UL << CAN_F9R2_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8609 macro : CAN_F9R2_FB8 CAN_F9R2_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8610 macro : CAN_F9R2_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 8611 macro : CAN_F9R2_FB9_Msk (0x1UL << CAN_F9R2_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8612 macro : CAN_F9R2_FB9 CAN_F9R2_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8613 macro : CAN_F9R2_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 8614 macro : CAN_F9R2_FB10_Msk (0x1UL << CAN_F9R2_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8615 macro : CAN_F9R2_FB10 CAN_F9R2_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8616 macro : CAN_F9R2_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 8617 macro : CAN_F9R2_FB11_Msk (0x1UL << CAN_F9R2_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8618 macro : CAN_F9R2_FB11 CAN_F9R2_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8619 macro : CAN_F9R2_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 8620 macro : CAN_F9R2_FB12_Msk (0x1UL << CAN_F9R2_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8621 macro : CAN_F9R2_FB12 CAN_F9R2_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8622 macro : CAN_F9R2_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 8623 macro : CAN_F9R2_FB13_Msk (0x1UL << CAN_F9R2_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8624 macro : CAN_F9R2_FB13 CAN_F9R2_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8625 macro : CAN_F9R2_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 8626 macro : CAN_F9R2_FB14_Msk (0x1UL << CAN_F9R2_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8627 macro : CAN_F9R2_FB14 CAN_F9R2_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8628 macro : CAN_F9R2_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 8629 macro : CAN_F9R2_FB15_Msk (0x1UL << CAN_F9R2_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8630 macro : CAN_F9R2_FB15 CAN_F9R2_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8631 macro : CAN_F9R2_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 8632 macro : CAN_F9R2_FB16_Msk (0x1UL << CAN_F9R2_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8633 macro : CAN_F9R2_FB16 CAN_F9R2_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8634 macro : CAN_F9R2_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 8635 macro : CAN_F9R2_FB17_Msk (0x1UL << CAN_F9R2_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8636 macro : CAN_F9R2_FB17 CAN_F9R2_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8637 macro : CAN_F9R2_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 8638 macro : CAN_F9R2_FB18_Msk (0x1UL << CAN_F9R2_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8639 macro : CAN_F9R2_FB18 CAN_F9R2_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8640 macro : CAN_F9R2_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 8641 macro : CAN_F9R2_FB19_Msk (0x1UL << CAN_F9R2_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8642 macro : CAN_F9R2_FB19 CAN_F9R2_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8643 macro : CAN_F9R2_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 8644 macro : CAN_F9R2_FB20_Msk (0x1UL << CAN_F9R2_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8645 macro : CAN_F9R2_FB20 CAN_F9R2_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8646 macro : CAN_F9R2_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 8647 macro : CAN_F9R2_FB21_Msk (0x1UL << CAN_F9R2_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8648 macro : CAN_F9R2_FB21 CAN_F9R2_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8649 macro : CAN_F9R2_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 8650 macro : CAN_F9R2_FB22_Msk (0x1UL << CAN_F9R2_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8651 macro : CAN_F9R2_FB22 CAN_F9R2_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8652 macro : CAN_F9R2_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 8653 macro : CAN_F9R2_FB23_Msk (0x1UL << CAN_F9R2_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8654 macro : CAN_F9R2_FB23 CAN_F9R2_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8655 macro : CAN_F9R2_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 8656 macro : CAN_F9R2_FB24_Msk (0x1UL << CAN_F9R2_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8657 macro : CAN_F9R2_FB24 CAN_F9R2_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8658 macro : CAN_F9R2_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 8659 macro : CAN_F9R2_FB25_Msk (0x1UL << CAN_F9R2_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8660 macro : CAN_F9R2_FB25 CAN_F9R2_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8661 macro : CAN_F9R2_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 8662 macro : CAN_F9R2_FB26_Msk (0x1UL << CAN_F9R2_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8663 macro : CAN_F9R2_FB26 CAN_F9R2_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8664 macro : CAN_F9R2_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 8665 macro : CAN_F9R2_FB27_Msk (0x1UL << CAN_F9R2_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8666 macro : CAN_F9R2_FB27 CAN_F9R2_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8667 macro : CAN_F9R2_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 8668 macro : CAN_F9R2_FB28_Msk (0x1UL << CAN_F9R2_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8669 macro : CAN_F9R2_FB28 CAN_F9R2_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8670 macro : CAN_F9R2_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 8671 macro : CAN_F9R2_FB29_Msk (0x1UL << CAN_F9R2_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8672 macro : CAN_F9R2_FB29 CAN_F9R2_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8673 macro : CAN_F9R2_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 8674 macro : CAN_F9R2_FB30_Msk (0x1UL << CAN_F9R2_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8675 macro : CAN_F9R2_FB30 CAN_F9R2_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8676 macro : CAN_F9R2_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 8677 macro : CAN_F9R2_FB31_Msk (0x1UL << CAN_F9R2_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8678 macro : CAN_F9R2_FB31 CAN_F9R2_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8681 macro : CAN_F10R2_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 8682 macro : CAN_F10R2_FB0_Msk (0x1UL << CAN_F10R2_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8683 macro : CAN_F10R2_FB0 CAN_F10R2_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8684 macro : CAN_F10R2_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 8685 macro : CAN_F10R2_FB1_Msk (0x1UL << CAN_F10R2_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8686 macro : CAN_F10R2_FB1 CAN_F10R2_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8687 macro : CAN_F10R2_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 8688 macro : CAN_F10R2_FB2_Msk (0x1UL << CAN_F10R2_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8689 macro : CAN_F10R2_FB2 CAN_F10R2_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8690 macro : CAN_F10R2_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 8691 macro : CAN_F10R2_FB3_Msk (0x1UL << CAN_F10R2_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8692 macro : CAN_F10R2_FB3 CAN_F10R2_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8693 macro : CAN_F10R2_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 8694 macro : CAN_F10R2_FB4_Msk (0x1UL << CAN_F10R2_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8695 macro : CAN_F10R2_FB4 CAN_F10R2_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8696 macro : CAN_F10R2_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 8697 macro : CAN_F10R2_FB5_Msk (0x1UL << CAN_F10R2_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8698 macro : CAN_F10R2_FB5 CAN_F10R2_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8699 macro : CAN_F10R2_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 8700 macro : CAN_F10R2_FB6_Msk (0x1UL << CAN_F10R2_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8701 macro : CAN_F10R2_FB6 CAN_F10R2_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8702 macro : CAN_F10R2_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 8703 macro : CAN_F10R2_FB7_Msk (0x1UL << CAN_F10R2_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8704 macro : CAN_F10R2_FB7 CAN_F10R2_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8705 macro : CAN_F10R2_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 8706 macro : CAN_F10R2_FB8_Msk (0x1UL << CAN_F10R2_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8707 macro : CAN_F10R2_FB8 CAN_F10R2_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8708 macro : CAN_F10R2_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 8709 macro : CAN_F10R2_FB9_Msk (0x1UL << CAN_F10R2_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8710 macro : CAN_F10R2_FB9 CAN_F10R2_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8711 macro : CAN_F10R2_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 8712 macro : CAN_F10R2_FB10_Msk (0x1UL << CAN_F10R2_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8713 macro : CAN_F10R2_FB10 CAN_F10R2_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8714 macro : CAN_F10R2_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 8715 macro : CAN_F10R2_FB11_Msk (0x1UL << CAN_F10R2_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8716 macro : CAN_F10R2_FB11 CAN_F10R2_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8717 macro : CAN_F10R2_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 8718 macro : CAN_F10R2_FB12_Msk (0x1UL << CAN_F10R2_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8719 macro : CAN_F10R2_FB12 CAN_F10R2_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8720 macro : CAN_F10R2_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 8721 macro : CAN_F10R2_FB13_Msk (0x1UL << CAN_F10R2_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8722 macro : CAN_F10R2_FB13 CAN_F10R2_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8723 macro : CAN_F10R2_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 8724 macro : CAN_F10R2_FB14_Msk (0x1UL << CAN_F10R2_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8725 macro : CAN_F10R2_FB14 CAN_F10R2_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8726 macro : CAN_F10R2_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 8727 macro : CAN_F10R2_FB15_Msk (0x1UL << CAN_F10R2_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8728 macro : CAN_F10R2_FB15 CAN_F10R2_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8729 macro : CAN_F10R2_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 8730 macro : CAN_F10R2_FB16_Msk (0x1UL << CAN_F10R2_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8731 macro : CAN_F10R2_FB16 CAN_F10R2_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8732 macro : CAN_F10R2_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 8733 macro : CAN_F10R2_FB17_Msk (0x1UL << CAN_F10R2_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8734 macro : CAN_F10R2_FB17 CAN_F10R2_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8735 macro : CAN_F10R2_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 8736 macro : CAN_F10R2_FB18_Msk (0x1UL << CAN_F10R2_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8737 macro : CAN_F10R2_FB18 CAN_F10R2_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8738 macro : CAN_F10R2_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 8739 macro : CAN_F10R2_FB19_Msk (0x1UL << CAN_F10R2_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8740 macro : CAN_F10R2_FB19 CAN_F10R2_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8741 macro : CAN_F10R2_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 8742 macro : CAN_F10R2_FB20_Msk (0x1UL << CAN_F10R2_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8743 macro : CAN_F10R2_FB20 CAN_F10R2_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8744 macro : CAN_F10R2_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 8745 macro : CAN_F10R2_FB21_Msk (0x1UL << CAN_F10R2_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8746 macro : CAN_F10R2_FB21 CAN_F10R2_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8747 macro : CAN_F10R2_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 8748 macro : CAN_F10R2_FB22_Msk (0x1UL << CAN_F10R2_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8749 macro : CAN_F10R2_FB22 CAN_F10R2_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8750 macro : CAN_F10R2_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 8751 macro : CAN_F10R2_FB23_Msk (0x1UL << CAN_F10R2_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8752 macro : CAN_F10R2_FB23 CAN_F10R2_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8753 macro : CAN_F10R2_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 8754 macro : CAN_F10R2_FB24_Msk (0x1UL << CAN_F10R2_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8755 macro : CAN_F10R2_FB24 CAN_F10R2_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8756 macro : CAN_F10R2_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 8757 macro : CAN_F10R2_FB25_Msk (0x1UL << CAN_F10R2_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8758 macro : CAN_F10R2_FB25 CAN_F10R2_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8759 macro : CAN_F10R2_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 8760 macro : CAN_F10R2_FB26_Msk (0x1UL << CAN_F10R2_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8761 macro : CAN_F10R2_FB26 CAN_F10R2_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8762 macro : CAN_F10R2_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 8763 macro : CAN_F10R2_FB27_Msk (0x1UL << CAN_F10R2_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8764 macro : CAN_F10R2_FB27 CAN_F10R2_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8765 macro : CAN_F10R2_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 8766 macro : CAN_F10R2_FB28_Msk (0x1UL << CAN_F10R2_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8767 macro : CAN_F10R2_FB28 CAN_F10R2_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8768 macro : CAN_F10R2_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 8769 macro : CAN_F10R2_FB29_Msk (0x1UL << CAN_F10R2_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8770 macro : CAN_F10R2_FB29 CAN_F10R2_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8771 macro : CAN_F10R2_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 8772 macro : CAN_F10R2_FB30_Msk (0x1UL << CAN_F10R2_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8773 macro : CAN_F10R2_FB30 CAN_F10R2_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8774 macro : CAN_F10R2_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 8775 macro : CAN_F10R2_FB31_Msk (0x1UL << CAN_F10R2_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8776 macro : CAN_F10R2_FB31 CAN_F10R2_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8779 macro : CAN_F11R2_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 8780 macro : CAN_F11R2_FB0_Msk (0x1UL << CAN_F11R2_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8781 macro : CAN_F11R2_FB0 CAN_F11R2_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8782 macro : CAN_F11R2_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 8783 macro : CAN_F11R2_FB1_Msk (0x1UL << CAN_F11R2_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8784 macro : CAN_F11R2_FB1 CAN_F11R2_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8785 macro : CAN_F11R2_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 8786 macro : CAN_F11R2_FB2_Msk (0x1UL << CAN_F11R2_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8787 macro : CAN_F11R2_FB2 CAN_F11R2_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8788 macro : CAN_F11R2_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 8789 macro : CAN_F11R2_FB3_Msk (0x1UL << CAN_F11R2_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8790 macro : CAN_F11R2_FB3 CAN_F11R2_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8791 macro : CAN_F11R2_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 8792 macro : CAN_F11R2_FB4_Msk (0x1UL << CAN_F11R2_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8793 macro : CAN_F11R2_FB4 CAN_F11R2_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8794 macro : CAN_F11R2_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 8795 macro : CAN_F11R2_FB5_Msk (0x1UL << CAN_F11R2_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8796 macro : CAN_F11R2_FB5 CAN_F11R2_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8797 macro : CAN_F11R2_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 8798 macro : CAN_F11R2_FB6_Msk (0x1UL << CAN_F11R2_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8799 macro : CAN_F11R2_FB6 CAN_F11R2_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8800 macro : CAN_F11R2_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 8801 macro : CAN_F11R2_FB7_Msk (0x1UL << CAN_F11R2_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8802 macro : CAN_F11R2_FB7 CAN_F11R2_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8803 macro : CAN_F11R2_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 8804 macro : CAN_F11R2_FB8_Msk (0x1UL << CAN_F11R2_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8805 macro : CAN_F11R2_FB8 CAN_F11R2_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8806 macro : CAN_F11R2_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 8807 macro : CAN_F11R2_FB9_Msk (0x1UL << CAN_F11R2_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8808 macro : CAN_F11R2_FB9 CAN_F11R2_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8809 macro : CAN_F11R2_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 8810 macro : CAN_F11R2_FB10_Msk (0x1UL << CAN_F11R2_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8811 macro : CAN_F11R2_FB10 CAN_F11R2_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8812 macro : CAN_F11R2_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 8813 macro : CAN_F11R2_FB11_Msk (0x1UL << CAN_F11R2_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8814 macro : CAN_F11R2_FB11 CAN_F11R2_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8815 macro : CAN_F11R2_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 8816 macro : CAN_F11R2_FB12_Msk (0x1UL << CAN_F11R2_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8817 macro : CAN_F11R2_FB12 CAN_F11R2_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8818 macro : CAN_F11R2_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 8819 macro : CAN_F11R2_FB13_Msk (0x1UL << CAN_F11R2_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8820 macro : CAN_F11R2_FB13 CAN_F11R2_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8821 macro : CAN_F11R2_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 8822 macro : CAN_F11R2_FB14_Msk (0x1UL << CAN_F11R2_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8823 macro : CAN_F11R2_FB14 CAN_F11R2_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8824 macro : CAN_F11R2_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 8825 macro : CAN_F11R2_FB15_Msk (0x1UL << CAN_F11R2_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8826 macro : CAN_F11R2_FB15 CAN_F11R2_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8827 macro : CAN_F11R2_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 8828 macro : CAN_F11R2_FB16_Msk (0x1UL << CAN_F11R2_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8829 macro : CAN_F11R2_FB16 CAN_F11R2_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8830 macro : CAN_F11R2_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 8831 macro : CAN_F11R2_FB17_Msk (0x1UL << CAN_F11R2_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8832 macro : CAN_F11R2_FB17 CAN_F11R2_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8833 macro : CAN_F11R2_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 8834 macro : CAN_F11R2_FB18_Msk (0x1UL << CAN_F11R2_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8835 macro : CAN_F11R2_FB18 CAN_F11R2_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8836 macro : CAN_F11R2_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 8837 macro : CAN_F11R2_FB19_Msk (0x1UL << CAN_F11R2_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8838 macro : CAN_F11R2_FB19 CAN_F11R2_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8839 macro : CAN_F11R2_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 8840 macro : CAN_F11R2_FB20_Msk (0x1UL << CAN_F11R2_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8841 macro : CAN_F11R2_FB20 CAN_F11R2_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8842 macro : CAN_F11R2_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 8843 macro : CAN_F11R2_FB21_Msk (0x1UL << CAN_F11R2_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8844 macro : CAN_F11R2_FB21 CAN_F11R2_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8845 macro : CAN_F11R2_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 8846 macro : CAN_F11R2_FB22_Msk (0x1UL << CAN_F11R2_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8847 macro : CAN_F11R2_FB22 CAN_F11R2_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8848 macro : CAN_F11R2_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 8849 macro : CAN_F11R2_FB23_Msk (0x1UL << CAN_F11R2_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8850 macro : CAN_F11R2_FB23 CAN_F11R2_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8851 macro : CAN_F11R2_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 8852 macro : CAN_F11R2_FB24_Msk (0x1UL << CAN_F11R2_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8853 macro : CAN_F11R2_FB24 CAN_F11R2_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8854 macro : CAN_F11R2_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 8855 macro : CAN_F11R2_FB25_Msk (0x1UL << CAN_F11R2_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8856 macro : CAN_F11R2_FB25 CAN_F11R2_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8857 macro : CAN_F11R2_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 8858 macro : CAN_F11R2_FB26_Msk (0x1UL << CAN_F11R2_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8859 macro : CAN_F11R2_FB26 CAN_F11R2_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8860 macro : CAN_F11R2_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 8861 macro : CAN_F11R2_FB27_Msk (0x1UL << CAN_F11R2_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8862 macro : CAN_F11R2_FB27 CAN_F11R2_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8863 macro : CAN_F11R2_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 8864 macro : CAN_F11R2_FB28_Msk (0x1UL << CAN_F11R2_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8865 macro : CAN_F11R2_FB28 CAN_F11R2_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8866 macro : CAN_F11R2_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 8867 macro : CAN_F11R2_FB29_Msk (0x1UL << CAN_F11R2_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8868 macro : CAN_F11R2_FB29 CAN_F11R2_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8869 macro : CAN_F11R2_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 8870 macro : CAN_F11R2_FB30_Msk (0x1UL << CAN_F11R2_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8871 macro : CAN_F11R2_FB30 CAN_F11R2_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8872 macro : CAN_F11R2_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 8873 macro : CAN_F11R2_FB31_Msk (0x1UL << CAN_F11R2_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8874 macro : CAN_F11R2_FB31 CAN_F11R2_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8877 macro : CAN_F12R2_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 8878 macro : CAN_F12R2_FB0_Msk (0x1UL << CAN_F12R2_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8879 macro : CAN_F12R2_FB0 CAN_F12R2_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8880 macro : CAN_F12R2_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 8881 macro : CAN_F12R2_FB1_Msk (0x1UL << CAN_F12R2_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8882 macro : CAN_F12R2_FB1 CAN_F12R2_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8883 macro : CAN_F12R2_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 8884 macro : CAN_F12R2_FB2_Msk (0x1UL << CAN_F12R2_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8885 macro : CAN_F12R2_FB2 CAN_F12R2_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8886 macro : CAN_F12R2_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 8887 macro : CAN_F12R2_FB3_Msk (0x1UL << CAN_F12R2_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8888 macro : CAN_F12R2_FB3 CAN_F12R2_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8889 macro : CAN_F12R2_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 8890 macro : CAN_F12R2_FB4_Msk (0x1UL << CAN_F12R2_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8891 macro : CAN_F12R2_FB4 CAN_F12R2_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8892 macro : CAN_F12R2_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 8893 macro : CAN_F12R2_FB5_Msk (0x1UL << CAN_F12R2_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8894 macro : CAN_F12R2_FB5 CAN_F12R2_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8895 macro : CAN_F12R2_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 8896 macro : CAN_F12R2_FB6_Msk (0x1UL << CAN_F12R2_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8897 macro : CAN_F12R2_FB6 CAN_F12R2_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8898 macro : CAN_F12R2_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 8899 macro : CAN_F12R2_FB7_Msk (0x1UL << CAN_F12R2_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8900 macro : CAN_F12R2_FB7 CAN_F12R2_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8901 macro : CAN_F12R2_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 8902 macro : CAN_F12R2_FB8_Msk (0x1UL << CAN_F12R2_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8903 macro : CAN_F12R2_FB8 CAN_F12R2_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8904 macro : CAN_F12R2_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 8905 macro : CAN_F12R2_FB9_Msk (0x1UL << CAN_F12R2_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8906 macro : CAN_F12R2_FB9 CAN_F12R2_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8907 macro : CAN_F12R2_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 8908 macro : CAN_F12R2_FB10_Msk (0x1UL << CAN_F12R2_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8909 macro : CAN_F12R2_FB10 CAN_F12R2_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8910 macro : CAN_F12R2_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 8911 macro : CAN_F12R2_FB11_Msk (0x1UL << CAN_F12R2_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8912 macro : CAN_F12R2_FB11 CAN_F12R2_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8913 macro : CAN_F12R2_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 8914 macro : CAN_F12R2_FB12_Msk (0x1UL << CAN_F12R2_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8915 macro : CAN_F12R2_FB12 CAN_F12R2_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8916 macro : CAN_F12R2_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 8917 macro : CAN_F12R2_FB13_Msk (0x1UL << CAN_F12R2_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8918 macro : CAN_F12R2_FB13 CAN_F12R2_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8919 macro : CAN_F12R2_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 8920 macro : CAN_F12R2_FB14_Msk (0x1UL << CAN_F12R2_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8921 macro : CAN_F12R2_FB14 CAN_F12R2_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8922 macro : CAN_F12R2_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 8923 macro : CAN_F12R2_FB15_Msk (0x1UL << CAN_F12R2_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8924 macro : CAN_F12R2_FB15 CAN_F12R2_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8925 macro : CAN_F12R2_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 8926 macro : CAN_F12R2_FB16_Msk (0x1UL << CAN_F12R2_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8927 macro : CAN_F12R2_FB16 CAN_F12R2_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8928 macro : CAN_F12R2_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 8929 macro : CAN_F12R2_FB17_Msk (0x1UL << CAN_F12R2_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8930 macro : CAN_F12R2_FB17 CAN_F12R2_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8931 macro : CAN_F12R2_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 8932 macro : CAN_F12R2_FB18_Msk (0x1UL << CAN_F12R2_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8933 macro : CAN_F12R2_FB18 CAN_F12R2_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8934 macro : CAN_F12R2_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 8935 macro : CAN_F12R2_FB19_Msk (0x1UL << CAN_F12R2_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8936 macro : CAN_F12R2_FB19 CAN_F12R2_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8937 macro : CAN_F12R2_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 8938 macro : CAN_F12R2_FB20_Msk (0x1UL << CAN_F12R2_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8939 macro : CAN_F12R2_FB20 CAN_F12R2_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8940 macro : CAN_F12R2_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 8941 macro : CAN_F12R2_FB21_Msk (0x1UL << CAN_F12R2_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8942 macro : CAN_F12R2_FB21 CAN_F12R2_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8943 macro : CAN_F12R2_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 8944 macro : CAN_F12R2_FB22_Msk (0x1UL << CAN_F12R2_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8945 macro : CAN_F12R2_FB22 CAN_F12R2_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8946 macro : CAN_F12R2_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 8947 macro : CAN_F12R2_FB23_Msk (0x1UL << CAN_F12R2_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8948 macro : CAN_F12R2_FB23 CAN_F12R2_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8949 macro : CAN_F12R2_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 8950 macro : CAN_F12R2_FB24_Msk (0x1UL << CAN_F12R2_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8951 macro : CAN_F12R2_FB24 CAN_F12R2_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8952 macro : CAN_F12R2_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 8953 macro : CAN_F12R2_FB25_Msk (0x1UL << CAN_F12R2_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8954 macro : CAN_F12R2_FB25 CAN_F12R2_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8955 macro : CAN_F12R2_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 8956 macro : CAN_F12R2_FB26_Msk (0x1UL << CAN_F12R2_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8957 macro : CAN_F12R2_FB26 CAN_F12R2_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8958 macro : CAN_F12R2_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 8959 macro : CAN_F12R2_FB27_Msk (0x1UL << CAN_F12R2_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8960 macro : CAN_F12R2_FB27 CAN_F12R2_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8961 macro : CAN_F12R2_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 8962 macro : CAN_F12R2_FB28_Msk (0x1UL << CAN_F12R2_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8963 macro : CAN_F12R2_FB28 CAN_F12R2_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8964 macro : CAN_F12R2_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 8965 macro : CAN_F12R2_FB29_Msk (0x1UL << CAN_F12R2_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8966 macro : CAN_F12R2_FB29 CAN_F12R2_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8967 macro : CAN_F12R2_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 8968 macro : CAN_F12R2_FB30_Msk (0x1UL << CAN_F12R2_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8969 macro : CAN_F12R2_FB30 CAN_F12R2_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8970 macro : CAN_F12R2_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 8971 macro : CAN_F12R2_FB31_Msk (0x1UL << CAN_F12R2_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8972 macro : CAN_F12R2_FB31 CAN_F12R2_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8975 macro : CAN_F13R2_FB0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 8976 macro : CAN_F13R2_FB0_Msk (0x1UL << CAN_F13R2_FB0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8977 macro : CAN_F13R2_FB0 CAN_F13R2_FB0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8978 macro : CAN_F13R2_FB1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 8979 macro : CAN_F13R2_FB1_Msk (0x1UL << CAN_F13R2_FB1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8980 macro : CAN_F13R2_FB1 CAN_F13R2_FB1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8981 macro : CAN_F13R2_FB2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 8982 macro : CAN_F13R2_FB2_Msk (0x1UL << CAN_F13R2_FB2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8983 macro : CAN_F13R2_FB2 CAN_F13R2_FB2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8984 macro : CAN_F13R2_FB3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 8985 macro : CAN_F13R2_FB3_Msk (0x1UL << CAN_F13R2_FB3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8986 macro : CAN_F13R2_FB3 CAN_F13R2_FB3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8987 macro : CAN_F13R2_FB4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 8988 macro : CAN_F13R2_FB4_Msk (0x1UL << CAN_F13R2_FB4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8989 macro : CAN_F13R2_FB4 CAN_F13R2_FB4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8990 macro : CAN_F13R2_FB5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 8991 macro : CAN_F13R2_FB5_Msk (0x1UL << CAN_F13R2_FB5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8992 macro : CAN_F13R2_FB5 CAN_F13R2_FB5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8993 macro : CAN_F13R2_FB6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 8994 macro : CAN_F13R2_FB6_Msk (0x1UL << CAN_F13R2_FB6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8995 macro : CAN_F13R2_FB6 CAN_F13R2_FB6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8996 macro : CAN_F13R2_FB7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 8997 macro : CAN_F13R2_FB7_Msk (0x1UL << CAN_F13R2_FB7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 8998 macro : CAN_F13R2_FB7 CAN_F13R2_FB7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 8999 macro : CAN_F13R2_FB8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 9000 macro : CAN_F13R2_FB8_Msk (0x1UL << CAN_F13R2_FB8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9001 macro : CAN_F13R2_FB8 CAN_F13R2_FB8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9002 macro : CAN_F13R2_FB9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 9003 macro : CAN_F13R2_FB9_Msk (0x1UL << CAN_F13R2_FB9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9004 macro : CAN_F13R2_FB9 CAN_F13R2_FB9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9005 macro : CAN_F13R2_FB10_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 9006 macro : CAN_F13R2_FB10_Msk (0x1UL << CAN_F13R2_FB10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9007 macro : CAN_F13R2_FB10 CAN_F13R2_FB10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9008 macro : CAN_F13R2_FB11_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 9009 macro : CAN_F13R2_FB11_Msk (0x1UL << CAN_F13R2_FB11_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9010 macro : CAN_F13R2_FB11 CAN_F13R2_FB11_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9011 macro : CAN_F13R2_FB12_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 9012 macro : CAN_F13R2_FB12_Msk (0x1UL << CAN_F13R2_FB12_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9013 macro : CAN_F13R2_FB12 CAN_F13R2_FB12_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9014 macro : CAN_F13R2_FB13_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 9015 macro : CAN_F13R2_FB13_Msk (0x1UL << CAN_F13R2_FB13_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9016 macro : CAN_F13R2_FB13 CAN_F13R2_FB13_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9017 macro : CAN_F13R2_FB14_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 9018 macro : CAN_F13R2_FB14_Msk (0x1UL << CAN_F13R2_FB14_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9019 macro : CAN_F13R2_FB14 CAN_F13R2_FB14_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9020 macro : CAN_F13R2_FB15_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 9021 macro : CAN_F13R2_FB15_Msk (0x1UL << CAN_F13R2_FB15_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9022 macro : CAN_F13R2_FB15 CAN_F13R2_FB15_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9023 macro : CAN_F13R2_FB16_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 9024 macro : CAN_F13R2_FB16_Msk (0x1UL << CAN_F13R2_FB16_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9025 macro : CAN_F13R2_FB16 CAN_F13R2_FB16_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9026 macro : CAN_F13R2_FB17_Pos (17U)
 DW_MACRO_GNU_define_indirect - lineno : 9027 macro : CAN_F13R2_FB17_Msk (0x1UL << CAN_F13R2_FB17_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9028 macro : CAN_F13R2_FB17 CAN_F13R2_FB17_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9029 macro : CAN_F13R2_FB18_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 9030 macro : CAN_F13R2_FB18_Msk (0x1UL << CAN_F13R2_FB18_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9031 macro : CAN_F13R2_FB18 CAN_F13R2_FB18_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9032 macro : CAN_F13R2_FB19_Pos (19U)
 DW_MACRO_GNU_define_indirect - lineno : 9033 macro : CAN_F13R2_FB19_Msk (0x1UL << CAN_F13R2_FB19_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9034 macro : CAN_F13R2_FB19 CAN_F13R2_FB19_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9035 macro : CAN_F13R2_FB20_Pos (20U)
 DW_MACRO_GNU_define_indirect - lineno : 9036 macro : CAN_F13R2_FB20_Msk (0x1UL << CAN_F13R2_FB20_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9037 macro : CAN_F13R2_FB20 CAN_F13R2_FB20_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9038 macro : CAN_F13R2_FB21_Pos (21U)
 DW_MACRO_GNU_define_indirect - lineno : 9039 macro : CAN_F13R2_FB21_Msk (0x1UL << CAN_F13R2_FB21_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9040 macro : CAN_F13R2_FB21 CAN_F13R2_FB21_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9041 macro : CAN_F13R2_FB22_Pos (22U)
 DW_MACRO_GNU_define_indirect - lineno : 9042 macro : CAN_F13R2_FB22_Msk (0x1UL << CAN_F13R2_FB22_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9043 macro : CAN_F13R2_FB22 CAN_F13R2_FB22_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9044 macro : CAN_F13R2_FB23_Pos (23U)
 DW_MACRO_GNU_define_indirect - lineno : 9045 macro : CAN_F13R2_FB23_Msk (0x1UL << CAN_F13R2_FB23_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9046 macro : CAN_F13R2_FB23 CAN_F13R2_FB23_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9047 macro : CAN_F13R2_FB24_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 9048 macro : CAN_F13R2_FB24_Msk (0x1UL << CAN_F13R2_FB24_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9049 macro : CAN_F13R2_FB24 CAN_F13R2_FB24_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9050 macro : CAN_F13R2_FB25_Pos (25U)
 DW_MACRO_GNU_define_indirect - lineno : 9051 macro : CAN_F13R2_FB25_Msk (0x1UL << CAN_F13R2_FB25_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9052 macro : CAN_F13R2_FB25 CAN_F13R2_FB25_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9053 macro : CAN_F13R2_FB26_Pos (26U)
 DW_MACRO_GNU_define_indirect - lineno : 9054 macro : CAN_F13R2_FB26_Msk (0x1UL << CAN_F13R2_FB26_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9055 macro : CAN_F13R2_FB26 CAN_F13R2_FB26_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9056 macro : CAN_F13R2_FB27_Pos (27U)
 DW_MACRO_GNU_define_indirect - lineno : 9057 macro : CAN_F13R2_FB27_Msk (0x1UL << CAN_F13R2_FB27_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9058 macro : CAN_F13R2_FB27 CAN_F13R2_FB27_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9059 macro : CAN_F13R2_FB28_Pos (28U)
 DW_MACRO_GNU_define_indirect - lineno : 9060 macro : CAN_F13R2_FB28_Msk (0x1UL << CAN_F13R2_FB28_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9061 macro : CAN_F13R2_FB28 CAN_F13R2_FB28_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9062 macro : CAN_F13R2_FB29_Pos (29U)
 DW_MACRO_GNU_define_indirect - lineno : 9063 macro : CAN_F13R2_FB29_Msk (0x1UL << CAN_F13R2_FB29_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9064 macro : CAN_F13R2_FB29 CAN_F13R2_FB29_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9065 macro : CAN_F13R2_FB30_Pos (30U)
 DW_MACRO_GNU_define_indirect - lineno : 9066 macro : CAN_F13R2_FB30_Msk (0x1UL << CAN_F13R2_FB30_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9067 macro : CAN_F13R2_FB30 CAN_F13R2_FB30_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9068 macro : CAN_F13R2_FB31_Pos (31U)
 DW_MACRO_GNU_define_indirect - lineno : 9069 macro : CAN_F13R2_FB31_Msk (0x1UL << CAN_F13R2_FB31_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9070 macro : CAN_F13R2_FB31 CAN_F13R2_FB31_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9079 macro : SPI_CR1_CPHA_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9080 macro : SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9081 macro : SPI_CR1_CPHA SPI_CR1_CPHA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9082 macro : SPI_CR1_CPOL_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 9083 macro : SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9084 macro : SPI_CR1_CPOL SPI_CR1_CPOL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9085 macro : SPI_CR1_MSTR_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 9086 macro : SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9087 macro : SPI_CR1_MSTR SPI_CR1_MSTR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9089 macro : SPI_CR1_BR_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 9090 macro : SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9091 macro : SPI_CR1_BR SPI_CR1_BR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9092 macro : SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9093 macro : SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9094 macro : SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9096 macro : SPI_CR1_SPE_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 9097 macro : SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9098 macro : SPI_CR1_SPE SPI_CR1_SPE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9099 macro : SPI_CR1_LSBFIRST_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 9100 macro : SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9101 macro : SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9102 macro : SPI_CR1_SSI_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 9103 macro : SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9104 macro : SPI_CR1_SSI SPI_CR1_SSI_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9105 macro : SPI_CR1_SSM_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 9106 macro : SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9107 macro : SPI_CR1_SSM SPI_CR1_SSM_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9108 macro : SPI_CR1_RXONLY_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 9109 macro : SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9110 macro : SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9111 macro : SPI_CR1_DFF_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 9112 macro : SPI_CR1_DFF_Msk (0x1UL << SPI_CR1_DFF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9113 macro : SPI_CR1_DFF SPI_CR1_DFF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9114 macro : SPI_CR1_CRCNEXT_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 9115 macro : SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9116 macro : SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9117 macro : SPI_CR1_CRCEN_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 9118 macro : SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9119 macro : SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9120 macro : SPI_CR1_BIDIOE_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 9121 macro : SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9122 macro : SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9123 macro : SPI_CR1_BIDIMODE_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 9124 macro : SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9125 macro : SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9128 macro : SPI_CR2_RXDMAEN_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9129 macro : SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9130 macro : SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9131 macro : SPI_CR2_TXDMAEN_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 9132 macro : SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9133 macro : SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9134 macro : SPI_CR2_SSOE_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 9135 macro : SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9136 macro : SPI_CR2_SSOE SPI_CR2_SSOE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9137 macro : SPI_CR2_ERRIE_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 9138 macro : SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9139 macro : SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9140 macro : SPI_CR2_RXNEIE_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 9141 macro : SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9142 macro : SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9143 macro : SPI_CR2_TXEIE_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 9144 macro : SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9145 macro : SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9148 macro : SPI_SR_RXNE_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9149 macro : SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9150 macro : SPI_SR_RXNE SPI_SR_RXNE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9151 macro : SPI_SR_TXE_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 9152 macro : SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9153 macro : SPI_SR_TXE SPI_SR_TXE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9154 macro : SPI_SR_CHSIDE_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 9155 macro : SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9156 macro : SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9157 macro : SPI_SR_UDR_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 9158 macro : SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9159 macro : SPI_SR_UDR SPI_SR_UDR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9160 macro : SPI_SR_CRCERR_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 9161 macro : SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9162 macro : SPI_SR_CRCERR SPI_SR_CRCERR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9163 macro : SPI_SR_MODF_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 9164 macro : SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9165 macro : SPI_SR_MODF SPI_SR_MODF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9166 macro : SPI_SR_OVR_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 9167 macro : SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9168 macro : SPI_SR_OVR SPI_SR_OVR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9169 macro : SPI_SR_BSY_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 9170 macro : SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9171 macro : SPI_SR_BSY SPI_SR_BSY_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9174 macro : SPI_DR_DR_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9175 macro : SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9176 macro : SPI_DR_DR SPI_DR_DR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9179 macro : SPI_CRCPR_CRCPOLY_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9180 macro : SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9181 macro : SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9184 macro : SPI_RXCRCR_RXCRC_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9185 macro : SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9186 macro : SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9189 macro : SPI_TXCRCR_TXCRC_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9190 macro : SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9191 macro : SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9193 macro : SPI_I2SCFGR_I2SMOD_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 9194 macro : SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9195 macro : SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9204 macro : I2C_CR1_PE_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9205 macro : I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9206 macro : I2C_CR1_PE I2C_CR1_PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9207 macro : I2C_CR1_SMBUS_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 9208 macro : I2C_CR1_SMBUS_Msk (0x1UL << I2C_CR1_SMBUS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9209 macro : I2C_CR1_SMBUS I2C_CR1_SMBUS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9210 macro : I2C_CR1_SMBTYPE_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 9211 macro : I2C_CR1_SMBTYPE_Msk (0x1UL << I2C_CR1_SMBTYPE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9212 macro : I2C_CR1_SMBTYPE I2C_CR1_SMBTYPE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9213 macro : I2C_CR1_ENARP_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 9214 macro : I2C_CR1_ENARP_Msk (0x1UL << I2C_CR1_ENARP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9215 macro : I2C_CR1_ENARP I2C_CR1_ENARP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9216 macro : I2C_CR1_ENPEC_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 9217 macro : I2C_CR1_ENPEC_Msk (0x1UL << I2C_CR1_ENPEC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9218 macro : I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9219 macro : I2C_CR1_ENGC_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 9220 macro : I2C_CR1_ENGC_Msk (0x1UL << I2C_CR1_ENGC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9221 macro : I2C_CR1_ENGC I2C_CR1_ENGC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9222 macro : I2C_CR1_NOSTRETCH_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 9223 macro : I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9224 macro : I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9225 macro : I2C_CR1_START_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 9226 macro : I2C_CR1_START_Msk (0x1UL << I2C_CR1_START_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9227 macro : I2C_CR1_START I2C_CR1_START_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9228 macro : I2C_CR1_STOP_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 9229 macro : I2C_CR1_STOP_Msk (0x1UL << I2C_CR1_STOP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9230 macro : I2C_CR1_STOP I2C_CR1_STOP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9231 macro : I2C_CR1_ACK_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 9232 macro : I2C_CR1_ACK_Msk (0x1UL << I2C_CR1_ACK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9233 macro : I2C_CR1_ACK I2C_CR1_ACK_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9234 macro : I2C_CR1_POS_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 9235 macro : I2C_CR1_POS_Msk (0x1UL << I2C_CR1_POS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9236 macro : I2C_CR1_POS I2C_CR1_POS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9237 macro : I2C_CR1_PEC_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 9238 macro : I2C_CR1_PEC_Msk (0x1UL << I2C_CR1_PEC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9239 macro : I2C_CR1_PEC I2C_CR1_PEC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9240 macro : I2C_CR1_ALERT_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 9241 macro : I2C_CR1_ALERT_Msk (0x1UL << I2C_CR1_ALERT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9242 macro : I2C_CR1_ALERT I2C_CR1_ALERT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9243 macro : I2C_CR1_SWRST_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 9244 macro : I2C_CR1_SWRST_Msk (0x1UL << I2C_CR1_SWRST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9245 macro : I2C_CR1_SWRST I2C_CR1_SWRST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9248 macro : I2C_CR2_FREQ_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9249 macro : I2C_CR2_FREQ_Msk (0x3FUL << I2C_CR2_FREQ_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9250 macro : I2C_CR2_FREQ I2C_CR2_FREQ_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9251 macro : I2C_CR2_FREQ_0 (0x01UL << I2C_CR2_FREQ_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9252 macro : I2C_CR2_FREQ_1 (0x02UL << I2C_CR2_FREQ_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9253 macro : I2C_CR2_FREQ_2 (0x04UL << I2C_CR2_FREQ_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9254 macro : I2C_CR2_FREQ_3 (0x08UL << I2C_CR2_FREQ_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9255 macro : I2C_CR2_FREQ_4 (0x10UL << I2C_CR2_FREQ_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9256 macro : I2C_CR2_FREQ_5 (0x20UL << I2C_CR2_FREQ_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9258 macro : I2C_CR2_ITERREN_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 9259 macro : I2C_CR2_ITERREN_Msk (0x1UL << I2C_CR2_ITERREN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9260 macro : I2C_CR2_ITERREN I2C_CR2_ITERREN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9261 macro : I2C_CR2_ITEVTEN_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 9262 macro : I2C_CR2_ITEVTEN_Msk (0x1UL << I2C_CR2_ITEVTEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9263 macro : I2C_CR2_ITEVTEN I2C_CR2_ITEVTEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9264 macro : I2C_CR2_ITBUFEN_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 9265 macro : I2C_CR2_ITBUFEN_Msk (0x1UL << I2C_CR2_ITBUFEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9266 macro : I2C_CR2_ITBUFEN I2C_CR2_ITBUFEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9267 macro : I2C_CR2_DMAEN_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 9268 macro : I2C_CR2_DMAEN_Msk (0x1UL << I2C_CR2_DMAEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9269 macro : I2C_CR2_DMAEN I2C_CR2_DMAEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9270 macro : I2C_CR2_LAST_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 9271 macro : I2C_CR2_LAST_Msk (0x1UL << I2C_CR2_LAST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9272 macro : I2C_CR2_LAST I2C_CR2_LAST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9275 macro : I2C_OAR1_ADD1_7 0x000000FEU
 DW_MACRO_GNU_define_indirect - lineno : 9276 macro : I2C_OAR1_ADD8_9 0x00000300U
 DW_MACRO_GNU_define_indirect - lineno : 9278 macro : I2C_OAR1_ADD0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9279 macro : I2C_OAR1_ADD0_Msk (0x1UL << I2C_OAR1_ADD0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9280 macro : I2C_OAR1_ADD0 I2C_OAR1_ADD0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9281 macro : I2C_OAR1_ADD1_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 9282 macro : I2C_OAR1_ADD1_Msk (0x1UL << I2C_OAR1_ADD1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9283 macro : I2C_OAR1_ADD1 I2C_OAR1_ADD1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9284 macro : I2C_OAR1_ADD2_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 9285 macro : I2C_OAR1_ADD2_Msk (0x1UL << I2C_OAR1_ADD2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9286 macro : I2C_OAR1_ADD2 I2C_OAR1_ADD2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9287 macro : I2C_OAR1_ADD3_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 9288 macro : I2C_OAR1_ADD3_Msk (0x1UL << I2C_OAR1_ADD3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9289 macro : I2C_OAR1_ADD3 I2C_OAR1_ADD3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9290 macro : I2C_OAR1_ADD4_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 9291 macro : I2C_OAR1_ADD4_Msk (0x1UL << I2C_OAR1_ADD4_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9292 macro : I2C_OAR1_ADD4 I2C_OAR1_ADD4_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9293 macro : I2C_OAR1_ADD5_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 9294 macro : I2C_OAR1_ADD5_Msk (0x1UL << I2C_OAR1_ADD5_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9295 macro : I2C_OAR1_ADD5 I2C_OAR1_ADD5_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9296 macro : I2C_OAR1_ADD6_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 9297 macro : I2C_OAR1_ADD6_Msk (0x1UL << I2C_OAR1_ADD6_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9298 macro : I2C_OAR1_ADD6 I2C_OAR1_ADD6_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9299 macro : I2C_OAR1_ADD7_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 9300 macro : I2C_OAR1_ADD7_Msk (0x1UL << I2C_OAR1_ADD7_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9301 macro : I2C_OAR1_ADD7 I2C_OAR1_ADD7_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9302 macro : I2C_OAR1_ADD8_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 9303 macro : I2C_OAR1_ADD8_Msk (0x1UL << I2C_OAR1_ADD8_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9304 macro : I2C_OAR1_ADD8 I2C_OAR1_ADD8_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9305 macro : I2C_OAR1_ADD9_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 9306 macro : I2C_OAR1_ADD9_Msk (0x1UL << I2C_OAR1_ADD9_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9307 macro : I2C_OAR1_ADD9 I2C_OAR1_ADD9_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9309 macro : I2C_OAR1_ADDMODE_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 9310 macro : I2C_OAR1_ADDMODE_Msk (0x1UL << I2C_OAR1_ADDMODE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9311 macro : I2C_OAR1_ADDMODE I2C_OAR1_ADDMODE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9314 macro : I2C_OAR2_ENDUAL_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9315 macro : I2C_OAR2_ENDUAL_Msk (0x1UL << I2C_OAR2_ENDUAL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9316 macro : I2C_OAR2_ENDUAL I2C_OAR2_ENDUAL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9317 macro : I2C_OAR2_ADD2_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 9318 macro : I2C_OAR2_ADD2_Msk (0x7FUL << I2C_OAR2_ADD2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9319 macro : I2C_OAR2_ADD2 I2C_OAR2_ADD2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9322 macro : I2C_DR_DR_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9323 macro : I2C_DR_DR_Msk (0xFFUL << I2C_DR_DR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9324 macro : I2C_DR_DR I2C_DR_DR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9327 macro : I2C_SR1_SB_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9328 macro : I2C_SR1_SB_Msk (0x1UL << I2C_SR1_SB_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9329 macro : I2C_SR1_SB I2C_SR1_SB_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9330 macro : I2C_SR1_ADDR_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 9331 macro : I2C_SR1_ADDR_Msk (0x1UL << I2C_SR1_ADDR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9332 macro : I2C_SR1_ADDR I2C_SR1_ADDR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9333 macro : I2C_SR1_BTF_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 9334 macro : I2C_SR1_BTF_Msk (0x1UL << I2C_SR1_BTF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9335 macro : I2C_SR1_BTF I2C_SR1_BTF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9336 macro : I2C_SR1_ADD10_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 9337 macro : I2C_SR1_ADD10_Msk (0x1UL << I2C_SR1_ADD10_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9338 macro : I2C_SR1_ADD10 I2C_SR1_ADD10_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9339 macro : I2C_SR1_STOPF_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 9340 macro : I2C_SR1_STOPF_Msk (0x1UL << I2C_SR1_STOPF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9341 macro : I2C_SR1_STOPF I2C_SR1_STOPF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9342 macro : I2C_SR1_RXNE_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 9343 macro : I2C_SR1_RXNE_Msk (0x1UL << I2C_SR1_RXNE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9344 macro : I2C_SR1_RXNE I2C_SR1_RXNE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9345 macro : I2C_SR1_TXE_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 9346 macro : I2C_SR1_TXE_Msk (0x1UL << I2C_SR1_TXE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9347 macro : I2C_SR1_TXE I2C_SR1_TXE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9348 macro : I2C_SR1_BERR_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 9349 macro : I2C_SR1_BERR_Msk (0x1UL << I2C_SR1_BERR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9350 macro : I2C_SR1_BERR I2C_SR1_BERR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9351 macro : I2C_SR1_ARLO_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 9352 macro : I2C_SR1_ARLO_Msk (0x1UL << I2C_SR1_ARLO_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9353 macro : I2C_SR1_ARLO I2C_SR1_ARLO_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9354 macro : I2C_SR1_AF_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 9355 macro : I2C_SR1_AF_Msk (0x1UL << I2C_SR1_AF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9356 macro : I2C_SR1_AF I2C_SR1_AF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9357 macro : I2C_SR1_OVR_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 9358 macro : I2C_SR1_OVR_Msk (0x1UL << I2C_SR1_OVR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9359 macro : I2C_SR1_OVR I2C_SR1_OVR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9360 macro : I2C_SR1_PECERR_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 9361 macro : I2C_SR1_PECERR_Msk (0x1UL << I2C_SR1_PECERR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9362 macro : I2C_SR1_PECERR I2C_SR1_PECERR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9363 macro : I2C_SR1_TIMEOUT_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 9364 macro : I2C_SR1_TIMEOUT_Msk (0x1UL << I2C_SR1_TIMEOUT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9365 macro : I2C_SR1_TIMEOUT I2C_SR1_TIMEOUT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9366 macro : I2C_SR1_SMBALERT_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 9367 macro : I2C_SR1_SMBALERT_Msk (0x1UL << I2C_SR1_SMBALERT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9368 macro : I2C_SR1_SMBALERT I2C_SR1_SMBALERT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9371 macro : I2C_SR2_MSL_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9372 macro : I2C_SR2_MSL_Msk (0x1UL << I2C_SR2_MSL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9373 macro : I2C_SR2_MSL I2C_SR2_MSL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9374 macro : I2C_SR2_BUSY_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 9375 macro : I2C_SR2_BUSY_Msk (0x1UL << I2C_SR2_BUSY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9376 macro : I2C_SR2_BUSY I2C_SR2_BUSY_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9377 macro : I2C_SR2_TRA_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 9378 macro : I2C_SR2_TRA_Msk (0x1UL << I2C_SR2_TRA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9379 macro : I2C_SR2_TRA I2C_SR2_TRA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9380 macro : I2C_SR2_GENCALL_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 9381 macro : I2C_SR2_GENCALL_Msk (0x1UL << I2C_SR2_GENCALL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9382 macro : I2C_SR2_GENCALL I2C_SR2_GENCALL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9383 macro : I2C_SR2_SMBDEFAULT_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 9384 macro : I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9385 macro : I2C_SR2_SMBDEFAULT I2C_SR2_SMBDEFAULT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9386 macro : I2C_SR2_SMBHOST_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 9387 macro : I2C_SR2_SMBHOST_Msk (0x1UL << I2C_SR2_SMBHOST_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9388 macro : I2C_SR2_SMBHOST I2C_SR2_SMBHOST_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9389 macro : I2C_SR2_DUALF_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 9390 macro : I2C_SR2_DUALF_Msk (0x1UL << I2C_SR2_DUALF_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9391 macro : I2C_SR2_DUALF I2C_SR2_DUALF_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9392 macro : I2C_SR2_PEC_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 9393 macro : I2C_SR2_PEC_Msk (0xFFUL << I2C_SR2_PEC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9394 macro : I2C_SR2_PEC I2C_SR2_PEC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9397 macro : I2C_CCR_CCR_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9398 macro : I2C_CCR_CCR_Msk (0xFFFUL << I2C_CCR_CCR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9399 macro : I2C_CCR_CCR I2C_CCR_CCR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9400 macro : I2C_CCR_DUTY_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 9401 macro : I2C_CCR_DUTY_Msk (0x1UL << I2C_CCR_DUTY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9402 macro : I2C_CCR_DUTY I2C_CCR_DUTY_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9403 macro : I2C_CCR_FS_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 9404 macro : I2C_CCR_FS_Msk (0x1UL << I2C_CCR_FS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9405 macro : I2C_CCR_FS I2C_CCR_FS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9408 macro : I2C_TRISE_TRISE_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9409 macro : I2C_TRISE_TRISE_Msk (0x3FUL << I2C_TRISE_TRISE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9410 macro : I2C_TRISE_TRISE I2C_TRISE_TRISE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9419 macro : USART_SR_PE_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9420 macro : USART_SR_PE_Msk (0x1UL << USART_SR_PE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9421 macro : USART_SR_PE USART_SR_PE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9422 macro : USART_SR_FE_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 9423 macro : USART_SR_FE_Msk (0x1UL << USART_SR_FE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9424 macro : USART_SR_FE USART_SR_FE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9425 macro : USART_SR_NE_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 9426 macro : USART_SR_NE_Msk (0x1UL << USART_SR_NE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9427 macro : USART_SR_NE USART_SR_NE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9428 macro : USART_SR_ORE_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 9429 macro : USART_SR_ORE_Msk (0x1UL << USART_SR_ORE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9430 macro : USART_SR_ORE USART_SR_ORE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9431 macro : USART_SR_IDLE_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 9432 macro : USART_SR_IDLE_Msk (0x1UL << USART_SR_IDLE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9433 macro : USART_SR_IDLE USART_SR_IDLE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9434 macro : USART_SR_RXNE_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 9435 macro : USART_SR_RXNE_Msk (0x1UL << USART_SR_RXNE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9436 macro : USART_SR_RXNE USART_SR_RXNE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9437 macro : USART_SR_TC_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 9438 macro : USART_SR_TC_Msk (0x1UL << USART_SR_TC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9439 macro : USART_SR_TC USART_SR_TC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9440 macro : USART_SR_TXE_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 9441 macro : USART_SR_TXE_Msk (0x1UL << USART_SR_TXE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9442 macro : USART_SR_TXE USART_SR_TXE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9443 macro : USART_SR_LBD_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 9444 macro : USART_SR_LBD_Msk (0x1UL << USART_SR_LBD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9445 macro : USART_SR_LBD USART_SR_LBD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9446 macro : USART_SR_CTS_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 9447 macro : USART_SR_CTS_Msk (0x1UL << USART_SR_CTS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9448 macro : USART_SR_CTS USART_SR_CTS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9451 macro : USART_DR_DR_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9452 macro : USART_DR_DR_Msk (0x1FFUL << USART_DR_DR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9453 macro : USART_DR_DR USART_DR_DR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9456 macro : USART_BRR_DIV_Fraction_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9457 macro : USART_BRR_DIV_Fraction_Msk (0xFUL << USART_BRR_DIV_Fraction_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9458 macro : USART_BRR_DIV_Fraction USART_BRR_DIV_Fraction_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9459 macro : USART_BRR_DIV_Mantissa_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 9460 macro : USART_BRR_DIV_Mantissa_Msk (0xFFFUL << USART_BRR_DIV_Mantissa_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9461 macro : USART_BRR_DIV_Mantissa USART_BRR_DIV_Mantissa_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9464 macro : USART_CR1_SBK_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9465 macro : USART_CR1_SBK_Msk (0x1UL << USART_CR1_SBK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9466 macro : USART_CR1_SBK USART_CR1_SBK_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9467 macro : USART_CR1_RWU_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 9468 macro : USART_CR1_RWU_Msk (0x1UL << USART_CR1_RWU_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9469 macro : USART_CR1_RWU USART_CR1_RWU_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9470 macro : USART_CR1_RE_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 9471 macro : USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9472 macro : USART_CR1_RE USART_CR1_RE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9473 macro : USART_CR1_TE_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 9474 macro : USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9475 macro : USART_CR1_TE USART_CR1_TE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9476 macro : USART_CR1_IDLEIE_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 9477 macro : USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9478 macro : USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9479 macro : USART_CR1_RXNEIE_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 9480 macro : USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9481 macro : USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9482 macro : USART_CR1_TCIE_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 9483 macro : USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9484 macro : USART_CR1_TCIE USART_CR1_TCIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9485 macro : USART_CR1_TXEIE_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 9486 macro : USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9487 macro : USART_CR1_TXEIE USART_CR1_TXEIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9488 macro : USART_CR1_PEIE_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 9489 macro : USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9490 macro : USART_CR1_PEIE USART_CR1_PEIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9491 macro : USART_CR1_PS_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 9492 macro : USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9493 macro : USART_CR1_PS USART_CR1_PS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9494 macro : USART_CR1_PCE_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 9495 macro : USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9496 macro : USART_CR1_PCE USART_CR1_PCE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9497 macro : USART_CR1_WAKE_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 9498 macro : USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9499 macro : USART_CR1_WAKE USART_CR1_WAKE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9500 macro : USART_CR1_M_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 9501 macro : USART_CR1_M_Msk (0x1UL << USART_CR1_M_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9502 macro : USART_CR1_M USART_CR1_M_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9503 macro : USART_CR1_UE_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 9504 macro : USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9505 macro : USART_CR1_UE USART_CR1_UE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9508 macro : USART_CR2_ADD_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9509 macro : USART_CR2_ADD_Msk (0xFUL << USART_CR2_ADD_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9510 macro : USART_CR2_ADD USART_CR2_ADD_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9511 macro : USART_CR2_LBDL_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 9512 macro : USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9513 macro : USART_CR2_LBDL USART_CR2_LBDL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9514 macro : USART_CR2_LBDIE_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 9515 macro : USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9516 macro : USART_CR2_LBDIE USART_CR2_LBDIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9517 macro : USART_CR2_LBCL_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 9518 macro : USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9519 macro : USART_CR2_LBCL USART_CR2_LBCL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9520 macro : USART_CR2_CPHA_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 9521 macro : USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9522 macro : USART_CR2_CPHA USART_CR2_CPHA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9523 macro : USART_CR2_CPOL_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 9524 macro : USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9525 macro : USART_CR2_CPOL USART_CR2_CPOL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9526 macro : USART_CR2_CLKEN_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 9527 macro : USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9528 macro : USART_CR2_CLKEN USART_CR2_CLKEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9530 macro : USART_CR2_STOP_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 9531 macro : USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9532 macro : USART_CR2_STOP USART_CR2_STOP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9533 macro : USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9534 macro : USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9536 macro : USART_CR2_LINEN_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 9537 macro : USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9538 macro : USART_CR2_LINEN USART_CR2_LINEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9541 macro : USART_CR3_EIE_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9542 macro : USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9543 macro : USART_CR3_EIE USART_CR3_EIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9544 macro : USART_CR3_IREN_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 9545 macro : USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9546 macro : USART_CR3_IREN USART_CR3_IREN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9547 macro : USART_CR3_IRLP_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 9548 macro : USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9549 macro : USART_CR3_IRLP USART_CR3_IRLP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9550 macro : USART_CR3_HDSEL_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 9551 macro : USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9552 macro : USART_CR3_HDSEL USART_CR3_HDSEL_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9553 macro : USART_CR3_NACK_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 9554 macro : USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9555 macro : USART_CR3_NACK USART_CR3_NACK_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9556 macro : USART_CR3_SCEN_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 9557 macro : USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9558 macro : USART_CR3_SCEN USART_CR3_SCEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9559 macro : USART_CR3_DMAR_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 9560 macro : USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9561 macro : USART_CR3_DMAR USART_CR3_DMAR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9562 macro : USART_CR3_DMAT_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 9563 macro : USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9564 macro : USART_CR3_DMAT USART_CR3_DMAT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9565 macro : USART_CR3_RTSE_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 9566 macro : USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9567 macro : USART_CR3_RTSE USART_CR3_RTSE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9568 macro : USART_CR3_CTSE_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 9569 macro : USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9570 macro : USART_CR3_CTSE USART_CR3_CTSE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9571 macro : USART_CR3_CTSIE_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 9572 macro : USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9573 macro : USART_CR3_CTSIE USART_CR3_CTSIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9576 macro : USART_GTPR_PSC_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9577 macro : USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9578 macro : USART_GTPR_PSC USART_GTPR_PSC_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9579 macro : USART_GTPR_PSC_0 (0x01UL << USART_GTPR_PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9580 macro : USART_GTPR_PSC_1 (0x02UL << USART_GTPR_PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9581 macro : USART_GTPR_PSC_2 (0x04UL << USART_GTPR_PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9582 macro : USART_GTPR_PSC_3 (0x08UL << USART_GTPR_PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9583 macro : USART_GTPR_PSC_4 (0x10UL << USART_GTPR_PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9584 macro : USART_GTPR_PSC_5 (0x20UL << USART_GTPR_PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9585 macro : USART_GTPR_PSC_6 (0x40UL << USART_GTPR_PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9586 macro : USART_GTPR_PSC_7 (0x80UL << USART_GTPR_PSC_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9588 macro : USART_GTPR_GT_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 9589 macro : USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9590 macro : USART_GTPR_GT USART_GTPR_GT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9599 macro : DBGMCU_IDCODE_DEV_ID_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9600 macro : DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9601 macro : DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9603 macro : DBGMCU_IDCODE_REV_ID_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 9604 macro : DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9605 macro : DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9606 macro : DBGMCU_IDCODE_REV_ID_0 (0x0001UL << DBGMCU_IDCODE_REV_ID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9607 macro : DBGMCU_IDCODE_REV_ID_1 (0x0002UL << DBGMCU_IDCODE_REV_ID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9608 macro : DBGMCU_IDCODE_REV_ID_2 (0x0004UL << DBGMCU_IDCODE_REV_ID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9609 macro : DBGMCU_IDCODE_REV_ID_3 (0x0008UL << DBGMCU_IDCODE_REV_ID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9610 macro : DBGMCU_IDCODE_REV_ID_4 (0x0010UL << DBGMCU_IDCODE_REV_ID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9611 macro : DBGMCU_IDCODE_REV_ID_5 (0x0020UL << DBGMCU_IDCODE_REV_ID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9612 macro : DBGMCU_IDCODE_REV_ID_6 (0x0040UL << DBGMCU_IDCODE_REV_ID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9613 macro : DBGMCU_IDCODE_REV_ID_7 (0x0080UL << DBGMCU_IDCODE_REV_ID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9614 macro : DBGMCU_IDCODE_REV_ID_8 (0x0100UL << DBGMCU_IDCODE_REV_ID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9615 macro : DBGMCU_IDCODE_REV_ID_9 (0x0200UL << DBGMCU_IDCODE_REV_ID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9616 macro : DBGMCU_IDCODE_REV_ID_10 (0x0400UL << DBGMCU_IDCODE_REV_ID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9617 macro : DBGMCU_IDCODE_REV_ID_11 (0x0800UL << DBGMCU_IDCODE_REV_ID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9618 macro : DBGMCU_IDCODE_REV_ID_12 (0x1000UL << DBGMCU_IDCODE_REV_ID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9619 macro : DBGMCU_IDCODE_REV_ID_13 (0x2000UL << DBGMCU_IDCODE_REV_ID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9620 macro : DBGMCU_IDCODE_REV_ID_14 (0x4000UL << DBGMCU_IDCODE_REV_ID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9621 macro : DBGMCU_IDCODE_REV_ID_15 (0x8000UL << DBGMCU_IDCODE_REV_ID_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9624 macro : DBGMCU_CR_DBG_SLEEP_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9625 macro : DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9626 macro : DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9627 macro : DBGMCU_CR_DBG_STOP_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 9628 macro : DBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9629 macro : DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9630 macro : DBGMCU_CR_DBG_STANDBY_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 9631 macro : DBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9632 macro : DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9633 macro : DBGMCU_CR_TRACE_IOEN_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 9634 macro : DBGMCU_CR_TRACE_IOEN_Msk (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9635 macro : DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9637 macro : DBGMCU_CR_TRACE_MODE_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 9638 macro : DBGMCU_CR_TRACE_MODE_Msk (0x3UL << DBGMCU_CR_TRACE_MODE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9639 macro : DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9640 macro : DBGMCU_CR_TRACE_MODE_0 (0x1UL << DBGMCU_CR_TRACE_MODE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9641 macro : DBGMCU_CR_TRACE_MODE_1 (0x2UL << DBGMCU_CR_TRACE_MODE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9643 macro : DBGMCU_CR_DBG_IWDG_STOP_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 9644 macro : DBGMCU_CR_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_IWDG_STOP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9645 macro : DBGMCU_CR_DBG_IWDG_STOP DBGMCU_CR_DBG_IWDG_STOP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9646 macro : DBGMCU_CR_DBG_WWDG_STOP_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 9647 macro : DBGMCU_CR_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_WWDG_STOP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9648 macro : DBGMCU_CR_DBG_WWDG_STOP DBGMCU_CR_DBG_WWDG_STOP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9649 macro : DBGMCU_CR_DBG_TIM1_STOP_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 9650 macro : DBGMCU_CR_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_CR_DBG_TIM1_STOP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9651 macro : DBGMCU_CR_DBG_TIM1_STOP DBGMCU_CR_DBG_TIM1_STOP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9652 macro : DBGMCU_CR_DBG_TIM2_STOP_Pos (11U)
 DW_MACRO_GNU_define_indirect - lineno : 9653 macro : DBGMCU_CR_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_CR_DBG_TIM2_STOP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9654 macro : DBGMCU_CR_DBG_TIM2_STOP DBGMCU_CR_DBG_TIM2_STOP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9655 macro : DBGMCU_CR_DBG_TIM3_STOP_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 9656 macro : DBGMCU_CR_DBG_TIM3_STOP_Msk (0x1UL << DBGMCU_CR_DBG_TIM3_STOP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9657 macro : DBGMCU_CR_DBG_TIM3_STOP DBGMCU_CR_DBG_TIM3_STOP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9658 macro : DBGMCU_CR_DBG_TIM4_STOP_Pos (13U)
 DW_MACRO_GNU_define_indirect - lineno : 9659 macro : DBGMCU_CR_DBG_TIM4_STOP_Msk (0x1UL << DBGMCU_CR_DBG_TIM4_STOP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9660 macro : DBGMCU_CR_DBG_TIM4_STOP DBGMCU_CR_DBG_TIM4_STOP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9661 macro : DBGMCU_CR_DBG_CAN1_STOP_Pos (14U)
 DW_MACRO_GNU_define_indirect - lineno : 9662 macro : DBGMCU_CR_DBG_CAN1_STOP_Msk (0x1UL << DBGMCU_CR_DBG_CAN1_STOP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9663 macro : DBGMCU_CR_DBG_CAN1_STOP DBGMCU_CR_DBG_CAN1_STOP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9664 macro : DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos (15U)
 DW_MACRO_GNU_define_indirect - lineno : 9665 macro : DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9666 macro : DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9667 macro : DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 9668 macro : DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9669 macro : DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9677 macro : FLASH_ACR_LATENCY_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9678 macro : FLASH_ACR_LATENCY_Msk (0x7UL << FLASH_ACR_LATENCY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9679 macro : FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9680 macro : FLASH_ACR_LATENCY_0 (0x1UL << FLASH_ACR_LATENCY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9681 macro : FLASH_ACR_LATENCY_1 (0x2UL << FLASH_ACR_LATENCY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9682 macro : FLASH_ACR_LATENCY_2 (0x4UL << FLASH_ACR_LATENCY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9684 macro : FLASH_ACR_HLFCYA_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 9685 macro : FLASH_ACR_HLFCYA_Msk (0x1UL << FLASH_ACR_HLFCYA_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9686 macro : FLASH_ACR_HLFCYA FLASH_ACR_HLFCYA_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9687 macro : FLASH_ACR_PRFTBE_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 9688 macro : FLASH_ACR_PRFTBE_Msk (0x1UL << FLASH_ACR_PRFTBE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9689 macro : FLASH_ACR_PRFTBE FLASH_ACR_PRFTBE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9690 macro : FLASH_ACR_PRFTBS_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 9691 macro : FLASH_ACR_PRFTBS_Msk (0x1UL << FLASH_ACR_PRFTBS_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9692 macro : FLASH_ACR_PRFTBS FLASH_ACR_PRFTBS_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9695 macro : FLASH_KEYR_FKEYR_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9696 macro : FLASH_KEYR_FKEYR_Msk (0xFFFFFFFFUL << FLASH_KEYR_FKEYR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9697 macro : FLASH_KEYR_FKEYR FLASH_KEYR_FKEYR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9699 macro : RDP_KEY_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9700 macro : RDP_KEY_Msk (0xA5UL << RDP_KEY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9701 macro : RDP_KEY RDP_KEY_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9702 macro : FLASH_KEY1_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9703 macro : FLASH_KEY1_Msk (0x45670123UL << FLASH_KEY1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9704 macro : FLASH_KEY1 FLASH_KEY1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9705 macro : FLASH_KEY2_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9706 macro : FLASH_KEY2_Msk (0xCDEF89ABUL << FLASH_KEY2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9707 macro : FLASH_KEY2 FLASH_KEY2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9710 macro : FLASH_OPTKEYR_OPTKEYR_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9711 macro : FLASH_OPTKEYR_OPTKEYR_Msk (0xFFFFFFFFUL << FLASH_OPTKEYR_OPTKEYR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9712 macro : FLASH_OPTKEYR_OPTKEYR FLASH_OPTKEYR_OPTKEYR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9714 macro : FLASH_OPTKEY1 FLASH_KEY1
 DW_MACRO_GNU_define_indirect - lineno : 9715 macro : FLASH_OPTKEY2 FLASH_KEY2
 DW_MACRO_GNU_define_indirect - lineno : 9718 macro : FLASH_SR_BSY_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9719 macro : FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9720 macro : FLASH_SR_BSY FLASH_SR_BSY_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9721 macro : FLASH_SR_PGERR_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 9722 macro : FLASH_SR_PGERR_Msk (0x1UL << FLASH_SR_PGERR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9723 macro : FLASH_SR_PGERR FLASH_SR_PGERR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9724 macro : FLASH_SR_WRPRTERR_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 9725 macro : FLASH_SR_WRPRTERR_Msk (0x1UL << FLASH_SR_WRPRTERR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9726 macro : FLASH_SR_WRPRTERR FLASH_SR_WRPRTERR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9727 macro : FLASH_SR_EOP_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 9728 macro : FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9729 macro : FLASH_SR_EOP FLASH_SR_EOP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9732 macro : FLASH_CR_PG_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9733 macro : FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9734 macro : FLASH_CR_PG FLASH_CR_PG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9735 macro : FLASH_CR_PER_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 9736 macro : FLASH_CR_PER_Msk (0x1UL << FLASH_CR_PER_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9737 macro : FLASH_CR_PER FLASH_CR_PER_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9738 macro : FLASH_CR_MER_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 9739 macro : FLASH_CR_MER_Msk (0x1UL << FLASH_CR_MER_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9740 macro : FLASH_CR_MER FLASH_CR_MER_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9741 macro : FLASH_CR_OPTPG_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 9742 macro : FLASH_CR_OPTPG_Msk (0x1UL << FLASH_CR_OPTPG_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9743 macro : FLASH_CR_OPTPG FLASH_CR_OPTPG_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9744 macro : FLASH_CR_OPTER_Pos (5U)
 DW_MACRO_GNU_define_indirect - lineno : 9745 macro : FLASH_CR_OPTER_Msk (0x1UL << FLASH_CR_OPTER_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9746 macro : FLASH_CR_OPTER FLASH_CR_OPTER_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9747 macro : FLASH_CR_STRT_Pos (6U)
 DW_MACRO_GNU_define_indirect - lineno : 9748 macro : FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9749 macro : FLASH_CR_STRT FLASH_CR_STRT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9750 macro : FLASH_CR_LOCK_Pos (7U)
 DW_MACRO_GNU_define_indirect - lineno : 9751 macro : FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9752 macro : FLASH_CR_LOCK FLASH_CR_LOCK_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9753 macro : FLASH_CR_OPTWRE_Pos (9U)
 DW_MACRO_GNU_define_indirect - lineno : 9754 macro : FLASH_CR_OPTWRE_Msk (0x1UL << FLASH_CR_OPTWRE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9755 macro : FLASH_CR_OPTWRE FLASH_CR_OPTWRE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9756 macro : FLASH_CR_ERRIE_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 9757 macro : FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9758 macro : FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9759 macro : FLASH_CR_EOPIE_Pos (12U)
 DW_MACRO_GNU_define_indirect - lineno : 9760 macro : FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9761 macro : FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9764 macro : FLASH_AR_FAR_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9765 macro : FLASH_AR_FAR_Msk (0xFFFFFFFFUL << FLASH_AR_FAR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9766 macro : FLASH_AR_FAR FLASH_AR_FAR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9769 macro : FLASH_OBR_OPTERR_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9770 macro : FLASH_OBR_OPTERR_Msk (0x1UL << FLASH_OBR_OPTERR_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9771 macro : FLASH_OBR_OPTERR FLASH_OBR_OPTERR_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9772 macro : FLASH_OBR_RDPRT_Pos (1U)
 DW_MACRO_GNU_define_indirect - lineno : 9773 macro : FLASH_OBR_RDPRT_Msk (0x1UL << FLASH_OBR_RDPRT_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9774 macro : FLASH_OBR_RDPRT FLASH_OBR_RDPRT_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9776 macro : FLASH_OBR_IWDG_SW_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 9777 macro : FLASH_OBR_IWDG_SW_Msk (0x1UL << FLASH_OBR_IWDG_SW_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9778 macro : FLASH_OBR_IWDG_SW FLASH_OBR_IWDG_SW_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9779 macro : FLASH_OBR_nRST_STOP_Pos (3U)
 DW_MACRO_GNU_define_indirect - lineno : 9780 macro : FLASH_OBR_nRST_STOP_Msk (0x1UL << FLASH_OBR_nRST_STOP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9781 macro : FLASH_OBR_nRST_STOP FLASH_OBR_nRST_STOP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9782 macro : FLASH_OBR_nRST_STDBY_Pos (4U)
 DW_MACRO_GNU_define_indirect - lineno : 9783 macro : FLASH_OBR_nRST_STDBY_Msk (0x1UL << FLASH_OBR_nRST_STDBY_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9784 macro : FLASH_OBR_nRST_STDBY FLASH_OBR_nRST_STDBY_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9785 macro : FLASH_OBR_USER_Pos (2U)
 DW_MACRO_GNU_define_indirect - lineno : 9786 macro : FLASH_OBR_USER_Msk (0x7UL << FLASH_OBR_USER_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9787 macro : FLASH_OBR_USER FLASH_OBR_USER_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9788 macro : FLASH_OBR_DATA0_Pos (10U)
 DW_MACRO_GNU_define_indirect - lineno : 9789 macro : FLASH_OBR_DATA0_Msk (0xFFUL << FLASH_OBR_DATA0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9790 macro : FLASH_OBR_DATA0 FLASH_OBR_DATA0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9791 macro : FLASH_OBR_DATA1_Pos (18U)
 DW_MACRO_GNU_define_indirect - lineno : 9792 macro : FLASH_OBR_DATA1_Msk (0xFFUL << FLASH_OBR_DATA1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9793 macro : FLASH_OBR_DATA1 FLASH_OBR_DATA1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9796 macro : FLASH_WRPR_WRP_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9797 macro : FLASH_WRPR_WRP_Msk (0xFFFFFFFFUL << FLASH_WRPR_WRP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9798 macro : FLASH_WRPR_WRP FLASH_WRPR_WRP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9803 macro : FLASH_RDP_RDP_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9804 macro : FLASH_RDP_RDP_Msk (0xFFUL << FLASH_RDP_RDP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9805 macro : FLASH_RDP_RDP FLASH_RDP_RDP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9806 macro : FLASH_RDP_nRDP_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 9807 macro : FLASH_RDP_nRDP_Msk (0xFFUL << FLASH_RDP_nRDP_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9808 macro : FLASH_RDP_nRDP FLASH_RDP_nRDP_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9811 macro : FLASH_USER_USER_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 9812 macro : FLASH_USER_USER_Msk (0xFFUL << FLASH_USER_USER_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9813 macro : FLASH_USER_USER FLASH_USER_USER_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9814 macro : FLASH_USER_nUSER_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 9815 macro : FLASH_USER_nUSER_Msk (0xFFUL << FLASH_USER_nUSER_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9816 macro : FLASH_USER_nUSER FLASH_USER_nUSER_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9819 macro : FLASH_DATA0_DATA0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9820 macro : FLASH_DATA0_DATA0_Msk (0xFFUL << FLASH_DATA0_DATA0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9821 macro : FLASH_DATA0_DATA0 FLASH_DATA0_DATA0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9822 macro : FLASH_DATA0_nDATA0_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 9823 macro : FLASH_DATA0_nDATA0_Msk (0xFFUL << FLASH_DATA0_nDATA0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9824 macro : FLASH_DATA0_nDATA0 FLASH_DATA0_nDATA0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9827 macro : FLASH_DATA1_DATA1_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 9828 macro : FLASH_DATA1_DATA1_Msk (0xFFUL << FLASH_DATA1_DATA1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9829 macro : FLASH_DATA1_DATA1 FLASH_DATA1_DATA1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9830 macro : FLASH_DATA1_nDATA1_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 9831 macro : FLASH_DATA1_nDATA1_Msk (0xFFUL << FLASH_DATA1_nDATA1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9832 macro : FLASH_DATA1_nDATA1 FLASH_DATA1_nDATA1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9835 macro : FLASH_WRP0_WRP0_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9836 macro : FLASH_WRP0_WRP0_Msk (0xFFUL << FLASH_WRP0_WRP0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9837 macro : FLASH_WRP0_WRP0 FLASH_WRP0_WRP0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9838 macro : FLASH_WRP0_nWRP0_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 9839 macro : FLASH_WRP0_nWRP0_Msk (0xFFUL << FLASH_WRP0_nWRP0_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9840 macro : FLASH_WRP0_nWRP0 FLASH_WRP0_nWRP0_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9843 macro : FLASH_WRP1_WRP1_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 9844 macro : FLASH_WRP1_WRP1_Msk (0xFFUL << FLASH_WRP1_WRP1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9845 macro : FLASH_WRP1_WRP1 FLASH_WRP1_WRP1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9846 macro : FLASH_WRP1_nWRP1_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 9847 macro : FLASH_WRP1_nWRP1_Msk (0xFFUL << FLASH_WRP1_nWRP1_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9848 macro : FLASH_WRP1_nWRP1 FLASH_WRP1_nWRP1_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9851 macro : FLASH_WRP2_WRP2_Pos (0U)
 DW_MACRO_GNU_define_indirect - lineno : 9852 macro : FLASH_WRP2_WRP2_Msk (0xFFUL << FLASH_WRP2_WRP2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9853 macro : FLASH_WRP2_WRP2 FLASH_WRP2_WRP2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9854 macro : FLASH_WRP2_nWRP2_Pos (8U)
 DW_MACRO_GNU_define_indirect - lineno : 9855 macro : FLASH_WRP2_nWRP2_Msk (0xFFUL << FLASH_WRP2_nWRP2_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9856 macro : FLASH_WRP2_nWRP2 FLASH_WRP2_nWRP2_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9859 macro : FLASH_WRP3_WRP3_Pos (16U)
 DW_MACRO_GNU_define_indirect - lineno : 9860 macro : FLASH_WRP3_WRP3_Msk (0xFFUL << FLASH_WRP3_WRP3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9861 macro : FLASH_WRP3_WRP3 FLASH_WRP3_WRP3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9862 macro : FLASH_WRP3_nWRP3_Pos (24U)
 DW_MACRO_GNU_define_indirect - lineno : 9863 macro : FLASH_WRP3_nWRP3_Msk (0xFFUL << FLASH_WRP3_nWRP3_Pos)
 DW_MACRO_GNU_define_indirect - lineno : 9864 macro : FLASH_WRP3_nWRP3 FLASH_WRP3_nWRP3_Msk
 DW_MACRO_GNU_define_indirect - lineno : 9881 macro : IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || ((INSTANCE) == ADC2))
 DW_MACRO_GNU_define_indirect - lineno : 9884 macro : IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC12_COMMON)
 DW_MACRO_GNU_define_indirect - lineno : 9886 macro : IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
 DW_MACRO_GNU_define_indirect - lineno : 9888 macro : IS_ADC_DMA_CAPABILITY_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
 DW_MACRO_GNU_define_indirect - lineno : 9891 macro : IS_CAN_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CAN1)
 DW_MACRO_GNU_define_indirect - lineno : 9894 macro : IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
 DW_MACRO_GNU_define_indirect - lineno : 9899 macro : IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || ((INSTANCE) == DMA1_Channel2) || ((INSTANCE) == DMA1_Channel3) || ((INSTANCE) == DMA1_Channel4) || ((INSTANCE) == DMA1_Channel5) || ((INSTANCE) == DMA1_Channel6) || ((INSTANCE) == DMA1_Channel7))
 DW_MACRO_GNU_define_indirect - lineno : 9908 macro : IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || ((INSTANCE) == GPIOB) || ((INSTANCE) == GPIOC) || ((INSTANCE) == GPIOD) || ((INSTANCE) == GPIOE))
 DW_MACRO_GNU_define_indirect - lineno : 9915 macro : IS_GPIO_AF_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)
 DW_MACRO_GNU_define_indirect - lineno : 9918 macro : IS_GPIO_LOCK_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)
 DW_MACRO_GNU_define_indirect - lineno : 9921 macro : IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || ((INSTANCE) == I2C2))
 DW_MACRO_GNU_define_indirect - lineno : 9925 macro : IS_SMBUS_ALL_INSTANCE IS_I2C_ALL_INSTANCE
 DW_MACRO_GNU_define_indirect - lineno : 9928 macro : IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG)
 DW_MACRO_GNU_define_indirect - lineno : 9931 macro : IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || ((INSTANCE) == SPI2))
 DW_MACRO_GNU_define_indirect - lineno : 9936 macro : IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4))
 DW_MACRO_GNU_define_indirect - lineno : 9942 macro : IS_TIM_ADVANCED_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)
 DW_MACRO_GNU_define_indirect - lineno : 9944 macro : IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4))
 DW_MACRO_GNU_define_indirect - lineno : 9950 macro : IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4))
 DW_MACRO_GNU_define_indirect - lineno : 9956 macro : IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4))
 DW_MACRO_GNU_define_indirect - lineno : 9962 macro : IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4))
 DW_MACRO_GNU_define_indirect - lineno : 9968 macro : IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4))
 DW_MACRO_GNU_define_indirect - lineno : 9974 macro : IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4))
 DW_MACRO_GNU_define_indirect - lineno : 9980 macro : IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4))
 DW_MACRO_GNU_define_indirect - lineno : 9986 macro : IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4))
 DW_MACRO_GNU_define_indirect - lineno : 9992 macro : IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4))
 DW_MACRO_GNU_define_indirect - lineno : 9998 macro : IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4))
 DW_MACRO_GNU_define_indirect - lineno : 10004 macro : IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4))
 DW_MACRO_GNU_define_indirect - lineno : 10010 macro : IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4))
 DW_MACRO_GNU_define_indirect - lineno : 10016 macro : IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4))
 DW_MACRO_GNU_define_indirect - lineno : 10022 macro : IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4))
 DW_MACRO_GNU_define_indirect - lineno : 10028 macro : IS_TIM_BREAK_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)
 DW_MACRO_GNU_define_indirect - lineno : 10031 macro : IS_TIM_CCX_INSTANCE(INSTANCE,CHANNEL) ((((INSTANCE) == TIM1) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM2) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM3) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM4) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))))
 DW_MACRO_GNU_define_indirect - lineno : 10056 macro : IS_TIM_CCXN_INSTANCE(INSTANCE,CHANNEL) (((INSTANCE) == TIM1) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3)))
 DW_MACRO_GNU_define_indirect - lineno : 10062 macro : IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4))
 DW_MACRO_GNU_define_indirect - lineno : 10068 macro : IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)
 DW_MACRO_GNU_define_indirect - lineno : 10071 macro : IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4))
 DW_MACRO_GNU_define_indirect - lineno : 10077 macro : IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4))
 DW_MACRO_GNU_define_indirect - lineno : 10083 macro : IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4))
 DW_MACRO_GNU_define_indirect - lineno : 10089 macro : IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)
 DW_MACRO_GNU_define_indirect - lineno : 10092 macro : IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4))
 DW_MACRO_GNU_define_indirect - lineno : 10097 macro : IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4))
 DW_MACRO_GNU_define_indirect - lineno : 10102 macro : IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) 0U
 DW_MACRO_GNU_define_indirect - lineno : 10108 macro : IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3))
 DW_MACRO_GNU_define_indirect - lineno : 10113 macro : IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3))
 DW_MACRO_GNU_define_indirect - lineno : 10118 macro : IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3))
 DW_MACRO_GNU_define_indirect - lineno : 10123 macro : IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3))
 DW_MACRO_GNU_define_indirect - lineno : 10128 macro : IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3))
 DW_MACRO_GNU_define_indirect - lineno : 10133 macro : IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3))
 DW_MACRO_GNU_define_indirect - lineno : 10138 macro : IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3))
 DW_MACRO_GNU_define_indirect - lineno : 10143 macro : IS_UART_MULTIPROCESSOR_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3))
 DW_MACRO_GNU_define_indirect - lineno : 10148 macro : IS_UART_DMA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3))
 DW_MACRO_GNU_define_indirect - lineno : 10153 macro : IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC)
 DW_MACRO_GNU_define_indirect - lineno : 10156 macro : IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG)
 DW_MACRO_GNU_define_indirect - lineno : 10159 macro : IS_PCD_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB)
 DW_MACRO_GNU_define_indirect - lineno : 10163 macro : RCC_HSE_MIN 4000000U
 DW_MACRO_GNU_define_indirect - lineno : 10164 macro : RCC_HSE_MAX 16000000U
 DW_MACRO_GNU_define_indirect - lineno : 10166 macro : RCC_MAX_FREQUENCY 72000000U
 DW_MACRO_GNU_define_indirect - lineno : 10180 macro : ADC1_IRQn ADC1_2_IRQn
 DW_MACRO_GNU_define_indirect - lineno : 10181 macro : TIM1_BRK_TIM15_IRQn TIM1_BRK_IRQn
 DW_MACRO_GNU_define_indirect - lineno : 10182 macro : TIM9_IRQn TIM1_BRK_IRQn
 DW_MACRO_GNU_define_indirect - lineno : 10183 macro : TIM1_BRK_TIM9_IRQn TIM1_BRK_IRQn
 DW_MACRO_GNU_define_indirect - lineno : 10184 macro : TIM1_TRG_COM_TIM17_IRQn TIM1_TRG_COM_IRQn
 DW_MACRO_GNU_define_indirect - lineno : 10185 macro : TIM1_TRG_COM_TIM11_IRQn TIM1_TRG_COM_IRQn
 DW_MACRO_GNU_define_indirect - lineno : 10186 macro : TIM11_IRQn TIM1_TRG_COM_IRQn
 DW_MACRO_GNU_define_indirect - lineno : 10187 macro : TIM10_IRQn TIM1_UP_IRQn
 DW_MACRO_GNU_define_indirect - lineno : 10188 macro : TIM1_UP_TIM16_IRQn TIM1_UP_IRQn
 DW_MACRO_GNU_define_indirect - lineno : 10189 macro : TIM1_UP_TIM10_IRQn TIM1_UP_IRQn
 DW_MACRO_GNU_define_indirect - lineno : 10190 macro : OTG_FS_WKUP_IRQn USBWakeUp_IRQn
 DW_MACRO_GNU_define_indirect - lineno : 10191 macro : CEC_IRQn USBWakeUp_IRQn
 DW_MACRO_GNU_define_indirect - lineno : 10192 macro : CAN1_TX_IRQn USB_HP_CAN1_TX_IRQn
 DW_MACRO_GNU_define_indirect - lineno : 10193 macro : USB_HP_IRQn USB_HP_CAN1_TX_IRQn
 DW_MACRO_GNU_define_indirect - lineno : 10194 macro : CAN1_RX0_IRQn USB_LP_CAN1_RX0_IRQn
 DW_MACRO_GNU_define_indirect - lineno : 10195 macro : USB_LP_IRQn USB_LP_CAN1_RX0_IRQn
 DW_MACRO_GNU_define_indirect - lineno : 10199 macro : ADC1_IRQHandler ADC1_2_IRQHandler
 DW_MACRO_GNU_define_indirect - lineno : 10200 macro : TIM1_BRK_TIM15_IRQHandler TIM1_BRK_IRQHandler
 DW_MACRO_GNU_define_indirect - lineno : 10201 macro : TIM9_IRQHandler TIM1_BRK_IRQHandler
 DW_MACRO_GNU_define_indirect - lineno : 10202 macro : TIM1_BRK_TIM9_IRQHandler TIM1_BRK_IRQHandler
 DW_MACRO_GNU_define_indirect - lineno : 10203 macro : TIM1_TRG_COM_TIM17_IRQHandler TIM1_TRG_COM_IRQHandler
 DW_MACRO_GNU_define_indirect - lineno : 10204 macro : TIM1_TRG_COM_TIM11_IRQHandler TIM1_TRG_COM_IRQHandler
 DW_MACRO_GNU_define_indirect - lineno : 10205 macro : TIM11_IRQHandler TIM1_TRG_COM_IRQHandler
 DW_MACRO_GNU_define_indirect - lineno : 10206 macro : TIM10_IRQHandler TIM1_UP_IRQHandler
 DW_MACRO_GNU_define_indirect - lineno : 10207 macro : TIM1_UP_TIM16_IRQHandler TIM1_UP_IRQHandler
 DW_MACRO_GNU_define_indirect - lineno : 10208 macro : TIM1_UP_TIM10_IRQHandler TIM1_UP_IRQHandler
 DW_MACRO_GNU_define_indirect - lineno : 10209 macro : OTG_FS_WKUP_IRQHandler USBWakeUp_IRQHandler
 DW_MACRO_GNU_define_indirect - lineno : 10210 macro : CEC_IRQHandler USBWakeUp_IRQHandler
 DW_MACRO_GNU_define_indirect - lineno : 10211 macro : CAN1_TX_IRQHandler USB_HP_CAN1_TX_IRQHandler
 DW_MACRO_GNU_define_indirect - lineno : 10212 macro : USB_HP_IRQHandler USB_HP_CAN1_TX_IRQHandler
 DW_MACRO_GNU_define_indirect - lineno : 10213 macro : CAN1_RX0_IRQHandler USB_LP_CAN1_RX0_IRQHandler
 DW_MACRO_GNU_define_indirect - lineno : 10214 macro : USB_LP_IRQHandler USB_LP_CAN1_RX0_IRQHandler

  Offset:                      0xffaf
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 162 macro : IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
 DW_MACRO_GNU_define_indirect - lineno : 178 macro : SET_BIT(REG,BIT) ((REG) |= (BIT))
 DW_MACRO_GNU_define_indirect - lineno : 180 macro : CLEAR_BIT(REG,BIT) ((REG) &= ~(BIT))
 DW_MACRO_GNU_define_indirect - lineno : 182 macro : READ_BIT(REG,BIT) ((REG) & (BIT))
 DW_MACRO_GNU_define_indirect - lineno : 184 macro : CLEAR_REG(REG) ((REG) = (0x0))
 DW_MACRO_GNU_define_indirect - lineno : 186 macro : WRITE_REG(REG,VAL) ((REG) = (VAL))
 DW_MACRO_GNU_define_indirect - lineno : 188 macro : READ_REG(REG) ((REG))
 DW_MACRO_GNU_define_indirect - lineno : 190 macro : MODIFY_REG(REG,CLEARMASK,SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))
 DW_MACRO_GNU_define_indirect - lineno : 192 macro : POSITION_VAL(VAL) (__CLZ(__RBIT(VAL)))

  Offset:                      0xfff2
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 23 macro : STM32_HAL_LEGACY 
 DW_MACRO_GNU_define_indirect - lineno : 36 macro : AES_FLAG_RDERR CRYP_FLAG_RDERR
 DW_MACRO_GNU_define_indirect - lineno : 37 macro : AES_FLAG_WRERR CRYP_FLAG_WRERR
 DW_MACRO_GNU_define_indirect - lineno : 38 macro : AES_CLEARFLAG_CCF CRYP_CLEARFLAG_CCF
 DW_MACRO_GNU_define_indirect - lineno : 39 macro : AES_CLEARFLAG_RDERR CRYP_CLEARFLAG_RDERR
 DW_MACRO_GNU_define_indirect - lineno : 40 macro : AES_CLEARFLAG_WRERR CRYP_CLEARFLAG_WRERR
 DW_MACRO_GNU_define_indirect - lineno : 48 macro : ADC_RESOLUTION12b ADC_RESOLUTION_12B
 DW_MACRO_GNU_define_indirect - lineno : 49 macro : ADC_RESOLUTION10b ADC_RESOLUTION_10B
 DW_MACRO_GNU_define_indirect - lineno : 50 macro : ADC_RESOLUTION8b ADC_RESOLUTION_8B
 DW_MACRO_GNU_define_indirect - lineno : 51 macro : ADC_RESOLUTION6b ADC_RESOLUTION_6B
 DW_MACRO_GNU_define_indirect - lineno : 52 macro : OVR_DATA_OVERWRITTEN ADC_OVR_DATA_OVERWRITTEN
 DW_MACRO_GNU_define_indirect - lineno : 53 macro : OVR_DATA_PRESERVED ADC_OVR_DATA_PRESERVED
 DW_MACRO_GNU_define_indirect - lineno : 54 macro : EOC_SINGLE_CONV ADC_EOC_SINGLE_CONV
 DW_MACRO_GNU_define_indirect - lineno : 55 macro : EOC_SEQ_CONV ADC_EOC_SEQ_CONV
 DW_MACRO_GNU_define_indirect - lineno : 56 macro : EOC_SINGLE_SEQ_CONV ADC_EOC_SINGLE_SEQ_CONV
 DW_MACRO_GNU_define_indirect - lineno : 57 macro : REGULAR_GROUP ADC_REGULAR_GROUP
 DW_MACRO_GNU_define_indirect - lineno : 58 macro : INJECTED_GROUP ADC_INJECTED_GROUP
 DW_MACRO_GNU_define_indirect - lineno : 59 macro : REGULAR_INJECTED_GROUP ADC_REGULAR_INJECTED_GROUP
 DW_MACRO_GNU_define_indirect - lineno : 60 macro : AWD_EVENT ADC_AWD_EVENT
 DW_MACRO_GNU_define_indirect - lineno : 61 macro : AWD1_EVENT ADC_AWD1_EVENT
 DW_MACRO_GNU_define_indirect - lineno : 62 macro : AWD2_EVENT ADC_AWD2_EVENT
 DW_MACRO_GNU_define_indirect - lineno : 63 macro : AWD3_EVENT ADC_AWD3_EVENT
 DW_MACRO_GNU_define_indirect - lineno : 64 macro : OVR_EVENT ADC_OVR_EVENT
 DW_MACRO_GNU_define_indirect - lineno : 65 macro : JQOVF_EVENT ADC_JQOVF_EVENT
 DW_MACRO_GNU_define_indirect - lineno : 66 macro : ALL_CHANNELS ADC_ALL_CHANNELS
 DW_MACRO_GNU_define_indirect - lineno : 67 macro : REGULAR_CHANNELS ADC_REGULAR_CHANNELS
 DW_MACRO_GNU_define_indirect - lineno : 68 macro : INJECTED_CHANNELS ADC_INJECTED_CHANNELS
 DW_MACRO_GNU_define_indirect - lineno : 69 macro : SYSCFG_FLAG_SENSOR_ADC ADC_FLAG_SENSOR
 DW_MACRO_GNU_define_indirect - lineno : 70 macro : SYSCFG_FLAG_VREF_ADC ADC_FLAG_VREFINT
 DW_MACRO_GNU_define_indirect - lineno : 71 macro : ADC_CLOCKPRESCALER_PCLK_DIV1 ADC_CLOCK_SYNC_PCLK_DIV1
 DW_MACRO_GNU_define_indirect - lineno : 72 macro : ADC_CLOCKPRESCALER_PCLK_DIV2 ADC_CLOCK_SYNC_PCLK_DIV2
 DW_MACRO_GNU_define_indirect - lineno : 73 macro : ADC_CLOCKPRESCALER_PCLK_DIV4 ADC_CLOCK_SYNC_PCLK_DIV4
 DW_MACRO_GNU_define_indirect - lineno : 74 macro : ADC_CLOCKPRESCALER_PCLK_DIV6 ADC_CLOCK_SYNC_PCLK_DIV6
 DW_MACRO_GNU_define_indirect - lineno : 75 macro : ADC_CLOCKPRESCALER_PCLK_DIV8 ADC_CLOCK_SYNC_PCLK_DIV8
 DW_MACRO_GNU_define_indirect - lineno : 76 macro : ADC_EXTERNALTRIG0_T6_TRGO ADC_EXTERNALTRIGCONV_T6_TRGO
 DW_MACRO_GNU_define_indirect - lineno : 77 macro : ADC_EXTERNALTRIG1_T21_CC2 ADC_EXTERNALTRIGCONV_T21_CC2
 DW_MACRO_GNU_define_indirect - lineno : 78 macro : ADC_EXTERNALTRIG2_T2_TRGO ADC_EXTERNALTRIGCONV_T2_TRGO
 DW_MACRO_GNU_define_indirect - lineno : 79 macro : ADC_EXTERNALTRIG3_T2_CC4 ADC_EXTERNALTRIGCONV_T2_CC4
 DW_MACRO_GNU_define_indirect - lineno : 80 macro : ADC_EXTERNALTRIG4_T22_TRGO ADC_EXTERNALTRIGCONV_T22_TRGO
 DW_MACRO_GNU_define_indirect - lineno : 81 macro : ADC_EXTERNALTRIG7_EXT_IT11 ADC_EXTERNALTRIGCONV_EXT_IT11
 DW_MACRO_GNU_define_indirect - lineno : 82 macro : ADC_CLOCK_ASYNC ADC_CLOCK_ASYNC_DIV1
 DW_MACRO_GNU_define_indirect - lineno : 83 macro : ADC_EXTERNALTRIG_EDGE_NONE ADC_EXTERNALTRIGCONVEDGE_NONE
 DW_MACRO_GNU_define_indirect - lineno : 84 macro : ADC_EXTERNALTRIG_EDGE_RISING ADC_EXTERNALTRIGCONVEDGE_RISING
 DW_MACRO_GNU_define_indirect - lineno : 85 macro : ADC_EXTERNALTRIG_EDGE_FALLING ADC_EXTERNALTRIGCONVEDGE_FALLING
 DW_MACRO_GNU_define_indirect - lineno : 86 macro : ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING
 DW_MACRO_GNU_define_indirect - lineno : 87 macro : ADC_SAMPLETIME_2CYCLE_5 ADC_SAMPLETIME_2CYCLES_5
 DW_MACRO_GNU_define_indirect - lineno : 89 macro : HAL_ADC_STATE_BUSY_REG HAL_ADC_STATE_REG_BUSY
 DW_MACRO_GNU_define_indirect - lineno : 90 macro : HAL_ADC_STATE_BUSY_INJ HAL_ADC_STATE_INJ_BUSY
 DW_MACRO_GNU_define_indirect - lineno : 91 macro : HAL_ADC_STATE_EOC_REG HAL_ADC_STATE_REG_EOC
 DW_MACRO_GNU_define_indirect - lineno : 92 macro : HAL_ADC_STATE_EOC_INJ HAL_ADC_STATE_INJ_EOC
 DW_MACRO_GNU_define_indirect - lineno : 93 macro : HAL_ADC_STATE_ERROR HAL_ADC_STATE_ERROR_INTERNAL
 DW_MACRO_GNU_define_indirect - lineno : 94 macro : HAL_ADC_STATE_BUSY HAL_ADC_STATE_BUSY_INTERNAL
 DW_MACRO_GNU_define_indirect - lineno : 95 macro : HAL_ADC_STATE_AWD HAL_ADC_STATE_AWD1
 DW_MACRO_GNU_define_indirect - lineno : 108 macro : __HAL_CEC_GET_IT __HAL_CEC_GET_FLAG
 DW_MACRO_GNU_define_indirect - lineno : 117 macro : COMP_WINDOWMODE_DISABLED COMP_WINDOWMODE_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 118 macro : COMP_WINDOWMODE_ENABLED COMP_WINDOWMODE_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 119 macro : COMP_EXTI_LINE_COMP1_EVENT COMP_EXTI_LINE_COMP1
 DW_MACRO_GNU_define_indirect - lineno : 120 macro : COMP_EXTI_LINE_COMP2_EVENT COMP_EXTI_LINE_COMP2
 DW_MACRO_GNU_define_indirect - lineno : 121 macro : COMP_EXTI_LINE_COMP3_EVENT COMP_EXTI_LINE_COMP3
 DW_MACRO_GNU_define_indirect - lineno : 122 macro : COMP_EXTI_LINE_COMP4_EVENT COMP_EXTI_LINE_COMP4
 DW_MACRO_GNU_define_indirect - lineno : 123 macro : COMP_EXTI_LINE_COMP5_EVENT COMP_EXTI_LINE_COMP5
 DW_MACRO_GNU_define_indirect - lineno : 124 macro : COMP_EXTI_LINE_COMP6_EVENT COMP_EXTI_LINE_COMP6
 DW_MACRO_GNU_define_indirect - lineno : 125 macro : COMP_EXTI_LINE_COMP7_EVENT COMP_EXTI_LINE_COMP7
 DW_MACRO_GNU_define_indirect - lineno : 129 macro : COMP_OUTPUT_COMP6TIM2OCREFCLR COMP_OUTPUT_COMP6_TIM2OCREFCLR
 DW_MACRO_GNU_define_indirect - lineno : 208 macro : __HAL_CORTEX_SYSTICKCLK_CONFIG HAL_SYSTICK_CLKSourceConfig
 DW_MACRO_GNU_define_indirect - lineno : 217 macro : CRC_OUTPUTDATA_INVERSION_DISABLED CRC_OUTPUTDATA_INVERSION_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 218 macro : CRC_OUTPUTDATA_INVERSION_ENABLED CRC_OUTPUTDATA_INVERSION_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 228 macro : DAC1_CHANNEL_1 DAC_CHANNEL_1
 DW_MACRO_GNU_define_indirect - lineno : 229 macro : DAC1_CHANNEL_2 DAC_CHANNEL_2
 DW_MACRO_GNU_define_indirect - lineno : 230 macro : DAC2_CHANNEL_1 DAC_CHANNEL_1
 DW_MACRO_GNU_define_indirect - lineno : 231 macro : DAC_WAVE_NONE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 232 macro : DAC_WAVE_NOISE DAC_CR_WAVE1_0
 DW_MACRO_GNU_define_indirect - lineno : 233 macro : DAC_WAVE_TRIANGLE DAC_CR_WAVE1_1
 DW_MACRO_GNU_define_indirect - lineno : 234 macro : DAC_WAVEGENERATION_NONE DAC_WAVE_NONE
 DW_MACRO_GNU_define_indirect - lineno : 235 macro : DAC_WAVEGENERATION_NOISE DAC_WAVE_NOISE
 DW_MACRO_GNU_define_indirect - lineno : 236 macro : DAC_WAVEGENERATION_TRIANGLE DAC_WAVE_TRIANGLE
 DW_MACRO_GNU_define_indirect - lineno : 255 macro : HAL_REMAPDMA_ADC_DMA_CH2 DMA_REMAP_ADC_DMA_CH2
 DW_MACRO_GNU_define_indirect - lineno : 256 macro : HAL_REMAPDMA_USART1_TX_DMA_CH4 DMA_REMAP_USART1_TX_DMA_CH4
 DW_MACRO_GNU_define_indirect - lineno : 257 macro : HAL_REMAPDMA_USART1_RX_DMA_CH5 DMA_REMAP_USART1_RX_DMA_CH5
 DW_MACRO_GNU_define_indirect - lineno : 258 macro : HAL_REMAPDMA_TIM16_DMA_CH4 DMA_REMAP_TIM16_DMA_CH4
 DW_MACRO_GNU_define_indirect - lineno : 259 macro : HAL_REMAPDMA_TIM17_DMA_CH2 DMA_REMAP_TIM17_DMA_CH2
 DW_MACRO_GNU_define_indirect - lineno : 260 macro : HAL_REMAPDMA_USART3_DMA_CH32 DMA_REMAP_USART3_DMA_CH32
 DW_MACRO_GNU_define_indirect - lineno : 261 macro : HAL_REMAPDMA_TIM16_DMA_CH6 DMA_REMAP_TIM16_DMA_CH6
 DW_MACRO_GNU_define_indirect - lineno : 262 macro : HAL_REMAPDMA_TIM17_DMA_CH7 DMA_REMAP_TIM17_DMA_CH7
 DW_MACRO_GNU_define_indirect - lineno : 263 macro : HAL_REMAPDMA_SPI2_DMA_CH67 DMA_REMAP_SPI2_DMA_CH67
 DW_MACRO_GNU_define_indirect - lineno : 264 macro : HAL_REMAPDMA_USART2_DMA_CH67 DMA_REMAP_USART2_DMA_CH67
 DW_MACRO_GNU_define_indirect - lineno : 265 macro : HAL_REMAPDMA_I2C1_DMA_CH76 DMA_REMAP_I2C1_DMA_CH76
 DW_MACRO_GNU_define_indirect - lineno : 266 macro : HAL_REMAPDMA_TIM1_DMA_CH6 DMA_REMAP_TIM1_DMA_CH6
 DW_MACRO_GNU_define_indirect - lineno : 267 macro : HAL_REMAPDMA_TIM2_DMA_CH7 DMA_REMAP_TIM2_DMA_CH7
 DW_MACRO_GNU_define_indirect - lineno : 268 macro : HAL_REMAPDMA_TIM3_DMA_CH6 DMA_REMAP_TIM3_DMA_CH6
 DW_MACRO_GNU_define_indirect - lineno : 270 macro : IS_HAL_REMAPDMA IS_DMA_REMAP
 DW_MACRO_GNU_define_indirect - lineno : 271 macro : __HAL_REMAPDMA_CHANNEL_ENABLE __HAL_DMA_REMAP_CHANNEL_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 272 macro : __HAL_REMAPDMA_CHANNEL_DISABLE __HAL_DMA_REMAP_CHANNEL_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 394 macro : TYPEPROGRAM_BYTE FLASH_TYPEPROGRAM_BYTE
 DW_MACRO_GNU_define_indirect - lineno : 395 macro : TYPEPROGRAM_HALFWORD FLASH_TYPEPROGRAM_HALFWORD
 DW_MACRO_GNU_define_indirect - lineno : 396 macro : TYPEPROGRAM_WORD FLASH_TYPEPROGRAM_WORD
 DW_MACRO_GNU_define_indirect - lineno : 397 macro : TYPEPROGRAM_DOUBLEWORD FLASH_TYPEPROGRAM_DOUBLEWORD
 DW_MACRO_GNU_define_indirect - lineno : 398 macro : TYPEERASE_SECTORS FLASH_TYPEERASE_SECTORS
 DW_MACRO_GNU_define_indirect - lineno : 399 macro : TYPEERASE_PAGES FLASH_TYPEERASE_PAGES
 DW_MACRO_GNU_define_indirect - lineno : 400 macro : TYPEERASE_PAGEERASE FLASH_TYPEERASE_PAGES
 DW_MACRO_GNU_define_indirect - lineno : 401 macro : TYPEERASE_MASSERASE FLASH_TYPEERASE_MASSERASE
 DW_MACRO_GNU_define_indirect - lineno : 402 macro : WRPSTATE_DISABLE OB_WRPSTATE_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 403 macro : WRPSTATE_ENABLE OB_WRPSTATE_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 404 macro : HAL_FLASH_TIMEOUT_VALUE FLASH_TIMEOUT_VALUE
 DW_MACRO_GNU_define_indirect - lineno : 405 macro : OBEX_PCROP OPTIONBYTE_PCROP
 DW_MACRO_GNU_define_indirect - lineno : 406 macro : OBEX_BOOTCONFIG OPTIONBYTE_BOOTCONFIG
 DW_MACRO_GNU_define_indirect - lineno : 407 macro : PCROPSTATE_DISABLE OB_PCROP_STATE_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 408 macro : PCROPSTATE_ENABLE OB_PCROP_STATE_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 409 macro : TYPEERASEDATA_BYTE FLASH_TYPEERASEDATA_BYTE
 DW_MACRO_GNU_define_indirect - lineno : 410 macro : TYPEERASEDATA_HALFWORD FLASH_TYPEERASEDATA_HALFWORD
 DW_MACRO_GNU_define_indirect - lineno : 411 macro : TYPEERASEDATA_WORD FLASH_TYPEERASEDATA_WORD
 DW_MACRO_GNU_define_indirect - lineno : 412 macro : TYPEPROGRAMDATA_BYTE FLASH_TYPEPROGRAMDATA_BYTE
 DW_MACRO_GNU_define_indirect - lineno : 413 macro : TYPEPROGRAMDATA_HALFWORD FLASH_TYPEPROGRAMDATA_HALFWORD
 DW_MACRO_GNU_define_indirect - lineno : 414 macro : TYPEPROGRAMDATA_WORD FLASH_TYPEPROGRAMDATA_WORD
 DW_MACRO_GNU_define_indirect - lineno : 415 macro : TYPEPROGRAMDATA_FASTBYTE FLASH_TYPEPROGRAMDATA_FASTBYTE
 DW_MACRO_GNU_define_indirect - lineno : 416 macro : TYPEPROGRAMDATA_FASTHALFWORD FLASH_TYPEPROGRAMDATA_FASTHALFWORD
 DW_MACRO_GNU_define_indirect - lineno : 417 macro : TYPEPROGRAMDATA_FASTWORD FLASH_TYPEPROGRAMDATA_FASTWORD
 DW_MACRO_GNU_define_indirect - lineno : 418 macro : PAGESIZE FLASH_PAGE_SIZE
 DW_MACRO_GNU_define_indirect - lineno : 419 macro : TYPEPROGRAM_FASTBYTE FLASH_TYPEPROGRAM_BYTE
 DW_MACRO_GNU_define_indirect - lineno : 420 macro : TYPEPROGRAM_FASTHALFWORD FLASH_TYPEPROGRAM_HALFWORD
 DW_MACRO_GNU_define_indirect - lineno : 421 macro : TYPEPROGRAM_FASTWORD FLASH_TYPEPROGRAM_WORD
 DW_MACRO_GNU_define_indirect - lineno : 422 macro : VOLTAGE_RANGE_1 FLASH_VOLTAGE_RANGE_1
 DW_MACRO_GNU_define_indirect - lineno : 423 macro : VOLTAGE_RANGE_2 FLASH_VOLTAGE_RANGE_2
 DW_MACRO_GNU_define_indirect - lineno : 424 macro : VOLTAGE_RANGE_3 FLASH_VOLTAGE_RANGE_3
 DW_MACRO_GNU_define_indirect - lineno : 425 macro : VOLTAGE_RANGE_4 FLASH_VOLTAGE_RANGE_4
 DW_MACRO_GNU_define_indirect - lineno : 426 macro : TYPEPROGRAM_FAST FLASH_TYPEPROGRAM_FAST
 DW_MACRO_GNU_define_indirect - lineno : 427 macro : TYPEPROGRAM_FAST_AND_LAST FLASH_TYPEPROGRAM_FAST_AND_LAST
 DW_MACRO_GNU_define_indirect - lineno : 428 macro : WRPAREA_BANK1_AREAA OB_WRPAREA_BANK1_AREAA
 DW_MACRO_GNU_define_indirect - lineno : 429 macro : WRPAREA_BANK1_AREAB OB_WRPAREA_BANK1_AREAB
 DW_MACRO_GNU_define_indirect - lineno : 430 macro : WRPAREA_BANK2_AREAA OB_WRPAREA_BANK2_AREAA
 DW_MACRO_GNU_define_indirect - lineno : 431 macro : WRPAREA_BANK2_AREAB OB_WRPAREA_BANK2_AREAB
 DW_MACRO_GNU_define_indirect - lineno : 432 macro : IWDG_STDBY_FREEZE OB_IWDG_STDBY_FREEZE
 DW_MACRO_GNU_define_indirect - lineno : 433 macro : IWDG_STDBY_ACTIVE OB_IWDG_STDBY_RUN
 DW_MACRO_GNU_define_indirect - lineno : 434 macro : IWDG_STOP_FREEZE OB_IWDG_STOP_FREEZE
 DW_MACRO_GNU_define_indirect - lineno : 435 macro : IWDG_STOP_ACTIVE OB_IWDG_STOP_RUN
 DW_MACRO_GNU_define_indirect - lineno : 436 macro : FLASH_ERROR_NONE HAL_FLASH_ERROR_NONE
 DW_MACRO_GNU_define_indirect - lineno : 437 macro : FLASH_ERROR_RD HAL_FLASH_ERROR_RD
 DW_MACRO_GNU_define_indirect - lineno : 438 macro : FLASH_ERROR_PG HAL_FLASH_ERROR_PROG
 DW_MACRO_GNU_define_indirect - lineno : 439 macro : FLASH_ERROR_PGP HAL_FLASH_ERROR_PGS
 DW_MACRO_GNU_define_indirect - lineno : 440 macro : FLASH_ERROR_WRP HAL_FLASH_ERROR_WRP
 DW_MACRO_GNU_define_indirect - lineno : 441 macro : FLASH_ERROR_OPTV HAL_FLASH_ERROR_OPTV
 DW_MACRO_GNU_define_indirect - lineno : 442 macro : FLASH_ERROR_OPTVUSR HAL_FLASH_ERROR_OPTVUSR
 DW_MACRO_GNU_define_indirect - lineno : 443 macro : FLASH_ERROR_PROG HAL_FLASH_ERROR_PROG
 DW_MACRO_GNU_define_indirect - lineno : 444 macro : FLASH_ERROR_OP HAL_FLASH_ERROR_OPERATION
 DW_MACRO_GNU_define_indirect - lineno : 445 macro : FLASH_ERROR_PGA HAL_FLASH_ERROR_PGA
 DW_MACRO_GNU_define_indirect - lineno : 446 macro : FLASH_ERROR_SIZE HAL_FLASH_ERROR_SIZE
 DW_MACRO_GNU_define_indirect - lineno : 447 macro : FLASH_ERROR_SIZ HAL_FLASH_ERROR_SIZE
 DW_MACRO_GNU_define_indirect - lineno : 448 macro : FLASH_ERROR_PGS HAL_FLASH_ERROR_PGS
 DW_MACRO_GNU_define_indirect - lineno : 449 macro : FLASH_ERROR_MIS HAL_FLASH_ERROR_MIS
 DW_MACRO_GNU_define_indirect - lineno : 450 macro : FLASH_ERROR_FAST HAL_FLASH_ERROR_FAST
 DW_MACRO_GNU_define_indirect - lineno : 451 macro : FLASH_ERROR_FWWERR HAL_FLASH_ERROR_FWWERR
 DW_MACRO_GNU_define_indirect - lineno : 452 macro : FLASH_ERROR_NOTZERO HAL_FLASH_ERROR_NOTZERO
 DW_MACRO_GNU_define_indirect - lineno : 453 macro : FLASH_ERROR_OPERATION HAL_FLASH_ERROR_OPERATION
 DW_MACRO_GNU_define_indirect - lineno : 454 macro : FLASH_ERROR_ERS HAL_FLASH_ERROR_ERS
 DW_MACRO_GNU_define_indirect - lineno : 455 macro : OB_WDG_SW OB_IWDG_SW
 DW_MACRO_GNU_define_indirect - lineno : 456 macro : OB_WDG_HW OB_IWDG_HW
 DW_MACRO_GNU_define_indirect - lineno : 457 macro : OB_SDADC12_VDD_MONITOR_SET OB_SDACD_VDD_MONITOR_SET
 DW_MACRO_GNU_define_indirect - lineno : 458 macro : OB_SDADC12_VDD_MONITOR_RESET OB_SDACD_VDD_MONITOR_RESET
 DW_MACRO_GNU_define_indirect - lineno : 459 macro : OB_RAM_PARITY_CHECK_SET OB_SRAM_PARITY_SET
 DW_MACRO_GNU_define_indirect - lineno : 460 macro : OB_RAM_PARITY_CHECK_RESET OB_SRAM_PARITY_RESET
 DW_MACRO_GNU_define_indirect - lineno : 461 macro : IS_OB_SDADC12_VDD_MONITOR IS_OB_SDACD_VDD_MONITOR
 DW_MACRO_GNU_define_indirect - lineno : 462 macro : OB_RDP_LEVEL0 OB_RDP_LEVEL_0
 DW_MACRO_GNU_define_indirect - lineno : 463 macro : OB_RDP_LEVEL1 OB_RDP_LEVEL_1
 DW_MACRO_GNU_define_indirect - lineno : 464 macro : OB_RDP_LEVEL2 OB_RDP_LEVEL_2
 DW_MACRO_GNU_define_indirect - lineno : 469 macro : OB_BOOT_ENTRY_FORCED_NONE OB_BOOT_LOCK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 470 macro : OB_BOOT_ENTRY_FORCED_FLASH OB_BOOT_LOCK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 508 macro : HAL_SYSCFG_FASTMODEPLUS_I2C_PA9 I2C_FASTMODEPLUS_PA9
 DW_MACRO_GNU_define_indirect - lineno : 509 macro : HAL_SYSCFG_FASTMODEPLUS_I2C_PA10 I2C_FASTMODEPLUS_PA10
 DW_MACRO_GNU_define_indirect - lineno : 510 macro : HAL_SYSCFG_FASTMODEPLUS_I2C_PB6 I2C_FASTMODEPLUS_PB6
 DW_MACRO_GNU_define_indirect - lineno : 511 macro : HAL_SYSCFG_FASTMODEPLUS_I2C_PB7 I2C_FASTMODEPLUS_PB7
 DW_MACRO_GNU_define_indirect - lineno : 512 macro : HAL_SYSCFG_FASTMODEPLUS_I2C_PB8 I2C_FASTMODEPLUS_PB8
 DW_MACRO_GNU_define_indirect - lineno : 513 macro : HAL_SYSCFG_FASTMODEPLUS_I2C_PB9 I2C_FASTMODEPLUS_PB9
 DW_MACRO_GNU_define_indirect - lineno : 514 macro : HAL_SYSCFG_FASTMODEPLUS_I2C1 I2C_FASTMODEPLUS_I2C1
 DW_MACRO_GNU_define_indirect - lineno : 515 macro : HAL_SYSCFG_FASTMODEPLUS_I2C2 I2C_FASTMODEPLUS_I2C2
 DW_MACRO_GNU_define_indirect - lineno : 516 macro : HAL_SYSCFG_FASTMODEPLUS_I2C3 I2C_FASTMODEPLUS_I2C3
 DW_MACRO_GNU_define_indirect - lineno : 538 macro : FMC_NAND_WAIT_FEATURE_DISABLE FMC_NAND_PCC_WAIT_FEATURE_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 539 macro : FMC_NAND_WAIT_FEATURE_ENABLE FMC_NAND_PCC_WAIT_FEATURE_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 540 macro : FMC_NAND_MEM_BUS_WIDTH_8 FMC_NAND_PCC_MEM_BUS_WIDTH_8
 DW_MACRO_GNU_define_indirect - lineno : 541 macro : FMC_NAND_MEM_BUS_WIDTH_16 FMC_NAND_PCC_MEM_BUS_WIDTH_16
 DW_MACRO_GNU_define_indirect - lineno : 551 macro : FSMC_NORSRAM_TYPEDEF FSMC_NORSRAM_TypeDef
 DW_MACRO_GNU_define_indirect - lineno : 552 macro : FSMC_NORSRAM_EXTENDED_TYPEDEF FSMC_NORSRAM_EXTENDED_TypeDef
 DW_MACRO_GNU_define_indirect - lineno : 560 macro : GET_GPIO_SOURCE GPIO_GET_INDEX
 DW_MACRO_GNU_define_indirect - lineno : 561 macro : GET_GPIO_INDEX GPIO_GET_INDEX
 DW_MACRO_GNU_define_indirect - lineno : 594 macro : GPIO_AF0_LPTIM GPIO_AF0_LPTIM1
 DW_MACRO_GNU_define_indirect - lineno : 595 macro : GPIO_AF1_LPTIM GPIO_AF1_LPTIM1
 DW_MACRO_GNU_define_indirect - lineno : 596 macro : GPIO_AF2_LPTIM GPIO_AF2_LPTIM1
 DW_MACRO_GNU_define_indirect - lineno : 613 macro : GPIO_SPEED_LOW GPIO_SPEED_FREQ_LOW
 DW_MACRO_GNU_define_indirect - lineno : 614 macro : GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM
 DW_MACRO_GNU_define_indirect - lineno : 615 macro : GPIO_SPEED_HIGH GPIO_SPEED_FREQ_HIGH
 DW_MACRO_GNU_define_indirect - lineno : 618 macro : GPIO_AF6_DFSDM GPIO_AF6_DFSDM1
 DW_MACRO_GNU_define_indirect - lineno : 626 macro : HRTIM_TIMDELAYEDPROTECTION_DISABLED HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 627 macro : HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6
 DW_MACRO_GNU_define_indirect - lineno : 628 macro : HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6
 DW_MACRO_GNU_define_indirect - lineno : 629 macro : HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6
 DW_MACRO_GNU_define_indirect - lineno : 630 macro : HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6
 DW_MACRO_GNU_define_indirect - lineno : 631 macro : HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7
 DW_MACRO_GNU_define_indirect - lineno : 632 macro : HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7
 DW_MACRO_GNU_define_indirect - lineno : 633 macro : HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7
 DW_MACRO_GNU_define_indirect - lineno : 634 macro : HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7
 DW_MACRO_GNU_define_indirect - lineno : 636 macro : __HAL_HRTIM_SetCounter __HAL_HRTIM_SETCOUNTER
 DW_MACRO_GNU_define_indirect - lineno : 637 macro : __HAL_HRTIM_GetCounter __HAL_HRTIM_GETCOUNTER
 DW_MACRO_GNU_define_indirect - lineno : 638 macro : __HAL_HRTIM_SetPeriod __HAL_HRTIM_SETPERIOD
 DW_MACRO_GNU_define_indirect - lineno : 639 macro : __HAL_HRTIM_GetPeriod __HAL_HRTIM_GETPERIOD
 DW_MACRO_GNU_define_indirect - lineno : 640 macro : __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER
 DW_MACRO_GNU_define_indirect - lineno : 641 macro : __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER
 DW_MACRO_GNU_define_indirect - lineno : 642 macro : __HAL_HRTIM_SetCompare __HAL_HRTIM_SETCOMPARE
 DW_MACRO_GNU_define_indirect - lineno : 643 macro : __HAL_HRTIM_GetCompare __HAL_HRTIM_GETCOMPARE
 DW_MACRO_GNU_define_indirect - lineno : 834 macro : I2C_DUALADDRESS_DISABLED I2C_DUALADDRESS_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 835 macro : I2C_DUALADDRESS_ENABLED I2C_DUALADDRESS_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 836 macro : I2C_GENERALCALL_DISABLED I2C_GENERALCALL_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 837 macro : I2C_GENERALCALL_ENABLED I2C_GENERALCALL_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 838 macro : I2C_NOSTRETCH_DISABLED I2C_NOSTRETCH_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 839 macro : I2C_NOSTRETCH_ENABLED I2C_NOSTRETCH_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 840 macro : I2C_ANALOGFILTER_ENABLED I2C_ANALOGFILTER_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 841 macro : I2C_ANALOGFILTER_DISABLED I2C_ANALOGFILTER_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 843 macro : HAL_I2C_STATE_MEM_BUSY_TX HAL_I2C_STATE_BUSY_TX
 DW_MACRO_GNU_define_indirect - lineno : 844 macro : HAL_I2C_STATE_MEM_BUSY_RX HAL_I2C_STATE_BUSY_RX
 DW_MACRO_GNU_define_indirect - lineno : 845 macro : HAL_I2C_STATE_MASTER_BUSY_TX HAL_I2C_STATE_BUSY_TX
 DW_MACRO_GNU_define_indirect - lineno : 846 macro : HAL_I2C_STATE_MASTER_BUSY_RX HAL_I2C_STATE_BUSY_RX
 DW_MACRO_GNU_define_indirect - lineno : 847 macro : HAL_I2C_STATE_SLAVE_BUSY_TX HAL_I2C_STATE_BUSY_TX
 DW_MACRO_GNU_define_indirect - lineno : 848 macro : HAL_I2C_STATE_SLAVE_BUSY_RX HAL_I2C_STATE_BUSY_RX
 DW_MACRO_GNU_define_indirect - lineno : 857 macro : IRDA_ONE_BIT_SAMPLE_DISABLED IRDA_ONE_BIT_SAMPLE_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 858 macro : IRDA_ONE_BIT_SAMPLE_ENABLED IRDA_ONE_BIT_SAMPLE_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 867 macro : KR_KEY_RELOAD IWDG_KEY_RELOAD
 DW_MACRO_GNU_define_indirect - lineno : 868 macro : KR_KEY_ENABLE IWDG_KEY_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 869 macro : KR_KEY_EWA IWDG_KEY_WRITE_ACCESS_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 870 macro : KR_KEY_DWA IWDG_KEY_WRITE_ACCESS_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 879 macro : LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION
 DW_MACRO_GNU_define_indirect - lineno : 880 macro : LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS LPTIM_CLOCKSAMPLETIME_2TRANSITIONS
 DW_MACRO_GNU_define_indirect - lineno : 881 macro : LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS LPTIM_CLOCKSAMPLETIME_4TRANSITIONS
 DW_MACRO_GNU_define_indirect - lineno : 882 macro : LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS LPTIM_CLOCKSAMPLETIME_8TRANSITIONS
 DW_MACRO_GNU_define_indirect - lineno : 884 macro : LPTIM_CLOCKPOLARITY_RISINGEDGE LPTIM_CLOCKPOLARITY_RISING
 DW_MACRO_GNU_define_indirect - lineno : 885 macro : LPTIM_CLOCKPOLARITY_FALLINGEDGE LPTIM_CLOCKPOLARITY_FALLING
 DW_MACRO_GNU_define_indirect - lineno : 886 macro : LPTIM_CLOCKPOLARITY_BOTHEDGES LPTIM_CLOCKPOLARITY_RISING_FALLING
 DW_MACRO_GNU_define_indirect - lineno : 888 macro : LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION
 DW_MACRO_GNU_define_indirect - lineno : 889 macro : LPTIM_TRIGSAMPLETIME_2TRANSISTIONS LPTIM_TRIGSAMPLETIME_2TRANSITIONS
 DW_MACRO_GNU_define_indirect - lineno : 890 macro : LPTIM_TRIGSAMPLETIME_4TRANSISTIONS LPTIM_TRIGSAMPLETIME_4TRANSITIONS
 DW_MACRO_GNU_define_indirect - lineno : 891 macro : LPTIM_TRIGSAMPLETIME_8TRANSISTIONS LPTIM_TRIGSAMPLETIME_8TRANSITIONS
 DW_MACRO_GNU_define_indirect - lineno : 895 macro : LPTIM_TRIGSAMPLETIME_2TRANSITION LPTIM_TRIGSAMPLETIME_2TRANSITIONS
 DW_MACRO_GNU_define_indirect - lineno : 896 macro : LPTIM_TRIGSAMPLETIME_4TRANSITION LPTIM_TRIGSAMPLETIME_4TRANSITIONS
 DW_MACRO_GNU_define_indirect - lineno : 897 macro : LPTIM_TRIGSAMPLETIME_8TRANSITION LPTIM_TRIGSAMPLETIME_8TRANSITIONS
 DW_MACRO_GNU_define_indirect - lineno : 906 macro : HAL_NAND_Read_Page HAL_NAND_Read_Page_8b
 DW_MACRO_GNU_define_indirect - lineno : 907 macro : HAL_NAND_Write_Page HAL_NAND_Write_Page_8b
 DW_MACRO_GNU_define_indirect - lineno : 908 macro : HAL_NAND_Read_SpareArea HAL_NAND_Read_SpareArea_8b
 DW_MACRO_GNU_define_indirect - lineno : 909 macro : HAL_NAND_Write_SpareArea HAL_NAND_Write_SpareArea_8b
 DW_MACRO_GNU_define_indirect - lineno : 911 macro : NAND_AddressTypedef NAND_AddressTypeDef
 DW_MACRO_GNU_define_indirect - lineno : 913 macro : __ARRAY_ADDRESS ARRAY_ADDRESS
 DW_MACRO_GNU_define_indirect - lineno : 914 macro : __ADDR_1st_CYCLE ADDR_1ST_CYCLE
 DW_MACRO_GNU_define_indirect - lineno : 915 macro : __ADDR_2nd_CYCLE ADDR_2ND_CYCLE
 DW_MACRO_GNU_define_indirect - lineno : 916 macro : __ADDR_3rd_CYCLE ADDR_3RD_CYCLE
 DW_MACRO_GNU_define_indirect - lineno : 917 macro : __ADDR_4th_CYCLE ADDR_4TH_CYCLE
 DW_MACRO_GNU_define_indirect - lineno : 925 macro : NOR_StatusTypedef HAL_NOR_StatusTypeDef
 DW_MACRO_GNU_define_indirect - lineno : 926 macro : NOR_SUCCESS HAL_NOR_STATUS_SUCCESS
 DW_MACRO_GNU_define_indirect - lineno : 927 macro : NOR_ONGOING HAL_NOR_STATUS_ONGOING
 DW_MACRO_GNU_define_indirect - lineno : 928 macro : NOR_ERROR HAL_NOR_STATUS_ERROR
 DW_MACRO_GNU_define_indirect - lineno : 929 macro : NOR_TIMEOUT HAL_NOR_STATUS_TIMEOUT
 DW_MACRO_GNU_define_indirect - lineno : 931 macro : __NOR_WRITE NOR_WRITE
 DW_MACRO_GNU_define_indirect - lineno : 932 macro : __NOR_ADDR_SHIFT NOR_ADDR_SHIFT
 DW_MACRO_GNU_define_indirect - lineno : 941 macro : OPAMP_NONINVERTINGINPUT_VP0 OPAMP_NONINVERTINGINPUT_IO0
 DW_MACRO_GNU_define_indirect - lineno : 942 macro : OPAMP_NONINVERTINGINPUT_VP1 OPAMP_NONINVERTINGINPUT_IO1
 DW_MACRO_GNU_define_indirect - lineno : 943 macro : OPAMP_NONINVERTINGINPUT_VP2 OPAMP_NONINVERTINGINPUT_IO2
 DW_MACRO_GNU_define_indirect - lineno : 944 macro : OPAMP_NONINVERTINGINPUT_VP3 OPAMP_NONINVERTINGINPUT_IO3
 DW_MACRO_GNU_define_indirect - lineno : 946 macro : OPAMP_SEC_NONINVERTINGINPUT_VP0 OPAMP_SEC_NONINVERTINGINPUT_IO0
 DW_MACRO_GNU_define_indirect - lineno : 947 macro : OPAMP_SEC_NONINVERTINGINPUT_VP1 OPAMP_SEC_NONINVERTINGINPUT_IO1
 DW_MACRO_GNU_define_indirect - lineno : 948 macro : OPAMP_SEC_NONINVERTINGINPUT_VP2 OPAMP_SEC_NONINVERTINGINPUT_IO2
 DW_MACRO_GNU_define_indirect - lineno : 949 macro : OPAMP_SEC_NONINVERTINGINPUT_VP3 OPAMP_SEC_NONINVERTINGINPUT_IO3
 DW_MACRO_GNU_define_indirect - lineno : 951 macro : OPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0
 DW_MACRO_GNU_define_indirect - lineno : 952 macro : OPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1
 DW_MACRO_GNU_define_indirect - lineno : 954 macro : IOPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0
 DW_MACRO_GNU_define_indirect - lineno : 955 macro : IOPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1
 DW_MACRO_GNU_define_indirect - lineno : 957 macro : OPAMP_SEC_INVERTINGINPUT_VM0 OPAMP_SEC_INVERTINGINPUT_IO0
 DW_MACRO_GNU_define_indirect - lineno : 958 macro : OPAMP_SEC_INVERTINGINPUT_VM1 OPAMP_SEC_INVERTINGINPUT_IO1
 DW_MACRO_GNU_define_indirect - lineno : 960 macro : OPAMP_INVERTINGINPUT_VINM OPAMP_SEC_INVERTINGINPUT_IO1
 DW_MACRO_GNU_define_indirect - lineno : 962 macro : OPAMP_PGACONNECT_NO OPAMP_PGA_CONNECT_INVERTINGINPUT_NO
 DW_MACRO_GNU_define_indirect - lineno : 963 macro : OPAMP_PGACONNECT_VM0 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0
 DW_MACRO_GNU_define_indirect - lineno : 964 macro : OPAMP_PGACONNECT_VM1 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1
 DW_MACRO_GNU_define_indirect - lineno : 979 macro : I2S_STANDARD_PHILLIPS I2S_STANDARD_PHILIPS
 DW_MACRO_GNU_define_indirect - lineno : 1001 macro : CF_DATA ATA_DATA
 DW_MACRO_GNU_define_indirect - lineno : 1002 macro : CF_SECTOR_COUNT ATA_SECTOR_COUNT
 DW_MACRO_GNU_define_indirect - lineno : 1003 macro : CF_SECTOR_NUMBER ATA_SECTOR_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 1004 macro : CF_CYLINDER_LOW ATA_CYLINDER_LOW
 DW_MACRO_GNU_define_indirect - lineno : 1005 macro : CF_CYLINDER_HIGH ATA_CYLINDER_HIGH
 DW_MACRO_GNU_define_indirect - lineno : 1006 macro : CF_CARD_HEAD ATA_CARD_HEAD
 DW_MACRO_GNU_define_indirect - lineno : 1007 macro : CF_STATUS_CMD ATA_STATUS_CMD
 DW_MACRO_GNU_define_indirect - lineno : 1008 macro : CF_STATUS_CMD_ALTERNATE ATA_STATUS_CMD_ALTERNATE
 DW_MACRO_GNU_define_indirect - lineno : 1009 macro : CF_COMMON_DATA_AREA ATA_COMMON_DATA_AREA
 DW_MACRO_GNU_define_indirect - lineno : 1012 macro : CF_READ_SECTOR_CMD ATA_READ_SECTOR_CMD
 DW_MACRO_GNU_define_indirect - lineno : 1013 macro : CF_WRITE_SECTOR_CMD ATA_WRITE_SECTOR_CMD
 DW_MACRO_GNU_define_indirect - lineno : 1014 macro : CF_ERASE_SECTOR_CMD ATA_ERASE_SECTOR_CMD
 DW_MACRO_GNU_define_indirect - lineno : 1015 macro : CF_IDENTIFY_CMD ATA_IDENTIFY_CMD
 DW_MACRO_GNU_define_indirect - lineno : 1017 macro : PCCARD_StatusTypedef HAL_PCCARD_StatusTypeDef
 DW_MACRO_GNU_define_indirect - lineno : 1018 macro : PCCARD_SUCCESS HAL_PCCARD_STATUS_SUCCESS
 DW_MACRO_GNU_define_indirect - lineno : 1019 macro : PCCARD_ONGOING HAL_PCCARD_STATUS_ONGOING
 DW_MACRO_GNU_define_indirect - lineno : 1020 macro : PCCARD_ERROR HAL_PCCARD_STATUS_ERROR
 DW_MACRO_GNU_define_indirect - lineno : 1021 macro : PCCARD_TIMEOUT HAL_PCCARD_STATUS_TIMEOUT
 DW_MACRO_GNU_define_indirect - lineno : 1030 macro : FORMAT_BIN RTC_FORMAT_BIN
 DW_MACRO_GNU_define_indirect - lineno : 1031 macro : FORMAT_BCD RTC_FORMAT_BCD
 DW_MACRO_GNU_define_indirect - lineno : 1033 macro : RTC_ALARMSUBSECONDMASK_None RTC_ALARMSUBSECONDMASK_NONE
 DW_MACRO_GNU_define_indirect - lineno : 1034 macro : RTC_TAMPERERASEBACKUP_DISABLED RTC_TAMPER_ERASE_BACKUP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1035 macro : RTC_TAMPERMASK_FLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1036 macro : RTC_TAMPERMASK_FLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1038 macro : RTC_MASKTAMPERFLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1039 macro : RTC_MASKTAMPERFLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1040 macro : RTC_TAMPERERASEBACKUP_ENABLED RTC_TAMPER_ERASE_BACKUP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1041 macro : RTC_TAMPER1_2_INTERRUPT RTC_ALL_TAMPER_INTERRUPT
 DW_MACRO_GNU_define_indirect - lineno : 1042 macro : RTC_TAMPER1_2_3_INTERRUPT RTC_ALL_TAMPER_INTERRUPT
 DW_MACRO_GNU_define_indirect - lineno : 1044 macro : RTC_TIMESTAMPPIN_PC13 RTC_TIMESTAMPPIN_DEFAULT
 DW_MACRO_GNU_define_indirect - lineno : 1045 macro : RTC_TIMESTAMPPIN_PA0 RTC_TIMESTAMPPIN_POS1
 DW_MACRO_GNU_define_indirect - lineno : 1046 macro : RTC_TIMESTAMPPIN_PI8 RTC_TIMESTAMPPIN_POS1
 DW_MACRO_GNU_define_indirect - lineno : 1047 macro : RTC_TIMESTAMPPIN_PC1 RTC_TIMESTAMPPIN_POS2
 DW_MACRO_GNU_define_indirect - lineno : 1049 macro : RTC_OUTPUT_REMAP_PC13 RTC_OUTPUT_REMAP_NONE
 DW_MACRO_GNU_define_indirect - lineno : 1050 macro : RTC_OUTPUT_REMAP_PB14 RTC_OUTPUT_REMAP_POS1
 DW_MACRO_GNU_define_indirect - lineno : 1051 macro : RTC_OUTPUT_REMAP_PB2 RTC_OUTPUT_REMAP_POS1
 DW_MACRO_GNU_define_indirect - lineno : 1053 macro : RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULT
 DW_MACRO_GNU_define_indirect - lineno : 1054 macro : RTC_TAMPERPIN_PA0 RTC_TAMPERPIN_POS1
 DW_MACRO_GNU_define_indirect - lineno : 1055 macro : RTC_TAMPERPIN_PI8 RTC_TAMPERPIN_POS1
 DW_MACRO_GNU_define_indirect - lineno : 1075 macro : SMARTCARD_NACK_ENABLED SMARTCARD_NACK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1076 macro : SMARTCARD_NACK_DISABLED SMARTCARD_NACK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1078 macro : SMARTCARD_ONEBIT_SAMPLING_DISABLED SMARTCARD_ONE_BIT_SAMPLE_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1079 macro : SMARTCARD_ONEBIT_SAMPLING_ENABLED SMARTCARD_ONE_BIT_SAMPLE_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1080 macro : SMARTCARD_ONEBIT_SAMPLING_DISABLE SMARTCARD_ONE_BIT_SAMPLE_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1081 macro : SMARTCARD_ONEBIT_SAMPLING_ENABLE SMARTCARD_ONE_BIT_SAMPLE_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1083 macro : SMARTCARD_TIMEOUT_DISABLED SMARTCARD_TIMEOUT_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1084 macro : SMARTCARD_TIMEOUT_ENABLED SMARTCARD_TIMEOUT_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1086 macro : SMARTCARD_LASTBIT_DISABLED SMARTCARD_LASTBIT_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1087 macro : SMARTCARD_LASTBIT_ENABLED SMARTCARD_LASTBIT_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1096 macro : SMBUS_DUALADDRESS_DISABLED SMBUS_DUALADDRESS_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1097 macro : SMBUS_DUALADDRESS_ENABLED SMBUS_DUALADDRESS_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1098 macro : SMBUS_GENERALCALL_DISABLED SMBUS_GENERALCALL_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1099 macro : SMBUS_GENERALCALL_ENABLED SMBUS_GENERALCALL_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1100 macro : SMBUS_NOSTRETCH_DISABLED SMBUS_NOSTRETCH_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1101 macro : SMBUS_NOSTRETCH_ENABLED SMBUS_NOSTRETCH_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1102 macro : SMBUS_ANALOGFILTER_ENABLED SMBUS_ANALOGFILTER_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1103 macro : SMBUS_ANALOGFILTER_DISABLED SMBUS_ANALOGFILTER_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1104 macro : SMBUS_PEC_DISABLED SMBUS_PEC_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1105 macro : SMBUS_PEC_ENABLED SMBUS_PEC_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1106 macro : HAL_SMBUS_STATE_SLAVE_LISTEN HAL_SMBUS_STATE_LISTEN
 DW_MACRO_GNU_define_indirect - lineno : 1114 macro : SPI_TIMODE_DISABLED SPI_TIMODE_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1115 macro : SPI_TIMODE_ENABLED SPI_TIMODE_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1117 macro : SPI_CRCCALCULATION_DISABLED SPI_CRCCALCULATION_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1118 macro : SPI_CRCCALCULATION_ENABLED SPI_CRCCALCULATION_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1120 macro : SPI_NSS_PULSE_DISABLED SPI_NSS_PULSE_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1121 macro : SPI_NSS_PULSE_ENABLED SPI_NSS_PULSE_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1145 macro : CCER_CCxE_MASK TIM_CCER_CCxE_MASK
 DW_MACRO_GNU_define_indirect - lineno : 1146 macro : CCER_CCxNE_MASK TIM_CCER_CCxNE_MASK
 DW_MACRO_GNU_define_indirect - lineno : 1148 macro : TIM_DMABase_CR1 TIM_DMABASE_CR1
 DW_MACRO_GNU_define_indirect - lineno : 1149 macro : TIM_DMABase_CR2 TIM_DMABASE_CR2
 DW_MACRO_GNU_define_indirect - lineno : 1150 macro : TIM_DMABase_SMCR TIM_DMABASE_SMCR
 DW_MACRO_GNU_define_indirect - lineno : 1151 macro : TIM_DMABase_DIER TIM_DMABASE_DIER
 DW_MACRO_GNU_define_indirect - lineno : 1152 macro : TIM_DMABase_SR TIM_DMABASE_SR
 DW_MACRO_GNU_define_indirect - lineno : 1153 macro : TIM_DMABase_EGR TIM_DMABASE_EGR
 DW_MACRO_GNU_define_indirect - lineno : 1154 macro : TIM_DMABase_CCMR1 TIM_DMABASE_CCMR1
 DW_MACRO_GNU_define_indirect - lineno : 1155 macro : TIM_DMABase_CCMR2 TIM_DMABASE_CCMR2
 DW_MACRO_GNU_define_indirect - lineno : 1156 macro : TIM_DMABase_CCER TIM_DMABASE_CCER
 DW_MACRO_GNU_define_indirect - lineno : 1157 macro : TIM_DMABase_CNT TIM_DMABASE_CNT
 DW_MACRO_GNU_define_indirect - lineno : 1158 macro : TIM_DMABase_PSC TIM_DMABASE_PSC
 DW_MACRO_GNU_define_indirect - lineno : 1159 macro : TIM_DMABase_ARR TIM_DMABASE_ARR
 DW_MACRO_GNU_define_indirect - lineno : 1160 macro : TIM_DMABase_RCR TIM_DMABASE_RCR
 DW_MACRO_GNU_define_indirect - lineno : 1161 macro : TIM_DMABase_CCR1 TIM_DMABASE_CCR1
 DW_MACRO_GNU_define_indirect - lineno : 1162 macro : TIM_DMABase_CCR2 TIM_DMABASE_CCR2
 DW_MACRO_GNU_define_indirect - lineno : 1163 macro : TIM_DMABase_CCR3 TIM_DMABASE_CCR3
 DW_MACRO_GNU_define_indirect - lineno : 1164 macro : TIM_DMABase_CCR4 TIM_DMABASE_CCR4
 DW_MACRO_GNU_define_indirect - lineno : 1165 macro : TIM_DMABase_BDTR TIM_DMABASE_BDTR
 DW_MACRO_GNU_define_indirect - lineno : 1166 macro : TIM_DMABase_DCR TIM_DMABASE_DCR
 DW_MACRO_GNU_define_indirect - lineno : 1167 macro : TIM_DMABase_DMAR TIM_DMABASE_DMAR
 DW_MACRO_GNU_define_indirect - lineno : 1168 macro : TIM_DMABase_OR1 TIM_DMABASE_OR1
 DW_MACRO_GNU_define_indirect - lineno : 1169 macro : TIM_DMABase_CCMR3 TIM_DMABASE_CCMR3
 DW_MACRO_GNU_define_indirect - lineno : 1170 macro : TIM_DMABase_CCR5 TIM_DMABASE_CCR5
 DW_MACRO_GNU_define_indirect - lineno : 1171 macro : TIM_DMABase_CCR6 TIM_DMABASE_CCR6
 DW_MACRO_GNU_define_indirect - lineno : 1172 macro : TIM_DMABase_OR2 TIM_DMABASE_OR2
 DW_MACRO_GNU_define_indirect - lineno : 1173 macro : TIM_DMABase_OR3 TIM_DMABASE_OR3
 DW_MACRO_GNU_define_indirect - lineno : 1174 macro : TIM_DMABase_OR TIM_DMABASE_OR
 DW_MACRO_GNU_define_indirect - lineno : 1176 macro : TIM_EventSource_Update TIM_EVENTSOURCE_UPDATE
 DW_MACRO_GNU_define_indirect - lineno : 1177 macro : TIM_EventSource_CC1 TIM_EVENTSOURCE_CC1
 DW_MACRO_GNU_define_indirect - lineno : 1178 macro : TIM_EventSource_CC2 TIM_EVENTSOURCE_CC2
 DW_MACRO_GNU_define_indirect - lineno : 1179 macro : TIM_EventSource_CC3 TIM_EVENTSOURCE_CC3
 DW_MACRO_GNU_define_indirect - lineno : 1180 macro : TIM_EventSource_CC4 TIM_EVENTSOURCE_CC4
 DW_MACRO_GNU_define_indirect - lineno : 1181 macro : TIM_EventSource_COM TIM_EVENTSOURCE_COM
 DW_MACRO_GNU_define_indirect - lineno : 1182 macro : TIM_EventSource_Trigger TIM_EVENTSOURCE_TRIGGER
 DW_MACRO_GNU_define_indirect - lineno : 1183 macro : TIM_EventSource_Break TIM_EVENTSOURCE_BREAK
 DW_MACRO_GNU_define_indirect - lineno : 1184 macro : TIM_EventSource_Break2 TIM_EVENTSOURCE_BREAK2
 DW_MACRO_GNU_define_indirect - lineno : 1186 macro : TIM_DMABurstLength_1Transfer TIM_DMABURSTLENGTH_1TRANSFER
 DW_MACRO_GNU_define_indirect - lineno : 1187 macro : TIM_DMABurstLength_2Transfers TIM_DMABURSTLENGTH_2TRANSFERS
 DW_MACRO_GNU_define_indirect - lineno : 1188 macro : TIM_DMABurstLength_3Transfers TIM_DMABURSTLENGTH_3TRANSFERS
 DW_MACRO_GNU_define_indirect - lineno : 1189 macro : TIM_DMABurstLength_4Transfers TIM_DMABURSTLENGTH_4TRANSFERS
 DW_MACRO_GNU_define_indirect - lineno : 1190 macro : TIM_DMABurstLength_5Transfers TIM_DMABURSTLENGTH_5TRANSFERS
 DW_MACRO_GNU_define_indirect - lineno : 1191 macro : TIM_DMABurstLength_6Transfers TIM_DMABURSTLENGTH_6TRANSFERS
 DW_MACRO_GNU_define_indirect - lineno : 1192 macro : TIM_DMABurstLength_7Transfers TIM_DMABURSTLENGTH_7TRANSFERS
 DW_MACRO_GNU_define_indirect - lineno : 1193 macro : TIM_DMABurstLength_8Transfers TIM_DMABURSTLENGTH_8TRANSFERS
 DW_MACRO_GNU_define_indirect - lineno : 1194 macro : TIM_DMABurstLength_9Transfers TIM_DMABURSTLENGTH_9TRANSFERS
 DW_MACRO_GNU_define_indirect - lineno : 1195 macro : TIM_DMABurstLength_10Transfers TIM_DMABURSTLENGTH_10TRANSFERS
 DW_MACRO_GNU_define_indirect - lineno : 1196 macro : TIM_DMABurstLength_11Transfers TIM_DMABURSTLENGTH_11TRANSFERS
 DW_MACRO_GNU_define_indirect - lineno : 1197 macro : TIM_DMABurstLength_12Transfers TIM_DMABURSTLENGTH_12TRANSFERS
 DW_MACRO_GNU_define_indirect - lineno : 1198 macro : TIM_DMABurstLength_13Transfers TIM_DMABURSTLENGTH_13TRANSFERS
 DW_MACRO_GNU_define_indirect - lineno : 1199 macro : TIM_DMABurstLength_14Transfers TIM_DMABURSTLENGTH_14TRANSFERS
 DW_MACRO_GNU_define_indirect - lineno : 1200 macro : TIM_DMABurstLength_15Transfers TIM_DMABURSTLENGTH_15TRANSFERS
 DW_MACRO_GNU_define_indirect - lineno : 1201 macro : TIM_DMABurstLength_16Transfers TIM_DMABURSTLENGTH_16TRANSFERS
 DW_MACRO_GNU_define_indirect - lineno : 1202 macro : TIM_DMABurstLength_17Transfers TIM_DMABURSTLENGTH_17TRANSFERS
 DW_MACRO_GNU_define_indirect - lineno : 1203 macro : TIM_DMABurstLength_18Transfers TIM_DMABURSTLENGTH_18TRANSFERS
 DW_MACRO_GNU_define_indirect - lineno : 1239 macro : TSC_SYNC_POL_FALL TSC_SYNC_POLARITY_FALLING
 DW_MACRO_GNU_define_indirect - lineno : 1240 macro : TSC_SYNC_POL_RISE_HIGH TSC_SYNC_POLARITY_RISING
 DW_MACRO_GNU_define_indirect - lineno : 1248 macro : UART_ONEBIT_SAMPLING_DISABLED UART_ONE_BIT_SAMPLE_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1249 macro : UART_ONEBIT_SAMPLING_ENABLED UART_ONE_BIT_SAMPLE_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1250 macro : UART_ONE_BIT_SAMPLE_DISABLED UART_ONE_BIT_SAMPLE_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1251 macro : UART_ONE_BIT_SAMPLE_ENABLED UART_ONE_BIT_SAMPLE_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1253 macro : __HAL_UART_ONEBIT_ENABLE __HAL_UART_ONE_BIT_SAMPLE_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1254 macro : __HAL_UART_ONEBIT_DISABLE __HAL_UART_ONE_BIT_SAMPLE_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1256 macro : __DIV_SAMPLING16 UART_DIV_SAMPLING16
 DW_MACRO_GNU_define_indirect - lineno : 1257 macro : __DIVMANT_SAMPLING16 UART_DIVMANT_SAMPLING16
 DW_MACRO_GNU_define_indirect - lineno : 1258 macro : __DIVFRAQ_SAMPLING16 UART_DIVFRAQ_SAMPLING16
 DW_MACRO_GNU_define_indirect - lineno : 1259 macro : __UART_BRR_SAMPLING16 UART_BRR_SAMPLING16
 DW_MACRO_GNU_define_indirect - lineno : 1261 macro : __DIV_SAMPLING8 UART_DIV_SAMPLING8
 DW_MACRO_GNU_define_indirect - lineno : 1262 macro : __DIVMANT_SAMPLING8 UART_DIVMANT_SAMPLING8
 DW_MACRO_GNU_define_indirect - lineno : 1263 macro : __DIVFRAQ_SAMPLING8 UART_DIVFRAQ_SAMPLING8
 DW_MACRO_GNU_define_indirect - lineno : 1264 macro : __UART_BRR_SAMPLING8 UART_BRR_SAMPLING8
 DW_MACRO_GNU_define_indirect - lineno : 1266 macro : __DIV_LPUART UART_DIV_LPUART
 DW_MACRO_GNU_define_indirect - lineno : 1268 macro : UART_WAKEUPMETHODE_IDLELINE UART_WAKEUPMETHOD_IDLELINE
 DW_MACRO_GNU_define_indirect - lineno : 1269 macro : UART_WAKEUPMETHODE_ADDRESSMARK UART_WAKEUPMETHOD_ADDRESSMARK
 DW_MACRO_GNU_define_indirect - lineno : 1280 macro : USART_CLOCK_DISABLED USART_CLOCK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1281 macro : USART_CLOCK_ENABLED USART_CLOCK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1283 macro : USARTNACK_ENABLED USART_NACK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1284 macro : USARTNACK_DISABLED USART_NACK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1292 macro : CFR_BASE WWDG_CFR_BASE
 DW_MACRO_GNU_define_indirect - lineno : 1301 macro : CAN_FilterFIFO0 CAN_FILTER_FIFO0
 DW_MACRO_GNU_define_indirect - lineno : 1302 macro : CAN_FilterFIFO1 CAN_FILTER_FIFO1
 DW_MACRO_GNU_define_indirect - lineno : 1303 macro : CAN_IT_RQCP0 CAN_IT_TME
 DW_MACRO_GNU_define_indirect - lineno : 1304 macro : CAN_IT_RQCP1 CAN_IT_TME
 DW_MACRO_GNU_define_indirect - lineno : 1305 macro : CAN_IT_RQCP2 CAN_IT_TME
 DW_MACRO_GNU_define_indirect - lineno : 1306 macro : INAK_TIMEOUT CAN_TIMEOUT_VALUE
 DW_MACRO_GNU_define_indirect - lineno : 1307 macro : SLAK_TIMEOUT CAN_TIMEOUT_VALUE
 DW_MACRO_GNU_define_indirect - lineno : 1308 macro : CAN_TXSTATUS_FAILED ((uint8_t)0x00U)
 DW_MACRO_GNU_define_indirect - lineno : 1309 macro : CAN_TXSTATUS_OK ((uint8_t)0x01U)
 DW_MACRO_GNU_define_indirect - lineno : 1310 macro : CAN_TXSTATUS_PENDING ((uint8_t)0x02U)
 DW_MACRO_GNU_define_indirect - lineno : 1320 macro : VLAN_TAG ETH_VLAN_TAG
 DW_MACRO_GNU_define_indirect - lineno : 1321 macro : MIN_ETH_PAYLOAD ETH_MIN_ETH_PAYLOAD
 DW_MACRO_GNU_define_indirect - lineno : 1322 macro : MAX_ETH_PAYLOAD ETH_MAX_ETH_PAYLOAD
 DW_MACRO_GNU_define_indirect - lineno : 1323 macro : JUMBO_FRAME_PAYLOAD ETH_JUMBO_FRAME_PAYLOAD
 DW_MACRO_GNU_define_indirect - lineno : 1324 macro : MACMIIAR_CR_MASK ETH_MACMIIAR_CR_MASK
 DW_MACRO_GNU_define_indirect - lineno : 1325 macro : MACCR_CLEAR_MASK ETH_MACCR_CLEAR_MASK
 DW_MACRO_GNU_define_indirect - lineno : 1326 macro : MACFCR_CLEAR_MASK ETH_MACFCR_CLEAR_MASK
 DW_MACRO_GNU_define_indirect - lineno : 1327 macro : DMAOMR_CLEAR_MASK ETH_DMAOMR_CLEAR_MASK
 DW_MACRO_GNU_define_indirect - lineno : 1329 macro : ETH_MMCCR 0x00000100U
 DW_MACRO_GNU_define_indirect - lineno : 1330 macro : ETH_MMCRIR 0x00000104U
 DW_MACRO_GNU_define_indirect - lineno : 1331 macro : ETH_MMCTIR 0x00000108U
 DW_MACRO_GNU_define_indirect - lineno : 1332 macro : ETH_MMCRIMR 0x0000010CU
 DW_MACRO_GNU_define_indirect - lineno : 1333 macro : ETH_MMCTIMR 0x00000110U
 DW_MACRO_GNU_define_indirect - lineno : 1334 macro : ETH_MMCTGFSCCR 0x0000014CU
 DW_MACRO_GNU_define_indirect - lineno : 1335 macro : ETH_MMCTGFMSCCR 0x00000150U
 DW_MACRO_GNU_define_indirect - lineno : 1336 macro : ETH_MMCTGFCR 0x00000168U
 DW_MACRO_GNU_define_indirect - lineno : 1337 macro : ETH_MMCRFCECR 0x00000194U
 DW_MACRO_GNU_define_indirect - lineno : 1338 macro : ETH_MMCRFAECR 0x00000198U
 DW_MACRO_GNU_define_indirect - lineno : 1339 macro : ETH_MMCRGUFCR 0x000001C4U
 DW_MACRO_GNU_define_indirect - lineno : 1341 macro : ETH_MAC_TXFIFO_FULL 0x02000000U
 DW_MACRO_GNU_define_indirect - lineno : 1342 macro : ETH_MAC_TXFIFONOT_EMPTY 0x01000000U
 DW_MACRO_GNU_define_indirect - lineno : 1343 macro : ETH_MAC_TXFIFO_WRITE_ACTIVE 0x00400000U
 DW_MACRO_GNU_define_indirect - lineno : 1344 macro : ETH_MAC_TXFIFO_IDLE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 1345 macro : ETH_MAC_TXFIFO_READ 0x00100000U
 DW_MACRO_GNU_define_indirect - lineno : 1346 macro : ETH_MAC_TXFIFO_WAITING 0x00200000U
 DW_MACRO_GNU_define_indirect - lineno : 1347 macro : ETH_MAC_TXFIFO_WRITING 0x00300000U
 DW_MACRO_GNU_define_indirect - lineno : 1348 macro : ETH_MAC_TRANSMISSION_PAUSE 0x00080000U
 DW_MACRO_GNU_define_indirect - lineno : 1349 macro : ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 1350 macro : ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING 0x00020000U
 DW_MACRO_GNU_define_indirect - lineno : 1351 macro : ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF 0x00040000U
 DW_MACRO_GNU_define_indirect - lineno : 1352 macro : ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING 0x00060000U
 DW_MACRO_GNU_define_indirect - lineno : 1353 macro : ETH_MAC_MII_TRANSMIT_ACTIVE 0x00010000U
 DW_MACRO_GNU_define_indirect - lineno : 1354 macro : ETH_MAC_RXFIFO_EMPTY 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 1355 macro : ETH_MAC_RXFIFO_BELOW_THRESHOLD 0x00000100U
 DW_MACRO_GNU_define_indirect - lineno : 1356 macro : ETH_MAC_RXFIFO_ABOVE_THRESHOLD 0x00000200U
 DW_MACRO_GNU_define_indirect - lineno : 1357 macro : ETH_MAC_RXFIFO_FULL 0x00000300U
 DW_MACRO_GNU_define_indirect - lineno : 1364 macro : ETH_MAC_READCONTROLLER_FLUSHING 0x00000060U
 DW_MACRO_GNU_define_indirect - lineno : 1365 macro : ETH_MAC_RXFIFO_WRITE_ACTIVE 0x00000010U
 DW_MACRO_GNU_define_indirect - lineno : 1366 macro : ETH_MAC_SMALL_FIFO_NOTACTIVE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 1367 macro : ETH_MAC_SMALL_FIFO_READ_ACTIVE 0x00000002U
 DW_MACRO_GNU_define_indirect - lineno : 1368 macro : ETH_MAC_SMALL_FIFO_WRITE_ACTIVE 0x00000004U
 DW_MACRO_GNU_define_indirect - lineno : 1369 macro : ETH_MAC_SMALL_FIFO_RW_ACTIVE 0x00000006U
 DW_MACRO_GNU_define_indirect - lineno : 1370 macro : ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE 0x00000001U
 DW_MACRO_GNU_define_indirect - lineno : 1379 macro : HAL_DCMI_ERROR_OVF HAL_DCMI_ERROR_OVR
 DW_MACRO_GNU_define_indirect - lineno : 1380 macro : DCMI_IT_OVF DCMI_IT_OVR
 DW_MACRO_GNU_define_indirect - lineno : 1381 macro : DCMI_FLAG_OVFRI DCMI_FLAG_OVRRI
 DW_MACRO_GNU_define_indirect - lineno : 1382 macro : DCMI_FLAG_OVFMI DCMI_FLAG_OVRMI
 DW_MACRO_GNU_define_indirect - lineno : 1384 macro : HAL_DCMI_ConfigCROP HAL_DCMI_ConfigCrop
 DW_MACRO_GNU_define_indirect - lineno : 1385 macro : HAL_DCMI_EnableCROP HAL_DCMI_EnableCrop
 DW_MACRO_GNU_define_indirect - lineno : 1386 macro : HAL_DCMI_DisableCROP HAL_DCMI_DisableCrop
 DW_MACRO_GNU_define_indirect - lineno : 1433 macro : HAL_CRYP_ComputationCpltCallback HAL_CRYPEx_ComputationCpltCallback
 DW_MACRO_GNU_define_indirect - lineno : 1441 macro : HAL_HASH_STATETypeDef HAL_HASH_StateTypeDef
 DW_MACRO_GNU_define_indirect - lineno : 1442 macro : HAL_HASHPhaseTypeDef HAL_HASH_PhaseTypeDef
 DW_MACRO_GNU_define_indirect - lineno : 1443 macro : HAL_HMAC_MD5_Finish HAL_HASH_MD5_Finish
 DW_MACRO_GNU_define_indirect - lineno : 1444 macro : HAL_HMAC_SHA1_Finish HAL_HASH_SHA1_Finish
 DW_MACRO_GNU_define_indirect - lineno : 1445 macro : HAL_HMAC_SHA224_Finish HAL_HASH_SHA224_Finish
 DW_MACRO_GNU_define_indirect - lineno : 1446 macro : HAL_HMAC_SHA256_Finish HAL_HASH_SHA256_Finish
 DW_MACRO_GNU_define_indirect - lineno : 1450 macro : HASH_AlgoSelection_SHA1 HASH_ALGOSELECTION_SHA1
 DW_MACRO_GNU_define_indirect - lineno : 1451 macro : HASH_AlgoSelection_SHA224 HASH_ALGOSELECTION_SHA224
 DW_MACRO_GNU_define_indirect - lineno : 1452 macro : HASH_AlgoSelection_SHA256 HASH_ALGOSELECTION_SHA256
 DW_MACRO_GNU_define_indirect - lineno : 1453 macro : HASH_AlgoSelection_MD5 HASH_ALGOSELECTION_MD5
 DW_MACRO_GNU_define_indirect - lineno : 1455 macro : HASH_AlgoMode_HASH HASH_ALGOMODE_HASH
 DW_MACRO_GNU_define_indirect - lineno : 1456 macro : HASH_AlgoMode_HMAC HASH_ALGOMODE_HMAC
 DW_MACRO_GNU_define_indirect - lineno : 1458 macro : HASH_HMACKeyType_ShortKey HASH_HMAC_KEYTYPE_SHORTKEY
 DW_MACRO_GNU_define_indirect - lineno : 1459 macro : HASH_HMACKeyType_LongKey HASH_HMAC_KEYTYPE_LONGKEY
 DW_MACRO_GNU_define_indirect - lineno : 1491 macro : HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepMode
 DW_MACRO_GNU_define_indirect - lineno : 1492 macro : HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode
 DW_MACRO_GNU_define_indirect - lineno : 1493 macro : HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode
 DW_MACRO_GNU_define_indirect - lineno : 1494 macro : HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode
 DW_MACRO_GNU_define_indirect - lineno : 1495 macro : HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyMode
 DW_MACRO_GNU_define_indirect - lineno : 1496 macro : HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode
 DW_MACRO_GNU_define_indirect - lineno : 1497 macro : HAL_DBG_LowPowerConfig(Periph,cmd) (((cmd)==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph))
 DW_MACRO_GNU_define_indirect - lineno : 1498 macro : HAL_VREFINT_OutputSelect HAL_SYSCFG_VREFINT_OutputSelect
 DW_MACRO_GNU_define_indirect - lineno : 1499 macro : HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT())
 DW_MACRO_GNU_define_indirect - lineno : 1502 macro : HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT())
 DW_MACRO_GNU_define_indirect - lineno : 1504 macro : HAL_ADC_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT())
 DW_MACRO_GNU_define_indirect - lineno : 1505 macro : HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor())
 DW_MACRO_GNU_define_indirect - lineno : 1520 macro : FLASH_HalfPageProgram HAL_FLASHEx_HalfPageProgram
 DW_MACRO_GNU_define_indirect - lineno : 1521 macro : FLASH_EnableRunPowerDown HAL_FLASHEx_EnableRunPowerDown
 DW_MACRO_GNU_define_indirect - lineno : 1522 macro : FLASH_DisableRunPowerDown HAL_FLASHEx_DisableRunPowerDown
 DW_MACRO_GNU_define_indirect - lineno : 1523 macro : HAL_DATA_EEPROMEx_Unlock HAL_FLASHEx_DATAEEPROM_Unlock
 DW_MACRO_GNU_define_indirect - lineno : 1524 macro : HAL_DATA_EEPROMEx_Lock HAL_FLASHEx_DATAEEPROM_Lock
 DW_MACRO_GNU_define_indirect - lineno : 1525 macro : HAL_DATA_EEPROMEx_Erase HAL_FLASHEx_DATAEEPROM_Erase
 DW_MACRO_GNU_define_indirect - lineno : 1526 macro : HAL_DATA_EEPROMEx_Program HAL_FLASHEx_DATAEEPROM_Program
 DW_MACRO_GNU_define_indirect - lineno : 1535 macro : HAL_I2CEx_AnalogFilter_Config HAL_I2CEx_ConfigAnalogFilter
 DW_MACRO_GNU_define_indirect - lineno : 1536 macro : HAL_I2CEx_DigitalFilter_Config HAL_I2CEx_ConfigDigitalFilter
 DW_MACRO_GNU_define_indirect - lineno : 1537 macro : HAL_FMPI2CEx_AnalogFilter_Config HAL_FMPI2CEx_ConfigAnalogFilter
 DW_MACRO_GNU_define_indirect - lineno : 1538 macro : HAL_FMPI2CEx_DigitalFilter_Config HAL_FMPI2CEx_ConfigDigitalFilter
 DW_MACRO_GNU_define_indirect - lineno : 1540 macro : HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus,cmd) (((cmd)==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus))
 DW_MACRO_GNU_define_indirect - lineno : 1543 macro : HAL_I2C_Master_Sequential_Transmit_IT HAL_I2C_Master_Seq_Transmit_IT
 DW_MACRO_GNU_define_indirect - lineno : 1544 macro : HAL_I2C_Master_Sequential_Receive_IT HAL_I2C_Master_Seq_Receive_IT
 DW_MACRO_GNU_define_indirect - lineno : 1545 macro : HAL_I2C_Slave_Sequential_Transmit_IT HAL_I2C_Slave_Seq_Transmit_IT
 DW_MACRO_GNU_define_indirect - lineno : 1546 macro : HAL_I2C_Slave_Sequential_Receive_IT HAL_I2C_Slave_Seq_Receive_IT
 DW_MACRO_GNU_define_indirect - lineno : 1579 macro : HAL_PWR_PVDConfig HAL_PWR_ConfigPVD
 DW_MACRO_GNU_define_indirect - lineno : 1580 macro : HAL_PWR_DisableBkUpReg HAL_PWREx_DisableBkUpReg
 DW_MACRO_GNU_define_indirect - lineno : 1581 macro : HAL_PWR_DisableFlashPowerDown HAL_PWREx_DisableFlashPowerDown
 DW_MACRO_GNU_define_indirect - lineno : 1582 macro : HAL_PWR_DisableVddio2Monitor HAL_PWREx_DisableVddio2Monitor
 DW_MACRO_GNU_define_indirect - lineno : 1583 macro : HAL_PWR_EnableBkUpReg HAL_PWREx_EnableBkUpReg
 DW_MACRO_GNU_define_indirect - lineno : 1584 macro : HAL_PWR_EnableFlashPowerDown HAL_PWREx_EnableFlashPowerDown
 DW_MACRO_GNU_define_indirect - lineno : 1585 macro : HAL_PWR_EnableVddio2Monitor HAL_PWREx_EnableVddio2Monitor
 DW_MACRO_GNU_define_indirect - lineno : 1586 macro : HAL_PWR_PVD_PVM_IRQHandler HAL_PWREx_PVD_PVM_IRQHandler
 DW_MACRO_GNU_define_indirect - lineno : 1587 macro : HAL_PWR_PVDLevelConfig HAL_PWR_ConfigPVD
 DW_MACRO_GNU_define_indirect - lineno : 1588 macro : HAL_PWR_Vddio2Monitor_IRQHandler HAL_PWREx_Vddio2Monitor_IRQHandler
 DW_MACRO_GNU_define_indirect - lineno : 1589 macro : HAL_PWR_Vddio2MonitorCallback HAL_PWREx_Vddio2MonitorCallback
 DW_MACRO_GNU_define_indirect - lineno : 1590 macro : HAL_PWREx_ActivateOverDrive HAL_PWREx_EnableOverDrive
 DW_MACRO_GNU_define_indirect - lineno : 1591 macro : HAL_PWREx_DeactivateOverDrive HAL_PWREx_DisableOverDrive
 DW_MACRO_GNU_define_indirect - lineno : 1592 macro : HAL_PWREx_DisableSDADCAnalog HAL_PWREx_DisableSDADC
 DW_MACRO_GNU_define_indirect - lineno : 1593 macro : HAL_PWREx_EnableSDADCAnalog HAL_PWREx_EnableSDADC
 DW_MACRO_GNU_define_indirect - lineno : 1594 macro : HAL_PWREx_PVMConfig HAL_PWREx_ConfigPVM
 DW_MACRO_GNU_define_indirect - lineno : 1596 macro : PWR_MODE_NORMAL PWR_PVD_MODE_NORMAL
 DW_MACRO_GNU_define_indirect - lineno : 1597 macro : PWR_MODE_IT_RISING PWR_PVD_MODE_IT_RISING
 DW_MACRO_GNU_define_indirect - lineno : 1598 macro : PWR_MODE_IT_FALLING PWR_PVD_MODE_IT_FALLING
 DW_MACRO_GNU_define_indirect - lineno : 1599 macro : PWR_MODE_IT_RISING_FALLING PWR_PVD_MODE_IT_RISING_FALLING
 DW_MACRO_GNU_define_indirect - lineno : 1600 macro : PWR_MODE_EVENT_RISING PWR_PVD_MODE_EVENT_RISING
 DW_MACRO_GNU_define_indirect - lineno : 1601 macro : PWR_MODE_EVENT_FALLING PWR_PVD_MODE_EVENT_FALLING
 DW_MACRO_GNU_define_indirect - lineno : 1602 macro : PWR_MODE_EVENT_RISING_FALLING PWR_PVD_MODE_EVENT_RISING_FALLING
 DW_MACRO_GNU_define_indirect - lineno : 1604 macro : CR_OFFSET_BB PWR_CR_OFFSET_BB
 DW_MACRO_GNU_define_indirect - lineno : 1605 macro : CSR_OFFSET_BB PWR_CSR_OFFSET_BB
 DW_MACRO_GNU_define_indirect - lineno : 1606 macro : PMODE_BIT_NUMBER VOS_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 1607 macro : CR_PMODE_BB CR_VOS_BB
 DW_MACRO_GNU_define_indirect - lineno : 1609 macro : DBP_BitNumber DBP_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 1610 macro : PVDE_BitNumber PVDE_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 1611 macro : PMODE_BitNumber PMODE_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 1612 macro : EWUP_BitNumber EWUP_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 1613 macro : FPDS_BitNumber FPDS_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 1614 macro : ODEN_BitNumber ODEN_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 1615 macro : ODSWEN_BitNumber ODSWEN_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 1616 macro : MRLVDS_BitNumber MRLVDS_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 1617 macro : LPLVDS_BitNumber LPLVDS_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 1618 macro : BRE_BitNumber BRE_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 1620 macro : PWR_MODE_EVT PWR_PVD_MODE_NORMAL
 DW_MACRO_GNU_define_indirect - lineno : 1629 macro : HAL_SMBUS_Slave_Listen_IT HAL_SMBUS_EnableListen_IT
 DW_MACRO_GNU_define_indirect - lineno : 1630 macro : HAL_SMBUS_SlaveAddrCallback HAL_SMBUS_AddrCallback
 DW_MACRO_GNU_define_indirect - lineno : 1631 macro : HAL_SMBUS_SlaveListenCpltCallback HAL_SMBUS_ListenCpltCallback
 DW_MACRO_GNU_define_indirect - lineno : 1639 macro : HAL_SPI_FlushRxFifo HAL_SPIEx_FlushRxFifo
 DW_MACRO_GNU_define_indirect - lineno : 1647 macro : HAL_TIM_DMADelayPulseCplt TIM_DMADelayPulseCplt
 DW_MACRO_GNU_define_indirect - lineno : 1648 macro : HAL_TIM_DMAError TIM_DMAError
 DW_MACRO_GNU_define_indirect - lineno : 1649 macro : HAL_TIM_DMACaptureCplt TIM_DMACaptureCplt
 DW_MACRO_GNU_define_indirect - lineno : 1650 macro : HAL_TIMEx_DMACommutationCplt TIMEx_DMACommutationCplt
 DW_MACRO_GNU_define_indirect - lineno : 1652 macro : HAL_TIM_SlaveConfigSynchronization HAL_TIM_SlaveConfigSynchro
 DW_MACRO_GNU_define_indirect - lineno : 1653 macro : HAL_TIM_SlaveConfigSynchronization_IT HAL_TIM_SlaveConfigSynchro_IT
 DW_MACRO_GNU_define_indirect - lineno : 1654 macro : HAL_TIMEx_CommutationCallback HAL_TIMEx_CommutCallback
 DW_MACRO_GNU_define_indirect - lineno : 1655 macro : HAL_TIMEx_ConfigCommutationEvent HAL_TIMEx_ConfigCommutEvent
 DW_MACRO_GNU_define_indirect - lineno : 1656 macro : HAL_TIMEx_ConfigCommutationEvent_IT HAL_TIMEx_ConfigCommutEvent_IT
 DW_MACRO_GNU_define_indirect - lineno : 1657 macro : HAL_TIMEx_ConfigCommutationEvent_DMA HAL_TIMEx_ConfigCommutEvent_DMA
 DW_MACRO_GNU_define_indirect - lineno : 1666 macro : HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback
 DW_MACRO_GNU_define_indirect - lineno : 1674 macro : HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback
 DW_MACRO_GNU_define_indirect - lineno : 1675 macro : HAL_LTDC_Relaod HAL_LTDC_Reload
 DW_MACRO_GNU_define_indirect - lineno : 1676 macro : HAL_LTDC_StructInitFromVideoConfig HAL_LTDCEx_StructInitFromVideoConfig
 DW_MACRO_GNU_define_indirect - lineno : 1677 macro : HAL_LTDC_StructInitFromAdaptedCommandConfig HAL_LTDCEx_StructInitFromAdaptedCommandConfig
 DW_MACRO_GNU_define_indirect - lineno : 1696 macro : AES_IT_CC CRYP_IT_CC
 DW_MACRO_GNU_define_indirect - lineno : 1697 macro : AES_IT_ERR CRYP_IT_ERR
 DW_MACRO_GNU_define_indirect - lineno : 1698 macro : AES_FLAG_CCF CRYP_FLAG_CCF
 DW_MACRO_GNU_define_indirect - lineno : 1706 macro : __HAL_GET_BOOT_MODE __HAL_SYSCFG_GET_BOOT_MODE
 DW_MACRO_GNU_define_indirect - lineno : 1707 macro : __HAL_REMAPMEMORY_FLASH __HAL_SYSCFG_REMAPMEMORY_FLASH
 DW_MACRO_GNU_define_indirect - lineno : 1708 macro : __HAL_REMAPMEMORY_SYSTEMFLASH __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH
 DW_MACRO_GNU_define_indirect - lineno : 1709 macro : __HAL_REMAPMEMORY_SRAM __HAL_SYSCFG_REMAPMEMORY_SRAM
 DW_MACRO_GNU_define_indirect - lineno : 1710 macro : __HAL_REMAPMEMORY_FMC __HAL_SYSCFG_REMAPMEMORY_FMC
 DW_MACRO_GNU_define_indirect - lineno : 1711 macro : __HAL_REMAPMEMORY_FMC_SDRAM __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM
 DW_MACRO_GNU_define_indirect - lineno : 1712 macro : __HAL_REMAPMEMORY_FSMC __HAL_SYSCFG_REMAPMEMORY_FSMC
 DW_MACRO_GNU_define_indirect - lineno : 1713 macro : __HAL_REMAPMEMORY_QUADSPI __HAL_SYSCFG_REMAPMEMORY_QUADSPI
 DW_MACRO_GNU_define_indirect - lineno : 1714 macro : __HAL_FMC_BANK __HAL_SYSCFG_FMC_BANK
 DW_MACRO_GNU_define_indirect - lineno : 1715 macro : __HAL_GET_FLAG __HAL_SYSCFG_GET_FLAG
 DW_MACRO_GNU_define_indirect - lineno : 1716 macro : __HAL_CLEAR_FLAG __HAL_SYSCFG_CLEAR_FLAG
 DW_MACRO_GNU_define_indirect - lineno : 1717 macro : __HAL_VREFINT_OUT_ENABLE __HAL_SYSCFG_VREFINT_OUT_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1718 macro : __HAL_VREFINT_OUT_DISABLE __HAL_SYSCFG_VREFINT_OUT_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1719 macro : __HAL_SYSCFG_SRAM2_WRP_ENABLE __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1721 macro : SYSCFG_FLAG_VREF_READY SYSCFG_FLAG_VREFINT_READY
 DW_MACRO_GNU_define_indirect - lineno : 1722 macro : SYSCFG_FLAG_RC48 RCC_FLAG_HSI48
 DW_MACRO_GNU_define_indirect - lineno : 1723 macro : IS_SYSCFG_FASTMODEPLUS_CONFIG IS_I2C_FASTMODEPLUS
 DW_MACRO_GNU_define_indirect - lineno : 1724 macro : UFB_MODE_BitNumber UFB_MODE_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 1725 macro : CMP_PD_BitNumber CMP_PD_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 1735 macro : __ADC_ENABLE __HAL_ADC_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1736 macro : __ADC_DISABLE __HAL_ADC_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1737 macro : __HAL_ADC_ENABLING_CONDITIONS ADC_ENABLING_CONDITIONS
 DW_MACRO_GNU_define_indirect - lineno : 1738 macro : __HAL_ADC_DISABLING_CONDITIONS ADC_DISABLING_CONDITIONS
 DW_MACRO_GNU_define_indirect - lineno : 1739 macro : __HAL_ADC_IS_ENABLED ADC_IS_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1740 macro : __ADC_IS_ENABLED ADC_IS_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1741 macro : __HAL_ADC_IS_SOFTWARE_START_REGULAR ADC_IS_SOFTWARE_START_REGULAR
 DW_MACRO_GNU_define_indirect - lineno : 1742 macro : __HAL_ADC_IS_SOFTWARE_START_INJECTED ADC_IS_SOFTWARE_START_INJECTED
 DW_MACRO_GNU_define_indirect - lineno : 1743 macro : __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED
 DW_MACRO_GNU_define_indirect - lineno : 1744 macro : __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR ADC_IS_CONVERSION_ONGOING_REGULAR
 DW_MACRO_GNU_define_indirect - lineno : 1745 macro : __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED ADC_IS_CONVERSION_ONGOING_INJECTED
 DW_MACRO_GNU_define_indirect - lineno : 1746 macro : __HAL_ADC_IS_CONVERSION_ONGOING ADC_IS_CONVERSION_ONGOING
 DW_MACRO_GNU_define_indirect - lineno : 1747 macro : __HAL_ADC_CLEAR_ERRORCODE ADC_CLEAR_ERRORCODE
 DW_MACRO_GNU_define_indirect - lineno : 1749 macro : __HAL_ADC_GET_RESOLUTION ADC_GET_RESOLUTION
 DW_MACRO_GNU_define_indirect - lineno : 1750 macro : __HAL_ADC_JSQR_RK ADC_JSQR_RK
 DW_MACRO_GNU_define_indirect - lineno : 1751 macro : __HAL_ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_SHIFT
 DW_MACRO_GNU_define_indirect - lineno : 1752 macro : __HAL_ADC_CFGR_AWD23CR ADC_CFGR_AWD23CR
 DW_MACRO_GNU_define_indirect - lineno : 1753 macro : __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION ADC_CFGR_INJECT_AUTO_CONVERSION
 DW_MACRO_GNU_define_indirect - lineno : 1754 macro : __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE ADC_CFGR_INJECT_CONTEXT_QUEUE
 DW_MACRO_GNU_define_indirect - lineno : 1755 macro : __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS ADC_CFGR_INJECT_DISCCONTINUOUS
 DW_MACRO_GNU_define_indirect - lineno : 1756 macro : __HAL_ADC_CFGR_REG_DISCCONTINUOUS ADC_CFGR_REG_DISCCONTINUOUS
 DW_MACRO_GNU_define_indirect - lineno : 1757 macro : __HAL_ADC_CFGR_DISCONTINUOUS_NUM ADC_CFGR_DISCONTINUOUS_NUM
 DW_MACRO_GNU_define_indirect - lineno : 1758 macro : __HAL_ADC_CFGR_AUTOWAIT ADC_CFGR_AUTOWAIT
 DW_MACRO_GNU_define_indirect - lineno : 1759 macro : __HAL_ADC_CFGR_CONTINUOUS ADC_CFGR_CONTINUOUS
 DW_MACRO_GNU_define_indirect - lineno : 1760 macro : __HAL_ADC_CFGR_OVERRUN ADC_CFGR_OVERRUN
 DW_MACRO_GNU_define_indirect - lineno : 1761 macro : __HAL_ADC_CFGR_DMACONTREQ ADC_CFGR_DMACONTREQ
 DW_MACRO_GNU_define_indirect - lineno : 1762 macro : __HAL_ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_SET
 DW_MACRO_GNU_define_indirect - lineno : 1763 macro : __HAL_ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_SET
 DW_MACRO_GNU_define_indirect - lineno : 1764 macro : __HAL_ADC_OFR_CHANNEL ADC_OFR_CHANNEL
 DW_MACRO_GNU_define_indirect - lineno : 1765 macro : __HAL_ADC_DIFSEL_CHANNEL ADC_DIFSEL_CHANNEL
 DW_MACRO_GNU_define_indirect - lineno : 1766 macro : __HAL_ADC_CALFACT_DIFF_SET ADC_CALFACT_DIFF_SET
 DW_MACRO_GNU_define_indirect - lineno : 1767 macro : __HAL_ADC_CALFACT_DIFF_GET ADC_CALFACT_DIFF_GET
 DW_MACRO_GNU_define_indirect - lineno : 1768 macro : __HAL_ADC_TRX_HIGHTHRESHOLD ADC_TRX_HIGHTHRESHOLD
 DW_MACRO_GNU_define_indirect - lineno : 1770 macro : __HAL_ADC_OFFSET_SHIFT_RESOLUTION ADC_OFFSET_SHIFT_RESOLUTION
 DW_MACRO_GNU_define_indirect - lineno : 1771 macro : __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION ADC_AWD1THRESHOLD_SHIFT_RESOLUTION
 DW_MACRO_GNU_define_indirect - lineno : 1772 macro : __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION ADC_AWD23THRESHOLD_SHIFT_RESOLUTION
 DW_MACRO_GNU_define_indirect - lineno : 1773 macro : __HAL_ADC_COMMON_REGISTER ADC_COMMON_REGISTER
 DW_MACRO_GNU_define_indirect - lineno : 1774 macro : __HAL_ADC_COMMON_CCR_MULTI ADC_COMMON_CCR_MULTI
 DW_MACRO_GNU_define_indirect - lineno : 1775 macro : __HAL_ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1776 macro : __ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1777 macro : __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER ADC_NONMULTIMODE_OR_MULTIMODEMASTER
 DW_MACRO_GNU_define_indirect - lineno : 1778 macro : __HAL_ADC_COMMON_ADC_OTHER ADC_COMMON_ADC_OTHER
 DW_MACRO_GNU_define_indirect - lineno : 1779 macro : __HAL_ADC_MULTI_SLAVE ADC_MULTI_SLAVE
 DW_MACRO_GNU_define_indirect - lineno : 1781 macro : __HAL_ADC_SQR1_L ADC_SQR1_L_SHIFT
 DW_MACRO_GNU_define_indirect - lineno : 1782 macro : __HAL_ADC_JSQR_JL ADC_JSQR_JL_SHIFT
 DW_MACRO_GNU_define_indirect - lineno : 1783 macro : __HAL_ADC_JSQR_RK_JL ADC_JSQR_RK_JL
 DW_MACRO_GNU_define_indirect - lineno : 1784 macro : __HAL_ADC_CR1_DISCONTINUOUS_NUM ADC_CR1_DISCONTINUOUS_NUM
 DW_MACRO_GNU_define_indirect - lineno : 1785 macro : __HAL_ADC_CR1_SCAN ADC_CR1_SCAN_SET
 DW_MACRO_GNU_define_indirect - lineno : 1786 macro : __HAL_ADC_CONVCYCLES_MAX_RANGE ADC_CONVCYCLES_MAX_RANGE
 DW_MACRO_GNU_define_indirect - lineno : 1787 macro : __HAL_ADC_CLOCK_PRESCALER_RANGE ADC_CLOCK_PRESCALER_RANGE
 DW_MACRO_GNU_define_indirect - lineno : 1788 macro : __HAL_ADC_GET_CLOCK_PRESCALER ADC_GET_CLOCK_PRESCALER
 DW_MACRO_GNU_define_indirect - lineno : 1790 macro : __HAL_ADC_SQR1 ADC_SQR1
 DW_MACRO_GNU_define_indirect - lineno : 1791 macro : __HAL_ADC_SMPR1 ADC_SMPR1
 DW_MACRO_GNU_define_indirect - lineno : 1792 macro : __HAL_ADC_SMPR2 ADC_SMPR2
 DW_MACRO_GNU_define_indirect - lineno : 1793 macro : __HAL_ADC_SQR3_RK ADC_SQR3_RK
 DW_MACRO_GNU_define_indirect - lineno : 1794 macro : __HAL_ADC_SQR2_RK ADC_SQR2_RK
 DW_MACRO_GNU_define_indirect - lineno : 1795 macro : __HAL_ADC_SQR1_RK ADC_SQR1_RK
 DW_MACRO_GNU_define_indirect - lineno : 1796 macro : __HAL_ADC_CR2_CONTINUOUS ADC_CR2_CONTINUOUS
 DW_MACRO_GNU_define_indirect - lineno : 1797 macro : __HAL_ADC_CR1_DISCONTINUOUS ADC_CR1_DISCONTINUOUS
 DW_MACRO_GNU_define_indirect - lineno : 1798 macro : __HAL_ADC_CR1_SCANCONV ADC_CR1_SCANCONV
 DW_MACRO_GNU_define_indirect - lineno : 1799 macro : __HAL_ADC_CR2_EOCSelection ADC_CR2_EOCSelection
 DW_MACRO_GNU_define_indirect - lineno : 1800 macro : __HAL_ADC_CR2_DMAContReq ADC_CR2_DMAContReq
 DW_MACRO_GNU_define_indirect - lineno : 1801 macro : __HAL_ADC_JSQR ADC_JSQR
 DW_MACRO_GNU_define_indirect - lineno : 1803 macro : __HAL_ADC_CHSELR_CHANNEL ADC_CHSELR_CHANNEL
 DW_MACRO_GNU_define_indirect - lineno : 1804 macro : __HAL_ADC_CFGR1_REG_DISCCONTINUOUS ADC_CFGR1_REG_DISCCONTINUOUS
 DW_MACRO_GNU_define_indirect - lineno : 1805 macro : __HAL_ADC_CFGR1_AUTOOFF ADC_CFGR1_AUTOOFF
 DW_MACRO_GNU_define_indirect - lineno : 1806 macro : __HAL_ADC_CFGR1_AUTOWAIT ADC_CFGR1_AUTOWAIT
 DW_MACRO_GNU_define_indirect - lineno : 1807 macro : __HAL_ADC_CFGR1_CONTINUOUS ADC_CFGR1_CONTINUOUS
 DW_MACRO_GNU_define_indirect - lineno : 1808 macro : __HAL_ADC_CFGR1_OVERRUN ADC_CFGR1_OVERRUN
 DW_MACRO_GNU_define_indirect - lineno : 1809 macro : __HAL_ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR
 DW_MACRO_GNU_define_indirect - lineno : 1810 macro : __HAL_ADC_CFGR1_DMACONTREQ ADC_CFGR1_DMACONTREQ
 DW_MACRO_GNU_define_indirect - lineno : 1819 macro : __HAL_DHR12R1_ALIGNEMENT DAC_DHR12R1_ALIGNMENT
 DW_MACRO_GNU_define_indirect - lineno : 1820 macro : __HAL_DHR12R2_ALIGNEMENT DAC_DHR12R2_ALIGNMENT
 DW_MACRO_GNU_define_indirect - lineno : 1821 macro : __HAL_DHR12RD_ALIGNEMENT DAC_DHR12RD_ALIGNMENT
 DW_MACRO_GNU_define_indirect - lineno : 1822 macro : IS_DAC_GENERATE_WAVE IS_DAC_WAVE
 DW_MACRO_GNU_define_indirect - lineno : 1831 macro : __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1
 DW_MACRO_GNU_define_indirect - lineno : 1832 macro : __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1
 DW_MACRO_GNU_define_indirect - lineno : 1833 macro : __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2
 DW_MACRO_GNU_define_indirect - lineno : 1834 macro : __HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2
 DW_MACRO_GNU_define_indirect - lineno : 1835 macro : __HAL_FREEZE_TIM3_DBGMCU __HAL_DBGMCU_FREEZE_TIM3
 DW_MACRO_GNU_define_indirect - lineno : 1836 macro : __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3
 DW_MACRO_GNU_define_indirect - lineno : 1837 macro : __HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4
 DW_MACRO_GNU_define_indirect - lineno : 1838 macro : __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4
 DW_MACRO_GNU_define_indirect - lineno : 1839 macro : __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5
 DW_MACRO_GNU_define_indirect - lineno : 1840 macro : __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5
 DW_MACRO_GNU_define_indirect - lineno : 1841 macro : __HAL_FREEZE_TIM6_DBGMCU __HAL_DBGMCU_FREEZE_TIM6
 DW_MACRO_GNU_define_indirect - lineno : 1842 macro : __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6
 DW_MACRO_GNU_define_indirect - lineno : 1843 macro : __HAL_FREEZE_TIM7_DBGMCU __HAL_DBGMCU_FREEZE_TIM7
 DW_MACRO_GNU_define_indirect - lineno : 1844 macro : __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7
 DW_MACRO_GNU_define_indirect - lineno : 1845 macro : __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8
 DW_MACRO_GNU_define_indirect - lineno : 1846 macro : __HAL_UNFREEZE_TIM8_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM8
 DW_MACRO_GNU_define_indirect - lineno : 1848 macro : __HAL_FREEZE_TIM9_DBGMCU __HAL_DBGMCU_FREEZE_TIM9
 DW_MACRO_GNU_define_indirect - lineno : 1849 macro : __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9
 DW_MACRO_GNU_define_indirect - lineno : 1850 macro : __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10
 DW_MACRO_GNU_define_indirect - lineno : 1851 macro : __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10
 DW_MACRO_GNU_define_indirect - lineno : 1852 macro : __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11
 DW_MACRO_GNU_define_indirect - lineno : 1853 macro : __HAL_UNFREEZE_TIM11_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM11
 DW_MACRO_GNU_define_indirect - lineno : 1854 macro : __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12
 DW_MACRO_GNU_define_indirect - lineno : 1855 macro : __HAL_UNFREEZE_TIM12_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM12
 DW_MACRO_GNU_define_indirect - lineno : 1856 macro : __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13
 DW_MACRO_GNU_define_indirect - lineno : 1857 macro : __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13
 DW_MACRO_GNU_define_indirect - lineno : 1858 macro : __HAL_FREEZE_TIM14_DBGMCU __HAL_DBGMCU_FREEZE_TIM14
 DW_MACRO_GNU_define_indirect - lineno : 1859 macro : __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14
 DW_MACRO_GNU_define_indirect - lineno : 1860 macro : __HAL_FREEZE_CAN2_DBGMCU __HAL_DBGMCU_FREEZE_CAN2
 DW_MACRO_GNU_define_indirect - lineno : 1861 macro : __HAL_UNFREEZE_CAN2_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN2
 DW_MACRO_GNU_define_indirect - lineno : 1864 macro : __HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15
 DW_MACRO_GNU_define_indirect - lineno : 1865 macro : __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15
 DW_MACRO_GNU_define_indirect - lineno : 1866 macro : __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16
 DW_MACRO_GNU_define_indirect - lineno : 1867 macro : __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16
 DW_MACRO_GNU_define_indirect - lineno : 1868 macro : __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17
 DW_MACRO_GNU_define_indirect - lineno : 1869 macro : __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17
 DW_MACRO_GNU_define_indirect - lineno : 1870 macro : __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC
 DW_MACRO_GNU_define_indirect - lineno : 1871 macro : __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC
 DW_MACRO_GNU_define_indirect - lineno : 1878 macro : __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG
 DW_MACRO_GNU_define_indirect - lineno : 1879 macro : __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_WWDG
 DW_MACRO_GNU_define_indirect - lineno : 1880 macro : __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG
 DW_MACRO_GNU_define_indirect - lineno : 1881 macro : __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_IWDG
 DW_MACRO_GNU_define_indirect - lineno : 1883 macro : __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT
 DW_MACRO_GNU_define_indirect - lineno : 1884 macro : __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT
 DW_MACRO_GNU_define_indirect - lineno : 1885 macro : __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT
 DW_MACRO_GNU_define_indirect - lineno : 1886 macro : __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT
 DW_MACRO_GNU_define_indirect - lineno : 1887 macro : __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT
 DW_MACRO_GNU_define_indirect - lineno : 1888 macro : __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT
 DW_MACRO_GNU_define_indirect - lineno : 1889 macro : __HAL_FREEZE_CAN1_DBGMCU __HAL_DBGMCU_FREEZE_CAN1
 DW_MACRO_GNU_define_indirect - lineno : 1890 macro : __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1
 DW_MACRO_GNU_define_indirect - lineno : 1891 macro : __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1
 DW_MACRO_GNU_define_indirect - lineno : 1892 macro : __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1
 DW_MACRO_GNU_define_indirect - lineno : 1893 macro : __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2
 DW_MACRO_GNU_define_indirect - lineno : 1894 macro : __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2
 DW_MACRO_GNU_define_indirect - lineno : 2045 macro : __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())
 DW_MACRO_GNU_define_indirect - lineno : 2047 macro : __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())
 DW_MACRO_GNU_define_indirect - lineno : 2049 macro : __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())
 DW_MACRO_GNU_define_indirect - lineno : 2051 macro : __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())
 DW_MACRO_GNU_define_indirect - lineno : 2053 macro : __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : __HAL_COMP_COMP2_EXTI_ENABLE_IT())
 DW_MACRO_GNU_define_indirect - lineno : 2055 macro : __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : __HAL_COMP_COMP2_EXTI_DISABLE_IT())
 DW_MACRO_GNU_define_indirect - lineno : 2057 macro : __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : __HAL_COMP_COMP2_EXTI_GET_FLAG())
 DW_MACRO_GNU_define_indirect - lineno : 2059 macro : __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())
 DW_MACRO_GNU_define_indirect - lineno : 2063 macro : __HAL_COMP_GET_EXTI_LINE COMP_GET_EXTI_LINE
 DW_MACRO_GNU_define_indirect - lineno : 2091 macro : IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) || ((WAVE) == DAC_WAVE_NOISE)|| ((WAVE) == DAC_WAVE_TRIANGLE))
 DW_MACRO_GNU_define_indirect - lineno : 2103 macro : IS_WRPAREA IS_OB_WRPAREA
 DW_MACRO_GNU_define_indirect - lineno : 2104 macro : IS_TYPEPROGRAM IS_FLASH_TYPEPROGRAM
 DW_MACRO_GNU_define_indirect - lineno : 2105 macro : IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM
 DW_MACRO_GNU_define_indirect - lineno : 2106 macro : IS_TYPEERASE IS_FLASH_TYPEERASE
 DW_MACRO_GNU_define_indirect - lineno : 2107 macro : IS_NBSECTORS IS_FLASH_NBSECTORS
 DW_MACRO_GNU_define_indirect - lineno : 2108 macro : IS_OB_WDG_SOURCE IS_OB_IWDG_SOURCE
 DW_MACRO_GNU_define_indirect - lineno : 2118 macro : __HAL_I2C_RESET_CR2 I2C_RESET_CR2
 DW_MACRO_GNU_define_indirect - lineno : 2119 macro : __HAL_I2C_GENERATE_START I2C_GENERATE_START
 DW_MACRO_GNU_define_indirect - lineno : 2121 macro : __HAL_I2C_FREQ_RANGE I2C_FREQRANGE
 DW_MACRO_GNU_define_indirect - lineno : 2125 macro : __HAL_I2C_RISE_TIME I2C_RISE_TIME
 DW_MACRO_GNU_define_indirect - lineno : 2126 macro : __HAL_I2C_SPEED_STANDARD I2C_SPEED_STANDARD
 DW_MACRO_GNU_define_indirect - lineno : 2127 macro : __HAL_I2C_SPEED_FAST I2C_SPEED_FAST
 DW_MACRO_GNU_define_indirect - lineno : 2128 macro : __HAL_I2C_SPEED I2C_SPEED
 DW_MACRO_GNU_define_indirect - lineno : 2129 macro : __HAL_I2C_7BIT_ADD_WRITE I2C_7BIT_ADD_WRITE
 DW_MACRO_GNU_define_indirect - lineno : 2130 macro : __HAL_I2C_7BIT_ADD_READ I2C_7BIT_ADD_READ
 DW_MACRO_GNU_define_indirect - lineno : 2131 macro : __HAL_I2C_10BIT_ADDRESS I2C_10BIT_ADDRESS
 DW_MACRO_GNU_define_indirect - lineno : 2132 macro : __HAL_I2C_10BIT_HEADER_WRITE I2C_10BIT_HEADER_WRITE
 DW_MACRO_GNU_define_indirect - lineno : 2133 macro : __HAL_I2C_10BIT_HEADER_READ I2C_10BIT_HEADER_READ
 DW_MACRO_GNU_define_indirect - lineno : 2134 macro : __HAL_I2C_MEM_ADD_MSB I2C_MEM_ADD_MSB
 DW_MACRO_GNU_define_indirect - lineno : 2135 macro : __HAL_I2C_MEM_ADD_LSB I2C_MEM_ADD_LSB
 DW_MACRO_GNU_define_indirect - lineno : 2136 macro : __HAL_I2C_FREQRANGE I2C_FREQRANGE
 DW_MACRO_GNU_define_indirect - lineno : 2145 macro : IS_I2S_INSTANCE IS_I2S_ALL_INSTANCE
 DW_MACRO_GNU_define_indirect - lineno : 2146 macro : IS_I2S_INSTANCE_EXT IS_I2S_ALL_INSTANCE_EXT
 DW_MACRO_GNU_define_indirect - lineno : 2160 macro : __IRDA_DISABLE __HAL_IRDA_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2161 macro : __IRDA_ENABLE __HAL_IRDA_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2163 macro : __HAL_IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE
 DW_MACRO_GNU_define_indirect - lineno : 2164 macro : __HAL_IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION
 DW_MACRO_GNU_define_indirect - lineno : 2165 macro : __IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE
 DW_MACRO_GNU_define_indirect - lineno : 2166 macro : __IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION
 DW_MACRO_GNU_define_indirect - lineno : 2168 macro : IS_IRDA_ONEBIT_SAMPLE IS_IRDA_ONE_BIT_SAMPLE
 DW_MACRO_GNU_define_indirect - lineno : 2179 macro : __HAL_IWDG_ENABLE_WRITE_ACCESS IWDG_ENABLE_WRITE_ACCESS
 DW_MACRO_GNU_define_indirect - lineno : 2180 macro : __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS
 DW_MACRO_GNU_define_indirect - lineno : 2190 macro : __HAL_LPTIM_ENABLE_INTERRUPT __HAL_LPTIM_ENABLE_IT
 DW_MACRO_GNU_define_indirect - lineno : 2191 macro : __HAL_LPTIM_DISABLE_INTERRUPT __HAL_LPTIM_DISABLE_IT
 DW_MACRO_GNU_define_indirect - lineno : 2192 macro : __HAL_LPTIM_GET_ITSTATUS __HAL_LPTIM_GET_IT_SOURCE
 DW_MACRO_GNU_define_indirect - lineno : 2202 macro : __OPAMP_CSR_OPAXPD OPAMP_CSR_OPAXPD
 DW_MACRO_GNU_define_indirect - lineno : 2203 macro : __OPAMP_CSR_S3SELX OPAMP_CSR_S3SELX
 DW_MACRO_GNU_define_indirect - lineno : 2204 macro : __OPAMP_CSR_S4SELX OPAMP_CSR_S4SELX
 DW_MACRO_GNU_define_indirect - lineno : 2205 macro : __OPAMP_CSR_S5SELX OPAMP_CSR_S5SELX
 DW_MACRO_GNU_define_indirect - lineno : 2206 macro : __OPAMP_CSR_S6SELX OPAMP_CSR_S6SELX
 DW_MACRO_GNU_define_indirect - lineno : 2207 macro : __OPAMP_CSR_OPAXCAL_L OPAMP_CSR_OPAXCAL_L
 DW_MACRO_GNU_define_indirect - lineno : 2208 macro : __OPAMP_CSR_OPAXCAL_H OPAMP_CSR_OPAXCAL_H
 DW_MACRO_GNU_define_indirect - lineno : 2209 macro : __OPAMP_CSR_OPAXLPM OPAMP_CSR_OPAXLPM
 DW_MACRO_GNU_define_indirect - lineno : 2210 macro : __OPAMP_CSR_ALL_SWITCHES OPAMP_CSR_ALL_SWITCHES
 DW_MACRO_GNU_define_indirect - lineno : 2211 macro : __OPAMP_CSR_ANAWSELX OPAMP_CSR_ANAWSELX
 DW_MACRO_GNU_define_indirect - lineno : 2212 macro : __OPAMP_CSR_OPAXCALOUT OPAMP_CSR_OPAXCALOUT
 DW_MACRO_GNU_define_indirect - lineno : 2213 macro : __OPAMP_OFFSET_TRIM_BITSPOSITION OPAMP_OFFSET_TRIM_BITSPOSITION
 DW_MACRO_GNU_define_indirect - lineno : 2214 macro : __OPAMP_OFFSET_TRIM_SET OPAMP_OFFSET_TRIM_SET
 DW_MACRO_GNU_define_indirect - lineno : 2224 macro : __HAL_PVD_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT
 DW_MACRO_GNU_define_indirect - lineno : 2225 macro : __HAL_PVD_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT
 DW_MACRO_GNU_define_indirect - lineno : 2226 macro : __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 2227 macro : __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 2228 macro : __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 2229 macro : __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 2230 macro : __HAL_PVM_EVENT_DISABLE __HAL_PWR_PVM_EVENT_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2231 macro : __HAL_PVM_EVENT_ENABLE __HAL_PWR_PVM_EVENT_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2232 macro : __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2233 macro : __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2234 macro : __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2235 macro : __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2236 macro : __HAL_PWR_INTERNALWAKEUP_DISABLE HAL_PWREx_DisableInternalWakeUpLine
 DW_MACRO_GNU_define_indirect - lineno : 2237 macro : __HAL_PWR_INTERNALWAKEUP_ENABLE HAL_PWREx_EnableInternalWakeUpLine
 DW_MACRO_GNU_define_indirect - lineno : 2238 macro : __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE HAL_PWREx_DisablePullUpPullDownConfig
 DW_MACRO_GNU_define_indirect - lineno : 2239 macro : __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE HAL_PWREx_EnablePullUpPullDownConfig
 DW_MACRO_GNU_define_indirect - lineno : 2240 macro : __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER() do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0)
 DW_MACRO_GNU_define_indirect - lineno : 2241 macro : __HAL_PWR_PVD_EXTI_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT
 DW_MACRO_GNU_define_indirect - lineno : 2242 macro : __HAL_PWR_PVD_EXTI_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT
 DW_MACRO_GNU_define_indirect - lineno : 2243 macro : __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 2244 macro : __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 2245 macro : __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 2246 macro : __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 2247 macro : __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 2248 macro : __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 2249 macro : __HAL_PWR_PVM_DISABLE() do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2();HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); } while(0)
 DW_MACRO_GNU_define_indirect - lineno : 2250 macro : __HAL_PWR_PVM_ENABLE() do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2();HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0)
 DW_MACRO_GNU_define_indirect - lineno : 2251 macro : __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE HAL_PWREx_DisableSRAM2ContentRetention
 DW_MACRO_GNU_define_indirect - lineno : 2252 macro : __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE HAL_PWREx_EnableSRAM2ContentRetention
 DW_MACRO_GNU_define_indirect - lineno : 2253 macro : __HAL_PWR_VDDIO2_DISABLE HAL_PWREx_DisableVddIO2
 DW_MACRO_GNU_define_indirect - lineno : 2254 macro : __HAL_PWR_VDDIO2_ENABLE HAL_PWREx_EnableVddIO2
 DW_MACRO_GNU_define_indirect - lineno : 2255 macro : __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 2256 macro : __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 2257 macro : __HAL_PWR_VDDUSB_DISABLE HAL_PWREx_DisableVddUSB
 DW_MACRO_GNU_define_indirect - lineno : 2258 macro : __HAL_PWR_VDDUSB_ENABLE HAL_PWREx_EnableVddUSB
 DW_MACRO_GNU_define_indirect - lineno : 2267 macro : __HAL_PVD_EXTI_CLEAR_FLAG __HAL_PWR_PVD_EXTI_CLEAR_FLAG
 DW_MACRO_GNU_define_indirect - lineno : 2268 macro : __HAL_PVD_EXTI_DISABLE_IT __HAL_PWR_PVD_EXTI_DISABLE_IT
 DW_MACRO_GNU_define_indirect - lineno : 2269 macro : __HAL_PVD_EXTI_ENABLE_IT __HAL_PWR_PVD_EXTI_ENABLE_IT
 DW_MACRO_GNU_define_indirect - lineno : 2270 macro : __HAL_PVD_EXTI_GENERATE_SWIT __HAL_PWR_PVD_EXTI_GENERATE_SWIT
 DW_MACRO_GNU_define_indirect - lineno : 2271 macro : __HAL_PVD_EXTI_GET_FLAG __HAL_PWR_PVD_EXTI_GET_FLAG
 DW_MACRO_GNU_define_indirect - lineno : 2282 macro : RCC_StopWakeUpClock_MSI RCC_STOP_WAKEUPCLOCK_MSI
 DW_MACRO_GNU_define_indirect - lineno : 2283 macro : RCC_StopWakeUpClock_HSI RCC_STOP_WAKEUPCLOCK_HSI
 DW_MACRO_GNU_define_indirect - lineno : 2285 macro : HAL_RCC_CCSCallback HAL_RCC_CSSCallback
 DW_MACRO_GNU_define_indirect - lineno : 2286 macro : HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT())
 DW_MACRO_GNU_define_indirect - lineno : 2288 macro : __ADC_CLK_DISABLE __HAL_RCC_ADC_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2289 macro : __ADC_CLK_ENABLE __HAL_RCC_ADC_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2290 macro : __ADC_CLK_SLEEP_DISABLE __HAL_RCC_ADC_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2291 macro : __ADC_CLK_SLEEP_ENABLE __HAL_RCC_ADC_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2292 macro : __ADC_FORCE_RESET __HAL_RCC_ADC_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2293 macro : __ADC_RELEASE_RESET __HAL_RCC_ADC_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2294 macro : __ADC1_CLK_DISABLE __HAL_RCC_ADC1_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2295 macro : __ADC1_CLK_ENABLE __HAL_RCC_ADC1_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2296 macro : __ADC1_FORCE_RESET __HAL_RCC_ADC1_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2297 macro : __ADC1_RELEASE_RESET __HAL_RCC_ADC1_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2298 macro : __ADC1_CLK_SLEEP_ENABLE __HAL_RCC_ADC1_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2299 macro : __ADC1_CLK_SLEEP_DISABLE __HAL_RCC_ADC1_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2300 macro : __ADC2_CLK_DISABLE __HAL_RCC_ADC2_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2301 macro : __ADC2_CLK_ENABLE __HAL_RCC_ADC2_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2302 macro : __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2303 macro : __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2304 macro : __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2305 macro : __ADC3_CLK_ENABLE __HAL_RCC_ADC3_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2306 macro : __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2307 macro : __ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2308 macro : __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2309 macro : __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2310 macro : __AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2311 macro : __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2312 macro : __AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2313 macro : __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2314 macro : __CRYP_CLK_SLEEP_ENABLE __HAL_RCC_CRYP_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2315 macro : __CRYP_CLK_SLEEP_DISABLE __HAL_RCC_CRYP_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2316 macro : __CRYP_CLK_ENABLE __HAL_RCC_CRYP_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2317 macro : __CRYP_CLK_DISABLE __HAL_RCC_CRYP_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2318 macro : __CRYP_FORCE_RESET __HAL_RCC_CRYP_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2319 macro : __CRYP_RELEASE_RESET __HAL_RCC_CRYP_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2320 macro : __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2321 macro : __AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2322 macro : __AFIO_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2323 macro : __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2324 macro : __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2325 macro : __AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2326 macro : __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2327 macro : __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2328 macro : __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2329 macro : __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2330 macro : __AHB3_FORCE_RESET __HAL_RCC_AHB3_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2331 macro : __AHB3_RELEASE_RESET __HAL_RCC_AHB3_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2332 macro : __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2333 macro : __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2334 macro : __APB2_FORCE_RESET __HAL_RCC_APB2_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2335 macro : __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2336 macro : __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2337 macro : __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2338 macro : __BKP_FORCE_RESET __HAL_RCC_BKP_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2339 macro : __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2340 macro : __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2341 macro : __CAN1_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2342 macro : __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2343 macro : __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2344 macro : __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2345 macro : __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2346 macro : __CAN_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2347 macro : __CAN_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2348 macro : __CAN_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2349 macro : __CAN_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2350 macro : __CAN2_CLK_DISABLE __HAL_RCC_CAN2_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2351 macro : __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2352 macro : __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2353 macro : __CAN2_RELEASE_RESET __HAL_RCC_CAN2_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2354 macro : __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2355 macro : __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2356 macro : __COMP_CLK_DISABLE __HAL_RCC_COMP_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2357 macro : __COMP_CLK_ENABLE __HAL_RCC_COMP_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2358 macro : __COMP_FORCE_RESET __HAL_RCC_COMP_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2359 macro : __COMP_RELEASE_RESET __HAL_RCC_COMP_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2360 macro : __COMP_CLK_SLEEP_ENABLE __HAL_RCC_COMP_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2361 macro : __COMP_CLK_SLEEP_DISABLE __HAL_RCC_COMP_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2362 macro : __CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2363 macro : __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2364 macro : __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2365 macro : __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2366 macro : __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2367 macro : __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2368 macro : __CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2369 macro : __CRC_RELEASE_RESET __HAL_RCC_CRC_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2370 macro : __DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2371 macro : __DAC_CLK_ENABLE __HAL_RCC_DAC_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2372 macro : __DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2373 macro : __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2374 macro : __DAC1_CLK_DISABLE __HAL_RCC_DAC1_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2375 macro : __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2376 macro : __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2377 macro : __DAC1_CLK_SLEEP_ENABLE __HAL_RCC_DAC1_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2378 macro : __DAC1_FORCE_RESET __HAL_RCC_DAC1_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2379 macro : __DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2380 macro : __DBGMCU_CLK_ENABLE __HAL_RCC_DBGMCU_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2381 macro : __DBGMCU_CLK_DISABLE __HAL_RCC_DBGMCU_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2382 macro : __DBGMCU_FORCE_RESET __HAL_RCC_DBGMCU_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2383 macro : __DBGMCU_RELEASE_RESET __HAL_RCC_DBGMCU_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2384 macro : __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2385 macro : __DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2386 macro : __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2387 macro : __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2388 macro : __DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2389 macro : __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2390 macro : __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2391 macro : __DMA1_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2392 macro : __DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2393 macro : __DMA1_CLK_SLEEP_ENABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2394 macro : __DMA1_FORCE_RESET __HAL_RCC_DMA1_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2395 macro : __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2396 macro : __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2397 macro : __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2398 macro : __DMA2_CLK_SLEEP_DISABLE __HAL_RCC_DMA2_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2399 macro : __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2400 macro : __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2401 macro : __DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2402 macro : __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2403 macro : __ETHMAC_CLK_ENABLE __HAL_RCC_ETHMAC_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2404 macro : __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2405 macro : __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2406 macro : __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2407 macro : __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2408 macro : __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2409 macro : __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2410 macro : __FIREWALL_CLK_DISABLE __HAL_RCC_FIREWALL_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2411 macro : __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2412 macro : __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2413 macro : __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2414 macro : __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2415 macro : __FLASH_CLK_SLEEP_ENABLE __HAL_RCC_FLASH_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2416 macro : __FLASH_FORCE_RESET __HAL_RCC_FLASH_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2417 macro : __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2418 macro : __FLITF_CLK_DISABLE __HAL_RCC_FLITF_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2419 macro : __FLITF_CLK_ENABLE __HAL_RCC_FLITF_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2420 macro : __FLITF_FORCE_RESET __HAL_RCC_FLITF_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2421 macro : __FLITF_RELEASE_RESET __HAL_RCC_FLITF_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2422 macro : __FLITF_CLK_SLEEP_ENABLE __HAL_RCC_FLITF_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2423 macro : __FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2424 macro : __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2425 macro : __FMC_CLK_ENABLE __HAL_RCC_FMC_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2426 macro : __FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2427 macro : __FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2428 macro : __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2429 macro : __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2430 macro : __FSMC_CLK_DISABLE __HAL_RCC_FSMC_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2431 macro : __FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2432 macro : __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2433 macro : __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2434 macro : __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2435 macro : __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2436 macro : __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2437 macro : __GPIOA_RELEASE_RESET __HAL_RCC_GPIOA_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2438 macro : __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2439 macro : __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2440 macro : __GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2441 macro : __GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2442 macro : __GPIOB_FORCE_RESET __HAL_RCC_GPIOB_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2443 macro : __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2444 macro : __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2445 macro : __GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2446 macro : __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2447 macro : __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2448 macro : __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2449 macro : __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2450 macro : __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2451 macro : __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2452 macro : __GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2453 macro : __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2454 macro : __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2455 macro : __GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2456 macro : __GPIOE_CLK_DISABLE __HAL_RCC_GPIOE_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2457 macro : __GPIOE_CLK_ENABLE __HAL_RCC_GPIOE_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2458 macro : __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2459 macro : __GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2460 macro : __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2461 macro : __GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2462 macro : __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2463 macro : __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2464 macro : __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2465 macro : __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2466 macro : __GPIOF_FORCE_RESET __HAL_RCC_GPIOF_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2467 macro : __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2468 macro : __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2469 macro : __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2470 macro : __GPIOG_CLK_SLEEP_DISABLE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2471 macro : __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2472 macro : __GPIOG_FORCE_RESET __HAL_RCC_GPIOG_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2473 macro : __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2474 macro : __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2475 macro : __GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2476 macro : __GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2477 macro : __GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2478 macro : __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2479 macro : __GPIOH_RELEASE_RESET __HAL_RCC_GPIOH_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2480 macro : __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2481 macro : __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2482 macro : __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2483 macro : __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2484 macro : __I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2485 macro : __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2486 macro : __I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2487 macro : __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2488 macro : __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2489 macro : __I2C2_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2490 macro : __I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2491 macro : __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2492 macro : __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2493 macro : __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2494 macro : __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2495 macro : __I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2496 macro : __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2497 macro : __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2498 macro : __LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2499 macro : __LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2500 macro : __LCD_CLK_SLEEP_DISABLE __HAL_RCC_LCD_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2501 macro : __LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2502 macro : __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2503 macro : __LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2504 macro : __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2505 macro : __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2506 macro : __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2507 macro : __LPTIM1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2508 macro : __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2509 macro : __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2510 macro : __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2511 macro : __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2512 macro : __LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2513 macro : __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2514 macro : __LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2515 macro : __LPTIM2_RELEASE_RESET __HAL_RCC_LPTIM2_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2516 macro : __LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2517 macro : __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2518 macro : __LPUART1_CLK_SLEEP_DISABLE __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2519 macro : __LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2520 macro : __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2521 macro : __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2522 macro : __OPAMP_CLK_DISABLE __HAL_RCC_OPAMP_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2523 macro : __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2524 macro : __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2525 macro : __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2526 macro : __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2527 macro : __OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2528 macro : __OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2529 macro : __OTGFS_CLK_ENABLE __HAL_RCC_OTGFS_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2530 macro : __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2531 macro : __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2532 macro : __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2533 macro : __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2534 macro : __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2535 macro : __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2536 macro : __PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2537 macro : __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2538 macro : __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2539 macro : __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2540 macro : __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2541 macro : __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2542 macro : __QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2543 macro : __QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2544 macro : __QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2545 macro : __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2561 macro : __RNG_CLK_DISABLE __HAL_RCC_RNG_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2562 macro : __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2563 macro : __RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2564 macro : __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2565 macro : __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2566 macro : __RNG_RELEASE_RESET __HAL_RCC_RNG_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2567 macro : __SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2568 macro : __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2569 macro : __SAI1_CLK_SLEEP_DISABLE __HAL_RCC_SAI1_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2570 macro : __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2571 macro : __SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2572 macro : __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2573 macro : __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2574 macro : __SAI2_CLK_ENABLE __HAL_RCC_SAI2_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2575 macro : __SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2576 macro : __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2577 macro : __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2578 macro : __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2579 macro : __SDIO_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2580 macro : __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2581 macro : __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2582 macro : __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2583 macro : __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2584 macro : __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2585 macro : __SDMMC_FORCE_RESET __HAL_RCC_SDMMC_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2586 macro : __SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2587 macro : __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2588 macro : __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2589 macro : __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2590 macro : __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2591 macro : __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2592 macro : __SPI1_RELEASE_RESET __HAL_RCC_SPI1_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2593 macro : __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2594 macro : __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2595 macro : __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2596 macro : __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2597 macro : __SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2598 macro : __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2599 macro : __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2600 macro : __SPI3_CLK_ENABLE __HAL_RCC_SPI3_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2601 macro : __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2602 macro : __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2603 macro : __SPI3_FORCE_RESET __HAL_RCC_SPI3_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2604 macro : __SPI3_RELEASE_RESET __HAL_RCC_SPI3_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2605 macro : __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2606 macro : __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2607 macro : __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2608 macro : __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2609 macro : __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2610 macro : __SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2611 macro : __SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2612 macro : __SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2613 macro : __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2614 macro : __SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2615 macro : __SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2616 macro : __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2617 macro : __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2618 macro : __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2619 macro : __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2620 macro : __SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2621 macro : __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2622 macro : __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2623 macro : __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2624 macro : __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2625 macro : __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2626 macro : __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2627 macro : __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2628 macro : __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2629 macro : __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2630 macro : __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2631 macro : __TIM10_FORCE_RESET __HAL_RCC_TIM10_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2632 macro : __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2633 macro : __TIM11_CLK_DISABLE __HAL_RCC_TIM11_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2634 macro : __TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2635 macro : __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2636 macro : __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2637 macro : __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2638 macro : __TIM12_CLK_ENABLE __HAL_RCC_TIM12_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2639 macro : __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2640 macro : __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2641 macro : __TIM13_CLK_DISABLE __HAL_RCC_TIM13_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2642 macro : __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2643 macro : __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2644 macro : __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2645 macro : __TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2646 macro : __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2647 macro : __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2648 macro : __TIM14_RELEASE_RESET __HAL_RCC_TIM14_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2649 macro : __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2650 macro : __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2651 macro : __TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2652 macro : __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2653 macro : __TIM15_FORCE_RESET __HAL_RCC_TIM15_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2654 macro : __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2655 macro : __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2656 macro : __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2657 macro : __TIM16_CLK_SLEEP_DISABLE __HAL_RCC_TIM16_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2658 macro : __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2659 macro : __TIM16_FORCE_RESET __HAL_RCC_TIM16_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2660 macro : __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2661 macro : __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2662 macro : __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2663 macro : __TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2664 macro : __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2665 macro : __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2666 macro : __TIM17_RELEASE_RESET __HAL_RCC_TIM17_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2667 macro : __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2668 macro : __TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2669 macro : __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2670 macro : __TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2671 macro : __TIM2_FORCE_RESET __HAL_RCC_TIM2_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2672 macro : __TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2673 macro : __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2674 macro : __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2675 macro : __TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2676 macro : __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2677 macro : __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2678 macro : __TIM3_RELEASE_RESET __HAL_RCC_TIM3_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2679 macro : __TIM4_CLK_DISABLE __HAL_RCC_TIM4_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2680 macro : __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2681 macro : __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2682 macro : __TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2683 macro : __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2684 macro : __TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2685 macro : __TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2686 macro : __TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2687 macro : __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2688 macro : __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2689 macro : __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2690 macro : __TIM5_RELEASE_RESET __HAL_RCC_TIM5_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2691 macro : __TIM6_CLK_DISABLE __HAL_RCC_TIM6_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2692 macro : __TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2693 macro : __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2694 macro : __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2695 macro : __TIM6_FORCE_RESET __HAL_RCC_TIM6_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2696 macro : __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2697 macro : __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2698 macro : __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2699 macro : __TIM7_CLK_SLEEP_DISABLE __HAL_RCC_TIM7_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2700 macro : __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2701 macro : __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2702 macro : __TIM7_RELEASE_RESET __HAL_RCC_TIM7_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2703 macro : __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2704 macro : __TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2705 macro : __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2706 macro : __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2707 macro : __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2708 macro : __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2709 macro : __TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2710 macro : __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2711 macro : __TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2712 macro : __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2713 macro : __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2714 macro : __TSC_CLK_ENABLE __HAL_RCC_TSC_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2715 macro : __TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2716 macro : __TSC_CLK_SLEEP_ENABLE __HAL_RCC_TSC_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2717 macro : __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2718 macro : __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2719 macro : __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2720 macro : __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2721 macro : __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2722 macro : __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2723 macro : __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2724 macro : __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2725 macro : __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2726 macro : __UART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2727 macro : __UART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2728 macro : __UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2729 macro : __UART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2730 macro : __UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2731 macro : __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2732 macro : __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2733 macro : __USART1_CLK_SLEEP_DISABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2734 macro : __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2735 macro : __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2736 macro : __USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2737 macro : __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2738 macro : __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2739 macro : __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2740 macro : __USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2741 macro : __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2742 macro : __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2743 macro : __USART3_CLK_DISABLE __HAL_RCC_USART3_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2744 macro : __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2745 macro : __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2746 macro : __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2747 macro : __USART3_FORCE_RESET __HAL_RCC_USART3_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2748 macro : __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2749 macro : __USART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2750 macro : __USART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2751 macro : __USART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2752 macro : __USART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2753 macro : __USART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2754 macro : __USART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2755 macro : __USART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2756 macro : __USART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2757 macro : __USART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2758 macro : __USART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2759 macro : __USART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2760 macro : __USART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2761 macro : __USART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2762 macro : __USART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2763 macro : __USART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2764 macro : __USART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2765 macro : __USART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2766 macro : __USART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2767 macro : __USART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2768 macro : __USART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2769 macro : __USB_CLK_DISABLE __HAL_RCC_USB_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2770 macro : __USB_CLK_ENABLE __HAL_RCC_USB_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2771 macro : __USB_FORCE_RESET __HAL_RCC_USB_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2772 macro : __USB_CLK_SLEEP_ENABLE __HAL_RCC_USB_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2773 macro : __USB_CLK_SLEEP_DISABLE __HAL_RCC_USB_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2774 macro : __USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2775 macro : __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2776 macro : __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2792 macro : __WWDG_CLK_DISABLE __HAL_RCC_WWDG_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2793 macro : __WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2794 macro : __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2795 macro : __WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2796 macro : __WWDG_FORCE_RESET __HAL_RCC_WWDG_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2797 macro : __WWDG_RELEASE_RESET __HAL_RCC_WWDG_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2799 macro : __TIM21_CLK_ENABLE __HAL_RCC_TIM21_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2800 macro : __TIM21_CLK_DISABLE __HAL_RCC_TIM21_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2801 macro : __TIM21_FORCE_RESET __HAL_RCC_TIM21_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2802 macro : __TIM21_RELEASE_RESET __HAL_RCC_TIM21_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2803 macro : __TIM21_CLK_SLEEP_ENABLE __HAL_RCC_TIM21_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2804 macro : __TIM21_CLK_SLEEP_DISABLE __HAL_RCC_TIM21_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2805 macro : __TIM22_CLK_ENABLE __HAL_RCC_TIM22_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2806 macro : __TIM22_CLK_DISABLE __HAL_RCC_TIM22_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2807 macro : __TIM22_FORCE_RESET __HAL_RCC_TIM22_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2808 macro : __TIM22_RELEASE_RESET __HAL_RCC_TIM22_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2809 macro : __TIM22_CLK_SLEEP_ENABLE __HAL_RCC_TIM22_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2810 macro : __TIM22_CLK_SLEEP_DISABLE __HAL_RCC_TIM22_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2811 macro : __CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2812 macro : __CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2813 macro : __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2814 macro : __CRS_CLK_SLEEP_ENABLE __HAL_RCC_CRS_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2815 macro : __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2816 macro : __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2817 macro : __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE
 DW_MACRO_GNU_define_indirect - lineno : 2818 macro : __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE
 DW_MACRO_GNU_define_indirect - lineno : 2820 macro : __USB_OTG_FS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2821 macro : __USB_OTG_FS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2822 macro : __USB_OTG_FS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2823 macro : __USB_OTG_FS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2824 macro : __USB_OTG_HS_CLK_DISABLE __HAL_RCC_USB_OTG_HS_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2825 macro : __USB_OTG_HS_CLK_ENABLE __HAL_RCC_USB_OTG_HS_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2826 macro : __USB_OTG_HS_ULPI_CLK_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2827 macro : __USB_OTG_HS_ULPI_CLK_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2828 macro : __TIM9_CLK_SLEEP_ENABLE __HAL_RCC_TIM9_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2829 macro : __TIM9_CLK_SLEEP_DISABLE __HAL_RCC_TIM9_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2830 macro : __TIM10_CLK_SLEEP_ENABLE __HAL_RCC_TIM10_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2831 macro : __TIM10_CLK_SLEEP_DISABLE __HAL_RCC_TIM10_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2832 macro : __TIM11_CLK_SLEEP_ENABLE __HAL_RCC_TIM11_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2833 macro : __TIM11_CLK_SLEEP_DISABLE __HAL_RCC_TIM11_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2834 macro : __ETHMACPTP_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2835 macro : __ETHMACPTP_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2836 macro : __ETHMACPTP_CLK_ENABLE __HAL_RCC_ETHMACPTP_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2837 macro : __ETHMACPTP_CLK_DISABLE __HAL_RCC_ETHMACPTP_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2838 macro : __HASH_CLK_ENABLE __HAL_RCC_HASH_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2839 macro : __HASH_FORCE_RESET __HAL_RCC_HASH_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2840 macro : __HASH_RELEASE_RESET __HAL_RCC_HASH_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2841 macro : __HASH_CLK_SLEEP_ENABLE __HAL_RCC_HASH_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2842 macro : __HASH_CLK_SLEEP_DISABLE __HAL_RCC_HASH_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2843 macro : __HASH_CLK_DISABLE __HAL_RCC_HASH_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2844 macro : __SPI5_CLK_ENABLE __HAL_RCC_SPI5_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2845 macro : __SPI5_CLK_DISABLE __HAL_RCC_SPI5_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2846 macro : __SPI5_FORCE_RESET __HAL_RCC_SPI5_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2847 macro : __SPI5_RELEASE_RESET __HAL_RCC_SPI5_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2848 macro : __SPI5_CLK_SLEEP_ENABLE __HAL_RCC_SPI5_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2849 macro : __SPI5_CLK_SLEEP_DISABLE __HAL_RCC_SPI5_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2850 macro : __SPI6_CLK_ENABLE __HAL_RCC_SPI6_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2851 macro : __SPI6_CLK_DISABLE __HAL_RCC_SPI6_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2852 macro : __SPI6_FORCE_RESET __HAL_RCC_SPI6_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2853 macro : __SPI6_RELEASE_RESET __HAL_RCC_SPI6_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2854 macro : __SPI6_CLK_SLEEP_ENABLE __HAL_RCC_SPI6_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2855 macro : __SPI6_CLK_SLEEP_DISABLE __HAL_RCC_SPI6_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2856 macro : __LTDC_CLK_ENABLE __HAL_RCC_LTDC_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2857 macro : __LTDC_CLK_DISABLE __HAL_RCC_LTDC_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2858 macro : __LTDC_FORCE_RESET __HAL_RCC_LTDC_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2859 macro : __LTDC_RELEASE_RESET __HAL_RCC_LTDC_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2860 macro : __LTDC_CLK_SLEEP_ENABLE __HAL_RCC_LTDC_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2861 macro : __ETHMAC_CLK_SLEEP_ENABLE __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2862 macro : __ETHMAC_CLK_SLEEP_DISABLE __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2863 macro : __ETHMACTX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2864 macro : __ETHMACTX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2865 macro : __ETHMACRX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2866 macro : __ETHMACRX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2867 macro : __TIM12_CLK_SLEEP_ENABLE __HAL_RCC_TIM12_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2868 macro : __TIM12_CLK_SLEEP_DISABLE __HAL_RCC_TIM12_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2869 macro : __TIM13_CLK_SLEEP_ENABLE __HAL_RCC_TIM13_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2870 macro : __TIM13_CLK_SLEEP_DISABLE __HAL_RCC_TIM13_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2871 macro : __TIM14_CLK_SLEEP_ENABLE __HAL_RCC_TIM14_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2872 macro : __TIM14_CLK_SLEEP_DISABLE __HAL_RCC_TIM14_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2873 macro : __BKPSRAM_CLK_ENABLE __HAL_RCC_BKPSRAM_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2874 macro : __BKPSRAM_CLK_DISABLE __HAL_RCC_BKPSRAM_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2875 macro : __BKPSRAM_CLK_SLEEP_ENABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2876 macro : __BKPSRAM_CLK_SLEEP_DISABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2877 macro : __CCMDATARAMEN_CLK_ENABLE __HAL_RCC_CCMDATARAMEN_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2878 macro : __CCMDATARAMEN_CLK_DISABLE __HAL_RCC_CCMDATARAMEN_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2879 macro : __USART6_CLK_ENABLE __HAL_RCC_USART6_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2880 macro : __USART6_CLK_DISABLE __HAL_RCC_USART6_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2881 macro : __USART6_FORCE_RESET __HAL_RCC_USART6_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2882 macro : __USART6_RELEASE_RESET __HAL_RCC_USART6_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2883 macro : __USART6_CLK_SLEEP_ENABLE __HAL_RCC_USART6_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2884 macro : __USART6_CLK_SLEEP_DISABLE __HAL_RCC_USART6_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2885 macro : __SPI4_CLK_ENABLE __HAL_RCC_SPI4_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2886 macro : __SPI4_CLK_DISABLE __HAL_RCC_SPI4_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2887 macro : __SPI4_FORCE_RESET __HAL_RCC_SPI4_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2888 macro : __SPI4_RELEASE_RESET __HAL_RCC_SPI4_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2889 macro : __SPI4_CLK_SLEEP_ENABLE __HAL_RCC_SPI4_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2890 macro : __SPI4_CLK_SLEEP_DISABLE __HAL_RCC_SPI4_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2891 macro : __GPIOI_CLK_ENABLE __HAL_RCC_GPIOI_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2892 macro : __GPIOI_CLK_DISABLE __HAL_RCC_GPIOI_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2893 macro : __GPIOI_FORCE_RESET __HAL_RCC_GPIOI_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2894 macro : __GPIOI_RELEASE_RESET __HAL_RCC_GPIOI_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2895 macro : __GPIOI_CLK_SLEEP_ENABLE __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2896 macro : __GPIOI_CLK_SLEEP_DISABLE __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2897 macro : __GPIOJ_CLK_ENABLE __HAL_RCC_GPIOJ_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2898 macro : __GPIOJ_CLK_DISABLE __HAL_RCC_GPIOJ_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2899 macro : __GPIOJ_FORCE_RESET __HAL_RCC_GPIOJ_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2900 macro : __GPIOJ_RELEASE_RESET __HAL_RCC_GPIOJ_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2901 macro : __GPIOJ_CLK_SLEEP_ENABLE __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2902 macro : __GPIOJ_CLK_SLEEP_DISABLE __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2903 macro : __GPIOK_CLK_ENABLE __HAL_RCC_GPIOK_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2904 macro : __GPIOK_CLK_DISABLE __HAL_RCC_GPIOK_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2905 macro : __GPIOK_RELEASE_RESET __HAL_RCC_GPIOK_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2906 macro : __GPIOK_CLK_SLEEP_ENABLE __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2907 macro : __GPIOK_CLK_SLEEP_DISABLE __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2908 macro : __ETH_CLK_ENABLE __HAL_RCC_ETH_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2909 macro : __ETH_CLK_DISABLE __HAL_RCC_ETH_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2910 macro : __DCMI_CLK_ENABLE __HAL_RCC_DCMI_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2911 macro : __DCMI_CLK_DISABLE __HAL_RCC_DCMI_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2912 macro : __DCMI_FORCE_RESET __HAL_RCC_DCMI_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2913 macro : __DCMI_RELEASE_RESET __HAL_RCC_DCMI_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2914 macro : __DCMI_CLK_SLEEP_ENABLE __HAL_RCC_DCMI_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2915 macro : __DCMI_CLK_SLEEP_DISABLE __HAL_RCC_DCMI_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2916 macro : __UART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2917 macro : __UART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2918 macro : __UART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2919 macro : __UART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2920 macro : __UART7_CLK_SLEEP_ENABLE __HAL_RCC_UART7_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2921 macro : __UART7_CLK_SLEEP_DISABLE __HAL_RCC_UART7_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2922 macro : __UART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2923 macro : __UART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2924 macro : __UART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2925 macro : __UART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2926 macro : __UART8_CLK_SLEEP_ENABLE __HAL_RCC_UART8_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2927 macro : __UART8_CLK_SLEEP_DISABLE __HAL_RCC_UART8_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2928 macro : __OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2929 macro : __OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2930 macro : __OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2931 macro : __OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2932 macro : __OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2933 macro : __OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2934 macro : __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2935 macro : __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2936 macro : __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 2937 macro : __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 2938 macro : __HAL_RCC_OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2939 macro : __HAL_RCC_OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2940 macro : __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2941 macro : __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2942 macro : __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 2943 macro : __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 2944 macro : __SRAM3_CLK_SLEEP_ENABLE __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2945 macro : __CAN2_CLK_SLEEP_ENABLE __HAL_RCC_CAN2_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2946 macro : __CAN2_CLK_SLEEP_DISABLE __HAL_RCC_CAN2_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2947 macro : __DAC_CLK_SLEEP_ENABLE __HAL_RCC_DAC_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2948 macro : __DAC_CLK_SLEEP_DISABLE __HAL_RCC_DAC_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2949 macro : __ADC2_CLK_SLEEP_ENABLE __HAL_RCC_ADC2_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2950 macro : __ADC2_CLK_SLEEP_DISABLE __HAL_RCC_ADC2_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2951 macro : __ADC3_CLK_SLEEP_ENABLE __HAL_RCC_ADC3_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2952 macro : __ADC3_CLK_SLEEP_DISABLE __HAL_RCC_ADC3_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2953 macro : __FSMC_FORCE_RESET __HAL_RCC_FSMC_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2954 macro : __FSMC_RELEASE_RESET __HAL_RCC_FSMC_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2955 macro : __FSMC_CLK_SLEEP_ENABLE __HAL_RCC_FSMC_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2956 macro : __FSMC_CLK_SLEEP_DISABLE __HAL_RCC_FSMC_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2957 macro : __SDIO_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2958 macro : __SDIO_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2959 macro : __SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2960 macro : __SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2961 macro : __DMA2D_CLK_ENABLE __HAL_RCC_DMA2D_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2962 macro : __DMA2D_CLK_DISABLE __HAL_RCC_DMA2D_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2963 macro : __DMA2D_FORCE_RESET __HAL_RCC_DMA2D_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2964 macro : __DMA2D_RELEASE_RESET __HAL_RCC_DMA2D_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2965 macro : __DMA2D_CLK_SLEEP_ENABLE __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2966 macro : __DMA2D_CLK_SLEEP_DISABLE __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2969 macro : __HAL_RCC_OTGFS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2970 macro : __HAL_RCC_OTGFS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2972 macro : __ADC12_CLK_ENABLE __HAL_RCC_ADC12_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2973 macro : __ADC12_CLK_DISABLE __HAL_RCC_ADC12_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2974 macro : __ADC34_CLK_ENABLE __HAL_RCC_ADC34_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2975 macro : __ADC34_CLK_DISABLE __HAL_RCC_ADC34_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2976 macro : __DAC2_CLK_ENABLE __HAL_RCC_DAC2_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2977 macro : __DAC2_CLK_DISABLE __HAL_RCC_DAC2_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2978 macro : __TIM18_CLK_ENABLE __HAL_RCC_TIM18_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2979 macro : __TIM18_CLK_DISABLE __HAL_RCC_TIM18_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2980 macro : __TIM19_CLK_ENABLE __HAL_RCC_TIM19_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2981 macro : __TIM19_CLK_DISABLE __HAL_RCC_TIM19_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2982 macro : __TIM20_CLK_ENABLE __HAL_RCC_TIM20_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2983 macro : __TIM20_CLK_DISABLE __HAL_RCC_TIM20_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2984 macro : __HRTIM1_CLK_ENABLE __HAL_RCC_HRTIM1_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2985 macro : __HRTIM1_CLK_DISABLE __HAL_RCC_HRTIM1_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2986 macro : __SDADC1_CLK_ENABLE __HAL_RCC_SDADC1_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2987 macro : __SDADC2_CLK_ENABLE __HAL_RCC_SDADC2_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2988 macro : __SDADC3_CLK_ENABLE __HAL_RCC_SDADC3_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 2989 macro : __SDADC1_CLK_DISABLE __HAL_RCC_SDADC1_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2990 macro : __SDADC2_CLK_DISABLE __HAL_RCC_SDADC2_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2991 macro : __SDADC3_CLK_DISABLE __HAL_RCC_SDADC3_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 2993 macro : __ADC12_FORCE_RESET __HAL_RCC_ADC12_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2994 macro : __ADC12_RELEASE_RESET __HAL_RCC_ADC12_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2995 macro : __ADC34_FORCE_RESET __HAL_RCC_ADC34_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2996 macro : __ADC34_RELEASE_RESET __HAL_RCC_ADC34_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2997 macro : __DAC2_FORCE_RESET __HAL_RCC_DAC2_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2998 macro : __DAC2_RELEASE_RESET __HAL_RCC_DAC2_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 2999 macro : __TIM18_FORCE_RESET __HAL_RCC_TIM18_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 3000 macro : __TIM18_RELEASE_RESET __HAL_RCC_TIM18_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 3001 macro : __TIM19_FORCE_RESET __HAL_RCC_TIM19_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 3002 macro : __TIM19_RELEASE_RESET __HAL_RCC_TIM19_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 3003 macro : __TIM20_FORCE_RESET __HAL_RCC_TIM20_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 3004 macro : __TIM20_RELEASE_RESET __HAL_RCC_TIM20_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 3005 macro : __HRTIM1_FORCE_RESET __HAL_RCC_HRTIM1_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 3006 macro : __HRTIM1_RELEASE_RESET __HAL_RCC_HRTIM1_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 3007 macro : __SDADC1_FORCE_RESET __HAL_RCC_SDADC1_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 3008 macro : __SDADC2_FORCE_RESET __HAL_RCC_SDADC2_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 3009 macro : __SDADC3_FORCE_RESET __HAL_RCC_SDADC3_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 3010 macro : __SDADC1_RELEASE_RESET __HAL_RCC_SDADC1_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 3011 macro : __SDADC2_RELEASE_RESET __HAL_RCC_SDADC2_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 3012 macro : __SDADC3_RELEASE_RESET __HAL_RCC_SDADC3_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 3014 macro : __ADC1_IS_CLK_ENABLED __HAL_RCC_ADC1_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3015 macro : __ADC1_IS_CLK_DISABLED __HAL_RCC_ADC1_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3016 macro : __ADC12_IS_CLK_ENABLED __HAL_RCC_ADC12_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3017 macro : __ADC12_IS_CLK_DISABLED __HAL_RCC_ADC12_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3018 macro : __ADC34_IS_CLK_ENABLED __HAL_RCC_ADC34_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3019 macro : __ADC34_IS_CLK_DISABLED __HAL_RCC_ADC34_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3020 macro : __CEC_IS_CLK_ENABLED __HAL_RCC_CEC_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3021 macro : __CEC_IS_CLK_DISABLED __HAL_RCC_CEC_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3022 macro : __CRC_IS_CLK_ENABLED __HAL_RCC_CRC_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3023 macro : __CRC_IS_CLK_DISABLED __HAL_RCC_CRC_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3024 macro : __DAC1_IS_CLK_ENABLED __HAL_RCC_DAC1_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3025 macro : __DAC1_IS_CLK_DISABLED __HAL_RCC_DAC1_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3026 macro : __DAC2_IS_CLK_ENABLED __HAL_RCC_DAC2_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3027 macro : __DAC2_IS_CLK_DISABLED __HAL_RCC_DAC2_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3028 macro : __DMA1_IS_CLK_ENABLED __HAL_RCC_DMA1_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3029 macro : __DMA1_IS_CLK_DISABLED __HAL_RCC_DMA1_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3030 macro : __DMA2_IS_CLK_ENABLED __HAL_RCC_DMA2_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3031 macro : __DMA2_IS_CLK_DISABLED __HAL_RCC_DMA2_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3032 macro : __FLITF_IS_CLK_ENABLED __HAL_RCC_FLITF_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3033 macro : __FLITF_IS_CLK_DISABLED __HAL_RCC_FLITF_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3034 macro : __FMC_IS_CLK_ENABLED __HAL_RCC_FMC_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3035 macro : __FMC_IS_CLK_DISABLED __HAL_RCC_FMC_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3036 macro : __GPIOA_IS_CLK_ENABLED __HAL_RCC_GPIOA_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3037 macro : __GPIOA_IS_CLK_DISABLED __HAL_RCC_GPIOA_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3038 macro : __GPIOB_IS_CLK_ENABLED __HAL_RCC_GPIOB_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3039 macro : __GPIOB_IS_CLK_DISABLED __HAL_RCC_GPIOB_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3040 macro : __GPIOC_IS_CLK_ENABLED __HAL_RCC_GPIOC_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3041 macro : __GPIOC_IS_CLK_DISABLED __HAL_RCC_GPIOC_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3042 macro : __GPIOD_IS_CLK_ENABLED __HAL_RCC_GPIOD_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3043 macro : __GPIOD_IS_CLK_DISABLED __HAL_RCC_GPIOD_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3044 macro : __GPIOE_IS_CLK_ENABLED __HAL_RCC_GPIOE_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3045 macro : __GPIOE_IS_CLK_DISABLED __HAL_RCC_GPIOE_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3046 macro : __GPIOF_IS_CLK_ENABLED __HAL_RCC_GPIOF_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3047 macro : __GPIOF_IS_CLK_DISABLED __HAL_RCC_GPIOF_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3048 macro : __GPIOG_IS_CLK_ENABLED __HAL_RCC_GPIOG_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3049 macro : __GPIOG_IS_CLK_DISABLED __HAL_RCC_GPIOG_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3050 macro : __GPIOH_IS_CLK_ENABLED __HAL_RCC_GPIOH_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3051 macro : __GPIOH_IS_CLK_DISABLED __HAL_RCC_GPIOH_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3052 macro : __HRTIM1_IS_CLK_ENABLED __HAL_RCC_HRTIM1_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3053 macro : __HRTIM1_IS_CLK_DISABLED __HAL_RCC_HRTIM1_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3054 macro : __I2C1_IS_CLK_ENABLED __HAL_RCC_I2C1_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3055 macro : __I2C1_IS_CLK_DISABLED __HAL_RCC_I2C1_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3056 macro : __I2C2_IS_CLK_ENABLED __HAL_RCC_I2C2_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3057 macro : __I2C2_IS_CLK_DISABLED __HAL_RCC_I2C2_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3058 macro : __I2C3_IS_CLK_ENABLED __HAL_RCC_I2C3_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3059 macro : __I2C3_IS_CLK_DISABLED __HAL_RCC_I2C3_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3060 macro : __PWR_IS_CLK_ENABLED __HAL_RCC_PWR_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3061 macro : __PWR_IS_CLK_DISABLED __HAL_RCC_PWR_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3062 macro : __SYSCFG_IS_CLK_ENABLED __HAL_RCC_SYSCFG_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3063 macro : __SYSCFG_IS_CLK_DISABLED __HAL_RCC_SYSCFG_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3064 macro : __SPI1_IS_CLK_ENABLED __HAL_RCC_SPI1_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3065 macro : __SPI1_IS_CLK_DISABLED __HAL_RCC_SPI1_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3066 macro : __SPI2_IS_CLK_ENABLED __HAL_RCC_SPI2_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3067 macro : __SPI2_IS_CLK_DISABLED __HAL_RCC_SPI2_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3068 macro : __SPI3_IS_CLK_ENABLED __HAL_RCC_SPI3_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3069 macro : __SPI3_IS_CLK_DISABLED __HAL_RCC_SPI3_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3070 macro : __SPI4_IS_CLK_ENABLED __HAL_RCC_SPI4_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3071 macro : __SPI4_IS_CLK_DISABLED __HAL_RCC_SPI4_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3072 macro : __SDADC1_IS_CLK_ENABLED __HAL_RCC_SDADC1_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3073 macro : __SDADC1_IS_CLK_DISABLED __HAL_RCC_SDADC1_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3074 macro : __SDADC2_IS_CLK_ENABLED __HAL_RCC_SDADC2_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3075 macro : __SDADC2_IS_CLK_DISABLED __HAL_RCC_SDADC2_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3076 macro : __SDADC3_IS_CLK_ENABLED __HAL_RCC_SDADC3_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3077 macro : __SDADC3_IS_CLK_DISABLED __HAL_RCC_SDADC3_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3078 macro : __SRAM_IS_CLK_ENABLED __HAL_RCC_SRAM_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3079 macro : __SRAM_IS_CLK_DISABLED __HAL_RCC_SRAM_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3080 macro : __TIM1_IS_CLK_ENABLED __HAL_RCC_TIM1_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3081 macro : __TIM1_IS_CLK_DISABLED __HAL_RCC_TIM1_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3082 macro : __TIM2_IS_CLK_ENABLED __HAL_RCC_TIM2_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3083 macro : __TIM2_IS_CLK_DISABLED __HAL_RCC_TIM2_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3084 macro : __TIM3_IS_CLK_ENABLED __HAL_RCC_TIM3_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3085 macro : __TIM3_IS_CLK_DISABLED __HAL_RCC_TIM3_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3086 macro : __TIM4_IS_CLK_ENABLED __HAL_RCC_TIM4_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3087 macro : __TIM4_IS_CLK_DISABLED __HAL_RCC_TIM4_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3088 macro : __TIM5_IS_CLK_ENABLED __HAL_RCC_TIM5_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3089 macro : __TIM5_IS_CLK_DISABLED __HAL_RCC_TIM5_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3090 macro : __TIM6_IS_CLK_ENABLED __HAL_RCC_TIM6_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3091 macro : __TIM6_IS_CLK_DISABLED __HAL_RCC_TIM6_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3092 macro : __TIM7_IS_CLK_ENABLED __HAL_RCC_TIM7_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3093 macro : __TIM7_IS_CLK_DISABLED __HAL_RCC_TIM7_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3094 macro : __TIM8_IS_CLK_ENABLED __HAL_RCC_TIM8_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3095 macro : __TIM8_IS_CLK_DISABLED __HAL_RCC_TIM8_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3096 macro : __TIM12_IS_CLK_ENABLED __HAL_RCC_TIM12_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3097 macro : __TIM12_IS_CLK_DISABLED __HAL_RCC_TIM12_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3098 macro : __TIM13_IS_CLK_ENABLED __HAL_RCC_TIM13_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3099 macro : __TIM13_IS_CLK_DISABLED __HAL_RCC_TIM13_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3100 macro : __TIM14_IS_CLK_ENABLED __HAL_RCC_TIM14_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3101 macro : __TIM14_IS_CLK_DISABLED __HAL_RCC_TIM14_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3102 macro : __TIM15_IS_CLK_ENABLED __HAL_RCC_TIM15_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3103 macro : __TIM15_IS_CLK_DISABLED __HAL_RCC_TIM15_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3104 macro : __TIM16_IS_CLK_ENABLED __HAL_RCC_TIM16_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3105 macro : __TIM16_IS_CLK_DISABLED __HAL_RCC_TIM16_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3106 macro : __TIM17_IS_CLK_ENABLED __HAL_RCC_TIM17_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3107 macro : __TIM17_IS_CLK_DISABLED __HAL_RCC_TIM17_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3108 macro : __TIM18_IS_CLK_ENABLED __HAL_RCC_TIM18_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3109 macro : __TIM18_IS_CLK_DISABLED __HAL_RCC_TIM18_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3110 macro : __TIM19_IS_CLK_ENABLED __HAL_RCC_TIM19_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3111 macro : __TIM19_IS_CLK_DISABLED __HAL_RCC_TIM19_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3112 macro : __TIM20_IS_CLK_ENABLED __HAL_RCC_TIM20_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3113 macro : __TIM20_IS_CLK_DISABLED __HAL_RCC_TIM20_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3114 macro : __TSC_IS_CLK_ENABLED __HAL_RCC_TSC_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3115 macro : __TSC_IS_CLK_DISABLED __HAL_RCC_TSC_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3116 macro : __UART4_IS_CLK_ENABLED __HAL_RCC_UART4_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3117 macro : __UART4_IS_CLK_DISABLED __HAL_RCC_UART4_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3118 macro : __UART5_IS_CLK_ENABLED __HAL_RCC_UART5_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3119 macro : __UART5_IS_CLK_DISABLED __HAL_RCC_UART5_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3120 macro : __USART1_IS_CLK_ENABLED __HAL_RCC_USART1_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3121 macro : __USART1_IS_CLK_DISABLED __HAL_RCC_USART1_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3122 macro : __USART2_IS_CLK_ENABLED __HAL_RCC_USART2_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3123 macro : __USART2_IS_CLK_DISABLED __HAL_RCC_USART2_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3124 macro : __USART3_IS_CLK_ENABLED __HAL_RCC_USART3_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3125 macro : __USART3_IS_CLK_DISABLED __HAL_RCC_USART3_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3126 macro : __USB_IS_CLK_ENABLED __HAL_RCC_USB_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3127 macro : __USB_IS_CLK_DISABLED __HAL_RCC_USB_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3128 macro : __WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3129 macro : __WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3201 macro : __HAL_RCC_I2SCLK __HAL_RCC_I2S_CONFIG
 DW_MACRO_GNU_define_indirect - lineno : 3202 macro : __HAL_RCC_I2SCLK_CONFIG __HAL_RCC_I2S_CONFIG
 DW_MACRO_GNU_define_indirect - lineno : 3204 macro : __RCC_PLLSRC RCC_GET_PLL_OSCSOURCE
 DW_MACRO_GNU_define_indirect - lineno : 3206 macro : IS_RCC_MSIRANGE IS_RCC_MSI_CLOCK_RANGE
 DW_MACRO_GNU_define_indirect - lineno : 3207 macro : IS_RCC_RTCCLK_SOURCE IS_RCC_RTCCLKSOURCE
 DW_MACRO_GNU_define_indirect - lineno : 3208 macro : IS_RCC_SYSCLK_DIV IS_RCC_HCLK
 DW_MACRO_GNU_define_indirect - lineno : 3209 macro : IS_RCC_HCLK_DIV IS_RCC_PCLK
 DW_MACRO_GNU_define_indirect - lineno : 3210 macro : IS_RCC_PERIPHCLK IS_RCC_PERIPHCLOCK
 DW_MACRO_GNU_define_indirect - lineno : 3212 macro : RCC_IT_HSI14 RCC_IT_HSI14RDY
 DW_MACRO_GNU_define_indirect - lineno : 3214 macro : RCC_IT_CSSLSE RCC_IT_LSECSS
 DW_MACRO_GNU_define_indirect - lineno : 3215 macro : RCC_IT_CSSHSE RCC_IT_CSS
 DW_MACRO_GNU_define_indirect - lineno : 3217 macro : RCC_PLLMUL_3 RCC_PLL_MUL3
 DW_MACRO_GNU_define_indirect - lineno : 3218 macro : RCC_PLLMUL_4 RCC_PLL_MUL4
 DW_MACRO_GNU_define_indirect - lineno : 3219 macro : RCC_PLLMUL_6 RCC_PLL_MUL6
 DW_MACRO_GNU_define_indirect - lineno : 3220 macro : RCC_PLLMUL_8 RCC_PLL_MUL8
 DW_MACRO_GNU_define_indirect - lineno : 3221 macro : RCC_PLLMUL_12 RCC_PLL_MUL12
 DW_MACRO_GNU_define_indirect - lineno : 3222 macro : RCC_PLLMUL_16 RCC_PLL_MUL16
 DW_MACRO_GNU_define_indirect - lineno : 3223 macro : RCC_PLLMUL_24 RCC_PLL_MUL24
 DW_MACRO_GNU_define_indirect - lineno : 3224 macro : RCC_PLLMUL_32 RCC_PLL_MUL32
 DW_MACRO_GNU_define_indirect - lineno : 3225 macro : RCC_PLLMUL_48 RCC_PLL_MUL48
 DW_MACRO_GNU_define_indirect - lineno : 3227 macro : RCC_PLLDIV_2 RCC_PLL_DIV2
 DW_MACRO_GNU_define_indirect - lineno : 3228 macro : RCC_PLLDIV_3 RCC_PLL_DIV3
 DW_MACRO_GNU_define_indirect - lineno : 3229 macro : RCC_PLLDIV_4 RCC_PLL_DIV4
 DW_MACRO_GNU_define_indirect - lineno : 3231 macro : IS_RCC_MCOSOURCE IS_RCC_MCO1SOURCE
 DW_MACRO_GNU_define_indirect - lineno : 3232 macro : __HAL_RCC_MCO_CONFIG __HAL_RCC_MCO1_CONFIG
 DW_MACRO_GNU_define_indirect - lineno : 3233 macro : RCC_MCO_NODIV RCC_MCODIV_1
 DW_MACRO_GNU_define_indirect - lineno : 3234 macro : RCC_MCO_DIV1 RCC_MCODIV_1
 DW_MACRO_GNU_define_indirect - lineno : 3235 macro : RCC_MCO_DIV2 RCC_MCODIV_2
 DW_MACRO_GNU_define_indirect - lineno : 3236 macro : RCC_MCO_DIV4 RCC_MCODIV_4
 DW_MACRO_GNU_define_indirect - lineno : 3237 macro : RCC_MCO_DIV8 RCC_MCODIV_8
 DW_MACRO_GNU_define_indirect - lineno : 3238 macro : RCC_MCO_DIV16 RCC_MCODIV_16
 DW_MACRO_GNU_define_indirect - lineno : 3239 macro : RCC_MCO_DIV32 RCC_MCODIV_32
 DW_MACRO_GNU_define_indirect - lineno : 3240 macro : RCC_MCO_DIV64 RCC_MCODIV_64
 DW_MACRO_GNU_define_indirect - lineno : 3241 macro : RCC_MCO_DIV128 RCC_MCODIV_128
 DW_MACRO_GNU_define_indirect - lineno : 3242 macro : RCC_MCOSOURCE_NONE RCC_MCO1SOURCE_NOCLOCK
 DW_MACRO_GNU_define_indirect - lineno : 3243 macro : RCC_MCOSOURCE_LSI RCC_MCO1SOURCE_LSI
 DW_MACRO_GNU_define_indirect - lineno : 3244 macro : RCC_MCOSOURCE_LSE RCC_MCO1SOURCE_LSE
 DW_MACRO_GNU_define_indirect - lineno : 3245 macro : RCC_MCOSOURCE_SYSCLK RCC_MCO1SOURCE_SYSCLK
 DW_MACRO_GNU_define_indirect - lineno : 3246 macro : RCC_MCOSOURCE_HSI RCC_MCO1SOURCE_HSI
 DW_MACRO_GNU_define_indirect - lineno : 3247 macro : RCC_MCOSOURCE_HSI14 RCC_MCO1SOURCE_HSI14
 DW_MACRO_GNU_define_indirect - lineno : 3248 macro : RCC_MCOSOURCE_HSI48 RCC_MCO1SOURCE_HSI48
 DW_MACRO_GNU_define_indirect - lineno : 3249 macro : RCC_MCOSOURCE_HSE RCC_MCO1SOURCE_HSE
 DW_MACRO_GNU_define_indirect - lineno : 3250 macro : RCC_MCOSOURCE_PLLCLK_DIV1 RCC_MCO1SOURCE_PLLCLK
 DW_MACRO_GNU_define_indirect - lineno : 3251 macro : RCC_MCOSOURCE_PLLCLK_NODIV RCC_MCO1SOURCE_PLLCLK
 DW_MACRO_GNU_define_indirect - lineno : 3252 macro : RCC_MCOSOURCE_PLLCLK_DIV2 RCC_MCO1SOURCE_PLLCLK_DIV2
 DW_MACRO_GNU_define_indirect - lineno : 3257 macro : RCC_RTCCLKSOURCE_NONE RCC_RTCCLKSOURCE_NO_CLK
 DW_MACRO_GNU_define_indirect - lineno : 3260 macro : RCC_USBCLK_PLLSAI1 RCC_USBCLKSOURCE_PLLSAI1
 DW_MACRO_GNU_define_indirect - lineno : 3261 macro : RCC_USBCLK_PLL RCC_USBCLKSOURCE_PLL
 DW_MACRO_GNU_define_indirect - lineno : 3262 macro : RCC_USBCLK_MSI RCC_USBCLKSOURCE_MSI
 DW_MACRO_GNU_define_indirect - lineno : 3263 macro : RCC_USBCLKSOURCE_PLLCLK RCC_USBCLKSOURCE_PLL
 DW_MACRO_GNU_define_indirect - lineno : 3264 macro : RCC_USBPLLCLK_DIV1 RCC_USBCLKSOURCE_PLL
 DW_MACRO_GNU_define_indirect - lineno : 3265 macro : RCC_USBPLLCLK_DIV1_5 RCC_USBCLKSOURCE_PLL_DIV1_5
 DW_MACRO_GNU_define_indirect - lineno : 3266 macro : RCC_USBPLLCLK_DIV2 RCC_USBCLKSOURCE_PLL_DIV2
 DW_MACRO_GNU_define_indirect - lineno : 3267 macro : RCC_USBPLLCLK_DIV3 RCC_USBCLKSOURCE_PLL_DIV3
 DW_MACRO_GNU_define_indirect - lineno : 3269 macro : HSION_BitNumber RCC_HSION_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3270 macro : HSION_BITNUMBER RCC_HSION_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3271 macro : HSEON_BitNumber RCC_HSEON_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3272 macro : HSEON_BITNUMBER RCC_HSEON_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3273 macro : MSION_BITNUMBER RCC_MSION_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3274 macro : CSSON_BitNumber RCC_CSSON_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3275 macro : CSSON_BITNUMBER RCC_CSSON_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3276 macro : PLLON_BitNumber RCC_PLLON_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3277 macro : PLLON_BITNUMBER RCC_PLLON_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3278 macro : PLLI2SON_BitNumber RCC_PLLI2SON_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3279 macro : I2SSRC_BitNumber RCC_I2SSRC_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3280 macro : RTCEN_BitNumber RCC_RTCEN_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3281 macro : RTCEN_BITNUMBER RCC_RTCEN_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3282 macro : BDRST_BitNumber RCC_BDRST_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3283 macro : BDRST_BITNUMBER RCC_BDRST_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3284 macro : RTCRST_BITNUMBER RCC_RTCRST_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3285 macro : LSION_BitNumber RCC_LSION_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3286 macro : LSION_BITNUMBER RCC_LSION_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3287 macro : LSEON_BitNumber RCC_LSEON_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3288 macro : LSEON_BITNUMBER RCC_LSEON_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3289 macro : LSEBYP_BITNUMBER RCC_LSEBYP_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3290 macro : PLLSAION_BitNumber RCC_PLLSAION_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3291 macro : TIMPRE_BitNumber RCC_TIMPRE_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3292 macro : RMVF_BitNumber RCC_RMVF_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3293 macro : RMVF_BITNUMBER RCC_RMVF_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3294 macro : RCC_CR2_HSI14TRIM_BitNumber RCC_HSI14TRIM_BIT_NUMBER
 DW_MACRO_GNU_define_indirect - lineno : 3295 macro : CR_BYTE2_ADDRESS RCC_CR_BYTE2_ADDRESS
 DW_MACRO_GNU_define_indirect - lineno : 3296 macro : CIR_BYTE1_ADDRESS RCC_CIR_BYTE1_ADDRESS
 DW_MACRO_GNU_define_indirect - lineno : 3297 macro : CIR_BYTE2_ADDRESS RCC_CIR_BYTE2_ADDRESS
 DW_MACRO_GNU_define_indirect - lineno : 3298 macro : BDCR_BYTE0_ADDRESS RCC_BDCR_BYTE0_ADDRESS
 DW_MACRO_GNU_define_indirect - lineno : 3299 macro : DBP_TIMEOUT_VALUE RCC_DBP_TIMEOUT_VALUE
 DW_MACRO_GNU_define_indirect - lineno : 3300 macro : LSE_TIMEOUT_VALUE RCC_LSE_TIMEOUT_VALUE
 DW_MACRO_GNU_define_indirect - lineno : 3302 macro : CR_HSION_BB RCC_CR_HSION_BB
 DW_MACRO_GNU_define_indirect - lineno : 3303 macro : CR_CSSON_BB RCC_CR_CSSON_BB
 DW_MACRO_GNU_define_indirect - lineno : 3304 macro : CR_PLLON_BB RCC_CR_PLLON_BB
 DW_MACRO_GNU_define_indirect - lineno : 3305 macro : CR_PLLI2SON_BB RCC_CR_PLLI2SON_BB
 DW_MACRO_GNU_define_indirect - lineno : 3306 macro : CR_MSION_BB RCC_CR_MSION_BB
 DW_MACRO_GNU_define_indirect - lineno : 3307 macro : CSR_LSION_BB RCC_CSR_LSION_BB
 DW_MACRO_GNU_define_indirect - lineno : 3308 macro : CSR_LSEON_BB RCC_CSR_LSEON_BB
 DW_MACRO_GNU_define_indirect - lineno : 3309 macro : CSR_LSEBYP_BB RCC_CSR_LSEBYP_BB
 DW_MACRO_GNU_define_indirect - lineno : 3310 macro : CSR_RTCEN_BB RCC_CSR_RTCEN_BB
 DW_MACRO_GNU_define_indirect - lineno : 3311 macro : CSR_RTCRST_BB RCC_CSR_RTCRST_BB
 DW_MACRO_GNU_define_indirect - lineno : 3312 macro : CFGR_I2SSRC_BB RCC_CFGR_I2SSRC_BB
 DW_MACRO_GNU_define_indirect - lineno : 3313 macro : BDCR_RTCEN_BB RCC_BDCR_RTCEN_BB
 DW_MACRO_GNU_define_indirect - lineno : 3314 macro : BDCR_BDRST_BB RCC_BDCR_BDRST_BB
 DW_MACRO_GNU_define_indirect - lineno : 3315 macro : CR_HSEON_BB RCC_CR_HSEON_BB
 DW_MACRO_GNU_define_indirect - lineno : 3316 macro : CSR_RMVF_BB RCC_CSR_RMVF_BB
 DW_MACRO_GNU_define_indirect - lineno : 3317 macro : CR_PLLSAION_BB RCC_CR_PLLSAION_BB
 DW_MACRO_GNU_define_indirect - lineno : 3318 macro : DCKCFGR_TIMPRE_BB RCC_DCKCFGR_TIMPRE_BB
 DW_MACRO_GNU_define_indirect - lineno : 3320 macro : __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 3321 macro : __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 3322 macro : __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 3323 macro : __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 3324 macro : __HAL_RCC_CRS_CALCULATE_RELOADVALUE __HAL_RCC_CRS_RELOADVALUE_CALCULATE
 DW_MACRO_GNU_define_indirect - lineno : 3326 macro : __HAL_RCC_GET_IT_SOURCE __HAL_RCC_GET_IT
 DW_MACRO_GNU_define_indirect - lineno : 3328 macro : RCC_CRS_SYNCWARM RCC_CRS_SYNCWARN
 DW_MACRO_GNU_define_indirect - lineno : 3329 macro : RCC_CRS_TRIMOV RCC_CRS_TRIMOVF
 DW_MACRO_GNU_define_indirect - lineno : 3331 macro : RCC_PERIPHCLK_CK48 RCC_PERIPHCLK_CLK48
 DW_MACRO_GNU_define_indirect - lineno : 3332 macro : RCC_CK48CLKSOURCE_PLLQ RCC_CLK48CLKSOURCE_PLLQ
 DW_MACRO_GNU_define_indirect - lineno : 3333 macro : RCC_CK48CLKSOURCE_PLLSAIP RCC_CLK48CLKSOURCE_PLLSAIP
 DW_MACRO_GNU_define_indirect - lineno : 3334 macro : RCC_CK48CLKSOURCE_PLLI2SQ RCC_CLK48CLKSOURCE_PLLI2SQ
 DW_MACRO_GNU_define_indirect - lineno : 3335 macro : IS_RCC_CK48CLKSOURCE IS_RCC_CLK48CLKSOURCE
 DW_MACRO_GNU_define_indirect - lineno : 3336 macro : RCC_SDIOCLKSOURCE_CK48 RCC_SDIOCLKSOURCE_CLK48
 DW_MACRO_GNU_define_indirect - lineno : 3338 macro : __HAL_RCC_DFSDM_CLK_ENABLE __HAL_RCC_DFSDM1_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 3339 macro : __HAL_RCC_DFSDM_CLK_DISABLE __HAL_RCC_DFSDM1_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 3340 macro : __HAL_RCC_DFSDM_IS_CLK_ENABLED __HAL_RCC_DFSDM1_IS_CLK_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3341 macro : __HAL_RCC_DFSDM_IS_CLK_DISABLED __HAL_RCC_DFSDM1_IS_CLK_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3342 macro : __HAL_RCC_DFSDM_FORCE_RESET __HAL_RCC_DFSDM1_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 3343 macro : __HAL_RCC_DFSDM_RELEASE_RESET __HAL_RCC_DFSDM1_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 3344 macro : __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 3345 macro : __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 3346 macro : __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3347 macro : __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED
 DW_MACRO_GNU_define_indirect - lineno : 3348 macro : DfsdmClockSelection Dfsdm1ClockSelection
 DW_MACRO_GNU_define_indirect - lineno : 3349 macro : RCC_PERIPHCLK_DFSDM RCC_PERIPHCLK_DFSDM1
 DW_MACRO_GNU_define_indirect - lineno : 3350 macro : RCC_DFSDMCLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2
 DW_MACRO_GNU_define_indirect - lineno : 3351 macro : RCC_DFSDMCLKSOURCE_SYSCLK RCC_DFSDM1CLKSOURCE_SYSCLK
 DW_MACRO_GNU_define_indirect - lineno : 3352 macro : __HAL_RCC_DFSDM_CONFIG __HAL_RCC_DFSDM1_CONFIG
 DW_MACRO_GNU_define_indirect - lineno : 3353 macro : __HAL_RCC_GET_DFSDM_SOURCE __HAL_RCC_GET_DFSDM1_SOURCE
 DW_MACRO_GNU_define_indirect - lineno : 3354 macro : RCC_DFSDM1CLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2
 DW_MACRO_GNU_define_indirect - lineno : 3355 macro : RCC_SWPMI1CLKSOURCE_PCLK RCC_SWPMI1CLKSOURCE_PCLK1
 DW_MACRO_GNU_define_indirect - lineno : 3356 macro : RCC_LPTIM1CLKSOURCE_PCLK RCC_LPTIM1CLKSOURCE_PCLK1
 DW_MACRO_GNU_define_indirect - lineno : 3357 macro : RCC_LPTIM2CLKSOURCE_PCLK RCC_LPTIM2CLKSOURCE_PCLK1
 DW_MACRO_GNU_define_indirect - lineno : 3359 macro : RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM1AUDIOCLKSOURCE_I2S1
 DW_MACRO_GNU_define_indirect - lineno : 3360 macro : RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM1AUDIOCLKSOURCE_I2S2
 DW_MACRO_GNU_define_indirect - lineno : 3361 macro : RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM2AUDIOCLKSOURCE_I2S1
 DW_MACRO_GNU_define_indirect - lineno : 3362 macro : RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM2AUDIOCLKSOURCE_I2S2
 DW_MACRO_GNU_define_indirect - lineno : 3363 macro : RCC_DFSDM1CLKSOURCE_APB2 RCC_DFSDM1CLKSOURCE_PCLK2
 DW_MACRO_GNU_define_indirect - lineno : 3364 macro : RCC_DFSDM2CLKSOURCE_APB2 RCC_DFSDM2CLKSOURCE_PCLK2
 DW_MACRO_GNU_define_indirect - lineno : 3365 macro : RCC_FMPI2C1CLKSOURCE_APB RCC_FMPI2C1CLKSOURCE_PCLK1
 DW_MACRO_GNU_define_indirect - lineno : 3374 macro : HAL_RNG_ReadyCallback(__HANDLE__) HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit)
 DW_MACRO_GNU_define_indirect - lineno : 3385 macro : __HAL_RTC_CLEAR_FLAG __HAL_RTC_EXTI_CLEAR_FLAG
 DW_MACRO_GNU_define_indirect - lineno : 3387 macro : __HAL_RTC_DISABLE_IT __HAL_RTC_EXTI_DISABLE_IT
 DW_MACRO_GNU_define_indirect - lineno : 3388 macro : __HAL_RTC_ENABLE_IT __HAL_RTC_EXTI_ENABLE_IT
 DW_MACRO_GNU_define_indirect - lineno : 3391 macro : __HAL_RTC_EXTI_CLEAR_FLAG(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_CLEAR_FLAG()
 DW_MACRO_GNU_define_indirect - lineno : 3393 macro : __HAL_RTC_EXTI_ENABLE_IT(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_ENABLE_IT()
 DW_MACRO_GNU_define_indirect - lineno : 3395 macro : __HAL_RTC_EXTI_DISABLE_IT(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_DISABLE_IT()
 DW_MACRO_GNU_define_indirect - lineno : 3397 macro : __HAL_RTC_EXTI_GET_FLAG(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_GET_FLAG()
 DW_MACRO_GNU_define_indirect - lineno : 3399 macro : __HAL_RTC_EXTI_GENERATE_SWIT(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_GENERATE_SWIT()
 DW_MACRO_GNU_define_indirect - lineno : 3418 macro : IS_ALARM IS_RTC_ALARM
 DW_MACRO_GNU_define_indirect - lineno : 3419 macro : IS_ALARM_MASK IS_RTC_ALARM_MASK
 DW_MACRO_GNU_define_indirect - lineno : 3420 macro : IS_TAMPER IS_RTC_TAMPER
 DW_MACRO_GNU_define_indirect - lineno : 3421 macro : IS_TAMPER_ERASE_MODE IS_RTC_TAMPER_ERASE_MODE
 DW_MACRO_GNU_define_indirect - lineno : 3422 macro : IS_TAMPER_FILTER IS_RTC_TAMPER_FILTER
 DW_MACRO_GNU_define_indirect - lineno : 3423 macro : IS_TAMPER_INTERRUPT IS_RTC_TAMPER_INTERRUPT
 DW_MACRO_GNU_define_indirect - lineno : 3424 macro : IS_TAMPER_MASKFLAG_STATE IS_RTC_TAMPER_MASKFLAG_STATE
 DW_MACRO_GNU_define_indirect - lineno : 3425 macro : IS_TAMPER_PRECHARGE_DURATION IS_RTC_TAMPER_PRECHARGE_DURATION
 DW_MACRO_GNU_define_indirect - lineno : 3426 macro : IS_TAMPER_PULLUP_STATE IS_RTC_TAMPER_PULLUP_STATE
 DW_MACRO_GNU_define_indirect - lineno : 3427 macro : IS_TAMPER_SAMPLING_FREQ IS_RTC_TAMPER_SAMPLING_FREQ
 DW_MACRO_GNU_define_indirect - lineno : 3428 macro : IS_TAMPER_TIMESTAMPONTAMPER_DETECTION IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION
 DW_MACRO_GNU_define_indirect - lineno : 3429 macro : IS_TAMPER_TRIGGER IS_RTC_TAMPER_TRIGGER
 DW_MACRO_GNU_define_indirect - lineno : 3430 macro : IS_WAKEUP_CLOCK IS_RTC_WAKEUP_CLOCK
 DW_MACRO_GNU_define_indirect - lineno : 3431 macro : IS_WAKEUP_COUNTER IS_RTC_WAKEUP_COUNTER
 DW_MACRO_GNU_define_indirect - lineno : 3433 macro : __RTC_WRITEPROTECTION_ENABLE __HAL_RTC_WRITEPROTECTION_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 3434 macro : __RTC_WRITEPROTECTION_DISABLE __HAL_RTC_WRITEPROTECTION_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 3444 macro : SD_OCR_CID_CSD_OVERWRIETE SD_OCR_CID_CSD_OVERWRITE
 DW_MACRO_GNU_define_indirect - lineno : 3445 macro : SD_CMD_SD_APP_STAUS SD_CMD_SD_APP_STATUS
 DW_MACRO_GNU_define_indirect - lineno : 3525 macro : __SMARTCARD_ENABLE_IT __HAL_SMARTCARD_ENABLE_IT
 DW_MACRO_GNU_define_indirect - lineno : 3526 macro : __SMARTCARD_DISABLE_IT __HAL_SMARTCARD_DISABLE_IT
 DW_MACRO_GNU_define_indirect - lineno : 3527 macro : __SMARTCARD_ENABLE __HAL_SMARTCARD_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 3528 macro : __SMARTCARD_DISABLE __HAL_SMARTCARD_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 3529 macro : __SMARTCARD_DMA_REQUEST_ENABLE __HAL_SMARTCARD_DMA_REQUEST_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 3530 macro : __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 3532 macro : __HAL_SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE
 DW_MACRO_GNU_define_indirect - lineno : 3533 macro : __SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE
 DW_MACRO_GNU_define_indirect - lineno : 3535 macro : IS_SMARTCARD_ONEBIT_SAMPLING IS_SMARTCARD_ONE_BIT_SAMPLE
 DW_MACRO_GNU_define_indirect - lineno : 3544 macro : __HAL_SMBUS_RESET_CR1 SMBUS_RESET_CR1
 DW_MACRO_GNU_define_indirect - lineno : 3545 macro : __HAL_SMBUS_RESET_CR2 SMBUS_RESET_CR2
 DW_MACRO_GNU_define_indirect - lineno : 3546 macro : __HAL_SMBUS_GENERATE_START SMBUS_GENERATE_START
 DW_MACRO_GNU_define_indirect - lineno : 3547 macro : __HAL_SMBUS_GET_ADDR_MATCH SMBUS_GET_ADDR_MATCH
 DW_MACRO_GNU_define_indirect - lineno : 3548 macro : __HAL_SMBUS_GET_DIR SMBUS_GET_DIR
 DW_MACRO_GNU_define_indirect - lineno : 3549 macro : __HAL_SMBUS_GET_STOP_MODE SMBUS_GET_STOP_MODE
 DW_MACRO_GNU_define_indirect - lineno : 3550 macro : __HAL_SMBUS_GET_PEC_MODE SMBUS_GET_PEC_MODE
 DW_MACRO_GNU_define_indirect - lineno : 3551 macro : __HAL_SMBUS_GET_ALERT_ENABLED SMBUS_GET_ALERT_ENABLED
 DW_MACRO_GNU_define_indirect - lineno : 3560 macro : __HAL_SPI_1LINE_TX SPI_1LINE_TX
 DW_MACRO_GNU_define_indirect - lineno : 3561 macro : __HAL_SPI_1LINE_RX SPI_1LINE_RX
 DW_MACRO_GNU_define_indirect - lineno : 3562 macro : __HAL_SPI_RESET_CRC SPI_RESET_CRC
 DW_MACRO_GNU_define_indirect - lineno : 3572 macro : __HAL_UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE
 DW_MACRO_GNU_define_indirect - lineno : 3573 macro : __HAL_UART_MASK_COMPUTATION UART_MASK_COMPUTATION
 DW_MACRO_GNU_define_indirect - lineno : 3574 macro : __UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE
 DW_MACRO_GNU_define_indirect - lineno : 3575 macro : __UART_MASK_COMPUTATION UART_MASK_COMPUTATION
 DW_MACRO_GNU_define_indirect - lineno : 3577 macro : IS_UART_WAKEUPMETHODE IS_UART_WAKEUPMETHOD
 DW_MACRO_GNU_define_indirect - lineno : 3579 macro : IS_UART_ONEBIT_SAMPLE IS_UART_ONE_BIT_SAMPLE
 DW_MACRO_GNU_define_indirect - lineno : 3580 macro : IS_UART_ONEBIT_SAMPLING IS_UART_ONE_BIT_SAMPLE
 DW_MACRO_GNU_define_indirect - lineno : 3591 macro : __USART_ENABLE_IT __HAL_USART_ENABLE_IT
 DW_MACRO_GNU_define_indirect - lineno : 3592 macro : __USART_DISABLE_IT __HAL_USART_DISABLE_IT
 DW_MACRO_GNU_define_indirect - lineno : 3593 macro : __USART_ENABLE __HAL_USART_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 3594 macro : __USART_DISABLE __HAL_USART_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 3596 macro : __HAL_USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE
 DW_MACRO_GNU_define_indirect - lineno : 3597 macro : __USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE
 DW_MACRO_GNU_define_indirect - lineno : 3606 macro : USB_EXTI_LINE_WAKEUP USB_WAKEUP_EXTI_LINE
 DW_MACRO_GNU_define_indirect - lineno : 3608 macro : USB_FS_EXTI_TRIGGER_RISING_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 3609 macro : USB_FS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 3610 macro : USB_FS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 3611 macro : USB_FS_EXTI_LINE_WAKEUP USB_OTG_FS_WAKEUP_EXTI_LINE
 DW_MACRO_GNU_define_indirect - lineno : 3613 macro : USB_HS_EXTI_TRIGGER_RISING_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 3614 macro : USB_HS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 3615 macro : USB_HS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 3616 macro : USB_HS_EXTI_LINE_WAKEUP USB_OTG_HS_WAKEUP_EXTI_LINE
 DW_MACRO_GNU_define_indirect - lineno : 3618 macro : __HAL_USB_EXTI_ENABLE_IT __HAL_USB_WAKEUP_EXTI_ENABLE_IT
 DW_MACRO_GNU_define_indirect - lineno : 3619 macro : __HAL_USB_EXTI_DISABLE_IT __HAL_USB_WAKEUP_EXTI_DISABLE_IT
 DW_MACRO_GNU_define_indirect - lineno : 3620 macro : __HAL_USB_EXTI_GET_FLAG __HAL_USB_WAKEUP_EXTI_GET_FLAG
 DW_MACRO_GNU_define_indirect - lineno : 3621 macro : __HAL_USB_EXTI_CLEAR_FLAG __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG
 DW_MACRO_GNU_define_indirect - lineno : 3622 macro : __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 3623 macro : __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 3624 macro : __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 3626 macro : __HAL_USB_FS_EXTI_ENABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT
 DW_MACRO_GNU_define_indirect - lineno : 3627 macro : __HAL_USB_FS_EXTI_DISABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT
 DW_MACRO_GNU_define_indirect - lineno : 3628 macro : __HAL_USB_FS_EXTI_GET_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG
 DW_MACRO_GNU_define_indirect - lineno : 3629 macro : __HAL_USB_FS_EXTI_CLEAR_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG
 DW_MACRO_GNU_define_indirect - lineno : 3630 macro : __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 3631 macro : __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 3632 macro : __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 3633 macro : __HAL_USB_FS_EXTI_GENERATE_SWIT __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT
 DW_MACRO_GNU_define_indirect - lineno : 3635 macro : __HAL_USB_HS_EXTI_ENABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT
 DW_MACRO_GNU_define_indirect - lineno : 3636 macro : __HAL_USB_HS_EXTI_DISABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT
 DW_MACRO_GNU_define_indirect - lineno : 3637 macro : __HAL_USB_HS_EXTI_GET_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG
 DW_MACRO_GNU_define_indirect - lineno : 3638 macro : __HAL_USB_HS_EXTI_CLEAR_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG
 DW_MACRO_GNU_define_indirect - lineno : 3639 macro : __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 3640 macro : __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 3641 macro : __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
 DW_MACRO_GNU_define_indirect - lineno : 3642 macro : __HAL_USB_HS_EXTI_GENERATE_SWIT __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT
 DW_MACRO_GNU_define_indirect - lineno : 3644 macro : HAL_PCD_ActiveRemoteWakeup HAL_PCD_ActivateRemoteWakeup
 DW_MACRO_GNU_define_indirect - lineno : 3645 macro : HAL_PCD_DeActiveRemoteWakeup HAL_PCD_DeActivateRemoteWakeup
 DW_MACRO_GNU_define_indirect - lineno : 3647 macro : HAL_PCD_SetTxFiFo HAL_PCDEx_SetTxFiFo
 DW_MACRO_GNU_define_indirect - lineno : 3648 macro : HAL_PCD_SetRxFiFo HAL_PCDEx_SetRxFiFo
 DW_MACRO_GNU_define_indirect - lineno : 3656 macro : __HAL_TIM_SetICPrescalerValue TIM_SET_ICPRESCALERVALUE
 DW_MACRO_GNU_define_indirect - lineno : 3657 macro : __HAL_TIM_ResetICPrescalerValue TIM_RESET_ICPRESCALERVALUE
 DW_MACRO_GNU_define_indirect - lineno : 3659 macro : TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE
 DW_MACRO_GNU_define_indirect - lineno : 3660 macro : TIM_GET_CLEAR_IT __HAL_TIM_CLEAR_IT
 DW_MACRO_GNU_define_indirect - lineno : 3662 macro : __HAL_TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE
 DW_MACRO_GNU_define_indirect - lineno : 3664 macro : __HAL_TIM_DIRECTION_STATUS __HAL_TIM_IS_TIM_COUNTING_DOWN
 DW_MACRO_GNU_define_indirect - lineno : 3665 macro : __HAL_TIM_PRESCALER __HAL_TIM_SET_PRESCALER
 DW_MACRO_GNU_define_indirect - lineno : 3666 macro : __HAL_TIM_SetCounter __HAL_TIM_SET_COUNTER
 DW_MACRO_GNU_define_indirect - lineno : 3667 macro : __HAL_TIM_GetCounter __HAL_TIM_GET_COUNTER
 DW_MACRO_GNU_define_indirect - lineno : 3668 macro : __HAL_TIM_SetAutoreload __HAL_TIM_SET_AUTORELOAD
 DW_MACRO_GNU_define_indirect - lineno : 3669 macro : __HAL_TIM_GetAutoreload __HAL_TIM_GET_AUTORELOAD
 DW_MACRO_GNU_define_indirect - lineno : 3670 macro : __HAL_TIM_SetClockDivision __HAL_TIM_SET_CLOCKDIVISION
 DW_MACRO_GNU_define_indirect - lineno : 3671 macro : __HAL_TIM_GetClockDivision __HAL_TIM_GET_CLOCKDIVISION
 DW_MACRO_GNU_define_indirect - lineno : 3672 macro : __HAL_TIM_SetICPrescaler __HAL_TIM_SET_ICPRESCALER
 DW_MACRO_GNU_define_indirect - lineno : 3673 macro : __HAL_TIM_GetICPrescaler __HAL_TIM_GET_ICPRESCALER
 DW_MACRO_GNU_define_indirect - lineno : 3674 macro : __HAL_TIM_SetCompare __HAL_TIM_SET_COMPARE
 DW_MACRO_GNU_define_indirect - lineno : 3675 macro : __HAL_TIM_GetCompare __HAL_TIM_GET_COMPARE
 DW_MACRO_GNU_define_indirect - lineno : 3677 macro : TIM_BREAKINPUTSOURCE_DFSDM TIM_BREAKINPUTSOURCE_DFSDM1
 DW_MACRO_GNU_define_indirect - lineno : 3686 macro : __HAL_ETH_EXTI_ENABLE_IT __HAL_ETH_WAKEUP_EXTI_ENABLE_IT
 DW_MACRO_GNU_define_indirect - lineno : 3687 macro : __HAL_ETH_EXTI_DISABLE_IT __HAL_ETH_WAKEUP_EXTI_DISABLE_IT
 DW_MACRO_GNU_define_indirect - lineno : 3688 macro : __HAL_ETH_EXTI_GET_FLAG __HAL_ETH_WAKEUP_EXTI_GET_FLAG
 DW_MACRO_GNU_define_indirect - lineno : 3689 macro : __HAL_ETH_EXTI_CLEAR_FLAG __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG
 DW_MACRO_GNU_define_indirect - lineno : 3690 macro : __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER
 DW_MACRO_GNU_define_indirect - lineno : 3691 macro : __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER
 DW_MACRO_GNU_define_indirect - lineno : 3692 macro : __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER
 DW_MACRO_GNU_define_indirect - lineno : 3694 macro : ETH_PROMISCIOUSMODE_ENABLE ETH_PROMISCUOUS_MODE_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 3695 macro : ETH_PROMISCIOUSMODE_DISABLE ETH_PROMISCUOUS_MODE_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 3696 macro : IS_ETH_PROMISCIOUS_MODE IS_ETH_PROMISCUOUS_MODE
 DW_MACRO_GNU_define_indirect - lineno : 3704 macro : __HAL_LTDC_LAYER LTDC_LAYER
 DW_MACRO_GNU_define_indirect - lineno : 3705 macro : __HAL_LTDC_RELOAD_CONFIG __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG
 DW_MACRO_GNU_define_indirect - lineno : 3713 macro : SAI_OUTPUTDRIVE_DISABLED SAI_OUTPUTDRIVE_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 3714 macro : SAI_OUTPUTDRIVE_ENABLED SAI_OUTPUTDRIVE_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 3715 macro : SAI_MASTERDIVIDER_ENABLED SAI_MASTERDIVIDER_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 3716 macro : SAI_MASTERDIVIDER_DISABLED SAI_MASTERDIVIDER_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 3717 macro : SAI_STREOMODE SAI_STEREOMODE
 DW_MACRO_GNU_define_indirect - lineno : 3718 macro : SAI_FIFOStatus_Empty SAI_FIFOSTATUS_EMPTY
 DW_MACRO_GNU_define_indirect - lineno : 3719 macro : SAI_FIFOStatus_Less1QuarterFull SAI_FIFOSTATUS_LESS1QUARTERFULL
 DW_MACRO_GNU_define_indirect - lineno : 3720 macro : SAI_FIFOStatus_1QuarterFull SAI_FIFOSTATUS_1QUARTERFULL
 DW_MACRO_GNU_define_indirect - lineno : 3721 macro : SAI_FIFOStatus_HalfFull SAI_FIFOSTATUS_HALFFULL
 DW_MACRO_GNU_define_indirect - lineno : 3722 macro : SAI_FIFOStatus_3QuartersFull SAI_FIFOSTATUS_3QUARTERFULL
 DW_MACRO_GNU_define_indirect - lineno : 3723 macro : SAI_FIFOStatus_Full SAI_FIFOSTATUS_FULL
 DW_MACRO_GNU_define_indirect - lineno : 3724 macro : IS_SAI_BLOCK_MONO_STREO_MODE IS_SAI_BLOCK_MONO_STEREO_MODE
 DW_MACRO_GNU_define_indirect - lineno : 3725 macro : SAI_SYNCHRONOUS_EXT SAI_SYNCHRONOUS_EXT_SAI1
 DW_MACRO_GNU_define_indirect - lineno : 3726 macro : SAI_SYNCEXT_IN_ENABLE SAI_SYNCEXT_OUTBLOCKA_ENABLE

  Offset:                      0x1345a
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 39 macro : _STDDEF_H 
 DW_MACRO_GNU_define_indirect - lineno : 40 macro : _STDDEF_H_ 
 DW_MACRO_GNU_define_indirect - lineno : 42 macro : _ANSI_STDDEF_H 
 DW_MACRO_GNU_define_indirect - lineno : 137 macro : _PTRDIFF_T 
 DW_MACRO_GNU_define_indirect - lineno : 138 macro : _T_PTRDIFF_ 
 DW_MACRO_GNU_define_indirect - lineno : 139 macro : _T_PTRDIFF 
 DW_MACRO_GNU_define_indirect - lineno : 140 macro : __PTRDIFF_T 
 DW_MACRO_GNU_define_indirect - lineno : 141 macro : _PTRDIFF_T_ 
 DW_MACRO_GNU_define_indirect - lineno : 142 macro : _BSD_PTRDIFF_T_ 
 DW_MACRO_GNU_define_indirect - lineno : 143 macro : ___int_ptrdiff_t_h 
 DW_MACRO_GNU_define_indirect - lineno : 144 macro : _GCC_PTRDIFF_T 
 DW_MACRO_GNU_define_indirect - lineno : 145 macro : _PTRDIFF_T_DECLARED 
 DW_MACRO_GNU_undef_indirect - lineno : 161 macro : __need_ptrdiff_t
 DW_MACRO_GNU_define_indirect - lineno : 187 macro : __size_t__ 
 DW_MACRO_GNU_define_indirect - lineno : 188 macro : __SIZE_T__ 
 DW_MACRO_GNU_define_indirect - lineno : 189 macro : _SIZE_T 
 DW_MACRO_GNU_define_indirect - lineno : 190 macro : _SYS_SIZE_T_H 
 DW_MACRO_GNU_define_indirect - lineno : 191 macro : _T_SIZE_ 
 DW_MACRO_GNU_define_indirect - lineno : 192 macro : _T_SIZE 
 DW_MACRO_GNU_define_indirect - lineno : 193 macro : __SIZE_T 
 DW_MACRO_GNU_define_indirect - lineno : 194 macro : _SIZE_T_ 
 DW_MACRO_GNU_define_indirect - lineno : 195 macro : _BSD_SIZE_T_ 
 DW_MACRO_GNU_define_indirect - lineno : 196 macro : _SIZE_T_DEFINED_ 
 DW_MACRO_GNU_define_indirect - lineno : 197 macro : _SIZE_T_DEFINED 
 DW_MACRO_GNU_define_indirect - lineno : 198 macro : _BSD_SIZE_T_DEFINED_ 
 DW_MACRO_GNU_define_indirect - lineno : 199 macro : _SIZE_T_DECLARED 
 DW_MACRO_GNU_define_indirect - lineno : 200 macro : ___int_size_t_h 
 DW_MACRO_GNU_define_indirect - lineno : 201 macro : _GCC_SIZE_T 
 DW_MACRO_GNU_define_indirect - lineno : 202 macro : _SIZET_ 
 DW_MACRO_GNU_define_indirect - lineno : 210 macro : __size_t 
 DW_MACRO_GNU_undef_indirect - lineno : 238 macro : __need_size_t
 DW_MACRO_GNU_define_indirect - lineno : 267 macro : __wchar_t__ 
 DW_MACRO_GNU_define_indirect - lineno : 268 macro : __WCHAR_T__ 
 DW_MACRO_GNU_define_indirect - lineno : 269 macro : _WCHAR_T 
 DW_MACRO_GNU_define_indirect - lineno : 270 macro : _T_WCHAR_ 
 DW_MACRO_GNU_define_indirect - lineno : 271 macro : _T_WCHAR 
 DW_MACRO_GNU_define_indirect - lineno : 272 macro : __WCHAR_T 
 DW_MACRO_GNU_define_indirect - lineno : 273 macro : _WCHAR_T_ 
 DW_MACRO_GNU_define_indirect - lineno : 274 macro : _BSD_WCHAR_T_ 
 DW_MACRO_GNU_define_indirect - lineno : 275 macro : _WCHAR_T_DEFINED_ 
 DW_MACRO_GNU_define_indirect - lineno : 276 macro : _WCHAR_T_DEFINED 
 DW_MACRO_GNU_define_indirect - lineno : 277 macro : _WCHAR_T_H 
 DW_MACRO_GNU_define_indirect - lineno : 278 macro : ___int_wchar_t_h 
 DW_MACRO_GNU_define_indirect - lineno : 279 macro : __INT_WCHAR_T_H 
 DW_MACRO_GNU_define_indirect - lineno : 280 macro : _GCC_WCHAR_T 
 DW_MACRO_GNU_define_indirect - lineno : 281 macro : _WCHAR_T_DECLARED 
 DW_MACRO_GNU_undef_indirect - lineno : 294 macro : _BSD_WCHAR_T_
 DW_MACRO_GNU_undef_indirect - lineno : 347 macro : __need_wchar_t
 DW_MACRO_GNU_undef_indirect - lineno : 401 macro : NULL
 DW_MACRO_GNU_define_indirect - lineno : 406 macro : NULL ((void *)0)
 DW_MACRO_GNU_undef_indirect - lineno : 412 macro : __need_NULL
 DW_MACRO_GNU_define_indirect - lineno : 417 macro : offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
 DW_MACRO_GNU_define_indirect - lineno : 422 macro : _GCC_MAX_ALIGN_T 

  Offset:                      0x135ce
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 57 macro : HAL_MAX_DELAY 0xFFFFFFFFU
 DW_MACRO_GNU_define_indirect - lineno : 59 macro : HAL_IS_BIT_SET(REG,BIT) (((REG) & (BIT)) != 0U)
 DW_MACRO_GNU_define_indirect - lineno : 60 macro : HAL_IS_BIT_CLR(REG,BIT) (((REG) & (BIT)) == 0U)
 DW_MACRO_GNU_define_indirect - lineno : 62 macro : __HAL_LINKDMA(__HANDLE__,__PPP_DMA_FIELD__,__DMA_HANDLE__) do{ (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); (__DMA_HANDLE__).Parent = (__HANDLE__); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 68 macro : UNUSED(X) (void)X
 DW_MACRO_GNU_define_indirect - lineno : 85 macro : __HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0U)
 DW_MACRO_GNU_define_indirect - lineno : 91 macro : __HAL_LOCK(__HANDLE__) do{ if((__HANDLE__)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (__HANDLE__)->Lock = HAL_LOCKED; } }while (0U)
 DW_MACRO_GNU_define_indirect - lineno : 103 macro : __HAL_UNLOCK(__HANDLE__) do{ (__HANDLE__)->Lock = HAL_UNLOCKED; }while (0U)
 DW_MACRO_GNU_define_indirect - lineno : 118 macro : __weak __attribute__((weak))
 DW_MACRO_GNU_define_indirect - lineno : 121 macro : __packed __attribute__((__packed__))
 DW_MACRO_GNU_define_indirect - lineno : 136 macro : __ALIGN_END __attribute__ ((aligned (4)))
 DW_MACRO_GNU_define_indirect - lineno : 139 macro : __ALIGN_BEGIN 
 DW_MACRO_GNU_define_indirect - lineno : 183 macro : __RAM_FUNC __attribute__((section(".RamFunc")))
 DW_MACRO_GNU_define_indirect - lineno : 194 macro : __NOINLINE __attribute__ ( (noinline) )

  Offset:                      0x1362a
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 95 macro : RCC_PLLSOURCE_HSI_DIV2 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 96 macro : RCC_PLLSOURCE_HSE RCC_CFGR_PLLSRC
 DW_MACRO_GNU_define_indirect - lineno : 105 macro : RCC_OSCILLATORTYPE_NONE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 106 macro : RCC_OSCILLATORTYPE_HSE 0x00000001U
 DW_MACRO_GNU_define_indirect - lineno : 107 macro : RCC_OSCILLATORTYPE_HSI 0x00000002U
 DW_MACRO_GNU_define_indirect - lineno : 108 macro : RCC_OSCILLATORTYPE_LSE 0x00000004U
 DW_MACRO_GNU_define_indirect - lineno : 109 macro : RCC_OSCILLATORTYPE_LSI 0x00000008U
 DW_MACRO_GNU_define_indirect - lineno : 117 macro : RCC_HSE_OFF 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 118 macro : RCC_HSE_ON RCC_CR_HSEON
 DW_MACRO_GNU_define_indirect - lineno : 119 macro : RCC_HSE_BYPASS ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON))
 DW_MACRO_GNU_define_indirect - lineno : 127 macro : RCC_LSE_OFF 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 128 macro : RCC_LSE_ON RCC_BDCR_LSEON
 DW_MACRO_GNU_define_indirect - lineno : 129 macro : RCC_LSE_BYPASS ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON))
 DW_MACRO_GNU_define_indirect - lineno : 138 macro : RCC_HSI_OFF 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 139 macro : RCC_HSI_ON RCC_CR_HSION
 DW_MACRO_GNU_define_indirect - lineno : 141 macro : RCC_HSICALIBRATION_DEFAULT 0x10U
 DW_MACRO_GNU_define_indirect - lineno : 150 macro : RCC_LSI_OFF 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 151 macro : RCC_LSI_ON RCC_CSR_LSION
 DW_MACRO_GNU_define_indirect - lineno : 160 macro : RCC_PLL_NONE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 161 macro : RCC_PLL_OFF 0x00000001U
 DW_MACRO_GNU_define_indirect - lineno : 162 macro : RCC_PLL_ON 0x00000002U
 DW_MACRO_GNU_define_indirect - lineno : 171 macro : RCC_CLOCKTYPE_SYSCLK 0x00000001U
 DW_MACRO_GNU_define_indirect - lineno : 172 macro : RCC_CLOCKTYPE_HCLK 0x00000002U
 DW_MACRO_GNU_define_indirect - lineno : 173 macro : RCC_CLOCKTYPE_PCLK1 0x00000004U
 DW_MACRO_GNU_define_indirect - lineno : 174 macro : RCC_CLOCKTYPE_PCLK2 0x00000008U
 DW_MACRO_GNU_define_indirect - lineno : 183 macro : RCC_SYSCLKSOURCE_HSI RCC_CFGR_SW_HSI
 DW_MACRO_GNU_define_indirect - lineno : 184 macro : RCC_SYSCLKSOURCE_HSE RCC_CFGR_SW_HSE
 DW_MACRO_GNU_define_indirect - lineno : 185 macro : RCC_SYSCLKSOURCE_PLLCLK RCC_CFGR_SW_PLL
 DW_MACRO_GNU_define_indirect - lineno : 194 macro : RCC_SYSCLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSI
 DW_MACRO_GNU_define_indirect - lineno : 195 macro : RCC_SYSCLKSOURCE_STATUS_HSE RCC_CFGR_SWS_HSE
 DW_MACRO_GNU_define_indirect - lineno : 196 macro : RCC_SYSCLKSOURCE_STATUS_PLLCLK RCC_CFGR_SWS_PLL
 DW_MACRO_GNU_define_indirect - lineno : 205 macro : RCC_SYSCLK_DIV1 RCC_CFGR_HPRE_DIV1
 DW_MACRO_GNU_define_indirect - lineno : 206 macro : RCC_SYSCLK_DIV2 RCC_CFGR_HPRE_DIV2
 DW_MACRO_GNU_define_indirect - lineno : 207 macro : RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4
 DW_MACRO_GNU_define_indirect - lineno : 208 macro : RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8
 DW_MACRO_GNU_define_indirect - lineno : 209 macro : RCC_SYSCLK_DIV16 RCC_CFGR_HPRE_DIV16
 DW_MACRO_GNU_define_indirect - lineno : 210 macro : RCC_SYSCLK_DIV64 RCC_CFGR_HPRE_DIV64
 DW_MACRO_GNU_define_indirect - lineno : 211 macro : RCC_SYSCLK_DIV128 RCC_CFGR_HPRE_DIV128
 DW_MACRO_GNU_define_indirect - lineno : 212 macro : RCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256
 DW_MACRO_GNU_define_indirect - lineno : 213 macro : RCC_SYSCLK_DIV512 RCC_CFGR_HPRE_DIV512
 DW_MACRO_GNU_define_indirect - lineno : 222 macro : RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1
 DW_MACRO_GNU_define_indirect - lineno : 223 macro : RCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2
 DW_MACRO_GNU_define_indirect - lineno : 224 macro : RCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4
 DW_MACRO_GNU_define_indirect - lineno : 225 macro : RCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8
 DW_MACRO_GNU_define_indirect - lineno : 226 macro : RCC_HCLK_DIV16 RCC_CFGR_PPRE1_DIV16
 DW_MACRO_GNU_define_indirect - lineno : 235 macro : RCC_RTCCLKSOURCE_NO_CLK 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 236 macro : RCC_RTCCLKSOURCE_LSE RCC_BDCR_RTCSEL_LSE
 DW_MACRO_GNU_define_indirect - lineno : 237 macro : RCC_RTCCLKSOURCE_LSI RCC_BDCR_RTCSEL_LSI
 DW_MACRO_GNU_define_indirect - lineno : 238 macro : RCC_RTCCLKSOURCE_HSE_DIV128 RCC_BDCR_RTCSEL_HSE
 DW_MACRO_GNU_define_indirect - lineno : 247 macro : RCC_MCO1 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 248 macro : RCC_MCO RCC_MCO1
 DW_MACRO_GNU_define_indirect - lineno : 257 macro : RCC_MCODIV_1 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 266 macro : RCC_IT_LSIRDY ((uint8_t)RCC_CIR_LSIRDYF)
 DW_MACRO_GNU_define_indirect - lineno : 267 macro : RCC_IT_LSERDY ((uint8_t)RCC_CIR_LSERDYF)
 DW_MACRO_GNU_define_indirect - lineno : 268 macro : RCC_IT_HSIRDY ((uint8_t)RCC_CIR_HSIRDYF)
 DW_MACRO_GNU_define_indirect - lineno : 269 macro : RCC_IT_HSERDY ((uint8_t)RCC_CIR_HSERDYF)
 DW_MACRO_GNU_define_indirect - lineno : 270 macro : RCC_IT_PLLRDY ((uint8_t)RCC_CIR_PLLRDYF)
 DW_MACRO_GNU_define_indirect - lineno : 271 macro : RCC_IT_CSS ((uint8_t)RCC_CIR_CSSF)
 DW_MACRO_GNU_define_indirect - lineno : 286 macro : RCC_FLAG_HSIRDY ((uint8_t)((CR_REG_INDEX << 5U) | RCC_CR_HSIRDY_Pos))
 DW_MACRO_GNU_define_indirect - lineno : 287 macro : RCC_FLAG_HSERDY ((uint8_t)((CR_REG_INDEX << 5U) | RCC_CR_HSERDY_Pos))
 DW_MACRO_GNU_define_indirect - lineno : 288 macro : RCC_FLAG_PLLRDY ((uint8_t)((CR_REG_INDEX << 5U) | RCC_CR_PLLRDY_Pos))
 DW_MACRO_GNU_define_indirect - lineno : 291 macro : RCC_FLAG_LSIRDY ((uint8_t)((CSR_REG_INDEX << 5U) | RCC_CSR_LSIRDY_Pos))
 DW_MACRO_GNU_define_indirect - lineno : 292 macro : RCC_FLAG_PINRST ((uint8_t)((CSR_REG_INDEX << 5U) | RCC_CSR_PINRSTF_Pos))
 DW_MACRO_GNU_define_indirect - lineno : 293 macro : RCC_FLAG_PORRST ((uint8_t)((CSR_REG_INDEX << 5U) | RCC_CSR_PORRSTF_Pos))
 DW_MACRO_GNU_define_indirect - lineno : 294 macro : RCC_FLAG_SFTRST ((uint8_t)((CSR_REG_INDEX << 5U) | RCC_CSR_SFTRSTF_Pos))
 DW_MACRO_GNU_define_indirect - lineno : 295 macro : RCC_FLAG_IWDGRST ((uint8_t)((CSR_REG_INDEX << 5U) | RCC_CSR_IWDGRSTF_Pos))
 DW_MACRO_GNU_define_indirect - lineno : 296 macro : RCC_FLAG_WWDGRST ((uint8_t)((CSR_REG_INDEX << 5U) | RCC_CSR_WWDGRSTF_Pos))
 DW_MACRO_GNU_define_indirect - lineno : 297 macro : RCC_FLAG_LPWRRST ((uint8_t)((CSR_REG_INDEX << 5U) | RCC_CSR_LPWRRSTF_Pos))
 DW_MACRO_GNU_define_indirect - lineno : 300 macro : RCC_FLAG_LSERDY ((uint8_t)((BDCR_REG_INDEX << 5U) | RCC_BDCR_LSERDY_Pos))
 DW_MACRO_GNU_define_indirect - lineno : 323 macro : __HAL_RCC_DMA1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN); tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 331 macro : __HAL_RCC_SRAM_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHBENR, RCC_AHBENR_SRAMEN); tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_SRAMEN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 339 macro : __HAL_RCC_FLITF_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHBENR, RCC_AHBENR_FLITFEN); tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_FLITFEN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 347 macro : __HAL_RCC_CRC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN); tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 355 macro : __HAL_RCC_DMA1_CLK_DISABLE() (RCC->AHBENR &= ~(RCC_AHBENR_DMA1EN))
 DW_MACRO_GNU_define_indirect - lineno : 356 macro : __HAL_RCC_SRAM_CLK_DISABLE() (RCC->AHBENR &= ~(RCC_AHBENR_SRAMEN))
 DW_MACRO_GNU_define_indirect - lineno : 357 macro : __HAL_RCC_FLITF_CLK_DISABLE() (RCC->AHBENR &= ~(RCC_AHBENR_FLITFEN))
 DW_MACRO_GNU_define_indirect - lineno : 358 macro : __HAL_RCC_CRC_CLK_DISABLE() (RCC->AHBENR &= ~(RCC_AHBENR_CRCEN))
 DW_MACRO_GNU_define_indirect - lineno : 372 macro : __HAL_RCC_DMA1_IS_CLK_ENABLED() ((RCC->AHBENR & (RCC_AHBENR_DMA1EN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 373 macro : __HAL_RCC_DMA1_IS_CLK_DISABLED() ((RCC->AHBENR & (RCC_AHBENR_DMA1EN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 374 macro : __HAL_RCC_SRAM_IS_CLK_ENABLED() ((RCC->AHBENR & (RCC_AHBENR_SRAMEN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 375 macro : __HAL_RCC_SRAM_IS_CLK_DISABLED() ((RCC->AHBENR & (RCC_AHBENR_SRAMEN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 376 macro : __HAL_RCC_FLITF_IS_CLK_ENABLED() ((RCC->AHBENR & (RCC_AHBENR_FLITFEN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 377 macro : __HAL_RCC_FLITF_IS_CLK_DISABLED() ((RCC->AHBENR & (RCC_AHBENR_FLITFEN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 378 macro : __HAL_RCC_CRC_IS_CLK_ENABLED() ((RCC->AHBENR & (RCC_AHBENR_CRCEN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 379 macro : __HAL_RCC_CRC_IS_CLK_DISABLED() ((RCC->AHBENR & (RCC_AHBENR_CRCEN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 392 macro : __HAL_RCC_TIM2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 400 macro : __HAL_RCC_TIM3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 408 macro : __HAL_RCC_WWDG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 416 macro : __HAL_RCC_USART2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 424 macro : __HAL_RCC_I2C1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 432 macro : __HAL_RCC_BKP_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_BKPEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_BKPEN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 440 macro : __HAL_RCC_PWR_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 448 macro : __HAL_RCC_TIM2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN))
 DW_MACRO_GNU_define_indirect - lineno : 449 macro : __HAL_RCC_TIM3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN))
 DW_MACRO_GNU_define_indirect - lineno : 450 macro : __HAL_RCC_WWDG_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_WWDGEN))
 DW_MACRO_GNU_define_indirect - lineno : 451 macro : __HAL_RCC_USART2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART2EN))
 DW_MACRO_GNU_define_indirect - lineno : 452 macro : __HAL_RCC_I2C1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C1EN))
 DW_MACRO_GNU_define_indirect - lineno : 454 macro : __HAL_RCC_BKP_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_BKPEN))
 DW_MACRO_GNU_define_indirect - lineno : 455 macro : __HAL_RCC_PWR_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_PWREN))
 DW_MACRO_GNU_define_indirect - lineno : 469 macro : __HAL_RCC_TIM2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 470 macro : __HAL_RCC_TIM2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 471 macro : __HAL_RCC_TIM3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 472 macro : __HAL_RCC_TIM3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 473 macro : __HAL_RCC_WWDG_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 474 macro : __HAL_RCC_WWDG_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 475 macro : __HAL_RCC_USART2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 476 macro : __HAL_RCC_USART2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 477 macro : __HAL_RCC_I2C1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 478 macro : __HAL_RCC_I2C1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 479 macro : __HAL_RCC_BKP_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_BKPEN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 480 macro : __HAL_RCC_BKP_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_BKPEN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 481 macro : __HAL_RCC_PWR_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 482 macro : __HAL_RCC_PWR_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 495 macro : __HAL_RCC_AFIO_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 503 macro : __HAL_RCC_GPIOA_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 511 macro : __HAL_RCC_GPIOB_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 519 macro : __HAL_RCC_GPIOC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPCEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPCEN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 527 macro : __HAL_RCC_GPIOD_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPDEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPDEN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 535 macro : __HAL_RCC_ADC1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 543 macro : __HAL_RCC_TIM1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 551 macro : __HAL_RCC_SPI1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 559 macro : __HAL_RCC_USART1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 567 macro : __HAL_RCC_AFIO_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_AFIOEN))
 DW_MACRO_GNU_define_indirect - lineno : 568 macro : __HAL_RCC_GPIOA_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPAEN))
 DW_MACRO_GNU_define_indirect - lineno : 569 macro : __HAL_RCC_GPIOB_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPBEN))
 DW_MACRO_GNU_define_indirect - lineno : 570 macro : __HAL_RCC_GPIOC_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPCEN))
 DW_MACRO_GNU_define_indirect - lineno : 571 macro : __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPDEN))
 DW_MACRO_GNU_define_indirect - lineno : 572 macro : __HAL_RCC_ADC1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC1EN))
 DW_MACRO_GNU_define_indirect - lineno : 574 macro : __HAL_RCC_TIM1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM1EN))
 DW_MACRO_GNU_define_indirect - lineno : 575 macro : __HAL_RCC_SPI1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI1EN))
 DW_MACRO_GNU_define_indirect - lineno : 576 macro : __HAL_RCC_USART1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART1EN))
 DW_MACRO_GNU_define_indirect - lineno : 590 macro : __HAL_RCC_AFIO_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_AFIOEN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 591 macro : __HAL_RCC_AFIO_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_AFIOEN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 592 macro : __HAL_RCC_GPIOA_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_IOPAEN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 593 macro : __HAL_RCC_GPIOA_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_IOPAEN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 594 macro : __HAL_RCC_GPIOB_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_IOPBEN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 595 macro : __HAL_RCC_GPIOB_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_IOPBEN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 596 macro : __HAL_RCC_GPIOC_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_IOPCEN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 597 macro : __HAL_RCC_GPIOC_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_IOPCEN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 598 macro : __HAL_RCC_GPIOD_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_IOPDEN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 599 macro : __HAL_RCC_GPIOD_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_IOPDEN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 600 macro : __HAL_RCC_ADC1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 601 macro : __HAL_RCC_ADC1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 602 macro : __HAL_RCC_TIM1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 603 macro : __HAL_RCC_TIM1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 604 macro : __HAL_RCC_SPI1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 605 macro : __HAL_RCC_SPI1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 606 macro : __HAL_RCC_USART1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 607 macro : __HAL_RCC_USART1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 617 macro : __HAL_RCC_APB1_FORCE_RESET() (RCC->APB2RSTR = 0xFFFFFFFFU)
 DW_MACRO_GNU_define_indirect - lineno : 618 macro : __HAL_RCC_TIM2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST))
 DW_MACRO_GNU_define_indirect - lineno : 619 macro : __HAL_RCC_TIM3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST))
 DW_MACRO_GNU_define_indirect - lineno : 620 macro : __HAL_RCC_WWDG_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_WWDGRST))
 DW_MACRO_GNU_define_indirect - lineno : 621 macro : __HAL_RCC_USART2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_USART2RST))
 DW_MACRO_GNU_define_indirect - lineno : 622 macro : __HAL_RCC_I2C1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C1RST))
 DW_MACRO_GNU_define_indirect - lineno : 624 macro : __HAL_RCC_BKP_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_BKPRST))
 DW_MACRO_GNU_define_indirect - lineno : 625 macro : __HAL_RCC_PWR_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_PWRRST))
 DW_MACRO_GNU_define_indirect - lineno : 627 macro : __HAL_RCC_APB1_RELEASE_RESET() (RCC->APB1RSTR = 0x00)
 DW_MACRO_GNU_define_indirect - lineno : 628 macro : __HAL_RCC_TIM2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST))
 DW_MACRO_GNU_define_indirect - lineno : 629 macro : __HAL_RCC_TIM3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST))
 DW_MACRO_GNU_define_indirect - lineno : 630 macro : __HAL_RCC_WWDG_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_WWDGRST))
 DW_MACRO_GNU_define_indirect - lineno : 631 macro : __HAL_RCC_USART2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART2RST))
 DW_MACRO_GNU_define_indirect - lineno : 632 macro : __HAL_RCC_I2C1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C1RST))
 DW_MACRO_GNU_define_indirect - lineno : 634 macro : __HAL_RCC_BKP_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_BKPRST))
 DW_MACRO_GNU_define_indirect - lineno : 635 macro : __HAL_RCC_PWR_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_PWRRST))
 DW_MACRO_GNU_define_indirect - lineno : 645 macro : __HAL_RCC_APB2_FORCE_RESET() (RCC->APB2RSTR = 0xFFFFFFFFU)
 DW_MACRO_GNU_define_indirect - lineno : 646 macro : __HAL_RCC_AFIO_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_AFIORST))
 DW_MACRO_GNU_define_indirect - lineno : 647 macro : __HAL_RCC_GPIOA_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPARST))
 DW_MACRO_GNU_define_indirect - lineno : 648 macro : __HAL_RCC_GPIOB_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPBRST))
 DW_MACRO_GNU_define_indirect - lineno : 649 macro : __HAL_RCC_GPIOC_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPCRST))
 DW_MACRO_GNU_define_indirect - lineno : 650 macro : __HAL_RCC_GPIOD_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPDRST))
 DW_MACRO_GNU_define_indirect - lineno : 651 macro : __HAL_RCC_ADC1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_ADC1RST))
 DW_MACRO_GNU_define_indirect - lineno : 653 macro : __HAL_RCC_TIM1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM1RST))
 DW_MACRO_GNU_define_indirect - lineno : 654 macro : __HAL_RCC_SPI1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI1RST))
 DW_MACRO_GNU_define_indirect - lineno : 655 macro : __HAL_RCC_USART1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_USART1RST))
 DW_MACRO_GNU_define_indirect - lineno : 657 macro : __HAL_RCC_APB2_RELEASE_RESET() (RCC->APB2RSTR = 0x00)
 DW_MACRO_GNU_define_indirect - lineno : 658 macro : __HAL_RCC_AFIO_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_AFIORST))
 DW_MACRO_GNU_define_indirect - lineno : 659 macro : __HAL_RCC_GPIOA_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPARST))
 DW_MACRO_GNU_define_indirect - lineno : 660 macro : __HAL_RCC_GPIOB_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPBRST))
 DW_MACRO_GNU_define_indirect - lineno : 661 macro : __HAL_RCC_GPIOC_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPCRST))
 DW_MACRO_GNU_define_indirect - lineno : 662 macro : __HAL_RCC_GPIOD_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPDRST))
 DW_MACRO_GNU_define_indirect - lineno : 663 macro : __HAL_RCC_ADC1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_ADC1RST))
 DW_MACRO_GNU_define_indirect - lineno : 665 macro : __HAL_RCC_TIM1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM1RST))
 DW_MACRO_GNU_define_indirect - lineno : 666 macro : __HAL_RCC_SPI1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI1RST))
 DW_MACRO_GNU_define_indirect - lineno : 667 macro : __HAL_RCC_USART1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART1RST))
 DW_MACRO_GNU_define_indirect - lineno : 687 macro : __HAL_RCC_HSI_ENABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = ENABLE)
 DW_MACRO_GNU_define_indirect - lineno : 688 macro : __HAL_RCC_HSI_DISABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = DISABLE)
 DW_MACRO_GNU_define_indirect - lineno : 697 macro : __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(_HSICALIBRATIONVALUE_) (MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (uint32_t)(_HSICALIBRATIONVALUE_) << RCC_CR_HSITRIM_Pos))
 DW_MACRO_GNU_define_indirect - lineno : 713 macro : __HAL_RCC_LSI_ENABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = ENABLE)
 DW_MACRO_GNU_define_indirect - lineno : 720 macro : __HAL_RCC_LSI_DISABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = DISABLE)
 DW_MACRO_GNU_define_indirect - lineno : 752 macro : __HAL_RCC_HSE_CONFIG(__STATE__) do{ if ((__STATE__) == RCC_HSE_ON) { SET_BIT(RCC->CR, RCC_CR_HSEON); } else if ((__STATE__) == RCC_HSE_OFF) { CLEAR_BIT(RCC->CR, RCC_CR_HSEON); CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); } else if ((__STATE__) == RCC_HSE_BYPASS) { SET_BIT(RCC->CR, RCC_CR_HSEBYP); SET_BIT(RCC->CR, RCC_CR_HSEON); } else { CLEAR_BIT(RCC->CR, RCC_CR_HSEON); CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); } }while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 800 macro : __HAL_RCC_LSE_CONFIG(__STATE__) do{ if ((__STATE__) == RCC_LSE_ON) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else if ((__STATE__) == RCC_LSE_OFF) { CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); } else if ((__STATE__) == RCC_LSE_BYPASS) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else { CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); } }while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 837 macro : __HAL_RCC_PLL_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = ENABLE)
 DW_MACRO_GNU_define_indirect - lineno : 842 macro : __HAL_RCC_PLL_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = DISABLE)
 DW_MACRO_GNU_define_indirect - lineno : 874 macro : __HAL_RCC_PLL_CONFIG(__RCC_PLLSOURCE__,__PLLMUL__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL),((__RCC_PLLSOURCE__) | (__PLLMUL__) ))
 DW_MACRO_GNU_define_indirect - lineno : 883 macro : __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC)))
 DW_MACRO_GNU_define_indirect - lineno : 901 macro : __HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__) MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__SYSCLKSOURCE__))
 DW_MACRO_GNU_define_indirect - lineno : 911 macro : __HAL_RCC_GET_SYSCLK_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR,RCC_CFGR_SWS)))
 DW_MACRO_GNU_define_indirect - lineno : 953 macro : __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO, (__MCOCLKSOURCE__))
 DW_MACRO_GNU_define_indirect - lineno : 987 macro : __HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__) MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, (__RTC_CLKSOURCE__))
 DW_MACRO_GNU_define_indirect - lineno : 996 macro : __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL))
 DW_MACRO_GNU_define_indirect - lineno : 1001 macro : __HAL_RCC_RTC_ENABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE)
 DW_MACRO_GNU_define_indirect - lineno : 1006 macro : __HAL_RCC_RTC_DISABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE)
 DW_MACRO_GNU_define_indirect - lineno : 1012 macro : __HAL_RCC_BACKUPRESET_FORCE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE)
 DW_MACRO_GNU_define_indirect - lineno : 1016 macro : __HAL_RCC_BACKUPRESET_RELEASE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE)
 DW_MACRO_GNU_define_indirect - lineno : 1043 macro : __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))
 DW_MACRO_GNU_define_indirect - lineno : 1061 macro : __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &= (uint8_t)(~(__INTERRUPT__)))
 DW_MACRO_GNU_define_indirect - lineno : 1080 macro : __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))
 DW_MACRO_GNU_define_indirect - lineno : 1100 macro : __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIR & (__INTERRUPT__)) == (__INTERRUPT__))
 DW_MACRO_GNU_define_indirect - lineno : 1106 macro : __HAL_RCC_CLEAR_RESET_FLAGS() (*(__IO uint32_t *)RCC_CSR_RMVF_BB = ENABLE)
 DW_MACRO_GNU_define_indirect - lineno : 1131 macro : __HAL_RCC_GET_FLAG(__FLAG__) (((((__FLAG__) >> 5U) == CR_REG_INDEX)? RCC->CR : ((((__FLAG__) >> 5U) == BDCR_REG_INDEX)? RCC->BDCR : RCC->CSR)) & (1U << ((__FLAG__) & RCC_FLAG_MASK)))

  Offset:                      0x13be8
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 22 macro : __STM32F1xx_HAL_RCC_EX_H 
 DW_MACRO_GNU_define_indirect - lineno : 58 macro : CR_REG_INDEX ((uint8_t)1)
 DW_MACRO_GNU_define_indirect - lineno : 85 macro : IS_RCC_HSE_PREDIV(__DIV__) (((__DIV__) == RCC_HSE_PREDIV_DIV1) || ((__DIV__) == RCC_HSE_PREDIV_DIV2))
 DW_MACRO_GNU_define_indirect - lineno : 101 macro : IS_RCC_PLL_MUL(__MUL__) (((__MUL__) == RCC_PLL_MUL2) || ((__MUL__) == RCC_PLL_MUL3) || ((__MUL__) == RCC_PLL_MUL4) || ((__MUL__) == RCC_PLL_MUL5) || ((__MUL__) == RCC_PLL_MUL6) || ((__MUL__) == RCC_PLL_MUL7) || ((__MUL__) == RCC_PLL_MUL8) || ((__MUL__) == RCC_PLL_MUL9) || ((__MUL__) == RCC_PLL_MUL10) || ((__MUL__) == RCC_PLL_MUL11) || ((__MUL__) == RCC_PLL_MUL12) || ((__MUL__) == RCC_PLL_MUL13) || ((__MUL__) == RCC_PLL_MUL14) || ((__MUL__) == RCC_PLL_MUL15) || ((__MUL__) == RCC_PLL_MUL16))
 DW_MACRO_GNU_define_indirect - lineno : 110 macro : IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK) || ((__SOURCE__) == RCC_MCO1SOURCE_HSI) || ((__SOURCE__) == RCC_MCO1SOURCE_HSE) || ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) || ((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK))
 DW_MACRO_GNU_define_indirect - lineno : 116 macro : IS_RCC_ADCPLLCLK_DIV(__ADCCLK__) (((__ADCCLK__) == RCC_ADCPCLK2_DIV2) || ((__ADCCLK__) == RCC_ADCPCLK2_DIV4) || ((__ADCCLK__) == RCC_ADCPCLK2_DIV6) || ((__ADCCLK__) == RCC_ADCPCLK2_DIV8))
 DW_MACRO_GNU_define_indirect - lineno : 174 macro : IS_RCC_PERIPHCLOCK(__SELECTION__) ((((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || (((__SELECTION__) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB))
 DW_MACRO_GNU_define_indirect - lineno : 190 macro : IS_RCC_USBPLLCLK_DIV(__USBCLK__) (((__USBCLK__) == RCC_USBCLKSOURCE_PLL) || ((__USBCLK__) == RCC_USBCLKSOURCE_PLL_DIV1_5))
 DW_MACRO_GNU_define_indirect - lineno : 331 macro : RCC_PERIPHCLK_RTC 0x00000001U
 DW_MACRO_GNU_define_indirect - lineno : 332 macro : RCC_PERIPHCLK_ADC 0x00000002U
 DW_MACRO_GNU_define_indirect - lineno : 341 macro : RCC_PERIPHCLK_USB 0x00000010U
 DW_MACRO_GNU_define_indirect - lineno : 351 macro : RCC_ADCPCLK2_DIV2 RCC_CFGR_ADCPRE_DIV2
 DW_MACRO_GNU_define_indirect - lineno : 352 macro : RCC_ADCPCLK2_DIV4 RCC_CFGR_ADCPRE_DIV4
 DW_MACRO_GNU_define_indirect - lineno : 353 macro : RCC_ADCPCLK2_DIV6 RCC_CFGR_ADCPRE_DIV6
 DW_MACRO_GNU_define_indirect - lineno : 354 macro : RCC_ADCPCLK2_DIV8 RCC_CFGR_ADCPRE_DIV8
 DW_MACRO_GNU_define_indirect - lineno : 394 macro : RCC_USBCLKSOURCE_PLL RCC_CFGR_USBPRE
 DW_MACRO_GNU_define_indirect - lineno : 395 macro : RCC_USBCLKSOURCE_PLL_DIV1_5 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 451 macro : RCC_HSE_PREDIV_DIV1 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 471 macro : RCC_HSE_PREDIV_DIV2 RCC_CFGR_PLLXTPRE
 DW_MACRO_GNU_define_indirect - lineno : 541 macro : RCC_PLL_MUL2 RCC_CFGR_PLLMULL2
 DW_MACRO_GNU_define_indirect - lineno : 542 macro : RCC_PLL_MUL3 RCC_CFGR_PLLMULL3
 DW_MACRO_GNU_define_indirect - lineno : 544 macro : RCC_PLL_MUL4 RCC_CFGR_PLLMULL4
 DW_MACRO_GNU_define_indirect - lineno : 545 macro : RCC_PLL_MUL5 RCC_CFGR_PLLMULL5
 DW_MACRO_GNU_define_indirect - lineno : 546 macro : RCC_PLL_MUL6 RCC_CFGR_PLLMULL6
 DW_MACRO_GNU_define_indirect - lineno : 547 macro : RCC_PLL_MUL7 RCC_CFGR_PLLMULL7
 DW_MACRO_GNU_define_indirect - lineno : 548 macro : RCC_PLL_MUL8 RCC_CFGR_PLLMULL8
 DW_MACRO_GNU_define_indirect - lineno : 549 macro : RCC_PLL_MUL9 RCC_CFGR_PLLMULL9
 DW_MACRO_GNU_define_indirect - lineno : 553 macro : RCC_PLL_MUL10 RCC_CFGR_PLLMULL10
 DW_MACRO_GNU_define_indirect - lineno : 554 macro : RCC_PLL_MUL11 RCC_CFGR_PLLMULL11
 DW_MACRO_GNU_define_indirect - lineno : 555 macro : RCC_PLL_MUL12 RCC_CFGR_PLLMULL12
 DW_MACRO_GNU_define_indirect - lineno : 556 macro : RCC_PLL_MUL13 RCC_CFGR_PLLMULL13
 DW_MACRO_GNU_define_indirect - lineno : 557 macro : RCC_PLL_MUL14 RCC_CFGR_PLLMULL14
 DW_MACRO_GNU_define_indirect - lineno : 558 macro : RCC_PLL_MUL15 RCC_CFGR_PLLMULL15
 DW_MACRO_GNU_define_indirect - lineno : 559 macro : RCC_PLL_MUL16 RCC_CFGR_PLLMULL16
 DW_MACRO_GNU_define_indirect - lineno : 569 macro : RCC_MCO1SOURCE_NOCLOCK ((uint32_t)RCC_CFGR_MCO_NOCLOCK)
 DW_MACRO_GNU_define_indirect - lineno : 570 macro : RCC_MCO1SOURCE_SYSCLK ((uint32_t)RCC_CFGR_MCO_SYSCLK)
 DW_MACRO_GNU_define_indirect - lineno : 571 macro : RCC_MCO1SOURCE_HSI ((uint32_t)RCC_CFGR_MCO_HSI)
 DW_MACRO_GNU_define_indirect - lineno : 572 macro : RCC_MCO1SOURCE_HSE ((uint32_t)RCC_CFGR_MCO_HSE)
 DW_MACRO_GNU_define_indirect - lineno : 573 macro : RCC_MCO1SOURCE_PLLCLK ((uint32_t)RCC_CFGR_MCO_PLLCLK_DIV2)
 DW_MACRO_GNU_define_indirect - lineno : 781 macro : __HAL_RCC_CAN1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 789 macro : __HAL_RCC_CAN1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN1EN))
 DW_MACRO_GNU_define_indirect - lineno : 796 macro : __HAL_RCC_TIM4_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 804 macro : __HAL_RCC_SPI2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 812 macro : __HAL_RCC_USART3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 820 macro : __HAL_RCC_I2C2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 828 macro : __HAL_RCC_TIM4_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN))
 DW_MACRO_GNU_define_indirect - lineno : 829 macro : __HAL_RCC_SPI2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI2EN))
 DW_MACRO_GNU_define_indirect - lineno : 830 macro : __HAL_RCC_USART3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN))
 DW_MACRO_GNU_define_indirect - lineno : 831 macro : __HAL_RCC_I2C2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C2EN))
 DW_MACRO_GNU_define_indirect - lineno : 836 macro : __HAL_RCC_USB_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USBEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USBEN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 844 macro : __HAL_RCC_USB_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USBEN))
 DW_MACRO_GNU_define_indirect - lineno : 1075 macro : __HAL_RCC_CAN1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 1076 macro : __HAL_RCC_CAN1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 1082 macro : __HAL_RCC_TIM4_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 1083 macro : __HAL_RCC_TIM4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 1084 macro : __HAL_RCC_SPI2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 1085 macro : __HAL_RCC_SPI2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 1086 macro : __HAL_RCC_USART3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 1087 macro : __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 1088 macro : __HAL_RCC_I2C2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 1089 macro : __HAL_RCC_I2C2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 1093 macro : __HAL_RCC_USB_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USBEN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 1094 macro : __HAL_RCC_USB_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USBEN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 1167 macro : __HAL_RCC_ADC2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 1175 macro : __HAL_RCC_ADC2_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC2EN))
 DW_MACRO_GNU_define_indirect - lineno : 1212 macro : __HAL_RCC_GPIOE_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPEEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPEEN); UNUSED(tmpreg); } while(0U)
 DW_MACRO_GNU_define_indirect - lineno : 1220 macro : __HAL_RCC_GPIOE_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPEEN))
 DW_MACRO_GNU_define_indirect - lineno : 1332 macro : __HAL_RCC_ADC2_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 1333 macro : __HAL_RCC_ADC2_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 1347 macro : __HAL_RCC_GPIOE_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_IOPEEN)) != RESET)
 DW_MACRO_GNU_define_indirect - lineno : 1348 macro : __HAL_RCC_GPIOE_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_IOPEEN)) == RESET)
 DW_MACRO_GNU_define_indirect - lineno : 1411 macro : __HAL_RCC_CAN1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN1RST))
 DW_MACRO_GNU_define_indirect - lineno : 1413 macro : __HAL_RCC_CAN1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN1RST))
 DW_MACRO_GNU_define_indirect - lineno : 1420 macro : __HAL_RCC_TIM4_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST))
 DW_MACRO_GNU_define_indirect - lineno : 1421 macro : __HAL_RCC_SPI2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI2RST))
 DW_MACRO_GNU_define_indirect - lineno : 1422 macro : __HAL_RCC_USART3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_USART3RST))
 DW_MACRO_GNU_define_indirect - lineno : 1423 macro : __HAL_RCC_I2C2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C2RST))
 DW_MACRO_GNU_define_indirect - lineno : 1425 macro : __HAL_RCC_TIM4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST))
 DW_MACRO_GNU_define_indirect - lineno : 1426 macro : __HAL_RCC_SPI2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI2RST))
 DW_MACRO_GNU_define_indirect - lineno : 1427 macro : __HAL_RCC_USART3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART3RST))
 DW_MACRO_GNU_define_indirect - lineno : 1428 macro : __HAL_RCC_I2C2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C2RST))
 DW_MACRO_GNU_define_indirect - lineno : 1433 macro : __HAL_RCC_USB_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_USBRST))
 DW_MACRO_GNU_define_indirect - lineno : 1434 macro : __HAL_RCC_USB_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USBRST))
 DW_MACRO_GNU_define_indirect - lineno : 1514 macro : __HAL_RCC_ADC2_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_ADC2RST))
 DW_MACRO_GNU_define_indirect - lineno : 1516 macro : __HAL_RCC_ADC2_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_ADC2RST))
 DW_MACRO_GNU_define_indirect - lineno : 1533 macro : __HAL_RCC_GPIOE_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPERST))
 DW_MACRO_GNU_define_indirect - lineno : 1535 macro : __HAL_RCC_GPIOE_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPERST))
 DW_MACRO_GNU_define_indirect - lineno : 1601 macro : __HAL_RCC_HSE_PREDIV_CONFIG(__HSE_PREDIV_VALUE__) MODIFY_REG(RCC->CFGR,RCC_CFGR_PLLXTPRE, (uint32_t)(__HSE_PREDIV_VALUE__))
 DW_MACRO_GNU_define_indirect - lineno : 1617 macro : __HAL_RCC_HSE_GET_PREDIV() READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE)
 DW_MACRO_GNU_define_indirect - lineno : 1681 macro : __HAL_RCC_USB_CONFIG(__USBCLKSOURCE__) MODIFY_REG(RCC->CFGR, RCC_CFGR_USBPRE, (uint32_t)(__USBCLKSOURCE__))
 DW_MACRO_GNU_define_indirect - lineno : 1689 macro : __HAL_RCC_GET_USB_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_USBPRE)))
 DW_MACRO_GNU_define_indirect - lineno : 1721 macro : __HAL_RCC_ADC_CONFIG(__ADCCLKSOURCE__) MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, (uint32_t)(__ADCCLKSOURCE__))
 DW_MACRO_GNU_define_indirect - lineno : 1731 macro : __HAL_RCC_GET_ADC_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_ADCPRE)))

  Offset:                      0x13e71
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 1202 macro : RCC_DBP_TIMEOUT_VALUE 100U
 DW_MACRO_GNU_define_indirect - lineno : 1204 macro : RCC_LSE_TIMEOUT_VALUE LSE_STARTUP_TIMEOUT
 DW_MACRO_GNU_define_indirect - lineno : 1205 macro : CLOCKSWITCH_TIMEOUT_VALUE 5000
 DW_MACRO_GNU_define_indirect - lineno : 1206 macro : HSE_TIMEOUT_VALUE HSE_STARTUP_TIMEOUT
 DW_MACRO_GNU_define_indirect - lineno : 1207 macro : HSI_TIMEOUT_VALUE 2U
 DW_MACRO_GNU_define_indirect - lineno : 1208 macro : LSI_TIMEOUT_VALUE 2U
 DW_MACRO_GNU_define_indirect - lineno : 1209 macro : PLL_TIMEOUT_VALUE 2U
 DW_MACRO_GNU_define_indirect - lineno : 1218 macro : RCC_OFFSET (RCC_BASE - PERIPH_BASE)
 DW_MACRO_GNU_define_indirect - lineno : 1219 macro : RCC_CR_OFFSET 0x00U
 DW_MACRO_GNU_define_indirect - lineno : 1220 macro : RCC_CFGR_OFFSET 0x04U
 DW_MACRO_GNU_define_indirect - lineno : 1221 macro : RCC_CIR_OFFSET 0x08U
 DW_MACRO_GNU_define_indirect - lineno : 1222 macro : RCC_BDCR_OFFSET 0x20U
 DW_MACRO_GNU_define_indirect - lineno : 1223 macro : RCC_CSR_OFFSET 0x24U
 DW_MACRO_GNU_define_indirect - lineno : 1233 macro : RCC_CR_OFFSET_BB (RCC_OFFSET + RCC_CR_OFFSET)
 DW_MACRO_GNU_define_indirect - lineno : 1234 macro : RCC_CFGR_OFFSET_BB (RCC_OFFSET + RCC_CFGR_OFFSET)
 DW_MACRO_GNU_define_indirect - lineno : 1235 macro : RCC_CIR_OFFSET_BB (RCC_OFFSET + RCC_CIR_OFFSET)
 DW_MACRO_GNU_define_indirect - lineno : 1236 macro : RCC_BDCR_OFFSET_BB (RCC_OFFSET + RCC_BDCR_OFFSET)
 DW_MACRO_GNU_define_indirect - lineno : 1237 macro : RCC_CSR_OFFSET_BB (RCC_OFFSET + RCC_CSR_OFFSET)
 DW_MACRO_GNU_define_indirect - lineno : 1241 macro : RCC_HSION_BIT_NUMBER RCC_CR_HSION_Pos
 DW_MACRO_GNU_define_indirect - lineno : 1242 macro : RCC_CR_HSION_BB ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_HSION_BIT_NUMBER * 4U)))
 DW_MACRO_GNU_define_indirect - lineno : 1244 macro : RCC_HSEON_BIT_NUMBER RCC_CR_HSEON_Pos
 DW_MACRO_GNU_define_indirect - lineno : 1245 macro : RCC_CR_HSEON_BB ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_HSEON_BIT_NUMBER * 4U)))
 DW_MACRO_GNU_define_indirect - lineno : 1247 macro : RCC_CSSON_BIT_NUMBER RCC_CR_CSSON_Pos
 DW_MACRO_GNU_define_indirect - lineno : 1248 macro : RCC_CR_CSSON_BB ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_CSSON_BIT_NUMBER * 4U)))
 DW_MACRO_GNU_define_indirect - lineno : 1250 macro : RCC_PLLON_BIT_NUMBER RCC_CR_PLLON_Pos
 DW_MACRO_GNU_define_indirect - lineno : 1251 macro : RCC_CR_PLLON_BB ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_PLLON_BIT_NUMBER * 4U)))
 DW_MACRO_GNU_define_indirect - lineno : 1255 macro : RCC_LSION_BIT_NUMBER RCC_CSR_LSION_Pos
 DW_MACRO_GNU_define_indirect - lineno : 1256 macro : RCC_CSR_LSION_BB ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32U) + (RCC_LSION_BIT_NUMBER * 4U)))
 DW_MACRO_GNU_define_indirect - lineno : 1259 macro : RCC_RMVF_BIT_NUMBER RCC_CSR_RMVF_Pos
 DW_MACRO_GNU_define_indirect - lineno : 1260 macro : RCC_CSR_RMVF_BB ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32U) + (RCC_RMVF_BIT_NUMBER * 4U)))
 DW_MACRO_GNU_define_indirect - lineno : 1264 macro : RCC_LSEON_BIT_NUMBER RCC_BDCR_LSEON_Pos
 DW_MACRO_GNU_define_indirect - lineno : 1265 macro : RCC_BDCR_LSEON_BB ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_LSEON_BIT_NUMBER * 4U)))
 DW_MACRO_GNU_define_indirect - lineno : 1268 macro : RCC_LSEBYP_BIT_NUMBER RCC_BDCR_LSEBYP_Pos
 DW_MACRO_GNU_define_indirect - lineno : 1269 macro : RCC_BDCR_LSEBYP_BB ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_LSEBYP_BIT_NUMBER * 4U)))
 DW_MACRO_GNU_define_indirect - lineno : 1272 macro : RCC_RTCEN_BIT_NUMBER RCC_BDCR_RTCEN_Pos
 DW_MACRO_GNU_define_indirect - lineno : 1273 macro : RCC_BDCR_RTCEN_BB ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_RTCEN_BIT_NUMBER * 4U)))
 DW_MACRO_GNU_define_indirect - lineno : 1276 macro : RCC_BDRST_BIT_NUMBER RCC_BDCR_BDRST_Pos
 DW_MACRO_GNU_define_indirect - lineno : 1277 macro : RCC_BDCR_BDRST_BB ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_BDRST_BIT_NUMBER * 4U)))
 DW_MACRO_GNU_define_indirect - lineno : 1284 macro : RCC_CR_BYTE2_ADDRESS ((uint32_t)(RCC_BASE + RCC_CR_OFFSET + 0x02U))
 DW_MACRO_GNU_define_indirect - lineno : 1287 macro : RCC_CIR_BYTE1_ADDRESS ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x01U))
 DW_MACRO_GNU_define_indirect - lineno : 1290 macro : RCC_CIR_BYTE2_ADDRESS ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x02U))
 DW_MACRO_GNU_define_indirect - lineno : 1293 macro : CR_REG_INDEX ((uint8_t)1)
 DW_MACRO_GNU_define_indirect - lineno : 1294 macro : BDCR_REG_INDEX ((uint8_t)2)
 DW_MACRO_GNU_define_indirect - lineno : 1295 macro : CSR_REG_INDEX ((uint8_t)3)
 DW_MACRO_GNU_define_indirect - lineno : 1297 macro : RCC_FLAG_MASK ((uint8_t)0x1F)
 DW_MACRO_GNU_define_indirect - lineno : 1309 macro : __HAL_RCC_SYSCFG_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE
 DW_MACRO_GNU_define_indirect - lineno : 1310 macro : __HAL_RCC_SYSCFG_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE
 DW_MACRO_GNU_define_indirect - lineno : 1311 macro : __HAL_RCC_SYSCFG_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 1312 macro : __HAL_RCC_SYSCFG_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET
 DW_MACRO_GNU_define_indirect - lineno : 1317 macro : IS_RCC_PLLSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLSOURCE_HSI_DIV2) || ((__SOURCE__) == RCC_PLLSOURCE_HSE))
 DW_MACRO_GNU_define_indirect - lineno : 1319 macro : IS_RCC_OSCILLATORTYPE(__OSCILLATOR__) (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE) || (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE))
 DW_MACRO_GNU_define_indirect - lineno : 1324 macro : IS_RCC_HSE(__HSE__) (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) || ((__HSE__) == RCC_HSE_BYPASS))
 DW_MACRO_GNU_define_indirect - lineno : 1326 macro : IS_RCC_LSE(__LSE__) (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) || ((__LSE__) == RCC_LSE_BYPASS))
 DW_MACRO_GNU_define_indirect - lineno : 1328 macro : IS_RCC_HSI(__HSI__) (((__HSI__) == RCC_HSI_OFF) || ((__HSI__) == RCC_HSI_ON))
 DW_MACRO_GNU_define_indirect - lineno : 1329 macro : IS_RCC_CALIBRATION_VALUE(__VALUE__) ((__VALUE__) <= 0x1FU)
 DW_MACRO_GNU_define_indirect - lineno : 1330 macro : IS_RCC_LSI(__LSI__) (((__LSI__) == RCC_LSI_OFF) || ((__LSI__) == RCC_LSI_ON))
 DW_MACRO_GNU_define_indirect - lineno : 1331 macro : IS_RCC_PLL(__PLL__) (((__PLL__) == RCC_PLL_NONE) || ((__PLL__) == RCC_PLL_OFF) || ((__PLL__) == RCC_PLL_ON))
 DW_MACRO_GNU_define_indirect - lineno : 1334 macro : IS_RCC_CLOCKTYPE(CLK) ((((CLK) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) || (((CLK) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) || (((CLK) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1) || (((CLK) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2))
 DW_MACRO_GNU_define_indirect - lineno : 1338 macro : IS_RCC_SYSCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_HSI) || ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE) || ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK))
 DW_MACRO_GNU_define_indirect - lineno : 1341 macro : IS_RCC_SYSCLKSOURCE_STATUS(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSI) || ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSE) || ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_PLLCLK))
 DW_MACRO_GNU_define_indirect - lineno : 1344 macro : IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) || ((__HCLK__) == RCC_SYSCLK_DIV4) || ((__HCLK__) == RCC_SYSCLK_DIV8) || ((__HCLK__) == RCC_SYSCLK_DIV16) || ((__HCLK__) == RCC_SYSCLK_DIV64) || ((__HCLK__) == RCC_SYSCLK_DIV128) || ((__HCLK__) == RCC_SYSCLK_DIV256) || ((__HCLK__) == RCC_SYSCLK_DIV512))
 DW_MACRO_GNU_define_indirect - lineno : 1349 macro : IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) || ((__PCLK__) == RCC_HCLK_DIV16))
 DW_MACRO_GNU_define_indirect - lineno : 1352 macro : IS_RCC_MCO(__MCO__) ((__MCO__) == RCC_MCO)
 DW_MACRO_GNU_define_indirect - lineno : 1353 macro : IS_RCC_MCODIV(__DIV__) (((__DIV__) == RCC_MCODIV_1))
 DW_MACRO_GNU_define_indirect - lineno : 1354 macro : IS_RCC_RTCCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_RTCCLKSOURCE_NO_CLK) || ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV128))

  Offset:                      0x1403c
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 22 macro : STM32F1xx_HAL_GPIO_H 
 DW_MACRO_GNU_define_indirect - lineno : 83 macro : GPIO_PIN_0 ((uint16_t)0x0001)
 DW_MACRO_GNU_define_indirect - lineno : 84 macro : GPIO_PIN_1 ((uint16_t)0x0002)
 DW_MACRO_GNU_define_indirect - lineno : 85 macro : GPIO_PIN_2 ((uint16_t)0x0004)
 DW_MACRO_GNU_define_indirect - lineno : 86 macro : GPIO_PIN_3 ((uint16_t)0x0008)
 DW_MACRO_GNU_define_indirect - lineno : 87 macro : GPIO_PIN_4 ((uint16_t)0x0010)
 DW_MACRO_GNU_define_indirect - lineno : 88 macro : GPIO_PIN_5 ((uint16_t)0x0020)
 DW_MACRO_GNU_define_indirect - lineno : 89 macro : GPIO_PIN_6 ((uint16_t)0x0040)
 DW_MACRO_GNU_define_indirect - lineno : 90 macro : GPIO_PIN_7 ((uint16_t)0x0080)
 DW_MACRO_GNU_define_indirect - lineno : 91 macro : GPIO_PIN_8 ((uint16_t)0x0100)
 DW_MACRO_GNU_define_indirect - lineno : 92 macro : GPIO_PIN_9 ((uint16_t)0x0200)
 DW_MACRO_GNU_define_indirect - lineno : 93 macro : GPIO_PIN_10 ((uint16_t)0x0400)
 DW_MACRO_GNU_define_indirect - lineno : 94 macro : GPIO_PIN_11 ((uint16_t)0x0800)
 DW_MACRO_GNU_define_indirect - lineno : 95 macro : GPIO_PIN_12 ((uint16_t)0x1000)
 DW_MACRO_GNU_define_indirect - lineno : 96 macro : GPIO_PIN_13 ((uint16_t)0x2000)
 DW_MACRO_GNU_define_indirect - lineno : 97 macro : GPIO_PIN_14 ((uint16_t)0x4000)
 DW_MACRO_GNU_define_indirect - lineno : 98 macro : GPIO_PIN_15 ((uint16_t)0x8000)
 DW_MACRO_GNU_define_indirect - lineno : 99 macro : GPIO_PIN_All ((uint16_t)0xFFFF)
 DW_MACRO_GNU_define_indirect - lineno : 101 macro : GPIO_PIN_MASK 0x0000FFFFu
 DW_MACRO_GNU_define_indirect - lineno : 116 macro : GPIO_MODE_INPUT 0x00000000u
 DW_MACRO_GNU_define_indirect - lineno : 117 macro : GPIO_MODE_OUTPUT_PP 0x00000001u
 DW_MACRO_GNU_define_indirect - lineno : 118 macro : GPIO_MODE_OUTPUT_OD 0x00000011u
 DW_MACRO_GNU_define_indirect - lineno : 119 macro : GPIO_MODE_AF_PP 0x00000002u
 DW_MACRO_GNU_define_indirect - lineno : 120 macro : GPIO_MODE_AF_OD 0x00000012u
 DW_MACRO_GNU_define_indirect - lineno : 121 macro : GPIO_MODE_AF_INPUT GPIO_MODE_INPUT
 DW_MACRO_GNU_define_indirect - lineno : 123 macro : GPIO_MODE_ANALOG 0x00000003u
 DW_MACRO_GNU_define_indirect - lineno : 125 macro : GPIO_MODE_IT_RISING 0x10110000u
 DW_MACRO_GNU_define_indirect - lineno : 126 macro : GPIO_MODE_IT_FALLING 0x10210000u
 DW_MACRO_GNU_define_indirect - lineno : 127 macro : GPIO_MODE_IT_RISING_FALLING 0x10310000u
 DW_MACRO_GNU_define_indirect - lineno : 129 macro : GPIO_MODE_EVT_RISING 0x10120000u
 DW_MACRO_GNU_define_indirect - lineno : 130 macro : GPIO_MODE_EVT_FALLING 0x10220000u
 DW_MACRO_GNU_define_indirect - lineno : 131 macro : GPIO_MODE_EVT_RISING_FALLING 0x10320000u
 DW_MACRO_GNU_define_indirect - lineno : 141 macro : GPIO_SPEED_FREQ_LOW (GPIO_CRL_MODE0_1)
 DW_MACRO_GNU_define_indirect - lineno : 142 macro : GPIO_SPEED_FREQ_MEDIUM (GPIO_CRL_MODE0_0)
 DW_MACRO_GNU_define_indirect - lineno : 143 macro : GPIO_SPEED_FREQ_HIGH (GPIO_CRL_MODE0)
 DW_MACRO_GNU_define_indirect - lineno : 153 macro : GPIO_NOPULL 0x00000000u
 DW_MACRO_GNU_define_indirect - lineno : 154 macro : GPIO_PULLUP 0x00000001u
 DW_MACRO_GNU_define_indirect - lineno : 155 macro : GPIO_PULLDOWN 0x00000002u
 DW_MACRO_GNU_define_indirect - lineno : 175 macro : __HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))
 DW_MACRO_GNU_define_indirect - lineno : 183 macro : __HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))
 DW_MACRO_GNU_define_indirect - lineno : 191 macro : __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))
 DW_MACRO_GNU_define_indirect - lineno : 199 macro : __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))
 DW_MACRO_GNU_define_indirect - lineno : 207 macro : __HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER |= (__EXTI_LINE__))

  Offset:                      0x14150
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 22 macro : STM32F1xx_HAL_GPIO_EX_H 
 DW_MACRO_GNU_define_indirect - lineno : 54 macro : AFIO_EVENTOUT_PIN_0 AFIO_EVCR_PIN_PX0
 DW_MACRO_GNU_define_indirect - lineno : 55 macro : AFIO_EVENTOUT_PIN_1 AFIO_EVCR_PIN_PX1
 DW_MACRO_GNU_define_indirect - lineno : 56 macro : AFIO_EVENTOUT_PIN_2 AFIO_EVCR_PIN_PX2
 DW_MACRO_GNU_define_indirect - lineno : 57 macro : AFIO_EVENTOUT_PIN_3 AFIO_EVCR_PIN_PX3
 DW_MACRO_GNU_define_indirect - lineno : 58 macro : AFIO_EVENTOUT_PIN_4 AFIO_EVCR_PIN_PX4
 DW_MACRO_GNU_define_indirect - lineno : 59 macro : AFIO_EVENTOUT_PIN_5 AFIO_EVCR_PIN_PX5
 DW_MACRO_GNU_define_indirect - lineno : 60 macro : AFIO_EVENTOUT_PIN_6 AFIO_EVCR_PIN_PX6
 DW_MACRO_GNU_define_indirect - lineno : 61 macro : AFIO_EVENTOUT_PIN_7 AFIO_EVCR_PIN_PX7
 DW_MACRO_GNU_define_indirect - lineno : 62 macro : AFIO_EVENTOUT_PIN_8 AFIO_EVCR_PIN_PX8
 DW_MACRO_GNU_define_indirect - lineno : 63 macro : AFIO_EVENTOUT_PIN_9 AFIO_EVCR_PIN_PX9
 DW_MACRO_GNU_define_indirect - lineno : 64 macro : AFIO_EVENTOUT_PIN_10 AFIO_EVCR_PIN_PX10
 DW_MACRO_GNU_define_indirect - lineno : 65 macro : AFIO_EVENTOUT_PIN_11 AFIO_EVCR_PIN_PX11
 DW_MACRO_GNU_define_indirect - lineno : 66 macro : AFIO_EVENTOUT_PIN_12 AFIO_EVCR_PIN_PX12
 DW_MACRO_GNU_define_indirect - lineno : 67 macro : AFIO_EVENTOUT_PIN_13 AFIO_EVCR_PIN_PX13
 DW_MACRO_GNU_define_indirect - lineno : 68 macro : AFIO_EVENTOUT_PIN_14 AFIO_EVCR_PIN_PX14
 DW_MACRO_GNU_define_indirect - lineno : 69 macro : AFIO_EVENTOUT_PIN_15 AFIO_EVCR_PIN_PX15
 DW_MACRO_GNU_define_indirect - lineno : 71 macro : IS_AFIO_EVENTOUT_PIN(__PIN__) (((__PIN__) == AFIO_EVENTOUT_PIN_0) || ((__PIN__) == AFIO_EVENTOUT_PIN_1) || ((__PIN__) == AFIO_EVENTOUT_PIN_2) || ((__PIN__) == AFIO_EVENTOUT_PIN_3) || ((__PIN__) == AFIO_EVENTOUT_PIN_4) || ((__PIN__) == AFIO_EVENTOUT_PIN_5) || ((__PIN__) == AFIO_EVENTOUT_PIN_6) || ((__PIN__) == AFIO_EVENTOUT_PIN_7) || ((__PIN__) == AFIO_EVENTOUT_PIN_8) || ((__PIN__) == AFIO_EVENTOUT_PIN_9) || ((__PIN__) == AFIO_EVENTOUT_PIN_10) || ((__PIN__) == AFIO_EVENTOUT_PIN_11) || ((__PIN__) == AFIO_EVENTOUT_PIN_12) || ((__PIN__) == AFIO_EVENTOUT_PIN_13) || ((__PIN__) == AFIO_EVENTOUT_PIN_14) || ((__PIN__) == AFIO_EVENTOUT_PIN_15))
 DW_MACRO_GNU_define_indirect - lineno : 95 macro : AFIO_EVENTOUT_PORT_A AFIO_EVCR_PORT_PA
 DW_MACRO_GNU_define_indirect - lineno : 96 macro : AFIO_EVENTOUT_PORT_B AFIO_EVCR_PORT_PB
 DW_MACRO_GNU_define_indirect - lineno : 97 macro : AFIO_EVENTOUT_PORT_C AFIO_EVCR_PORT_PC
 DW_MACRO_GNU_define_indirect - lineno : 98 macro : AFIO_EVENTOUT_PORT_D AFIO_EVCR_PORT_PD
 DW_MACRO_GNU_define_indirect - lineno : 99 macro : AFIO_EVENTOUT_PORT_E AFIO_EVCR_PORT_PE
 DW_MACRO_GNU_define_indirect - lineno : 101 macro : IS_AFIO_EVENTOUT_PORT(__PORT__) (((__PORT__) == AFIO_EVENTOUT_PORT_A) || ((__PORT__) == AFIO_EVENTOUT_PORT_B) || ((__PORT__) == AFIO_EVENTOUT_PORT_C) || ((__PORT__) == AFIO_EVENTOUT_PORT_D) || ((__PORT__) == AFIO_EVENTOUT_PORT_E))
 DW_MACRO_GNU_define_indirect - lineno : 124 macro : __HAL_AFIO_REMAP_SPI1_ENABLE() AFIO_REMAP_ENABLE(AFIO_MAPR_SPI1_REMAP)
 DW_MACRO_GNU_define_indirect - lineno : 131 macro : __HAL_AFIO_REMAP_SPI1_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_SPI1_REMAP)
 DW_MACRO_GNU_define_indirect - lineno : 138 macro : __HAL_AFIO_REMAP_I2C1_ENABLE() AFIO_REMAP_ENABLE(AFIO_MAPR_I2C1_REMAP)
 DW_MACRO_GNU_define_indirect - lineno : 145 macro : __HAL_AFIO_REMAP_I2C1_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_I2C1_REMAP)
 DW_MACRO_GNU_define_indirect - lineno : 152 macro : __HAL_AFIO_REMAP_USART1_ENABLE() AFIO_REMAP_ENABLE(AFIO_MAPR_USART1_REMAP)
 DW_MACRO_GNU_define_indirect - lineno : 159 macro : __HAL_AFIO_REMAP_USART1_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_USART1_REMAP)
 DW_MACRO_GNU_define_indirect - lineno : 166 macro : __HAL_AFIO_REMAP_USART2_ENABLE() AFIO_REMAP_ENABLE(AFIO_MAPR_USART2_REMAP)
 DW_MACRO_GNU_define_indirect - lineno : 173 macro : __HAL_AFIO_REMAP_USART2_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_USART2_REMAP)
 DW_MACRO_GNU_define_indirect - lineno : 180 macro : __HAL_AFIO_REMAP_USART3_ENABLE() AFIO_REMAP_PARTIAL(AFIO_MAPR_USART3_REMAP_FULLREMAP, AFIO_MAPR_USART3_REMAP_FULLREMAP)
 DW_MACRO_GNU_define_indirect - lineno : 187 macro : __HAL_AFIO_REMAP_USART3_PARTIAL() AFIO_REMAP_PARTIAL(AFIO_MAPR_USART3_REMAP_PARTIALREMAP, AFIO_MAPR_USART3_REMAP_FULLREMAP)
 DW_MACRO_GNU_define_indirect - lineno : 194 macro : __HAL_AFIO_REMAP_USART3_DISABLE() AFIO_REMAP_PARTIAL(AFIO_MAPR_USART3_REMAP_NOREMAP, AFIO_MAPR_USART3_REMAP_FULLREMAP)
 DW_MACRO_GNU_define_indirect - lineno : 201 macro : __HAL_AFIO_REMAP_TIM1_ENABLE() AFIO_REMAP_PARTIAL(AFIO_MAPR_TIM1_REMAP_FULLREMAP, AFIO_MAPR_TIM1_REMAP_FULLREMAP)
 DW_MACRO_GNU_define_indirect - lineno : 208 macro : __HAL_AFIO_REMAP_TIM1_PARTIAL() AFIO_REMAP_PARTIAL(AFIO_MAPR_TIM1_REMAP_PARTIALREMAP, AFIO_MAPR_TIM1_REMAP_FULLREMAP)
 DW_MACRO_GNU_define_indirect - lineno : 215 macro : __HAL_AFIO_REMAP_TIM1_DISABLE() AFIO_REMAP_PARTIAL(AFIO_MAPR_TIM1_REMAP_NOREMAP, AFIO_MAPR_TIM1_REMAP_FULLREMAP)
 DW_MACRO_GNU_define_indirect - lineno : 222 macro : __HAL_AFIO_REMAP_TIM2_ENABLE() AFIO_REMAP_PARTIAL(AFIO_MAPR_TIM2_REMAP_FULLREMAP, AFIO_MAPR_TIM2_REMAP_FULLREMAP)
 DW_MACRO_GNU_define_indirect - lineno : 229 macro : __HAL_AFIO_REMAP_TIM2_PARTIAL_2() AFIO_REMAP_PARTIAL(AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2, AFIO_MAPR_TIM2_REMAP_FULLREMAP)
 DW_MACRO_GNU_define_indirect - lineno : 236 macro : __HAL_AFIO_REMAP_TIM2_PARTIAL_1() AFIO_REMAP_PARTIAL(AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1, AFIO_MAPR_TIM2_REMAP_FULLREMAP)
 DW_MACRO_GNU_define_indirect - lineno : 243 macro : __HAL_AFIO_REMAP_TIM2_DISABLE() AFIO_REMAP_PARTIAL(AFIO_MAPR_TIM2_REMAP_NOREMAP, AFIO_MAPR_TIM2_REMAP_FULLREMAP)
 DW_MACRO_GNU_define_indirect - lineno : 251 macro : __HAL_AFIO_REMAP_TIM3_ENABLE() AFIO_REMAP_PARTIAL(AFIO_MAPR_TIM3_REMAP_FULLREMAP, AFIO_MAPR_TIM3_REMAP_FULLREMAP)
 DW_MACRO_GNU_define_indirect - lineno : 259 macro : __HAL_AFIO_REMAP_TIM3_PARTIAL() AFIO_REMAP_PARTIAL(AFIO_MAPR_TIM3_REMAP_PARTIALREMAP, AFIO_MAPR_TIM3_REMAP_FULLREMAP)
 DW_MACRO_GNU_define_indirect - lineno : 267 macro : __HAL_AFIO_REMAP_TIM3_DISABLE() AFIO_REMAP_PARTIAL(AFIO_MAPR_TIM3_REMAP_NOREMAP, AFIO_MAPR_TIM3_REMAP_FULLREMAP)
 DW_MACRO_GNU_define_indirect - lineno : 275 macro : __HAL_AFIO_REMAP_TIM4_ENABLE() AFIO_REMAP_ENABLE(AFIO_MAPR_TIM4_REMAP)
 DW_MACRO_GNU_define_indirect - lineno : 283 macro : __HAL_AFIO_REMAP_TIM4_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_TIM4_REMAP)
 DW_MACRO_GNU_define_indirect - lineno : 292 macro : __HAL_AFIO_REMAP_CAN1_1() AFIO_REMAP_PARTIAL(AFIO_MAPR_CAN_REMAP_REMAP1, AFIO_MAPR_CAN_REMAP)
 DW_MACRO_GNU_define_indirect - lineno : 299 macro : __HAL_AFIO_REMAP_CAN1_2() AFIO_REMAP_PARTIAL(AFIO_MAPR_CAN_REMAP_REMAP2, AFIO_MAPR_CAN_REMAP)
 DW_MACRO_GNU_define_indirect - lineno : 306 macro : __HAL_AFIO_REMAP_CAN1_3() AFIO_REMAP_PARTIAL(AFIO_MAPR_CAN_REMAP_REMAP3, AFIO_MAPR_CAN_REMAP)
 DW_MACRO_GNU_define_indirect - lineno : 318 macro : __HAL_AFIO_REMAP_PD01_ENABLE() AFIO_REMAP_ENABLE(AFIO_MAPR_PD01_REMAP)
 DW_MACRO_GNU_define_indirect - lineno : 328 macro : __HAL_AFIO_REMAP_PD01_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_PD01_REMAP)
 DW_MACRO_GNU_define_indirect - lineno : 408 macro : __HAL_AFIO_REMAP_ADC1_ETRGINJ_ENABLE() AFIO_REMAP_ENABLE(AFIO_MAPR_ADC1_ETRGINJ_REMAP)
 DW_MACRO_GNU_define_indirect - lineno : 415 macro : __HAL_AFIO_REMAP_ADC1_ETRGINJ_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_ADC1_ETRGINJ_REMAP)
 DW_MACRO_GNU_define_indirect - lineno : 422 macro : __HAL_AFIO_REMAP_ADC1_ETRGREG_ENABLE() AFIO_REMAP_ENABLE(AFIO_MAPR_ADC1_ETRGREG_REMAP)
 DW_MACRO_GNU_define_indirect - lineno : 429 macro : __HAL_AFIO_REMAP_ADC1_ETRGREG_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_ADC1_ETRGREG_REMAP)
 DW_MACRO_GNU_define_indirect - lineno : 470 macro : __HAL_AFIO_REMAP_SWJ_ENABLE() AFIO_DBGAFR_CONFIG(AFIO_MAPR_SWJ_CFG_RESET)
 DW_MACRO_GNU_define_indirect - lineno : 477 macro : __HAL_AFIO_REMAP_SWJ_NONJTRST() AFIO_DBGAFR_CONFIG(AFIO_MAPR_SWJ_CFG_NOJNTRST)
 DW_MACRO_GNU_define_indirect - lineno : 485 macro : __HAL_AFIO_REMAP_SWJ_NOJTAG() AFIO_DBGAFR_CONFIG(AFIO_MAPR_SWJ_CFG_JTAGDISABLE)
 DW_MACRO_GNU_define_indirect - lineno : 492 macro : __HAL_AFIO_REMAP_SWJ_DISABLE() AFIO_DBGAFR_CONFIG(AFIO_MAPR_SWJ_CFG_DISABLE)
 DW_MACRO_GNU_define_indirect - lineno : 816 macro : GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0uL : ((__GPIOx__) == (GPIOB))? 1uL : ((__GPIOx__) == (GPIOC))? 2uL : ((__GPIOx__) == (GPIOD))? 3uL :4uL)
 DW_MACRO_GNU_define_indirect - lineno : 829 macro : AFIO_REMAP_ENABLE(REMAP_PIN) do{ uint32_t tmpreg = AFIO->MAPR; tmpreg |= AFIO_MAPR_SWJ_CFG; tmpreg |= REMAP_PIN; AFIO->MAPR = tmpreg; }while(0u)
 DW_MACRO_GNU_define_indirect - lineno : 835 macro : AFIO_REMAP_DISABLE(REMAP_PIN) do{ uint32_t tmpreg = AFIO->MAPR; tmpreg |= AFIO_MAPR_SWJ_CFG; tmpreg &= ~REMAP_PIN; AFIO->MAPR = tmpreg; }while(0u)
 DW_MACRO_GNU_define_indirect - lineno : 841 macro : AFIO_REMAP_PARTIAL(REMAP_PIN,REMAP_PIN_MASK) do{ uint32_t tmpreg = AFIO->MAPR; tmpreg &= ~REMAP_PIN_MASK; tmpreg |= AFIO_MAPR_SWJ_CFG; tmpreg |= REMAP_PIN; AFIO->MAPR = tmpreg; }while(0u)
 DW_MACRO_GNU_define_indirect - lineno : 848 macro : AFIO_DBGAFR_CONFIG(DBGAFR_SWJCFG) do{ uint32_t tmpreg = AFIO->MAPR; tmpreg &= ~AFIO_MAPR_SWJ_CFG_Msk; tmpreg |= DBGAFR_SWJCFG; AFIO->MAPR = tmpreg; }while(0u)

  Offset:                      0x14302
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 263 macro : IS_GPIO_PIN_ACTION(ACTION) (((ACTION) == GPIO_PIN_RESET) || ((ACTION) == GPIO_PIN_SET))
 DW_MACRO_GNU_define_indirect - lineno : 264 macro : IS_GPIO_PIN(PIN) (((((uint32_t)PIN) & GPIO_PIN_MASK ) != 0x00u) && ((((uint32_t)PIN) & ~GPIO_PIN_MASK) == 0x00u))
 DW_MACRO_GNU_define_indirect - lineno : 265 macro : IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT) || ((MODE) == GPIO_MODE_OUTPUT_PP) || ((MODE) == GPIO_MODE_OUTPUT_OD) || ((MODE) == GPIO_MODE_AF_PP) || ((MODE) == GPIO_MODE_AF_OD) || ((MODE) == GPIO_MODE_IT_RISING) || ((MODE) == GPIO_MODE_IT_FALLING) || ((MODE) == GPIO_MODE_IT_RISING_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING) || ((MODE) == GPIO_MODE_EVT_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING_FALLING) || ((MODE) == GPIO_MODE_ANALOG))
 DW_MACRO_GNU_define_indirect - lineno : 277 macro : IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_SPEED_FREQ_LOW) || ((SPEED) == GPIO_SPEED_FREQ_MEDIUM) || ((SPEED) == GPIO_SPEED_FREQ_HIGH))
 DW_MACRO_GNU_define_indirect - lineno : 279 macro : IS_GPIO_PULL(PULL) (((PULL) == GPIO_NOPULL) || ((PULL) == GPIO_PULLUP) || ((PULL) == GPIO_PULLDOWN))

  Offset:                      0x14329
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 22 macro : STM32F1xx_HAL_EXTI_H 
 DW_MACRO_GNU_define_indirect - lineno : 91 macro : EXTI_LINE_0 (EXTI_GPIO | 0x00u)
 DW_MACRO_GNU_define_indirect - lineno : 92 macro : EXTI_LINE_1 (EXTI_GPIO | 0x01u)
 DW_MACRO_GNU_define_indirect - lineno : 93 macro : EXTI_LINE_2 (EXTI_GPIO | 0x02u)
 DW_MACRO_GNU_define_indirect - lineno : 94 macro : EXTI_LINE_3 (EXTI_GPIO | 0x03u)
 DW_MACRO_GNU_define_indirect - lineno : 95 macro : EXTI_LINE_4 (EXTI_GPIO | 0x04u)
 DW_MACRO_GNU_define_indirect - lineno : 96 macro : EXTI_LINE_5 (EXTI_GPIO | 0x05u)
 DW_MACRO_GNU_define_indirect - lineno : 97 macro : EXTI_LINE_6 (EXTI_GPIO | 0x06u)
 DW_MACRO_GNU_define_indirect - lineno : 98 macro : EXTI_LINE_7 (EXTI_GPIO | 0x07u)
 DW_MACRO_GNU_define_indirect - lineno : 99 macro : EXTI_LINE_8 (EXTI_GPIO | 0x08u)
 DW_MACRO_GNU_define_indirect - lineno : 100 macro : EXTI_LINE_9 (EXTI_GPIO | 0x09u)
 DW_MACRO_GNU_define_indirect - lineno : 101 macro : EXTI_LINE_10 (EXTI_GPIO | 0x0Au)
 DW_MACRO_GNU_define_indirect - lineno : 102 macro : EXTI_LINE_11 (EXTI_GPIO | 0x0Bu)
 DW_MACRO_GNU_define_indirect - lineno : 103 macro : EXTI_LINE_12 (EXTI_GPIO | 0x0Cu)
 DW_MACRO_GNU_define_indirect - lineno : 104 macro : EXTI_LINE_13 (EXTI_GPIO | 0x0Du)
 DW_MACRO_GNU_define_indirect - lineno : 105 macro : EXTI_LINE_14 (EXTI_GPIO | 0x0Eu)
 DW_MACRO_GNU_define_indirect - lineno : 106 macro : EXTI_LINE_15 (EXTI_GPIO | 0x0Fu)
 DW_MACRO_GNU_define_indirect - lineno : 107 macro : EXTI_LINE_16 (EXTI_CONFIG | 0x10u)
 DW_MACRO_GNU_define_indirect - lineno : 108 macro : EXTI_LINE_17 (EXTI_CONFIG | 0x11u)
 DW_MACRO_GNU_define_indirect - lineno : 110 macro : EXTI_LINE_18 (EXTI_CONFIG | 0x12u)
 DW_MACRO_GNU_define_indirect - lineno : 123 macro : EXTI_MODE_NONE 0x00000000u
 DW_MACRO_GNU_define_indirect - lineno : 124 macro : EXTI_MODE_INTERRUPT 0x00000001u
 DW_MACRO_GNU_define_indirect - lineno : 125 macro : EXTI_MODE_EVENT 0x00000002u
 DW_MACRO_GNU_define_indirect - lineno : 133 macro : EXTI_TRIGGER_NONE 0x00000000u
 DW_MACRO_GNU_define_indirect - lineno : 134 macro : EXTI_TRIGGER_RISING 0x00000001u
 DW_MACRO_GNU_define_indirect - lineno : 135 macro : EXTI_TRIGGER_FALLING 0x00000002u
 DW_MACRO_GNU_define_indirect - lineno : 136 macro : EXTI_TRIGGER_RISING_FALLING (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING)
 DW_MACRO_GNU_define_indirect - lineno : 145 macro : EXTI_GPIOA 0x00000000u
 DW_MACRO_GNU_define_indirect - lineno : 146 macro : EXTI_GPIOB 0x00000001u
 DW_MACRO_GNU_define_indirect - lineno : 147 macro : EXTI_GPIOC 0x00000002u
 DW_MACRO_GNU_define_indirect - lineno : 148 macro : EXTI_GPIOD 0x00000003u
 DW_MACRO_GNU_define_indirect - lineno : 150 macro : EXTI_GPIOE 0x00000004u
 DW_MACRO_GNU_define_indirect - lineno : 182 macro : EXTI_PROPERTY_SHIFT 24u
 DW_MACRO_GNU_define_indirect - lineno : 183 macro : EXTI_CONFIG (0x02uL << EXTI_PROPERTY_SHIFT)
 DW_MACRO_GNU_define_indirect - lineno : 184 macro : EXTI_GPIO ((0x04uL << EXTI_PROPERTY_SHIFT) | EXTI_CONFIG)
 DW_MACRO_GNU_define_indirect - lineno : 185 macro : EXTI_PROPERTY_MASK (EXTI_CONFIG | EXTI_GPIO)
 DW_MACRO_GNU_define_indirect - lineno : 190 macro : EXTI_PIN_MASK 0x0000001Fu
 DW_MACRO_GNU_define_indirect - lineno : 195 macro : EXTI_MODE_MASK (EXTI_MODE_EVENT | EXTI_MODE_INTERRUPT)
 DW_MACRO_GNU_define_indirect - lineno : 200 macro : EXTI_TRIGGER_MASK (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING)
 DW_MACRO_GNU_define_indirect - lineno : 208 macro : EXTI_LINE_NB 19UL
 DW_MACRO_GNU_define_indirect - lineno : 220 macro : IS_EXTI_LINE(__LINE__) ((((__LINE__) & ~(EXTI_PROPERTY_MASK | EXTI_PIN_MASK)) == 0x00u) && ((((__LINE__) & EXTI_PROPERTY_MASK) == EXTI_CONFIG) || (((__LINE__) & EXTI_PROPERTY_MASK) == EXTI_GPIO)) && (((__LINE__) & EXTI_PIN_MASK) < EXTI_LINE_NB))
 DW_MACRO_GNU_define_indirect - lineno : 225 macro : IS_EXTI_MODE(__LINE__) ((((__LINE__) & EXTI_MODE_MASK) != 0x00u) && (((__LINE__) & ~EXTI_MODE_MASK) == 0x00u))
 DW_MACRO_GNU_define_indirect - lineno : 228 macro : IS_EXTI_TRIGGER(__LINE__) (((__LINE__) & ~EXTI_TRIGGER_MASK) == 0x00u)
 DW_MACRO_GNU_define_indirect - lineno : 230 macro : IS_EXTI_PENDING_EDGE(__LINE__) ((__LINE__) == EXTI_TRIGGER_RISING_FALLING)
 DW_MACRO_GNU_define_indirect - lineno : 232 macro : IS_EXTI_CONFIG_LINE(__LINE__) (((__LINE__) & EXTI_CONFIG) != 0x00u)
 DW_MACRO_GNU_define_indirect - lineno : 250 macro : IS_EXTI_GPIO_PORT(__PORT__) (((__PORT__) == EXTI_GPIOA) || ((__PORT__) == EXTI_GPIOB) || ((__PORT__) == EXTI_GPIOC) || ((__PORT__) == EXTI_GPIOD) || ((__PORT__) == EXTI_GPIOE))
 DW_MACRO_GNU_define_indirect - lineno : 262 macro : IS_EXTI_GPIO_PIN(__PIN__) ((__PIN__) < 16u)

  Offset:                      0x1445f
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 22 macro : __STM32F1xx_HAL_DMA_H 
 DW_MACRO_GNU_define_indirect - lineno : 151 macro : HAL_DMA_ERROR_NONE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 152 macro : HAL_DMA_ERROR_TE 0x00000001U
 DW_MACRO_GNU_define_indirect - lineno : 153 macro : HAL_DMA_ERROR_NO_XFER 0x00000004U
 DW_MACRO_GNU_define_indirect - lineno : 154 macro : HAL_DMA_ERROR_TIMEOUT 0x00000020U
 DW_MACRO_GNU_define_indirect - lineno : 155 macro : HAL_DMA_ERROR_NOT_SUPPORTED 0x00000100U
 DW_MACRO_GNU_define_indirect - lineno : 163 macro : DMA_PERIPH_TO_MEMORY 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 164 macro : DMA_MEMORY_TO_PERIPH ((uint32_t)DMA_CCR_DIR)
 DW_MACRO_GNU_define_indirect - lineno : 165 macro : DMA_MEMORY_TO_MEMORY ((uint32_t)DMA_CCR_MEM2MEM)
 DW_MACRO_GNU_define_indirect - lineno : 174 macro : DMA_PINC_ENABLE ((uint32_t)DMA_CCR_PINC)
 DW_MACRO_GNU_define_indirect - lineno : 175 macro : DMA_PINC_DISABLE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 183 macro : DMA_MINC_ENABLE ((uint32_t)DMA_CCR_MINC)
 DW_MACRO_GNU_define_indirect - lineno : 184 macro : DMA_MINC_DISABLE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 192 macro : DMA_PDATAALIGN_BYTE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 193 macro : DMA_PDATAALIGN_HALFWORD ((uint32_t)DMA_CCR_PSIZE_0)
 DW_MACRO_GNU_define_indirect - lineno : 194 macro : DMA_PDATAALIGN_WORD ((uint32_t)DMA_CCR_PSIZE_1)
 DW_MACRO_GNU_define_indirect - lineno : 202 macro : DMA_MDATAALIGN_BYTE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 203 macro : DMA_MDATAALIGN_HALFWORD ((uint32_t)DMA_CCR_MSIZE_0)
 DW_MACRO_GNU_define_indirect - lineno : 204 macro : DMA_MDATAALIGN_WORD ((uint32_t)DMA_CCR_MSIZE_1)
 DW_MACRO_GNU_define_indirect - lineno : 212 macro : DMA_NORMAL 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 213 macro : DMA_CIRCULAR ((uint32_t)DMA_CCR_CIRC)
 DW_MACRO_GNU_define_indirect - lineno : 221 macro : DMA_PRIORITY_LOW 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 222 macro : DMA_PRIORITY_MEDIUM ((uint32_t)DMA_CCR_PL_0)
 DW_MACRO_GNU_define_indirect - lineno : 223 macro : DMA_PRIORITY_HIGH ((uint32_t)DMA_CCR_PL_1)
 DW_MACRO_GNU_define_indirect - lineno : 224 macro : DMA_PRIORITY_VERY_HIGH ((uint32_t)DMA_CCR_PL)
 DW_MACRO_GNU_define_indirect - lineno : 233 macro : DMA_IT_TC ((uint32_t)DMA_CCR_TCIE)
 DW_MACRO_GNU_define_indirect - lineno : 234 macro : DMA_IT_HT ((uint32_t)DMA_CCR_HTIE)
 DW_MACRO_GNU_define_indirect - lineno : 235 macro : DMA_IT_TE ((uint32_t)DMA_CCR_TEIE)
 DW_MACRO_GNU_define_indirect - lineno : 243 macro : DMA_FLAG_GL1 0x00000001U
 DW_MACRO_GNU_define_indirect - lineno : 244 macro : DMA_FLAG_TC1 0x00000002U
 DW_MACRO_GNU_define_indirect - lineno : 245 macro : DMA_FLAG_HT1 0x00000004U
 DW_MACRO_GNU_define_indirect - lineno : 246 macro : DMA_FLAG_TE1 0x00000008U
 DW_MACRO_GNU_define_indirect - lineno : 247 macro : DMA_FLAG_GL2 0x00000010U
 DW_MACRO_GNU_define_indirect - lineno : 248 macro : DMA_FLAG_TC2 0x00000020U
 DW_MACRO_GNU_define_indirect - lineno : 249 macro : DMA_FLAG_HT2 0x00000040U
 DW_MACRO_GNU_define_indirect - lineno : 250 macro : DMA_FLAG_TE2 0x00000080U
 DW_MACRO_GNU_define_indirect - lineno : 251 macro : DMA_FLAG_GL3 0x00000100U
 DW_MACRO_GNU_define_indirect - lineno : 252 macro : DMA_FLAG_TC3 0x00000200U
 DW_MACRO_GNU_define_indirect - lineno : 253 macro : DMA_FLAG_HT3 0x00000400U
 DW_MACRO_GNU_define_indirect - lineno : 254 macro : DMA_FLAG_TE3 0x00000800U
 DW_MACRO_GNU_define_indirect - lineno : 255 macro : DMA_FLAG_GL4 0x00001000U
 DW_MACRO_GNU_define_indirect - lineno : 256 macro : DMA_FLAG_TC4 0x00002000U
 DW_MACRO_GNU_define_indirect - lineno : 257 macro : DMA_FLAG_HT4 0x00004000U
 DW_MACRO_GNU_define_indirect - lineno : 258 macro : DMA_FLAG_TE4 0x00008000U
 DW_MACRO_GNU_define_indirect - lineno : 259 macro : DMA_FLAG_GL5 0x00010000U
 DW_MACRO_GNU_define_indirect - lineno : 260 macro : DMA_FLAG_TC5 0x00020000U
 DW_MACRO_GNU_define_indirect - lineno : 261 macro : DMA_FLAG_HT5 0x00040000U
 DW_MACRO_GNU_define_indirect - lineno : 262 macro : DMA_FLAG_TE5 0x00080000U
 DW_MACRO_GNU_define_indirect - lineno : 263 macro : DMA_FLAG_GL6 0x00100000U
 DW_MACRO_GNU_define_indirect - lineno : 264 macro : DMA_FLAG_TC6 0x00200000U
 DW_MACRO_GNU_define_indirect - lineno : 265 macro : DMA_FLAG_HT6 0x00400000U
 DW_MACRO_GNU_define_indirect - lineno : 266 macro : DMA_FLAG_TE6 0x00800000U
 DW_MACRO_GNU_define_indirect - lineno : 267 macro : DMA_FLAG_GL7 0x01000000U
 DW_MACRO_GNU_define_indirect - lineno : 268 macro : DMA_FLAG_TC7 0x02000000U
 DW_MACRO_GNU_define_indirect - lineno : 269 macro : DMA_FLAG_HT7 0x04000000U
 DW_MACRO_GNU_define_indirect - lineno : 270 macro : DMA_FLAG_TE7 0x08000000U
 DW_MACRO_GNU_define_indirect - lineno : 289 macro : __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET)
 DW_MACRO_GNU_define_indirect - lineno : 296 macro : __HAL_DMA_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CCR, DMA_CCR_EN))
 DW_MACRO_GNU_define_indirect - lineno : 303 macro : __HAL_DMA_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->CCR, DMA_CCR_EN))
 DW_MACRO_GNU_define_indirect - lineno : 318 macro : __HAL_DMA_ENABLE_IT(__HANDLE__,__INTERRUPT__) (SET_BIT((__HANDLE__)->Instance->CCR, (__INTERRUPT__)))
 DW_MACRO_GNU_define_indirect - lineno : 330 macro : __HAL_DMA_DISABLE_IT(__HANDLE__,__INTERRUPT__) (CLEAR_BIT((__HANDLE__)->Instance->CCR , (__INTERRUPT__)))
 DW_MACRO_GNU_define_indirect - lineno : 342 macro : __HAL_DMA_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->CCR & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
 DW_MACRO_GNU_define_indirect - lineno : 349 macro : __HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNDTR)

  Offset:                      0x1461b
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 22 macro : __STM32F1xx_HAL_DMA_EX_H 
 DW_MACRO_GNU_define_indirect - lineno : 172 macro : __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TC1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TC2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TC3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TC4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TC5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TC6 : DMA_FLAG_TC7)
 DW_MACRO_GNU_define_indirect - lineno : 186 macro : __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_HT1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_HT2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_HT3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_HT4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_HT5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_HT6 : DMA_FLAG_HT7)
 DW_MACRO_GNU_define_indirect - lineno : 200 macro : __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TE1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TE2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TE3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TE4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TE5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TE6 : DMA_FLAG_TE7)
 DW_MACRO_GNU_define_indirect - lineno : 214 macro : __HAL_DMA_GET_GI_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_GL1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_GL2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_GL3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_GL4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_GL5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_GL6 : DMA_FLAG_GL7)
 DW_MACRO_GNU_define_indirect - lineno : 236 macro : __HAL_DMA_GET_FLAG(__HANDLE__,__FLAG__) (DMA1->ISR & (__FLAG__))
 DW_MACRO_GNU_define_indirect - lineno : 250 macro : __HAL_DMA_CLEAR_FLAG(__HANDLE__,__FLAG__) (DMA1->IFCR = (__FLAG__))

  Offset:                      0x1464f
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 409 macro : IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || ((DIRECTION) == DMA_MEMORY_TO_PERIPH) || ((DIRECTION) == DMA_MEMORY_TO_MEMORY))
 DW_MACRO_GNU_define_indirect - lineno : 413 macro : IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x1U) && ((SIZE) < 0x10000U))
 DW_MACRO_GNU_define_indirect - lineno : 415 macro : IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || ((STATE) == DMA_PINC_DISABLE))
 DW_MACRO_GNU_define_indirect - lineno : 418 macro : IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE) || ((STATE) == DMA_MINC_DISABLE))
 DW_MACRO_GNU_define_indirect - lineno : 421 macro : IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE) || ((SIZE) == DMA_PDATAALIGN_HALFWORD) || ((SIZE) == DMA_PDATAALIGN_WORD))
 DW_MACRO_GNU_define_indirect - lineno : 425 macro : IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE) || ((SIZE) == DMA_MDATAALIGN_HALFWORD) || ((SIZE) == DMA_MDATAALIGN_WORD ))
 DW_MACRO_GNU_define_indirect - lineno : 429 macro : IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL ) || ((MODE) == DMA_CIRCULAR))
 DW_MACRO_GNU_define_indirect - lineno : 432 macro : IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW ) || ((PRIORITY) == DMA_PRIORITY_MEDIUM) || ((PRIORITY) == DMA_PRIORITY_HIGH) || ((PRIORITY) == DMA_PRIORITY_VERY_HIGH))

  Offset:                      0x1468b
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 22 macro : __STM32F1xx_HAL_CORTEX_H 
 DW_MACRO_GNU_define_indirect - lineno : 90 macro : NVIC_PRIORITYGROUP_0 0x00000007U
 DW_MACRO_GNU_define_indirect - lineno : 92 macro : NVIC_PRIORITYGROUP_1 0x00000006U
 DW_MACRO_GNU_define_indirect - lineno : 94 macro : NVIC_PRIORITYGROUP_2 0x00000005U
 DW_MACRO_GNU_define_indirect - lineno : 96 macro : NVIC_PRIORITYGROUP_3 0x00000004U
 DW_MACRO_GNU_define_indirect - lineno : 98 macro : NVIC_PRIORITYGROUP_4 0x00000003U
 DW_MACRO_GNU_define_indirect - lineno : 107 macro : SYSTICK_CLKSOURCE_HCLK_DIV8 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 108 macro : SYSTICK_CLKSOURCE_HCLK 0x00000004U
 DW_MACRO_GNU_define_indirect - lineno : 306 macro : IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PRIORITYGROUP_0) || ((GROUP) == NVIC_PRIORITYGROUP_1) || ((GROUP) == NVIC_PRIORITYGROUP_2) || ((GROUP) == NVIC_PRIORITYGROUP_3) || ((GROUP) == NVIC_PRIORITYGROUP_4))
 DW_MACRO_GNU_define_indirect - lineno : 312 macro : IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x10U)
 DW_MACRO_GNU_define_indirect - lineno : 314 macro : IS_NVIC_SUB_PRIORITY(PRIORITY) ((PRIORITY) < 0x10U)
 DW_MACRO_GNU_define_indirect - lineno : 316 macro : IS_NVIC_DEVICE_IRQ(IRQ) ((IRQ) >= (IRQn_Type)0x00U)
 DW_MACRO_GNU_define_indirect - lineno : 318 macro : IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) || ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8))

  Offset:                      0x146e2
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 22 macro : __STM32F1xx_HAL_FLASH_H 
 DW_MACRO_GNU_define_indirect - lineno : 42 macro : FLASH_TIMEOUT_VALUE 50000U
 DW_MACRO_GNU_define_indirect - lineno : 51 macro : IS_FLASH_TYPEPROGRAM(VALUE) (((VALUE) == FLASH_TYPEPROGRAM_HALFWORD) || ((VALUE) == FLASH_TYPEPROGRAM_WORD) || ((VALUE) == FLASH_TYPEPROGRAM_DOUBLEWORD))
 DW_MACRO_GNU_define_indirect - lineno : 56 macro : IS_FLASH_LATENCY(__LATENCY__) (((__LATENCY__) == FLASH_LATENCY_0) || ((__LATENCY__) == FLASH_LATENCY_1) || ((__LATENCY__) == FLASH_LATENCY_2))
 DW_MACRO_GNU_define_indirect - lineno : 117 macro : HAL_FLASH_ERROR_NONE 0x00U
 DW_MACRO_GNU_define_indirect - lineno : 118 macro : HAL_FLASH_ERROR_PROG 0x01U
 DW_MACRO_GNU_define_indirect - lineno : 119 macro : HAL_FLASH_ERROR_WRP 0x02U
 DW_MACRO_GNU_define_indirect - lineno : 120 macro : HAL_FLASH_ERROR_OPTV 0x04U
 DW_MACRO_GNU_define_indirect - lineno : 129 macro : FLASH_TYPEPROGRAM_HALFWORD 0x01U
 DW_MACRO_GNU_define_indirect - lineno : 130 macro : FLASH_TYPEPROGRAM_WORD 0x02U
 DW_MACRO_GNU_define_indirect - lineno : 131 macro : FLASH_TYPEPROGRAM_DOUBLEWORD 0x03U
 DW_MACRO_GNU_define_indirect - lineno : 141 macro : FLASH_LATENCY_0 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 142 macro : FLASH_LATENCY_1 FLASH_ACR_LATENCY_0
 DW_MACRO_GNU_define_indirect - lineno : 143 macro : FLASH_LATENCY_2 FLASH_ACR_LATENCY_1
 DW_MACRO_GNU_define_indirect - lineno : 182 macro : __HAL_FLASH_HALF_CYCLE_ACCESS_ENABLE() (FLASH->ACR |= FLASH_ACR_HLFCYA)
 DW_MACRO_GNU_define_indirect - lineno : 190 macro : __HAL_FLASH_HALF_CYCLE_ACCESS_DISABLE() (FLASH->ACR &= (~FLASH_ACR_HLFCYA))
 DW_MACRO_GNU_define_indirect - lineno : 208 macro : __HAL_FLASH_SET_LATENCY(__LATENCY__) (FLASH->ACR = (FLASH->ACR&(~FLASH_ACR_LATENCY)) | (__LATENCY__))
 DW_MACRO_GNU_define_indirect - lineno : 216 macro : __HAL_FLASH_GET_LATENCY() (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))
 DW_MACRO_GNU_define_indirect - lineno : 231 macro : __HAL_FLASH_PREFETCH_BUFFER_ENABLE() (FLASH->ACR |= FLASH_ACR_PRFTBE)
 DW_MACRO_GNU_define_indirect - lineno : 237 macro : __HAL_FLASH_PREFETCH_BUFFER_DISABLE() (FLASH->ACR &= (~FLASH_ACR_PRFTBE))

  Offset:                      0x1476a
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 22 macro : __STM32F1xx_HAL_FLASH_EX_H 
 DW_MACRO_GNU_define_indirect - lineno : 43 macro : FLASH_SIZE_DATA_REGISTER 0x1FFFF7E0U
 DW_MACRO_GNU_define_indirect - lineno : 44 macro : OBR_REG_INDEX 1U
 DW_MACRO_GNU_define_indirect - lineno : 45 macro : SR_FLAG_MASK ((uint32_t)(FLASH_SR_BSY | FLASH_SR_PGERR | FLASH_SR_WRPRTERR | FLASH_SR_EOP))
 DW_MACRO_GNU_define_indirect - lineno : 55 macro : IS_FLASH_TYPEERASE(VALUE) (((VALUE) == FLASH_TYPEERASE_PAGES) || ((VALUE) == FLASH_TYPEERASE_MASSERASE))
 DW_MACRO_GNU_define_indirect - lineno : 57 macro : IS_OPTIONBYTE(VALUE) (((VALUE) <= (OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_DATA)))
 DW_MACRO_GNU_define_indirect - lineno : 59 macro : IS_WRPSTATE(VALUE) (((VALUE) == OB_WRPSTATE_DISABLE) || ((VALUE) == OB_WRPSTATE_ENABLE))
 DW_MACRO_GNU_define_indirect - lineno : 61 macro : IS_OB_RDP_LEVEL(LEVEL) (((LEVEL) == OB_RDP_LEVEL_0) || ((LEVEL) == OB_RDP_LEVEL_1))
 DW_MACRO_GNU_define_indirect - lineno : 63 macro : IS_OB_DATA_ADDRESS(ADDRESS) (((ADDRESS) == OB_DATA_ADDRESS_DATA0) || ((ADDRESS) == OB_DATA_ADDRESS_DATA1))
 DW_MACRO_GNU_define_indirect - lineno : 65 macro : IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW))
 DW_MACRO_GNU_define_indirect - lineno : 67 macro : IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NO_RST) || ((SOURCE) == OB_STOP_RST))
 DW_MACRO_GNU_define_indirect - lineno : 69 macro : IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NO_RST) || ((SOURCE) == OB_STDBY_RST))
 DW_MACRO_GNU_define_indirect - lineno : 83 macro : IS_FLASH_NB_PAGES(ADDRESS,NBPAGES) (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x80U) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0801FFFFU) : (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x40U) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0800FFFFU) : (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x20U) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x08007FFFU) : ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x08003FFFU))))
 DW_MACRO_GNU_define_indirect - lineno : 109 macro : IS_OB_WRP(PAGE) (((PAGE) != 0x0000000U))
 DW_MACRO_GNU_define_indirect - lineno : 116 macro : IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1))
 DW_MACRO_GNU_define_indirect - lineno : 128 macro : IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= FLASH_BASE) && (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x80U) ? ((ADDRESS) <= FLASH_BANK1_END) : (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x40U) ? ((ADDRESS) <= 0x0800FFFF) : (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x20U) ? ((ADDRESS) <= 0x08007FFF) : ((ADDRESS) <= 0x08003FFFU)))))
 DW_MACRO_GNU_define_indirect - lineno : 243 macro : FLASH_PAGE_SIZE 0x400U
 DW_MACRO_GNU_define_indirect - lineno : 260 macro : FLASH_TYPEERASE_PAGES 0x00U
 DW_MACRO_GNU_define_indirect - lineno : 261 macro : FLASH_TYPEERASE_MASSERASE 0x02U
 DW_MACRO_GNU_define_indirect - lineno : 276 macro : FLASH_BANK_1 1U
 DW_MACRO_GNU_define_indirect - lineno : 293 macro : OPTIONBYTE_WRP 0x01U
 DW_MACRO_GNU_define_indirect - lineno : 294 macro : OPTIONBYTE_RDP 0x02U
 DW_MACRO_GNU_define_indirect - lineno : 295 macro : OPTIONBYTE_USER 0x04U
 DW_MACRO_GNU_define_indirect - lineno : 296 macro : OPTIONBYTE_DATA 0x08U
 DW_MACRO_GNU_define_indirect - lineno : 305 macro : OB_WRPSTATE_DISABLE 0x00U
 DW_MACRO_GNU_define_indirect - lineno : 306 macro : OB_WRPSTATE_ENABLE 0x01U
 DW_MACRO_GNU_define_indirect - lineno : 319 macro : OB_WRP_PAGES0TO3 0x00000001U
 DW_MACRO_GNU_define_indirect - lineno : 320 macro : OB_WRP_PAGES4TO7 0x00000002U
 DW_MACRO_GNU_define_indirect - lineno : 321 macro : OB_WRP_PAGES8TO11 0x00000004U
 DW_MACRO_GNU_define_indirect - lineno : 322 macro : OB_WRP_PAGES12TO15 0x00000008U
 DW_MACRO_GNU_define_indirect - lineno : 323 macro : OB_WRP_PAGES16TO19 0x00000010U
 DW_MACRO_GNU_define_indirect - lineno : 324 macro : OB_WRP_PAGES20TO23 0x00000020U
 DW_MACRO_GNU_define_indirect - lineno : 325 macro : OB_WRP_PAGES24TO27 0x00000040U
 DW_MACRO_GNU_define_indirect - lineno : 326 macro : OB_WRP_PAGES28TO31 0x00000080U
 DW_MACRO_GNU_define_indirect - lineno : 332 macro : OB_WRP_PAGES32TO35 0x00000100U
 DW_MACRO_GNU_define_indirect - lineno : 333 macro : OB_WRP_PAGES36TO39 0x00000200U
 DW_MACRO_GNU_define_indirect - lineno : 334 macro : OB_WRP_PAGES40TO43 0x00000400U
 DW_MACRO_GNU_define_indirect - lineno : 335 macro : OB_WRP_PAGES44TO47 0x00000800U
 DW_MACRO_GNU_define_indirect - lineno : 336 macro : OB_WRP_PAGES48TO51 0x00001000U
 DW_MACRO_GNU_define_indirect - lineno : 337 macro : OB_WRP_PAGES52TO55 0x00002000U
 DW_MACRO_GNU_define_indirect - lineno : 338 macro : OB_WRP_PAGES56TO59 0x00004000U
 DW_MACRO_GNU_define_indirect - lineno : 339 macro : OB_WRP_PAGES60TO63 0x00008000U
 DW_MACRO_GNU_define_indirect - lineno : 340 macro : OB_WRP_PAGES64TO67 0x00010000U
 DW_MACRO_GNU_define_indirect - lineno : 341 macro : OB_WRP_PAGES68TO71 0x00020000U
 DW_MACRO_GNU_define_indirect - lineno : 342 macro : OB_WRP_PAGES72TO75 0x00040000U
 DW_MACRO_GNU_define_indirect - lineno : 343 macro : OB_WRP_PAGES76TO79 0x00080000U
 DW_MACRO_GNU_define_indirect - lineno : 344 macro : OB_WRP_PAGES80TO83 0x00100000U
 DW_MACRO_GNU_define_indirect - lineno : 345 macro : OB_WRP_PAGES84TO87 0x00200000U
 DW_MACRO_GNU_define_indirect - lineno : 346 macro : OB_WRP_PAGES88TO91 0x00400000U
 DW_MACRO_GNU_define_indirect - lineno : 347 macro : OB_WRP_PAGES92TO95 0x00800000U
 DW_MACRO_GNU_define_indirect - lineno : 348 macro : OB_WRP_PAGES96TO99 0x01000000U
 DW_MACRO_GNU_define_indirect - lineno : 349 macro : OB_WRP_PAGES100TO103 0x02000000U
 DW_MACRO_GNU_define_indirect - lineno : 350 macro : OB_WRP_PAGES104TO107 0x04000000U
 DW_MACRO_GNU_define_indirect - lineno : 351 macro : OB_WRP_PAGES108TO111 0x08000000U
 DW_MACRO_GNU_define_indirect - lineno : 352 macro : OB_WRP_PAGES112TO115 0x10000000U
 DW_MACRO_GNU_define_indirect - lineno : 353 macro : OB_WRP_PAGES116TO119 0x20000000U
 DW_MACRO_GNU_define_indirect - lineno : 354 macro : OB_WRP_PAGES120TO123 0x40000000U
 DW_MACRO_GNU_define_indirect - lineno : 355 macro : OB_WRP_PAGES124TO127 0x80000000U
 DW_MACRO_GNU_define_indirect - lineno : 401 macro : OB_WRP_ALLPAGES 0xFFFFFFFFU
 DW_MACRO_GNU_define_indirect - lineno : 410 macro : OB_WRP_PAGES0TO31MASK 0x000000FFU
 DW_MACRO_GNU_define_indirect - lineno : 411 macro : OB_WRP_PAGES32TO63MASK 0x0000FF00U
 DW_MACRO_GNU_define_indirect - lineno : 412 macro : OB_WRP_PAGES64TO95MASK 0x00FF0000U
 DW_MACRO_GNU_define_indirect - lineno : 413 macro : OB_WRP_PAGES96TO127MASK 0xFF000000U
 DW_MACRO_GNU_define_indirect - lineno : 447 macro : OB_RDP_LEVEL_0 ((uint8_t)0xA5)
 DW_MACRO_GNU_define_indirect - lineno : 448 macro : OB_RDP_LEVEL_1 ((uint8_t)0x00)
 DW_MACRO_GNU_define_indirect - lineno : 456 macro : OB_IWDG_SW ((uint16_t)0x0001)
 DW_MACRO_GNU_define_indirect - lineno : 457 macro : OB_IWDG_HW ((uint16_t)0x0000)
 DW_MACRO_GNU_define_indirect - lineno : 465 macro : OB_STOP_NO_RST ((uint16_t)0x0002)
 DW_MACRO_GNU_define_indirect - lineno : 466 macro : OB_STOP_RST ((uint16_t)0x0000)
 DW_MACRO_GNU_define_indirect - lineno : 474 macro : OB_STDBY_NO_RST ((uint16_t)0x0004)
 DW_MACRO_GNU_define_indirect - lineno : 475 macro : OB_STDBY_RST ((uint16_t)0x0000)
 DW_MACRO_GNU_define_indirect - lineno : 494 macro : OB_DATA_ADDRESS_DATA0 0x1FFFF804U
 DW_MACRO_GNU_define_indirect - lineno : 495 macro : OB_DATA_ADDRESS_DATA1 0x1FFFF806U
 DW_MACRO_GNU_define_indirect - lineno : 530 macro : FLASH_FLAG_BSY FLASH_SR_BSY
 DW_MACRO_GNU_define_indirect - lineno : 531 macro : FLASH_FLAG_PGERR FLASH_SR_PGERR
 DW_MACRO_GNU_define_indirect - lineno : 532 macro : FLASH_FLAG_WRPERR FLASH_SR_WRPRTERR
 DW_MACRO_GNU_define_indirect - lineno : 533 macro : FLASH_FLAG_EOP FLASH_SR_EOP
 DW_MACRO_GNU_define_indirect - lineno : 536 macro : FLASH_FLAG_OPTVERR ((OBR_REG_INDEX << 8U | FLASH_OBR_OPTERR))
 DW_MACRO_GNU_define_indirect - lineno : 557 macro : FLASH_IT_EOP FLASH_CR_EOPIE
 DW_MACRO_GNU_define_indirect - lineno : 558 macro : FLASH_IT_ERR FLASH_CR_ERRIE
 DW_MACRO_GNU_define_indirect - lineno : 683 macro : __HAL_FLASH_ENABLE_IT(__INTERRUPT__) (FLASH->CR |= (__INTERRUPT__))
 DW_MACRO_GNU_define_indirect - lineno : 693 macro : __HAL_FLASH_DISABLE_IT(__INTERRUPT__) (FLASH->CR &= ~(__INTERRUPT__))
 DW_MACRO_GNU_define_indirect - lineno : 706 macro : __HAL_FLASH_GET_FLAG(__FLAG__) (((__FLAG__) == FLASH_FLAG_OPTVERR) ? (FLASH->OBR & FLASH_OBR_OPTERR) : (FLASH->SR & (__FLAG__)))
 DW_MACRO_GNU_define_indirect - lineno : 719 macro : __HAL_FLASH_CLEAR_FLAG(__FLAG__) do { if ((__FLAG__) == FLASH_FLAG_OPTVERR) { CLEAR_BIT(FLASH->OBR, FLASH_OBR_OPTERR); } else { FLASH->SR = (__FLAG__); } } while(0U)

  Offset:                      0x149ab
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 22 macro : __STM32F1xx_HAL_PWR_H 
 DW_MACRO_GNU_define_indirect - lineno : 69 macro : PWR_EXTI_LINE_PVD ((uint32_t)0x00010000)
 DW_MACRO_GNU_define_indirect - lineno : 85 macro : PWR_PVDLEVEL_0 PWR_CR_PLS_2V2
 DW_MACRO_GNU_define_indirect - lineno : 86 macro : PWR_PVDLEVEL_1 PWR_CR_PLS_2V3
 DW_MACRO_GNU_define_indirect - lineno : 87 macro : PWR_PVDLEVEL_2 PWR_CR_PLS_2V4
 DW_MACRO_GNU_define_indirect - lineno : 88 macro : PWR_PVDLEVEL_3 PWR_CR_PLS_2V5
 DW_MACRO_GNU_define_indirect - lineno : 89 macro : PWR_PVDLEVEL_4 PWR_CR_PLS_2V6
 DW_MACRO_GNU_define_indirect - lineno : 90 macro : PWR_PVDLEVEL_5 PWR_CR_PLS_2V7
 DW_MACRO_GNU_define_indirect - lineno : 91 macro : PWR_PVDLEVEL_6 PWR_CR_PLS_2V8
 DW_MACRO_GNU_define_indirect - lineno : 92 macro : PWR_PVDLEVEL_7 PWR_CR_PLS_2V9
 DW_MACRO_GNU_define_indirect - lineno : 101 macro : PWR_PVD_MODE_NORMAL 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 102 macro : PWR_PVD_MODE_IT_RISING 0x00010001U
 DW_MACRO_GNU_define_indirect - lineno : 103 macro : PWR_PVD_MODE_IT_FALLING 0x00010002U
 DW_MACRO_GNU_define_indirect - lineno : 104 macro : PWR_PVD_MODE_IT_RISING_FALLING 0x00010003U
 DW_MACRO_GNU_define_indirect - lineno : 105 macro : PWR_PVD_MODE_EVENT_RISING 0x00020001U
 DW_MACRO_GNU_define_indirect - lineno : 106 macro : PWR_PVD_MODE_EVENT_FALLING 0x00020002U
 DW_MACRO_GNU_define_indirect - lineno : 107 macro : PWR_PVD_MODE_EVENT_RISING_FALLING 0x00020003U
 DW_MACRO_GNU_define_indirect - lineno : 118 macro : PWR_WAKEUP_PIN1 PWR_CSR_EWUP
 DW_MACRO_GNU_define_indirect - lineno : 127 macro : PWR_MAINREGULATOR_ON 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 128 macro : PWR_LOWPOWERREGULATOR_ON PWR_CR_LPDS
 DW_MACRO_GNU_define_indirect - lineno : 137 macro : PWR_SLEEPENTRY_WFI ((uint8_t)0x01)
 DW_MACRO_GNU_define_indirect - lineno : 138 macro : PWR_SLEEPENTRY_WFE ((uint8_t)0x02)
 DW_MACRO_GNU_define_indirect - lineno : 147 macro : PWR_STOPENTRY_WFI ((uint8_t)0x01)
 DW_MACRO_GNU_define_indirect - lineno : 148 macro : PWR_STOPENTRY_WFE ((uint8_t)0x02)
 DW_MACRO_GNU_define_indirect - lineno : 157 macro : PWR_FLAG_WU PWR_CSR_WUF
 DW_MACRO_GNU_define_indirect - lineno : 158 macro : PWR_FLAG_SB PWR_CSR_SBF
 DW_MACRO_GNU_define_indirect - lineno : 159 macro : PWR_FLAG_PVDO PWR_CSR_PVDO
 DW_MACRO_GNU_define_indirect - lineno : 190 macro : __HAL_PWR_GET_FLAG(__FLAG__) ((PWR->CSR & (__FLAG__)) == (__FLAG__))
 DW_MACRO_GNU_define_indirect - lineno : 198 macro : __HAL_PWR_CLEAR_FLAG(__FLAG__) SET_BIT(PWR->CR, ((__FLAG__) << 2))
 DW_MACRO_GNU_define_indirect - lineno : 204 macro : __HAL_PWR_PVD_EXTI_ENABLE_IT() SET_BIT(EXTI->IMR, PWR_EXTI_LINE_PVD)
 DW_MACRO_GNU_define_indirect - lineno : 210 macro : __HAL_PWR_PVD_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR, PWR_EXTI_LINE_PVD)
 DW_MACRO_GNU_define_indirect - lineno : 216 macro : __HAL_PWR_PVD_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR, PWR_EXTI_LINE_PVD)
 DW_MACRO_GNU_define_indirect - lineno : 222 macro : __HAL_PWR_PVD_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR, PWR_EXTI_LINE_PVD)
 DW_MACRO_GNU_define_indirect - lineno : 229 macro : __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD)
 DW_MACRO_GNU_define_indirect - lineno : 236 macro : __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD)
 DW_MACRO_GNU_define_indirect - lineno : 243 macro : __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD)
 DW_MACRO_GNU_define_indirect - lineno : 250 macro : __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD)
 DW_MACRO_GNU_define_indirect - lineno : 256 macro : __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE() __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 DW_MACRO_GNU_define_indirect - lineno : 263 macro : __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE() __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
 DW_MACRO_GNU_define_indirect - lineno : 271 macro : __HAL_PWR_PVD_EXTI_GET_FLAG() (EXTI->PR & (PWR_EXTI_LINE_PVD))
 DW_MACRO_GNU_define_indirect - lineno : 277 macro : __HAL_PWR_PVD_EXTI_CLEAR_FLAG() (EXTI->PR = (PWR_EXTI_LINE_PVD))
 DW_MACRO_GNU_define_indirect - lineno : 283 macro : __HAL_PWR_PVD_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER, PWR_EXTI_LINE_PVD)
 DW_MACRO_GNU_define_indirect - lineno : 292 macro : IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLEVEL_0) || ((LEVEL) == PWR_PVDLEVEL_1)|| ((LEVEL) == PWR_PVDLEVEL_2) || ((LEVEL) == PWR_PVDLEVEL_3)|| ((LEVEL) == PWR_PVDLEVEL_4) || ((LEVEL) == PWR_PVDLEVEL_5)|| ((LEVEL) == PWR_PVDLEVEL_6) || ((LEVEL) == PWR_PVDLEVEL_7))
 DW_MACRO_GNU_define_indirect - lineno : 298 macro : IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_IT_RISING)|| ((MODE) == PWR_PVD_MODE_IT_FALLING) || ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING) || ((MODE) == PWR_PVD_MODE_EVENT_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_NORMAL))
 DW_MACRO_GNU_define_indirect - lineno : 303 macro : IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WAKEUP_PIN1))
 DW_MACRO_GNU_define_indirect - lineno : 305 macro : IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) || ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON))
 DW_MACRO_GNU_define_indirect - lineno : 308 macro : IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPENTRY_WFI) || ((ENTRY) == PWR_SLEEPENTRY_WFE))
 DW_MACRO_GNU_define_indirect - lineno : 310 macro : IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPENTRY_WFI) || ((ENTRY) == PWR_STOPENTRY_WFE))

  Offset:                      0x14aec
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 22 macro : STM32F1xx_HAL_TIM_H 
 DW_MACRO_GNU_define_indirect - lineno : 436 macro : TIM_CLEARINPUTSOURCE_NONE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 437 macro : TIM_CLEARINPUTSOURCE_ETR 0x00000001U
 DW_MACRO_GNU_define_indirect - lineno : 445 macro : TIM_DMABASE_CR1 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 446 macro : TIM_DMABASE_CR2 0x00000001U
 DW_MACRO_GNU_define_indirect - lineno : 447 macro : TIM_DMABASE_SMCR 0x00000002U
 DW_MACRO_GNU_define_indirect - lineno : 448 macro : TIM_DMABASE_DIER 0x00000003U
 DW_MACRO_GNU_define_indirect - lineno : 449 macro : TIM_DMABASE_SR 0x00000004U
 DW_MACRO_GNU_define_indirect - lineno : 450 macro : TIM_DMABASE_EGR 0x00000005U
 DW_MACRO_GNU_define_indirect - lineno : 451 macro : TIM_DMABASE_CCMR1 0x00000006U
 DW_MACRO_GNU_define_indirect - lineno : 452 macro : TIM_DMABASE_CCMR2 0x00000007U
 DW_MACRO_GNU_define_indirect - lineno : 453 macro : TIM_DMABASE_CCER 0x00000008U
 DW_MACRO_GNU_define_indirect - lineno : 454 macro : TIM_DMABASE_CNT 0x00000009U
 DW_MACRO_GNU_define_indirect - lineno : 455 macro : TIM_DMABASE_PSC 0x0000000AU
 DW_MACRO_GNU_define_indirect - lineno : 456 macro : TIM_DMABASE_ARR 0x0000000BU
 DW_MACRO_GNU_define_indirect - lineno : 457 macro : TIM_DMABASE_RCR 0x0000000CU
 DW_MACRO_GNU_define_indirect - lineno : 458 macro : TIM_DMABASE_CCR1 0x0000000DU
 DW_MACRO_GNU_define_indirect - lineno : 459 macro : TIM_DMABASE_CCR2 0x0000000EU
 DW_MACRO_GNU_define_indirect - lineno : 460 macro : TIM_DMABASE_CCR3 0x0000000FU
 DW_MACRO_GNU_define_indirect - lineno : 461 macro : TIM_DMABASE_CCR4 0x00000010U
 DW_MACRO_GNU_define_indirect - lineno : 462 macro : TIM_DMABASE_BDTR 0x00000011U
 DW_MACRO_GNU_define_indirect - lineno : 463 macro : TIM_DMABASE_DCR 0x00000012U
 DW_MACRO_GNU_define_indirect - lineno : 464 macro : TIM_DMABASE_DMAR 0x00000013U
 DW_MACRO_GNU_define_indirect - lineno : 472 macro : TIM_EVENTSOURCE_UPDATE TIM_EGR_UG
 DW_MACRO_GNU_define_indirect - lineno : 473 macro : TIM_EVENTSOURCE_CC1 TIM_EGR_CC1G
 DW_MACRO_GNU_define_indirect - lineno : 474 macro : TIM_EVENTSOURCE_CC2 TIM_EGR_CC2G
 DW_MACRO_GNU_define_indirect - lineno : 475 macro : TIM_EVENTSOURCE_CC3 TIM_EGR_CC3G
 DW_MACRO_GNU_define_indirect - lineno : 476 macro : TIM_EVENTSOURCE_CC4 TIM_EGR_CC4G
 DW_MACRO_GNU_define_indirect - lineno : 477 macro : TIM_EVENTSOURCE_COM TIM_EGR_COMG
 DW_MACRO_GNU_define_indirect - lineno : 478 macro : TIM_EVENTSOURCE_TRIGGER TIM_EGR_TG
 DW_MACRO_GNU_define_indirect - lineno : 479 macro : TIM_EVENTSOURCE_BREAK TIM_EGR_BG
 DW_MACRO_GNU_define_indirect - lineno : 487 macro : TIM_INPUTCHANNELPOLARITY_RISING 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 488 macro : TIM_INPUTCHANNELPOLARITY_FALLING TIM_CCER_CC1P
 DW_MACRO_GNU_define_indirect - lineno : 489 macro : TIM_INPUTCHANNELPOLARITY_BOTHEDGE (TIM_CCER_CC1P | TIM_CCER_CC1NP)
 DW_MACRO_GNU_define_indirect - lineno : 497 macro : TIM_ETRPOLARITY_INVERTED TIM_SMCR_ETP
 DW_MACRO_GNU_define_indirect - lineno : 498 macro : TIM_ETRPOLARITY_NONINVERTED 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 506 macro : TIM_ETRPRESCALER_DIV1 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 507 macro : TIM_ETRPRESCALER_DIV2 TIM_SMCR_ETPS_0
 DW_MACRO_GNU_define_indirect - lineno : 508 macro : TIM_ETRPRESCALER_DIV4 TIM_SMCR_ETPS_1
 DW_MACRO_GNU_define_indirect - lineno : 509 macro : TIM_ETRPRESCALER_DIV8 TIM_SMCR_ETPS
 DW_MACRO_GNU_define_indirect - lineno : 517 macro : TIM_COUNTERMODE_UP 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 518 macro : TIM_COUNTERMODE_DOWN TIM_CR1_DIR
 DW_MACRO_GNU_define_indirect - lineno : 519 macro : TIM_COUNTERMODE_CENTERALIGNED1 TIM_CR1_CMS_0
 DW_MACRO_GNU_define_indirect - lineno : 520 macro : TIM_COUNTERMODE_CENTERALIGNED2 TIM_CR1_CMS_1
 DW_MACRO_GNU_define_indirect - lineno : 521 macro : TIM_COUNTERMODE_CENTERALIGNED3 TIM_CR1_CMS
 DW_MACRO_GNU_define_indirect - lineno : 529 macro : TIM_CLOCKDIVISION_DIV1 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 530 macro : TIM_CLOCKDIVISION_DIV2 TIM_CR1_CKD_0
 DW_MACRO_GNU_define_indirect - lineno : 531 macro : TIM_CLOCKDIVISION_DIV4 TIM_CR1_CKD_1
 DW_MACRO_GNU_define_indirect - lineno : 539 macro : TIM_OUTPUTSTATE_DISABLE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 540 macro : TIM_OUTPUTSTATE_ENABLE TIM_CCER_CC1E
 DW_MACRO_GNU_define_indirect - lineno : 548 macro : TIM_AUTORELOAD_PRELOAD_DISABLE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 549 macro : TIM_AUTORELOAD_PRELOAD_ENABLE TIM_CR1_ARPE
 DW_MACRO_GNU_define_indirect - lineno : 558 macro : TIM_OCFAST_DISABLE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 559 macro : TIM_OCFAST_ENABLE TIM_CCMR1_OC1FE
 DW_MACRO_GNU_define_indirect - lineno : 567 macro : TIM_OUTPUTNSTATE_DISABLE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 568 macro : TIM_OUTPUTNSTATE_ENABLE TIM_CCER_CC1NE
 DW_MACRO_GNU_define_indirect - lineno : 576 macro : TIM_OCPOLARITY_HIGH 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 577 macro : TIM_OCPOLARITY_LOW TIM_CCER_CC1P
 DW_MACRO_GNU_define_indirect - lineno : 585 macro : TIM_OCNPOLARITY_HIGH 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 586 macro : TIM_OCNPOLARITY_LOW TIM_CCER_CC1NP
 DW_MACRO_GNU_define_indirect - lineno : 594 macro : TIM_OCIDLESTATE_SET TIM_CR2_OIS1
 DW_MACRO_GNU_define_indirect - lineno : 595 macro : TIM_OCIDLESTATE_RESET 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 603 macro : TIM_OCNIDLESTATE_SET TIM_CR2_OIS1N
 DW_MACRO_GNU_define_indirect - lineno : 604 macro : TIM_OCNIDLESTATE_RESET 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 612 macro : TIM_ICPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING
 DW_MACRO_GNU_define_indirect - lineno : 613 macro : TIM_ICPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING
 DW_MACRO_GNU_define_indirect - lineno : 614 macro : TIM_ICPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE
 DW_MACRO_GNU_define_indirect - lineno : 622 macro : TIM_ENCODERINPUTPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING
 DW_MACRO_GNU_define_indirect - lineno : 623 macro : TIM_ENCODERINPUTPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING
 DW_MACRO_GNU_define_indirect - lineno : 631 macro : TIM_ICSELECTION_DIRECTTI TIM_CCMR1_CC1S_0
 DW_MACRO_GNU_define_indirect - lineno : 633 macro : TIM_ICSELECTION_INDIRECTTI TIM_CCMR1_CC1S_1
 DW_MACRO_GNU_define_indirect - lineno : 635 macro : TIM_ICSELECTION_TRC TIM_CCMR1_CC1S
 DW_MACRO_GNU_define_indirect - lineno : 643 macro : TIM_ICPSC_DIV1 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 644 macro : TIM_ICPSC_DIV2 TIM_CCMR1_IC1PSC_0
 DW_MACRO_GNU_define_indirect - lineno : 645 macro : TIM_ICPSC_DIV4 TIM_CCMR1_IC1PSC_1
 DW_MACRO_GNU_define_indirect - lineno : 646 macro : TIM_ICPSC_DIV8 TIM_CCMR1_IC1PSC
 DW_MACRO_GNU_define_indirect - lineno : 654 macro : TIM_OPMODE_SINGLE TIM_CR1_OPM
 DW_MACRO_GNU_define_indirect - lineno : 655 macro : TIM_OPMODE_REPETITIVE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 663 macro : TIM_ENCODERMODE_TI1 TIM_SMCR_SMS_0
 DW_MACRO_GNU_define_indirect - lineno : 664 macro : TIM_ENCODERMODE_TI2 TIM_SMCR_SMS_1
 DW_MACRO_GNU_define_indirect - lineno : 665 macro : TIM_ENCODERMODE_TI12 (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)
 DW_MACRO_GNU_define_indirect - lineno : 673 macro : TIM_IT_UPDATE TIM_DIER_UIE
 DW_MACRO_GNU_define_indirect - lineno : 674 macro : TIM_IT_CC1 TIM_DIER_CC1IE
 DW_MACRO_GNU_define_indirect - lineno : 675 macro : TIM_IT_CC2 TIM_DIER_CC2IE
 DW_MACRO_GNU_define_indirect - lineno : 676 macro : TIM_IT_CC3 TIM_DIER_CC3IE
 DW_MACRO_GNU_define_indirect - lineno : 677 macro : TIM_IT_CC4 TIM_DIER_CC4IE
 DW_MACRO_GNU_define_indirect - lineno : 678 macro : TIM_IT_COM TIM_DIER_COMIE
 DW_MACRO_GNU_define_indirect - lineno : 679 macro : TIM_IT_TRIGGER TIM_DIER_TIE
 DW_MACRO_GNU_define_indirect - lineno : 680 macro : TIM_IT_BREAK TIM_DIER_BIE
 DW_MACRO_GNU_define_indirect - lineno : 688 macro : TIM_COMMUTATION_TRGI TIM_CR2_CCUS
 DW_MACRO_GNU_define_indirect - lineno : 689 macro : TIM_COMMUTATION_SOFTWARE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 697 macro : TIM_DMA_UPDATE TIM_DIER_UDE
 DW_MACRO_GNU_define_indirect - lineno : 698 macro : TIM_DMA_CC1 TIM_DIER_CC1DE
 DW_MACRO_GNU_define_indirect - lineno : 699 macro : TIM_DMA_CC2 TIM_DIER_CC2DE
 DW_MACRO_GNU_define_indirect - lineno : 700 macro : TIM_DMA_CC3 TIM_DIER_CC3DE
 DW_MACRO_GNU_define_indirect - lineno : 701 macro : TIM_DMA_CC4 TIM_DIER_CC4DE
 DW_MACRO_GNU_define_indirect - lineno : 702 macro : TIM_DMA_COM TIM_DIER_COMDE
 DW_MACRO_GNU_define_indirect - lineno : 703 macro : TIM_DMA_TRIGGER TIM_DIER_TDE
 DW_MACRO_GNU_define_indirect - lineno : 711 macro : TIM_FLAG_UPDATE TIM_SR_UIF
 DW_MACRO_GNU_define_indirect - lineno : 712 macro : TIM_FLAG_CC1 TIM_SR_CC1IF
 DW_MACRO_GNU_define_indirect - lineno : 713 macro : TIM_FLAG_CC2 TIM_SR_CC2IF
 DW_MACRO_GNU_define_indirect - lineno : 714 macro : TIM_FLAG_CC3 TIM_SR_CC3IF
 DW_MACRO_GNU_define_indirect - lineno : 715 macro : TIM_FLAG_CC4 TIM_SR_CC4IF
 DW_MACRO_GNU_define_indirect - lineno : 716 macro : TIM_FLAG_COM TIM_SR_COMIF
 DW_MACRO_GNU_define_indirect - lineno : 717 macro : TIM_FLAG_TRIGGER TIM_SR_TIF
 DW_MACRO_GNU_define_indirect - lineno : 718 macro : TIM_FLAG_BREAK TIM_SR_BIF
 DW_MACRO_GNU_define_indirect - lineno : 719 macro : TIM_FLAG_CC1OF TIM_SR_CC1OF
 DW_MACRO_GNU_define_indirect - lineno : 720 macro : TIM_FLAG_CC2OF TIM_SR_CC2OF
 DW_MACRO_GNU_define_indirect - lineno : 721 macro : TIM_FLAG_CC3OF TIM_SR_CC3OF
 DW_MACRO_GNU_define_indirect - lineno : 722 macro : TIM_FLAG_CC4OF TIM_SR_CC4OF
 DW_MACRO_GNU_define_indirect - lineno : 730 macro : TIM_CHANNEL_1 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 731 macro : TIM_CHANNEL_2 0x00000004U
 DW_MACRO_GNU_define_indirect - lineno : 732 macro : TIM_CHANNEL_3 0x00000008U
 DW_MACRO_GNU_define_indirect - lineno : 733 macro : TIM_CHANNEL_4 0x0000000CU
 DW_MACRO_GNU_define_indirect - lineno : 734 macro : TIM_CHANNEL_ALL 0x0000003CU
 DW_MACRO_GNU_define_indirect - lineno : 742 macro : TIM_CLOCKSOURCE_ETRMODE2 TIM_SMCR_ETPS_1
 DW_MACRO_GNU_define_indirect - lineno : 743 macro : TIM_CLOCKSOURCE_INTERNAL TIM_SMCR_ETPS_0
 DW_MACRO_GNU_define_indirect - lineno : 744 macro : TIM_CLOCKSOURCE_ITR0 TIM_TS_ITR0
 DW_MACRO_GNU_define_indirect - lineno : 745 macro : TIM_CLOCKSOURCE_ITR1 TIM_TS_ITR1
 DW_MACRO_GNU_define_indirect - lineno : 746 macro : TIM_CLOCKSOURCE_ITR2 TIM_TS_ITR2
 DW_MACRO_GNU_define_indirect - lineno : 747 macro : TIM_CLOCKSOURCE_ITR3 TIM_TS_ITR3
 DW_MACRO_GNU_define_indirect - lineno : 748 macro : TIM_CLOCKSOURCE_TI1ED TIM_TS_TI1F_ED
 DW_MACRO_GNU_define_indirect - lineno : 749 macro : TIM_CLOCKSOURCE_TI1 TIM_TS_TI1FP1
 DW_MACRO_GNU_define_indirect - lineno : 750 macro : TIM_CLOCKSOURCE_TI2 TIM_TS_TI2FP2
 DW_MACRO_GNU_define_indirect - lineno : 751 macro : TIM_CLOCKSOURCE_ETRMODE1 TIM_TS_ETRF
 DW_MACRO_GNU_define_indirect - lineno : 759 macro : TIM_CLOCKPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED
 DW_MACRO_GNU_define_indirect - lineno : 760 macro : TIM_CLOCKPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED
 DW_MACRO_GNU_define_indirect - lineno : 761 macro : TIM_CLOCKPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING
 DW_MACRO_GNU_define_indirect - lineno : 762 macro : TIM_CLOCKPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING
 DW_MACRO_GNU_define_indirect - lineno : 763 macro : TIM_CLOCKPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE
 DW_MACRO_GNU_define_indirect - lineno : 771 macro : TIM_CLOCKPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1
 DW_MACRO_GNU_define_indirect - lineno : 772 macro : TIM_CLOCKPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2
 DW_MACRO_GNU_define_indirect - lineno : 773 macro : TIM_CLOCKPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4
 DW_MACRO_GNU_define_indirect - lineno : 774 macro : TIM_CLOCKPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8
 DW_MACRO_GNU_define_indirect - lineno : 782 macro : TIM_CLEARINPUTPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED
 DW_MACRO_GNU_define_indirect - lineno : 783 macro : TIM_CLEARINPUTPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED
 DW_MACRO_GNU_define_indirect - lineno : 791 macro : TIM_CLEARINPUTPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1
 DW_MACRO_GNU_define_indirect - lineno : 792 macro : TIM_CLEARINPUTPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2
 DW_MACRO_GNU_define_indirect - lineno : 793 macro : TIM_CLEARINPUTPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4
 DW_MACRO_GNU_define_indirect - lineno : 794 macro : TIM_CLEARINPUTPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8
 DW_MACRO_GNU_define_indirect - lineno : 802 macro : TIM_OSSR_ENABLE TIM_BDTR_OSSR
 DW_MACRO_GNU_define_indirect - lineno : 803 macro : TIM_OSSR_DISABLE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 811 macro : TIM_OSSI_ENABLE TIM_BDTR_OSSI
 DW_MACRO_GNU_define_indirect - lineno : 812 macro : TIM_OSSI_DISABLE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 819 macro : TIM_LOCKLEVEL_OFF 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 820 macro : TIM_LOCKLEVEL_1 TIM_BDTR_LOCK_0
 DW_MACRO_GNU_define_indirect - lineno : 821 macro : TIM_LOCKLEVEL_2 TIM_BDTR_LOCK_1
 DW_MACRO_GNU_define_indirect - lineno : 822 macro : TIM_LOCKLEVEL_3 TIM_BDTR_LOCK
 DW_MACRO_GNU_define_indirect - lineno : 830 macro : TIM_BREAK_ENABLE TIM_BDTR_BKE
 DW_MACRO_GNU_define_indirect - lineno : 831 macro : TIM_BREAK_DISABLE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 839 macro : TIM_BREAKPOLARITY_LOW 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 840 macro : TIM_BREAKPOLARITY_HIGH TIM_BDTR_BKP
 DW_MACRO_GNU_define_indirect - lineno : 848 macro : TIM_AUTOMATICOUTPUT_DISABLE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 849 macro : TIM_AUTOMATICOUTPUT_ENABLE TIM_BDTR_AOE
 DW_MACRO_GNU_define_indirect - lineno : 858 macro : TIM_TRGO_RESET 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 859 macro : TIM_TRGO_ENABLE TIM_CR2_MMS_0
 DW_MACRO_GNU_define_indirect - lineno : 860 macro : TIM_TRGO_UPDATE TIM_CR2_MMS_1
 DW_MACRO_GNU_define_indirect - lineno : 861 macro : TIM_TRGO_OC1 (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)
 DW_MACRO_GNU_define_indirect - lineno : 862 macro : TIM_TRGO_OC1REF TIM_CR2_MMS_2
 DW_MACRO_GNU_define_indirect - lineno : 863 macro : TIM_TRGO_OC2REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)
 DW_MACRO_GNU_define_indirect - lineno : 864 macro : TIM_TRGO_OC3REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)
 DW_MACRO_GNU_define_indirect - lineno : 865 macro : TIM_TRGO_OC4REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0)
 DW_MACRO_GNU_define_indirect - lineno : 873 macro : TIM_MASTERSLAVEMODE_ENABLE TIM_SMCR_MSM
 DW_MACRO_GNU_define_indirect - lineno : 874 macro : TIM_MASTERSLAVEMODE_DISABLE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 882 macro : TIM_SLAVEMODE_DISABLE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 883 macro : TIM_SLAVEMODE_RESET TIM_SMCR_SMS_2
 DW_MACRO_GNU_define_indirect - lineno : 884 macro : TIM_SLAVEMODE_GATED (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)
 DW_MACRO_GNU_define_indirect - lineno : 885 macro : TIM_SLAVEMODE_TRIGGER (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)
 DW_MACRO_GNU_define_indirect - lineno : 886 macro : TIM_SLAVEMODE_EXTERNAL1 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)
 DW_MACRO_GNU_define_indirect - lineno : 894 macro : TIM_OCMODE_TIMING 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 895 macro : TIM_OCMODE_ACTIVE TIM_CCMR1_OC1M_0
 DW_MACRO_GNU_define_indirect - lineno : 896 macro : TIM_OCMODE_INACTIVE TIM_CCMR1_OC1M_1
 DW_MACRO_GNU_define_indirect - lineno : 897 macro : TIM_OCMODE_TOGGLE (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)
 DW_MACRO_GNU_define_indirect - lineno : 898 macro : TIM_OCMODE_PWM1 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)
 DW_MACRO_GNU_define_indirect - lineno : 899 macro : TIM_OCMODE_PWM2 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)
 DW_MACRO_GNU_define_indirect - lineno : 900 macro : TIM_OCMODE_FORCED_ACTIVE (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)
 DW_MACRO_GNU_define_indirect - lineno : 901 macro : TIM_OCMODE_FORCED_INACTIVE TIM_CCMR1_OC1M_2
 DW_MACRO_GNU_define_indirect - lineno : 909 macro : TIM_TS_ITR0 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 910 macro : TIM_TS_ITR1 TIM_SMCR_TS_0
 DW_MACRO_GNU_define_indirect - lineno : 911 macro : TIM_TS_ITR2 TIM_SMCR_TS_1
 DW_MACRO_GNU_define_indirect - lineno : 912 macro : TIM_TS_ITR3 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)
 DW_MACRO_GNU_define_indirect - lineno : 913 macro : TIM_TS_TI1F_ED TIM_SMCR_TS_2
 DW_MACRO_GNU_define_indirect - lineno : 914 macro : TIM_TS_TI1FP1 (TIM_SMCR_TS_0 | TIM_SMCR_TS_2)
 DW_MACRO_GNU_define_indirect - lineno : 915 macro : TIM_TS_TI2FP2 (TIM_SMCR_TS_1 | TIM_SMCR_TS_2)
 DW_MACRO_GNU_define_indirect - lineno : 916 macro : TIM_TS_ETRF (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_2)
 DW_MACRO_GNU_define_indirect - lineno : 917 macro : TIM_TS_NONE 0x0000FFFFU
 DW_MACRO_GNU_define_indirect - lineno : 925 macro : TIM_TRIGGERPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED
 DW_MACRO_GNU_define_indirect - lineno : 926 macro : TIM_TRIGGERPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED
 DW_MACRO_GNU_define_indirect - lineno : 927 macro : TIM_TRIGGERPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING
 DW_MACRO_GNU_define_indirect - lineno : 928 macro : TIM_TRIGGERPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING
 DW_MACRO_GNU_define_indirect - lineno : 929 macro : TIM_TRIGGERPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE
 DW_MACRO_GNU_define_indirect - lineno : 937 macro : TIM_TRIGGERPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1
 DW_MACRO_GNU_define_indirect - lineno : 938 macro : TIM_TRIGGERPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2
 DW_MACRO_GNU_define_indirect - lineno : 939 macro : TIM_TRIGGERPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4
 DW_MACRO_GNU_define_indirect - lineno : 940 macro : TIM_TRIGGERPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8
 DW_MACRO_GNU_define_indirect - lineno : 948 macro : TIM_TI1SELECTION_CH1 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 949 macro : TIM_TI1SELECTION_XORCOMBINATION TIM_CR2_TI1S
 DW_MACRO_GNU_define_indirect - lineno : 957 macro : TIM_DMABURSTLENGTH_1TRANSFER 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 958 macro : TIM_DMABURSTLENGTH_2TRANSFERS 0x00000100U
 DW_MACRO_GNU_define_indirect - lineno : 959 macro : TIM_DMABURSTLENGTH_3TRANSFERS 0x00000200U
 DW_MACRO_GNU_define_indirect - lineno : 960 macro : TIM_DMABURSTLENGTH_4TRANSFERS 0x00000300U
 DW_MACRO_GNU_define_indirect - lineno : 961 macro : TIM_DMABURSTLENGTH_5TRANSFERS 0x00000400U
 DW_MACRO_GNU_define_indirect - lineno : 962 macro : TIM_DMABURSTLENGTH_6TRANSFERS 0x00000500U
 DW_MACRO_GNU_define_indirect - lineno : 963 macro : TIM_DMABURSTLENGTH_7TRANSFERS 0x00000600U
 DW_MACRO_GNU_define_indirect - lineno : 964 macro : TIM_DMABURSTLENGTH_8TRANSFERS 0x00000700U
 DW_MACRO_GNU_define_indirect - lineno : 965 macro : TIM_DMABURSTLENGTH_9TRANSFERS 0x00000800U
 DW_MACRO_GNU_define_indirect - lineno : 966 macro : TIM_DMABURSTLENGTH_10TRANSFERS 0x00000900U
 DW_MACRO_GNU_define_indirect - lineno : 967 macro : TIM_DMABURSTLENGTH_11TRANSFERS 0x00000A00U
 DW_MACRO_GNU_define_indirect - lineno : 968 macro : TIM_DMABURSTLENGTH_12TRANSFERS 0x00000B00U
 DW_MACRO_GNU_define_indirect - lineno : 969 macro : TIM_DMABURSTLENGTH_13TRANSFERS 0x00000C00U
 DW_MACRO_GNU_define_indirect - lineno : 970 macro : TIM_DMABURSTLENGTH_14TRANSFERS 0x00000D00U
 DW_MACRO_GNU_define_indirect - lineno : 971 macro : TIM_DMABURSTLENGTH_15TRANSFERS 0x00000E00U
 DW_MACRO_GNU_define_indirect - lineno : 972 macro : TIM_DMABURSTLENGTH_16TRANSFERS 0x00000F00U
 DW_MACRO_GNU_define_indirect - lineno : 973 macro : TIM_DMABURSTLENGTH_17TRANSFERS 0x00001000U
 DW_MACRO_GNU_define_indirect - lineno : 974 macro : TIM_DMABURSTLENGTH_18TRANSFERS 0x00001100U
 DW_MACRO_GNU_define_indirect - lineno : 982 macro : TIM_DMA_ID_UPDATE ((uint16_t) 0x0000)
 DW_MACRO_GNU_define_indirect - lineno : 983 macro : TIM_DMA_ID_CC1 ((uint16_t) 0x0001)
 DW_MACRO_GNU_define_indirect - lineno : 984 macro : TIM_DMA_ID_CC2 ((uint16_t) 0x0002)
 DW_MACRO_GNU_define_indirect - lineno : 985 macro : TIM_DMA_ID_CC3 ((uint16_t) 0x0003)
 DW_MACRO_GNU_define_indirect - lineno : 986 macro : TIM_DMA_ID_CC4 ((uint16_t) 0x0004)
 DW_MACRO_GNU_define_indirect - lineno : 987 macro : TIM_DMA_ID_COMMUTATION ((uint16_t) 0x0005)
 DW_MACRO_GNU_define_indirect - lineno : 988 macro : TIM_DMA_ID_TRIGGER ((uint16_t) 0x0006)
 DW_MACRO_GNU_define_indirect - lineno : 996 macro : TIM_CCx_ENABLE 0x00000001U
 DW_MACRO_GNU_define_indirect - lineno : 997 macro : TIM_CCx_DISABLE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 998 macro : TIM_CCxN_ENABLE 0x00000004U
 DW_MACRO_GNU_define_indirect - lineno : 999 macro : TIM_CCxN_DISABLE 0x00000000U
 DW_MACRO_GNU_define_indirect - lineno : 1046 macro : __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) do { (__HANDLE__)->State = HAL_TIM_STATE_RESET; (__HANDLE__)->ChannelState[0] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[1] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[2] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelState[3] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[0] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[1] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[2] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->ChannelNState[3] = HAL_TIM_CHANNEL_STATE_RESET; (__HANDLE__)->DMABurstState = HAL_DMA_BURST_STATE_RESET; } while(0)
 DW_MACRO_GNU_define_indirect - lineno : 1065 macro : __HAL_TIM_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|=(TIM_CR1_CEN))
 DW_MACRO_GNU_define_indirect - lineno : 1072 macro : __HAL_TIM_MOE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->BDTR|=(TIM_BDTR_MOE))
 DW_MACRO_GNU_define_indirect - lineno : 1079 macro : __HAL_TIM_DISABLE(__HANDLE__) do { if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) { if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) { (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN); } } } while(0)
 DW_MACRO_GNU_define_indirect - lineno : 1096 macro : __HAL_TIM_MOE_DISABLE(__HANDLE__) do { if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) { if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) { (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE); } } } while(0)
 DW_MACRO_GNU_define_indirect - lineno : 1113 macro : __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(__HANDLE__) (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE)
 DW_MACRO_GNU_define_indirect - lineno : 1129 macro : __HAL_TIM_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DIER |= (__INTERRUPT__))
 DW_MACRO_GNU_define_indirect - lineno : 1145 macro : __HAL_TIM_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DIER &= ~(__INTERRUPT__))
 DW_MACRO_GNU_define_indirect - lineno : 1160 macro : __HAL_TIM_ENABLE_DMA(__HANDLE__,__DMA__) ((__HANDLE__)->Instance->DIER |= (__DMA__))
 DW_MACRO_GNU_define_indirect - lineno : 1175 macro : __HAL_TIM_DISABLE_DMA(__HANDLE__,__DMA__) ((__HANDLE__)->Instance->DIER &= ~(__DMA__))
 DW_MACRO_GNU_define_indirect - lineno : 1195 macro : __HAL_TIM_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__))
 DW_MACRO_GNU_define_indirect - lineno : 1215 macro : __HAL_TIM_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__))
 DW_MACRO_GNU_define_indirect - lineno : 1232 macro : __HAL_TIM_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
 DW_MACRO_GNU_define_indirect - lineno : 1249 macro : __HAL_TIM_CLEAR_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->SR = ~(__INTERRUPT__))
 DW_MACRO_GNU_define_indirect - lineno : 1258 macro : __HAL_TIM_IS_TIM_COUNTING_DOWN(__HANDLE__) (((__HANDLE__)->Instance->CR1 &(TIM_CR1_DIR)) == (TIM_CR1_DIR))
 DW_MACRO_GNU_define_indirect - lineno : 1266 macro : __HAL_TIM_SET_PRESCALER(__HANDLE__,__PRESC__) ((__HANDLE__)->Instance->PSC = (__PRESC__))
 DW_MACRO_GNU_define_indirect - lineno : 1274 macro : __HAL_TIM_SET_COUNTER(__HANDLE__,__COUNTER__) ((__HANDLE__)->Instance->CNT = (__COUNTER__))
 DW_MACRO_GNU_define_indirect - lineno : 1281 macro : __HAL_TIM_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNT)
 DW_MACRO_GNU_define_indirect - lineno : 1289 macro : __HAL_TIM_SET_AUTORELOAD(__HANDLE__,__AUTORELOAD__) do{ (__HANDLE__)->Instance->ARR = (__AUTORELOAD__); (__HANDLE__)->Init.Period = (__AUTORELOAD__); } while(0)
 DW_MACRO_GNU_define_indirect - lineno : 1300 macro : __HAL_TIM_GET_AUTORELOAD(__HANDLE__) ((__HANDLE__)->Instance->ARR)
 DW_MACRO_GNU_define_indirect - lineno : 1312 macro : __HAL_TIM_SET_CLOCKDIVISION(__HANDLE__,__CKD__) do{ (__HANDLE__)->Instance->CR1 &= (~TIM_CR1_CKD); (__HANDLE__)->Instance->CR1 |= (__CKD__); (__HANDLE__)->Init.ClockDivision = (__CKD__); } while(0)
 DW_MACRO_GNU_define_indirect - lineno : 1327 macro : __HAL_TIM_GET_CLOCKDIVISION(__HANDLE__) ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD)
 DW_MACRO_GNU_define_indirect - lineno : 1346 macro : __HAL_TIM_SET_ICPRESCALER(__HANDLE__,__CHANNEL__,__ICPSC__) do{ TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__)); TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__)); } while(0)
 DW_MACRO_GNU_define_indirect - lineno : 1367 macro : __HAL_TIM_GET_ICPRESCALER(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8U) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) : (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8U)
 DW_MACRO_GNU_define_indirect - lineno : 1385 macro : __HAL_TIM_SET_COMPARE(__HANDLE__,__CHANNEL__,__COMPARE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2 = (__COMPARE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3 = (__COMPARE__)) : ((__HANDLE__)->Instance->CCR4 = (__COMPARE__)))
 DW_MACRO_GNU_define_indirect - lineno : 1402 macro : __HAL_TIM_GET_COMPARE(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3) : ((__HANDLE__)->Instance->CCR4))
 DW_MACRO_GNU_define_indirect - lineno : 1419 macro : __HAL_TIM_ENABLE_OCxPRELOAD(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1PE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2PE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3PE) : ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4PE))
 DW_MACRO_GNU_define_indirect - lineno : 1436 macro : __HAL_TIM_DISABLE_OCxPRELOAD(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1PE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2PE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3PE) : ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4PE))
 DW_MACRO_GNU_define_indirect - lineno : 1457 macro : __HAL_TIM_ENABLE_OCxFAST(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1FE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2FE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3FE) : ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4FE))
 DW_MACRO_GNU_define_indirect - lineno : 1478 macro : __HAL_TIM_DISABLE_OCxFAST(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE) : ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE))
 DW_MACRO_GNU_define_indirect - lineno : 1492 macro : __HAL_TIM_URS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|= TIM_CR1_URS)
 DW_MACRO_GNU_define_indirect - lineno : 1505 macro : __HAL_TIM_URS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1&=~TIM_CR1_URS)
 DW_MACRO_GNU_define_indirect - lineno : 1522 macro : __HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__,__POLARITY__) do{ TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__)); TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__)); }while(0)
 DW_MACRO_GNU_define_indirect - lineno : 1539 macro : TIM_CCER_CCxE_MASK ((uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E))
 DW_MACRO_GNU_define_indirect - lineno : 1540 macro : TIM_CCER_CCxNE_MASK ((uint32_t)(TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE))
 DW_MACRO_GNU_define_indirect - lineno : 1550 macro : IS_TIM_CLEARINPUT_SOURCE(__MODE__) (((__MODE__) == TIM_CLEARINPUTSOURCE_NONE) || ((__MODE__) == TIM_CLEARINPUTSOURCE_ETR))
 DW_MACRO_GNU_define_indirect - lineno : 1553 macro : IS_TIM_DMA_BASE(__BASE__) (((__BASE__) == TIM_DMABASE_CR1) || ((__BASE__) == TIM_DMABASE_CR2) || ((__BASE__) == TIM_DMABASE_SMCR) || ((__BASE__) == TIM_DMABASE_DIER) || ((__BASE__) == TIM_DMABASE_SR) || ((__BASE__) == TIM_DMABASE_EGR) || ((__BASE__) == TIM_DMABASE_CCMR1) || ((__BASE__) == TIM_DMABASE_CCMR2) || ((__BASE__) == TIM_DMABASE_CCER) || ((__BASE__) == TIM_DMABASE_CNT) || ((__BASE__) == TIM_DMABASE_PSC) || ((__BASE__) == TIM_DMABASE_ARR) || ((__BASE__) == TIM_DMABASE_RCR) || ((__BASE__) == TIM_DMABASE_CCR1) || ((__BASE__) == TIM_DMABASE_CCR2) || ((__BASE__) == TIM_DMABASE_CCR3) || ((__BASE__) == TIM_DMABASE_CCR4) || ((__BASE__) == TIM_DMABASE_BDTR))
 DW_MACRO_GNU_define_indirect - lineno : 1572 macro : IS_TIM_EVENT_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFFFF00U) == 0x00000000U) && ((__SOURCE__) != 0x00000000U))
 DW_MACRO_GNU_define_indirect - lineno : 1574 macro : IS_TIM_COUNTER_MODE(__MODE__) (((__MODE__) == TIM_COUNTERMODE_UP) || ((__MODE__) == TIM_COUNTERMODE_DOWN) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED1) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED2) || ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED3))
 DW_MACRO_GNU_define_indirect - lineno : 1580 macro : IS_TIM_CLOCKDIVISION_DIV(__DIV__) (((__DIV__) == TIM_CLOCKDIVISION_DIV1) || ((__DIV__) == TIM_CLOCKDIVISION_DIV2) || ((__DIV__) == TIM_CLOCKDIVISION_DIV4))
 DW_MACRO_GNU_define_indirect - lineno : 1584 macro : IS_TIM_AUTORELOAD_PRELOAD(PRELOAD) (((PRELOAD) == TIM_AUTORELOAD_PRELOAD_DISABLE) || ((PRELOAD) == TIM_AUTORELOAD_PRELOAD_ENABLE))
 DW_MACRO_GNU_define_indirect - lineno : 1587 macro : IS_TIM_FAST_STATE(__STATE__) (((__STATE__) == TIM_OCFAST_DISABLE) || ((__STATE__) == TIM_OCFAST_ENABLE))
 DW_MACRO_GNU_define_indirect - lineno : 1590 macro : IS_TIM_OC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCPOLARITY_HIGH) || ((__POLARITY__) == TIM_OCPOLARITY_LOW))
 DW_MACRO_GNU_define_indirect - lineno : 1593 macro : IS_TIM_OCN_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCNPOLARITY_HIGH) || ((__POLARITY__) == TIM_OCNPOLARITY_LOW))
 DW_MACRO_GNU_define_indirect - lineno : 1596 macro : IS_TIM_OCIDLE_STATE(__STATE__) (((__STATE__) == TIM_OCIDLESTATE_SET) || ((__STATE__) == TIM_OCIDLESTATE_RESET))
 DW_MACRO_GNU_define_indirect - lineno : 1599 macro : IS_TIM_OCNIDLE_STATE(__STATE__) (((__STATE__) == TIM_OCNIDLESTATE_SET) || ((__STATE__) == TIM_OCNIDLESTATE_RESET))
 DW_MACRO_GNU_define_indirect - lineno : 1602 macro : IS_TIM_ENCODERINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_RISING) || ((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_FALLING))
 DW_MACRO_GNU_define_indirect - lineno : 1605 macro : IS_TIM_IC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ICPOLARITY_RISING) || ((__POLARITY__) == TIM_ICPOLARITY_FALLING) || ((__POLARITY__) == TIM_ICPOLARITY_BOTHEDGE))
 DW_MACRO_GNU_define_indirect - lineno : 1609 macro : IS_TIM_IC_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_ICSELECTION_DIRECTTI) || ((__SELECTION__) == TIM_ICSELECTION_INDIRECTTI) || ((__SELECTION__) == TIM_ICSELECTION_TRC))
 DW_MACRO_GNU_define_indirect - lineno : 1613 macro : IS_TIM_IC_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_ICPSC_DIV1) || ((__PRESCALER__) == TIM_ICPSC_DIV2) || ((__PRESCALER__) == TIM_ICPSC_DIV4) || ((__PRESCALER__) == TIM_ICPSC_DIV8))
 DW_MACRO_GNU_define_indirect - lineno : 1618 macro : IS_TIM_OPM_MODE(__MODE__) (((__MODE__) == TIM_OPMODE_SINGLE) || ((__MODE__) == TIM_OPMODE_REPETITIVE))
 DW_MACRO_GNU_define_indirect - lineno : 1621 macro : IS_TIM_ENCODER_MODE(__MODE__) (((__MODE__) == TIM_ENCODERMODE_TI1) || ((__MODE__) == TIM_ENCODERMODE_TI2) || ((__MODE__) == TIM_ENCODERMODE_TI12))
 DW_MACRO_GNU_define_indirect - lineno : 1625 macro : IS_TIM_DMA_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFF80FFU) == 0x00000000U) && ((__SOURCE__) != 0x00000000U))
 DW_MACRO_GNU_define_indirect - lineno : 1627 macro : IS_TIM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4) || ((__CHANNEL__) == TIM_CHANNEL_ALL))
 DW_MACRO_GNU_define_indirect - lineno : 1633 macro : IS_TIM_OPM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2))
 DW_MACRO_GNU_define_indirect - lineno : 1636 macro : IS_TIM_COMPLEMENTARY_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3))
 DW_MACRO_GNU_define_indirect - lineno : 1640 macro : IS_TIM_CLOCKSOURCE(__CLOCK__) (((__CLOCK__) == TIM_CLOCKSOURCE_INTERNAL) || ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE2) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR0) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR1) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR2) || ((__CLOCK__) == TIM_CLOCKSOURCE_ITR3) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI1ED) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI1) || ((__CLOCK__) == TIM_CLOCKSOURCE_TI2) || ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE1))
 DW_MACRO_GNU_define_indirect - lineno : 1651 macro : IS_TIM_CLOCKPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLOCKPOLARITY_INVERTED) || ((__POLARITY__) == TIM_CLOCKPOLARITY_NONINVERTED) || ((__POLARITY__) == TIM_CLOCKPOLARITY_RISING) || ((__POLARITY__) == TIM_CLOCKPOLARITY_FALLING) || ((__POLARITY__) == TIM_CLOCKPOLARITY_BOTHEDGE))
 DW_MACRO_GNU_define_indirect - lineno : 1657 macro : IS_TIM_CLOCKPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV1) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV2) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV4) || ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV8))
 DW_MACRO_GNU_define_indirect - lineno : 1662 macro : IS_TIM_CLOCKFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU)
 DW_MACRO_GNU_define_indirect - lineno : 1664 macro : IS_TIM_CLEARINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLEARINPUTPOLARITY_INVERTED) || ((__POLARITY__) == TIM_CLEARINPUTPOLARITY_NONINVERTED))
 DW_MACRO_GNU_define_indirect - lineno : 1667 macro : IS_TIM_CLEARINPUT_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV1) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV2) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV4) || ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV8))
 DW_MACRO_GNU_define_indirect - lineno : 1672 macro : IS_TIM_CLEARINPUT_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU)
 DW_MACRO_GNU_define_indirect - lineno : 1674 macro : IS_TIM_OSSR_STATE(__STATE__) (((__STATE__) == TIM_OSSR_ENABLE) || ((__STATE__) == TIM_OSSR_DISABLE))
 DW_MACRO_GNU_define_indirect - lineno : 1677 macro : IS_TIM_OSSI_STATE(__STATE__) (((__STATE__) == TIM_OSSI_ENABLE) || ((__STATE__) == TIM_OSSI_DISABLE))
 DW_MACRO_GNU_define_indirect - lineno : 1680 macro : IS_TIM_LOCK_LEVEL(__LEVEL__) (((__LEVEL__) == TIM_LOCKLEVEL_OFF) || ((__LEVEL__) == TIM_LOCKLEVEL_1) || ((__LEVEL__) == TIM_LOCKLEVEL_2) || ((__LEVEL__) == TIM_LOCKLEVEL_3))
 DW_MACRO_GNU_define_indirect - lineno : 1685 macro : IS_TIM_BREAK_FILTER(__BRKFILTER__) ((__BRKFILTER__) <= 0xFUL)
 DW_MACRO_GNU_define_indirect - lineno : 1688 macro : IS_TIM_BREAK_STATE(__STATE__) (((__STATE__) == TIM_BREAK_ENABLE) || ((__STATE__) == TIM_BREAK_DISABLE))
 DW_MACRO_GNU_define_indirect - lineno : 1691 macro : IS_TIM_BREAK_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAKPOLARITY_LOW) || ((__POLARITY__) == TIM_BREAKPOLARITY_HIGH))
 DW_MACRO_GNU_define_indirect - lineno : 1694 macro : IS_TIM_AUTOMATIC_OUTPUT_STATE(__STATE__) (((__STATE__) == TIM_AUTOMATICOUTPUT_ENABLE) || ((__STATE__) == TIM_AUTOMATICOUTPUT_DISABLE))
 DW_MACRO_GNU_define_indirect - lineno : 1697 macro : IS_TIM_TRGO_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO_RESET) || ((__SOURCE__) == TIM_TRGO_ENABLE) || ((__SOURCE__) == TIM_TRGO_UPDATE) || ((__SOURCE__) == TIM_TRGO_OC1) || ((__SOURCE__) == TIM_TRGO_OC1REF) || ((__SOURCE__) == TIM_TRGO_OC2REF) || ((__SOURCE__) == TIM_TRGO_OC3REF) || ((__SOURCE__) == TIM_TRGO_OC4REF))
 DW_MACRO_GNU_define_indirect - lineno : 1706 macro : IS_TIM_MSM_STATE(__STATE__) (((__STATE__) == TIM_MASTERSLAVEMODE_ENABLE) || ((__STATE__) == TIM_MASTERSLAVEMODE_DISABLE))
 DW_MACRO_GNU_define_indirect - lineno : 1709 macro : IS_TIM_SLAVE_MODE(__MODE__) (((__MODE__) == TIM_SLAVEMODE_DISABLE) || ((__MODE__) == TIM_SLAVEMODE_RESET) || ((__MODE__) == TIM_SLAVEMODE_GATED) || ((__MODE__) == TIM_SLAVEMODE_TRIGGER) || ((__MODE__) == TIM_SLAVEMODE_EXTERNAL1))
 DW_MACRO_GNU_define_indirect - lineno : 1715 macro : IS_TIM_PWM_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_PWM1) || ((__MODE__) == TIM_OCMODE_PWM2))
 DW_MACRO_GNU_define_indirect - lineno : 1718 macro : IS_TIM_OC_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_TIMING) || ((__MODE__) == TIM_OCMODE_ACTIVE) || ((__MODE__) == TIM_OCMODE_INACTIVE) || ((__MODE__) == TIM_OCMODE_TOGGLE) || ((__MODE__) == TIM_OCMODE_FORCED_ACTIVE) || ((__MODE__) == TIM_OCMODE_FORCED_INACTIVE))
 DW_MACRO_GNU_define_indirect - lineno : 1725 macro : IS_TIM_TRIGGER_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || ((__SELECTION__) == TIM_TS_ITR1) || ((__SELECTION__) == TIM_TS_ITR2) || ((__SELECTION__) == TIM_TS_ITR3) || ((__SELECTION__) == TIM_TS_TI1F_ED) || ((__SELECTION__) == TIM_TS_TI1FP1) || ((__SELECTION__) == TIM_TS_TI2FP2) || ((__SELECTION__) == TIM_TS_ETRF))
 DW_MACRO_GNU_define_indirect - lineno : 1734 macro : IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || ((__SELECTION__) == TIM_TS_ITR1) || ((__SELECTION__) == TIM_TS_ITR2) || ((__SELECTION__) == TIM_TS_ITR3) || ((__SELECTION__) == TIM_TS_NONE))
 DW_MACRO_GNU_define_indirect - lineno : 1740 macro : IS_TIM_TRIGGERPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_TRIGGERPOLARITY_INVERTED ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_NONINVERTED) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_RISING ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_FALLING ) || ((__POLARITY__) == TIM_TRIGGERPOLARITY_BOTHEDGE ))
 DW_MACRO_GNU_define_indirect - lineno : 1746 macro : IS_TIM_TRIGGERPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV1) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV2) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV4) || ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV8))
 DW_MACRO_GNU_define_indirect - lineno : 1751 macro : IS_TIM_TRIGGERFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU)
 DW_MACRO_GNU_define_indirect - lineno : 1753 macro : IS_TIM_TI1SELECTION(__TI1SELECTION__) (((__TI1SELECTION__) == TIM_TI1SELECTION_CH1) || ((__TI1SELECTION__) == TIM_TI1SELECTION_XORCOMBINATION))
 DW_MACRO_GNU_define_indirect - lineno : 1756 macro : IS_TIM_DMA_LENGTH(__LENGTH__) (((__LENGTH__) == TIM_DMABURSTLENGTH_1TRANSFER) || ((__LENGTH__) == TIM_DMABURSTLENGTH_2TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_3TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_4TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_5TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_6TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_7TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_8TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_9TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_10TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_11TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_12TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_13TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_14TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_15TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_16TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_17TRANSFERS) || ((__LENGTH__) == TIM_DMABURSTLENGTH_18TRANSFERS))
 DW_MACRO_GNU_define_indirect - lineno : 1775 macro : IS_TIM_DMA_DATA_LENGTH(LENGTH) (((LENGTH) >= 0x1U) && ((LENGTH) < 0x10000U))
 DW_MACRO_GNU_define_indirect - lineno : 1777 macro : IS_TIM_IC_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU)
 DW_MACRO_GNU_define_indirect - lineno : 1779 macro : IS_TIM_DEADTIME(__DEADTIME__) ((__DEADTIME__) <= 0xFFU)
 DW_MACRO_GNU_define_indirect - lineno : 1781 macro : IS_TIM_SLAVEMODE_TRIGGER_ENABLED(__TRIGGER__) ((__TRIGGER__) == TIM_SLAVEMODE_TRIGGER)
 DW_MACRO_GNU_define_indirect - lineno : 1783 macro : TIM_SET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__,__ICPSC__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) : ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8U)))
 DW_MACRO_GNU_define_indirect - lineno : 1789 macro : TIM_RESET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC) : ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC))
 DW_MACRO_GNU_define_indirect - lineno : 1795 macro : TIM_SET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__,__POLARITY__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER |= (__POLARITY__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 4U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 8U)) : ((__HANDLE__)->Instance->CCER |= (((__POLARITY__) << 12U))))
 DW_MACRO_GNU_define_indirect - lineno : 1801 macro : TIM_RESET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC3P)) : ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC4P)))
 DW_MACRO_GNU_define_indirect - lineno : 1807 macro : TIM_CHANNEL_STATE_GET(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelState[0] : ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelState[1] : ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelState[2] : (__HANDLE__)->ChannelState[3])
 DW_MACRO_GNU_define_indirect - lineno : 1813 macro : TIM_CHANNEL_STATE_SET(__HANDLE__,__CHANNEL__,__CHANNEL_STATE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__)) : ((__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__)))
 DW_MACRO_GNU_define_indirect - lineno : 1819 macro : TIM_CHANNEL_STATE_SET_ALL(__HANDLE__,__CHANNEL_STATE__) do { (__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__); } while(0)
 DW_MACRO_GNU_define_indirect - lineno : 1826 macro : TIM_CHANNEL_N_STATE_GET(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelNState[0] : ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelNState[1] : ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelNState[2] : (__HANDLE__)->ChannelNState[3])
 DW_MACRO_GNU_define_indirect - lineno : 1832 macro : TIM_CHANNEL_N_STATE_SET(__HANDLE__,__CHANNEL__,__CHANNEL_STATE__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelNState[0] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelNState[1] = (__CHANNEL_STATE__)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelNState[2] = (__CHANNEL_STATE__)) : ((__HANDLE__)->ChannelNState[3] = (__CHANNEL_STATE__)))
 DW_MACRO_GNU_define_indirect - lineno : 1838 macro : TIM_CHANNEL_N_STATE_SET_ALL(__HANDLE__,__CHANNEL_STATE__) do { (__HANDLE__)->ChannelNState[0] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelNState[1] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelNState[2] = (__CHANNEL_STATE__); (__HANDLE__)->ChannelNState[3] = (__CHANNEL_STATE__); } while(0)

  Offset:                      0x153bd
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 88 macro : __HAL_DBGMCU_FREEZE_TIM2() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM2_STOP)
 DW_MACRO_GNU_define_indirect - lineno : 89 macro : __HAL_DBGMCU_UNFREEZE_TIM2() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM2_STOP)
 DW_MACRO_GNU_define_indirect - lineno : 94 macro : __HAL_DBGMCU_FREEZE_TIM3() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM3_STOP)
 DW_MACRO_GNU_define_indirect - lineno : 95 macro : __HAL_DBGMCU_UNFREEZE_TIM3() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM3_STOP)
 DW_MACRO_GNU_define_indirect - lineno : 101 macro : __HAL_DBGMCU_FREEZE_TIM4() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM4_STOP)
 DW_MACRO_GNU_define_indirect - lineno : 102 macro : __HAL_DBGMCU_UNFREEZE_TIM4() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM4_STOP)
 DW_MACRO_GNU_define_indirect - lineno : 156 macro : __HAL_DBGMCU_FREEZE_WWDG() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_WWDG_STOP)
 DW_MACRO_GNU_define_indirect - lineno : 157 macro : __HAL_DBGMCU_UNFREEZE_WWDG() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_WWDG_STOP)
 DW_MACRO_GNU_define_indirect - lineno : 162 macro : __HAL_DBGMCU_FREEZE_IWDG() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_IWDG_STOP)
 DW_MACRO_GNU_define_indirect - lineno : 163 macro : __HAL_DBGMCU_UNFREEZE_IWDG() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_IWDG_STOP)
 DW_MACRO_GNU_define_indirect - lineno : 168 macro : __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT)
 DW_MACRO_GNU_define_indirect - lineno : 169 macro : __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT)
 DW_MACRO_GNU_define_indirect - lineno : 175 macro : __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT)
 DW_MACRO_GNU_define_indirect - lineno : 176 macro : __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT)
 DW_MACRO_GNU_define_indirect - lineno : 183 macro : __HAL_DBGMCU_FREEZE_CAN1() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CAN1_STOP)
 DW_MACRO_GNU_define_indirect - lineno : 184 macro : __HAL_DBGMCU_UNFREEZE_CAN1() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CAN1_STOP)
 DW_MACRO_GNU_define_indirect - lineno : 200 macro : __HAL_DBGMCU_FREEZE_TIM1() SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM1_STOP)
 DW_MACRO_GNU_define_indirect - lineno : 201 macro : __HAL_DBGMCU_UNFREEZE_TIM1() CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM1_STOP)
 DW_MACRO_GNU_define_indirect - lineno : 268 macro : IS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ) || ((FREQ) == HAL_TICK_FREQ_100HZ) || ((FREQ) == HAL_TICK_FREQ_1KHZ))

  Offset:                      0x15440
  Version:                     4
  Offset size:                 4

 DW_MACRO_GNU_define_indirect - lineno : 63 macro : Led_pin_Pin GPIO_PIN_13
 DW_MACRO_GNU_define_indirect - lineno : 64 macro : Led_pin_GPIO_Port GPIOC

  Offset:                      0x15450
  Version:                     4
  Offset size:                 4
  Offset into .debug_line:     0x4c7

 DW_MACRO_GNU_transparent_include - offset : 0x1b2
 DW_MACRO_GNU_start_file - lineno: 0 filenum: 1 filename: Src/sk6812.c
 DW_MACRO_GNU_start_file - lineno: 3 filenum: 11 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_H 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 12 filename: Inc/stm32f1xx_hal_conf.h
 DW_MACRO_GNU_transparent_include - offset : 0xa62
 DW_MACRO_GNU_start_file - lineno: 237 filenum: 13 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : __STM32F1xx_HAL_RCC_H 
 DW_MACRO_GNU_start_file - lineno: 29 filenum: 8 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_DEF 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 14 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h
 DW_MACRO_GNU_transparent_include - offset : 0xc7d
 DW_MACRO_GNU_start_file - lineno: 131 filenum: 7 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h
 DW_MACRO_GNU_transparent_include - offset : 0xcab
 DW_MACRO_GNU_start_file - lineno: 132 filenum: 5 filename: Drivers/CMSIS/Include/core_cm3.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __CORE_CM3_H_GENERIC 
 DW_MACRO_GNU_start_file - lineno: 34 filenum: 15 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stdint.h
 DW_MACRO_GNU_start_file - lineno: 9 filenum: 4 filename: /usr/include/newlib/stdint.h
 DW_MACRO_GNU_define_indirect - lineno : 10 macro : _STDINT_H 
 DW_MACRO_GNU_start_file - lineno: 12 filenum: 2 filename: /usr/include/newlib/machine/_default_types.h
 DW_MACRO_GNU_define_indirect - lineno : 6 macro : _MACHINE__DEFAULT_TYPES_H 
 DW_MACRO_GNU_start_file - lineno: 8 filenum: 16 filename: /usr/include/newlib/sys/features.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : _SYS_FEATURES_H 
 DW_MACRO_GNU_start_file - lineno: 28 filenum: 17 filename: /usr/include/newlib/_newlib_version.h
 DW_MACRO_GNU_transparent_include - offset : 0xccd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xcef
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xd76
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 13 filenum: 18 filename: /usr/include/newlib/sys/_intsup.h
 DW_MACRO_GNU_transparent_include - offset : 0xdba
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 14 filenum: 3 filename: /usr/include/newlib/sys/_stdint.h
 DW_MACRO_GNU_transparent_include - offset : 0xeb7
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xf15
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 13 macro : _GCC_WRAP_STDINT_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 63 filenum: 19 filename: Drivers/CMSIS/Include/cmsis_version.h
 DW_MACRO_GNU_transparent_include - offset : 0x10f4
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1110
 DW_MACRO_GNU_start_file - lineno: 115 filenum: 20 filename: Drivers/CMSIS/Include/cmsis_compiler.h
 DW_MACRO_GNU_define_indirect - lineno : 26 macro : __CMSIS_COMPILER_H 
 DW_MACRO_GNU_start_file - lineno: 48 filenum: 21 filename: Drivers/CMSIS/Include/cmsis_gcc.h
 DW_MACRO_GNU_transparent_include - offset : 0x1132
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x11f5
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 133 filenum: 6 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __SYSTEM_STM32F10X_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1f18
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xffaf
 DW_MACRO_GNU_start_file - lineno: 200 filenum: 11 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 31 filenum: 22 filename: Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
 DW_MACRO_GNU_transparent_include - offset : 0xfff2
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 32 filenum: 23 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h
 DW_MACRO_GNU_transparent_include - offset : 0x1345a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x135ce
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1362a
 DW_MACRO_GNU_start_file - lineno: 1144 filenum: 24 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x13be8
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x13e71
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 241 filenum: 25 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h
 DW_MACRO_GNU_transparent_include - offset : 0x1403c
 DW_MACRO_GNU_start_file - lineno: 213 filenum: 26 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x14150
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x14302
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 245 filenum: 27 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h
 DW_MACRO_GNU_transparent_include - offset : 0x14329
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 249 filenum: 9 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h
 DW_MACRO_GNU_transparent_include - offset : 0x1445f
 DW_MACRO_GNU_start_file - lineno: 356 filenum: 28 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1461b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1464f
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 269 filenum: 29 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1468b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 285 filenum: 30 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h
 DW_MACRO_GNU_transparent_include - offset : 0x146e2
 DW_MACRO_GNU_start_file - lineno: 248 filenum: 31 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1476a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 309 filenum: 32 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
 DW_MACRO_GNU_transparent_include - offset : 0x149ab
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 333 filenum: 10 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h
 DW_MACRO_GNU_transparent_include - offset : 0x14aec
 DW_MACRO_GNU_start_file - lineno: 1851 filenum: 33 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : STM32F1xx_HAL_TIM_EX_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 382 macro : assert_param(expr) ((void)0U)
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x153bd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 8 filenum: 34 filename: Inc/sk6812.h
 DW_MACRO_GNU_define_indirect - lineno : 2 macro : _LED_DRIVER_SK6812 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 12 macro : PWM_HI (7)
 DW_MACRO_GNU_define_indirect - lineno : 13 macro : PWM_LO (3)
 DW_MACRO_GNU_define_indirect - lineno : 16 macro : NUM_BPP (3)
 DW_MACRO_GNU_define_indirect - lineno : 18 macro : NUM_PIXELS (8)
 DW_MACRO_GNU_define_indirect - lineno : 19 macro : NUM_BYTES (NUM_BPP * NUM_PIXELS)
 DW_MACRO_GNU_define_indirect - lineno : 25 macro : WR_BUF_LEN (NUM_BPP * 8 * 2)
 DW_MACRO_GNU_end_file

  Offset:                      0x15617
  Version:                     4
  Offset size:                 4
  Offset into .debug_line:     0xa1f

 DW_MACRO_GNU_transparent_include - offset : 0x1b2
 DW_MACRO_GNU_start_file - lineno: 0 filenum: 1 filename: Src/stm32f1xx_it.c
 DW_MACRO_GNU_start_file - lineno: 22 filenum: 11 filename: Inc/main.h
 DW_MACRO_GNU_define_indirect - lineno : 24 macro : __MAIN_H 
 DW_MACRO_GNU_start_file - lineno: 31 filenum: 10 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_H 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 12 filename: Inc/stm32f1xx_hal_conf.h
 DW_MACRO_GNU_transparent_include - offset : 0xa62
 DW_MACRO_GNU_start_file - lineno: 237 filenum: 13 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : __STM32F1xx_HAL_RCC_H 
 DW_MACRO_GNU_start_file - lineno: 29 filenum: 7 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_DEF 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 14 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h
 DW_MACRO_GNU_transparent_include - offset : 0xc7d
 DW_MACRO_GNU_start_file - lineno: 131 filenum: 6 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h
 DW_MACRO_GNU_transparent_include - offset : 0xcab
 DW_MACRO_GNU_start_file - lineno: 132 filenum: 4 filename: Drivers/CMSIS/Include/core_cm3.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __CORE_CM3_H_GENERIC 
 DW_MACRO_GNU_start_file - lineno: 34 filenum: 15 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stdint.h
 DW_MACRO_GNU_start_file - lineno: 9 filenum: 16 filename: /usr/include/newlib/stdint.h
 DW_MACRO_GNU_define_indirect - lineno : 10 macro : _STDINT_H 
 DW_MACRO_GNU_start_file - lineno: 12 filenum: 2 filename: /usr/include/newlib/machine/_default_types.h
 DW_MACRO_GNU_define_indirect - lineno : 6 macro : _MACHINE__DEFAULT_TYPES_H 
 DW_MACRO_GNU_start_file - lineno: 8 filenum: 17 filename: /usr/include/newlib/sys/features.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : _SYS_FEATURES_H 
 DW_MACRO_GNU_start_file - lineno: 28 filenum: 18 filename: /usr/include/newlib/_newlib_version.h
 DW_MACRO_GNU_transparent_include - offset : 0xccd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xcef
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xd76
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 13 filenum: 19 filename: /usr/include/newlib/sys/_intsup.h
 DW_MACRO_GNU_transparent_include - offset : 0xdba
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 14 filenum: 3 filename: /usr/include/newlib/sys/_stdint.h
 DW_MACRO_GNU_transparent_include - offset : 0xeb7
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xf15
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 13 macro : _GCC_WRAP_STDINT_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 63 filenum: 20 filename: Drivers/CMSIS/Include/cmsis_version.h
 DW_MACRO_GNU_transparent_include - offset : 0x10f4
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1110
 DW_MACRO_GNU_start_file - lineno: 115 filenum: 21 filename: Drivers/CMSIS/Include/cmsis_compiler.h
 DW_MACRO_GNU_define_indirect - lineno : 26 macro : __CMSIS_COMPILER_H 
 DW_MACRO_GNU_start_file - lineno: 48 filenum: 22 filename: Drivers/CMSIS/Include/cmsis_gcc.h
 DW_MACRO_GNU_transparent_include - offset : 0x1132
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x11f5
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 133 filenum: 5 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __SYSTEM_STM32F10X_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1f18
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xffaf
 DW_MACRO_GNU_start_file - lineno: 200 filenum: 10 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 31 filenum: 23 filename: Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
 DW_MACRO_GNU_transparent_include - offset : 0xfff2
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 32 filenum: 24 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h
 DW_MACRO_GNU_transparent_include - offset : 0x1345a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x135ce
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1362a
 DW_MACRO_GNU_start_file - lineno: 1144 filenum: 25 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x13be8
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x13e71
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 241 filenum: 26 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h
 DW_MACRO_GNU_transparent_include - offset : 0x1403c
 DW_MACRO_GNU_start_file - lineno: 213 filenum: 27 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x14150
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x14302
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 245 filenum: 28 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h
 DW_MACRO_GNU_transparent_include - offset : 0x14329
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 249 filenum: 8 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h
 DW_MACRO_GNU_transparent_include - offset : 0x1445f
 DW_MACRO_GNU_start_file - lineno: 356 filenum: 29 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1461b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1464f
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 269 filenum: 30 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1468b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 285 filenum: 31 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h
 DW_MACRO_GNU_transparent_include - offset : 0x146e2
 DW_MACRO_GNU_start_file - lineno: 248 filenum: 32 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1476a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 309 filenum: 33 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
 DW_MACRO_GNU_transparent_include - offset : 0x149ab
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 333 filenum: 9 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h
 DW_MACRO_GNU_transparent_include - offset : 0x14aec
 DW_MACRO_GNU_start_file - lineno: 1851 filenum: 34 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : STM32F1xx_HAL_TIM_EX_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 382 macro : assert_param(expr) ((void)0U)
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x153bd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x15440
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 23 filenum: 35 filename: Inc/stm32f1xx_it.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_IT_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file

  Offset:                      0x157c9
  Version:                     4
  Offset size:                 4
  Offset into .debug_line:     0xebc

 DW_MACRO_GNU_transparent_include - offset : 0x1b2
 DW_MACRO_GNU_start_file - lineno: 0 filenum: 1 filename: Src/stm32f1xx_hal_msp.c
 DW_MACRO_GNU_start_file - lineno: 23 filenum: 13 filename: Inc/main.h
 DW_MACRO_GNU_define_indirect - lineno : 24 macro : __MAIN_H 
 DW_MACRO_GNU_start_file - lineno: 31 filenum: 11 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_H 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 14 filename: Inc/stm32f1xx_hal_conf.h
 DW_MACRO_GNU_transparent_include - offset : 0xa62
 DW_MACRO_GNU_start_file - lineno: 237 filenum: 15 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : __STM32F1xx_HAL_RCC_H 
 DW_MACRO_GNU_start_file - lineno: 29 filenum: 7 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_DEF 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 16 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h
 DW_MACRO_GNU_transparent_include - offset : 0xc7d
 DW_MACRO_GNU_start_file - lineno: 131 filenum: 6 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h
 DW_MACRO_GNU_transparent_include - offset : 0xcab
 DW_MACRO_GNU_start_file - lineno: 132 filenum: 4 filename: Drivers/CMSIS/Include/core_cm3.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __CORE_CM3_H_GENERIC 
 DW_MACRO_GNU_start_file - lineno: 34 filenum: 17 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stdint.h
 DW_MACRO_GNU_start_file - lineno: 9 filenum: 18 filename: /usr/include/newlib/stdint.h
 DW_MACRO_GNU_define_indirect - lineno : 10 macro : _STDINT_H 
 DW_MACRO_GNU_start_file - lineno: 12 filenum: 2 filename: /usr/include/newlib/machine/_default_types.h
 DW_MACRO_GNU_define_indirect - lineno : 6 macro : _MACHINE__DEFAULT_TYPES_H 
 DW_MACRO_GNU_start_file - lineno: 8 filenum: 19 filename: /usr/include/newlib/sys/features.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : _SYS_FEATURES_H 
 DW_MACRO_GNU_start_file - lineno: 28 filenum: 20 filename: /usr/include/newlib/_newlib_version.h
 DW_MACRO_GNU_transparent_include - offset : 0xccd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xcef
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xd76
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 13 filenum: 21 filename: /usr/include/newlib/sys/_intsup.h
 DW_MACRO_GNU_transparent_include - offset : 0xdba
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 14 filenum: 3 filename: /usr/include/newlib/sys/_stdint.h
 DW_MACRO_GNU_transparent_include - offset : 0xeb7
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xf15
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 13 macro : _GCC_WRAP_STDINT_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 63 filenum: 22 filename: Drivers/CMSIS/Include/cmsis_version.h
 DW_MACRO_GNU_transparent_include - offset : 0x10f4
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1110
 DW_MACRO_GNU_start_file - lineno: 115 filenum: 23 filename: Drivers/CMSIS/Include/cmsis_compiler.h
 DW_MACRO_GNU_define_indirect - lineno : 26 macro : __CMSIS_COMPILER_H 
 DW_MACRO_GNU_start_file - lineno: 48 filenum: 24 filename: Drivers/CMSIS/Include/cmsis_gcc.h
 DW_MACRO_GNU_transparent_include - offset : 0x1132
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x11f5
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 133 filenum: 5 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __SYSTEM_STM32F10X_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1f18
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xffaf
 DW_MACRO_GNU_start_file - lineno: 200 filenum: 11 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 31 filenum: 25 filename: Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
 DW_MACRO_GNU_transparent_include - offset : 0xfff2
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 32 filenum: 26 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h
 DW_MACRO_GNU_transparent_include - offset : 0x1345a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x135ce
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1362a
 DW_MACRO_GNU_start_file - lineno: 1144 filenum: 27 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x13be8
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x13e71
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 241 filenum: 8 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h
 DW_MACRO_GNU_transparent_include - offset : 0x1403c
 DW_MACRO_GNU_start_file - lineno: 213 filenum: 28 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x14150
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x14302
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 245 filenum: 29 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h
 DW_MACRO_GNU_transparent_include - offset : 0x14329
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 249 filenum: 9 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h
 DW_MACRO_GNU_transparent_include - offset : 0x1445f
 DW_MACRO_GNU_start_file - lineno: 356 filenum: 30 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1461b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1464f
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 269 filenum: 12 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1468b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 285 filenum: 31 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h
 DW_MACRO_GNU_transparent_include - offset : 0x146e2
 DW_MACRO_GNU_start_file - lineno: 248 filenum: 32 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1476a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 309 filenum: 33 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
 DW_MACRO_GNU_transparent_include - offset : 0x149ab
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 333 filenum: 10 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h
 DW_MACRO_GNU_transparent_include - offset : 0x14aec
 DW_MACRO_GNU_start_file - lineno: 1851 filenum: 34 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : STM32F1xx_HAL_TIM_EX_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 382 macro : assert_param(expr) ((void)0U)
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x153bd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x15440
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file

  Offset:                      0x15971
  Version:                     4
  Offset size:                 4
  Offset into .debug_line:     0x131a

 DW_MACRO_GNU_transparent_include - offset : 0x1b2
 DW_MACRO_GNU_start_file - lineno: 0 filenum: 1 filename: Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.c
 DW_MACRO_GNU_start_file - lineno: 186 filenum: 11 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_H 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 13 filename: Inc/stm32f1xx_hal_conf.h
 DW_MACRO_GNU_transparent_include - offset : 0xa62
 DW_MACRO_GNU_start_file - lineno: 237 filenum: 14 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : __STM32F1xx_HAL_RCC_H 
 DW_MACRO_GNU_start_file - lineno: 29 filenum: 8 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_DEF 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 7 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h
 DW_MACRO_GNU_transparent_include - offset : 0xc7d
 DW_MACRO_GNU_start_file - lineno: 131 filenum: 6 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h
 DW_MACRO_GNU_transparent_include - offset : 0xcab
 DW_MACRO_GNU_start_file - lineno: 132 filenum: 4 filename: Drivers/CMSIS/Include/core_cm3.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __CORE_CM3_H_GENERIC 
 DW_MACRO_GNU_start_file - lineno: 34 filenum: 15 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stdint.h
 DW_MACRO_GNU_start_file - lineno: 9 filenum: 16 filename: /usr/include/newlib/stdint.h
 DW_MACRO_GNU_define_indirect - lineno : 10 macro : _STDINT_H 
 DW_MACRO_GNU_start_file - lineno: 12 filenum: 2 filename: /usr/include/newlib/machine/_default_types.h
 DW_MACRO_GNU_define_indirect - lineno : 6 macro : _MACHINE__DEFAULT_TYPES_H 
 DW_MACRO_GNU_start_file - lineno: 8 filenum: 17 filename: /usr/include/newlib/sys/features.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : _SYS_FEATURES_H 
 DW_MACRO_GNU_start_file - lineno: 28 filenum: 18 filename: /usr/include/newlib/_newlib_version.h
 DW_MACRO_GNU_transparent_include - offset : 0xccd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xcef
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xd76
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 13 filenum: 19 filename: /usr/include/newlib/sys/_intsup.h
 DW_MACRO_GNU_transparent_include - offset : 0xdba
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 14 filenum: 3 filename: /usr/include/newlib/sys/_stdint.h
 DW_MACRO_GNU_transparent_include - offset : 0xeb7
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xf15
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 13 macro : _GCC_WRAP_STDINT_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 63 filenum: 20 filename: Drivers/CMSIS/Include/cmsis_version.h
 DW_MACRO_GNU_transparent_include - offset : 0x10f4
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1110
 DW_MACRO_GNU_start_file - lineno: 115 filenum: 21 filename: Drivers/CMSIS/Include/cmsis_compiler.h
 DW_MACRO_GNU_define_indirect - lineno : 26 macro : __CMSIS_COMPILER_H 
 DW_MACRO_GNU_start_file - lineno: 48 filenum: 22 filename: Drivers/CMSIS/Include/cmsis_gcc.h
 DW_MACRO_GNU_transparent_include - offset : 0x1132
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x11f5
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 133 filenum: 5 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __SYSTEM_STM32F10X_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1f18
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xffaf
 DW_MACRO_GNU_start_file - lineno: 200 filenum: 11 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 31 filenum: 23 filename: Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
 DW_MACRO_GNU_transparent_include - offset : 0xfff2
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 32 filenum: 24 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h
 DW_MACRO_GNU_transparent_include - offset : 0x1345a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x135ce
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1362a
 DW_MACRO_GNU_start_file - lineno: 1144 filenum: 25 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x13be8
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x13e71
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 241 filenum: 26 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h
 DW_MACRO_GNU_transparent_include - offset : 0x1403c
 DW_MACRO_GNU_start_file - lineno: 213 filenum: 27 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x14150
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x14302
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 245 filenum: 28 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h
 DW_MACRO_GNU_transparent_include - offset : 0x14329
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 249 filenum: 9 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h
 DW_MACRO_GNU_transparent_include - offset : 0x1445f
 DW_MACRO_GNU_start_file - lineno: 356 filenum: 29 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1461b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1464f
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 269 filenum: 30 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1468b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 285 filenum: 31 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h
 DW_MACRO_GNU_transparent_include - offset : 0x146e2
 DW_MACRO_GNU_start_file - lineno: 248 filenum: 32 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1476a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 309 filenum: 33 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
 DW_MACRO_GNU_transparent_include - offset : 0x149ab
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 333 filenum: 10 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h
 DW_MACRO_GNU_transparent_include - offset : 0x14aec
 DW_MACRO_GNU_start_file - lineno: 1851 filenum: 12 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : STM32F1xx_HAL_TIM_EX_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 382 macro : assert_param(expr) ((void)0U)
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x153bd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file

  Offset:                      0x15b0b
  Version:                     4
  Offset size:                 4
  Offset into .debug_line:     0x3183

 DW_MACRO_GNU_transparent_include - offset : 0x1b2
 DW_MACRO_GNU_start_file - lineno: 0 filenum: 1 filename: Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.c
 DW_MACRO_GNU_start_file - lineno: 78 filenum: 12 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_H 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 13 filename: Inc/stm32f1xx_hal_conf.h
 DW_MACRO_GNU_transparent_include - offset : 0xa62
 DW_MACRO_GNU_start_file - lineno: 237 filenum: 14 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : __STM32F1xx_HAL_RCC_H 
 DW_MACRO_GNU_start_file - lineno: 29 filenum: 8 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_DEF 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 7 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h
 DW_MACRO_GNU_transparent_include - offset : 0xc7d
 DW_MACRO_GNU_start_file - lineno: 131 filenum: 6 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h
 DW_MACRO_GNU_transparent_include - offset : 0xcab
 DW_MACRO_GNU_start_file - lineno: 132 filenum: 4 filename: Drivers/CMSIS/Include/core_cm3.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __CORE_CM3_H_GENERIC 
 DW_MACRO_GNU_start_file - lineno: 34 filenum: 15 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stdint.h
 DW_MACRO_GNU_start_file - lineno: 9 filenum: 16 filename: /usr/include/newlib/stdint.h
 DW_MACRO_GNU_define_indirect - lineno : 10 macro : _STDINT_H 
 DW_MACRO_GNU_start_file - lineno: 12 filenum: 2 filename: /usr/include/newlib/machine/_default_types.h
 DW_MACRO_GNU_define_indirect - lineno : 6 macro : _MACHINE__DEFAULT_TYPES_H 
 DW_MACRO_GNU_start_file - lineno: 8 filenum: 17 filename: /usr/include/newlib/sys/features.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : _SYS_FEATURES_H 
 DW_MACRO_GNU_start_file - lineno: 28 filenum: 18 filename: /usr/include/newlib/_newlib_version.h
 DW_MACRO_GNU_transparent_include - offset : 0xccd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xcef
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xd76
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 13 filenum: 19 filename: /usr/include/newlib/sys/_intsup.h
 DW_MACRO_GNU_transparent_include - offset : 0xdba
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 14 filenum: 3 filename: /usr/include/newlib/sys/_stdint.h
 DW_MACRO_GNU_transparent_include - offset : 0xeb7
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xf15
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 13 macro : _GCC_WRAP_STDINT_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 63 filenum: 20 filename: Drivers/CMSIS/Include/cmsis_version.h
 DW_MACRO_GNU_transparent_include - offset : 0x10f4
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1110
 DW_MACRO_GNU_start_file - lineno: 115 filenum: 21 filename: Drivers/CMSIS/Include/cmsis_compiler.h
 DW_MACRO_GNU_define_indirect - lineno : 26 macro : __CMSIS_COMPILER_H 
 DW_MACRO_GNU_start_file - lineno: 48 filenum: 22 filename: Drivers/CMSIS/Include/cmsis_gcc.h
 DW_MACRO_GNU_transparent_include - offset : 0x1132
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x11f5
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 133 filenum: 5 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __SYSTEM_STM32F10X_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1f18
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xffaf
 DW_MACRO_GNU_start_file - lineno: 200 filenum: 12 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 31 filenum: 23 filename: Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
 DW_MACRO_GNU_transparent_include - offset : 0xfff2
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 32 filenum: 24 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h
 DW_MACRO_GNU_transparent_include - offset : 0x1345a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x135ce
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1362a
 DW_MACRO_GNU_start_file - lineno: 1144 filenum: 25 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x13be8
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x13e71
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 241 filenum: 26 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h
 DW_MACRO_GNU_transparent_include - offset : 0x1403c
 DW_MACRO_GNU_start_file - lineno: 213 filenum: 27 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x14150
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x14302
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 245 filenum: 28 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h
 DW_MACRO_GNU_transparent_include - offset : 0x14329
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 249 filenum: 9 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h
 DW_MACRO_GNU_transparent_include - offset : 0x1445f
 DW_MACRO_GNU_start_file - lineno: 356 filenum: 29 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1461b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1464f
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 269 filenum: 30 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1468b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 285 filenum: 31 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h
 DW_MACRO_GNU_transparent_include - offset : 0x146e2
 DW_MACRO_GNU_start_file - lineno: 248 filenum: 32 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1476a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 309 filenum: 33 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
 DW_MACRO_GNU_transparent_include - offset : 0x149ab
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 333 filenum: 10 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h
 DW_MACRO_GNU_transparent_include - offset : 0x14aec
 DW_MACRO_GNU_start_file - lineno: 1851 filenum: 11 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : STM32F1xx_HAL_TIM_EX_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 382 macro : assert_param(expr) ((void)0U)
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x153bd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file

  Offset:                      0x15ca4
  Version:                     4
  Offset size:                 4
  Offset into .debug_line:     0x41ee

 DW_MACRO_GNU_transparent_include - offset : 0x1b2
 DW_MACRO_GNU_start_file - lineno: 0 filenum: 1 filename: Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.c
 DW_MACRO_GNU_start_file - lineno: 36 filenum: 8 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_H 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 10 filename: Inc/stm32f1xx_hal_conf.h
 DW_MACRO_GNU_transparent_include - offset : 0xa62
 DW_MACRO_GNU_start_file - lineno: 237 filenum: 11 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : __STM32F1xx_HAL_RCC_H 
 DW_MACRO_GNU_start_file - lineno: 29 filenum: 7 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_DEF 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 12 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h
 DW_MACRO_GNU_transparent_include - offset : 0xc7d
 DW_MACRO_GNU_start_file - lineno: 131 filenum: 6 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h
 DW_MACRO_GNU_transparent_include - offset : 0xcab
 DW_MACRO_GNU_start_file - lineno: 132 filenum: 4 filename: Drivers/CMSIS/Include/core_cm3.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __CORE_CM3_H_GENERIC 
 DW_MACRO_GNU_start_file - lineno: 34 filenum: 13 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stdint.h
 DW_MACRO_GNU_start_file - lineno: 9 filenum: 14 filename: /usr/include/newlib/stdint.h
 DW_MACRO_GNU_define_indirect - lineno : 10 macro : _STDINT_H 
 DW_MACRO_GNU_start_file - lineno: 12 filenum: 2 filename: /usr/include/newlib/machine/_default_types.h
 DW_MACRO_GNU_define_indirect - lineno : 6 macro : _MACHINE__DEFAULT_TYPES_H 
 DW_MACRO_GNU_start_file - lineno: 8 filenum: 15 filename: /usr/include/newlib/sys/features.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : _SYS_FEATURES_H 
 DW_MACRO_GNU_start_file - lineno: 28 filenum: 16 filename: /usr/include/newlib/_newlib_version.h
 DW_MACRO_GNU_transparent_include - offset : 0xccd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xcef
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xd76
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 13 filenum: 17 filename: /usr/include/newlib/sys/_intsup.h
 DW_MACRO_GNU_transparent_include - offset : 0xdba
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 14 filenum: 3 filename: /usr/include/newlib/sys/_stdint.h
 DW_MACRO_GNU_transparent_include - offset : 0xeb7
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xf15
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 13 macro : _GCC_WRAP_STDINT_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 63 filenum: 18 filename: Drivers/CMSIS/Include/cmsis_version.h
 DW_MACRO_GNU_transparent_include - offset : 0x10f4
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1110
 DW_MACRO_GNU_start_file - lineno: 115 filenum: 19 filename: Drivers/CMSIS/Include/cmsis_compiler.h
 DW_MACRO_GNU_define_indirect - lineno : 26 macro : __CMSIS_COMPILER_H 
 DW_MACRO_GNU_start_file - lineno: 48 filenum: 20 filename: Drivers/CMSIS/Include/cmsis_gcc.h
 DW_MACRO_GNU_transparent_include - offset : 0x1132
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x11f5
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 133 filenum: 5 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __SYSTEM_STM32F10X_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1f18
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xffaf
 DW_MACRO_GNU_start_file - lineno: 200 filenum: 8 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 31 filenum: 21 filename: Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
 DW_MACRO_GNU_transparent_include - offset : 0xfff2
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 32 filenum: 22 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h
 DW_MACRO_GNU_transparent_include - offset : 0x1345a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x135ce
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1362a
 DW_MACRO_GNU_start_file - lineno: 1144 filenum: 23 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x13be8
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x13e71
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 241 filenum: 24 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h
 DW_MACRO_GNU_transparent_include - offset : 0x1403c
 DW_MACRO_GNU_start_file - lineno: 213 filenum: 25 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x14150
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x14302
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 245 filenum: 26 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h
 DW_MACRO_GNU_transparent_include - offset : 0x14329
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 249 filenum: 27 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h
 DW_MACRO_GNU_transparent_include - offset : 0x1445f
 DW_MACRO_GNU_start_file - lineno: 356 filenum: 28 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1461b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1464f
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 269 filenum: 9 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1468b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 285 filenum: 29 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h
 DW_MACRO_GNU_transparent_include - offset : 0x146e2
 DW_MACRO_GNU_start_file - lineno: 248 filenum: 30 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1476a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 309 filenum: 31 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
 DW_MACRO_GNU_transparent_include - offset : 0x149ab
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 333 filenum: 32 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h
 DW_MACRO_GNU_transparent_include - offset : 0x14aec
 DW_MACRO_GNU_start_file - lineno: 1851 filenum: 33 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : STM32F1xx_HAL_TIM_EX_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 382 macro : assert_param(expr) ((void)0U)
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x153bd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 58 macro : __STM32F1xx_HAL_VERSION_MAIN (0x01U)
 DW_MACRO_GNU_define_indirect - lineno : 59 macro : __STM32F1xx_HAL_VERSION_SUB1 (0x01U)
 DW_MACRO_GNU_define_indirect - lineno : 60 macro : __STM32F1xx_HAL_VERSION_SUB2 (0x07U)
 DW_MACRO_GNU_define_indirect - lineno : 61 macro : __STM32F1xx_HAL_VERSION_RC (0x00U)
 DW_MACRO_GNU_define_indirect - lineno : 62 macro : __STM32F1xx_HAL_VERSION ((__STM32F1xx_HAL_VERSION_MAIN << 24) |(__STM32F1xx_HAL_VERSION_SUB1 << 16) |(__STM32F1xx_HAL_VERSION_SUB2 << 8 ) |(__STM32F1xx_HAL_VERSION_RC))
 DW_MACRO_GNU_define_indirect - lineno : 67 macro : IDCODE_DEVID_MASK 0x00000FFFU
 DW_MACRO_GNU_end_file

  Offset:                      0x15e61
  Version:                     4
  Offset size:                 4
  Offset into .debug_line:     0x4799

 DW_MACRO_GNU_transparent_include - offset : 0x1b2
 DW_MACRO_GNU_start_file - lineno: 0 filenum: 1 filename: Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c
 DW_MACRO_GNU_start_file - lineno: 63 filenum: 12 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_H 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 13 filename: Inc/stm32f1xx_hal_conf.h
 DW_MACRO_GNU_transparent_include - offset : 0xa62
 DW_MACRO_GNU_start_file - lineno: 237 filenum: 9 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : __STM32F1xx_HAL_RCC_H 
 DW_MACRO_GNU_start_file - lineno: 29 filenum: 8 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_DEF 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 7 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h
 DW_MACRO_GNU_transparent_include - offset : 0xc7d
 DW_MACRO_GNU_start_file - lineno: 131 filenum: 6 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h
 DW_MACRO_GNU_transparent_include - offset : 0xcab
 DW_MACRO_GNU_start_file - lineno: 132 filenum: 4 filename: Drivers/CMSIS/Include/core_cm3.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __CORE_CM3_H_GENERIC 
 DW_MACRO_GNU_start_file - lineno: 34 filenum: 14 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stdint.h
 DW_MACRO_GNU_start_file - lineno: 9 filenum: 15 filename: /usr/include/newlib/stdint.h
 DW_MACRO_GNU_define_indirect - lineno : 10 macro : _STDINT_H 
 DW_MACRO_GNU_start_file - lineno: 12 filenum: 2 filename: /usr/include/newlib/machine/_default_types.h
 DW_MACRO_GNU_define_indirect - lineno : 6 macro : _MACHINE__DEFAULT_TYPES_H 
 DW_MACRO_GNU_start_file - lineno: 8 filenum: 16 filename: /usr/include/newlib/sys/features.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : _SYS_FEATURES_H 
 DW_MACRO_GNU_start_file - lineno: 28 filenum: 17 filename: /usr/include/newlib/_newlib_version.h
 DW_MACRO_GNU_transparent_include - offset : 0xccd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xcef
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xd76
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 13 filenum: 18 filename: /usr/include/newlib/sys/_intsup.h
 DW_MACRO_GNU_transparent_include - offset : 0xdba
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 14 filenum: 3 filename: /usr/include/newlib/sys/_stdint.h
 DW_MACRO_GNU_transparent_include - offset : 0xeb7
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xf15
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 13 macro : _GCC_WRAP_STDINT_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 63 filenum: 19 filename: Drivers/CMSIS/Include/cmsis_version.h
 DW_MACRO_GNU_transparent_include - offset : 0x10f4
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1110
 DW_MACRO_GNU_start_file - lineno: 115 filenum: 20 filename: Drivers/CMSIS/Include/cmsis_compiler.h
 DW_MACRO_GNU_define_indirect - lineno : 26 macro : __CMSIS_COMPILER_H 
 DW_MACRO_GNU_start_file - lineno: 48 filenum: 21 filename: Drivers/CMSIS/Include/cmsis_gcc.h
 DW_MACRO_GNU_transparent_include - offset : 0x1132
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x11f5
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 133 filenum: 5 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __SYSTEM_STM32F10X_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1f18
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xffaf
 DW_MACRO_GNU_start_file - lineno: 200 filenum: 12 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 31 filenum: 22 filename: Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
 DW_MACRO_GNU_transparent_include - offset : 0xfff2
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 32 filenum: 23 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h
 DW_MACRO_GNU_transparent_include - offset : 0x1345a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x135ce
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1362a
 DW_MACRO_GNU_start_file - lineno: 1144 filenum: 10 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x13be8
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x13e71
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 241 filenum: 11 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h
 DW_MACRO_GNU_transparent_include - offset : 0x1403c
 DW_MACRO_GNU_start_file - lineno: 213 filenum: 24 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x14150
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x14302
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 245 filenum: 25 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h
 DW_MACRO_GNU_transparent_include - offset : 0x14329
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 249 filenum: 26 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h
 DW_MACRO_GNU_transparent_include - offset : 0x1445f
 DW_MACRO_GNU_start_file - lineno: 356 filenum: 27 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1461b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1464f
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 269 filenum: 28 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1468b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 285 filenum: 29 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h
 DW_MACRO_GNU_transparent_include - offset : 0x146e2
 DW_MACRO_GNU_start_file - lineno: 248 filenum: 30 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1476a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 309 filenum: 31 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
 DW_MACRO_GNU_transparent_include - offset : 0x149ab
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 333 filenum: 32 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h
 DW_MACRO_GNU_transparent_include - offset : 0x14aec
 DW_MACRO_GNU_start_file - lineno: 1851 filenum: 33 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : STM32F1xx_HAL_TIM_EX_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 382 macro : assert_param(expr) ((void)0U)
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x153bd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 89 macro : MCO1_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE()
 DW_MACRO_GNU_define_indirect - lineno : 90 macro : MCO1_GPIO_PORT GPIOA
 DW_MACRO_GNU_define_indirect - lineno : 91 macro : MCO1_PIN GPIO_PIN_8
 DW_MACRO_GNU_end_file

  Offset:                      0x1600c
  Version:                     4
  Offset size:                 4
  Offset into .debug_line:     0x4e41

 DW_MACRO_GNU_transparent_include - offset : 0x1b2
 DW_MACRO_GNU_start_file - lineno: 0 filenum: 1 filename: Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c
 DW_MACRO_GNU_start_file - lineno: 105 filenum: 9 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_H 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 10 filename: Inc/stm32f1xx_hal_conf.h
 DW_MACRO_GNU_transparent_include - offset : 0xa62
 DW_MACRO_GNU_start_file - lineno: 237 filenum: 11 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : __STM32F1xx_HAL_RCC_H 
 DW_MACRO_GNU_start_file - lineno: 29 filenum: 7 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_DEF 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 12 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h
 DW_MACRO_GNU_transparent_include - offset : 0xc7d
 DW_MACRO_GNU_start_file - lineno: 131 filenum: 6 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h
 DW_MACRO_GNU_transparent_include - offset : 0xcab
 DW_MACRO_GNU_start_file - lineno: 132 filenum: 4 filename: Drivers/CMSIS/Include/core_cm3.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __CORE_CM3_H_GENERIC 
 DW_MACRO_GNU_start_file - lineno: 34 filenum: 13 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stdint.h
 DW_MACRO_GNU_start_file - lineno: 9 filenum: 14 filename: /usr/include/newlib/stdint.h
 DW_MACRO_GNU_define_indirect - lineno : 10 macro : _STDINT_H 
 DW_MACRO_GNU_start_file - lineno: 12 filenum: 2 filename: /usr/include/newlib/machine/_default_types.h
 DW_MACRO_GNU_define_indirect - lineno : 6 macro : _MACHINE__DEFAULT_TYPES_H 
 DW_MACRO_GNU_start_file - lineno: 8 filenum: 15 filename: /usr/include/newlib/sys/features.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : _SYS_FEATURES_H 
 DW_MACRO_GNU_start_file - lineno: 28 filenum: 16 filename: /usr/include/newlib/_newlib_version.h
 DW_MACRO_GNU_transparent_include - offset : 0xccd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xcef
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xd76
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 13 filenum: 17 filename: /usr/include/newlib/sys/_intsup.h
 DW_MACRO_GNU_transparent_include - offset : 0xdba
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 14 filenum: 3 filename: /usr/include/newlib/sys/_stdint.h
 DW_MACRO_GNU_transparent_include - offset : 0xeb7
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xf15
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 13 macro : _GCC_WRAP_STDINT_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 63 filenum: 18 filename: Drivers/CMSIS/Include/cmsis_version.h
 DW_MACRO_GNU_transparent_include - offset : 0x10f4
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1110
 DW_MACRO_GNU_start_file - lineno: 115 filenum: 19 filename: Drivers/CMSIS/Include/cmsis_compiler.h
 DW_MACRO_GNU_define_indirect - lineno : 26 macro : __CMSIS_COMPILER_H 
 DW_MACRO_GNU_start_file - lineno: 48 filenum: 20 filename: Drivers/CMSIS/Include/cmsis_gcc.h
 DW_MACRO_GNU_transparent_include - offset : 0x1132
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x11f5
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 133 filenum: 5 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __SYSTEM_STM32F10X_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1f18
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xffaf
 DW_MACRO_GNU_start_file - lineno: 200 filenum: 9 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 31 filenum: 21 filename: Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
 DW_MACRO_GNU_transparent_include - offset : 0xfff2
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 32 filenum: 22 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h
 DW_MACRO_GNU_transparent_include - offset : 0x1345a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x135ce
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1362a
 DW_MACRO_GNU_start_file - lineno: 1144 filenum: 23 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x13be8
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x13e71
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 241 filenum: 8 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h
 DW_MACRO_GNU_transparent_include - offset : 0x1403c
 DW_MACRO_GNU_start_file - lineno: 213 filenum: 24 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x14150
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x14302
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 245 filenum: 25 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h
 DW_MACRO_GNU_transparent_include - offset : 0x14329
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 249 filenum: 26 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h
 DW_MACRO_GNU_transparent_include - offset : 0x1445f
 DW_MACRO_GNU_start_file - lineno: 356 filenum: 27 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1461b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1464f
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 269 filenum: 28 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1468b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 285 filenum: 29 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h
 DW_MACRO_GNU_transparent_include - offset : 0x146e2
 DW_MACRO_GNU_start_file - lineno: 248 filenum: 30 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1476a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 309 filenum: 31 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
 DW_MACRO_GNU_transparent_include - offset : 0x149ab
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 333 filenum: 32 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h
 DW_MACRO_GNU_transparent_include - offset : 0x14aec
 DW_MACRO_GNU_start_file - lineno: 1851 filenum: 33 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : STM32F1xx_HAL_TIM_EX_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 382 macro : assert_param(expr) ((void)0U)
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x153bd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 123 macro : GPIO_MODE 0x00000003u
 DW_MACRO_GNU_define_indirect - lineno : 124 macro : EXTI_MODE 0x10000000u
 DW_MACRO_GNU_define_indirect - lineno : 125 macro : GPIO_MODE_IT 0x00010000u
 DW_MACRO_GNU_define_indirect - lineno : 126 macro : GPIO_MODE_EVT 0x00020000u
 DW_MACRO_GNU_define_indirect - lineno : 127 macro : RISING_EDGE 0x00100000u
 DW_MACRO_GNU_define_indirect - lineno : 128 macro : FALLING_EDGE 0x00200000u
 DW_MACRO_GNU_define_indirect - lineno : 129 macro : GPIO_OUTPUT_TYPE 0x00000010u
 DW_MACRO_GNU_define_indirect - lineno : 131 macro : GPIO_NUMBER 16u
 DW_MACRO_GNU_define_indirect - lineno : 134 macro : GPIO_CR_MODE_INPUT 0x00000000u
 DW_MACRO_GNU_define_indirect - lineno : 135 macro : GPIO_CR_CNF_ANALOG 0x00000000u
 DW_MACRO_GNU_define_indirect - lineno : 136 macro : GPIO_CR_CNF_INPUT_FLOATING 0x00000004u
 DW_MACRO_GNU_define_indirect - lineno : 137 macro : GPIO_CR_CNF_INPUT_PU_PD 0x00000008u
 DW_MACRO_GNU_define_indirect - lineno : 138 macro : GPIO_CR_CNF_GP_OUTPUT_PP 0x00000000u
 DW_MACRO_GNU_define_indirect - lineno : 139 macro : GPIO_CR_CNF_GP_OUTPUT_OD 0x00000004u
 DW_MACRO_GNU_define_indirect - lineno : 140 macro : GPIO_CR_CNF_AF_OUTPUT_PP 0x00000008u
 DW_MACRO_GNU_define_indirect - lineno : 141 macro : GPIO_CR_CNF_AF_OUTPUT_OD 0x0000000Cu
 DW_MACRO_GNU_end_file

  Offset:                      0x16210
  Version:                     4
  Offset size:                 4
  Offset into .debug_line:     0x53bb

 DW_MACRO_GNU_transparent_include - offset : 0x1b2
 DW_MACRO_GNU_start_file - lineno: 0 filenum: 1 filename: Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.c
 DW_MACRO_GNU_start_file - lineno: 85 filenum: 10 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_H 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 11 filename: Inc/stm32f1xx_hal_conf.h
 DW_MACRO_GNU_transparent_include - offset : 0xa62
 DW_MACRO_GNU_start_file - lineno: 237 filenum: 12 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : __STM32F1xx_HAL_RCC_H 
 DW_MACRO_GNU_start_file - lineno: 29 filenum: 8 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_DEF 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 7 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h
 DW_MACRO_GNU_transparent_include - offset : 0xc7d
 DW_MACRO_GNU_start_file - lineno: 131 filenum: 6 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h
 DW_MACRO_GNU_transparent_include - offset : 0xcab
 DW_MACRO_GNU_start_file - lineno: 132 filenum: 4 filename: Drivers/CMSIS/Include/core_cm3.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __CORE_CM3_H_GENERIC 
 DW_MACRO_GNU_start_file - lineno: 34 filenum: 13 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stdint.h
 DW_MACRO_GNU_start_file - lineno: 9 filenum: 14 filename: /usr/include/newlib/stdint.h
 DW_MACRO_GNU_define_indirect - lineno : 10 macro : _STDINT_H 
 DW_MACRO_GNU_start_file - lineno: 12 filenum: 2 filename: /usr/include/newlib/machine/_default_types.h
 DW_MACRO_GNU_define_indirect - lineno : 6 macro : _MACHINE__DEFAULT_TYPES_H 
 DW_MACRO_GNU_start_file - lineno: 8 filenum: 15 filename: /usr/include/newlib/sys/features.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : _SYS_FEATURES_H 
 DW_MACRO_GNU_start_file - lineno: 28 filenum: 16 filename: /usr/include/newlib/_newlib_version.h
 DW_MACRO_GNU_transparent_include - offset : 0xccd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xcef
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xd76
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 13 filenum: 17 filename: /usr/include/newlib/sys/_intsup.h
 DW_MACRO_GNU_transparent_include - offset : 0xdba
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 14 filenum: 3 filename: /usr/include/newlib/sys/_stdint.h
 DW_MACRO_GNU_transparent_include - offset : 0xeb7
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xf15
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 13 macro : _GCC_WRAP_STDINT_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 63 filenum: 18 filename: Drivers/CMSIS/Include/cmsis_version.h
 DW_MACRO_GNU_transparent_include - offset : 0x10f4
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1110
 DW_MACRO_GNU_start_file - lineno: 115 filenum: 19 filename: Drivers/CMSIS/Include/cmsis_compiler.h
 DW_MACRO_GNU_define_indirect - lineno : 26 macro : __CMSIS_COMPILER_H 
 DW_MACRO_GNU_start_file - lineno: 48 filenum: 20 filename: Drivers/CMSIS/Include/cmsis_gcc.h
 DW_MACRO_GNU_transparent_include - offset : 0x1132
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x11f5
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 133 filenum: 5 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __SYSTEM_STM32F10X_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1f18
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xffaf
 DW_MACRO_GNU_start_file - lineno: 200 filenum: 10 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 31 filenum: 21 filename: Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
 DW_MACRO_GNU_transparent_include - offset : 0xfff2
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 32 filenum: 22 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h
 DW_MACRO_GNU_transparent_include - offset : 0x1345a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x135ce
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1362a
 DW_MACRO_GNU_start_file - lineno: 1144 filenum: 23 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x13be8
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x13e71
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 241 filenum: 24 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h
 DW_MACRO_GNU_transparent_include - offset : 0x1403c
 DW_MACRO_GNU_start_file - lineno: 213 filenum: 25 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x14150
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x14302
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 245 filenum: 26 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h
 DW_MACRO_GNU_transparent_include - offset : 0x14329
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 249 filenum: 9 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h
 DW_MACRO_GNU_transparent_include - offset : 0x1445f
 DW_MACRO_GNU_start_file - lineno: 356 filenum: 27 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1461b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1464f
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 269 filenum: 28 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1468b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 285 filenum: 29 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h
 DW_MACRO_GNU_transparent_include - offset : 0x146e2
 DW_MACRO_GNU_start_file - lineno: 248 filenum: 30 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1476a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 309 filenum: 31 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
 DW_MACRO_GNU_transparent_include - offset : 0x149ab
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 333 filenum: 32 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h
 DW_MACRO_GNU_transparent_include - offset : 0x14aec
 DW_MACRO_GNU_start_file - lineno: 1851 filenum: 33 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : STM32F1xx_HAL_TIM_EX_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 382 macro : assert_param(expr) ((void)0U)
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x153bd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file

  Offset:                      0x163a9
  Version:                     4
  Offset size:                 4
  Offset into .debug_line:     0x5b09

 DW_MACRO_GNU_transparent_include - offset : 0x1b2
 DW_MACRO_GNU_start_file - lineno: 0 filenum: 1 filename: Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c
 DW_MACRO_GNU_start_file - lineno: 83 filenum: 8 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_H 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 9 filename: Inc/stm32f1xx_hal_conf.h
 DW_MACRO_GNU_transparent_include - offset : 0xa62
 DW_MACRO_GNU_start_file - lineno: 237 filenum: 10 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : __STM32F1xx_HAL_RCC_H 
 DW_MACRO_GNU_start_file - lineno: 29 filenum: 11 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_DEF 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 12 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h
 DW_MACRO_GNU_transparent_include - offset : 0xc7d
 DW_MACRO_GNU_start_file - lineno: 131 filenum: 4 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h
 DW_MACRO_GNU_transparent_include - offset : 0xcab
 DW_MACRO_GNU_start_file - lineno: 132 filenum: 2 filename: Drivers/CMSIS/Include/core_cm3.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __CORE_CM3_H_GENERIC 
 DW_MACRO_GNU_start_file - lineno: 34 filenum: 13 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stdint.h
 DW_MACRO_GNU_start_file - lineno: 9 filenum: 14 filename: /usr/include/newlib/stdint.h
 DW_MACRO_GNU_define_indirect - lineno : 10 macro : _STDINT_H 
 DW_MACRO_GNU_start_file - lineno: 12 filenum: 5 filename: /usr/include/newlib/machine/_default_types.h
 DW_MACRO_GNU_define_indirect - lineno : 6 macro : _MACHINE__DEFAULT_TYPES_H 
 DW_MACRO_GNU_start_file - lineno: 8 filenum: 15 filename: /usr/include/newlib/sys/features.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : _SYS_FEATURES_H 
 DW_MACRO_GNU_start_file - lineno: 28 filenum: 16 filename: /usr/include/newlib/_newlib_version.h
 DW_MACRO_GNU_transparent_include - offset : 0xccd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xcef
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xd76
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 13 filenum: 17 filename: /usr/include/newlib/sys/_intsup.h
 DW_MACRO_GNU_transparent_include - offset : 0xdba
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 14 filenum: 6 filename: /usr/include/newlib/sys/_stdint.h
 DW_MACRO_GNU_transparent_include - offset : 0xeb7
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xf15
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 13 macro : _GCC_WRAP_STDINT_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 63 filenum: 18 filename: Drivers/CMSIS/Include/cmsis_version.h
 DW_MACRO_GNU_transparent_include - offset : 0x10f4
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1110
 DW_MACRO_GNU_start_file - lineno: 115 filenum: 19 filename: Drivers/CMSIS/Include/cmsis_compiler.h
 DW_MACRO_GNU_define_indirect - lineno : 26 macro : __CMSIS_COMPILER_H 
 DW_MACRO_GNU_start_file - lineno: 48 filenum: 3 filename: Drivers/CMSIS/Include/cmsis_gcc.h
 DW_MACRO_GNU_transparent_include - offset : 0x1132
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x11f5
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 133 filenum: 7 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __SYSTEM_STM32F10X_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1f18
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xffaf
 DW_MACRO_GNU_start_file - lineno: 200 filenum: 8 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 31 filenum: 20 filename: Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
 DW_MACRO_GNU_transparent_include - offset : 0xfff2
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 32 filenum: 21 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h
 DW_MACRO_GNU_transparent_include - offset : 0x1345a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x135ce
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1362a
 DW_MACRO_GNU_start_file - lineno: 1144 filenum: 22 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x13be8
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x13e71
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 241 filenum: 23 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h
 DW_MACRO_GNU_transparent_include - offset : 0x1403c
 DW_MACRO_GNU_start_file - lineno: 213 filenum: 24 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x14150
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x14302
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 245 filenum: 25 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h
 DW_MACRO_GNU_transparent_include - offset : 0x14329
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 249 filenum: 26 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h
 DW_MACRO_GNU_transparent_include - offset : 0x1445f
 DW_MACRO_GNU_start_file - lineno: 356 filenum: 27 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1461b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1464f
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 269 filenum: 28 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1468b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 285 filenum: 29 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h
 DW_MACRO_GNU_transparent_include - offset : 0x146e2
 DW_MACRO_GNU_start_file - lineno: 248 filenum: 30 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1476a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 309 filenum: 31 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
 DW_MACRO_GNU_transparent_include - offset : 0x149ab
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 333 filenum: 32 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h
 DW_MACRO_GNU_transparent_include - offset : 0x14aec
 DW_MACRO_GNU_start_file - lineno: 1851 filenum: 33 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : STM32F1xx_HAL_TIM_EX_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 382 macro : assert_param(expr) ((void)0U)
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x153bd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file

  Offset:                      0x16542
  Version:                     4
  Offset size:                 4
  Offset into .debug_line:     0x60ad

 DW_MACRO_GNU_transparent_include - offset : 0x1b2
 DW_MACRO_GNU_start_file - lineno: 0 filenum: 1 filename: Src/system_stm32f1xx.c
 DW_MACRO_GNU_start_file - lineno: 59 filenum: 7 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h
 DW_MACRO_GNU_transparent_include - offset : 0xc7d
 DW_MACRO_GNU_start_file - lineno: 131 filenum: 6 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h
 DW_MACRO_GNU_transparent_include - offset : 0xcab
 DW_MACRO_GNU_start_file - lineno: 132 filenum: 4 filename: Drivers/CMSIS/Include/core_cm3.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __CORE_CM3_H_GENERIC 
 DW_MACRO_GNU_start_file - lineno: 34 filenum: 9 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stdint.h
 DW_MACRO_GNU_start_file - lineno: 9 filenum: 10 filename: /usr/include/newlib/stdint.h
 DW_MACRO_GNU_define_indirect - lineno : 10 macro : _STDINT_H 
 DW_MACRO_GNU_start_file - lineno: 12 filenum: 2 filename: /usr/include/newlib/machine/_default_types.h
 DW_MACRO_GNU_define_indirect - lineno : 6 macro : _MACHINE__DEFAULT_TYPES_H 
 DW_MACRO_GNU_start_file - lineno: 8 filenum: 11 filename: /usr/include/newlib/sys/features.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : _SYS_FEATURES_H 
 DW_MACRO_GNU_start_file - lineno: 28 filenum: 12 filename: /usr/include/newlib/_newlib_version.h
 DW_MACRO_GNU_transparent_include - offset : 0xccd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xcef
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xd76
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 13 filenum: 13 filename: /usr/include/newlib/sys/_intsup.h
 DW_MACRO_GNU_transparent_include - offset : 0xdba
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 14 filenum: 3 filename: /usr/include/newlib/sys/_stdint.h
 DW_MACRO_GNU_transparent_include - offset : 0xeb7
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xf15
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 13 macro : _GCC_WRAP_STDINT_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 63 filenum: 14 filename: Drivers/CMSIS/Include/cmsis_version.h
 DW_MACRO_GNU_transparent_include - offset : 0x10f4
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1110
 DW_MACRO_GNU_start_file - lineno: 115 filenum: 15 filename: Drivers/CMSIS/Include/cmsis_compiler.h
 DW_MACRO_GNU_define_indirect - lineno : 26 macro : __CMSIS_COMPILER_H 
 DW_MACRO_GNU_start_file - lineno: 48 filenum: 16 filename: Drivers/CMSIS/Include/cmsis_gcc.h
 DW_MACRO_GNU_transparent_include - offset : 0x1132
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x11f5
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 133 filenum: 5 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h
 DW_MACRO_GNU_define_indirect - lineno : 32 macro : __SYSTEM_STM32F10X_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1f18
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0xffaf
 DW_MACRO_GNU_start_file - lineno: 200 filenum: 8 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_H 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 17 filename: Inc/stm32f1xx_hal_conf.h
 DW_MACRO_GNU_transparent_include - offset : 0xa62
 DW_MACRO_GNU_start_file - lineno: 237 filenum: 18 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : __STM32F1xx_HAL_RCC_H 
 DW_MACRO_GNU_start_file - lineno: 29 filenum: 19 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h
 DW_MACRO_GNU_define_indirect - lineno : 23 macro : __STM32F1xx_HAL_DEF 
 DW_MACRO_GNU_start_file - lineno: 30 filenum: 7 filename: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 31 filenum: 20 filename: Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
 DW_MACRO_GNU_transparent_include - offset : 0xfff2
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 32 filenum: 21 filename: /usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h
 DW_MACRO_GNU_transparent_include - offset : 0x1345a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x135ce
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1362a
 DW_MACRO_GNU_start_file - lineno: 1144 filenum: 22 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x13be8
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x13e71
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 241 filenum: 23 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h
 DW_MACRO_GNU_transparent_include - offset : 0x1403c
 DW_MACRO_GNU_start_file - lineno: 213 filenum: 24 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x14150
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x14302
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 245 filenum: 25 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_exti.h
 DW_MACRO_GNU_transparent_include - offset : 0x14329
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 249 filenum: 26 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h
 DW_MACRO_GNU_transparent_include - offset : 0x1445f
 DW_MACRO_GNU_start_file - lineno: 356 filenum: 27 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1461b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x1464f
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 269 filenum: 28 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1468b
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 285 filenum: 29 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h
 DW_MACRO_GNU_transparent_include - offset : 0x146e2
 DW_MACRO_GNU_start_file - lineno: 248 filenum: 30 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h
 DW_MACRO_GNU_transparent_include - offset : 0x1476a
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 309 filenum: 31 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
 DW_MACRO_GNU_transparent_include - offset : 0x149ab
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_start_file - lineno: 333 filenum: 32 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h
 DW_MACRO_GNU_transparent_include - offset : 0x14aec
 DW_MACRO_GNU_start_file - lineno: 1851 filenum: 33 filename: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h
 DW_MACRO_GNU_define_indirect - lineno : 22 macro : STM32F1xx_HAL_TIM_EX_H 
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_define_indirect - lineno : 382 macro : assert_param(expr) ((void)0U)
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_transparent_include - offset : 0x153bd
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file
 DW_MACRO_GNU_end_file

