#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34972.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17653.in[2] (.names)                                           1.338     4.398
ng17653.out[0] (.names)                                          0.261     4.659
ng30937.in[2] (.names)                                           1.338     5.997
ng30937.out[0] (.names)                                          0.261     6.258
ng31070.in[0] (.names)                                           1.338     7.596
ng31070.out[0] (.names)                                          0.261     7.857
[30158].in[0] (.names)                                           1.338     9.195
[30158].out[0] (.names)                                          0.261     9.456
ni30751.in[0] (.names)                                           1.338    10.793
ni30751.out[0] (.names)                                          0.261    11.054
ng34056.in[0] (.names)                                           1.338    12.392
ng34056.out[0] (.names)                                          0.261    12.653
ng34650.in[1] (.names)                                           1.338    13.991
ng34650.out[0] (.names)                                          0.261    14.252
pg34972.in[1] (.names)                                           1.338    15.590
pg34972.out[0] (.names)                                          0.261    15.851
out:pg34972.outpad[0] (.output)                                  1.338    17.188
data arrival time                                                         17.188

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.188


#Path 2
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng794.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng24875.in[1] (.names)                                           1.338     7.596
ng24875.out[0] (.names)                                          0.261     7.857
ng28504.in[0] (.names)                                           1.338     9.195
ng28504.out[0] (.names)                                          0.261     9.456
ng32212.in[0] (.names)                                           1.338    10.793
ng32212.out[0] (.names)                                          0.261    11.054
ng34162.in[0] (.names)                                           1.338    12.392
ng34162.out[0] (.names)                                          0.261    12.653
[32601].in[0] (.names)                                           1.338    13.991
[32601].out[0] (.names)                                          0.261    14.252
ng34850.in[3] (.names)                                           1.338    15.590
ng34850.out[0] (.names)                                          0.261    15.851
ng794.D[0] (.latch)                                              1.338    17.188
data arrival time                                                         17.188

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng794.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 3
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng807.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng24875.in[1] (.names)                                           1.338     7.596
ng24875.out[0] (.names)                                          0.261     7.857
ng28504.in[0] (.names)                                           1.338     9.195
ng28504.out[0] (.names)                                          0.261     9.456
ng32212.in[0] (.names)                                           1.338    10.793
ng32212.out[0] (.names)                                          0.261    11.054
ng34162.in[0] (.names)                                           1.338    12.392
ng34162.out[0] (.names)                                          0.261    12.653
[3618].in[0] (.names)                                            1.338    13.991
[3618].out[0] (.names)                                           0.261    14.252
ng34881.in[2] (.names)                                           1.338    15.590
ng34881.out[0] (.names)                                          0.261    15.851
ng807.D[0] (.latch)                                              1.338    17.188
data arrival time                                                         17.188

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng807.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 4
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng554.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng24875.in[1] (.names)                                           1.338     7.596
ng24875.out[0] (.names)                                          0.261     7.857
ng28504.in[0] (.names)                                           1.338     9.195
ng28504.out[0] (.names)                                          0.261     9.456
ng32212.in[0] (.names)                                           1.338    10.793
ng32212.out[0] (.names)                                          0.261    11.054
ng34162.in[0] (.names)                                           1.338    12.392
ng34162.out[0] (.names)                                          0.261    12.653
ng34703.in[0] (.names)                                           1.338    13.991
ng34703.out[0] (.names)                                          0.261    14.252
ng34911.in[0] (.names)                                           1.338    15.590
ng34911.out[0] (.names)                                          0.261    15.851
ng554.D[0] (.latch)                                              1.338    17.188
data arrival time                                                         17.188

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng554.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 5
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : ng2984.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17653.in[2] (.names)                                           1.338     4.398
ng17653.out[0] (.names)                                          0.261     4.659
ng30937.in[2] (.names)                                           1.338     5.997
ng30937.out[0] (.names)                                          0.261     6.258
ng31070.in[0] (.names)                                           1.338     7.596
ng31070.out[0] (.names)                                          0.261     7.857
[30158].in[0] (.names)                                           1.338     9.195
[30158].out[0] (.names)                                          0.261     9.456
ni30751.in[0] (.names)                                           1.338    10.793
ni30751.out[0] (.names)                                          0.261    11.054
ng34056.in[0] (.names)                                           1.338    12.392
ng34056.out[0] (.names)                                          0.261    12.653
ng34650.in[1] (.names)                                           1.338    13.991
ng34650.out[0] (.names)                                          0.261    14.252
ng34980.in[0] (.names)                                           1.338    15.590
ng34980.out[0] (.names)                                          0.261    15.851
ng2984.D[0] (.latch)                                             1.338    17.188
data arrival time                                                         17.188

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2984.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 6
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng160.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng23042.in[0] (.names)                                           1.338     7.596
ng23042.out[0] (.names)                                          0.261     7.857
ng28353.in[2] (.names)                                           1.338     9.195
ng28353.out[0] (.names)                                          0.261     9.456
[7582].in[1] (.names)                                            1.338    10.793
[7582].out[0] (.names)                                           0.261    11.054
[28715].in[1] (.names)                                           1.338    12.392
[28715].out[0] (.names)                                          0.261    12.653
ng34249.in[3] (.names)                                           1.338    13.991
ng34249.out[0] (.names)                                          0.261    14.252
ng160.D[0] (.latch)                                              1.338    15.590
data arrival time                                                         15.590

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng160.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.590
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.318


#Path 7
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : ng34.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17653.in[2] (.names)                                           1.338     4.398
ng17653.out[0] (.names)                                          0.261     4.659
ng30937.in[2] (.names)                                           1.338     5.997
ng30937.out[0] (.names)                                          0.261     6.258
ng31070.in[0] (.names)                                           1.338     7.596
ng31070.out[0] (.names)                                          0.261     7.857
[30158].in[0] (.names)                                           1.338     9.195
[30158].out[0] (.names)                                          0.261     9.456
ni30751.in[0] (.names)                                           1.338    10.793
ni30751.out[0] (.names)                                          0.261    11.054
ng34056.in[0] (.names)                                           1.338    12.392
ng34056.out[0] (.names)                                          0.261    12.653
ng34650.in[1] (.names)                                           1.338    13.991
ng34650.out[0] (.names)                                          0.261    14.252
ng34.D[0] (.latch)                                               1.338    15.590
data arrival time                                                         15.590

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng34.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.590
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.318


#Path 8
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng790.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng24875.in[1] (.names)                                           1.338     7.596
ng24875.out[0] (.names)                                          0.261     7.857
ng28504.in[0] (.names)                                           1.338     9.195
ng28504.out[0] (.names)                                          0.261     9.456
ng32212.in[0] (.names)                                           1.338    10.793
ng32212.out[0] (.names)                                          0.261    11.054
ng34162.in[0] (.names)                                           1.338    12.392
ng34162.out[0] (.names)                                          0.261    12.653
ng34791.in[0] (.names)                                           1.338    13.991
ng34791.out[0] (.names)                                          0.261    14.252
ng790.D[0] (.latch)                                              1.338    15.590
data arrival time                                                         15.590

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng790.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.590
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.318


#Path 9
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng785.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng24875.in[1] (.names)                                           1.338     7.596
ng24875.out[0] (.names)                                          0.261     7.857
ng28504.in[0] (.names)                                           1.338     9.195
ng28504.out[0] (.names)                                          0.261     9.456
ng32212.in[0] (.names)                                           1.338    10.793
ng32212.out[0] (.names)                                          0.261    11.054
[6548].in[0] (.names)                                            1.338    12.392
[6548].out[0] (.names)                                           0.261    12.653
ng34725.in[2] (.names)                                           1.338    13.991
ng34725.out[0] (.names)                                          0.261    14.252
ng785.D[0] (.latch)                                              1.338    15.590
data arrival time                                                         15.590

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng785.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.590
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.318


#Path 10
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng781.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng24875.in[1] (.names)                                           1.338     7.596
ng24875.out[0] (.names)                                          0.261     7.857
ng28504.in[0] (.names)                                           1.338     9.195
ng28504.out[0] (.names)                                          0.261     9.456
ng32212.in[0] (.names)                                           1.338    10.793
ng32212.out[0] (.names)                                          0.261    11.054
[28820].in[0] (.names)                                           1.338    12.392
[28820].out[0] (.names)                                          0.261    12.653
ng34600.in[3] (.names)                                           1.338    13.991
ng34600.out[0] (.names)                                          0.261    14.252
ng781.D[0] (.latch)                                              1.338    15.590
data arrival time                                                         15.590

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng781.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.590
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.318


#Path 11
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34923.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17613.in[2] (.names)                                           1.338     4.398
ng17613.out[0] (.names)                                          0.261     4.659
[29984].in[0] (.names)                                           1.338     5.997
[29984].out[0] (.names)                                          0.261     6.258
[30030].in[0] (.names)                                           1.338     7.596
[30030].out[0] (.names)                                          0.261     7.857
[30033].in[0] (.names)                                           1.338     9.195
[30033].out[0] (.names)                                          0.261     9.456
ng33187.in[0] (.names)                                           1.338    10.793
ng33187.out[0] (.names)                                          0.261    11.054
pg34923.in[1] (.names)                                           1.338    12.392
pg34923.out[0] (.names)                                          0.261    12.653
out:pg34923.outpad[0] (.output)                                  1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.991


#Path 12
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34239.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17725.in[2] (.names)                                           1.338     4.398
ng17725.out[0] (.names)                                          0.261     4.659
[29948].in[0] (.names)                                           1.338     5.997
[29948].out[0] (.names)                                          0.261     6.258
ng31021.in[0] (.names)                                           1.338     7.596
ng31021.out[0] (.names)                                          0.261     7.857
[3170].in[0] (.names)                                            1.338     9.195
[3170].out[0] (.names)                                           0.261     9.456
[34166].in[0] (.names)                                           1.338    10.793
[34166].out[0] (.names)                                          0.261    11.054
pg34239.in[2] (.names)                                           1.338    12.392
pg34239.out[0] (.names)                                          0.261    12.653
out:pg34239.outpad[0] (.output)                                  1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.991


#Path 13
Startpoint: ng34.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34235.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng34.clk[0] (.latch)                                             1.338     1.338
ng34.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[29926].in[2] (.names)                                           1.338     2.800
[29926].out[0] (.names)                                          0.261     3.061
[30000].in[2] (.names)                                           1.338     4.398
[30000].out[0] (.names)                                          0.261     4.659
ng30735.in[3] (.names)                                           1.338     5.997
ng30735.out[0] (.names)                                          0.261     6.258
ni31141.in[0] (.names)                                           1.338     7.596
ni31141.out[0] (.names)                                          0.261     7.857
[3155].in[0] (.names)                                            1.338     9.195
[3155].out[0] (.names)                                           0.261     9.456
ni31843.in[0] (.names)                                           1.338    10.793
ni31843.out[0] (.names)                                          0.261    11.054
ng34235.in[0] (.names)                                           1.338    12.392
ng34235.out[0] (.names)                                          0.261    12.653
out:pg34235.outpad[0] (.output)                                  1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.991


#Path 14
Startpoint: ng34.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34233.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng34.clk[0] (.latch)                                             1.338     1.338
ng34.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[29926].in[2] (.names)                                           1.338     2.800
[29926].out[0] (.names)                                          0.261     3.061
[30000].in[2] (.names)                                           1.338     4.398
[30000].out[0] (.names)                                          0.261     4.659
ng30735.in[3] (.names)                                           1.338     5.997
ng30735.out[0] (.names)                                          0.261     6.258
ni31141.in[0] (.names)                                           1.338     7.596
ni31141.out[0] (.names)                                          0.261     7.857
[3155].in[0] (.names)                                            1.338     9.195
[3155].out[0] (.names)                                           0.261     9.456
ni31843.in[0] (.names)                                           1.338    10.793
ni31843.out[0] (.names)                                          0.261    11.054
ng34235.in[0] (.names)                                           1.338    12.392
ng34235.out[0] (.names)                                          0.261    12.653
out:pg34233.outpad[0] (.output)                                  1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.991


#Path 15
Startpoint: ng34.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34234.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng34.clk[0] (.latch)                                             1.338     1.338
ng34.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[29926].in[2] (.names)                                           1.338     2.800
[29926].out[0] (.names)                                          0.261     3.061
[30000].in[2] (.names)                                           1.338     4.398
[30000].out[0] (.names)                                          0.261     4.659
ng30735.in[3] (.names)                                           1.338     5.997
ng30735.out[0] (.names)                                          0.261     6.258
ni31141.in[0] (.names)                                           1.338     7.596
ni31141.out[0] (.names)                                          0.261     7.857
[3155].in[0] (.names)                                            1.338     9.195
[3155].out[0] (.names)                                           0.261     9.456
ni31843.in[0] (.names)                                           1.338    10.793
ni31843.out[0] (.names)                                          0.261    11.054
ng34235.in[0] (.names)                                           1.338    12.392
ng34235.out[0] (.names)                                          0.261    12.653
out:pg34234.outpad[0] (.output)                                  1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.991


#Path 16
Startpoint: ng34.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34236.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng34.clk[0] (.latch)                                             1.338     1.338
ng34.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[29926].in[2] (.names)                                           1.338     2.800
[29926].out[0] (.names)                                          0.261     3.061
[30000].in[2] (.names)                                           1.338     4.398
[30000].out[0] (.names)                                          0.261     4.659
ng30735.in[3] (.names)                                           1.338     5.997
ng30735.out[0] (.names)                                          0.261     6.258
ni31141.in[0] (.names)                                           1.338     7.596
ni31141.out[0] (.names)                                          0.261     7.857
[3155].in[0] (.names)                                            1.338     9.195
[3155].out[0] (.names)                                           0.261     9.456
ni31843.in[0] (.names)                                           1.338    10.793
ni31843.out[0] (.names)                                          0.261    11.054
pg34236.in[0] (.names)                                           1.338    12.392
pg34236.out[0] (.names)                                          0.261    12.653
out:pg34236.outpad[0] (.output)                                  1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.991


#Path 17
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34919.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17653.in[2] (.names)                                           1.338     4.398
ng17653.out[0] (.names)                                          0.261     4.659
ng30937.in[2] (.names)                                           1.338     5.997
ng30937.out[0] (.names)                                          0.261     6.258
ng31070.in[0] (.names)                                           1.338     7.596
ng31070.out[0] (.names)                                          0.261     7.857
[30158].in[0] (.names)                                           1.338     9.195
[30158].out[0] (.names)                                          0.261     9.456
ni30751.in[0] (.names)                                           1.338    10.793
ni30751.out[0] (.names)                                          0.261    11.054
pg34919.in[1] (.names)                                           1.338    12.392
pg34919.out[0] (.names)                                          0.261    12.653
out:pg34919.outpad[0] (.output)                                  1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.991


#Path 18
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34921.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17653.in[2] (.names)                                           1.338     4.398
ng17653.out[0] (.names)                                          0.261     4.659
ng30937.in[2] (.names)                                           1.338     5.997
ng30937.out[0] (.names)                                          0.261     6.258
ng31070.in[0] (.names)                                           1.338     7.596
ng31070.out[0] (.names)                                          0.261     7.857
[30146].in[0] (.names)                                           1.338     9.195
[30146].out[0] (.names)                                          0.261     9.456
[30150].in[0] (.names)                                           1.338    10.793
[30150].out[0] (.names)                                          0.261    11.054
pg34921.in[3] (.names)                                           1.338    12.392
pg34921.out[0] (.names)                                          0.261    12.653
out:pg34921.outpad[0] (.output)                                  1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.991


#Path 19
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34913.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17653.in[2] (.names)                                           1.338     4.398
ng17653.out[0] (.names)                                          0.261     4.659
ng30937.in[2] (.names)                                           1.338     5.997
ng30937.out[0] (.names)                                          0.261     6.258
ng31070.in[0] (.names)                                           1.338     7.596
ng31070.out[0] (.names)                                          0.261     7.857
[30215].in[0] (.names)                                           1.338     9.195
[30215].out[0] (.names)                                          0.261     9.456
ng33219.in[0] (.names)                                           1.338    10.793
ng33219.out[0] (.names)                                          0.261    11.054
pg34913.in[1] (.names)                                           1.338    12.392
pg34913.out[0] (.names)                                          0.261    12.653
out:pg34913.outpad[0] (.output)                                  1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.991


#Path 20
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34917.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17613.in[2] (.names)                                           1.338     4.398
ng17613.out[0] (.names)                                          0.261     4.659
[29984].in[0] (.names)                                           1.338     5.997
[29984].out[0] (.names)                                          0.261     6.258
[7371].in[0] (.names)                                            1.338     7.596
[7371].out[0] (.names)                                           0.261     7.857
[30202].in[0] (.names)                                           1.338     9.195
[30202].out[0] (.names)                                          0.261     9.456
ng33212.in[0] (.names)                                           1.338    10.793
ng33212.out[0] (.names)                                          0.261    11.054
pg34917.in[1] (.names)                                           1.338    12.392
pg34917.out[0] (.names)                                          0.261    12.653
out:pg34917.outpad[0] (.output)                                  1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.991


#Path 21
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34240.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17725.in[2] (.names)                                           1.338     4.398
ng17725.out[0] (.names)                                          0.261     4.659
[29948].in[0] (.names)                                           1.338     5.997
[29948].out[0] (.names)                                          0.261     6.258
ng31021.in[0] (.names)                                           1.338     7.596
ng31021.out[0] (.names)                                          0.261     7.857
[3159].in[0] (.names)                                            1.338     9.195
[3159].out[0] (.names)                                           0.261     9.456
[34198].in[0] (.names)                                           1.338    10.793
[34198].out[0] (.names)                                          0.261    11.054
ng34237.in[2] (.names)                                           1.338    12.392
ng34237.out[0] (.names)                                          0.261    12.653
out:pg34240.outpad[0] (.output)                                  1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.991


#Path 22
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34238.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17725.in[2] (.names)                                           1.338     4.398
ng17725.out[0] (.names)                                          0.261     4.659
[29948].in[0] (.names)                                           1.338     5.997
[29948].out[0] (.names)                                          0.261     6.258
ng31021.in[0] (.names)                                           1.338     7.596
ng31021.out[0] (.names)                                          0.261     7.857
[3159].in[0] (.names)                                            1.338     9.195
[3159].out[0] (.names)                                           0.261     9.456
[34198].in[0] (.names)                                           1.338    10.793
[34198].out[0] (.names)                                          0.261    11.054
ng34237.in[2] (.names)                                           1.338    12.392
ng34237.out[0] (.names)                                          0.261    12.653
out:pg34238.outpad[0] (.output)                                  1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.991


#Path 23
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34237.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17725.in[2] (.names)                                           1.338     4.398
ng17725.out[0] (.names)                                          0.261     4.659
[29948].in[0] (.names)                                           1.338     5.997
[29948].out[0] (.names)                                          0.261     6.258
ng31021.in[0] (.names)                                           1.338     7.596
ng31021.out[0] (.names)                                          0.261     7.857
[3159].in[0] (.names)                                            1.338     9.195
[3159].out[0] (.names)                                           0.261     9.456
[34198].in[0] (.names)                                           1.338    10.793
[34198].out[0] (.names)                                          0.261    11.054
ng34237.in[2] (.names)                                           1.338    12.392
ng34237.out[0] (.names)                                          0.261    12.653
out:pg34237.outpad[0] (.output)                                  1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.991


#Path 24
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34925.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17725.in[2] (.names)                                           1.338     4.398
ng17725.out[0] (.names)                                          0.261     4.659
[29948].in[0] (.names)                                           1.338     5.997
[29948].out[0] (.names)                                          0.261     6.258
[7544].in[0] (.names)                                            1.338     7.596
[7544].out[0] (.names)                                           0.261     7.857
[29971].in[0] (.names)                                           1.338     9.195
[29971].out[0] (.names)                                          0.261     9.456
ng33176.in[0] (.names)                                           1.338    10.793
ng33176.out[0] (.names)                                          0.261    11.054
pg34925.in[1] (.names)                                           1.338    12.392
pg34925.out[0] (.names)                                          0.261    12.653
out:pg34925.outpad[0] (.output)                                  1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.991


#Path 25
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34915.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17725.in[2] (.names)                                           1.338     4.398
ng17725.out[0] (.names)                                          0.261     4.659
[29948].in[0] (.names)                                           1.338     5.997
[29948].out[0] (.names)                                          0.261     6.258
[7491].in[0] (.names)                                            1.338     7.596
[7491].out[0] (.names)                                           0.261     7.857
[30061].in[0] (.names)                                           1.338     9.195
[30061].out[0] (.names)                                          0.261     9.456
ng33149.in[0] (.names)                                           1.338    10.793
ng33149.out[0] (.names)                                          0.261    11.054
pg34915.in[0] (.names)                                           1.338    12.392
pg34915.out[0] (.names)                                          0.261    12.653
out:pg34915.outpad[0] (.output)                                  1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.991


#Path 26
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34927.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17725.in[2] (.names)                                           1.338     4.398
ng17725.out[0] (.names)                                          0.261     4.659
[29948].in[0] (.names)                                           1.338     5.997
[29948].out[0] (.names)                                          0.261     6.258
[7466].in[0] (.names)                                            1.338     7.596
[7466].out[0] (.names)                                           0.261     7.857
[30095].in[0] (.names)                                           1.338     9.195
[30095].out[0] (.names)                                          0.261     9.456
ng33164.in[0] (.names)                                           1.338    10.793
ng33164.out[0] (.names)                                          0.261    11.054
pg34927.in[1] (.names)                                           1.338    12.392
pg34927.out[0] (.names)                                          0.261    12.653
out:pg34927.outpad[0] (.output)                                  1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.991


#Path 27
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : ng9.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17653.in[2] (.names)                                           1.338     4.398
ng17653.out[0] (.names)                                          0.261     4.659
ng30937.in[2] (.names)                                           1.338     5.997
ng30937.out[0] (.names)                                          0.261     6.258
ng31070.in[0] (.names)                                           1.338     7.596
ng31070.out[0] (.names)                                          0.261     7.857
[30146].in[0] (.names)                                           1.338     9.195
[30146].out[0] (.names)                                          0.261     9.456
[30150].in[0] (.names)                                           1.338    10.793
[30150].out[0] (.names)                                          0.261    11.054
ng33197.in[3] (.names)                                           1.338    12.392
ng33197.out[0] (.names)                                          0.261    12.653
ng9.D[0] (.latch)                                                1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng9.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.719


#Path 28
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : ng8.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17653.in[2] (.names)                                           1.338     4.398
ng17653.out[0] (.names)                                          0.261     4.659
ng30937.in[2] (.names)                                           1.338     5.997
ng30937.out[0] (.names)                                          0.261     6.258
ng31070.in[0] (.names)                                           1.338     7.596
ng31070.out[0] (.names)                                          0.261     7.857
[30158].in[0] (.names)                                           1.338     9.195
[30158].out[0] (.names)                                          0.261     9.456
ni30751.in[0] (.names)                                           1.338    10.793
ni30751.out[0] (.names)                                          0.261    11.054
ng33204.in[0] (.names)                                           1.338    12.392
ng33204.out[0] (.names)                                          0.261    12.653
ng8.D[0] (.latch)                                                1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng8.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.719


#Path 29
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng301.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng23042.in[0] (.names)                                           1.338     7.596
ng23042.out[0] (.names)                                          0.261     7.857
ng28353.in[2] (.names)                                           1.338     9.195
ng28353.out[0] (.names)                                          0.261     9.456
[7582].in[1] (.names)                                            1.338    10.793
[7582].out[0] (.names)                                           0.261    11.054
ng33536.in[2] (.names)                                           1.338    12.392
ng33536.out[0] (.names)                                          0.261    12.653
ng301.D[0] (.latch)                                              1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng301.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.719


#Path 30
Startpoint: pg9048.Q[0] (.latch clocked by pclk)
Endpoint  : ng622.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pg9048.clk[0] (.latch)                                           1.338     1.338
pg9048.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng14708.in[0] (.names)                                           1.338     2.800
ng14708.out[0] (.names)                                          0.261     3.061
ng23978.in[0] (.names)                                           1.338     4.398
ng23978.out[0] (.names)                                          0.261     4.659
ng27629.in[0] (.names)                                           1.338     5.997
ng27629.out[0] (.names)                                          0.261     6.258
ng31509.in[0] (.names)                                           1.338     7.596
ng31509.out[0] (.names)                                          0.261     7.857
ng33851.in[0] (.names)                                           1.338     9.195
ng33851.out[0] (.names)                                          0.261     9.456
[32460].in[0] (.names)                                           1.338    10.793
[32460].out[0] (.names)                                          0.261    11.054
ng34790.in[3] (.names)                                           1.338    12.392
ng34790.out[0] (.names)                                          0.261    12.653
ng622.D[0] (.latch)                                              1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng622.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.719


#Path 31
Startpoint: pg9048.Q[0] (.latch clocked by pclk)
Endpoint  : ng626.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pg9048.clk[0] (.latch)                                           1.338     1.338
pg9048.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng14708.in[0] (.names)                                           1.338     2.800
ng14708.out[0] (.names)                                          0.261     3.061
ng23978.in[0] (.names)                                           1.338     4.398
ng23978.out[0] (.names)                                          0.261     4.659
ng27629.in[0] (.names)                                           1.338     5.997
ng27629.out[0] (.names)                                          0.261     6.258
ng31509.in[0] (.names)                                           1.338     7.596
ng31509.out[0] (.names)                                          0.261     7.857
ng33851.in[0] (.names)                                           1.338     9.195
ng33851.out[0] (.names)                                          0.261     9.456
[6324].in[0] (.names)                                            1.338    10.793
[6324].out[0] (.names)                                           0.261    11.054
ng34849.in[2] (.names)                                           1.338    12.392
ng34849.out[0] (.names)                                          0.261    12.653
ng626.D[0] (.latch)                                              1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng626.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.719


#Path 32
Startpoint: pg9048.Q[0] (.latch clocked by pclk)
Endpoint  : ng632.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pg9048.clk[0] (.latch)                                           1.338     1.338
pg9048.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng14708.in[0] (.names)                                           1.338     2.800
ng14708.out[0] (.names)                                          0.261     3.061
ng23978.in[0] (.names)                                           1.338     4.398
ng23978.out[0] (.names)                                          0.261     4.659
ng27629.in[0] (.names)                                           1.338     5.997
ng27629.out[0] (.names)                                          0.261     6.258
ng31509.in[0] (.names)                                           1.338     7.596
ng31509.out[0] (.names)                                          0.261     7.857
ng33851.in[0] (.names)                                           1.338     9.195
ng33851.out[0] (.names)                                          0.261     9.456
ng34550.in[0] (.names)                                           1.338    10.793
ng34550.out[0] (.names)                                          0.261    11.054
ng34880.in[0] (.names)                                           1.338    12.392
ng34880.out[0] (.names)                                          0.261    12.653
ng632.D[0] (.latch)                                              1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng632.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.719


#Path 33
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng298.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng23204.in[0] (.names)                                           1.338     7.596
ng23204.out[0] (.names)                                          0.261     7.857
ng28444.in[3] (.names)                                           1.338     9.195
ng28444.out[0] (.names)                                          0.261     9.456
[29676].in[0] (.names)                                           1.338    10.793
[29676].out[0] (.names)                                          0.261    11.054
ng33961.in[3] (.names)                                           1.338    12.392
ng33961.out[0] (.names)                                          0.261    12.653
ng298.D[0] (.latch)                                              1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng298.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.719


#Path 34
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng142.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng23204.in[0] (.names)                                           1.338     7.596
ng23204.out[0] (.names)                                          0.261     7.857
ng28444.in[3] (.names)                                           1.338     9.195
ng28444.out[0] (.names)                                          0.261     9.456
[6686].in[0] (.names)                                            1.338    10.793
[6686].out[0] (.names)                                           0.261    11.054
ng34250.in[2] (.names)                                           1.338    12.392
ng34250.out[0] (.names)                                          0.261    12.653
ng142.D[0] (.latch)                                              1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng142.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.719


#Path 35
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng23204.in[0] (.names)                                           1.338     7.596
ng23204.out[0] (.names)                                          0.261     7.857
ng28444.in[3] (.names)                                           1.338     9.195
ng28444.out[0] (.names)                                          0.261     9.456
[7686].in[0] (.names)                                            1.338    10.793
[7686].out[0] (.names)                                           0.261    11.054
ng33537.in[2] (.names)                                           1.338    12.392
ng33537.out[0] (.names)                                          0.261    12.653
ng222.D[0] (.latch)                                              1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng222.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.719


#Path 36
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng767.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng24875.in[1] (.names)                                           1.338     7.596
ng24875.out[0] (.names)                                          0.261     7.857
ng28504.in[0] (.names)                                           1.338     9.195
ng28504.out[0] (.names)                                          0.261     9.456
[33975].in[0] (.names)                                           1.338    10.793
[33975].out[0] (.names)                                          0.261    11.054
ng33965.in[3] (.names)                                           1.338    12.392
ng33965.out[0] (.names)                                          0.261    12.653
ng767.D[0] (.latch)                                              1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng767.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.719


#Path 37
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng772.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng24875.in[1] (.names)                                           1.338     7.596
ng24875.out[0] (.names)                                          0.261     7.857
ng28504.in[0] (.names)                                           1.338     9.195
ng28504.out[0] (.names)                                          0.261     9.456
[3695].in[0] (.names)                                            1.338    10.793
[3695].out[0] (.names)                                           0.261    11.054
ng34252.in[2] (.names)                                           1.338    12.392
ng34252.out[0] (.names)                                          0.261    12.653
ng772.D[0] (.latch)                                              1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng772.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.719


#Path 38
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng776.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng24875.in[1] (.names)                                           1.338     7.596
ng24875.out[0] (.names)                                          0.261     7.857
ng28504.in[0] (.names)                                           1.338     9.195
ng28504.out[0] (.names)                                          0.261     9.456
ng32212.in[0] (.names)                                           1.338    10.793
ng32212.out[0] (.names)                                          0.261    11.054
ng34439.in[0] (.names)                                           1.338    12.392
ng34439.out[0] (.names)                                          0.261    12.653
ng776.D[0] (.latch)                                              1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng776.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.719


#Path 39
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng23042.in[0] (.names)                                           1.338     7.596
ng23042.out[0] (.names)                                          0.261     7.857
ng28353.in[2] (.names)                                           1.338     9.195
ng28353.out[0] (.names)                                          0.261     9.456
[33250].in[0] (.names)                                           1.338    10.793
[33250].out[0] (.names)                                          0.261    11.054
ng33960.in[3] (.names)                                           1.338    12.392
ng33960.out[0] (.names)                                          0.261    12.653
ng157.D[0] (.latch)                                              1.338    13.991
data arrival time                                                         13.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng157.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.719


#Path 40
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : ng28.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17725.in[2] (.names)                                           1.338     4.398
ng17725.out[0] (.names)                                          0.261     4.659
[29948].in[0] (.names)                                           1.338     5.997
[29948].out[0] (.names)                                          0.261     6.258
[7466].in[0] (.names)                                            1.338     7.596
[7466].out[0] (.names)                                           0.261     7.857
[30095].in[0] (.names)                                           1.338     9.195
[30095].out[0] (.names)                                          0.261     9.456
ng33164.in[0] (.names)                                           1.338    10.793
ng33164.out[0] (.names)                                          0.261    11.054
ng28.D[0] (.latch)                                               1.338    12.392
data arrival time                                                         12.392

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng28.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 41
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : ng31.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17725.in[2] (.names)                                           1.338     4.398
ng17725.out[0] (.names)                                          0.261     4.659
[29948].in[0] (.names)                                           1.338     5.997
[29948].out[0] (.names)                                          0.261     6.258
[7491].in[0] (.names)                                            1.338     7.596
[7491].out[0] (.names)                                           0.261     7.857
[30061].in[0] (.names)                                           1.338     9.195
[30061].out[0] (.names)                                          0.261     9.456
ng33149.in[0] (.names)                                           1.338    10.793
ng33149.out[0] (.names)                                          0.261    11.054
ng31.D[0] (.latch)                                               1.338    12.392
data arrival time                                                         12.392

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng31.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 42
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : ng19.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17725.in[2] (.names)                                           1.338     4.398
ng17725.out[0] (.names)                                          0.261     4.659
[29948].in[0] (.names)                                           1.338     5.997
[29948].out[0] (.names)                                          0.261     6.258
[7544].in[0] (.names)                                            1.338     7.596
[7544].out[0] (.names)                                           0.261     7.857
[29971].in[0] (.names)                                           1.338     9.195
[29971].out[0] (.names)                                          0.261     9.456
ng33176.in[0] (.names)                                           1.338    10.793
ng33176.out[0] (.names)                                          0.261    11.054
ng19.D[0] (.latch)                                               1.338    12.392
data arrival time                                                         12.392

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng19.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 43
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : ng7.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17613.in[2] (.names)                                           1.338     4.398
ng17613.out[0] (.names)                                          0.261     4.659
[29984].in[0] (.names)                                           1.338     5.997
[29984].out[0] (.names)                                          0.261     6.258
[7371].in[0] (.names)                                            1.338     7.596
[7371].out[0] (.names)                                           0.261     7.857
[30202].in[0] (.names)                                           1.338     9.195
[30202].out[0] (.names)                                          0.261     9.456
ng33212.in[0] (.names)                                           1.338    10.793
ng33212.out[0] (.names)                                          0.261    11.054
ng7.D[0] (.latch)                                                1.338    12.392
data arrival time                                                         12.392

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 44
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : ng6.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17653.in[2] (.names)                                           1.338     4.398
ng17653.out[0] (.names)                                          0.261     4.659
ng30937.in[2] (.names)                                           1.338     5.997
ng30937.out[0] (.names)                                          0.261     6.258
ng31070.in[0] (.names)                                           1.338     7.596
ng31070.out[0] (.names)                                          0.261     7.857
[30215].in[0] (.names)                                           1.338     9.195
[30215].out[0] (.names)                                          0.261     9.456
ng33219.in[0] (.names)                                           1.338    10.793
ng33219.out[0] (.names)                                          0.261    11.054
ng6.D[0] (.latch)                                                1.338    12.392
data arrival time                                                         12.392

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng6.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 45
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : ng16.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              1.338     1.338
ng7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
ng13156.in[0] (.names)                                           1.338     2.800
ng13156.out[0] (.names)                                          0.261     3.061
ng17613.in[2] (.names)                                           1.338     4.398
ng17613.out[0] (.names)                                          0.261     4.659
[29984].in[0] (.names)                                           1.338     5.997
[29984].out[0] (.names)                                          0.261     6.258
[30030].in[0] (.names)                                           1.338     7.596
[30030].out[0] (.names)                                          0.261     7.857
[30033].in[0] (.names)                                           1.338     9.195
[30033].out[0] (.names)                                          0.261     9.456
ng33187.in[0] (.names)                                           1.338    10.793
ng33187.out[0] (.names)                                          0.261    11.054
ng16.D[0] (.latch)                                               1.338    12.392
data arrival time                                                         12.392

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng16.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 46
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng150.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng23042.in[0] (.names)                                           1.338     7.596
ng23042.out[0] (.names)                                          0.261     7.857
[4944].in[1] (.names)                                            1.338     9.195
[4944].out[0] (.names)                                           0.261     9.456
ng32976.in[2] (.names)                                           1.338    10.793
ng32976.out[0] (.names)                                          0.261    11.054
ng150.D[0] (.latch)                                              1.338    12.392
data arrival time                                                         12.392

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng150.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 47
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng153.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng23042.in[0] (.names)                                           1.338     7.596
ng23042.out[0] (.names)                                          0.261     7.857
ng28353.in[2] (.names)                                           1.338     9.195
ng28353.out[0] (.names)                                          0.261     9.456
ng33534.in[0] (.names)                                           1.338    10.793
ng33534.out[0] (.names)                                          0.261    11.054
ng153.D[0] (.latch)                                              1.338    12.392
data arrival time                                                         12.392

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng153.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 48
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng164.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng23042.in[0] (.names)                                           1.338     7.596
ng23042.out[0] (.names)                                          0.261     7.857
[32861].in[0] (.names)                                           1.338     9.195
[32861].out[0] (.names)                                          0.261     9.456
ng31864.in[3] (.names)                                           1.338    10.793
ng31864.out[0] (.names)                                          0.261    11.054
ng164.D[0] (.latch)                                              1.338    12.392
data arrival time                                                         12.392

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng164.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 49
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng763.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng24875.in[1] (.names)                                           1.338     7.596
ng24875.out[0] (.names)                                          0.261     7.857
ng28504.in[0] (.names)                                           1.338     9.195
ng28504.out[0] (.names)                                          0.261     9.456
ng33539.in[0] (.names)                                           1.338    10.793
ng33539.out[0] (.names)                                          0.261    11.054
ng763.D[0] (.latch)                                              1.338    12.392
data arrival time                                                         12.392

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng763.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 50
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng758.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng24875.in[1] (.names)                                           1.338     7.596
ng24875.out[0] (.names)                                          0.261     7.857
[4577].in[0] (.names)                                            1.338     9.195
[4577].out[0] (.names)                                           0.261     9.456
ng32979.in[2] (.names)                                           1.338    10.793
ng32979.out[0] (.names)                                          0.261    11.054
ng758.D[0] (.latch)                                              1.338    12.392
data arrival time                                                         12.392

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng758.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 51
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng749.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng24875.in[1] (.names)                                           1.338     7.596
ng24875.out[0] (.names)                                          0.261     7.857
[33918].in[0] (.names)                                           1.338     9.195
[33918].out[0] (.names)                                          0.261     9.456
ng31867.in[3] (.names)                                           1.338    10.793
ng31867.out[0] (.names)                                          0.261    11.054
ng749.D[0] (.latch)                                              1.338    12.392
data arrival time                                                         12.392

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng749.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 52
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng291.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng23204.in[0] (.names)                                           1.338     7.596
ng23204.out[0] (.names)                                          0.261     7.857
[6789].in[2] (.names)                                            1.338     9.195
[6789].out[0] (.names)                                           0.261     9.456
ng32977.in[2] (.names)                                           1.338    10.793
ng32977.out[0] (.names)                                          0.261    11.054
ng291.D[0] (.latch)                                              1.338    12.392
data arrival time                                                         12.392

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng291.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 53
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng294.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng23204.in[0] (.names)                                           1.338     7.596
ng23204.out[0] (.names)                                          0.261     7.857
ng28444.in[3] (.names)                                           1.338     9.195
ng28444.out[0] (.names)                                          0.261     9.456
ng33535.in[0] (.names)                                           1.338    10.793
ng33535.out[0] (.names)                                          0.261    11.054
ng294.D[0] (.latch)                                              1.338    12.392
data arrival time                                                         12.392

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng294.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 54
Startpoint: pg9048.Q[0] (.latch clocked by pclk)
Endpoint  : ng617.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pg9048.clk[0] (.latch)                                           1.338     1.338
pg9048.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng14708.in[0] (.names)                                           1.338     2.800
ng14708.out[0] (.names)                                          0.261     3.061
ng23978.in[0] (.names)                                           1.338     4.398
ng23978.out[0] (.names)                                          0.261     4.659
ng27629.in[0] (.names)                                           1.338     5.997
ng27629.out[0] (.names)                                          0.261     6.258
ng31509.in[0] (.names)                                           1.338     7.596
ng31509.out[0] (.names)                                          0.261     7.857
ng33851.in[0] (.names)                                           1.338     9.195
ng33851.out[0] (.names)                                          0.261     9.456
ng34724.in[0] (.names)                                           1.338    10.793
ng34724.out[0] (.names)                                          0.261    11.054
ng617.D[0] (.latch)                                              1.338    12.392
data arrival time                                                         12.392

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng617.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 55
Startpoint: pg9048.Q[0] (.latch clocked by pclk)
Endpoint  : ng613.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pg9048.clk[0] (.latch)                                           1.338     1.338
pg9048.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng14708.in[0] (.names)                                           1.338     2.800
ng14708.out[0] (.names)                                          0.261     3.061
ng23978.in[0] (.names)                                           1.338     4.398
ng23978.out[0] (.names)                                          0.261     4.659
ng27629.in[0] (.names)                                           1.338     5.997
ng27629.out[0] (.names)                                          0.261     6.258
ng31509.in[0] (.names)                                           1.338     7.596
ng31509.out[0] (.names)                                          0.261     7.857
[4477].in[0] (.names)                                            1.338     9.195
[4477].out[0] (.names)                                           0.261     9.456
ng34599.in[2] (.names)                                           1.338    10.793
ng34599.out[0] (.names)                                          0.261    11.054
ng613.D[0] (.latch)                                              1.338    12.392
data arrival time                                                         12.392

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng613.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 56
Startpoint: pg9048.Q[0] (.latch clocked by pclk)
Endpoint  : ng608.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pg9048.clk[0] (.latch)                                           1.338     1.338
pg9048.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng14708.in[0] (.names)                                           1.338     2.800
ng14708.out[0] (.names)                                          0.261     3.061
ng23978.in[0] (.names)                                           1.338     4.398
ng23978.out[0] (.names)                                          0.261     4.659
ng27629.in[0] (.names)                                           1.338     5.997
ng27629.out[0] (.names)                                          0.261     6.258
ng31509.in[0] (.names)                                           1.338     7.596
ng31509.out[0] (.names)                                          0.261     7.857
[33779].in[0] (.names)                                           1.338     9.195
[33779].out[0] (.names)                                          0.261     9.456
ng34438.in[3] (.names)                                           1.338    10.793
ng34438.out[0] (.names)                                          0.261    11.054
ng608.D[0] (.latch)                                              1.338    12.392
data arrival time                                                         12.392

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng608.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.120


#Path 57
Startpoint: ng5138.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg28030.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng5138.clk[0] (.latch)                                           1.338     1.338
ng5138.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng20841.in[1] (.names)                                           1.338     2.800
ng20841.out[0] (.names)                                          0.261     3.061
[34016].in[0] (.names)                                           1.338     4.398
[34016].out[0] (.names)                                          0.261     4.659
[34051].in[0] (.names)                                           1.338     5.997
[34051].out[0] (.names)                                          0.261     6.258
[34057].in[2] (.names)                                           1.338     7.596
[34057].out[0] (.names)                                          0.261     7.857
pg28030.in[2] (.names)                                           1.338     9.195
pg28030.out[0] (.names)                                          0.261     9.456
out:pg28030.outpad[0] (.output)                                  1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.793


#Path 58
Startpoint: ng6035.Q[0] (.latch clocked by pclk)
Endpoint  : ng5808.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng6035.clk[0] (.latch)                                           1.338     1.338
ng6035.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[29439].in[0] (.names)                                           1.338     2.800
[29439].out[0] (.names)                                          0.261     3.061
[29448].in[0] (.names)                                           1.338     4.398
[29448].out[0] (.names)                                          0.261     4.659
[29451].in[0] (.names)                                           1.338     5.997
[29451].out[0] (.names)                                          0.261     6.258
[4531].in[0] (.names)                                            1.338     7.596
[4531].out[0] (.names)                                           0.261     7.857
ng29292.in[0] (.names)                                           1.338     9.195
ng29292.out[0] (.names)                                          0.261     9.456
ng5808.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng5808.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 59
Startpoint: ng6035.Q[0] (.latch clocked by pclk)
Endpoint  : ng4831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng6035.clk[0] (.latch)                                           1.338     1.338
ng6035.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[29439].in[0] (.names)                                           1.338     2.800
[29439].out[0] (.names)                                          0.261     3.061
[29448].in[0] (.names)                                           1.338     4.398
[29448].out[0] (.names)                                          0.261     4.659
[29451].in[0] (.names)                                           1.338     5.997
[29451].out[0] (.names)                                          0.261     6.258
[6715].in[0] (.names)                                            1.338     7.596
[6715].out[0] (.names)                                           0.261     7.857
ng28099.in[2] (.names)                                           1.338     9.195
ng28099.out[0] (.names)                                          0.261     9.456
ng4831.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4831.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 60
Startpoint: ng37.Q[0] (.latch clocked by pclk)
Endpoint  : ng3990.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng37.clk[0] (.latch)                                             1.338     1.338
ng37.Q[0] (.latch) [clock-to-output]                             0.124     1.462
ng29503.in[3] (.names)                                           1.338     2.800
ng29503.out[0] (.names)                                          0.261     3.061
ni27429.in[1] (.names)                                           1.338     4.398
ni27429.out[0] (.names)                                          0.261     4.659
ng28484.in[0] (.names)                                           1.338     5.997
ng28484.out[0] (.names)                                          0.261     6.258
[32985].in[0] (.names)                                           1.338     7.596
[32985].out[0] (.names)                                          0.261     7.857
ng33614.in[3] (.names)                                           1.338     9.195
ng33614.out[0] (.names)                                          0.261     9.456
ng3990.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng3990.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 61
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng146.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng23042.in[0] (.names)                                           1.338     7.596
ng23042.out[0] (.names)                                          0.261     7.857
ng30333.in[0] (.names)                                           1.338     9.195
ng30333.out[0] (.names)                                          0.261     9.456
ng146.D[0] (.latch)                                              1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng146.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 62
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng744.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng24875.in[1] (.names)                                           1.338     7.596
ng24875.out[0] (.names)                                          0.261     7.857
ng30335.in[0] (.names)                                           1.338     9.195
ng30335.out[0] (.names)                                          0.261     9.456
ng744.D[0] (.latch)                                              1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng744.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 63
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng287.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng23204.in[0] (.names)                                           1.338     7.596
ng23204.out[0] (.names)                                          0.261     7.857
ng31865.in[3] (.names)                                           1.338     9.195
ng31865.out[0] (.names)                                          0.261     9.456
ng287.D[0] (.latch)                                              1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng287.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 64
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng283.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
ng23204.in[0] (.names)                                           1.338     7.596
ng23204.out[0] (.names)                                          0.261     7.857
ng28043.in[3] (.names)                                           1.338     9.195
ng28043.out[0] (.names)                                          0.261     9.456
ng283.D[0] (.latch)                                              1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng283.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 65
Startpoint: ng385.Q[0] (.latch clocked by pclk)
Endpoint  : ng739.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng385.clk[0] (.latch)                                            1.338     1.338
ng385.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng11676.in[0] (.names)                                           1.338     2.800
ng11676.out[0] (.names)                                          0.261     3.061
[7695].in[0] (.names)                                            1.338     4.398
[7695].out[0] (.names)                                           0.261     4.659
[28543].in[0] (.names)                                           1.338     5.997
[28543].out[0] (.names)                                          0.261     6.258
[5600].in[1] (.names)                                            1.338     7.596
[5600].out[0] (.names)                                           0.261     7.857
ng29228.in[2] (.names)                                           1.338     9.195
ng29228.out[0] (.names)                                          0.261     9.456
ng739.D[0] (.latch)                                              1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng739.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 66
Startpoint: ng5343.Q[0] (.latch clocked by pclk)
Endpoint  : ng5115.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng5343.clk[0] (.latch)                                           1.338     1.338
ng5343.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[30965].in[0] (.names)                                           1.338     2.800
[30965].out[0] (.names)                                          0.261     3.061
[30974].in[0] (.names)                                           1.338     4.398
[30974].out[0] (.names)                                          0.261     4.659
[30977].in[0] (.names)                                           1.338     5.997
[30977].out[0] (.names)                                          0.261     6.258
[3720].in[0] (.names)                                            1.338     7.596
[3720].out[0] (.names)                                           0.261     7.857
ng29280.in[0] (.names)                                           1.338     9.195
ng29280.out[0] (.names)                                          0.261     9.456
ng5115.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng5115.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 67
Startpoint: ng5343.Q[0] (.latch clocked by pclk)
Endpoint  : ng128.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng5343.clk[0] (.latch)                                           1.338     1.338
ng5343.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[30965].in[0] (.names)                                           1.338     2.800
[30965].out[0] (.names)                                          0.261     3.061
[30974].in[0] (.names)                                           1.338     4.398
[30974].out[0] (.names)                                          0.261     4.659
[30977].in[0] (.names)                                           1.338     5.997
[30977].out[0] (.names)                                          0.261     6.258
[5888].in[0] (.names)                                            1.338     7.596
[5888].out[0] (.names)                                           0.261     7.857
ng28093.in[2] (.names)                                           1.338     9.195
ng28093.out[0] (.names)                                          0.261     9.456
ng128.D[0] (.latch)                                              1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng128.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 68
Startpoint: ng979.Q[0] (.latch clocked by pclk)
Endpoint  : ng1030.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng979.clk[0] (.latch)                                            1.338     1.338
ng979.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng7598.in[0] (.names)                                            1.338     2.800
ng7598.out[0] (.names)                                           0.261     3.061
ng15737.in[1] (.names)                                           1.338     4.398
ng15737.out[0] (.names)                                          0.261     4.659
ng25911.in[2] (.names)                                           1.338     5.997
ng25911.out[0] (.names)                                          0.261     6.258
[7647].in[1] (.names)                                            1.338     7.596
[7647].out[0] (.names)                                           0.261     7.857
ng32983.in[0] (.names)                                           1.338     9.195
ng32983.out[0] (.names)                                          0.261     9.456
ng1030.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1030.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 69
Startpoint: ng979.Q[0] (.latch clocked by pclk)
Endpoint  : ng1024.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng979.clk[0] (.latch)                                            1.338     1.338
ng979.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng7598.in[0] (.names)                                            1.338     2.800
ng7598.out[0] (.names)                                           0.261     3.061
ng15737.in[1] (.names)                                           1.338     4.398
ng15737.out[0] (.names)                                          0.261     4.659
ng25911.in[2] (.names)                                           1.338     5.997
ng25911.out[0] (.names)                                          0.261     6.258
[33517].in[0] (.names)                                           1.338     7.596
[33517].out[0] (.names)                                          0.261     7.857
ng31869.in[3] (.names)                                           1.338     9.195
ng31869.out[0] (.names)                                          0.261     9.456
ng1024.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1024.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 70
Startpoint: ng979.Q[0] (.latch clocked by pclk)
Endpoint  : ng1036.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng979.clk[0] (.latch)                                            1.338     1.338
ng979.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng7598.in[0] (.names)                                            1.338     2.800
ng7598.out[0] (.names)                                           0.261     3.061
ng15737.in[1] (.names)                                           1.338     4.398
ng15737.out[0] (.names)                                          0.261     4.659
ng25911.in[2] (.names)                                           1.338     5.997
ng25911.out[0] (.names)                                          0.261     6.258
[5697].in[0] (.names)                                            1.338     7.596
[5697].out[0] (.names)                                           0.261     7.857
ng33541.in[2] (.names)                                           1.338     9.195
ng33541.out[0] (.names)                                          0.261     9.456
ng1036.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1036.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 71
Startpoint: pg9048.Q[0] (.latch clocked by pclk)
Endpoint  : ng604.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pg9048.clk[0] (.latch)                                           1.338     1.338
pg9048.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng14708.in[0] (.names)                                           1.338     2.800
ng14708.out[0] (.names)                                          0.261     3.061
ng23978.in[0] (.names)                                           1.338     4.398
ng23978.out[0] (.names)                                          0.261     4.659
ng27629.in[0] (.names)                                           1.338     5.997
ng27629.out[0] (.names)                                          0.261     6.258
ng31509.in[0] (.names)                                           1.338     7.596
ng31509.out[0] (.names)                                          0.261     7.857
ng34251.in[0] (.names)                                           1.338     9.195
ng34251.out[0] (.names)                                          0.261     9.456
ng604.D[0] (.latch)                                              1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng604.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 72
Startpoint: pg9048.Q[0] (.latch clocked by pclk)
Endpoint  : ng599.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pg9048.clk[0] (.latch)                                           1.338     1.338
pg9048.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng14708.in[0] (.names)                                           1.338     2.800
ng14708.out[0] (.names)                                          0.261     3.061
ng23978.in[0] (.names)                                           1.338     4.398
ng23978.out[0] (.names)                                          0.261     4.659
ng27629.in[0] (.names)                                           1.338     5.997
ng27629.out[0] (.names)                                          0.261     6.258
[7286].in[0] (.names)                                            1.338     7.596
[7286].out[0] (.names)                                           0.261     7.857
ng33964.in[2] (.names)                                           1.338     9.195
ng33964.out[0] (.names)                                          0.261     9.456
ng599.D[0] (.latch)                                              1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng599.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 73
Startpoint: pg9048.Q[0] (.latch clocked by pclk)
Endpoint  : ng595.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pg9048.clk[0] (.latch)                                           1.338     1.338
pg9048.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng14708.in[0] (.names)                                           1.338     2.800
ng14708.out[0] (.names)                                          0.261     3.061
ng23978.in[0] (.names)                                           1.338     4.398
ng23978.out[0] (.names)                                          0.261     4.659
ng27629.in[0] (.names)                                           1.338     5.997
ng27629.out[0] (.names)                                          0.261     6.258
[33592].in[0] (.names)                                           1.338     7.596
[33592].out[0] (.names)                                          0.261     7.857
ng33538.in[3] (.names)                                           1.338     9.195
ng33538.out[0] (.names)                                          0.261     9.456
ng595.D[0] (.latch)                                              1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng595.clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 74
Startpoint: ng3352.Q[0] (.latch clocked by pclk)
Endpoint  : ng3106.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng3352.clk[0] (.latch)                                           1.338     1.338
ng3352.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng11194.in[0] (.names)                                           1.338     2.800
ng11194.out[0] (.names)                                          0.261     3.061
[28968].in[1] (.names)                                           1.338     4.398
[28968].out[0] (.names)                                          0.261     4.659
[28971].in[0] (.names)                                           1.338     5.997
[28971].out[0] (.names)                                          0.261     6.258
[7131].in[0] (.names)                                            1.338     7.596
[7131].out[0] (.names)                                           0.261     7.857
ng29257.in[0] (.names)                                           1.338     9.195
ng29257.out[0] (.names)                                          0.261     9.456
ng3106.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng3106.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 75
Startpoint: ng3352.Q[0] (.latch clocked by pclk)
Endpoint  : ng3333.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng3352.clk[0] (.latch)                                           1.338     1.338
ng3352.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng11194.in[0] (.names)                                           1.338     2.800
ng11194.out[0] (.names)                                          0.261     3.061
[28968].in[1] (.names)                                           1.338     4.398
[28968].out[0] (.names)                                          0.261     4.659
[28971].in[0] (.names)                                           1.338     5.997
[28971].out[0] (.names)                                          0.261     6.258
[6960].in[0] (.names)                                            1.338     7.596
[6960].out[0] (.names)                                           0.261     7.857
ng28063.in[3] (.names)                                           1.338     9.195
ng28063.out[0] (.names)                                          0.261     9.456
ng3333.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng3333.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 76
Startpoint: ng5689.Q[0] (.latch clocked by pclk)
Endpoint  : ng5462.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng5689.clk[0] (.latch)                                           1.338     1.338
ng5689.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[30836].in[0] (.names)                                           1.338     2.800
[30836].out[0] (.names)                                          0.261     3.061
[30845].in[0] (.names)                                           1.338     4.398
[30845].out[0] (.names)                                          0.261     4.659
[30848].in[0] (.names)                                           1.338     5.997
[30848].out[0] (.names)                                          0.261     6.258
[5979].in[0] (.names)                                            1.338     7.596
[5979].out[0] (.names)                                           0.261     7.857
ng29286.in[0] (.names)                                           1.338     9.195
ng29286.out[0] (.names)                                          0.261     9.456
ng5462.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng5462.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 77
Startpoint: ng5689.Q[0] (.latch clocked by pclk)
Endpoint  : ng4821.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng5689.clk[0] (.latch)                                           1.338     1.338
ng5689.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[30836].in[0] (.names)                                           1.338     2.800
[30836].out[0] (.names)                                          0.261     3.061
[30845].in[0] (.names)                                           1.338     4.398
[30845].out[0] (.names)                                          0.261     4.659
[30848].in[0] (.names)                                           1.338     5.997
[30848].out[0] (.names)                                          0.261     6.258
[5358].in[0] (.names)                                            1.338     7.596
[5358].out[0] (.names)                                           0.261     7.857
ng28096.in[3] (.names)                                           1.338     9.195
ng28096.out[0] (.names)                                          0.261     9.456
ng4821.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4821.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 78
Startpoint: ng4054.Q[0] (.latch clocked by pclk)
Endpoint  : ng3808.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4054.clk[0] (.latch)                                           1.338     1.338
ng4054.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng11255.in[0] (.names)                                           1.338     2.800
ng11255.out[0] (.names)                                          0.261     3.061
[29611].in[1] (.names)                                           1.338     4.398
[29611].out[0] (.names)                                          0.261     4.659
[29614].in[0] (.names)                                           1.338     5.997
[29614].out[0] (.names)                                          0.261     6.258
[6619].in[0] (.names)                                            1.338     7.596
[6619].out[0] (.names)                                           0.261     7.857
ng29269.in[0] (.names)                                           1.338     9.195
ng29269.out[0] (.names)                                          0.261     9.456
ng3808.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng3808.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 79
Startpoint: ng4054.Q[0] (.latch clocked by pclk)
Endpoint  : ng4035.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4054.clk[0] (.latch)                                           1.338     1.338
ng4054.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng11255.in[0] (.names)                                           1.338     2.800
ng11255.out[0] (.names)                                          0.261     3.061
[29611].in[1] (.names)                                           1.338     4.398
[29611].out[0] (.names)                                          0.261     4.659
[29614].in[0] (.names)                                           1.338     5.997
[29614].out[0] (.names)                                          0.261     6.258
[5427].in[0] (.names)                                            1.338     7.596
[5427].out[0] (.names)                                           0.261     7.857
ng28069.in[0] (.names)                                           1.338     9.195
ng28069.out[0] (.names)                                          0.261     9.456
ng4035.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4035.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 80
Startpoint: ng6381.Q[0] (.latch clocked by pclk)
Endpoint  : ng6154.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng6381.clk[0] (.latch)                                           1.338     1.338
ng6381.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[32190].in[0] (.names)                                           1.338     2.800
[32190].out[0] (.names)                                          0.261     3.061
[32199].in[0] (.names)                                           1.338     4.398
[32199].out[0] (.names)                                          0.261     4.659
[32202].in[0] (.names)                                           1.338     5.997
[32202].out[0] (.names)                                          0.261     6.258
[4795].in[0] (.names)                                            1.338     7.596
[4795].out[0] (.names)                                           0.261     7.857
ng29298.in[0] (.names)                                           1.338     9.195
ng29298.out[0] (.names)                                          0.261     9.456
ng6154.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng6154.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 81
Startpoint: ng6381.Q[0] (.latch clocked by pclk)
Endpoint  : ng4826.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng6381.clk[0] (.latch)                                           1.338     1.338
ng6381.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[32190].in[0] (.names)                                           1.338     2.800
[32190].out[0] (.names)                                          0.261     3.061
[32199].in[0] (.names)                                           1.338     4.398
[32199].out[0] (.names)                                          0.261     4.659
[32202].in[0] (.names)                                           1.338     5.997
[32202].out[0] (.names)                                          0.261     6.258
[4741].in[0] (.names)                                            1.338     7.596
[4741].out[0] (.names)                                           0.261     7.857
ng28102.in[3] (.names)                                           1.338     9.195
ng28102.out[0] (.names)                                          0.261     9.456
ng4826.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4826.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 82
Startpoint: ng1322.Q[0] (.latch clocked by pclk)
Endpoint  : ng1379.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1322.clk[0] (.latch)                                           1.338     1.338
ng1322.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng7620.in[0] (.names)                                            1.338     2.800
ng7620.out[0] (.names)                                           0.261     3.061
ng15748.in[1] (.names)                                           1.338     4.398
ng15748.out[0] (.names)                                          0.261     4.659
ng25917.in[3] (.names)                                           1.338     5.997
ng25917.out[0] (.names)                                          0.261     6.258
[3677].in[0] (.names)                                            1.338     7.596
[3677].out[0] (.names)                                           0.261     7.857
ng33543.in[2] (.names)                                           1.338     9.195
ng33543.out[0] (.names)                                          0.261     9.456
ng1379.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1379.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 83
Startpoint: ng1322.Q[0] (.latch clocked by pclk)
Endpoint  : ng1373.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1322.clk[0] (.latch)                                           1.338     1.338
ng1322.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng7620.in[0] (.names)                                            1.338     2.800
ng7620.out[0] (.names)                                           0.261     3.061
ng15748.in[1] (.names)                                           1.338     4.398
ng15748.out[0] (.names)                                          0.261     4.659
ng25917.in[3] (.names)                                           1.338     5.997
ng25917.out[0] (.names)                                          0.261     6.258
[4359].in[1] (.names)                                            1.338     7.596
[4359].out[0] (.names)                                           0.261     7.857
ng32986.in[0] (.names)                                           1.338     9.195
ng32986.out[0] (.names)                                          0.261     9.456
ng1373.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1373.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 84
Startpoint: ng1322.Q[0] (.latch clocked by pclk)
Endpoint  : ng1367.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1322.clk[0] (.latch)                                           1.338     1.338
ng1322.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng7620.in[0] (.names)                                            1.338     2.800
ng7620.out[0] (.names)                                           0.261     3.061
ng15748.in[1] (.names)                                           1.338     4.398
ng15748.out[0] (.names)                                          0.261     4.659
ng25917.in[3] (.names)                                           1.338     5.997
ng25917.out[0] (.names)                                          0.261     6.258
[32396].in[2] (.names)                                           1.338     7.596
[32396].out[0] (.names)                                          0.261     7.857
ng31871.in[3] (.names)                                           1.338     9.195
ng31871.out[0] (.names)                                          0.261     9.456
ng1367.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1367.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 85
Startpoint: ng6727.Q[0] (.latch clocked by pclk)
Endpoint  : ng6500.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng6727.clk[0] (.latch)                                           1.338     1.338
ng6727.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[30647].in[0] (.names)                                           1.338     2.800
[30647].out[0] (.names)                                          0.261     3.061
[30656].in[0] (.names)                                           1.338     4.398
[30656].out[0] (.names)                                          0.261     4.659
[30659].in[0] (.names)                                           1.338     5.997
[30659].out[0] (.names)                                          0.261     6.258
[6093].in[0] (.names)                                            1.338     7.596
[6093].out[0] (.names)                                           0.261     7.857
ng29304.in[0] (.names)                                           1.338     9.195
ng29304.out[0] (.names)                                          0.261     9.456
ng6500.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng6500.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 86
Startpoint: ng6727.Q[0] (.latch clocked by pclk)
Endpoint  : ng5011.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng6727.clk[0] (.latch)                                           1.338     1.338
ng6727.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[30647].in[0] (.names)                                           1.338     2.800
[30647].out[0] (.names)                                          0.261     3.061
[30656].in[0] (.names)                                           1.338     4.398
[30656].out[0] (.names)                                          0.261     4.659
[30659].in[0] (.names)                                           1.338     5.997
[30659].out[0] (.names)                                          0.261     6.258
[3802].in[0] (.names)                                            1.338     7.596
[3802].out[0] (.names)                                           0.261     7.857
ng28105.in[3] (.names)                                           1.338     9.195
ng28105.out[0] (.names)                                          0.261     9.456
ng5011.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng5011.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 87
Startpoint: ng3689.Q[0] (.latch clocked by pclk)
Endpoint  : ng3684.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng3689.clk[0] (.latch)                                           1.338     1.338
ng3689.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[33012].in[0] (.names)                                           1.338     2.800
[33012].out[0] (.names)                                          0.261     3.061
[33021].in[0] (.names)                                           1.338     4.398
[33021].out[0] (.names)                                          0.261     4.659
[33024].in[0] (.names)                                           1.338     5.997
[33024].out[0] (.names)                                          0.261     6.258
[4069].in[0] (.names)                                            1.338     7.596
[4069].out[0] (.names)                                           0.261     7.857
ng28066.in[3] (.names)                                           1.338     9.195
ng28066.out[0] (.names)                                          0.261     9.456
ng3684.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng3684.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 88
Startpoint: ng3689.Q[0] (.latch clocked by pclk)
Endpoint  : ng3457.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng3689.clk[0] (.latch)                                           1.338     1.338
ng3689.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[33012].in[0] (.names)                                           1.338     2.800
[33012].out[0] (.names)                                          0.261     3.061
[33021].in[0] (.names)                                           1.338     4.398
[33021].out[0] (.names)                                          0.261     4.659
[33024].in[0] (.names)                                           1.338     5.997
[33024].out[0] (.names)                                          0.261     6.258
[3504].in[0] (.names)                                            1.338     7.596
[3504].out[0] (.names)                                           0.261     7.857
ng29263.in[0] (.names)                                           1.338     9.195
ng29263.out[0] (.names)                                          0.261     9.456
ng3457.D[0] (.latch)                                             1.338    10.793
data arrival time                                                         10.793

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng3457.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.522


#Path 89
Startpoint: ng4332.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34425.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4332.clk[0] (.latch)                                           1.338     1.338
ng4332.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[28640].in[1] (.names)                                           1.338     2.800
[28640].out[0] (.names)                                          0.261     3.061
[6946].in[2] (.names)                                            1.338     4.398
[6946].out[0] (.names)                                           0.261     4.659
[29245].in[0] (.names)                                           1.338     5.997
[29245].out[0] (.names)                                          0.261     6.258
pg34425.in[2] (.names)                                           1.338     7.596
pg34425.out[0] (.names)                                          0.261     7.857
out:pg34425.outpad[0] (.output)                                  1.338     9.195
data arrival time                                                          9.195

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.195


#Path 90
Startpoint: ng4332.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34221.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4332.clk[0] (.latch)                                           1.338     1.338
ng4332.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[29233].in[1] (.names)                                           1.338     2.800
[29233].out[0] (.names)                                          0.261     3.061
ng25776.in[2] (.names)                                           1.338     4.398
ng25776.out[0] (.names)                                          0.261     4.659
ng29730.in[0] (.names)                                           1.338     5.997
ng29730.out[0] (.names)                                          0.261     6.258
pg34221.in[0] (.names)                                           1.338     7.596
pg34221.out[0] (.names)                                          0.261     7.857
out:pg34221.outpad[0] (.output)                                  1.338     9.195
data arrival time                                                          9.195

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.195


#Path 91
Startpoint: ng2759.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34201.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2759.clk[0] (.latch)                                           1.338     1.338
ng2759.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng25357.in[2] (.names)                                           1.338     2.800
ng25357.out[0] (.names)                                          0.261     3.061
[7639].in[2] (.names)                                            1.338     4.398
[7639].out[0] (.names)                                           0.261     4.659
[28637].in[0] (.names)                                           1.338     5.997
[28637].out[0] (.names)                                          0.261     6.258
pg34201.in[1] (.names)                                           1.338     7.596
pg34201.out[0] (.names)                                          0.261     7.857
out:pg34201.outpad[0] (.output)                                  1.338     9.195
data arrival time                                                          9.195

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.195


#Path 92
Startpoint: ng482.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34383.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng482.clk[0] (.latch)                                            1.338     1.338
ng482.Q[0] (.latch) [clock-to-output]                            0.124     1.462
ng26314.in[2] (.names)                                           1.338     2.800
ng26314.out[0] (.names)                                          0.261     3.061
[5201].in[2] (.names)                                            1.338     4.398
[5201].out[0] (.names)                                           0.261     4.659
[31726].in[0] (.names)                                           1.338     5.997
[31726].out[0] (.names)                                          0.261     6.258
pg34383.in[1] (.names)                                           1.338     7.596
pg34383.out[0] (.names)                                          0.261     7.857
out:pg34383.outpad[0] (.output)                                  1.338     9.195
data arrival time                                                          9.195

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.195


#Path 93
Startpoint: ng4104.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg33659.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4104.clk[0] (.latch)                                           1.338     1.338
ng4104.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng24688.in[2] (.names)                                           1.338     2.800
ng24688.out[0] (.names)                                          0.261     3.061
[6699].in[0] (.names)                                            1.338     4.398
[6699].out[0] (.names)                                           0.261     4.659
[29507].in[0] (.names)                                           1.338     5.997
[29507].out[0] (.names)                                          0.261     6.258
pg33659.in[1] (.names)                                           1.338     7.596
pg33659.out[0] (.names)                                          0.261     7.857
out:pg33659.outpad[0] (.output)                                  1.338     9.195
data arrival time                                                          9.195

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.195


#Path 94
Startpoint: ng5124.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg31793.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng5124.clk[0] (.latch)                                           1.338     1.338
ng5124.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[34071].in[1] (.names)                                           1.338     2.800
[34071].out[0] (.names)                                          0.261     3.061
[34095].in[2] (.names)                                           1.338     4.398
[34095].out[0] (.names)                                          0.261     4.659
[3189].in[2] (.names)                                            1.338     5.997
[3189].out[0] (.names)                                           0.261     6.258
pg31793.in[0] (.names)                                           1.338     7.596
pg31793.out[0] (.names)                                          0.261     7.857
out:pg31793.outpad[0] (.output)                                  1.338     9.195
data arrival time                                                          9.195

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.195


#Path 95
Startpoint: ng1548.Q[0] (.latch clocked by pclk)
Endpoint  : ng2287.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1548.clk[0] (.latch)                                           1.338     1.338
ng1548.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng7675.in[0] (.names)                                            1.338     2.800
ng7675.out[0] (.names)                                           0.261     3.061
ng17405.in[1] (.names)                                           1.338     4.398
ng17405.out[0] (.names)                                          0.261     4.659
ng28942.in[2] (.names)                                           1.338     5.997
ng28942.out[0] (.names)                                          0.261     6.258
ng33584.in[0] (.names)                                           1.338     7.596
ng33584.out[0] (.names)                                          0.261     7.857
ng2287.D[0] (.latch)                                             1.338     9.195
data arrival time                                                          9.195

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2287.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 96
Startpoint: ng209.Q[0] (.latch clocked by pclk)
Endpoint  : ng2571.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng209.clk[0] (.latch)                                            1.338     1.338
ng209.Q[0] (.latch) [clock-to-output]                            0.124     1.462
[7308].in[1] (.names)                                            1.338     2.800
[7308].out[0] (.names)                                           0.261     3.061
ng24478.in[2] (.names)                                           1.338     4.398
ng24478.out[0] (.names)                                          0.261     4.659
ng29313.in[2] (.names)                                           1.338     5.997
ng29313.out[0] (.names)                                          0.261     6.258
ng34016.in[0] (.names)                                           1.338     7.596
ng34016.out[0] (.names)                                          0.261     7.857
ng2571.D[0] (.latch)                                             1.338     9.195
data arrival time                                                          9.195

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2571.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 97
Startpoint: ng1548.Q[0] (.latch clocked by pclk)
Endpoint  : ng2407.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1548.clk[0] (.latch)                                           1.338     1.338
ng1548.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng7675.in[0] (.names)                                            1.338     2.800
ng7675.out[0] (.names)                                           0.261     3.061
ng17405.in[1] (.names)                                           1.338     4.398
ng17405.out[0] (.names)                                          0.261     4.659
[6277].in[0] (.names)                                            1.338     5.997
[6277].out[0] (.names)                                           0.261     6.258
ng33590.in[2] (.names)                                           1.338     7.596
ng33590.out[0] (.names)                                          0.261     7.857
ng2407.D[0] (.latch)                                             1.338     9.195
data arrival time                                                          9.195

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2407.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 98
Startpoint: ng1548.Q[0] (.latch clocked by pclk)
Endpoint  : ng2399.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1548.clk[0] (.latch)                                           1.338     1.338
ng1548.Q[0] (.latch) [clock-to-output]                           0.124     1.462
ng7675.in[0] (.names)                                            1.338     2.800
ng7675.out[0] (.names)                                           0.261     3.061
ng17405.in[1] (.names)                                           1.338     4.398
ng17405.out[0] (.names)                                          0.261     4.659
[6763].in[0] (.names)                                            1.338     5.997
[6763].out[0] (.names)                                           0.261     6.258
ng33588.in[2] (.names)                                           1.338     7.596
ng33588.out[0] (.names)                                          0.261     7.857
ng2399.D[0] (.latch)                                             1.338     9.195
data arrival time                                                          9.195

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2399.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 99
Startpoint: ng209.Q[0] (.latch clocked by pclk)
Endpoint  : ng2307.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng209.clk[0] (.latch)                                            1.338     1.338
ng209.Q[0] (.latch) [clock-to-output]                            0.124     1.462
[7308].in[1] (.names)                                            1.338     2.800
[7308].out[0] (.names)                                           0.261     3.061
ng24460.in[2] (.names)                                           1.338     4.398
ng24460.out[0] (.names)                                          0.261     4.659
ng30307.in[2] (.names)                                           1.338     5.997
ng30307.out[0] (.names)                                          0.261     6.258
ng34003.in[0] (.names)                                           1.338     7.596
ng34003.out[0] (.names)                                          0.261     7.857
ng2307.D[0] (.latch)                                             1.338     9.195
data arrival time                                                          9.195

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2307.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#Path 100
Startpoint: pg17646.Q[0] (.latch clocked by pclk)
Endpoint  : ng5817.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pg17646.clk[0] (.latch)                                          1.338     1.338
pg17646.Q[0] (.latch) [clock-to-output]                          0.124     1.462
ng11139.in[0] (.names)                                           1.338     2.800
ng11139.out[0] (.names)                                          0.261     3.061
ng23666.in[0] (.names)                                           1.338     4.398
ng23666.out[0] (.names)                                          0.261     4.659
[31063].in[2] (.names)                                           1.338     5.997
[31063].out[0] (.names)                                          0.261     6.258
ng29293.in[3] (.names)                                           1.338     7.596
ng29293.out[0] (.names)                                          0.261     7.857
ng5817.D[0] (.latch)                                             1.338     9.195
data arrival time                                                          9.195

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng5817.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.923


#End of timing report
