

================================================================
== Vitis HLS Report for 'global_mean_pooling'
================================================================
* Date:           Sat Oct 30 13:58:30 2021

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.600 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1007|     1007|  10.070 us|  10.070 us|  1007|  1007|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_391_1  |     1005|     1005|        12|         10|          1|   100|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1061|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       22|    -|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      214|    -|
|Register             |        -|     -|      361|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     0|      361|     1297|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_34ns_65_1_1_U557  |mul_32s_34ns_65_1_1  |        0|   0|  0|  22|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   0|  0|  22|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |graph_embedding_V_U  |global_mean_pooling_graph_embedding_V  |        1|  0|   0|    0|   100|   32|     1|         3200|
    +---------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                                       |        1|  0|   0|    0|   100|   32|     1|         3200|
    +---------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln391_fu_448_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln703_10_fu_550_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln703_11_fu_602_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln703_13_fu_606_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln703_14_fu_612_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln703_15_fu_618_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln703_16_fu_624_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln703_17_fu_630_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln703_18_fu_316_p2   |         +|   0|  0|  15|           8|           7|
    |add_ln703_19_fu_331_p2   |         +|   0|  0|  16|           9|           8|
    |add_ln703_1_fu_388_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln703_20_fu_342_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln703_21_fu_357_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln703_22_fu_371_p2   |         +|   0|  0|  17|          10|           9|
    |add_ln703_23_fu_400_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln703_24_fu_410_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln703_25_fu_420_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln703_26_fu_434_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln703_27_fu_458_p2   |         +|   0|  0|  18|          11|          10|
    |add_ln703_28_fu_469_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln703_29_fu_498_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln703_2_fu_394_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln703_30_fu_508_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln703_31_fu_524_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln703_32_fu_534_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln703_33_fu_556_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln703_34_fu_570_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln703_35_fu_584_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln703_4_fu_480_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln703_5_fu_486_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln703_6_fu_492_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln703_7_fu_598_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln703_8_fu_518_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln703_9_fu_544_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln703_fu_382_p2      |         +|   0|  0|  32|          32|          32|
    |grp_fu_295_p2            |         +|   0|  0|  32|          32|          32|
    |sub_ln1148_1_fu_694_p2   |         -|   0|  0|  39|           1|          32|
    |sub_ln1148_fu_653_p2     |         -|   0|  0|  72|           1|          65|
    |icmp_ln391_fu_301_p2     |      icmp|   0|  0|  10|           7|           6|
    |graph_embedding_V_d1     |    select|   0|  0|  32|           1|          32|
    |select_ln1148_fu_687_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1061|         739|         886|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  65|         13|    1|         13|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_dim_phi_fu_270_p4  |   9|          2|    7|         14|
    |dim_reg_266                   |   9|          2|    7|         14|
    |node_embedding_V_address0     |  59|         11|   15|        165|
    |node_embedding_V_address1     |  54|         10|   15|        150|
    |reg_278                       |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 214|         42|   78|        422|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln391_reg_792                 |   7|   0|    7|          0|
    |add_ln703_10_reg_845              |  32|   0|   32|          0|
    |add_ln703_17_reg_865              |  32|   0|   32|          0|
    |add_ln703_2_reg_767               |  32|   0|   32|          0|
    |add_ln703_6_reg_815               |  32|   0|   32|          0|
    |add_ln703_8_reg_830               |  32|   0|   32|          0|
    |ap_CS_fsm                         |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |dim_cast_reg_712                  |   7|   0|   64|         57|
    |dim_cast_reg_712_pp0_iter1_reg    |   7|   0|   64|         57|
    |dim_reg_266                       |   7|   0|    7|          0|
    |icmp_ln391_reg_708                |   1|   0|    1|          0|
    |icmp_ln391_reg_708_pp0_iter1_reg  |   1|   0|    1|          0|
    |reg_278                           |  32|   0|   32|          0|
    |reg_283                           |  32|   0|   32|          0|
    |reg_287                           |  32|   0|   32|          0|
    |reg_291                           |  32|   0|   32|          0|
    |tmp_2_reg_870                     |   1|   0|    1|          0|
    |zext_ln703_3_reg_733              |   7|   0|    9|          2|
    |zext_ln703_4_reg_749              |   7|   0|   10|          3|
    |zext_ln703_5_reg_717              |   7|   0|    8|          1|
    |zext_ln703_reg_797                |   7|   0|   11|          4|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 361|   0|  485|        124|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  global_mean_pooling|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  global_mean_pooling|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  global_mean_pooling|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  global_mean_pooling|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  global_mean_pooling|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  global_mean_pooling|  return value|
|node_embedding_V_address0  |  out|   15|   ap_memory|     node_embedding_V|         array|
|node_embedding_V_ce0       |  out|    1|   ap_memory|     node_embedding_V|         array|
|node_embedding_V_q0        |   in|   32|   ap_memory|     node_embedding_V|         array|
|node_embedding_V_address1  |  out|   15|   ap_memory|     node_embedding_V|         array|
|node_embedding_V_ce1       |  out|    1|   ap_memory|     node_embedding_V|         array|
|node_embedding_V_q1        |   in|   32|   ap_memory|     node_embedding_V|         array|
+---------------------------+-----+-----+------------+---------------------+--------------+

