module dff(Q, clk, n_rst, din);
input slk, din, n_rst;
output Q;
reg Q;
always @(posedge clk)
begin
	if(!n_rst)
		q <= 1'b0;
	else
		q <= din;
end
endmodule
		