v1
PLL_COMPENSATED_INPUTS_LIST,fx3_pll:U_fx3_pll|altpll:altpll_component|fx3_pll_altpll:auto_generated|pll1,fx3_ctl[6]; fx3_ctl[5]; fx3_gpif[3]; fx3_gpif[2]; fx3_gpif[1]; fx3_gpif[0]; fx3_gpif[7]; fx3_gpif[6]; fx3_gpif[5]; fx3_gpif[4]; fx3_gpif[11]; fx3_gpif[10]; fx3_gpif[9]; fx3_gpif[8]; fx3_gpif[31]; fx3_gpif[14]; fx3_gpif[13]; fx3_gpif[12]; fx3_gpif[30]; fx3_gpif[29]; fx3_gpif[28]; fx3_gpif[27]; fx3_gpif[26]; fx3_gpif[25]; fx3_gpif[24]; fx3_gpif[22]; fx3_gpif[23]; fx3_gpif[17]; fx3_gpif[16]; fx3_gpif[15]; fx3_gpif[21]; fx3_gpif[20]; fx3_gpif[19]; fx3_gpif[18],
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll:U_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll:U_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll:U_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll:U_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[4],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,fx3_pll:U_fx3_pll|altpll:altpll_component|fx3_pll_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|MISO_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|tx_holding_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\send_to_uart:bits[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_from_uart:bits[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|\interrupt:fsm.WAIT_FOR_COMPARE_CLEAR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|synchronizer:U_sync_cleared|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|\interrupt:fsm.WAIT_FOR_COMPARE_CLEAR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|synchronizer:U_sync_cleared|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_holding_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_from_uart:bits[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_holding_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_from_uart:bits[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_holding_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_from_uart:bits[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_from_uart:bits[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_holding_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_holding_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_from_uart:bits[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_holding_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_holding_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|synchronizer:U_sync_loaded|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|synchronizer:U_sync_ack|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|synchronizer:U_sync_trigger|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|synchronizer:U_sync_loaded|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|synchronizer:U_sync_ack|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|synchronizer:U_sync_trigger|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_holding_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_holding_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_command:state.CHECK_MAGIC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_from_uart:bit_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_from_uart:bit_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_from_uart:bit_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_from_uart:bit_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_from_uart:clock_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_from_uart:clock_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_from_uart:clock_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_from_uart:clock_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_from_uart:clock_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|receive_fsm.SAMPLE_DATA,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_from_uart:bits[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|tx_holding_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\send_to_uart:bits[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_rx_trigger_ctl:tx_trigger_ctl|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|sin_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|\interrupt:fsm.WAIT_FOR_ARM,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|\interrupt:fsm.WAIT_FOR_ARM,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|sin_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|sin_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|sin_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|sin_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_rx_trigger_ctl:tx_trigger_ctl|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|sin_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|data_to_cpu[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|data_to_cpu[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|data_to_cpu[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|sin_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|\interrupt:fsm.SET_COMPARE_TIME,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|synchronizer:U_sync_loaded|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|\interrupt:fsm.CHECK_CURRENT_TIME,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|synchronizer:U_sync_ack|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|synchronizer:U_sync_trigger|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|\interrupt:fsm.SET_COMPARE_TIME,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|synchronizer:U_sync_loaded|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|\interrupt:fsm.CHECK_CURRENT_TIME,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|synchronizer:U_sync_ack|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|synchronizer:U_sync_trigger|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|endofpacketvalue_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|endofpacketvalue_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|endofpacketvalue_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|endofpacketvalue_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|endofpacketvalue_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|endofpacketvalue_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|endofpacketvalue_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|rx_holding_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|rx_holding_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|endofpacketvalue_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|endofpacketvalue_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|rx_holding_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|rx_holding_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|endofpacketvalue_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|endofpacketvalue_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|rx_holding_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|endofpacketvalue_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|rx_holding_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|rx_holding_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|endofpacketvalue_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|endofpacketvalue_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|rd_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|data_rd_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_command:state.RECEIVE_COMMAND,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|rx_holding_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|endofpacketvalue_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_rx_trigger_ctl:tx_trigger_ctl|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|endofpacketvalue_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_command:count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_command:count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_command:count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_command:count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|sin_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci|nios_system_nios2_cpu_nios2_avalon_reg:the_nios_system_nios2_cpu_nios2_avalon_reg|oci_ienable[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|shift_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|tx_holding_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte3_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte3_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte3_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte3_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte3_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|address_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|mm_compare_load,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|mm_compare_load,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|mm_clear_compare,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|mm_clear_compare,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|current_req,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|current_req,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\send_to_uart:bits[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|synchronizer:U_sync_cleared|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|synchronizer:U_sync_cleared|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|receive_fsm.WAIT_FOR_STOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|snap_req,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|snap_req,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\send_to_uart:bits[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|synchronizer:U_sync_cleared|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|synchronizer:U_sync_cleared|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_holding_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_holding_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_holding_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_holding_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_holding_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|synchronizer:U_sync_loaded|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|synchronizer:U_sync_ack|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|synchronizer:U_sync_loaded|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|synchronizer:U_sync_ack|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|data_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|data_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_command:state.WAIT_FOR_MAGIC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_from_uart:sin_delay,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|receive_fsm.WAIT_FOR_START,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|receive_fsm.CENTER_START,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|data_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|fifo_wr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|t_ena,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\send_command:state.WAITING_FOR_START,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\send_command:state.WAITING_FOR_COMMAND,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\send_command:state.WAITING_FOR_DONE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\send_to_uart:bits[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|data_to_cpu[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_rx_trigger_ctl:tx_trigger_ctl|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|status_past,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|status_past,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|data_to_cpu[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|data_to_cpu[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_rx_trigger_ctl:tx_trigger_ctl|readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|data_to_cpu[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|data_to_cpu[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_rx_trigger_ctl:tx_trigger_ctl|readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|data_to_cpu[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|data_to_cpu[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|woverflow,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|synchronizer:U_sync_ts_reset|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|synchronizer:U_sync_ack|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|synchronizer:U_sync_ts_reset|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|synchronizer:U_sync_ack|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|byteen_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|data_to_cpu[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|data_to_cpu[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|rvalid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_unsigned_lo_imm16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|t_pause,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|\interrupt:fsm.WAIT_FOR_INTR_CLEAR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|\interrupt:fsm.WAIT_FOR_COMPARE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|\interrupt:fsm.PAST_TIME,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|synchronizer:U_sync_trigger|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|\interrupt:fsm.WAIT_FOR_INTR_CLEAR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|\interrupt:fsm.WAIT_FOR_COMPARE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|\interrupt:fsm.PAST_TIME,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|synchronizer:U_sync_trigger|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|iTRDY_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|iROE_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|EOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|RRDY,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|iRRDY_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|iEOP_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|iTOE_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|ROE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|iE_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|TOE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_command:state.WAIT_FOR_READ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\receive_command:state.INTERRUPT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|data_to_cpu[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_rx_trigger_ctl:tx_trigger_ctl|readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|read_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte3_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|data_to_cpu[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain|data_out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain|data_out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|ac,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|address_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|address_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|address_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|address_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|address_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|address_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_shift_logical,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_rot_right,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|shift_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|tx_holding_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rst2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|r_ena1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|r_val,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\send_command:state.SEND_BYTE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\send_to_uart:bits[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_compare_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_compare_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:opencores_i2c_bladerf_oc_i2c_master_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tx_trigger_ctl_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_in_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_byteenable[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:opencores_i2c_bladerf_oc_i2c_master_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_in_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:opencores_i2c_bladerf_oc_i2c_master_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tx_trigger_ctl_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_in_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:opencores_i2c_bladerf_oc_i2c_master_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_in_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:opencores_i2c_bladerf_oc_i2c_master_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tx_trigger_ctl_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_in_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:opencores_i2c_bladerf_oc_i2c_master_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_in_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|byteen_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|byteen_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|byteen_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|synchronizer:U_sync_ts_reset|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|synchronizer:U_sync_ack|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|synchronizer:U_sync_ts_reset|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|synchronizer:U_sync_ack|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|byteen_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_invert_arith_src_msb,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:opencores_i2c_bladerf_oc_i2c_master_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_in_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci|nios_system_nios2_cpu_nios2_avalon_reg:the_nios_system_nios2_cpu_nios2_avalon_reg|oci_single_step_mode,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_wrctl_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_bstatus_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_estatus_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci|nios_system_nios2_cpu_nios2_avalon_reg:the_nios_system_nios2_cpu_nios2_avalon_reg|oci_ienable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_ienable_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci|nios_system_nios2_cpu_nios2_avalon_reg:the_nios_system_nios2_cpu_nios2_avalon_reg|oci_ienable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|fifo_AF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|pause_irq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|ien_AF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|ien_AE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|fifo_AE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_ienable_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci|nios_system_nios2_cpu_nios2_avalon_reg:the_nios_system_nios2_cpu_nios2_avalon_reg|oci_ienable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|intr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci|nios_system_nios2_cpu_nios2_avalon_reg:the_nios_system_nios2_cpu_nios2_avalon_reg|oci_ienable[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|intr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_ienable_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci|nios_system_nios2_cpu_nios2_avalon_reg:the_nios_system_nios2_cpu_nios2_avalon_reg|oci_ienable[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|irq_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_ienable_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci|nios_system_nios2_cpu_nios2_avalon_reg:the_nios_system_nios2_cpu_nios2_avalon_reg|oci_ienable[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_ienable_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci|nios_system_nios2_cpu_nios2_avalon_reg:the_nios_system_nios2_cpu_nios2_avalon_reg|oci_ienable[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_ienable_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|irq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_ienable_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tx_trigger_ctl_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_ld_signed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:opencores_i2c_bladerf_oc_i2c_master_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_rsp_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_in_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_rsp_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_rsp_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_align_cycle[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_align_cycle[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_aligning_data,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_waiting_for_data,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|shift_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|tx_holding_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_exception,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_br_uncond,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_uncond_cti_non_br,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_break,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rvalid0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|t_dav,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|sout_we,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|send_fsm.SEND_START,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\send_to_uart:bits[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\send_to_uart:clock_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\send_to_uart:clock_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\send_to_uart:clock_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\send_to_uart:clock_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\send_to_uart:clock_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\send_to_uart:bit_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\send_to_uart:bit_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\send_to_uart:bit_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\send_to_uart:bit_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_control_rd_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_cmp_result,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte0_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_byteenable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|byteen_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_control_rd_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte0_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_control_rd_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte0_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_control_rd_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte0_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_control_rd_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte0_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|data_to_cpu[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|data_to_cpu[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|sin_we,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte2_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte2_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte2_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte2_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte2_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte2_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte1_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte1_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte1_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte1_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte1_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte2_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte2_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte1_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|address_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|address_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|address_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|address_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|address_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte1_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte1_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|address_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx_tamer_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tx_tamer_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:opencores_i2c_bladerf_oc_i2c_master_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vctcxo_tamer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lms_spi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.rd_data_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_st,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_shift_rot_right,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_retaddr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_br,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_jmp_direct,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_valid_from_R,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_src_imm5_shift_rot,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_src2_use_imm,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_force_src2_zero,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_hi_imm16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_spi_spi_control_port_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|shift_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|tx_holding_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_iq_corr_rx_phase_gain:xb_gpio_dir|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|F_pc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|F_pc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|F_pc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|F_pc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|F_pc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|F_pc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|F_pc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|F_pc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|F_pc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|F_pc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|F_pc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|F_pc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|F_pc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|F_pc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator|read_accepted,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|i_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_008|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rvalid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|send_fsm.IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|send_fsm.SEND_DATA,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|\send_to_uart:bits[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|send_fsm.SEND_STOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_ld,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_byteenable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|byteen_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.clock_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|address_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|address_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|address_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|address_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|address_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|address_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|address_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|use_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|byteen_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:opencores_i2c_bladerf_oc_i2c_master_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vctcxo_tamer_0_avalon_slave_0_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|use_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|byteen_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx_tamer_avalon_slave_0_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_tamer_avalon_slave_0_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|use_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|byteen_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:command_uart_avalon_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|av_waitrequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xb_gpio_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:iq_corr_tx_phase_gain_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_008|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx_trigger_ctl_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx_trigger_ctl_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx_trigger_ctl_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:iq_corr_rx_phase_gain_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tx_trigger_ctl_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tx_trigger_ctl_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_trigger_ctl_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xb_gpio_dir_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|end_begintransfer,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx_tamer_avalon_slave_0_agent_rsp_fifo|mem[0][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx_tamer_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx_tamer_avalon_slave_0_agent_rsp_fifo|mem[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx_tamer_avalon_slave_0_agent_rsp_fifo|mem[0][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|ack,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx_tamer_avalon_slave_0_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx_tamer_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx_tamer_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx_tamer_avalon_slave_0_agent_rsp_fifo|mem[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx_tamer_avalon_slave_0_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_tamer_avalon_slave_0_agent_rsp_fifo|mem[0][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tx_tamer_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_tamer_avalon_slave_0_agent_rsp_fifo|mem[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_tamer_avalon_slave_0_agent_rsp_fifo|mem[0][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|ack,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_tamer_avalon_slave_0_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tx_tamer_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tx_tamer_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_tamer_avalon_slave_0_agent_rsp_fifo|mem[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_tamer_avalon_slave_0_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:opencores_i2c_bladerf_oc_i2c_master_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:opencores_i2c_bladerf_oc_i2c_master_agent_rsp_fifo|mem[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:opencores_i2c_bladerf_oc_i2c_master_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:opencores_i2c_bladerf_oc_i2c_master_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:opencores_i2c_bladerf_oc_i2c_master_agent_rsp_fifo|mem[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:opencores_i2c_bladerf_oc_i2c_master_agent_rsp_fifo|mem[0][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:opencores_i2c_bladerf_oc_i2c_master_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:opencores_i2c_bladerf_oc_i2c_master_agent_rsp_fifo|mem[0][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:opencores_i2c_bladerf_oc_i2c_master_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:opencores_i2c_bladerf_oc_i2c_master_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx_trigger_ctl_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tx_trigger_ctl_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_dir_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xb_gpio_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_tx_phase_gain_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][73],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][73],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vctcxo_tamer_0_avalon_slave_0_agent_rsp_fifo|mem[0][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vctcxo_tamer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vctcxo_tamer_0_avalon_slave_0_agent_rsp_fifo|mem[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vctcxo_tamer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vctcxo_tamer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vctcxo_tamer_0_avalon_slave_0_agent_rsp_fifo|mem[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vctcxo_tamer_0_avalon_slave_0_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vctcxo_tamer_0_avalon_slave_0_agent_rsp_fifo|mem[0][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vctcxo_tamer_0_avalon_slave_0_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lms_spi_avalon_slave_0_agent_rsp_fifo|mem[0][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lms_spi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lms_spi_avalon_slave_0_agent_rsp_fifo|mem[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lms_spi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lms_spi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lms_spi_avalon_slave_0_agent_rsp_fifo|mem[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lms_spi_avalon_slave_0_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lms_spi_avalon_slave_0_agent_rsp_fifo|mem[0][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lms_spi_avalon_slave_0_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_new_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_shift_rot,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_br_cmp,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_rd_ctl_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_ctrl_logic,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_logic_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_logic_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_alu_sub,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_src2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_spi_spi_control_port_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|shift_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|tx_holding_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|data_wr_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|command_uart:command_uart|rs232_sout,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|read_accepted,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lms_spi_avalon_slave_0_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|use_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_byteenable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|byteen_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_holding_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:control_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|write_accepted,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:control_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rst1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|wr_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_holding_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|tx_holding_primed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|shift_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|tx_holding_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|state[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|state[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|slowcount[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|slowcount[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|slowcount[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|transaction_primed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.cs_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.sclk,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|transmitting,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|stateZero,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|SSO_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_control:control|data_out[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|spi_slave_select_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|shift_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_peripheral_spi:peripheral_spi|SCLK_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_xb_gpio:xb_gpio|readdata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|E_shift_rot_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx_tamer_avalon_slave_0_agent_rsp_fifo|mem[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx_tamer_avalon_slave_0_agent_rsp_fifo|mem[1][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|address_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|address_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|address_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|synchronizer:U_sync_ts_reset|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|synchronizer:U_sync_ack|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|address_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx_tamer_avalon_slave_0_agent_rsp_fifo|mem[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx_tamer_avalon_slave_0_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|endofpacket_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_tamer_avalon_slave_0_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_tamer_avalon_slave_0_agent_rsp_fifo|mem[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_tamer_avalon_slave_0_agent_rsp_fifo|mem[1][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|address_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|address_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|address_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|synchronizer:U_sync_ts_reset|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|synchronizer:U_sync_ack|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|address_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_tamer_avalon_slave_0_agent_rsp_fifo|mem[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_tamer_avalon_slave_0_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|endofpacket_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:opencores_i2c_bladerf_oc_i2c_master_agent_rsp_fifo|mem[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|address_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:opencores_i2c_bladerf_oc_i2c_master_agent_rsp_fifo|mem[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:opencores_i2c_bladerf_oc_i2c_master_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:opencores_i2c_bladerf_oc_i2c_master_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|endofpacket_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:opencores_i2c_bladerf_oc_i2c_master_agent_rsp_fifo|mem[1][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][73],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][73],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vctcxo_tamer_0_avalon_slave_0_agent_rsp_fifo|mem[1][35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vctcxo_tamer_0_avalon_slave_0_agent_rsp_fifo|mem[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vctcxo_tamer_0_avalon_slave_0_agent_rsp_fifo|mem[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vctcxo_tamer_0_avalon_slave_0_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vctcxo_tamer_0_avalon_slave_0_agent_rsp_fifo|mem[1][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|use_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vctcxo_tamer_0_avalon_slave_0_cmd_width_adapter|byteen_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lms_spi_avalon_slave_0_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lms_spi_avalon_slave_0_agent_rsp_fifo|mem[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lms_spi_avalon_slave_0_agent_rsp_fifo|mem[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lms_spi_avalon_slave_0_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lms_spi_avalon_slave_0_cmd_width_adapter|endofpacket_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lms_spi_avalon_slave_0_agent_rsp_fifo|mem[1][69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.read_op,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_control_rd_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte0_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte3_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|hbreak_enabled,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|wait_for_one_post_bret_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|hbreak_pending,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_status_reg_pie,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_ipending_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_ipending_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_ipending_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_ipending_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_ipending_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_ipending_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_ipending_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_control_rd_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte0_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_dst_regnum[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_dst_regnum[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_dst_regnum[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_dst_regnum[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_dst_regnum[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|R_wr_dst_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|D_iw[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte0_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|av_ld_byte3_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter|byteen_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rx_tamer_avalon_slave_0_cmd_width_adapter|byteen_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter|byteen_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:command_uart_avalon_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xb_gpio_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:iq_corr_tx_phase_gain_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_008|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx_trigger_ctl_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:iq_corr_rx_phase_gain_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_trigger_ctl_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xb_gpio_dir_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx_tamer_avalon_slave_0_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.shift_out_reg[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|lms6_spi_controller:lms_spi|current.clock_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|d_writedata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,nios_system:U_nios_system|nios_system_nios2:nios2|nios_system_nios2_cpu:cpu|W_alu_result[2],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,nios_system:U_nios_system|altera_reset_controller:rst_controller|r_sync_rst,Off,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,comb~0,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,comb~0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_y[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_x[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_x[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|synchronizer:U_sync_req|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_real[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_real[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_real[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_real[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,tx_fifo:U_tx_sample_fifo|dcfifo:dcfifo_component|dcfifo_nan1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,tx_fifo:U_tx_sample_fifo|dcfifo:dcfifo_component|dcfifo_nan1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_y[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_y[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_x[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_x[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|synchronizer:U_sync_req|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|dummy_sym_q_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|dummy_sym_q_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|dummy_sym_q_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|dummy_sym_q_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|tan_table:U_phase_correction_lookup|y[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|tan_table:U_phase_correction_lookup|y[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|tan_table:U_phase_correction_lookup|y[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|tan_table:U_phase_correction_lookup|y[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|tan_table:U_phase_correction_lookup|y[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|tan_table:U_phase_correction_lookup|y[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|tan_table:U_phase_correction_lookup|y[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|tan_table:U_phase_correction_lookup|y[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|tan_table:U_phase_correction_lookup|y[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|tan_table:U_phase_correction_lookup|y[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|tan_table:U_phase_correction_lookup|y[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|tan_table:U_phase_correction_lookup|y[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|tan_table:U_phase_correction_lookup|y[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|tan_table:U_phase_correction_lookup|y[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|tan_table:U_phase_correction_lookup|y[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|tan_table:U_phase_correction_lookup|y[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_imag[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_imag[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_imag[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_imag[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|fifo_emptied_mff1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet_send_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|read_in_ret,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,tx_ts_reset,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_y[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_y[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_x[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_x[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_x[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_x[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_y[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_rst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_ack,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|\grab_source:prev_req,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|synchronizer:U_sync_req|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_x[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_x[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_x[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_x[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_y[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_x[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,tx_fifo:U_tx_sample_fifo|dcfifo:dcfifo_component|dcfifo_nan1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,tx_fifo:U_tx_sample_fifo|dcfifo:dcfifo_component|dcfifo_nan1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_imag[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_imag[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_imag[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_imag[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_imag[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_imag[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_imag[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_imag[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_imag[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_imag[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_imag[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_imag[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|done_out_mff1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|fifo_wr_sel_mff1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet_send_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[31][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[19][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[23][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[27][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[28][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[16][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[24][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[20][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[30][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[18][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[26][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[22][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[29][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[17][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[21][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[25][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[46][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[44][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[43][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[40][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[41][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[42][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[45][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[35][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[32][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[34][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[33][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[15][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[3][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[7][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[11][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[12][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[0][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[4][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[8][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[13][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[1][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[5][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[9][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[14][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[2][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[10][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[6][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet_send_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet_send_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet_send_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[39][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[36][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet_send_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[37][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet_send_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet[38][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|fifo_emptied_mff2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|fifo_empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet_rcvd_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet_rcvd_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet_rcvd_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet_rcvd_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet_rcvd_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet_rcvd_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|packet_rcvd_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_y[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_y[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_y[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_y[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_y[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_x[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_x[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_x[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_x[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_y[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_y[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_y[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_y[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_y[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_y[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|output_state.ACTUAL_DATA_ACTUAL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,handshake:U_timestamp_handshake|source_holding[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_imag[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_imag[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_real[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_imag[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_imag[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_real[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_imag[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_imag[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_real[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_imag[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_imag[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_real[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_imag[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_imag[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_real[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_imag[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_imag[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_real[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_imag[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_imag[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_real[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_imag[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_imag[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_real[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_imag[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_imag[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_real[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_imag[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_imag[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_real[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_imag[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_imag[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_real[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,synchronizer:U_tx_enable_sync|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_imag[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_imag[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|gain_corrected_real[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|output_state.DUMMY_DATA_ACTUAL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|done_with_dummies,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|output_state.DUMMY_DATA_ZERO,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|frame_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|frame_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|frame_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|frame_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|frame_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|frame_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|frame_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|frame_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|frame_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|frame_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|frame_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|frame_counter[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|frame_counter[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|frame_counter[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|frame_counter[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|done_out_mff2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|output_state.ACTUAL_DATA_ZERO,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|done_while_sending,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|fifo_new_rd_sel,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|fifo_wr_sel_mff2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|fifo_switch_performed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,synchronizer:U_dvb_enable_sync|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|send_fifo[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvb_fifo_reader:fifo_reader|fifo_filled,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|dummy_sym_i_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|dummy_sym_i_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|dummy_sym_i_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|data_source.DUMMY,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|data_source.FIFO,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|dummy_sym_i_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_real[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_real[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_real[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_real[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_real[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_real[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_real[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_real[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_real[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_real[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_real[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_real[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_real[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_real[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_real[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_real[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_real[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_real[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_real[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_real[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_real[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_real[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,synchronizer:U_tx_enable_sync|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_offset_real[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|\apply_phase:register_real[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|fifo_read_rq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|fifo_rd_sel,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|dummy_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|dummy_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|dummy_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|dummy_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|dummy_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|dummy_counter[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|dummy_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|dummy_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|dummy_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|dummy_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|dummy_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|dummy_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_imag[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_imag[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_imag[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_imag[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_imag[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_imag[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_imag[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_imag[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_imag[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_imag[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_imag[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_imag[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_real[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_real[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_real[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_real[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_real[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_real[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_real[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_real[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_real[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_real[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_real[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_real[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|valid_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,walking_i_sample,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_imag[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_imag[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_imag[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_imag[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_imag[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_imag[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_imag[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_imag[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_imag[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_imag[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_imag[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,synchronizer:U_tx_enable_sync|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_imag[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|phase_corrected_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,synchronizer:U_dvb_enable_sync|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|\tx_sample:tx_q_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_real[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|\tx_sample:tx_q_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_real[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|\tx_sample:tx_q_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_real[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|\tx_sample:tx_q_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_real[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|\tx_sample:tx_q_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_real[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|\tx_sample:tx_q_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_real[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|\tx_sample:tx_q_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_real[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|\tx_sample:tx_q_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_real[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|\tx_sample:tx_q_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_real[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|\tx_sample:tx_q_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_real[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|\tx_sample:tx_q_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_real[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|tx_lms_enable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|\tx_sample:tx_q_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,iq_correction:U_tx_iq_correction|dc_balanced_real[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|tx_lms_iq_sel,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|tx_lms_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|tx_lms_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|tx_lms_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|tx_lms_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|tx_lms_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|tx_lms_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|tx_lms_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|tx_lms_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|tx_lms_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|tx_lms_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|tx_lms_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,lms6002d:U_lms6002d|tx_lms_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,dvbs2_transmitter:my_dvb_tx|dvbs2_output_sync:output_sync|lfsr_x[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,synchronizer:U_dvb_enable_sync|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,reset_synchronizer:U_tx_reset|sync,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,reset_synchronizer:U_rx_clock_reset|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|gpif_buf_size[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|state.IDLE_WR_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|state.IDLE_WR_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif_in[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,handshake:U_timestamp_handshake|synchronizer:U_sync_ack|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,handshake:U_timestamp_handshake|synchronizer:U_sync_ack|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,handshake:U_timestamp_handshake|synchronizer:U_sync_ack|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,reset_synchronizer:U_rx_clock_reset|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,timestamp_req,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,reset_synchronizer:U_rx_clock_reset|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|tx_enable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|state.IDLE_WR_3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|can_tx,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|can_rx,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|state.IDLE_WR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|dma_downcount[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|dma_downcount[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|dma_downcount[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|dma_downcount[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|dma_downcount[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|dma_downcount[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|dma_downcount[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|dma_downcount[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|dma_downcount[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|dma_downcount[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|dma_downcount[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|dma_downcount[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|dma_downcount[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|state.META_WRITE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|underrun_clr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|underrun_clr_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|underrun_set_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|underrun_set,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|state.SAMPLE_WRITE_IGNORE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|state.SAMPLE_WRITE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|should_tx,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|state.IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|dma_idle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|should_rx,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|gpif_oe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|state.FINISHED,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|state.SAMPLE_READ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|meta_downcount[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|state.IDLE_RD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|state.META_READ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|meta_downcount[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|meta_downcount[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|meta_downcount[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|meta_downcount[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|meta_downcount[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|meta_downcount[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|meta_downcount[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|meta_downcount[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|meta_downcount[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|meta_downcount[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|meta_downcount[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|meta_downcount[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|underrun,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,reset_synchronizer:U_tx_reset|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|ctl_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif:U_fx3_gpif|ctl_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[31]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[30]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[29]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[28]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[27]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[26]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[25]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[24]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[23]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[22]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[21]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[20]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[19]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[18]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[17]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[16]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[15]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[14]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[13]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[12]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[11]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[10]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[9]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[8]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[7]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[6]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[5]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[4]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[3]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[2]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[1]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,fx3_gpif[0]~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,reset_synchronizer:U_tx_reset|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,reset_synchronizer:U_dvb_reset|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,reset_synchronizer:U_tx_reset|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,reset_synchronizer:U_dvb_reset|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,reset_synchronizer:U_dvb_reset|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,reset_synchronizer:U_sys_reset_sync|sync,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_ack,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|\grab_source:prev_req,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|synchronizer:U_sync_req|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|synchronizer:U_sync_req|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|\increment_time:tick,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|source_holding[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_ack,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|\grab_source:prev_req,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|synchronizer:U_sync_req|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|synchronizer:U_sync_load|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|synchronizer:U_sync_clear|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|synchronizer:U_sync_load|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|ts_compare_cleared,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|synchronizer:U_sync_clear|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|\check_compare:fsm.WAIT_FOR_CLEAR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|synchronizer:U_sync_load|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|ts_compare_loaded,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|synchronizer:U_sync_req|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|synchronizer:U_sync_clear|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|\check_compare:fsm.WAIT_FOR_LOAD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|\check_compare:fsm.WAIT_FOR_COMPARE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_current|synchronizer:U_sync_req|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|ts_time_trigger,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|synchronizer:U_sync_req|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|handshake:U_snap|source_holding[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rx_ts_reset,nios_system:U_nios_system|time_tamer:rx_tamer|timestamp[43],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,rx_ts_reset,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_ack,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|\grab_source:prev_req,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|synchronizer:U_sync_req|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|synchronizer:U_sync_req|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|\increment_time:tick,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|source_holding[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_ack,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|\grab_source:prev_req,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|synchronizer:U_sync_req|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|synchronizer:U_sync_load|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|synchronizer:U_sync_clear|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|synchronizer:U_sync_load|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|ts_compare_cleared,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|synchronizer:U_sync_clear|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|\check_compare:fsm.WAIT_FOR_CLEAR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|synchronizer:U_sync_load|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|ts_compare_loaded,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|synchronizer:U_sync_req|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|synchronizer:U_sync_clear|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|\check_compare:fsm.WAIT_FOR_LOAD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|\check_compare:fsm.WAIT_FOR_COMPARE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_current|synchronizer:U_sync_req|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|ts_time_trigger,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|synchronizer:U_sync_req|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|handshake:U_snap|source_holding[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,tx_ts_reset,nios_system:U_nios_system|time_tamer:tx_tamer|timestamp[63],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,tx_ts_reset,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|nios_system_rx_trigger_ctl:tx_trigger_ctl|data_out[0],reset_synchronizer:U_tx_arm_sync|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|nios_system_rx_trigger_ctl:tx_trigger_ctl|data_out[0],reset_synchronizer:U_tx_arm_sync|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,nios_system:U_nios_system|nios_system_rx_trigger_ctl:tx_trigger_ctl|data_out[0],reset_synchronizer:U_tx_arm_sync|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,nios_system:U_nios_system|nios_system_rx_trigger_ctl:tx_trigger_ctl|data_out[0],Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altera_internal_jtag~TCKUTAP,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,c4_tx_clock,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,c4_clock,pll:U_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_locked,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,c4_clock,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,lms_rx_clock_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|tune_ref_mode_update_req,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|handshake:U_handshake_tune_mode|synchronizer:U_sync_ack|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|reset_synchronizer:U_reset_sync_tune_ref|\synchronize:reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|handshake:U_handshake_tune_mode|synchronizer:U_sync_ack|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|reset_synchronizer:U_reset_sync_tune_ref|\synchronize:reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|handshake:U_handshake_tune_mode|synchronizer:U_sync_ack|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|reset_synchronizer:U_reset_sync_tune_ref|sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_tune_mode[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|tune_ref_mode[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_tune_mode[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|tune_ref_mode[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|\ref_10mhz_count_proc:v_10mhz_count[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ref_vctcxo_tune,nios_system:U_nios_system|vctcxo_tamer:vctcxo_tamer_0|ref_10mhz_pps,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ref_vctcxo_tune,Off,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,iq_correction:U_tx_iq_correction|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,iq_correction:U_tx_iq_correction|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,iq_correction:U_tx_iq_correction|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,PASS,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,PASS,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,PASS,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,0 such failures found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,INAPPLICABLE,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,No PCI I/O assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,PASS,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,INAPPLICABLE,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,No PCI I/O assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,PASS,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000002;IO_000003;IO_000001;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000022;IO_000021;IO_000046;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000047;IO_000020;IO_000019;IO_000018;IO_000015;IO_000014;IO_000013;IO_000012;IO_000011;IO_000010;IO_000009;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,48;139;139;0;0;143;139;0;0;0;0;41;112;113;0;0;0;0;112;1;0;0;0;112;1;143;143;143;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,95;4;4;143;143;0;4;143;143;143;143;102;31;30;143;143;143;143;31;142;143;143;143;31;142;0;0;0;143;143,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,dac_sclk,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,dac_sdi,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,dac_csx,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,led[1],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,led[2],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,led[3],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_rx_data[0],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_rx_data[1],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_rx_data[2],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_rx_data[3],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_rx_data[4],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_rx_data[5],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_rx_data[6],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_rx_data[7],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_rx_data[8],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_rx_data[9],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_rx_data[10],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_rx_data[11],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_rx_enable,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_rx_iq_select,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_rx_v[1],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_rx_v[2],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_tx_data[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_tx_data[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_tx_data[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_tx_data[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_tx_data[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_tx_data[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_tx_data[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_tx_data[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_tx_data[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_tx_data[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_tx_data[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_tx_data[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_tx_enable,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_tx_iq_select,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_tx_v[1],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_tx_v[2],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_sclk,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_sen,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_sdio,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_pll_out,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_reset,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_uart_rxd,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_uart_cts,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ref_sma_clock,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_present,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_spi_clock,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_spi_miso,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_spi_mosi,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,si_scl,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,si_sda,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[12],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[13],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[14],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[15],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[16],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[17],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[18],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[19],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[20],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[21],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[22],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[23],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[24],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[25],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[26],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[27],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[28],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[29],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[30],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_gpif[31],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_ctl[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_ctl[1],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_ctl[2],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_ctl[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_ctl[4],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_ctl[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_ctl[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_ctl[7],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_ctl[8],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_ctl[9],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_ctl[10],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_ctl[11],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_ctl[12],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,mini_exp1,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,mini_exp2,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[2],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[3],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[4],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[5],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[6],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[7],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[8],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[9],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[10],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[11],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[12],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[13],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[14],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[15],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[16],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[17],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[18],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[19],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[20],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[21],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[22],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[23],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[24],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[25],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[26],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[27],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[28],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[29],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[30],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[31],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_gpio[32],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,c4_tx_clock,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,c4_clock,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_pclk,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_sdo,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,lms_rx_clock_out,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,exp_clock_in,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,dac_sdo,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,fx3_uart_txd,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ref_vctcxo_tune,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tms,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tck,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdi,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdo,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,15,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,15,
