

================================================================
== Vivado HLS Report for 'xfExtractPixels'
================================================================
* Date:           Wed Mar 18 11:34:55 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 1.958 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%pos_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %pos_r)" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:64]   --->   Operation 2 'read' 'pos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%val1_V_read_2 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %val1_V_read)" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:64]   --->   Operation 3 'read' 'val1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_buf_3_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_3_V_read)" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:64]   --->   Operation 4 'read' 'tmp_buf_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_buf_2_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_2_V_read)" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:64]   --->   Operation 5 'read' 'tmp_buf_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_buf_1_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_1_V_read)" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:64]   --->   Operation 6 'read' 'tmp_buf_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_buf_0_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_0_V_read)" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:64]   --->   Operation 7 'read' 'tmp_buf_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i1 %pos_read to i2" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:75]   --->   Operation 8 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%write_flag = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 false, i1 false, i1 false, i2 %zext_ln321)" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:75]   --->   Operation 9 'mux' 'write_flag' <Predicate = true> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_1)   --->   "%write_flag4 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 true, i1 false, i1 false, i2 %zext_ln321)" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:75]   --->   Operation 10 'mux' 'write_flag4' <Predicate = true> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_3)   --->   "%write_flag1 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 false, i1 false, i1 true, i2 %zext_ln321)" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:75]   --->   Operation 11 'mux' 'write_flag1' <Predicate = true> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_2)   --->   "%write_flag8 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 false, i1 true, i1 false, i2 %zext_ln321)" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:75]   --->   Operation 12 'mux' 'write_flag8' <Predicate = true> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.95ns) (out node of the LUT)   --->   "%select_ln78 = select i1 %write_flag, i24 %val1_V_read_2, i24 %tmp_buf_0_V_read_1" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:78]   --->   Operation 13 'select' 'select_ln78' <Predicate = true> <Delay = 1.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.95ns) (out node of the LUT)   --->   "%select_ln78_1 = select i1 %write_flag4, i24 %val1_V_read_2, i24 %tmp_buf_1_V_read_1" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:78]   --->   Operation 14 'select' 'select_ln78_1' <Predicate = true> <Delay = 1.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.95ns) (out node of the LUT)   --->   "%select_ln78_2 = select i1 %write_flag8, i24 %val1_V_read_2, i24 %tmp_buf_2_V_read_1" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:78]   --->   Operation 15 'select' 'select_ln78_2' <Predicate = true> <Delay = 1.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.95ns) (out node of the LUT)   --->   "%select_ln78_3 = select i1 %write_flag1, i24 %val1_V_read_2, i24 %tmp_buf_3_V_read_1" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:78]   --->   Operation 16 'select' 'select_ln78_3' <Predicate = true> <Delay = 1.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i24, i24, i24, i24 } undef, i24 %select_ln78, 0" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:78]   --->   Operation 17 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i24, i24, i24, i24 } %mrv, i24 %select_ln78_1, 1" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:78]   --->   Operation 18 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i24, i24, i24, i24 } %mrv_1, i24 %select_ln78_2, 2" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:78]   --->   Operation 19 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i24, i24, i24, i24 } %mrv_2, i24 %select_ln78_3, 3" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:78]   --->   Operation 20 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "ret { i24, i24, i24, i24 } %mrv_3" [D:/Xilinx/xfopencv-master/include\common/xf_utility.h:78]   --->   Operation 21 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_buf_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_buf_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_buf_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_buf_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ val1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pos_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pos_read           (read       ) [ 00]
val1_V_read_2      (read       ) [ 00]
tmp_buf_3_V_read_1 (read       ) [ 00]
tmp_buf_2_V_read_1 (read       ) [ 00]
tmp_buf_1_V_read_1 (read       ) [ 00]
tmp_buf_0_V_read_1 (read       ) [ 00]
zext_ln321         (zext       ) [ 00]
write_flag         (mux        ) [ 00]
write_flag4        (mux        ) [ 00]
write_flag1        (mux        ) [ 00]
write_flag8        (mux        ) [ 00]
select_ln78        (select     ) [ 00]
select_ln78_1      (select     ) [ 00]
select_ln78_2      (select     ) [ 00]
select_ln78_3      (select     ) [ 00]
mrv                (insertvalue) [ 00]
mrv_1              (insertvalue) [ 00]
mrv_2              (insertvalue) [ 00]
mrv_3              (insertvalue) [ 00]
ret_ln78           (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_buf_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_buf_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp_buf_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_buf_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_buf_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_buf_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_buf_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_buf_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="val1_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val1_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pos_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pos_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i1.i2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="pos_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="0" index="1" bw="1" slack="0"/>
<pin id="27" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pos_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="val1_V_read_2_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="24" slack="0"/>
<pin id="32" dir="0" index="1" bw="24" slack="0"/>
<pin id="33" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val1_V_read_2/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="tmp_buf_3_V_read_1_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="24" slack="0"/>
<pin id="38" dir="0" index="1" bw="24" slack="0"/>
<pin id="39" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_buf_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_buf_2_V_read_1_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="24" slack="0"/>
<pin id="44" dir="0" index="1" bw="24" slack="0"/>
<pin id="45" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_buf_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_buf_1_V_read_1_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="24" slack="0"/>
<pin id="50" dir="0" index="1" bw="24" slack="0"/>
<pin id="51" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_buf_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_buf_0_V_read_1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="24" slack="0"/>
<pin id="56" dir="0" index="1" bw="24" slack="0"/>
<pin id="57" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_buf_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="zext_ln321_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_flag_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="0" index="3" bw="1" slack="0"/>
<pin id="69" dir="0" index="4" bw="1" slack="0"/>
<pin id="70" dir="0" index="5" bw="1" slack="0"/>
<pin id="71" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_flag4_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="0" index="3" bw="1" slack="0"/>
<pin id="83" dir="0" index="4" bw="1" slack="0"/>
<pin id="84" dir="0" index="5" bw="1" slack="0"/>
<pin id="85" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag4/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_flag1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="0" index="3" bw="1" slack="0"/>
<pin id="97" dir="0" index="4" bw="1" slack="0"/>
<pin id="98" dir="0" index="5" bw="1" slack="0"/>
<pin id="99" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_flag8_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="0" index="3" bw="1" slack="0"/>
<pin id="111" dir="0" index="4" bw="1" slack="0"/>
<pin id="112" dir="0" index="5" bw="1" slack="0"/>
<pin id="113" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag8/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="select_ln78_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="24" slack="0"/>
<pin id="123" dir="0" index="2" bw="24" slack="0"/>
<pin id="124" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="select_ln78_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="24" slack="0"/>
<pin id="131" dir="0" index="2" bw="24" slack="0"/>
<pin id="132" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="select_ln78_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="24" slack="0"/>
<pin id="139" dir="0" index="2" bw="24" slack="0"/>
<pin id="140" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="select_ln78_3_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="24" slack="0"/>
<pin id="147" dir="0" index="2" bw="24" slack="0"/>
<pin id="148" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_3/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="mrv_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="96" slack="0"/>
<pin id="154" dir="0" index="1" bw="24" slack="0"/>
<pin id="155" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="mrv_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="96" slack="0"/>
<pin id="160" dir="0" index="1" bw="24" slack="0"/>
<pin id="161" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="mrv_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="96" slack="0"/>
<pin id="166" dir="0" index="1" bw="24" slack="0"/>
<pin id="167" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="mrv_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="96" slack="0"/>
<pin id="172" dir="0" index="1" bw="24" slack="0"/>
<pin id="173" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="12" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="10" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="14" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="8" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="14" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="63"><net_src comp="24" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="64" pin=4"/></net>

<net id="77"><net_src comp="60" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="91"><net_src comp="60" pin="1"/><net_sink comp="78" pin=5"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="105"><net_src comp="60" pin="1"/><net_sink comp="92" pin=5"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="106" pin=4"/></net>

<net id="119"><net_src comp="60" pin="1"/><net_sink comp="106" pin=5"/></net>

<net id="125"><net_src comp="64" pin="6"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="30" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="54" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="78" pin="6"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="30" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="48" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="106" pin="6"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="30" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="42" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="92" pin="6"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="30" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="36" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="120" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="128" pin="3"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="136" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="144" pin="3"/><net_sink comp="170" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: xfExtractPixels : tmp_buf_0_V_read | {1 }
	Port: xfExtractPixels : tmp_buf_1_V_read | {1 }
	Port: xfExtractPixels : tmp_buf_2_V_read | {1 }
	Port: xfExtractPixels : tmp_buf_3_V_read | {1 }
	Port: xfExtractPixels : val1_V_read | {1 }
	Port: xfExtractPixels : pos_r | {1 }
  - Chain level:
	State 1
		write_flag : 1
		write_flag4 : 1
		write_flag1 : 1
		write_flag8 : 1
		select_ln78 : 2
		select_ln78_1 : 2
		select_ln78_2 : 2
		select_ln78_3 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		ret_ln78 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |       select_ln78_fu_120      |    0    |    24   |
|  select  |      select_ln78_1_fu_128     |    0    |    24   |
|          |      select_ln78_2_fu_136     |    0    |    24   |
|          |      select_ln78_3_fu_144     |    0    |    24   |
|----------|-------------------------------|---------|---------|
|          |        write_flag_fu_64       |    0    |    21   |
|    mux   |       write_flag4_fu_78       |    0    |    21   |
|          |       write_flag1_fu_92       |    0    |    21   |
|          |       write_flag8_fu_106      |    0    |    21   |
|----------|-------------------------------|---------|---------|
|          |      pos_read_read_fu_24      |    0    |    0    |
|          |    val1_V_read_2_read_fu_30   |    0    |    0    |
|   read   | tmp_buf_3_V_read_1_read_fu_36 |    0    |    0    |
|          | tmp_buf_2_V_read_1_read_fu_42 |    0    |    0    |
|          | tmp_buf_1_V_read_1_read_fu_48 |    0    |    0    |
|          | tmp_buf_0_V_read_1_read_fu_54 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |        zext_ln321_fu_60       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           mrv_fu_152          |    0    |    0    |
|insertvalue|          mrv_1_fu_158         |    0    |    0    |
|          |          mrv_2_fu_164         |    0    |    0    |
|          |          mrv_3_fu_170         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   180   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   180  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   180  |
+-----------+--------+--------+
