// Seed: 1785594355
module module_0;
  reg
      id_1,
      id_2,
      id_3 = id_2,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11 = 1'b0 & 1 * 1,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22;
  always id_8 = #id_23 1;
endmodule
module module_1 (
    output tri   id_0,
    input  wire  id_1,
    input  wand  id_2,
    output tri0  id_3,
    output wand  id_4,
    input  tri1  id_5,
    input  wand  id_6,
    output uwire id_7,
    input  wor   id_8
);
  if (1) begin
    assign id_4 = id_6;
  end else assign id_7 = 1'h0;
  module_0();
endmodule
