// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bin_conv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        wt_mem_V_6_address0,
        wt_mem_V_6_ce0,
        wt_mem_V_6_q0,
        nc_V,
        dmem_V_6_address0,
        dmem_V_6_ce0,
        dmem_V_6_we0,
        dmem_V_6_d0,
        dmem_V_6_q0,
        d_i_idx_V,
        d_o_idx_V,
        o_index_V_6,
        width_mode_V,
        norm_mode_V
);

parameter    ap_ST_fsm_state1 = 127'd1;
parameter    ap_ST_fsm_state2 = 127'd2;
parameter    ap_ST_fsm_state3 = 127'd4;
parameter    ap_ST_fsm_state4 = 127'd8;
parameter    ap_ST_fsm_state5 = 127'd16;
parameter    ap_ST_fsm_state6 = 127'd32;
parameter    ap_ST_fsm_state7 = 127'd64;
parameter    ap_ST_fsm_state8 = 127'd128;
parameter    ap_ST_fsm_state9 = 127'd256;
parameter    ap_ST_fsm_state10 = 127'd512;
parameter    ap_ST_fsm_state11 = 127'd1024;
parameter    ap_ST_fsm_state12 = 127'd2048;
parameter    ap_ST_fsm_state13 = 127'd4096;
parameter    ap_ST_fsm_state14 = 127'd8192;
parameter    ap_ST_fsm_state15 = 127'd16384;
parameter    ap_ST_fsm_state16 = 127'd32768;
parameter    ap_ST_fsm_state17 = 127'd65536;
parameter    ap_ST_fsm_state18 = 127'd131072;
parameter    ap_ST_fsm_state19 = 127'd262144;
parameter    ap_ST_fsm_state20 = 127'd524288;
parameter    ap_ST_fsm_state21 = 127'd1048576;
parameter    ap_ST_fsm_state22 = 127'd2097152;
parameter    ap_ST_fsm_state23 = 127'd4194304;
parameter    ap_ST_fsm_state24 = 127'd8388608;
parameter    ap_ST_fsm_state25 = 127'd16777216;
parameter    ap_ST_fsm_state26 = 127'd33554432;
parameter    ap_ST_fsm_state27 = 127'd67108864;
parameter    ap_ST_fsm_state28 = 127'd134217728;
parameter    ap_ST_fsm_state29 = 127'd268435456;
parameter    ap_ST_fsm_state30 = 127'd536870912;
parameter    ap_ST_fsm_state31 = 127'd1073741824;
parameter    ap_ST_fsm_state32 = 127'd2147483648;
parameter    ap_ST_fsm_state33 = 127'd4294967296;
parameter    ap_ST_fsm_state34 = 127'd8589934592;
parameter    ap_ST_fsm_state35 = 127'd17179869184;
parameter    ap_ST_fsm_state36 = 127'd34359738368;
parameter    ap_ST_fsm_state37 = 127'd68719476736;
parameter    ap_ST_fsm_state38 = 127'd137438953472;
parameter    ap_ST_fsm_state39 = 127'd274877906944;
parameter    ap_ST_fsm_state40 = 127'd549755813888;
parameter    ap_ST_fsm_state41 = 127'd1099511627776;
parameter    ap_ST_fsm_state42 = 127'd2199023255552;
parameter    ap_ST_fsm_state43 = 127'd4398046511104;
parameter    ap_ST_fsm_state44 = 127'd8796093022208;
parameter    ap_ST_fsm_state45 = 127'd17592186044416;
parameter    ap_ST_fsm_state46 = 127'd35184372088832;
parameter    ap_ST_fsm_state47 = 127'd70368744177664;
parameter    ap_ST_fsm_state48 = 127'd140737488355328;
parameter    ap_ST_fsm_state49 = 127'd281474976710656;
parameter    ap_ST_fsm_state50 = 127'd562949953421312;
parameter    ap_ST_fsm_state51 = 127'd1125899906842624;
parameter    ap_ST_fsm_state52 = 127'd2251799813685248;
parameter    ap_ST_fsm_state53 = 127'd4503599627370496;
parameter    ap_ST_fsm_state54 = 127'd9007199254740992;
parameter    ap_ST_fsm_state55 = 127'd18014398509481984;
parameter    ap_ST_fsm_state56 = 127'd36028797018963968;
parameter    ap_ST_fsm_state57 = 127'd72057594037927936;
parameter    ap_ST_fsm_state58 = 127'd144115188075855872;
parameter    ap_ST_fsm_state59 = 127'd288230376151711744;
parameter    ap_ST_fsm_state60 = 127'd576460752303423488;
parameter    ap_ST_fsm_state61 = 127'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 127'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 127'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 127'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 127'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 127'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 127'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 127'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 127'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 127'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 127'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 127'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 127'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 127'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 127'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 127'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 127'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 127'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 127'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 127'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 127'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 127'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 127'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 127'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 127'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 127'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 127'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 127'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 127'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 127'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 127'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 127'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 127'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 127'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 127'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 127'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 127'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 127'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 127'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 127'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 127'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 127'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 127'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 127'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 127'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 127'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 127'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 127'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 127'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 127'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 127'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 127'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 127'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 127'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 127'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 127'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 127'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 127'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 127'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 127'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 127'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 127'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 127'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 127'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 127'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 127'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 127'd85070591730234615865843651857942052864;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [12:0] wt_mem_V_6_address0;
output   wt_mem_V_6_ce0;
input  [63:0] wt_mem_V_6_q0;
input  [15:0] nc_V;
output  [11:0] dmem_V_6_address0;
output   dmem_V_6_ce0;
output   dmem_V_6_we0;
output  [63:0] dmem_V_6_d0;
input  [63:0] dmem_V_6_q0;
input  [0:0] d_i_idx_V;
input  [0:0] d_o_idx_V;
input  [15:0] o_index_V_6;
input  [1:0] width_mode_V;
input  [1:0] norm_mode_V;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg wt_mem_V_6_ce0;
reg[11:0] dmem_V_6_address0;
reg dmem_V_6_ce0;
reg dmem_V_6_we0;

(* fsm_encoding = "none" *) reg   [126:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [63:0] outword_V;
wire   [2:0] log_slice_V_fu_2650_p1;
reg   [2:0] log_slice_V_reg_5132;
wire   [2:0] log_width_V_fu_2655_p2;
reg   [2:0] log_width_V_reg_5138;
reg   [0:0] tmp_108_reg_5144;
wire   [0:0] icmp_ln879_7_fu_2750_p2;
reg   [0:0] icmp_ln879_7_reg_5149;
wire   [0:0] icmp_ln879_8_fu_2756_p2;
reg   [0:0] icmp_ln879_8_reg_5154;
wire   [0:0] icmp_ln879_9_fu_2776_p2;
reg   [0:0] icmp_ln879_9_reg_5159;
wire   [0:0] icmp_ln879_10_fu_2798_p2;
reg   [0:0] icmp_ln879_10_reg_5164;
wire   [0:0] icmp_ln879_11_fu_2814_p2;
reg   [0:0] icmp_ln879_11_reg_5169;
wire   [0:0] icmp_ln879_12_fu_2834_p2;
reg   [0:0] icmp_ln879_12_reg_5174;
wire   [0:0] icmp_ln879_13_fu_2846_p2;
reg   [0:0] icmp_ln879_13_reg_5179;
wire   [0:0] icmp_ln879_14_fu_2862_p2;
reg   [0:0] icmp_ln879_14_reg_5184;
wire   [0:0] icmp_ln879_15_fu_2878_p2;
reg   [0:0] icmp_ln879_15_reg_5189;
wire   [0:0] icmp_ln879_16_fu_2888_p2;
reg   [0:0] icmp_ln879_16_reg_5194;
wire   [0:0] icmp_ln879_17_fu_2900_p2;
reg   [0:0] icmp_ln879_17_reg_5199;
wire    ap_CS_fsm_state4;
wire   [4:0] words_per_image_V_fu_2923_p2;
reg   [4:0] words_per_image_V_reg_5617;
wire   [4:0] zext_ln217_fu_2929_p1;
reg   [4:0] zext_ln217_reg_5624;
wire   [5:0] i_V_fu_2938_p2;
reg   [5:0] i_V_reg_5632;
wire    ap_CS_fsm_state5;
wire   [11:0] tmp_111_fu_2944_p3;
reg   [11:0] tmp_111_reg_5637;
wire   [0:0] icmp_ln887_fu_2932_p2;
wire   [7:0] zext_ln209_fu_2972_p1;
reg   [7:0] zext_ln209_reg_5729;
wire   [2:0] zext_ln252_fu_2982_p1;
reg   [2:0] zext_ln252_reg_5734;
wire   [6:0] add_ln700_31_fu_3870_p2;
reg   [6:0] add_ln700_31_reg_5742;
wire    ap_CS_fsm_state37;
wire   [0:0] icmp_ln879_18_fu_3876_p2;
reg   [0:0] icmp_ln879_18_reg_5747;
wire   [0:0] icmp_ln887_18_fu_3864_p2;
wire   [13:0] trunc_ln887_fu_3882_p1;
reg   [13:0] trunc_ln887_reg_5751;
wire   [1:0] add_ln700_fu_3896_p2;
reg   [1:0] add_ln700_reg_5759;
wire    ap_CS_fsm_state38;
wire   [12:0] add_ln808_1_fu_3902_p2;
reg   [12:0] add_ln808_1_reg_5764;
wire   [0:0] icmp_ln887_19_fu_3890_p2;
wire   [0:0] trunc_ln180_fu_3918_p1;
reg   [0:0] trunc_ln180_reg_5774;
wire   [15:0] select_ln284_fu_3940_p3;
reg   [15:0] select_ln284_reg_5780;
wire   [2:0] select_ln284_1_fu_3948_p3;
reg   [2:0] select_ln284_1_reg_5785;
wire   [1:0] add_ln700_19_fu_4004_p2;
reg   [1:0] add_ln700_19_reg_5793;
wire    ap_CS_fsm_state40;
wire  signed [5:0] sext_ln180_fu_4032_p1;
reg  signed [5:0] sext_ln180_reg_5798;
wire   [0:0] icmp_ln887_21_fu_3998_p2;
wire   [63:0] select_ln791_fu_4040_p3;
reg   [63:0] select_ln791_reg_5803;
wire   [0:0] icmp_ln883_1_fu_4056_p2;
reg   [0:0] icmp_ln883_1_reg_5808;
wire   [1:0] add_ln700_21_fu_4067_p2;
reg   [1:0] add_ln700_21_reg_5817;
wire    ap_CS_fsm_state41;
wire   [5:0] sub_ln180_2_fu_4088_p2;
reg   [5:0] sub_ln180_2_reg_5822;
wire   [0:0] icmp_ln887_23_fu_4061_p2;
wire   [4:0] sub_ln555_fu_4110_p2;
reg   [4:0] sub_ln555_reg_5827;
wire   [1:0] add_ln700_22_fu_4122_p2;
wire    ap_CS_fsm_state42;
wire   [1:0] add_ln700_24_fu_4169_p2;
reg   [1:0] add_ln700_24_reg_5843;
wire    ap_CS_fsm_state43;
wire   [0:0] icmp_ln887_24_fu_4163_p2;
wire   [5:0] zext_ln316_2_fu_4207_p1;
reg   [5:0] zext_ln316_2_reg_5853;
wire    ap_CS_fsm_state44;
reg   [63:0] dmem_V_5_load_reg_5858;
wire   [3:0] add_ln700_26_fu_4217_p2;
reg   [3:0] add_ln700_26_reg_5868;
wire    ap_CS_fsm_state45;
wire   [8:0] add_ln180_23_fu_4252_p2;
reg   [8:0] add_ln180_23_reg_5873;
wire   [0:0] icmp_ln887_27_fu_4211_p2;
reg   [7:0] word_buffer_V_addr_1_reg_5878;
reg   [7:0] word_buffer_V_addr_3_reg_5883;
wire   [5:0] shl_ln4_fu_4278_p3;
reg   [5:0] shl_ln4_reg_5888;
wire   [3:0] add_ln1353_4_fu_4292_p2;
wire    ap_CS_fsm_state46;
wire   [1:0] add_ln700_25_fu_4437_p2;
reg   [1:0] add_ln700_25_reg_5906;
wire    ap_CS_fsm_state47;
wire   [1:0] add_ln700_28_fu_4449_p2;
reg   [1:0] add_ln700_28_reg_5914;
wire    ap_CS_fsm_state49;
wire   [5:0] zext_ln887_2_fu_4463_p1;
reg   [5:0] zext_ln887_2_reg_5919;
wire   [0:0] icmp_ln887_28_fu_4443_p2;
wire   [12:0] sext_ln700_1_cast_fu_4477_p3;
reg   [12:0] sext_ln700_1_cast_reg_5924;
wire   [3:0] add_ln700_32_fu_4491_p2;
reg   [3:0] add_ln700_32_reg_5932;
wire    ap_CS_fsm_state50;
wire   [8:0] add_ln180_28_fu_4526_p2;
reg   [8:0] add_ln180_28_reg_5937;
wire   [0:0] icmp_ln887_31_fu_4485_p2;
wire   [3:0] add_ln700_33_fu_4538_p2;
reg   [3:0] add_ln700_33_reg_5945;
wire    ap_CS_fsm_state51;
wire   [63:0] zext_ln180_51_fu_4553_p1;
reg   [63:0] zext_ln180_51_reg_5950;
wire   [0:0] icmp_ln887_32_fu_4532_p2;
wire   [6:0] add_ln700_37_fu_4564_p2;
reg   [6:0] add_ln700_37_reg_5963;
wire    ap_CS_fsm_state53;
wire   [8:0] zext_ln700_3_fu_4570_p1;
reg   [8:0] zext_ln700_3_reg_5968;
wire   [0:0] icmp_ln887_30_fu_4558_p2;
reg   [10:0] fixed_buffer_V_addr_130_reg_5973;
wire   [7:0] select_ln883_fu_4600_p3;
wire   [7:0] select_ln883_1_fu_4607_p3;
wire   [1:0] add_ln700_36_fu_4620_p2;
reg   [1:0] add_ln700_36_reg_5992;
wire    ap_CS_fsm_state54;
wire   [0:0] icmp_ln887_33_fu_4614_p2;
wire   [5:0] add_ln700_35_fu_4652_p2;
wire    ap_CS_fsm_state55;
wire   [5:0] fixed_temp_V_addr_reg_6007;
wire    ap_CS_fsm_state57;
wire   [5:0] fixed_temp_V_addr_1_reg_6012;
wire   [5:0] fixed_temp_V_addr_64_reg_6017;
wire    ap_CS_fsm_state58;
wire   [5:0] fixed_temp_V_addr_3_reg_6022;
wire   [5:0] fixed_temp_V_addr_4_reg_6027;
wire    ap_CS_fsm_state59;
wire   [5:0] fixed_temp_V_addr_5_reg_6032;
wire   [5:0] fixed_temp_V_addr_6_reg_6037;
wire    ap_CS_fsm_state60;
wire   [5:0] fixed_temp_V_addr_7_reg_6042;
wire   [5:0] fixed_temp_V_addr_8_reg_6047;
wire    ap_CS_fsm_state61;
wire   [5:0] fixed_temp_V_addr_9_reg_6052;
wire   [5:0] fixed_temp_V_addr_10_reg_6057;
wire    ap_CS_fsm_state62;
wire   [5:0] fixed_temp_V_addr_11_reg_6062;
wire   [5:0] fixed_temp_V_addr_12_reg_6067;
wire    ap_CS_fsm_state63;
wire   [5:0] fixed_temp_V_addr_13_reg_6072;
wire   [5:0] fixed_temp_V_addr_14_reg_6077;
wire    ap_CS_fsm_state64;
wire   [5:0] fixed_temp_V_addr_15_reg_6082;
wire   [5:0] fixed_temp_V_addr_16_reg_6087;
wire    ap_CS_fsm_state65;
wire   [5:0] fixed_temp_V_addr_17_reg_6092;
wire   [5:0] fixed_temp_V_addr_18_reg_6097;
wire    ap_CS_fsm_state66;
wire   [5:0] fixed_temp_V_addr_19_reg_6102;
wire   [5:0] fixed_temp_V_addr_20_reg_6107;
wire    ap_CS_fsm_state67;
wire   [5:0] fixed_temp_V_addr_21_reg_6112;
wire   [5:0] fixed_temp_V_addr_22_reg_6117;
wire    ap_CS_fsm_state68;
wire   [5:0] fixed_temp_V_addr_23_reg_6122;
wire   [5:0] fixed_temp_V_addr_24_reg_6127;
wire    ap_CS_fsm_state69;
wire   [5:0] fixed_temp_V_addr_25_reg_6132;
wire   [5:0] fixed_temp_V_addr_26_reg_6137;
wire    ap_CS_fsm_state70;
wire   [5:0] fixed_temp_V_addr_27_reg_6142;
wire   [5:0] fixed_temp_V_addr_28_reg_6147;
wire    ap_CS_fsm_state71;
wire   [5:0] fixed_temp_V_addr_29_reg_6152;
wire   [5:0] fixed_temp_V_addr_30_reg_6157;
wire    ap_CS_fsm_state72;
wire   [5:0] fixed_temp_V_addr_31_reg_6162;
wire   [5:0] fixed_temp_V_addr_32_reg_6167;
wire    ap_CS_fsm_state73;
wire   [5:0] fixed_temp_V_addr_33_reg_6172;
wire   [5:0] fixed_temp_V_addr_34_reg_6177;
wire    ap_CS_fsm_state74;
wire   [5:0] fixed_temp_V_addr_35_reg_6182;
wire   [5:0] fixed_temp_V_addr_36_reg_6187;
wire    ap_CS_fsm_state75;
wire   [5:0] fixed_temp_V_addr_37_reg_6192;
wire   [5:0] fixed_temp_V_addr_38_reg_6197;
wire    ap_CS_fsm_state76;
wire   [5:0] fixed_temp_V_addr_39_reg_6202;
wire   [5:0] fixed_temp_V_addr_40_reg_6207;
wire    ap_CS_fsm_state77;
wire   [5:0] fixed_temp_V_addr_41_reg_6212;
wire   [5:0] fixed_temp_V_addr_42_reg_6217;
wire    ap_CS_fsm_state78;
wire   [5:0] fixed_temp_V_addr_43_reg_6222;
wire   [5:0] fixed_temp_V_addr_44_reg_6227;
wire    ap_CS_fsm_state79;
wire   [5:0] fixed_temp_V_addr_45_reg_6232;
wire   [5:0] fixed_temp_V_addr_46_reg_6237;
wire    ap_CS_fsm_state80;
wire   [5:0] fixed_temp_V_addr_47_reg_6242;
wire   [5:0] fixed_temp_V_addr_48_reg_6247;
wire    ap_CS_fsm_state81;
wire   [5:0] fixed_temp_V_addr_49_reg_6252;
wire   [5:0] fixed_temp_V_addr_50_reg_6257;
wire    ap_CS_fsm_state82;
wire   [5:0] fixed_temp_V_addr_51_reg_6262;
wire   [5:0] fixed_temp_V_addr_52_reg_6267;
wire    ap_CS_fsm_state83;
wire   [5:0] fixed_temp_V_addr_53_reg_6272;
wire   [5:0] fixed_temp_V_addr_54_reg_6277;
wire    ap_CS_fsm_state84;
wire   [5:0] fixed_temp_V_addr_55_reg_6282;
wire   [5:0] fixed_temp_V_addr_56_reg_6287;
wire    ap_CS_fsm_state85;
wire   [5:0] fixed_temp_V_addr_57_reg_6292;
wire   [5:0] fixed_temp_V_addr_58_reg_6297;
wire    ap_CS_fsm_state86;
wire   [5:0] fixed_temp_V_addr_59_reg_6302;
wire   [5:0] fixed_temp_V_addr_60_reg_6307;
wire    ap_CS_fsm_state87;
wire   [5:0] fixed_temp_V_addr_61_reg_6312;
wire   [5:0] fixed_temp_V_addr_62_reg_6317;
wire    ap_CS_fsm_state88;
wire   [5:0] fixed_temp_V_addr_63_reg_6322;
wire   [12:0] zext_ln379_fu_4683_p1;
reg   [12:0] zext_ln379_reg_6330;
wire    ap_CS_fsm_state89;
wire   [0:0] icmp_ln378_fu_4669_p2;
wire   [0:0] icmp_ln883_fu_4687_p2;
reg   [0:0] icmp_ln883_reg_6335;
wire   [6:0] b_V_fu_4698_p2;
reg   [6:0] b_V_reg_6342;
wire    ap_CS_fsm_state90;
wire   [0:0] icmp_ln887_20_fu_4692_p2;
reg   [5:0] fixed_temp_V_addr_2_reg_6352;
wire   [5:0] i_V_3_fu_4723_p2;
wire   [0:0] ret_V_fu_4736_p1;
reg   [0:0] ret_V_reg_6363;
wire    ap_CS_fsm_state123;
wire   [3:0] zext_ln391_fu_4757_p1;
reg   [3:0] zext_ln391_reg_6370;
wire   [4:0] pool_width_V_fu_4765_p2;
reg   [4:0] pool_width_V_reg_6375;
wire   [15:0] o_bank_offset_V_fu_5120_p2;
reg   [15:0] o_bank_offset_V_reg_6380;
wire   [0:0] icmp_ln879_19_fu_4774_p2;
reg   [0:0] icmp_ln879_19_reg_6387;
wire   [0:0] icmp_ln879_20_fu_4779_p2;
reg   [0:0] icmp_ln879_20_reg_6391;
reg   [0:0] o_bank_idx_V_1_reg_6395;
wire   [15:0] o_bank_offset_V_2_fu_4800_p1;
reg   [15:0] o_bank_offset_V_2_reg_6400;
wire   [6:0] add_ln700_16_fu_4810_p2;
reg   [6:0] add_ln700_16_reg_6408;
wire    ap_CS_fsm_state124;
wire   [0:0] icmp_ln408_fu_4804_p2;
reg   [63:0] outword_V_load_reg_6418;
reg   [63:0] tmp_177_fu_4848_p4;
wire    ap_CS_fsm_state125;
wire   [5:0] add_ln700_20_fu_4864_p2;
wire    ap_CS_fsm_state126;
wire   [4:0] add_ln700_23_fu_4941_p2;
wire    ap_CS_fsm_state127;
reg   [63:0] tmp_182_fu_5026_p4;
wire   [0:0] icmp_ln887_22_fu_4935_p2;
wire   [1:0] line_buffer_q0;
reg   [4:0] conv_params_V_address0;
reg    conv_params_V_ce0;
reg    conv_params_V_we0;
wire   [0:0] conv_params_V_d0;
wire   [0:0] conv_params_V_q0;
reg   [10:0] fixed_buffer_V_address0;
reg    fixed_buffer_V_ce0;
reg    fixed_buffer_V_we0;
reg   [11:0] fixed_buffer_V_d0;
wire   [11:0] fixed_buffer_V_q0;
reg   [10:0] fixed_buffer_V_address1;
reg    fixed_buffer_V_ce1;
reg    fixed_buffer_V_we1;
reg   [11:0] fixed_buffer_V_d1;
wire   [11:0] fixed_buffer_V_q1;
reg   [5:0] fixed_temp_V_address0;
reg    fixed_temp_V_ce0;
reg    fixed_temp_V_we0;
wire   [11:0] fixed_temp_V_q0;
reg   [5:0] fixed_temp_V_address1;
reg    fixed_temp_V_ce1;
reg    fixed_temp_V_we1;
reg   [11:0] fixed_temp_V_d1;
wire   [11:0] fixed_temp_V_q1;
reg   [7:0] word_buffer_V_address0;
reg    word_buffer_V_ce0;
reg    word_buffer_V_we0;
reg   [1:0] word_buffer_V_d0;
wire   [1:0] word_buffer_V_q0;
reg   [7:0] word_buffer_V_address1;
reg    word_buffer_V_ce1;
reg    word_buffer_V_we1;
wire   [1:0] word_buffer_V_d1;
wire   [1:0] word_buffer_V_q1;
reg   [7:0] old_word_buffer_V_address0;
reg    old_word_buffer_V_ce0;
reg    old_word_buffer_V_we0;
wire   [1:0] old_word_buffer_V_q0;
reg    old_word_buffer_V_ce1;
wire   [1:0] old_word_buffer_V_q1;
reg   [6:0] conv_out_buffer_V_address0;
reg    conv_out_buffer_V_ce0;
reg    conv_out_buffer_V_we0;
wire   [4:0] conv_out_buffer_V_q0;
reg   [2:0] lb_address0;
reg    lb_ce0;
reg    lb_we0;
reg   [0:0] lb_d0;
wire   [0:0] lb_q0;
reg   [2:0] lb_address1;
reg    lb_ce1;
reg    lb_we1;
reg   [0:0] lb_d1;
reg   [2:0] rb_address0;
reg    rb_ce0;
reg    rb_we0;
reg   [0:0] rb_d0;
wire   [0:0] rb_q0;
reg   [2:0] rb_address1;
reg    rb_ce1;
reg    rb_we1;
reg   [0:0] rb_d1;
wire    grp_process_word_fu_2613_ap_start;
wire    grp_process_word_fu_2613_ap_done;
wire    grp_process_word_fu_2613_ap_idle;
wire    grp_process_word_fu_2613_ap_ready;
wire   [7:0] grp_process_word_fu_2613_word_buffer_m_V_address0;
wire    grp_process_word_fu_2613_word_buffer_m_V_ce0;
wire   [7:0] grp_process_word_fu_2613_word_buffer_m_V_address1;
wire    grp_process_word_fu_2613_word_buffer_m_V_ce1;
wire   [7:0] grp_process_word_fu_2613_old_word_buffer_m_V_address0;
wire    grp_process_word_fu_2613_old_word_buffer_m_V_ce0;
wire   [7:0] grp_process_word_fu_2613_old_word_buffer_m_V_address1;
wire    grp_process_word_fu_2613_old_word_buffer_m_V_ce1;
wire   [2:0] grp_process_word_fu_2613_lb_address0;
wire    grp_process_word_fu_2613_lb_ce0;
wire   [2:0] grp_process_word_fu_2613_rb_address0;
wire    grp_process_word_fu_2613_rb_ce0;
wire   [8:0] grp_process_word_fu_2613_line_buffer_m_V_address0;
wire    grp_process_word_fu_2613_line_buffer_m_V_ce0;
wire    grp_process_word_fu_2613_line_buffer_m_V_we0;
wire   [1:0] grp_process_word_fu_2613_line_buffer_m_V_d0;
wire   [8:0] grp_process_word_fu_2613_line_buffer_m_V_address1;
wire    grp_process_word_fu_2613_line_buffer_m_V_ce1;
wire    grp_process_word_fu_2613_line_buffer_m_V_we1;
wire   [1:0] grp_process_word_fu_2613_line_buffer_m_V_d1;
wire   [4:0] grp_process_word_fu_2613_conv_params_m_V_address0;
wire    grp_process_word_fu_2613_conv_params_m_V_ce0;
wire   [6:0] grp_process_word_fu_2613_conv_out_buffer_m_V_address0;
wire    grp_process_word_fu_2613_conv_out_buffer_m_V_ce0;
wire    grp_process_word_fu_2613_conv_out_buffer_m_V_we0;
wire   [4:0] grp_process_word_fu_2613_conv_out_buffer_m_V_d0;
reg   [5:0] p_0427_0_reg_2276;
wire    ap_CS_fsm_state36;
reg   [7:0] t_V_0_reg_2287;
reg   [7:0] t_V_2_0_reg_2299;
reg   [6:0] p_0523_0_0_reg_2311;
reg   [1:0] p_0503_0_0_reg_2322;
wire    ap_CS_fsm_state39;
reg   [12:0] phi_mul_reg_2333;
reg   [1:0] p_0570_0_0_reg_2344;
reg   [1:0] p_0560_0_0_reg_2355;
wire   [0:0] icmp_ln887_25_fu_4116_p2;
reg   [1:0] p_0709_0_0_reg_2366;
reg   [1:0] p_0783_0_0_reg_2377;
reg   [3:0] p_0728_0_0_reg_2389;
wire   [0:0] icmp_ln887_29_fu_4286_p2;
reg   [3:0] p_0718_0_0_reg_2401;
reg   [1:0] p_01092_0_0_reg_2412;
wire    ap_CS_fsm_state48;
reg   [1:0] p_01215_0_0_reg_2424;
wire   [0:0] icmp_ln887_26_fu_4431_p2;
reg   [3:0] p_01205_0_0_reg_2435;
reg   [3:0] p_01195_0_0_reg_2446;
wire    ap_CS_fsm_state52;
reg   [6:0] p_01159_0_0_reg_2457;
wire    ap_CS_fsm_state56;
reg  signed [5:0] p_01300_0_0_reg_2468;
reg   [1:0] p_01296_0_0_reg_2480;
reg   [5:0] p_01321_0_reg_2491;
reg   [6:0] p_01464_0_reg_2503;
wire    ap_CS_fsm_state91;
reg   [63:0] p_Val2_0_reg_2514;
reg   [6:0] p_01576_0_0_reg_2526;
reg   [5:0] p_01698_0_0_reg_2538;
wire   [0:0] icmp_ln418_fu_4858_p2;
reg   [63:0] p_Val2_28_0_reg_2549;
reg   [4:0] p_Val2_33_0_reg_2560;
reg   [63:0] ap_phi_mux_outword_V_loc_0_phi_fu_2574_p8;
reg   [63:0] outword_V_loc_0_reg_2571;
wire   [63:0] p_Result_1_fu_5073_p5;
reg   [0:0] ap_phi_mux_p_02221_2_0_phi_fu_2590_p8;
reg   [0:0] p_02221_2_0_reg_2587;
reg   [15:0] ap_phi_mux_p_02183_2_0_phi_fu_2603_p8;
reg   [15:0] p_02183_2_0_reg_2600;
wire   [15:0] zext_ln702_fu_5045_p1;
reg    grp_process_word_fu_2613_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire   [63:0] zext_ln180_fu_2952_p1;
wire   [63:0] tmp_112_fu_2963_p3;
wire   [63:0] tmp_113_fu_3001_p3;
wire    ap_CS_fsm_state6;
wire   [63:0] tmp_114_fu_3015_p3;
wire   [63:0] tmp_115_fu_3029_p3;
wire    ap_CS_fsm_state7;
wire   [63:0] tmp_116_fu_3043_p3;
wire   [63:0] tmp_117_fu_3057_p3;
wire    ap_CS_fsm_state8;
wire   [63:0] tmp_118_fu_3071_p3;
wire   [63:0] tmp_119_fu_3085_p3;
wire    ap_CS_fsm_state9;
wire   [63:0] tmp_120_fu_3099_p3;
wire   [63:0] tmp_121_fu_3113_p3;
wire    ap_CS_fsm_state10;
wire   [63:0] tmp_122_fu_3127_p3;
wire   [63:0] tmp_123_fu_3141_p3;
wire    ap_CS_fsm_state11;
wire   [63:0] tmp_124_fu_3155_p3;
wire   [63:0] tmp_125_fu_3169_p3;
wire    ap_CS_fsm_state12;
wire   [63:0] tmp_126_fu_3183_p3;
wire   [63:0] tmp_127_fu_3197_p3;
wire    ap_CS_fsm_state13;
wire   [63:0] tmp_128_fu_3211_p3;
wire   [63:0] tmp_129_fu_3225_p3;
wire    ap_CS_fsm_state14;
wire   [63:0] tmp_130_fu_3239_p3;
wire   [63:0] tmp_131_fu_3253_p3;
wire    ap_CS_fsm_state15;
wire   [63:0] tmp_132_fu_3267_p3;
wire   [63:0] tmp_133_fu_3281_p3;
wire    ap_CS_fsm_state16;
wire   [63:0] tmp_134_fu_3295_p3;
wire   [63:0] tmp_135_fu_3309_p3;
wire    ap_CS_fsm_state17;
wire   [63:0] tmp_136_fu_3323_p3;
wire   [63:0] tmp_137_fu_3337_p3;
wire    ap_CS_fsm_state18;
wire   [63:0] tmp_138_fu_3351_p3;
wire   [63:0] tmp_139_fu_3365_p3;
wire    ap_CS_fsm_state19;
wire   [63:0] tmp_140_fu_3379_p3;
wire   [63:0] tmp_141_fu_3393_p3;
wire    ap_CS_fsm_state20;
wire   [63:0] tmp_142_fu_3407_p3;
wire   [63:0] tmp_143_fu_3421_p3;
wire    ap_CS_fsm_state21;
wire   [63:0] tmp_144_fu_3435_p3;
wire   [63:0] tmp_145_fu_3449_p3;
wire    ap_CS_fsm_state22;
wire   [63:0] tmp_146_fu_3463_p3;
wire   [63:0] tmp_147_fu_3477_p3;
wire    ap_CS_fsm_state23;
wire   [63:0] tmp_148_fu_3491_p3;
wire   [63:0] tmp_149_fu_3505_p3;
wire    ap_CS_fsm_state24;
wire   [63:0] tmp_150_fu_3519_p3;
wire   [63:0] tmp_151_fu_3533_p3;
wire    ap_CS_fsm_state25;
wire   [63:0] tmp_152_fu_3547_p3;
wire   [63:0] tmp_153_fu_3561_p3;
wire    ap_CS_fsm_state26;
wire   [63:0] tmp_154_fu_3575_p3;
wire   [63:0] tmp_155_fu_3589_p3;
wire    ap_CS_fsm_state27;
wire   [63:0] tmp_156_fu_3603_p3;
wire   [63:0] tmp_157_fu_3617_p3;
wire    ap_CS_fsm_state28;
wire   [63:0] tmp_158_fu_3631_p3;
wire   [63:0] tmp_159_fu_3645_p3;
wire    ap_CS_fsm_state29;
wire   [63:0] tmp_160_fu_3659_p3;
wire   [63:0] tmp_161_fu_3673_p3;
wire    ap_CS_fsm_state30;
wire   [63:0] tmp_162_fu_3687_p3;
wire   [63:0] tmp_163_fu_3701_p3;
wire    ap_CS_fsm_state31;
wire   [63:0] tmp_164_fu_3715_p3;
wire   [63:0] tmp_165_fu_3729_p3;
wire    ap_CS_fsm_state32;
wire   [63:0] tmp_166_fu_3743_p3;
wire   [63:0] tmp_167_fu_3757_p3;
wire    ap_CS_fsm_state33;
wire   [63:0] tmp_168_fu_3771_p3;
wire   [63:0] tmp_169_fu_3785_p3;
wire    ap_CS_fsm_state34;
wire   [63:0] tmp_170_fu_3799_p3;
wire   [63:0] tmp_171_fu_3813_p3;
wire    ap_CS_fsm_state35;
wire   [63:0] tmp_172_fu_3827_p3;
wire   [63:0] tmp_173_fu_3841_p3;
wire   [63:0] tmp_174_fu_3855_p3;
wire   [63:0] zext_ln808_1_fu_3913_p1;
wire   [63:0] zext_ln180_39_fu_4137_p1;
wire   [63:0] zext_ln316_1_fu_4194_p1;
wire   [63:0] zext_ln180_42_fu_4258_p1;
wire   [63:0] zext_ln180_43_fu_4269_p1;
wire   [63:0] zext_ln180_47_fu_4307_p1;
wire  signed [63:0] sext_ln700_1_fu_4583_p1;
wire   [63:0] zext_ln700_6_fu_4643_p1;
wire   [63:0] zext_ln700_2_fu_4718_p1;
wire   [63:0] zext_ln544_8_fu_4704_p1;
wire   [63:0] zext_ln544_fu_4816_p1;
wire   [63:0] zext_ln180_45_fu_5115_p1;
reg   [63:0] wt_word_buffer_1_V_fu_504;
wire   [63:0] wt_word_buffer_1_V_6_fu_3981_p3;
reg   [63:0] wt_word_buffer_1_V_3_fu_508;
wire   [63:0] wt_word_buffer_1_V_5_fu_3974_p3;
reg   [15:0] wt_addr_V_0_fu_512;
reg   [2:0] wt_offset_V_0_fu_516;
reg   [31:0] p_Val2_25_0_fu_520;
reg   [31:0] tmp_179_fu_4920_p4;
wire   [0:0] xor_ln879_fu_2710_p2;
wire   [0:0] xor_ln879_2_fu_2906_p2;
wire   [0:0] icmp_ln879_fu_2703_p2;
wire   [0:0] icmp_ln879_6_fu_2725_p2;
wire   [11:0] add_ln700_34_fu_4662_p2;
wire    ap_CS_fsm_state92;
wire    ap_CS_fsm_state93;
wire    ap_CS_fsm_state94;
wire    ap_CS_fsm_state95;
wire    ap_CS_fsm_state96;
wire    ap_CS_fsm_state97;
wire    ap_CS_fsm_state98;
wire    ap_CS_fsm_state99;
wire    ap_CS_fsm_state100;
wire    ap_CS_fsm_state101;
wire    ap_CS_fsm_state102;
wire    ap_CS_fsm_state103;
wire    ap_CS_fsm_state104;
wire    ap_CS_fsm_state105;
wire    ap_CS_fsm_state106;
wire    ap_CS_fsm_state107;
wire    ap_CS_fsm_state108;
wire    ap_CS_fsm_state109;
wire    ap_CS_fsm_state110;
wire    ap_CS_fsm_state111;
wire    ap_CS_fsm_state112;
wire    ap_CS_fsm_state113;
wire    ap_CS_fsm_state114;
wire    ap_CS_fsm_state115;
wire    ap_CS_fsm_state116;
wire    ap_CS_fsm_state117;
wire    ap_CS_fsm_state118;
wire    ap_CS_fsm_state119;
wire    ap_CS_fsm_state120;
wire    ap_CS_fsm_state121;
wire    ap_CS_fsm_state122;
wire   [1:0] select_ln50_fu_4328_p3;
wire   [1:0] select_ln879_5_fu_4375_p3;
wire   [11:0] add_ln700_11_fu_4729_p2;
reg   [2:0] grp_fu_2630_p1;
wire   [6:0] zext_ln217_1_fu_2661_p1;
wire   [6:0] shl_ln227_fu_2665_p2;
wire   [2:0] grp_fu_2630_p2;
wire   [3:0] zext_ln461_fu_2681_p1;
wire   [3:0] r_V_fu_2685_p2;
wire   [3:0] w_div_8_V_fu_2671_p4;
wire   [0:0] trunc_ln790_2_fu_2699_p1;
wire   [3:0] select_ln1353_fu_2717_p3;
wire   [1:0] trunc_ln790_1_fu_2695_p1;
wire   [1:0] or_ln1353_fu_2740_p2;
wire   [3:0] zext_ln1353_fu_2746_p1;
wire   [2:0] zext_ln1353_1_fu_2762_p1;
wire   [2:0] add_ln1353_fu_2766_p2;
wire   [3:0] zext_ln1353_2_fu_2772_p1;
wire   [0:0] tmp_109_fu_2782_p3;
wire   [2:0] and_ln_fu_2790_p3;
wire   [2:0] or_ln1353_1_fu_2804_p2;
wire   [3:0] zext_ln1353_3_fu_2810_p1;
wire   [2:0] and_ln1355_3_fu_2820_p4;
wire   [3:0] zext_ln1355_fu_2830_p1;
wire   [3:0] add_ln1353_2_fu_2840_p2;
wire   [1:0] tmp_110_fu_2852_p4;
wire   [2:0] trunc_ln790_fu_2691_p1;
wire   [2:0] or_ln1353_2_fu_2868_p2;
wire   [3:0] zext_ln1353_4_fu_2874_p1;
wire   [3:0] zext_ln1355_3_fu_2884_p1;
wire   [3:0] add_ln1353_3_fu_2894_p2;
wire   [2:0] shl_ln_fu_2912_p3;
wire   [4:0] zext_ln196_fu_2919_p1;
wire   [11:0] or_ln180_fu_2957_p2;
wire   [1:0] tmp_107_fu_2975_p3;
wire   [11:0] or_ln180_1_fu_2996_p2;
wire   [11:0] or_ln180_2_fu_3010_p2;
wire   [11:0] or_ln180_3_fu_3024_p2;
wire   [11:0] or_ln180_4_fu_3038_p2;
wire   [11:0] or_ln180_5_fu_3052_p2;
wire   [11:0] or_ln180_6_fu_3066_p2;
wire   [11:0] or_ln180_7_fu_3080_p2;
wire   [11:0] or_ln180_8_fu_3094_p2;
wire   [11:0] or_ln180_9_fu_3108_p2;
wire   [11:0] or_ln180_10_fu_3122_p2;
wire   [11:0] or_ln180_11_fu_3136_p2;
wire   [11:0] or_ln180_12_fu_3150_p2;
wire   [11:0] or_ln180_13_fu_3164_p2;
wire   [11:0] or_ln180_14_fu_3178_p2;
wire   [11:0] or_ln180_15_fu_3192_p2;
wire   [11:0] or_ln180_16_fu_3206_p2;
wire   [11:0] or_ln180_17_fu_3220_p2;
wire   [11:0] or_ln180_18_fu_3234_p2;
wire   [11:0] or_ln180_19_fu_3248_p2;
wire   [11:0] or_ln180_20_fu_3262_p2;
wire   [11:0] or_ln180_21_fu_3276_p2;
wire   [11:0] or_ln180_22_fu_3290_p2;
wire   [11:0] or_ln180_23_fu_3304_p2;
wire   [11:0] or_ln180_24_fu_3318_p2;
wire   [11:0] or_ln180_25_fu_3332_p2;
wire   [11:0] or_ln180_26_fu_3346_p2;
wire   [11:0] or_ln180_27_fu_3360_p2;
wire   [11:0] or_ln180_28_fu_3374_p2;
wire   [11:0] or_ln180_29_fu_3388_p2;
wire   [11:0] or_ln180_30_fu_3402_p2;
wire   [11:0] or_ln180_31_fu_3416_p2;
wire   [11:0] or_ln180_32_fu_3430_p2;
wire   [11:0] or_ln180_33_fu_3444_p2;
wire   [11:0] or_ln180_34_fu_3458_p2;
wire   [11:0] or_ln180_35_fu_3472_p2;
wire   [11:0] or_ln180_36_fu_3486_p2;
wire   [11:0] or_ln180_37_fu_3500_p2;
wire   [11:0] or_ln180_38_fu_3514_p2;
wire   [11:0] or_ln180_39_fu_3528_p2;
wire   [11:0] or_ln180_40_fu_3542_p2;
wire   [11:0] or_ln180_41_fu_3556_p2;
wire   [11:0] or_ln180_42_fu_3570_p2;
wire   [11:0] or_ln180_43_fu_3584_p2;
wire   [11:0] or_ln180_44_fu_3598_p2;
wire   [11:0] or_ln180_45_fu_3612_p2;
wire   [11:0] or_ln180_46_fu_3626_p2;
wire   [11:0] or_ln180_47_fu_3640_p2;
wire   [11:0] or_ln180_48_fu_3654_p2;
wire   [11:0] or_ln180_49_fu_3668_p2;
wire   [11:0] or_ln180_50_fu_3682_p2;
wire   [11:0] or_ln180_51_fu_3696_p2;
wire   [11:0] or_ln180_52_fu_3710_p2;
wire   [11:0] or_ln180_53_fu_3724_p2;
wire   [11:0] or_ln180_54_fu_3738_p2;
wire   [11:0] or_ln180_55_fu_3752_p2;
wire   [11:0] or_ln180_56_fu_3766_p2;
wire   [11:0] or_ln180_57_fu_3780_p2;
wire   [11:0] or_ln180_58_fu_3794_p2;
wire   [11:0] or_ln180_59_fu_3808_p2;
wire   [11:0] or_ln180_60_fu_3822_p2;
wire   [11:0] or_ln180_61_fu_3836_p2;
wire   [11:0] or_ln180_62_fu_3850_p2;
wire   [13:0] zext_ln887_fu_3886_p1;
wire   [13:0] add_ln808_fu_3908_p2;
wire   [0:0] icmp_ln879_21_fu_3922_p2;
wire   [15:0] add_ln700_14_fu_3928_p2;
wire   [2:0] add_ln700_15_fu_3934_p2;
wire   [5:0] mul_ln_fu_3956_p3;
wire   [63:0] zext_ln808_fu_3964_p1;
wire   [63:0] wt_word_buffer_0_V_fu_3968_p2;
wire   [3:0] tmp_178_fu_4014_p3;
wire   [4:0] zext_ln180_36_fu_4022_p1;
wire   [4:0] zext_ln180_35_fu_4010_p1;
wire   [4:0] sub_ln180_fu_4026_p2;
wire   [0:0] trunc_ln791_fu_4036_p1;
wire   [5:0] zext_ln180_37_fu_4073_p1;
wire   [5:0] add_ln180_fu_4077_p2;
wire   [5:0] shl_ln180_fu_4082_p2;
wire   [3:0] shl_ln555_2_fu_4098_p3;
wire   [4:0] zext_ln555_8_fu_4106_p1;
wire   [4:0] zext_ln555_7_fu_4094_p1;
wire   [5:0] zext_ln180_38_fu_4128_p1;
wire   [5:0] add_ln180_21_fu_4132_p2;
wire   [4:0] zext_ln555_11_fu_4142_p1;
wire   [4:0] add_ln555_fu_4146_p2;
wire  signed [31:0] sext_ln555_fu_4151_p1;
wire   [2:0] zext_ln316_fu_4175_p1;
wire   [2:0] add_ln316_fu_4179_p2;
wire   [12:0] tmp_180_fu_4184_p4;
wire   [4:0] tmp_181_fu_4199_p3;
wire   [5:0] zext_ln180_40_fu_4223_p1;
wire   [5:0] add_ln180_22_fu_4227_p2;
wire   [6:0] tmp_183_fu_4240_p3;
wire   [8:0] zext_ln180_41_fu_4248_p1;
wire   [8:0] p_shl4_cast_fu_4232_p3;
wire   [8:0] add_ln180_24_fu_4263_p2;
wire   [2:0] trunc_ln209_fu_4274_p1;
wire   [8:0] zext_ln180_46_fu_4298_p1;
wire   [8:0] add_ln180_26_fu_4302_p2;
wire   [5:0] zext_ln209_6_fu_4312_p1;
wire   [5:0] add_ln209_4_fu_4316_p2;
wire   [0:0] b_V_read_assign_fu_4321_p3;
wire   [5:0] add_ln214_fu_4343_p2;
wire   [0:0] icmp_ln879_22_fu_4337_p2;
wire   [0:0] xor_ln879_3_fu_4355_p2;
wire   [0:0] b_V_read_assign_1_fu_4348_p3;
wire   [0:0] or_ln879_fu_4369_p2;
wire   [1:0] select_ln879_fu_4361_p3;
wire   [5:0] add_ln209_5_fu_4390_p2;
wire   [0:0] icmp_ln879_23_fu_4384_p2;
wire   [0:0] xor_ln879_4_fu_4402_p2;
wire   [0:0] b_V_read_assign_2_fu_4395_p3;
wire   [0:0] or_ln879_2_fu_4416_p2;
wire   [1:0] select_ln879_6_fu_4408_p3;
wire   [4:0] tmp_185_fu_4455_p3;
wire   [6:0] trunc_ln887_5_fu_4467_p1;
wire   [6:0] add_ln887_fu_4471_p2;
wire   [5:0] zext_ln180_48_fu_4497_p1;
wire   [5:0] add_ln180_27_fu_4501_p2;
wire   [6:0] tmp_186_fu_4514_p3;
wire   [8:0] p_shl_cast_fu_4506_p3;
wire   [8:0] zext_ln180_49_fu_4522_p1;
wire   [8:0] zext_ln180_50_fu_4544_p1;
wire   [8:0] add_ln180_29_fu_4548_p2;
wire   [12:0] zext_ln700_4_fu_4574_p1;
wire   [12:0] add_ln700_39_fu_4578_p2;
wire   [7:0] add_ln700_29_fu_4588_p2;
wire   [7:0] add_ln700_30_fu_4594_p2;
wire   [7:0] tmp_187_fu_4626_p3;
wire   [8:0] zext_ln700_5_fu_4634_p1;
wire   [8:0] add_ln700_40_fu_4638_p2;
wire  signed [5:0] sext_ln700_fu_4648_p1;
wire  signed [11:0] sext_ln887_fu_4658_p1;
wire   [11:0] tmp_176_fu_4675_p3;
wire   [12:0] zext_ln700_fu_4709_p1;
wire   [12:0] add_ln700_27_fu_4713_p2;
wire   [14:0] ret_V_s_fu_4739_p4;
wire   [2:0] add_ln391_fu_4752_p2;
wire   [4:0] zext_ln391_1_fu_4761_p1;
wire   [12:0] o_bank_offset_V_1_fu_4791_p4;
wire  signed [15:0] sext_ln816_fu_4835_p1;
wire   [0:0] icmp_ln816_fu_4839_p2;
wire   [31:0] zext_ln555_fu_4831_p1;
wire   [31:0] zext_ln816_fu_4844_p1;
wire   [5:0] shl_ln555_fu_4874_p2;
wire   [31:0] zext_ln555_9_fu_4880_p1;
wire   [5:0] or_ln555_fu_4892_p2;
wire   [31:0] zext_ln555_10_fu_4898_p1;
wire   [0:0] p_Result_2_fu_4884_p3;
wire   [0:0] p_Result_3_fu_4902_p3;
wire   [0:0] and_ln419_fu_4910_p2;
wire   [31:0] zext_ln555_2_fu_4870_p1;
wire   [31:0] zext_ln816_1_fu_4916_p1;
wire   [3:0] trunc_ln808_fu_4951_p1;
wire   [3:0] lshr_ln808_fu_4955_p2;
wire   [4:0] zext_ln802_fu_4960_p1;
wire   [5:0] zext_ln647_fu_4969_p1;
wire   [5:0] lshr_ln647_fu_4973_p2;
wire   [4:0] trunc_ln647_fu_4979_p1;
wire   [4:0] shl_ln790_fu_4964_p2;
wire   [4:0] and_ln209_fu_4983_p2;
wire   [4:0] add_ln209_fu_4989_p2;
wire   [4:0] add_ln209_3_fu_4995_p2;
wire   [0:0] p_Result_6_fu_5000_p3;
wire   [0:0] p_Result_7_fu_5008_p3;
wire   [0:0] and_ln430_fu_5016_p2;
wire   [31:0] zext_ln790_fu_4947_p1;
wire   [31:0] zext_ln816_2_fu_5022_p1;
wire   [13:0] lshr_ln_fu_5036_p4;
wire   [47:0] trunc_ln_fu_5056_p4;
wire  signed [63:0] sext_ln1527_fu_5065_p1;
wire   [15:0] trunc_ln647_1_fu_5069_p1;
wire   [11:0] tmp_184_fu_5096_p4;
wire   [13:0] trunc_ln180_2_fu_5092_p1;
wire   [13:0] zext_ln180_44_fu_5105_p1;
wire   [13:0] add_ln180_25_fu_5109_p2;
wire   [14:0] o_bank_offset_V_fu_5120_p0;
wire   [4:0] o_bank_offset_V_fu_5120_p1;
reg   [126:0] ap_NS_fsm;
wire   [15:0] o_bank_offset_V_fu_5120_p00;
wire   [15:0] o_bank_offset_V_fu_5120_p10;
reg    ap_condition_4011;

// power-on initialization
initial begin
#0 ap_CS_fsm = 127'd1;
#0 outword_V = 64'd0;
#0 grp_process_word_fu_2613_ap_start_reg = 1'b0;
end

bin_conv_line_bufbkb #(
    .DataWidth( 2 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
line_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_process_word_fu_2613_line_buffer_m_V_address0),
    .ce0(grp_process_word_fu_2613_line_buffer_m_V_ce0),
    .we0(grp_process_word_fu_2613_line_buffer_m_V_we0),
    .d0(grp_process_word_fu_2613_line_buffer_m_V_d0),
    .q0(line_buffer_q0),
    .address1(grp_process_word_fu_2613_line_buffer_m_V_address1),
    .ce1(grp_process_word_fu_2613_line_buffer_m_V_ce1),
    .we1(grp_process_word_fu_2613_line_buffer_m_V_we1),
    .d1(grp_process_word_fu_2613_line_buffer_m_V_d1)
);

bin_conv_conv_parcud #(
    .DataWidth( 1 ),
    .AddressRange( 18 ),
    .AddressWidth( 5 ))
conv_params_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_params_V_address0),
    .ce0(conv_params_V_ce0),
    .we0(conv_params_V_we0),
    .d0(conv_params_V_d0),
    .q0(conv_params_V_q0)
);

bin_conv_fixed_budEe #(
    .DataWidth( 12 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
fixed_buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_V_address0),
    .ce0(fixed_buffer_V_ce0),
    .we0(fixed_buffer_V_we0),
    .d0(fixed_buffer_V_d0),
    .q0(fixed_buffer_V_q0),
    .address1(fixed_buffer_V_address1),
    .ce1(fixed_buffer_V_ce1),
    .we1(fixed_buffer_V_we1),
    .d1(fixed_buffer_V_d1),
    .q1(fixed_buffer_V_q1)
);

bin_conv_fixed_teeOg #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
fixed_temp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_temp_V_address0),
    .ce0(fixed_temp_V_ce0),
    .we0(fixed_temp_V_we0),
    .d0(fixed_buffer_V_q0),
    .q0(fixed_temp_V_q0),
    .address1(fixed_temp_V_address1),
    .ce1(fixed_temp_V_ce1),
    .we1(fixed_temp_V_we1),
    .d1(fixed_temp_V_d1),
    .q1(fixed_temp_V_q1)
);

bin_conv_word_buffYi #(
    .DataWidth( 2 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
word_buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(word_buffer_V_address0),
    .ce0(word_buffer_V_ce0),
    .we0(word_buffer_V_we0),
    .d0(word_buffer_V_d0),
    .q0(word_buffer_V_q0),
    .address1(word_buffer_V_address1),
    .ce1(word_buffer_V_ce1),
    .we1(word_buffer_V_we1),
    .d1(word_buffer_V_d1),
    .q1(word_buffer_V_q1)
);

bin_conv_old_wordg8j #(
    .DataWidth( 2 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
old_word_buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(old_word_buffer_V_address0),
    .ce0(old_word_buffer_V_ce0),
    .we0(old_word_buffer_V_we0),
    .d0(word_buffer_V_q1),
    .q0(old_word_buffer_V_q0),
    .address1(grp_process_word_fu_2613_old_word_buffer_m_V_address1),
    .ce1(old_word_buffer_V_ce1),
    .q1(old_word_buffer_V_q1)
);

bin_conv_conv_outhbi #(
    .DataWidth( 5 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
conv_out_buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_out_buffer_V_address0),
    .ce0(conv_out_buffer_V_ce0),
    .we0(conv_out_buffer_V_we0),
    .d0(grp_process_word_fu_2613_conv_out_buffer_m_V_d0),
    .q0(conv_out_buffer_V_q0)
);

bin_conv_lb #(
    .DataWidth( 1 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
lb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lb_address0),
    .ce0(lb_ce0),
    .we0(lb_we0),
    .d0(lb_d0),
    .q0(lb_q0),
    .address1(lb_address1),
    .ce1(lb_ce1),
    .we1(lb_we1),
    .d1(lb_d1)
);

bin_conv_lb #(
    .DataWidth( 1 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
rb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rb_address0),
    .ce0(rb_ce0),
    .we0(rb_we0),
    .d0(rb_d0),
    .q0(rb_q0),
    .address1(rb_address1),
    .ce1(rb_ce1),
    .we1(rb_we1),
    .d1(rb_d1)
);

process_word grp_process_word_fu_2613(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_process_word_fu_2613_ap_start),
    .ap_done(grp_process_word_fu_2613_ap_done),
    .ap_idle(grp_process_word_fu_2613_ap_idle),
    .ap_ready(grp_process_word_fu_2613_ap_ready),
    .word_buffer_m_V_address0(grp_process_word_fu_2613_word_buffer_m_V_address0),
    .word_buffer_m_V_ce0(grp_process_word_fu_2613_word_buffer_m_V_ce0),
    .word_buffer_m_V_q0(word_buffer_V_q0),
    .word_buffer_m_V_address1(grp_process_word_fu_2613_word_buffer_m_V_address1),
    .word_buffer_m_V_ce1(grp_process_word_fu_2613_word_buffer_m_V_ce1),
    .word_buffer_m_V_q1(word_buffer_V_q1),
    .word_buffer_m_V_offset(p_01092_0_0_reg_2412),
    .old_word_buffer_m_V_address0(grp_process_word_fu_2613_old_word_buffer_m_V_address0),
    .old_word_buffer_m_V_ce0(grp_process_word_fu_2613_old_word_buffer_m_V_ce0),
    .old_word_buffer_m_V_q0(old_word_buffer_V_q0),
    .old_word_buffer_m_V_address1(grp_process_word_fu_2613_old_word_buffer_m_V_address1),
    .old_word_buffer_m_V_ce1(grp_process_word_fu_2613_old_word_buffer_m_V_ce1),
    .old_word_buffer_m_V_q1(old_word_buffer_V_q1),
    .lb_address0(grp_process_word_fu_2613_lb_address0),
    .lb_ce0(grp_process_word_fu_2613_lb_ce0),
    .lb_q0(lb_q0),
    .rb_address0(grp_process_word_fu_2613_rb_address0),
    .rb_ce0(grp_process_word_fu_2613_rb_ce0),
    .rb_q0(rb_q0),
    .line_buffer_m_V_address0(grp_process_word_fu_2613_line_buffer_m_V_address0),
    .line_buffer_m_V_ce0(grp_process_word_fu_2613_line_buffer_m_V_ce0),
    .line_buffer_m_V_we0(grp_process_word_fu_2613_line_buffer_m_V_we0),
    .line_buffer_m_V_d0(grp_process_word_fu_2613_line_buffer_m_V_d0),
    .line_buffer_m_V_q0(line_buffer_q0),
    .line_buffer_m_V_address1(grp_process_word_fu_2613_line_buffer_m_V_address1),
    .line_buffer_m_V_ce1(grp_process_word_fu_2613_line_buffer_m_V_ce1),
    .line_buffer_m_V_we1(grp_process_word_fu_2613_line_buffer_m_V_we1),
    .line_buffer_m_V_d1(grp_process_word_fu_2613_line_buffer_m_V_d1),
    .conv_params_m_V_address0(grp_process_word_fu_2613_conv_params_m_V_address0),
    .conv_params_m_V_ce0(grp_process_word_fu_2613_conv_params_m_V_ce0),
    .conv_params_m_V_q0(conv_params_V_q0),
    .conv_out_buffer_m_V_address0(grp_process_word_fu_2613_conv_out_buffer_m_V_address0),
    .conv_out_buffer_m_V_ce0(grp_process_word_fu_2613_conv_out_buffer_m_V_ce0),
    .conv_out_buffer_m_V_we0(grp_process_word_fu_2613_conv_out_buffer_m_V_we0),
    .conv_out_buffer_m_V_d0(grp_process_word_fu_2613_conv_out_buffer_m_V_d0),
    .log_width_V(log_width_V_reg_5138),
    .words_per_image_V(words_per_image_V_reg_5617),
    .wrd_V(t_V_0_reg_2287)
);

top_mul_mul_15ns_ibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
top_mul_mul_15ns_ibs_U23(
    .din0(o_bank_offset_V_fu_5120_p0),
    .din1(o_bank_offset_V_fu_5120_p1),
    .dout(o_bank_offset_V_fu_5120_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_process_word_fu_2613_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln887_26_fu_4431_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state47))) begin
            grp_process_word_fu_2613_ap_start_reg <= 1'b1;
        end else if ((grp_process_word_fu_2613_ap_ready == 1'b1)) begin
            grp_process_word_fu_2613_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_22_fu_4935_p2 == 1'd1) & (icmp_ln879_20_reg_6391 == 1'd1) & (icmp_ln883_reg_6335 == 1'd1) & (icmp_ln879_19_reg_6387 == 1'd0) & (1'b1 == ap_CS_fsm_state127))) begin
        outword_V <= p_Result_1_fu_5073_p5;
    end else if (((icmp_ln887_22_fu_4935_p2 == 1'd1) & (icmp_ln879_20_reg_6391 == 1'd1) & (icmp_ln879_19_reg_6387 == 1'd0) & (icmp_ln883_reg_6335 == 1'd0) & (1'b1 == ap_CS_fsm_state127))) begin
        outword_V <= p_Val2_28_0_reg_2549;
    end else if (((icmp_ln408_fu_4804_p2 == 1'd1) & (icmp_ln879_19_reg_6387 == 1'd1) & (1'b1 == ap_CS_fsm_state124))) begin
        outword_V <= p_Val2_0_reg_2514;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln408_fu_4804_p2 == 1'd1) & (icmp_ln879_20_reg_6391 == 1'd0) & (icmp_ln879_19_reg_6387 == 1'd0) & (1'b1 == ap_CS_fsm_state124))) begin
        outword_V_loc_0_reg_2571 <= outword_V;
    end else if (((icmp_ln887_22_fu_4935_p2 == 1'd1) & (icmp_ln879_20_reg_6391 == 1'd1) & (icmp_ln879_19_reg_6387 == 1'd0) & (icmp_ln883_reg_6335 == 1'd0) & (1'b1 == ap_CS_fsm_state127))) begin
        outword_V_loc_0_reg_2571 <= p_Val2_28_0_reg_2549;
    end else if (((icmp_ln887_22_fu_4935_p2 == 1'd1) & (icmp_ln879_20_reg_6391 == 1'd1) & (icmp_ln883_reg_6335 == 1'd1) & (icmp_ln879_19_reg_6387 == 1'd0) & (1'b1 == ap_CS_fsm_state127))) begin
        outword_V_loc_0_reg_2571 <= p_Result_1_fu_5073_p5;
    end else if (((icmp_ln408_fu_4804_p2 == 1'd1) & (icmp_ln879_19_reg_6387 == 1'd1) & (1'b1 == ap_CS_fsm_state124))) begin
        outword_V_loc_0_reg_2571 <= p_Val2_0_reg_2514;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) & (grp_process_word_fu_2613_ap_done == 1'b1))) begin
        p_01092_0_0_reg_2412 <= add_ln700_25_reg_5906;
    end else if (((1'b1 == ap_CS_fsm_state43) & ((icmp_ln887_24_fu_4163_p2 == 1'd1) | (icmp_ln883_1_reg_5808 == 1'd1)))) begin
        p_01092_0_0_reg_2412 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_28_fu_4443_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        p_01159_0_0_reg_2457 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        p_01159_0_0_reg_2457 <= add_ln700_37_reg_5963;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_31_fu_4485_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50))) begin
        p_01195_0_0_reg_2446 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        p_01195_0_0_reg_2446 <= add_ln700_33_reg_5945;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_32_fu_4532_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        p_01205_0_0_reg_2435 <= add_ln700_32_reg_5932;
    end else if (((icmp_ln887_28_fu_4443_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state49))) begin
        p_01205_0_0_reg_2435 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_26_fu_4431_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        p_01215_0_0_reg_2424 <= 2'd0;
    end else if (((icmp_ln887_31_fu_4485_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
        p_01215_0_0_reg_2424 <= add_ln700_28_reg_5914;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_30_fu_4558_p2 == 1'd0) & (icmp_ln879_18_reg_5747 == 1'd0) & (1'b1 == ap_CS_fsm_state53))) begin
        p_01296_0_0_reg_2480 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        p_01296_0_0_reg_2480 <= add_ln700_36_reg_5992;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_30_fu_4558_p2 == 1'd0) & (icmp_ln879_18_reg_5747 == 1'd0) & (1'b1 == ap_CS_fsm_state53))) begin
        p_01300_0_0_reg_2468 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        p_01300_0_0_reg_2468 <= add_ln700_35_fu_4652_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        p_01321_0_reg_2491 <= 6'd1;
    end else if (((icmp_ln887_20_fu_4692_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state90))) begin
        p_01321_0_reg_2491 <= i_V_3_fu_4723_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        p_01464_0_reg_2503 <= b_V_reg_6342;
    end else if (((icmp_ln378_fu_4669_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state89))) begin
        p_01464_0_reg_2503 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        p_01576_0_0_reg_2526 <= add_ln700_16_reg_6408;
    end else if ((1'b1 == ap_CS_fsm_state123)) begin
        p_01576_0_0_reg_2526 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln408_fu_4804_p2 == 1'd1) & (icmp_ln879_20_reg_6391 == 1'd1) & (icmp_ln879_19_reg_6387 == 1'd0) & (1'b1 == ap_CS_fsm_state124))) begin
        p_01698_0_0_reg_2538 <= 6'd0;
    end else if (((icmp_ln418_fu_4858_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state126))) begin
        p_01698_0_0_reg_2538 <= add_ln700_20_fu_4864_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_22_fu_4935_p2 == 1'd1) & (icmp_ln879_20_reg_6391 == 1'd1) & (icmp_ln879_19_reg_6387 == 1'd0) & (icmp_ln883_reg_6335 == 1'd0) & (1'b1 == ap_CS_fsm_state127))) begin
        p_02183_2_0_reg_2600 <= zext_ln702_fu_5045_p1;
    end else if (((icmp_ln887_22_fu_4935_p2 == 1'd1) & (icmp_ln879_20_reg_6391 == 1'd1) & (icmp_ln883_reg_6335 == 1'd1) & (icmp_ln879_19_reg_6387 == 1'd0) & (1'b1 == ap_CS_fsm_state127))) begin
        p_02183_2_0_reg_2600 <= o_bank_offset_V_2_reg_6400;
    end else if ((((icmp_ln408_fu_4804_p2 == 1'd1) & (icmp_ln879_20_reg_6391 == 1'd0) & (icmp_ln879_19_reg_6387 == 1'd0) & (1'b1 == ap_CS_fsm_state124)) | ((icmp_ln408_fu_4804_p2 == 1'd1) & (icmp_ln879_19_reg_6387 == 1'd1) & (1'b1 == ap_CS_fsm_state124)))) begin
        p_02183_2_0_reg_2600 <= o_bank_offset_V_reg_6380;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_22_fu_4935_p2 == 1'd1) & (icmp_ln879_20_reg_6391 == 1'd1) & (icmp_ln883_reg_6335 == 1'd1) & (icmp_ln879_19_reg_6387 == 1'd0) & (1'b1 == ap_CS_fsm_state127))) begin
        p_02221_2_0_reg_2587 <= o_bank_idx_V_1_reg_6395;
    end else if ((((icmp_ln887_22_fu_4935_p2 == 1'd1) & (icmp_ln879_20_reg_6391 == 1'd1) & (icmp_ln879_19_reg_6387 == 1'd0) & (icmp_ln883_reg_6335 == 1'd0) & (1'b1 == ap_CS_fsm_state127)) | ((icmp_ln408_fu_4804_p2 == 1'd1) & (icmp_ln879_20_reg_6391 == 1'd0) & (icmp_ln879_19_reg_6387 == 1'd0) & (1'b1 == ap_CS_fsm_state124)) | ((icmp_ln408_fu_4804_p2 == 1'd1) & (icmp_ln879_19_reg_6387 == 1'd1) & (1'b1 == ap_CS_fsm_state124)))) begin
        p_02221_2_0_reg_2587 <= ret_V_reg_6363;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_0427_0_reg_2276 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        p_0427_0_reg_2276 <= i_V_reg_5632;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_18_fu_3876_p2 == 1'd1) & (icmp_ln887_18_fu_3864_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        p_0503_0_0_reg_2322 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        p_0503_0_0_reg_2322 <= add_ln700_reg_5759;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_30_fu_4558_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53))) begin
        p_0523_0_0_reg_2311 <= add_ln700_31_reg_5742;
    end else if (((icmp_ln887_fu_2932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        p_0523_0_0_reg_2311 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_25_fu_4116_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
        p_0560_0_0_reg_2355 <= add_ln700_21_reg_5817;
    end else if (((icmp_ln879_18_reg_5747 == 1'd1) & (icmp_ln887_21_fu_3998_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        p_0560_0_0_reg_2355 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_23_fu_4061_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        p_0570_0_0_reg_2344 <= add_ln700_19_reg_5793;
    end else if (((icmp_ln887_19_fu_3890_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        p_0570_0_0_reg_2344 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_23_fu_4061_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        p_0709_0_0_reg_2366 <= 2'd0;
    end else if (((icmp_ln887_25_fu_4116_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        p_0709_0_0_reg_2366 <= add_ln700_22_fu_4122_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_27_fu_4211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state45))) begin
        p_0718_0_0_reg_2401 <= 4'd0;
    end else if (((icmp_ln887_29_fu_4286_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        p_0718_0_0_reg_2401 <= add_ln1353_4_fu_4292_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_29_fu_4286_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_0728_0_0_reg_2389 <= add_ln700_26_reg_5868;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_0728_0_0_reg_2389 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (((icmp_ln883_1_fu_4056_p2 == 1'd0) & (icmp_ln879_18_reg_5747 == 1'd0)) | ((icmp_ln887_21_fu_3998_p2 == 1'd1) & (icmp_ln883_1_fu_4056_p2 == 1'd0))))) begin
        p_0783_0_0_reg_2377 <= 2'd0;
    end else if (((icmp_ln887_27_fu_4211_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
        p_0783_0_0_reg_2377 <= add_ln700_24_reg_5843;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln418_fu_4858_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state126))) begin
        p_Val2_33_0_reg_2560 <= 5'd0;
    end else if (((icmp_ln879_20_reg_6391 == 1'd1) & (icmp_ln887_22_fu_4935_p2 == 1'd0) & (icmp_ln879_19_reg_6387 == 1'd0) & (1'b1 == ap_CS_fsm_state127))) begin
        p_Val2_33_0_reg_2560 <= add_ln700_23_fu_4941_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_18_fu_3876_p2 == 1'd1) & (icmp_ln887_18_fu_3864_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        phi_mul_reg_2333 <= 13'd0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        phi_mul_reg_2333 <= add_ln808_1_reg_5764;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_30_fu_4558_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53))) begin
        t_V_0_reg_2287 <= select_ln883_fu_4600_p3;
    end else if (((icmp_ln887_fu_2932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        t_V_0_reg_2287 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_30_fu_4558_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53))) begin
        t_V_2_0_reg_2299 <= select_ln883_1_fu_4607_p3;
    end else if (((icmp_ln887_fu_2932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        t_V_2_0_reg_2299 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_21_fu_3998_p2 == 1'd1) & (icmp_ln879_18_reg_5747 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        wt_addr_V_0_fu_512 <= select_ln284_reg_5780;
    end else if (((icmp_ln887_fu_2932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        wt_addr_V_0_fu_512 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_21_fu_3998_p2 == 1'd1) & (icmp_ln879_18_reg_5747 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        wt_offset_V_0_fu_516 <= select_ln284_1_reg_5785;
    end else if (((icmp_ln887_fu_2932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        wt_offset_V_0_fu_516 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_27_fu_4211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state45))) begin
        add_ln180_23_reg_5873[8 : 1] <= add_ln180_23_fu_4252_p2[8 : 1];
        shl_ln4_reg_5888[5 : 3] <= shl_ln4_fu_4278_p3[5 : 3];
        word_buffer_V_addr_1_reg_5878[7 : 1] <= zext_ln180_42_fu_4258_p1[7 : 1];
        word_buffer_V_addr_3_reg_5883[7 : 1] <= zext_ln180_43_fu_4269_p1[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_31_fu_4485_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50))) begin
        add_ln180_28_reg_5937[8 : 1] <= add_ln180_28_fu_4526_p2[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state124)) begin
        add_ln700_16_reg_6408 <= add_ln700_16_fu_4810_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_18_reg_5747 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        add_ln700_19_reg_5793 <= add_ln700_19_fu_4004_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        add_ln700_21_reg_5817 <= add_ln700_21_fu_4067_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln883_1_reg_5808 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        add_ln700_24_reg_5843 <= add_ln700_24_fu_4169_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        add_ln700_25_reg_5906 <= add_ln700_25_fu_4437_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        add_ln700_26_reg_5868 <= add_ln700_26_fu_4217_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        add_ln700_28_reg_5914 <= add_ln700_28_fu_4449_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        add_ln700_31_reg_5742 <= add_ln700_31_fu_3870_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        add_ln700_32_reg_5932 <= add_ln700_32_fu_4491_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        add_ln700_33_reg_5945 <= add_ln700_33_fu_4538_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        add_ln700_36_reg_5992 <= add_ln700_36_fu_4620_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        add_ln700_37_reg_5963 <= add_ln700_37_fu_4564_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        add_ln700_reg_5759 <= add_ln700_fu_3896_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_19_fu_3890_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        add_ln808_1_reg_5764 <= add_ln808_1_fu_3902_p2;
        trunc_ln180_reg_5774 <= trunc_ln180_fu_3918_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        b_V_reg_6342 <= b_V_fu_4698_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        dmem_V_5_load_reg_5858 <= dmem_V_6_q0;
        zext_ln316_2_reg_5853[4 : 3] <= zext_ln316_2_fu_4207_p1[4 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_30_fu_4558_p2 == 1'd0) & (icmp_ln879_18_reg_5747 == 1'd0) & (1'b1 == ap_CS_fsm_state53))) begin
        fixed_buffer_V_addr_130_reg_5973 <= sext_ln700_1_fu_4583_p1;
        zext_ln700_3_reg_5968[6 : 0] <= zext_ln700_3_fu_4570_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_20_fu_4692_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state90))) begin
        fixed_temp_V_addr_2_reg_6352 <= zext_ln544_8_fu_4704_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_V_reg_5632 <= i_V_fu_2938_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        icmp_ln879_10_reg_5164 <= icmp_ln879_10_fu_2798_p2;
        icmp_ln879_11_reg_5169 <= icmp_ln879_11_fu_2814_p2;
        icmp_ln879_12_reg_5174 <= icmp_ln879_12_fu_2834_p2;
        icmp_ln879_13_reg_5179 <= icmp_ln879_13_fu_2846_p2;
        icmp_ln879_14_reg_5184 <= icmp_ln879_14_fu_2862_p2;
        icmp_ln879_15_reg_5189 <= icmp_ln879_15_fu_2878_p2;
        icmp_ln879_16_reg_5194 <= icmp_ln879_16_fu_2888_p2;
        icmp_ln879_17_reg_5199 <= icmp_ln879_17_fu_2900_p2;
        icmp_ln879_7_reg_5149 <= icmp_ln879_7_fu_2750_p2;
        icmp_ln879_8_reg_5154 <= icmp_ln879_8_fu_2756_p2;
        icmp_ln879_9_reg_5159 <= icmp_ln879_9_fu_2776_p2;
        log_slice_V_reg_5132[1 : 0] <= log_slice_V_fu_2650_p1[1 : 0];
        log_width_V_reg_5138 <= log_width_V_fu_2655_p2;
        tmp_108_reg_5144 <= r_V_fu_2685_p2[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_18_fu_3864_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        icmp_ln879_18_reg_5747 <= icmp_ln879_18_fu_3876_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state123)) begin
        icmp_ln879_19_reg_6387 <= icmp_ln879_19_fu_4774_p2;
        icmp_ln879_20_reg_6391 <= icmp_ln879_20_fu_4779_p2;
        o_bank_idx_V_1_reg_6395 <= o_index_V_6[32'd2];
        o_bank_offset_V_2_reg_6400[12 : 0] <= o_bank_offset_V_2_fu_4800_p1[12 : 0];
        o_bank_offset_V_reg_6380 <= o_bank_offset_V_fu_5120_p2;
        pool_width_V_reg_6375 <= pool_width_V_fu_4765_p2;
        ret_V_reg_6363 <= ret_V_fu_4736_p1;
        zext_ln391_reg_6370[2 : 0] <= zext_ln391_fu_4757_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & ((icmp_ln887_21_fu_3998_p2 == 1'd1) | (icmp_ln879_18_reg_5747 == 1'd0)))) begin
        icmp_ln883_1_reg_5808 <= icmp_ln883_1_fu_4056_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln378_fu_4669_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state89))) begin
        icmp_ln883_reg_6335 <= icmp_ln883_fu_4687_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln408_fu_4804_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state124))) begin
        outword_V_load_reg_6418 <= outword_V;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        p_Val2_0_reg_2514 <= tmp_177_fu_4848_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln418_fu_4858_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state126))) begin
        p_Val2_25_0_fu_520 <= tmp_179_fu_4920_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_20_reg_6391 == 1'd1) & (icmp_ln887_22_fu_4935_p2 == 1'd0) & (icmp_ln879_19_reg_6387 == 1'd0) & (1'b1 == ap_CS_fsm_state127))) begin
        p_Val2_28_0_reg_2549 <= tmp_182_fu_5026_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_19_fu_3890_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        select_ln284_1_reg_5785 <= select_ln284_1_fu_3948_p3;
        select_ln284_reg_5780 <= select_ln284_fu_3940_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_18_reg_5747 == 1'd1) & (icmp_ln887_21_fu_3998_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        select_ln791_reg_5803 <= select_ln791_fu_4040_p3;
        sext_ln180_reg_5798 <= sext_ln180_fu_4032_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_28_fu_4443_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        sext_ln700_1_cast_reg_5924[12 : 6] <= sext_ln700_1_cast_fu_4477_p3[12 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_23_fu_4061_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        sub_ln180_2_reg_5822 <= sub_ln180_2_fu_4088_p2;
        sub_ln555_reg_5827 <= sub_ln555_fu_4110_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_2932_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        tmp_111_reg_5637[11 : 6] <= tmp_111_fu_2944_p3[11 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_18_fu_3876_p2 == 1'd1) & (icmp_ln887_18_fu_3864_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        trunc_ln887_reg_5751 <= trunc_ln887_fu_3882_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        words_per_image_V_reg_5617 <= words_per_image_V_fu_2923_p2;
        zext_ln217_reg_5624[2 : 0] <= zext_ln217_fu_2929_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        wt_word_buffer_1_V_3_fu_508 <= wt_word_buffer_1_V_5_fu_3974_p3;
        wt_word_buffer_1_V_fu_504 <= wt_word_buffer_1_V_6_fu_3981_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_32_fu_4532_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state51))) begin
        zext_ln180_51_reg_5950[8 : 0] <= zext_ln180_51_fu_4553_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_2932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        zext_ln209_reg_5729[4 : 0] <= zext_ln209_fu_2972_p1[4 : 0];
        zext_ln252_reg_5734[1] <= zext_ln252_fu_2982_p1[1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln378_fu_4669_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state89))) begin
        zext_ln379_reg_6330[11 : 6] <= zext_ln379_fu_4683_p1[11 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_28_fu_4443_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state49))) begin
        zext_ln887_2_reg_5919[4 : 3] <= zext_ln887_2_fu_4463_p1[4 : 3];
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state127) & ((icmp_ln879_19_reg_6387 == 1'd1) | ((icmp_ln887_22_fu_4935_p2 == 1'd1) | (icmp_ln879_20_reg_6391 == 1'd0)))) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4011)) begin
        if ((icmp_ln883_reg_6335 == 1'd0)) begin
            ap_phi_mux_outword_V_loc_0_phi_fu_2574_p8 = p_Val2_28_0_reg_2549;
        end else if ((icmp_ln883_reg_6335 == 1'd1)) begin
            ap_phi_mux_outword_V_loc_0_phi_fu_2574_p8 = p_Result_1_fu_5073_p5;
        end else begin
            ap_phi_mux_outword_V_loc_0_phi_fu_2574_p8 = outword_V_loc_0_reg_2571;
        end
    end else begin
        ap_phi_mux_outword_V_loc_0_phi_fu_2574_p8 = outword_V_loc_0_reg_2571;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4011)) begin
        if ((icmp_ln883_reg_6335 == 1'd0)) begin
            ap_phi_mux_p_02183_2_0_phi_fu_2603_p8 = zext_ln702_fu_5045_p1;
        end else if ((icmp_ln883_reg_6335 == 1'd1)) begin
            ap_phi_mux_p_02183_2_0_phi_fu_2603_p8 = o_bank_offset_V_2_reg_6400;
        end else begin
            ap_phi_mux_p_02183_2_0_phi_fu_2603_p8 = p_02183_2_0_reg_2600;
        end
    end else begin
        ap_phi_mux_p_02183_2_0_phi_fu_2603_p8 = p_02183_2_0_reg_2600;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4011)) begin
        if ((icmp_ln883_reg_6335 == 1'd0)) begin
            ap_phi_mux_p_02221_2_0_phi_fu_2590_p8 = ret_V_reg_6363;
        end else if ((icmp_ln883_reg_6335 == 1'd1)) begin
            ap_phi_mux_p_02221_2_0_phi_fu_2590_p8 = o_bank_idx_V_1_reg_6395;
        end else begin
            ap_phi_mux_p_02221_2_0_phi_fu_2590_p8 = p_02221_2_0_reg_2587;
        end
    end else begin
        ap_phi_mux_p_02221_2_0_phi_fu_2590_p8 = p_02221_2_0_reg_2587;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state127) & ((icmp_ln879_19_reg_6387 == 1'd1) | ((icmp_ln887_22_fu_4935_p2 == 1'd1) | (icmp_ln879_20_reg_6391 == 1'd0))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        conv_out_buffer_V_address0 = zext_ln700_6_fu_4643_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        conv_out_buffer_V_address0 = grp_process_word_fu_2613_conv_out_buffer_m_V_address0;
    end else begin
        conv_out_buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        conv_out_buffer_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        conv_out_buffer_V_ce0 = grp_process_word_fu_2613_conv_out_buffer_m_V_ce0;
    end else begin
        conv_out_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        conv_out_buffer_V_we0 = grp_process_word_fu_2613_conv_out_buffer_m_V_we0;
    end else begin
        conv_out_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        conv_params_V_address0 = zext_ln180_39_fu_4137_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        conv_params_V_address0 = grp_process_word_fu_2613_conv_params_m_V_address0;
    end else begin
        conv_params_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        conv_params_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        conv_params_V_ce0 = grp_process_word_fu_2613_conv_params_m_V_ce0;
    end else begin
        conv_params_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_25_fu_4116_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        conv_params_V_we0 = 1'b1;
    end else begin
        conv_params_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state127)) begin
        dmem_V_6_address0 = zext_ln180_45_fu_5115_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        dmem_V_6_address0 = zext_ln316_1_fu_4194_p1;
    end else begin
        dmem_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state43))) begin
        dmem_V_6_ce0 = 1'b1;
    end else begin
        dmem_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state127) & ((icmp_ln879_19_reg_6387 == 1'd1) | ((icmp_ln887_22_fu_4935_p2 == 1'd1) | (icmp_ln879_20_reg_6391 == 1'd0))))) begin
        dmem_V_6_we0 = 1'b1;
    end else begin
        dmem_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state123)) begin
        fixed_buffer_V_address0 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        fixed_buffer_V_address0 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        fixed_buffer_V_address0 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        fixed_buffer_V_address0 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        fixed_buffer_V_address0 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        fixed_buffer_V_address0 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        fixed_buffer_V_address0 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        fixed_buffer_V_address0 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        fixed_buffer_V_address0 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        fixed_buffer_V_address0 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        fixed_buffer_V_address0 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        fixed_buffer_V_address0 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        fixed_buffer_V_address0 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        fixed_buffer_V_address0 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        fixed_buffer_V_address0 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        fixed_buffer_V_address0 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        fixed_buffer_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        fixed_buffer_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        fixed_buffer_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        fixed_buffer_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        fixed_buffer_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        fixed_buffer_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        fixed_buffer_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        fixed_buffer_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        fixed_buffer_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        fixed_buffer_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        fixed_buffer_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        fixed_buffer_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        fixed_buffer_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        fixed_buffer_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        fixed_buffer_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        fixed_buffer_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        fixed_buffer_V_address0 = zext_ln700_2_fu_4718_p1;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        fixed_buffer_V_address0 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        fixed_buffer_V_address0 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_address0 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_address0 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_address0 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        fixed_buffer_V_address0 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        fixed_buffer_V_address0 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        fixed_buffer_V_address0 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        fixed_buffer_V_address0 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        fixed_buffer_V_address0 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        fixed_buffer_V_address0 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        fixed_buffer_V_address0 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        fixed_buffer_V_address0 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        fixed_buffer_V_address0 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        fixed_buffer_V_address0 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        fixed_buffer_V_address0 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        fixed_buffer_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        fixed_buffer_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        fixed_buffer_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        fixed_buffer_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        fixed_buffer_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        fixed_buffer_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        fixed_buffer_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        fixed_buffer_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        fixed_buffer_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        fixed_buffer_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        fixed_buffer_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        fixed_buffer_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        fixed_buffer_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        fixed_buffer_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        fixed_buffer_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        fixed_buffer_V_address0 = fixed_buffer_V_addr_130_reg_5973;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fixed_buffer_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        fixed_buffer_V_address0 = tmp_173_fu_3841_p3;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        fixed_buffer_V_address0 = tmp_171_fu_3813_p3;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        fixed_buffer_V_address0 = tmp_169_fu_3785_p3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        fixed_buffer_V_address0 = tmp_167_fu_3757_p3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        fixed_buffer_V_address0 = tmp_165_fu_3729_p3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        fixed_buffer_V_address0 = tmp_163_fu_3701_p3;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        fixed_buffer_V_address0 = tmp_161_fu_3673_p3;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        fixed_buffer_V_address0 = tmp_159_fu_3645_p3;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        fixed_buffer_V_address0 = tmp_157_fu_3617_p3;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fixed_buffer_V_address0 = tmp_155_fu_3589_p3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        fixed_buffer_V_address0 = tmp_153_fu_3561_p3;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        fixed_buffer_V_address0 = tmp_151_fu_3533_p3;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        fixed_buffer_V_address0 = tmp_149_fu_3505_p3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        fixed_buffer_V_address0 = tmp_147_fu_3477_p3;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        fixed_buffer_V_address0 = tmp_145_fu_3449_p3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        fixed_buffer_V_address0 = tmp_143_fu_3421_p3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        fixed_buffer_V_address0 = tmp_141_fu_3393_p3;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        fixed_buffer_V_address0 = tmp_139_fu_3365_p3;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        fixed_buffer_V_address0 = tmp_137_fu_3337_p3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        fixed_buffer_V_address0 = tmp_135_fu_3309_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_V_address0 = tmp_133_fu_3281_p3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        fixed_buffer_V_address0 = tmp_131_fu_3253_p3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fixed_buffer_V_address0 = tmp_129_fu_3225_p3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_buffer_V_address0 = tmp_127_fu_3197_p3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_V_address0 = tmp_125_fu_3169_p3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        fixed_buffer_V_address0 = tmp_123_fu_3141_p3;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        fixed_buffer_V_address0 = tmp_121_fu_3113_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        fixed_buffer_V_address0 = tmp_119_fu_3085_p3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        fixed_buffer_V_address0 = tmp_117_fu_3057_p3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        fixed_buffer_V_address0 = tmp_115_fu_3029_p3;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        fixed_buffer_V_address0 = tmp_113_fu_3001_p3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        fixed_buffer_V_address0 = zext_ln180_fu_2952_p1;
    end else begin
        fixed_buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state124)) begin
        fixed_buffer_V_address1 = zext_ln544_fu_4816_p1;
    end else if ((1'b1 == ap_CS_fsm_state123)) begin
        fixed_buffer_V_address1 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        fixed_buffer_V_address1 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        fixed_buffer_V_address1 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        fixed_buffer_V_address1 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        fixed_buffer_V_address1 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        fixed_buffer_V_address1 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        fixed_buffer_V_address1 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        fixed_buffer_V_address1 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        fixed_buffer_V_address1 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        fixed_buffer_V_address1 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        fixed_buffer_V_address1 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        fixed_buffer_V_address1 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        fixed_buffer_V_address1 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        fixed_buffer_V_address1 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        fixed_buffer_V_address1 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        fixed_buffer_V_address1 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        fixed_buffer_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        fixed_buffer_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        fixed_buffer_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        fixed_buffer_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        fixed_buffer_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        fixed_buffer_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        fixed_buffer_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        fixed_buffer_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        fixed_buffer_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        fixed_buffer_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        fixed_buffer_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        fixed_buffer_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        fixed_buffer_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        fixed_buffer_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        fixed_buffer_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        fixed_buffer_V_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        fixed_buffer_V_address1 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        fixed_buffer_V_address1 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_buffer_V_address1 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_buffer_V_address1 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_buffer_V_address1 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        fixed_buffer_V_address1 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        fixed_buffer_V_address1 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        fixed_buffer_V_address1 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        fixed_buffer_V_address1 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        fixed_buffer_V_address1 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        fixed_buffer_V_address1 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        fixed_buffer_V_address1 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        fixed_buffer_V_address1 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        fixed_buffer_V_address1 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        fixed_buffer_V_address1 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        fixed_buffer_V_address1 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        fixed_buffer_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        fixed_buffer_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        fixed_buffer_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        fixed_buffer_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        fixed_buffer_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        fixed_buffer_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        fixed_buffer_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        fixed_buffer_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        fixed_buffer_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        fixed_buffer_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        fixed_buffer_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        fixed_buffer_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        fixed_buffer_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        fixed_buffer_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        fixed_buffer_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        fixed_buffer_V_address1 = fixed_buffer_V_addr_130_reg_5973;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        fixed_buffer_V_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        fixed_buffer_V_address1 = tmp_174_fu_3855_p3;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        fixed_buffer_V_address1 = tmp_172_fu_3827_p3;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        fixed_buffer_V_address1 = tmp_170_fu_3799_p3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        fixed_buffer_V_address1 = tmp_168_fu_3771_p3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        fixed_buffer_V_address1 = tmp_166_fu_3743_p3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        fixed_buffer_V_address1 = tmp_164_fu_3715_p3;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        fixed_buffer_V_address1 = tmp_162_fu_3687_p3;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        fixed_buffer_V_address1 = tmp_160_fu_3659_p3;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        fixed_buffer_V_address1 = tmp_158_fu_3631_p3;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        fixed_buffer_V_address1 = tmp_156_fu_3603_p3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        fixed_buffer_V_address1 = tmp_154_fu_3575_p3;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        fixed_buffer_V_address1 = tmp_152_fu_3547_p3;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        fixed_buffer_V_address1 = tmp_150_fu_3519_p3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        fixed_buffer_V_address1 = tmp_148_fu_3491_p3;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        fixed_buffer_V_address1 = tmp_146_fu_3463_p3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        fixed_buffer_V_address1 = tmp_144_fu_3435_p3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        fixed_buffer_V_address1 = tmp_142_fu_3407_p3;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        fixed_buffer_V_address1 = tmp_140_fu_3379_p3;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        fixed_buffer_V_address1 = tmp_138_fu_3351_p3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        fixed_buffer_V_address1 = tmp_136_fu_3323_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_V_address1 = tmp_134_fu_3295_p3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        fixed_buffer_V_address1 = tmp_132_fu_3267_p3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        fixed_buffer_V_address1 = tmp_130_fu_3239_p3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_buffer_V_address1 = tmp_128_fu_3211_p3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_V_address1 = tmp_126_fu_3183_p3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        fixed_buffer_V_address1 = tmp_124_fu_3155_p3;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        fixed_buffer_V_address1 = tmp_122_fu_3127_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        fixed_buffer_V_address1 = tmp_120_fu_3099_p3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        fixed_buffer_V_address1 = tmp_118_fu_3071_p3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        fixed_buffer_V_address1 = tmp_116_fu_3043_p3;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        fixed_buffer_V_address1 = tmp_114_fu_3015_p3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        fixed_buffer_V_address1 = tmp_112_fu_2963_p3;
    end else begin
        fixed_buffer_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state36))) begin
        fixed_buffer_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state36))) begin
        fixed_buffer_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92))) begin
        fixed_buffer_V_d0 = fixed_temp_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state36))) begin
        fixed_buffer_V_d0 = 12'd0;
    end else begin
        fixed_buffer_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92))) begin
        fixed_buffer_V_d1 = fixed_temp_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        fixed_buffer_V_d1 = add_ln700_34_fu_4662_p2;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state36))) begin
        fixed_buffer_V_d1 = 12'd0;
    end else begin
        fixed_buffer_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state36) | ((icmp_ln887_fu_2932_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        fixed_buffer_V_we0 = 1'b1;
    end else begin
        fixed_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state36) | ((icmp_ln879_18_reg_5747 == 1'd0) & (1'b1 == ap_CS_fsm_state56)) | ((icmp_ln887_fu_2932_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        fixed_buffer_V_we1 = 1'b1;
    end else begin
        fixed_buffer_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_62_reg_6317;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_60_reg_6307;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_58_reg_6297;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_56_reg_6287;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_54_reg_6277;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_52_reg_6267;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_50_reg_6257;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_48_reg_6247;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_46_reg_6237;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_44_reg_6227;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_42_reg_6217;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_40_reg_6207;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_38_reg_6197;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_36_reg_6187;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_34_reg_6177;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_32_reg_6167;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_30_reg_6157;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_28_reg_6147;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_26_reg_6137;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_24_reg_6127;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_22_reg_6117;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_20_reg_6107;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_18_reg_6097;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_16_reg_6087;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_14_reg_6077;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_12_reg_6067;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_10_reg_6057;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_8_reg_6047;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_6_reg_6037;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_4_reg_6027;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_64_reg_6017;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        fixed_temp_V_address0 = zext_ln544_8_fu_4704_p1;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        fixed_temp_V_address0 = fixed_temp_V_addr_reg_6007;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_temp_V_address0 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        fixed_temp_V_address0 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        fixed_temp_V_address0 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_temp_V_address0 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_temp_V_address0 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_temp_V_address0 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        fixed_temp_V_address0 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        fixed_temp_V_address0 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        fixed_temp_V_address0 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        fixed_temp_V_address0 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        fixed_temp_V_address0 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        fixed_temp_V_address0 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        fixed_temp_V_address0 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        fixed_temp_V_address0 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        fixed_temp_V_address0 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        fixed_temp_V_address0 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        fixed_temp_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        fixed_temp_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        fixed_temp_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        fixed_temp_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        fixed_temp_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        fixed_temp_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        fixed_temp_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        fixed_temp_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        fixed_temp_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        fixed_temp_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        fixed_temp_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        fixed_temp_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        fixed_temp_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        fixed_temp_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        fixed_temp_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        fixed_temp_V_address0 = 64'd0;
    end else begin
        fixed_temp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_63_reg_6322;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_61_reg_6312;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_59_reg_6302;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_57_reg_6292;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_55_reg_6282;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_53_reg_6272;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_51_reg_6262;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_49_reg_6252;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_47_reg_6242;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_45_reg_6232;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_43_reg_6222;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_41_reg_6212;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_39_reg_6202;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_37_reg_6192;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_35_reg_6182;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_33_reg_6172;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_31_reg_6162;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_29_reg_6152;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_27_reg_6142;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_25_reg_6132;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_23_reg_6122;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_21_reg_6112;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_19_reg_6102;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_17_reg_6092;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_15_reg_6082;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_13_reg_6072;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_11_reg_6062;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_9_reg_6052;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_7_reg_6042;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_5_reg_6032;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_3_reg_6022;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_2_reg_6352;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        fixed_temp_V_address1 = fixed_temp_V_addr_1_reg_6012;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        fixed_temp_V_address1 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        fixed_temp_V_address1 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        fixed_temp_V_address1 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        fixed_temp_V_address1 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        fixed_temp_V_address1 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        fixed_temp_V_address1 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        fixed_temp_V_address1 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        fixed_temp_V_address1 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        fixed_temp_V_address1 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        fixed_temp_V_address1 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        fixed_temp_V_address1 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        fixed_temp_V_address1 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        fixed_temp_V_address1 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        fixed_temp_V_address1 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        fixed_temp_V_address1 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        fixed_temp_V_address1 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        fixed_temp_V_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        fixed_temp_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        fixed_temp_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        fixed_temp_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        fixed_temp_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        fixed_temp_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        fixed_temp_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        fixed_temp_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        fixed_temp_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        fixed_temp_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        fixed_temp_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        fixed_temp_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        fixed_temp_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        fixed_temp_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        fixed_temp_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        fixed_temp_V_address1 = 64'd1;
    end else begin
        fixed_temp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92))) begin
        fixed_temp_V_ce0 = 1'b1;
    end else begin
        fixed_temp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91))) begin
        fixed_temp_V_ce1 = 1'b1;
    end else begin
        fixed_temp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        fixed_temp_V_d1 = add_ln700_11_fu_4729_p2;
    end else if (((1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57))) begin
        fixed_temp_V_d1 = fixed_buffer_V_q1;
    end else begin
        fixed_temp_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57))) begin
        fixed_temp_V_we0 = 1'b1;
    end else begin
        fixed_temp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state91))) begin
        fixed_temp_V_we1 = 1'b1;
    end else begin
        fixed_temp_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state127)) begin
        grp_fu_2630_p1 = log_slice_V_reg_5132;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_2630_p1 = log_slice_V_fu_2650_p1;
    end else begin
        grp_fu_2630_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        lb_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lb_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        lb_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        lb_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        lb_address0 = grp_process_word_fu_2613_lb_address0;
    end else begin
        lb_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        lb_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lb_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        lb_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        lb_address1 = 64'd1;
    end else begin
        lb_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        lb_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        lb_ce0 = grp_process_word_fu_2613_lb_ce0;
    end else begin
        lb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        lb_ce1 = 1'b1;
    end else begin
        lb_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        lb_d0 = icmp_ln879_14_reg_5184;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lb_d0 = icmp_ln879_10_reg_5164;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        lb_d0 = xor_ln879_2_fu_2906_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        lb_d0 = 1'd1;
    end else begin
        lb_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        lb_d1 = icmp_ln879_16_reg_5194;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lb_d1 = icmp_ln879_12_reg_5174;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        lb_d1 = icmp_ln879_8_reg_5154;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        lb_d1 = xor_ln879_fu_2710_p2;
    end else begin
        lb_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        lb_we0 = 1'b1;
    end else begin
        lb_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        lb_we1 = 1'b1;
    end else begin
        lb_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        old_word_buffer_V_address0 = zext_ln180_51_reg_5950;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        old_word_buffer_V_address0 = grp_process_word_fu_2613_old_word_buffer_m_V_address0;
    end else begin
        old_word_buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        old_word_buffer_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        old_word_buffer_V_ce0 = grp_process_word_fu_2613_old_word_buffer_m_V_ce0;
    end else begin
        old_word_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        old_word_buffer_V_ce1 = grp_process_word_fu_2613_old_word_buffer_m_V_ce1;
    end else begin
        old_word_buffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        old_word_buffer_V_we0 = 1'b1;
    end else begin
        old_word_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rb_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rb_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rb_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        rb_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        rb_address0 = grp_process_word_fu_2613_rb_address0;
    end else begin
        rb_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rb_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rb_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rb_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        rb_address1 = 64'd1;
    end else begin
        rb_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        rb_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        rb_ce0 = grp_process_word_fu_2613_rb_ce0;
    end else begin
        rb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        rb_ce1 = 1'b1;
    end else begin
        rb_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rb_d0 = icmp_ln879_15_reg_5189;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rb_d0 = icmp_ln879_11_reg_5169;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rb_d0 = icmp_ln879_7_reg_5149;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        rb_d0 = icmp_ln879_fu_2703_p2;
    end else begin
        rb_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rb_d1 = icmp_ln879_17_reg_5199;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rb_d1 = icmp_ln879_13_reg_5179;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rb_d1 = icmp_ln879_9_reg_5159;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        rb_d1 = icmp_ln879_6_fu_2725_p2;
    end else begin
        rb_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        rb_we0 = 1'b1;
    end else begin
        rb_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        rb_we1 = 1'b1;
    end else begin
        rb_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_29_fu_4286_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        word_buffer_V_address0 = word_buffer_V_addr_1_reg_5878;
    end else if (((icmp_ln887_29_fu_4286_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        word_buffer_V_address0 = zext_ln180_47_fu_4307_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        word_buffer_V_address0 = grp_process_word_fu_2613_word_buffer_m_V_address0;
    end else begin
        word_buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        word_buffer_V_address1 = zext_ln180_51_fu_4553_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        word_buffer_V_address1 = word_buffer_V_addr_3_reg_5883;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        word_buffer_V_address1 = grp_process_word_fu_2613_word_buffer_m_V_address1;
    end else begin
        word_buffer_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln887_29_fu_4286_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln887_29_fu_4286_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46)))) begin
        word_buffer_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        word_buffer_V_ce0 = grp_process_word_fu_2613_word_buffer_m_V_ce0;
    end else begin
        word_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state46))) begin
        word_buffer_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        word_buffer_V_ce1 = grp_process_word_fu_2613_word_buffer_m_V_ce1;
    end else begin
        word_buffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        if ((icmp_ln887_29_fu_4286_p2 == 1'd1)) begin
            word_buffer_V_d0 = select_ln879_5_fu_4375_p3;
        end else if ((icmp_ln887_29_fu_4286_p2 == 1'd0)) begin
            word_buffer_V_d0 = select_ln50_fu_4328_p3;
        end else begin
            word_buffer_V_d0 = 'bx;
        end
    end else begin
        word_buffer_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln887_29_fu_4286_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln887_29_fu_4286_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46)))) begin
        word_buffer_V_we0 = 1'b1;
    end else begin
        word_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_29_fu_4286_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        word_buffer_V_we1 = 1'b1;
    end else begin
        word_buffer_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        wt_mem_V_6_ce0 = 1'b1;
    end else begin
        wt_mem_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln887_fu_2932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state37 : begin
            if (((icmp_ln879_18_fu_3876_p2 == 1'd1) & (icmp_ln887_18_fu_3864_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else if (((icmp_ln887_18_fu_3864_p2 == 1'd0) & (icmp_ln879_18_fu_3876_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((icmp_ln887_19_fu_3890_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state40 : begin
            if (((1'b1 == ap_CS_fsm_state40) & ((icmp_ln887_21_fu_3998_p2 == 1'd1) | (icmp_ln879_18_reg_5747 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((icmp_ln887_23_fu_4061_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state42 : begin
            if (((icmp_ln887_25_fu_4116_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            if (((1'b1 == ap_CS_fsm_state43) & ((icmp_ln887_24_fu_4163_p2 == 1'd1) | (icmp_ln883_1_reg_5808 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            if (((icmp_ln887_27_fu_4211_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state46 : begin
            if (((icmp_ln887_29_fu_4286_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            if (((icmp_ln887_26_fu_4431_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state48 : begin
            if (((1'b1 == ap_CS_fsm_state48) & (grp_process_word_fu_2613_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            if (((icmp_ln887_28_fu_4443_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state50 : begin
            if (((icmp_ln887_31_fu_4485_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state51 : begin
            if (((icmp_ln887_32_fu_4532_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state53 : begin
            if (((icmp_ln887_30_fu_4558_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else if (((icmp_ln887_30_fu_4558_p2 == 1'd0) & (icmp_ln879_18_reg_5747 == 1'd0) & (1'b1 == ap_CS_fsm_state53))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state54 : begin
            if (((icmp_ln887_33_fu_4614_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state54))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            if (((icmp_ln378_fu_4669_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state89))) begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end
        end
        ap_ST_fsm_state90 : begin
            if (((icmp_ln887_20_fu_4692_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state90))) begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            if (((icmp_ln408_fu_4804_p2 == 1'd1) & (icmp_ln879_20_reg_6391 == 1'd1) & (icmp_ln879_19_reg_6387 == 1'd0) & (1'b1 == ap_CS_fsm_state124))) begin
                ap_NS_fsm = ap_ST_fsm_state126;
            end else if (((1'b1 == ap_CS_fsm_state124) & (((icmp_ln408_fu_4804_p2 == 1'd1) & (icmp_ln879_20_reg_6391 == 1'd0)) | ((icmp_ln408_fu_4804_p2 == 1'd1) & (icmp_ln879_19_reg_6387 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state127;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state125;
            end
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state126 : begin
            if (((icmp_ln418_fu_4858_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state126))) begin
                ap_NS_fsm = ap_ST_fsm_state127;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state126;
            end
        end
        ap_ST_fsm_state127 : begin
            if (((1'b1 == ap_CS_fsm_state127) & ((icmp_ln879_19_reg_6387 == 1'd1) | ((icmp_ln887_22_fu_4935_p2 == 1'd1) | (icmp_ln879_20_reg_6391 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state127;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1353_2_fu_2840_p2 = (4'd1 + zext_ln1355_fu_2830_p1);

assign add_ln1353_3_fu_2894_p2 = (4'd1 + zext_ln1355_3_fu_2884_p1);

assign add_ln1353_4_fu_4292_p2 = (p_0718_0_0_reg_2401 + 4'd1);

assign add_ln1353_fu_2766_p2 = (3'd1 + zext_ln1353_1_fu_2762_p1);

assign add_ln180_21_fu_4132_p2 = (sub_ln180_2_reg_5822 + zext_ln180_38_fu_4128_p1);

assign add_ln180_22_fu_4227_p2 = (zext_ln316_2_reg_5853 + zext_ln180_40_fu_4223_p1);

assign add_ln180_23_fu_4252_p2 = (zext_ln180_41_fu_4248_p1 + p_shl4_cast_fu_4232_p3);

assign add_ln180_24_fu_4263_p2 = (9'd9 + add_ln180_23_fu_4252_p2);

assign add_ln180_25_fu_5109_p2 = (trunc_ln180_2_fu_5092_p1 + zext_ln180_44_fu_5105_p1);

assign add_ln180_26_fu_4302_p2 = (add_ln180_23_reg_5873 + zext_ln180_46_fu_4298_p1);

assign add_ln180_27_fu_4501_p2 = (zext_ln180_48_fu_4497_p1 + zext_ln887_2_reg_5919);

assign add_ln180_28_fu_4526_p2 = (p_shl_cast_fu_4506_p3 + zext_ln180_49_fu_4522_p1);

assign add_ln180_29_fu_4548_p2 = (add_ln180_28_reg_5937 + zext_ln180_50_fu_4544_p1);

assign add_ln180_fu_4077_p2 = ($signed(sext_ln180_reg_5798) + $signed(zext_ln180_37_fu_4073_p1));

assign add_ln209_3_fu_4995_p2 = (add_ln209_fu_4989_p2 + pool_width_V_reg_6375);

assign add_ln209_4_fu_4316_p2 = (shl_ln4_reg_5888 + zext_ln209_6_fu_4312_p1);

assign add_ln209_5_fu_4390_p2 = (6'd8 + shl_ln4_reg_5888);

assign add_ln209_fu_4989_p2 = (shl_ln790_fu_4964_p2 + and_ln209_fu_4983_p2);

assign add_ln214_fu_4343_p2 = ($signed(6'd63) + $signed(shl_ln4_reg_5888));

assign add_ln316_fu_4179_p2 = (zext_ln316_fu_4175_p1 + zext_ln252_reg_5734);

assign add_ln391_fu_4752_p2 = (3'd2 + log_slice_V_reg_5132);

assign add_ln555_fu_4146_p2 = (zext_ln555_11_fu_4142_p1 + sub_ln555_reg_5827);

assign add_ln700_11_fu_4729_p2 = (fixed_buffer_V_q0 + fixed_temp_V_q0);

assign add_ln700_14_fu_3928_p2 = (wt_addr_V_0_fu_512 + 16'd1);

assign add_ln700_15_fu_3934_p2 = (wt_offset_V_0_fu_516 + 3'd1);

assign add_ln700_16_fu_4810_p2 = (p_01576_0_0_reg_2526 + 7'd1);

assign add_ln700_19_fu_4004_p2 = (p_0570_0_0_reg_2344 + 2'd1);

assign add_ln700_20_fu_4864_p2 = (p_01698_0_0_reg_2538 + 6'd1);

assign add_ln700_21_fu_4067_p2 = (p_0560_0_0_reg_2355 + 2'd1);

assign add_ln700_22_fu_4122_p2 = (p_0709_0_0_reg_2366 + 2'd1);

assign add_ln700_23_fu_4941_p2 = (p_Val2_33_0_reg_2560 + 5'd1);

assign add_ln700_24_fu_4169_p2 = (p_0783_0_0_reg_2377 + 2'd1);

assign add_ln700_25_fu_4437_p2 = (p_01092_0_0_reg_2412 + 2'd1);

assign add_ln700_26_fu_4217_p2 = (p_0728_0_0_reg_2389 + 4'd1);

assign add_ln700_27_fu_4713_p2 = (zext_ln379_reg_6330 + zext_ln700_fu_4709_p1);

assign add_ln700_28_fu_4449_p2 = (p_01215_0_0_reg_2424 + 2'd1);

assign add_ln700_29_fu_4588_p2 = (t_V_0_reg_2287 + 8'd1);

assign add_ln700_30_fu_4594_p2 = (t_V_2_0_reg_2299 + 8'd1);

assign add_ln700_31_fu_3870_p2 = (p_0523_0_0_reg_2311 + 7'd1);

assign add_ln700_32_fu_4491_p2 = (p_01205_0_0_reg_2435 + 4'd1);

assign add_ln700_33_fu_4538_p2 = (p_01195_0_0_reg_2446 + 4'd1);

assign add_ln700_34_fu_4662_p2 = ($signed(fixed_buffer_V_q0) + $signed(sext_ln887_fu_4658_p1));

assign add_ln700_35_fu_4652_p2 = ($signed(sext_ln700_fu_4648_p1) + $signed(p_01300_0_0_reg_2468));

assign add_ln700_36_fu_4620_p2 = (p_01296_0_0_reg_2480 + 2'd1);

assign add_ln700_37_fu_4564_p2 = (p_01159_0_0_reg_2457 + 7'd1);

assign add_ln700_39_fu_4578_p2 = (sext_ln700_1_cast_reg_5924 + zext_ln700_4_fu_4574_p1);

assign add_ln700_40_fu_4638_p2 = (zext_ln700_3_reg_5968 + zext_ln700_5_fu_4634_p1);

assign add_ln700_fu_3896_p2 = (p_0503_0_0_reg_2322 + 2'd1);

assign add_ln808_1_fu_3902_p2 = (13'd2341 + phi_mul_reg_2333);

assign add_ln808_fu_3908_p2 = (trunc_ln887_reg_5751 + zext_ln887_fu_3886_p1);

assign add_ln887_fu_4471_p2 = ($signed(7'd127) + $signed(trunc_ln887_5_fu_4467_p1));

assign and_ln1355_3_fu_2820_p4 = {{{tmp_109_fu_2782_p3}, {1'd0}}, {trunc_ln790_2_fu_2699_p1}};

assign and_ln209_fu_4983_p2 = (trunc_ln647_fu_4979_p1 & p_Val2_33_0_reg_2560);

assign and_ln419_fu_4910_p2 = (p_Result_3_fu_4902_p3 & p_Result_2_fu_4884_p3);

assign and_ln430_fu_5016_p2 = (p_Result_7_fu_5008_p3 & p_Result_6_fu_5000_p3);

assign and_ln_fu_2790_p3 = {{tmp_109_fu_2782_p3}, {2'd0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state106 = ap_CS_fsm[32'd105];

assign ap_CS_fsm_state107 = ap_CS_fsm[32'd106];

assign ap_CS_fsm_state108 = ap_CS_fsm[32'd107];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd110];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state115 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state118 = ap_CS_fsm[32'd117];

assign ap_CS_fsm_state119 = ap_CS_fsm[32'd118];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state120 = ap_CS_fsm[32'd119];

assign ap_CS_fsm_state121 = ap_CS_fsm[32'd120];

assign ap_CS_fsm_state122 = ap_CS_fsm[32'd121];

assign ap_CS_fsm_state123 = ap_CS_fsm[32'd122];

assign ap_CS_fsm_state124 = ap_CS_fsm[32'd123];

assign ap_CS_fsm_state125 = ap_CS_fsm[32'd124];

assign ap_CS_fsm_state126 = ap_CS_fsm[32'd125];

assign ap_CS_fsm_state127 = ap_CS_fsm[32'd126];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd98];

always @ (*) begin
    ap_condition_4011 = ((icmp_ln887_22_fu_4935_p2 == 1'd1) & (icmp_ln879_20_reg_6391 == 1'd1) & (icmp_ln879_19_reg_6387 == 1'd0) & (1'b1 == ap_CS_fsm_state127));
end

assign b_V_fu_4698_p2 = (p_01464_0_reg_2503 + 7'd1);

assign b_V_read_assign_1_fu_4348_p3 = dmem_V_5_load_reg_5858[add_ln214_fu_4343_p2];

assign b_V_read_assign_2_fu_4395_p3 = dmem_V_5_load_reg_5858[add_ln209_5_fu_4390_p2];

assign b_V_read_assign_fu_4321_p3 = dmem_V_5_load_reg_5858[add_ln209_4_fu_4316_p2];

assign conv_params_V_d0 = select_ln791_reg_5803[sext_ln555_fu_4151_p1];

assign dmem_V_6_d0 = ap_phi_mux_outword_V_loc_0_phi_fu_2574_p8;

assign fixed_temp_V_addr_10_reg_6057 = 64'd10;

assign fixed_temp_V_addr_11_reg_6062 = 64'd11;

assign fixed_temp_V_addr_12_reg_6067 = 64'd12;

assign fixed_temp_V_addr_13_reg_6072 = 64'd13;

assign fixed_temp_V_addr_14_reg_6077 = 64'd14;

assign fixed_temp_V_addr_15_reg_6082 = 64'd15;

assign fixed_temp_V_addr_16_reg_6087 = 64'd16;

assign fixed_temp_V_addr_17_reg_6092 = 64'd17;

assign fixed_temp_V_addr_18_reg_6097 = 64'd18;

assign fixed_temp_V_addr_19_reg_6102 = 64'd19;

assign fixed_temp_V_addr_1_reg_6012 = 64'd1;

assign fixed_temp_V_addr_20_reg_6107 = 64'd20;

assign fixed_temp_V_addr_21_reg_6112 = 64'd21;

assign fixed_temp_V_addr_22_reg_6117 = 64'd22;

assign fixed_temp_V_addr_23_reg_6122 = 64'd23;

assign fixed_temp_V_addr_24_reg_6127 = 64'd24;

assign fixed_temp_V_addr_25_reg_6132 = 64'd25;

assign fixed_temp_V_addr_26_reg_6137 = 64'd26;

assign fixed_temp_V_addr_27_reg_6142 = 64'd27;

assign fixed_temp_V_addr_28_reg_6147 = 64'd28;

assign fixed_temp_V_addr_29_reg_6152 = 64'd29;

assign fixed_temp_V_addr_30_reg_6157 = 64'd30;

assign fixed_temp_V_addr_31_reg_6162 = 64'd31;

assign fixed_temp_V_addr_32_reg_6167 = 64'd32;

assign fixed_temp_V_addr_33_reg_6172 = 64'd33;

assign fixed_temp_V_addr_34_reg_6177 = 64'd34;

assign fixed_temp_V_addr_35_reg_6182 = 64'd35;

assign fixed_temp_V_addr_36_reg_6187 = 64'd36;

assign fixed_temp_V_addr_37_reg_6192 = 64'd37;

assign fixed_temp_V_addr_38_reg_6197 = 64'd38;

assign fixed_temp_V_addr_39_reg_6202 = 64'd39;

assign fixed_temp_V_addr_3_reg_6022 = 64'd3;

assign fixed_temp_V_addr_40_reg_6207 = 64'd40;

assign fixed_temp_V_addr_41_reg_6212 = 64'd41;

assign fixed_temp_V_addr_42_reg_6217 = 64'd42;

assign fixed_temp_V_addr_43_reg_6222 = 64'd43;

assign fixed_temp_V_addr_44_reg_6227 = 64'd44;

assign fixed_temp_V_addr_45_reg_6232 = 64'd45;

assign fixed_temp_V_addr_46_reg_6237 = 64'd46;

assign fixed_temp_V_addr_47_reg_6242 = 64'd47;

assign fixed_temp_V_addr_48_reg_6247 = 64'd48;

assign fixed_temp_V_addr_49_reg_6252 = 64'd49;

assign fixed_temp_V_addr_4_reg_6027 = 64'd4;

assign fixed_temp_V_addr_50_reg_6257 = 64'd50;

assign fixed_temp_V_addr_51_reg_6262 = 64'd51;

assign fixed_temp_V_addr_52_reg_6267 = 64'd52;

assign fixed_temp_V_addr_53_reg_6272 = 64'd53;

assign fixed_temp_V_addr_54_reg_6277 = 64'd54;

assign fixed_temp_V_addr_55_reg_6282 = 64'd55;

assign fixed_temp_V_addr_56_reg_6287 = 64'd56;

assign fixed_temp_V_addr_57_reg_6292 = 64'd57;

assign fixed_temp_V_addr_58_reg_6297 = 64'd58;

assign fixed_temp_V_addr_59_reg_6302 = 64'd59;

assign fixed_temp_V_addr_5_reg_6032 = 64'd5;

assign fixed_temp_V_addr_60_reg_6307 = 64'd60;

assign fixed_temp_V_addr_61_reg_6312 = 64'd61;

assign fixed_temp_V_addr_62_reg_6317 = 64'd62;

assign fixed_temp_V_addr_63_reg_6322 = 64'd63;

assign fixed_temp_V_addr_64_reg_6017 = 64'd2;

assign fixed_temp_V_addr_6_reg_6037 = 64'd6;

assign fixed_temp_V_addr_7_reg_6042 = 64'd7;

assign fixed_temp_V_addr_8_reg_6047 = 64'd8;

assign fixed_temp_V_addr_9_reg_6052 = 64'd9;

assign fixed_temp_V_addr_reg_6007 = 64'd0;

assign grp_fu_2630_p2 = ($signed(3'd4) - $signed(grp_fu_2630_p1));

assign grp_process_word_fu_2613_ap_start = grp_process_word_fu_2613_ap_start_reg;

assign i_V_3_fu_4723_p2 = (p_01321_0_reg_2491 + 6'd1);

assign i_V_fu_2938_p2 = (p_0427_0_reg_2276 + 6'd1);

assign icmp_ln378_fu_4669_p2 = ((p_01321_0_reg_2491 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln408_fu_4804_p2 = ((p_01576_0_0_reg_2526 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln418_fu_4858_p2 = ((p_01698_0_0_reg_2538 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln816_fu_4839_p2 = (($signed(sext_ln816_fu_4835_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign icmp_ln879_10_fu_2798_p2 = ((and_ln_fu_2790_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_11_fu_2814_p2 = ((zext_ln1353_3_fu_2810_p1 == w_div_8_V_fu_2671_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_12_fu_2834_p2 = ((and_ln1355_3_fu_2820_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_13_fu_2846_p2 = ((add_ln1353_2_fu_2840_p2 == w_div_8_V_fu_2671_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_14_fu_2862_p2 = ((tmp_110_fu_2852_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_15_fu_2878_p2 = ((zext_ln1353_4_fu_2874_p1 == w_div_8_V_fu_2671_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_16_fu_2888_p2 = ((trunc_ln790_fu_2691_p1 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_17_fu_2900_p2 = ((add_ln1353_3_fu_2894_p2 == w_div_8_V_fu_2671_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_18_fu_3876_p2 = ((t_V_0_reg_2287 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_19_fu_4774_p2 = ((norm_mode_V == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_20_fu_4779_p2 = ((norm_mode_V == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_21_fu_3922_p2 = ((wt_offset_V_0_fu_516 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln879_22_fu_4337_p2 = ((p_0728_0_0_reg_2389 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_23_fu_4384_p2 = ((p_0728_0_0_reg_2389 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_6_fu_2725_p2 = ((select_ln1353_fu_2717_p3 == w_div_8_V_fu_2671_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_7_fu_2750_p2 = ((zext_ln1353_fu_2746_p1 == w_div_8_V_fu_2671_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_8_fu_2756_p2 = ((trunc_ln790_1_fu_2695_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_9_fu_2776_p2 = ((zext_ln1353_2_fu_2772_p1 == w_div_8_V_fu_2671_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_2703_p2 = ((w_div_8_V_fu_2671_p4 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln883_1_fu_4056_p2 = ((t_V_0_reg_2287 == zext_ln209_reg_5729) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_4687_p2 = ((width_mode_V == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_18_fu_3864_p2 = ((p_0523_0_0_reg_2311 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln887_19_fu_3890_p2 = ((p_0503_0_0_reg_2322 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_20_fu_4692_p2 = ((p_01464_0_reg_2503 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln887_21_fu_3998_p2 = ((p_0570_0_0_reg_2344 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_22_fu_4935_p2 = ((p_Val2_33_0_reg_2560 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln887_23_fu_4061_p2 = ((p_0560_0_0_reg_2355 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln887_24_fu_4163_p2 = ((p_0783_0_0_reg_2377 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_25_fu_4116_p2 = ((p_0709_0_0_reg_2366 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln887_26_fu_4431_p2 = ((p_01092_0_0_reg_2412 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_27_fu_4211_p2 = ((p_0728_0_0_reg_2389 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln887_28_fu_4443_p2 = ((p_01215_0_0_reg_2424 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_29_fu_4286_p2 = ((p_0718_0_0_reg_2401 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln887_30_fu_4558_p2 = ((p_01159_0_0_reg_2457 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln887_31_fu_4485_p2 = ((p_01205_0_0_reg_2435 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln887_32_fu_4532_p2 = ((p_01195_0_0_reg_2446 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln887_33_fu_4614_p2 = ((p_01296_0_0_reg_2480 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_2932_p2 = ((p_0427_0_reg_2276 == 6'd32) ? 1'b1 : 1'b0);

assign log_slice_V_fu_2650_p1 = width_mode_V;

assign log_width_V_fu_2655_p2 = (3'd3 + log_slice_V_fu_2650_p1);

assign lshr_ln647_fu_4973_p2 = 6'd63 >> zext_ln647_fu_4969_p1;

assign lshr_ln808_fu_4955_p2 = trunc_ln808_fu_4951_p1 >> zext_ln391_reg_6370;

assign lshr_ln_fu_5036_p4 = {{o_bank_offset_V_reg_6380[15:2]}};

assign mul_ln_fu_3956_p3 = {{wt_offset_V_0_fu_516}, {wt_offset_V_0_fu_516}};

assign o_bank_offset_V_1_fu_4791_p4 = {{o_index_V_6[15:3]}};

assign o_bank_offset_V_2_fu_4800_p1 = o_bank_offset_V_1_fu_4791_p4;

assign o_bank_offset_V_fu_5120_p0 = o_bank_offset_V_fu_5120_p00;

assign o_bank_offset_V_fu_5120_p00 = ret_V_s_fu_4739_p4;

assign o_bank_offset_V_fu_5120_p1 = o_bank_offset_V_fu_5120_p10;

assign o_bank_offset_V_fu_5120_p10 = words_per_image_V_reg_5617;

assign or_ln1353_1_fu_2804_p2 = (3'd1 | and_ln_fu_2790_p3);

assign or_ln1353_2_fu_2868_p2 = (trunc_ln790_fu_2691_p1 | 3'd1);

assign or_ln1353_fu_2740_p2 = (trunc_ln790_1_fu_2695_p1 | 2'd1);

assign or_ln180_10_fu_3122_p2 = (tmp_111_reg_5637 | 12'd11);

assign or_ln180_11_fu_3136_p2 = (tmp_111_reg_5637 | 12'd12);

assign or_ln180_12_fu_3150_p2 = (tmp_111_reg_5637 | 12'd13);

assign or_ln180_13_fu_3164_p2 = (tmp_111_reg_5637 | 12'd14);

assign or_ln180_14_fu_3178_p2 = (tmp_111_reg_5637 | 12'd15);

assign or_ln180_15_fu_3192_p2 = (tmp_111_reg_5637 | 12'd16);

assign or_ln180_16_fu_3206_p2 = (tmp_111_reg_5637 | 12'd17);

assign or_ln180_17_fu_3220_p2 = (tmp_111_reg_5637 | 12'd18);

assign or_ln180_18_fu_3234_p2 = (tmp_111_reg_5637 | 12'd19);

assign or_ln180_19_fu_3248_p2 = (tmp_111_reg_5637 | 12'd20);

assign or_ln180_1_fu_2996_p2 = (tmp_111_reg_5637 | 12'd2);

assign or_ln180_20_fu_3262_p2 = (tmp_111_reg_5637 | 12'd21);

assign or_ln180_21_fu_3276_p2 = (tmp_111_reg_5637 | 12'd22);

assign or_ln180_22_fu_3290_p2 = (tmp_111_reg_5637 | 12'd23);

assign or_ln180_23_fu_3304_p2 = (tmp_111_reg_5637 | 12'd24);

assign or_ln180_24_fu_3318_p2 = (tmp_111_reg_5637 | 12'd25);

assign or_ln180_25_fu_3332_p2 = (tmp_111_reg_5637 | 12'd26);

assign or_ln180_26_fu_3346_p2 = (tmp_111_reg_5637 | 12'd27);

assign or_ln180_27_fu_3360_p2 = (tmp_111_reg_5637 | 12'd28);

assign or_ln180_28_fu_3374_p2 = (tmp_111_reg_5637 | 12'd29);

assign or_ln180_29_fu_3388_p2 = (tmp_111_reg_5637 | 12'd30);

assign or_ln180_2_fu_3010_p2 = (tmp_111_reg_5637 | 12'd3);

assign or_ln180_30_fu_3402_p2 = (tmp_111_reg_5637 | 12'd31);

assign or_ln180_31_fu_3416_p2 = (tmp_111_reg_5637 | 12'd32);

assign or_ln180_32_fu_3430_p2 = (tmp_111_reg_5637 | 12'd33);

assign or_ln180_33_fu_3444_p2 = (tmp_111_reg_5637 | 12'd34);

assign or_ln180_34_fu_3458_p2 = (tmp_111_reg_5637 | 12'd35);

assign or_ln180_35_fu_3472_p2 = (tmp_111_reg_5637 | 12'd36);

assign or_ln180_36_fu_3486_p2 = (tmp_111_reg_5637 | 12'd37);

assign or_ln180_37_fu_3500_p2 = (tmp_111_reg_5637 | 12'd38);

assign or_ln180_38_fu_3514_p2 = (tmp_111_reg_5637 | 12'd39);

assign or_ln180_39_fu_3528_p2 = (tmp_111_reg_5637 | 12'd40);

assign or_ln180_3_fu_3024_p2 = (tmp_111_reg_5637 | 12'd4);

assign or_ln180_40_fu_3542_p2 = (tmp_111_reg_5637 | 12'd41);

assign or_ln180_41_fu_3556_p2 = (tmp_111_reg_5637 | 12'd42);

assign or_ln180_42_fu_3570_p2 = (tmp_111_reg_5637 | 12'd43);

assign or_ln180_43_fu_3584_p2 = (tmp_111_reg_5637 | 12'd44);

assign or_ln180_44_fu_3598_p2 = (tmp_111_reg_5637 | 12'd45);

assign or_ln180_45_fu_3612_p2 = (tmp_111_reg_5637 | 12'd46);

assign or_ln180_46_fu_3626_p2 = (tmp_111_reg_5637 | 12'd47);

assign or_ln180_47_fu_3640_p2 = (tmp_111_reg_5637 | 12'd48);

assign or_ln180_48_fu_3654_p2 = (tmp_111_reg_5637 | 12'd49);

assign or_ln180_49_fu_3668_p2 = (tmp_111_reg_5637 | 12'd50);

assign or_ln180_4_fu_3038_p2 = (tmp_111_reg_5637 | 12'd5);

assign or_ln180_50_fu_3682_p2 = (tmp_111_reg_5637 | 12'd51);

assign or_ln180_51_fu_3696_p2 = (tmp_111_reg_5637 | 12'd52);

assign or_ln180_52_fu_3710_p2 = (tmp_111_reg_5637 | 12'd53);

assign or_ln180_53_fu_3724_p2 = (tmp_111_reg_5637 | 12'd54);

assign or_ln180_54_fu_3738_p2 = (tmp_111_reg_5637 | 12'd55);

assign or_ln180_55_fu_3752_p2 = (tmp_111_reg_5637 | 12'd56);

assign or_ln180_56_fu_3766_p2 = (tmp_111_reg_5637 | 12'd57);

assign or_ln180_57_fu_3780_p2 = (tmp_111_reg_5637 | 12'd58);

assign or_ln180_58_fu_3794_p2 = (tmp_111_reg_5637 | 12'd59);

assign or_ln180_59_fu_3808_p2 = (tmp_111_reg_5637 | 12'd60);

assign or_ln180_5_fu_3052_p2 = (tmp_111_reg_5637 | 12'd6);

assign or_ln180_60_fu_3822_p2 = (tmp_111_reg_5637 | 12'd61);

assign or_ln180_61_fu_3836_p2 = (tmp_111_reg_5637 | 12'd62);

assign or_ln180_62_fu_3850_p2 = (tmp_111_reg_5637 | 12'd63);

assign or_ln180_6_fu_3066_p2 = (tmp_111_reg_5637 | 12'd7);

assign or_ln180_7_fu_3080_p2 = (tmp_111_reg_5637 | 12'd8);

assign or_ln180_8_fu_3094_p2 = (tmp_111_reg_5637 | 12'd9);

assign or_ln180_9_fu_3108_p2 = (tmp_111_reg_5637 | 12'd10);

assign or_ln180_fu_2957_p2 = (tmp_111_fu_2944_p3 | 12'd1);

assign or_ln555_fu_4892_p2 = (shl_ln555_fu_4874_p2 | 6'd1);

assign or_ln879_2_fu_4416_p2 = (icmp_ln879_23_fu_4384_p2 | b_V_read_assign_2_fu_4395_p3);

assign or_ln879_fu_4369_p2 = (icmp_ln879_22_fu_4337_p2 | b_V_read_assign_1_fu_4348_p3);

assign p_Result_1_fu_5073_p5 = {{trunc_ln647_1_fu_5069_p1}, {sext_ln1527_fu_5065_p1[47:0]}};

assign p_Result_2_fu_4884_p3 = p_Val2_0_reg_2514[zext_ln555_9_fu_4880_p1];

assign p_Result_3_fu_4902_p3 = p_Val2_0_reg_2514[zext_ln555_10_fu_4898_p1];

assign p_Result_6_fu_5000_p3 = p_Val2_25_0_fu_520[add_ln209_fu_4989_p2];

assign p_Result_7_fu_5008_p3 = p_Val2_25_0_fu_520[add_ln209_3_fu_4995_p2];

assign p_shl4_cast_fu_4232_p3 = {{add_ln180_22_fu_4227_p2}, {3'd0}};

assign p_shl_cast_fu_4506_p3 = {{add_ln180_27_fu_4501_p2}, {3'd0}};

assign pool_width_V_fu_4765_p2 = 5'd1 << zext_ln391_1_fu_4761_p1;

assign r_V_fu_2685_p2 = 4'd15 >> zext_ln461_fu_2681_p1;

assign ret_V_fu_4736_p1 = o_index_V_6[0:0];

assign ret_V_s_fu_4739_p4 = {{o_index_V_6[15:1]}};

assign select_ln1353_fu_2717_p3 = ((trunc_ln790_2_fu_2699_p1[0:0] === 1'b1) ? 4'd2 : 4'd1);

assign select_ln284_1_fu_3948_p3 = ((icmp_ln879_21_fu_3922_p2[0:0] === 1'b1) ? 3'd0 : add_ln700_15_fu_3934_p2);

assign select_ln284_fu_3940_p3 = ((icmp_ln879_21_fu_3922_p2[0:0] === 1'b1) ? add_ln700_14_fu_3928_p2 : wt_addr_V_0_fu_512);

assign select_ln50_fu_4328_p3 = ((b_V_read_assign_fu_4321_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign select_ln791_fu_4040_p3 = ((trunc_ln791_fu_4036_p1[0:0] === 1'b1) ? wt_word_buffer_1_V_3_fu_508 : wt_word_buffer_1_V_fu_504);

assign select_ln879_5_fu_4375_p3 = ((or_ln879_fu_4369_p2[0:0] === 1'b1) ? select_ln879_fu_4361_p3 : 2'd1);

assign select_ln879_6_fu_4408_p3 = ((xor_ln879_4_fu_4402_p2[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign select_ln879_fu_4361_p3 = ((xor_ln879_3_fu_4355_p2[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign select_ln883_1_fu_4607_p3 = ((icmp_ln883_1_reg_5808[0:0] === 1'b1) ? t_V_2_0_reg_2299 : add_ln700_30_fu_4594_p2);

assign select_ln883_fu_4600_p3 = ((icmp_ln883_1_reg_5808[0:0] === 1'b1) ? 8'd0 : add_ln700_29_fu_4588_p2);

assign sext_ln1527_fu_5065_p1 = $signed(trunc_ln_fu_5056_p4);

assign sext_ln180_fu_4032_p1 = $signed(sub_ln180_fu_4026_p2);

assign sext_ln555_fu_4151_p1 = $signed(add_ln555_fu_4146_p2);

assign sext_ln700_1_cast_fu_4477_p3 = {{add_ln887_fu_4471_p2}, {6'd0}};

assign sext_ln700_1_fu_4583_p1 = $signed(add_ln700_39_fu_4578_p2);

assign sext_ln700_fu_4648_p1 = $signed(conv_out_buffer_V_q0);

assign sext_ln816_fu_4835_p1 = $signed(fixed_buffer_V_q1);

assign sext_ln887_fu_4658_p1 = p_01300_0_0_reg_2468;

assign shl_ln180_fu_4082_p2 = add_ln180_fu_4077_p2 << 6'd2;

assign shl_ln227_fu_2665_p2 = 7'd1 << zext_ln217_1_fu_2661_p1;

assign shl_ln4_fu_4278_p3 = {{trunc_ln209_fu_4274_p1}, {3'd0}};

assign shl_ln555_2_fu_4098_p3 = {{p_0560_0_0_reg_2355}, {2'd0}};

assign shl_ln555_fu_4874_p2 = p_01698_0_0_reg_2538 << 6'd1;

assign shl_ln790_fu_4964_p2 = zext_ln802_fu_4960_p1 << zext_ln217_reg_5624;

assign shl_ln_fu_2912_p3 = {{width_mode_V}, {1'd0}};

assign sub_ln180_2_fu_4088_p2 = (shl_ln180_fu_4082_p2 - add_ln180_fu_4077_p2);

assign sub_ln180_fu_4026_p2 = (zext_ln180_36_fu_4022_p1 - zext_ln180_35_fu_4010_p1);

assign sub_ln555_fu_4110_p2 = (zext_ln555_8_fu_4106_p1 - zext_ln555_7_fu_4094_p1);

assign tmp_107_fu_2975_p3 = {{d_i_idx_V}, {1'd0}};

assign tmp_109_fu_2782_p3 = r_V_fu_2685_p2[32'd2];

assign tmp_110_fu_2852_p4 = {{r_V_fu_2685_p2[2:1]}};

assign tmp_111_fu_2944_p3 = {{p_0427_0_reg_2276}, {6'd0}};

assign tmp_112_fu_2963_p3 = {{52'd0}, {or_ln180_fu_2957_p2}};

assign tmp_113_fu_3001_p3 = {{52'd0}, {or_ln180_1_fu_2996_p2}};

assign tmp_114_fu_3015_p3 = {{52'd0}, {or_ln180_2_fu_3010_p2}};

assign tmp_115_fu_3029_p3 = {{52'd0}, {or_ln180_3_fu_3024_p2}};

assign tmp_116_fu_3043_p3 = {{52'd0}, {or_ln180_4_fu_3038_p2}};

assign tmp_117_fu_3057_p3 = {{52'd0}, {or_ln180_5_fu_3052_p2}};

assign tmp_118_fu_3071_p3 = {{52'd0}, {or_ln180_6_fu_3066_p2}};

assign tmp_119_fu_3085_p3 = {{52'd0}, {or_ln180_7_fu_3080_p2}};

assign tmp_120_fu_3099_p3 = {{52'd0}, {or_ln180_8_fu_3094_p2}};

assign tmp_121_fu_3113_p3 = {{52'd0}, {or_ln180_9_fu_3108_p2}};

assign tmp_122_fu_3127_p3 = {{52'd0}, {or_ln180_10_fu_3122_p2}};

assign tmp_123_fu_3141_p3 = {{52'd0}, {or_ln180_11_fu_3136_p2}};

assign tmp_124_fu_3155_p3 = {{52'd0}, {or_ln180_12_fu_3150_p2}};

assign tmp_125_fu_3169_p3 = {{52'd0}, {or_ln180_13_fu_3164_p2}};

assign tmp_126_fu_3183_p3 = {{52'd0}, {or_ln180_14_fu_3178_p2}};

assign tmp_127_fu_3197_p3 = {{52'd0}, {or_ln180_15_fu_3192_p2}};

assign tmp_128_fu_3211_p3 = {{52'd0}, {or_ln180_16_fu_3206_p2}};

assign tmp_129_fu_3225_p3 = {{52'd0}, {or_ln180_17_fu_3220_p2}};

assign tmp_130_fu_3239_p3 = {{52'd0}, {or_ln180_18_fu_3234_p2}};

assign tmp_131_fu_3253_p3 = {{52'd0}, {or_ln180_19_fu_3248_p2}};

assign tmp_132_fu_3267_p3 = {{52'd0}, {or_ln180_20_fu_3262_p2}};

assign tmp_133_fu_3281_p3 = {{52'd0}, {or_ln180_21_fu_3276_p2}};

assign tmp_134_fu_3295_p3 = {{52'd0}, {or_ln180_22_fu_3290_p2}};

assign tmp_135_fu_3309_p3 = {{52'd0}, {or_ln180_23_fu_3304_p2}};

assign tmp_136_fu_3323_p3 = {{52'd0}, {or_ln180_24_fu_3318_p2}};

assign tmp_137_fu_3337_p3 = {{52'd0}, {or_ln180_25_fu_3332_p2}};

assign tmp_138_fu_3351_p3 = {{52'd0}, {or_ln180_26_fu_3346_p2}};

assign tmp_139_fu_3365_p3 = {{52'd0}, {or_ln180_27_fu_3360_p2}};

assign tmp_140_fu_3379_p3 = {{52'd0}, {or_ln180_28_fu_3374_p2}};

assign tmp_141_fu_3393_p3 = {{52'd0}, {or_ln180_29_fu_3388_p2}};

assign tmp_142_fu_3407_p3 = {{52'd0}, {or_ln180_30_fu_3402_p2}};

assign tmp_143_fu_3421_p3 = {{52'd0}, {or_ln180_31_fu_3416_p2}};

assign tmp_144_fu_3435_p3 = {{52'd0}, {or_ln180_32_fu_3430_p2}};

assign tmp_145_fu_3449_p3 = {{52'd0}, {or_ln180_33_fu_3444_p2}};

assign tmp_146_fu_3463_p3 = {{52'd0}, {or_ln180_34_fu_3458_p2}};

assign tmp_147_fu_3477_p3 = {{52'd0}, {or_ln180_35_fu_3472_p2}};

assign tmp_148_fu_3491_p3 = {{52'd0}, {or_ln180_36_fu_3486_p2}};

assign tmp_149_fu_3505_p3 = {{52'd0}, {or_ln180_37_fu_3500_p2}};

assign tmp_150_fu_3519_p3 = {{52'd0}, {or_ln180_38_fu_3514_p2}};

assign tmp_151_fu_3533_p3 = {{52'd0}, {or_ln180_39_fu_3528_p2}};

assign tmp_152_fu_3547_p3 = {{52'd0}, {or_ln180_40_fu_3542_p2}};

assign tmp_153_fu_3561_p3 = {{52'd0}, {or_ln180_41_fu_3556_p2}};

assign tmp_154_fu_3575_p3 = {{52'd0}, {or_ln180_42_fu_3570_p2}};

assign tmp_155_fu_3589_p3 = {{52'd0}, {or_ln180_43_fu_3584_p2}};

assign tmp_156_fu_3603_p3 = {{52'd0}, {or_ln180_44_fu_3598_p2}};

assign tmp_157_fu_3617_p3 = {{52'd0}, {or_ln180_45_fu_3612_p2}};

assign tmp_158_fu_3631_p3 = {{52'd0}, {or_ln180_46_fu_3626_p2}};

assign tmp_159_fu_3645_p3 = {{52'd0}, {or_ln180_47_fu_3640_p2}};

assign tmp_160_fu_3659_p3 = {{52'd0}, {or_ln180_48_fu_3654_p2}};

assign tmp_161_fu_3673_p3 = {{52'd0}, {or_ln180_49_fu_3668_p2}};

assign tmp_162_fu_3687_p3 = {{52'd0}, {or_ln180_50_fu_3682_p2}};

assign tmp_163_fu_3701_p3 = {{52'd0}, {or_ln180_51_fu_3696_p2}};

assign tmp_164_fu_3715_p3 = {{52'd0}, {or_ln180_52_fu_3710_p2}};

assign tmp_165_fu_3729_p3 = {{52'd0}, {or_ln180_53_fu_3724_p2}};

assign tmp_166_fu_3743_p3 = {{52'd0}, {or_ln180_54_fu_3738_p2}};

assign tmp_167_fu_3757_p3 = {{52'd0}, {or_ln180_55_fu_3752_p2}};

assign tmp_168_fu_3771_p3 = {{52'd0}, {or_ln180_56_fu_3766_p2}};

assign tmp_169_fu_3785_p3 = {{52'd0}, {or_ln180_57_fu_3780_p2}};

assign tmp_170_fu_3799_p3 = {{52'd0}, {or_ln180_58_fu_3794_p2}};

assign tmp_171_fu_3813_p3 = {{52'd0}, {or_ln180_59_fu_3808_p2}};

assign tmp_172_fu_3827_p3 = {{52'd0}, {or_ln180_60_fu_3822_p2}};

assign tmp_173_fu_3841_p3 = {{52'd0}, {or_ln180_61_fu_3836_p2}};

assign tmp_174_fu_3855_p3 = {{52'd0}, {or_ln180_62_fu_3850_p2}};

assign tmp_176_fu_4675_p3 = {{p_01321_0_reg_2491}, {6'd0}};

always @ (*) begin
    tmp_177_fu_4848_p4 = p_Val2_0_reg_2514;
    tmp_177_fu_4848_p4[zext_ln555_fu_4831_p1] = |(zext_ln816_fu_4844_p1);
end

assign tmp_178_fu_4014_p3 = {{p_0570_0_0_reg_2344}, {2'd0}};

always @ (*) begin
    tmp_179_fu_4920_p4 = p_Val2_25_0_fu_520;
    tmp_179_fu_4920_p4[zext_ln555_2_fu_4870_p1] = |(zext_ln816_1_fu_4916_p1);
end

assign tmp_180_fu_4184_p4 = {{{add_ln316_fu_4179_p2}, {2'd0}}, {t_V_2_0_reg_2299}};

assign tmp_181_fu_4199_p3 = {{p_0783_0_0_reg_2377}, {3'd0}};

always @ (*) begin
    tmp_182_fu_5026_p4 = p_Val2_28_0_reg_2549;
    tmp_182_fu_5026_p4[zext_ln790_fu_4947_p1] = |(zext_ln816_2_fu_5022_p1);
end

assign tmp_183_fu_4240_p3 = {{add_ln180_22_fu_4227_p2}, {1'd0}};

assign tmp_184_fu_5096_p4 = {{{d_o_idx_V}, {ap_phi_mux_p_02221_2_0_phi_fu_2590_p8}}, {10'd0}};

assign tmp_185_fu_4455_p3 = {{p_01215_0_0_reg_2424}, {3'd0}};

assign tmp_186_fu_4514_p3 = {{add_ln180_27_fu_4501_p2}, {1'd0}};

assign tmp_187_fu_4626_p3 = {{p_01296_0_0_reg_2480}, {6'd0}};

assign trunc_ln180_2_fu_5092_p1 = ap_phi_mux_p_02183_2_0_phi_fu_2603_p8[13:0];

assign trunc_ln180_fu_3918_p1 = p_0503_0_0_reg_2322[0:0];

assign trunc_ln209_fu_4274_p1 = p_0728_0_0_reg_2389[2:0];

assign trunc_ln647_1_fu_5069_p1 = p_Val2_28_0_reg_2549[15:0];

assign trunc_ln647_fu_4979_p1 = lshr_ln647_fu_4973_p2[4:0];

assign trunc_ln790_1_fu_2695_p1 = r_V_fu_2685_p2[1:0];

assign trunc_ln790_2_fu_2699_p1 = r_V_fu_2685_p2[0:0];

assign trunc_ln790_fu_2691_p1 = r_V_fu_2685_p2[2:0];

assign trunc_ln791_fu_4036_p1 = p_0570_0_0_reg_2344[0:0];

assign trunc_ln808_fu_4951_p1 = p_Val2_33_0_reg_2560[3:0];

assign trunc_ln887_5_fu_4467_p1 = t_V_2_0_reg_2299[6:0];

assign trunc_ln887_fu_3882_p1 = wt_addr_V_0_fu_512[13:0];

assign trunc_ln_fu_5056_p4 = {{outword_V_load_reg_6418[63:16]}};

assign w_div_8_V_fu_2671_p4 = {{shl_ln227_fu_2665_p2[6:3]}};

assign word_buffer_V_d1 = ((or_ln879_2_fu_4416_p2[0:0] === 1'b1) ? select_ln879_6_fu_4408_p3 : 2'd1);

assign words_per_image_V_fu_2923_p2 = 5'd1 << zext_ln196_fu_2919_p1;

assign wt_mem_V_6_address0 = zext_ln808_1_fu_3913_p1;

assign wt_word_buffer_0_V_fu_3968_p2 = $signed(wt_mem_V_6_q0) >>> zext_ln808_fu_3964_p1;

assign wt_word_buffer_1_V_5_fu_3974_p3 = ((trunc_ln180_reg_5774[0:0] === 1'b1) ? wt_word_buffer_0_V_fu_3968_p2 : wt_word_buffer_1_V_3_fu_508);

assign wt_word_buffer_1_V_6_fu_3981_p3 = ((trunc_ln180_reg_5774[0:0] === 1'b1) ? wt_word_buffer_1_V_fu_504 : wt_word_buffer_0_V_fu_3968_p2);

assign xor_ln879_2_fu_2906_p2 = (tmp_108_reg_5144 ^ 1'd1);

assign xor_ln879_3_fu_4355_p2 = (icmp_ln879_22_fu_4337_p2 ^ 1'd1);

assign xor_ln879_4_fu_4402_p2 = (icmp_ln879_23_fu_4384_p2 ^ 1'd1);

assign xor_ln879_fu_2710_p2 = (trunc_ln790_2_fu_2699_p1 ^ 1'd1);

assign zext_ln1353_1_fu_2762_p1 = trunc_ln790_1_fu_2695_p1;

assign zext_ln1353_2_fu_2772_p1 = add_ln1353_fu_2766_p2;

assign zext_ln1353_3_fu_2810_p1 = or_ln1353_1_fu_2804_p2;

assign zext_ln1353_4_fu_2874_p1 = or_ln1353_2_fu_2868_p2;

assign zext_ln1353_fu_2746_p1 = or_ln1353_fu_2740_p2;

assign zext_ln1355_3_fu_2884_p1 = trunc_ln790_fu_2691_p1;

assign zext_ln1355_fu_2830_p1 = and_ln1355_3_fu_2820_p4;

assign zext_ln180_35_fu_4010_p1 = p_0570_0_0_reg_2344;

assign zext_ln180_36_fu_4022_p1 = tmp_178_fu_4014_p3;

assign zext_ln180_37_fu_4073_p1 = p_0560_0_0_reg_2355;

assign zext_ln180_38_fu_4128_p1 = p_0709_0_0_reg_2366;

assign zext_ln180_39_fu_4137_p1 = add_ln180_21_fu_4132_p2;

assign zext_ln180_40_fu_4223_p1 = p_0728_0_0_reg_2389;

assign zext_ln180_41_fu_4248_p1 = tmp_183_fu_4240_p3;

assign zext_ln180_42_fu_4258_p1 = add_ln180_23_fu_4252_p2;

assign zext_ln180_43_fu_4269_p1 = add_ln180_24_fu_4263_p2;

assign zext_ln180_44_fu_5105_p1 = tmp_184_fu_5096_p4;

assign zext_ln180_45_fu_5115_p1 = add_ln180_25_fu_5109_p2;

assign zext_ln180_46_fu_4298_p1 = add_ln1353_4_fu_4292_p2;

assign zext_ln180_47_fu_4307_p1 = add_ln180_26_fu_4302_p2;

assign zext_ln180_48_fu_4497_p1 = p_01205_0_0_reg_2435;

assign zext_ln180_49_fu_4522_p1 = tmp_186_fu_4514_p3;

assign zext_ln180_50_fu_4544_p1 = p_01195_0_0_reg_2446;

assign zext_ln180_51_fu_4553_p1 = add_ln180_29_fu_4548_p2;

assign zext_ln180_fu_2952_p1 = tmp_111_fu_2944_p3;

assign zext_ln196_fu_2919_p1 = shl_ln_fu_2912_p3;

assign zext_ln209_6_fu_4312_p1 = p_0718_0_0_reg_2401;

assign zext_ln209_fu_2972_p1 = words_per_image_V_reg_5617;

assign zext_ln217_1_fu_2661_p1 = log_width_V_fu_2655_p2;

assign zext_ln217_fu_2929_p1 = log_width_V_reg_5138;

assign zext_ln252_fu_2982_p1 = tmp_107_fu_2975_p3;

assign zext_ln316_1_fu_4194_p1 = tmp_180_fu_4184_p4;

assign zext_ln316_2_fu_4207_p1 = tmp_181_fu_4199_p3;

assign zext_ln316_fu_4175_p1 = p_0783_0_0_reg_2377;

assign zext_ln379_fu_4683_p1 = tmp_176_fu_4675_p3;

assign zext_ln391_1_fu_4761_p1 = add_ln391_fu_4752_p2;

assign zext_ln391_fu_4757_p1 = add_ln391_fu_4752_p2;

assign zext_ln461_fu_2681_p1 = grp_fu_2630_p2;

assign zext_ln544_8_fu_4704_p1 = p_01464_0_reg_2503;

assign zext_ln544_fu_4816_p1 = p_01576_0_0_reg_2526;

assign zext_ln555_10_fu_4898_p1 = or_ln555_fu_4892_p2;

assign zext_ln555_11_fu_4142_p1 = p_0709_0_0_reg_2366;

assign zext_ln555_2_fu_4870_p1 = p_01698_0_0_reg_2538;

assign zext_ln555_7_fu_4094_p1 = p_0560_0_0_reg_2355;

assign zext_ln555_8_fu_4106_p1 = shl_ln555_2_fu_4098_p3;

assign zext_ln555_9_fu_4880_p1 = shl_ln555_fu_4874_p2;

assign zext_ln555_fu_4831_p1 = p_01576_0_0_reg_2526;

assign zext_ln647_fu_4969_p1 = grp_fu_2630_p2;

assign zext_ln700_2_fu_4718_p1 = add_ln700_27_fu_4713_p2;

assign zext_ln700_3_fu_4570_p1 = p_01159_0_0_reg_2457;

assign zext_ln700_4_fu_4574_p1 = p_01159_0_0_reg_2457;

assign zext_ln700_5_fu_4634_p1 = tmp_187_fu_4626_p3;

assign zext_ln700_6_fu_4643_p1 = add_ln700_40_fu_4638_p2;

assign zext_ln700_fu_4709_p1 = p_01464_0_reg_2503;

assign zext_ln702_fu_5045_p1 = lshr_ln_fu_5036_p4;

assign zext_ln790_fu_4947_p1 = p_Val2_33_0_reg_2560;

assign zext_ln802_fu_4960_p1 = lshr_ln808_fu_4955_p2;

assign zext_ln808_1_fu_3913_p1 = add_ln808_fu_3908_p2;

assign zext_ln808_fu_3964_p1 = mul_ln_fu_3956_p3;

assign zext_ln816_1_fu_4916_p1 = and_ln419_fu_4910_p2;

assign zext_ln816_2_fu_5022_p1 = and_ln430_fu_5016_p2;

assign zext_ln816_fu_4844_p1 = icmp_ln816_fu_4839_p2;

assign zext_ln887_2_fu_4463_p1 = tmp_185_fu_4455_p3;

assign zext_ln887_fu_3886_p1 = phi_mul_reg_2333;

always @ (posedge ap_clk) begin
    log_slice_V_reg_5132[2] <= 1'b0;
    zext_ln217_reg_5624[4:3] <= 2'b00;
    tmp_111_reg_5637[5:0] <= 6'b000000;
    zext_ln209_reg_5729[7:5] <= 3'b000;
    zext_ln252_reg_5734[0] <= 1'b0;
    zext_ln252_reg_5734[2] <= 1'b0;
    zext_ln316_2_reg_5853[2:0] <= 3'b000;
    zext_ln316_2_reg_5853[5] <= 1'b0;
    add_ln180_23_reg_5873[0] <= 1'b0;
    word_buffer_V_addr_1_reg_5878[0] <= 1'b0;
    word_buffer_V_addr_3_reg_5883[0] <= 1'b1;
    shl_ln4_reg_5888[2:0] <= 3'b000;
    zext_ln887_2_reg_5919[2:0] <= 3'b000;
    zext_ln887_2_reg_5919[5] <= 1'b0;
    sext_ln700_1_cast_reg_5924[5:0] <= 6'b000000;
    add_ln180_28_reg_5937[0] <= 1'b0;
    zext_ln180_51_reg_5950[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln700_3_reg_5968[8:7] <= 2'b00;
    zext_ln379_reg_6330[5:0] <= 6'b000000;
    zext_ln379_reg_6330[12] <= 1'b0;
    zext_ln391_reg_6370[3] <= 1'b0;
    o_bank_offset_V_2_reg_6400[15:13] <= 3'b000;
end

endmodule //bin_conv
