
module SyncRAM(
    parameter ADDR_WIDTH = 4,              
    parameter DATA_WIDTH = 8               
)(
    input wire clk,                        
    input wire we,                        
    input wire [ADDR_WIDTH-1:0] addr,      
    input wire [DATA_WIDTH-1:0] din,       
    output reg [DATA_WIDTH-1:0] dout       
);
    reg [DATA_WIDTH-1:0] memory [0:(1<<ADDR_WIDTH)-1];

    always @(posedge clk) begin
        if (we) begin
            memory[addr] <= din;           
        end
        dout <= memory[addr];              
    end

endmodule
