
pocket_meteostation_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001157c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002eb0  08011720  08011720  00012720  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080145d0  080145d0  000161f0  2**0
                  CONTENTS
  4 .ARM          00000008  080145d0  080145d0  000155d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080145d8  080145d8  000161f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080145d8  080145d8  000155d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080145dc  080145dc  000155dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  080145e0  00016000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000161f0  2**0
                  CONTENTS
 10 .bss          000033fc  200001f0  200001f0  000161f0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200035ec  200035ec  000161f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000161f0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000242ff  00000000  00000000  00016220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005219  00000000  00000000  0003a51f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d60  00000000  00000000  0003f738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000016b6  00000000  00000000  00041498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026c16  00000000  00000000  00042b4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025e9a  00000000  00000000  00069764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2b3c  00000000  00000000  0008f5fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0017213a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000919c  00000000  00000000  00172180  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  0017b31c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f0 	.word	0x200001f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08011704 	.word	0x08011704

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	08011704 	.word	0x08011704

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_ldivmod>:
 8000c98:	b97b      	cbnz	r3, 8000cba <__aeabi_ldivmod+0x22>
 8000c9a:	b972      	cbnz	r2, 8000cba <__aeabi_ldivmod+0x22>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bfbe      	ittt	lt
 8000ca0:	2000      	movlt	r0, #0
 8000ca2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000ca6:	e006      	blt.n	8000cb6 <__aeabi_ldivmod+0x1e>
 8000ca8:	bf08      	it	eq
 8000caa:	2800      	cmpeq	r0, #0
 8000cac:	bf1c      	itt	ne
 8000cae:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000cb2:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cb6:	f000 b9d3 	b.w	8001060 <__aeabi_idiv0>
 8000cba:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cbe:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	db09      	blt.n	8000cda <__aeabi_ldivmod+0x42>
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	db1a      	blt.n	8000d00 <__aeabi_ldivmod+0x68>
 8000cca:	f000 f86b 	bl	8000da4 <__udivmoddi4>
 8000cce:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd6:	b004      	add	sp, #16
 8000cd8:	4770      	bx	lr
 8000cda:	4240      	negs	r0, r0
 8000cdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	db1b      	blt.n	8000d1c <__aeabi_ldivmod+0x84>
 8000ce4:	f000 f85e 	bl	8000da4 <__udivmoddi4>
 8000ce8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf0:	b004      	add	sp, #16
 8000cf2:	4240      	negs	r0, r0
 8000cf4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf8:	4252      	negs	r2, r2
 8000cfa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cfe:	4770      	bx	lr
 8000d00:	4252      	negs	r2, r2
 8000d02:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d06:	f000 f84d 	bl	8000da4 <__udivmoddi4>
 8000d0a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d12:	b004      	add	sp, #16
 8000d14:	4240      	negs	r0, r0
 8000d16:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1a:	4770      	bx	lr
 8000d1c:	4252      	negs	r2, r2
 8000d1e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d22:	f000 f83f 	bl	8000da4 <__udivmoddi4>
 8000d26:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d2e:	b004      	add	sp, #16
 8000d30:	4252      	negs	r2, r2
 8000d32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d36:	4770      	bx	lr

08000d38 <__aeabi_d2lz>:
 8000d38:	b538      	push	{r3, r4, r5, lr}
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	4604      	mov	r4, r0
 8000d40:	460d      	mov	r5, r1
 8000d42:	f7ff fed3 	bl	8000aec <__aeabi_dcmplt>
 8000d46:	b928      	cbnz	r0, 8000d54 <__aeabi_d2lz+0x1c>
 8000d48:	4620      	mov	r0, r4
 8000d4a:	4629      	mov	r1, r5
 8000d4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d50:	f000 b80a 	b.w	8000d68 <__aeabi_d2ulz>
 8000d54:	4620      	mov	r0, r4
 8000d56:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d5a:	f000 f805 	bl	8000d68 <__aeabi_d2ulz>
 8000d5e:	4240      	negs	r0, r0
 8000d60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d64:	bd38      	pop	{r3, r4, r5, pc}
 8000d66:	bf00      	nop

08000d68 <__aeabi_d2ulz>:
 8000d68:	b5d0      	push	{r4, r6, r7, lr}
 8000d6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d9c <__aeabi_d2ulz+0x34>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	4606      	mov	r6, r0
 8000d70:	460f      	mov	r7, r1
 8000d72:	f7ff fc49 	bl	8000608 <__aeabi_dmul>
 8000d76:	f7ff ff1f 	bl	8000bb8 <__aeabi_d2uiz>
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	f7ff fbca 	bl	8000514 <__aeabi_ui2d>
 8000d80:	4b07      	ldr	r3, [pc, #28]	@ (8000da0 <__aeabi_d2ulz+0x38>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	f7ff fc40 	bl	8000608 <__aeabi_dmul>
 8000d88:	4602      	mov	r2, r0
 8000d8a:	460b      	mov	r3, r1
 8000d8c:	4630      	mov	r0, r6
 8000d8e:	4639      	mov	r1, r7
 8000d90:	f7ff fa82 	bl	8000298 <__aeabi_dsub>
 8000d94:	f7ff ff10 	bl	8000bb8 <__aeabi_d2uiz>
 8000d98:	4621      	mov	r1, r4
 8000d9a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d9c:	3df00000 	.word	0x3df00000
 8000da0:	41f00000 	.word	0x41f00000

08000da4 <__udivmoddi4>:
 8000da4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000da8:	9d08      	ldr	r5, [sp, #32]
 8000daa:	460c      	mov	r4, r1
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d14e      	bne.n	8000e4e <__udivmoddi4+0xaa>
 8000db0:	4694      	mov	ip, r2
 8000db2:	458c      	cmp	ip, r1
 8000db4:	4686      	mov	lr, r0
 8000db6:	fab2 f282 	clz	r2, r2
 8000dba:	d962      	bls.n	8000e82 <__udivmoddi4+0xde>
 8000dbc:	b14a      	cbz	r2, 8000dd2 <__udivmoddi4+0x2e>
 8000dbe:	f1c2 0320 	rsb	r3, r2, #32
 8000dc2:	4091      	lsls	r1, r2
 8000dc4:	fa20 f303 	lsr.w	r3, r0, r3
 8000dc8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dcc:	4319      	orrs	r1, r3
 8000dce:	fa00 fe02 	lsl.w	lr, r0, r2
 8000dd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dd6:	fa1f f68c 	uxth.w	r6, ip
 8000dda:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000de2:	fb07 1114 	mls	r1, r7, r4, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb04 f106 	mul.w	r1, r4, r6
 8000dee:	4299      	cmp	r1, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x64>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000dfa:	f080 8112 	bcs.w	8001022 <__udivmoddi4+0x27e>
 8000dfe:	4299      	cmp	r1, r3
 8000e00:	f240 810f 	bls.w	8001022 <__udivmoddi4+0x27e>
 8000e04:	3c02      	subs	r4, #2
 8000e06:	4463      	add	r3, ip
 8000e08:	1a59      	subs	r1, r3, r1
 8000e0a:	fa1f f38e 	uxth.w	r3, lr
 8000e0e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e12:	fb07 1110 	mls	r1, r7, r0, r1
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f606 	mul.w	r6, r0, r6
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	d90a      	bls.n	8000e38 <__udivmoddi4+0x94>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000e2a:	f080 80fc 	bcs.w	8001026 <__udivmoddi4+0x282>
 8000e2e:	429e      	cmp	r6, r3
 8000e30:	f240 80f9 	bls.w	8001026 <__udivmoddi4+0x282>
 8000e34:	4463      	add	r3, ip
 8000e36:	3802      	subs	r0, #2
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e3e:	2100      	movs	r1, #0
 8000e40:	b11d      	cbz	r5, 8000e4a <__udivmoddi4+0xa6>
 8000e42:	40d3      	lsrs	r3, r2
 8000e44:	2200      	movs	r2, #0
 8000e46:	e9c5 3200 	strd	r3, r2, [r5]
 8000e4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d905      	bls.n	8000e5e <__udivmoddi4+0xba>
 8000e52:	b10d      	cbz	r5, 8000e58 <__udivmoddi4+0xb4>
 8000e54:	e9c5 0100 	strd	r0, r1, [r5]
 8000e58:	2100      	movs	r1, #0
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e7f5      	b.n	8000e4a <__udivmoddi4+0xa6>
 8000e5e:	fab3 f183 	clz	r1, r3
 8000e62:	2900      	cmp	r1, #0
 8000e64:	d146      	bne.n	8000ef4 <__udivmoddi4+0x150>
 8000e66:	42a3      	cmp	r3, r4
 8000e68:	d302      	bcc.n	8000e70 <__udivmoddi4+0xcc>
 8000e6a:	4290      	cmp	r0, r2
 8000e6c:	f0c0 80f0 	bcc.w	8001050 <__udivmoddi4+0x2ac>
 8000e70:	1a86      	subs	r6, r0, r2
 8000e72:	eb64 0303 	sbc.w	r3, r4, r3
 8000e76:	2001      	movs	r0, #1
 8000e78:	2d00      	cmp	r5, #0
 8000e7a:	d0e6      	beq.n	8000e4a <__udivmoddi4+0xa6>
 8000e7c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e80:	e7e3      	b.n	8000e4a <__udivmoddi4+0xa6>
 8000e82:	2a00      	cmp	r2, #0
 8000e84:	f040 8090 	bne.w	8000fa8 <__udivmoddi4+0x204>
 8000e88:	eba1 040c 	sub.w	r4, r1, ip
 8000e8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e90:	fa1f f78c 	uxth.w	r7, ip
 8000e94:	2101      	movs	r1, #1
 8000e96:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e9a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e9e:	fb08 4416 	mls	r4, r8, r6, r4
 8000ea2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea6:	fb07 f006 	mul.w	r0, r7, r6
 8000eaa:	4298      	cmp	r0, r3
 8000eac:	d908      	bls.n	8000ec0 <__udivmoddi4+0x11c>
 8000eae:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb2:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000eb6:	d202      	bcs.n	8000ebe <__udivmoddi4+0x11a>
 8000eb8:	4298      	cmp	r0, r3
 8000eba:	f200 80cd 	bhi.w	8001058 <__udivmoddi4+0x2b4>
 8000ebe:	4626      	mov	r6, r4
 8000ec0:	1a1c      	subs	r4, r3, r0
 8000ec2:	fa1f f38e 	uxth.w	r3, lr
 8000ec6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000eca:	fb08 4410 	mls	r4, r8, r0, r4
 8000ece:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ed2:	fb00 f707 	mul.w	r7, r0, r7
 8000ed6:	429f      	cmp	r7, r3
 8000ed8:	d908      	bls.n	8000eec <__udivmoddi4+0x148>
 8000eda:	eb1c 0303 	adds.w	r3, ip, r3
 8000ede:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000ee2:	d202      	bcs.n	8000eea <__udivmoddi4+0x146>
 8000ee4:	429f      	cmp	r7, r3
 8000ee6:	f200 80b0 	bhi.w	800104a <__udivmoddi4+0x2a6>
 8000eea:	4620      	mov	r0, r4
 8000eec:	1bdb      	subs	r3, r3, r7
 8000eee:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ef2:	e7a5      	b.n	8000e40 <__udivmoddi4+0x9c>
 8000ef4:	f1c1 0620 	rsb	r6, r1, #32
 8000ef8:	408b      	lsls	r3, r1
 8000efa:	fa22 f706 	lsr.w	r7, r2, r6
 8000efe:	431f      	orrs	r7, r3
 8000f00:	fa20 fc06 	lsr.w	ip, r0, r6
 8000f04:	fa04 f301 	lsl.w	r3, r4, r1
 8000f08:	ea43 030c 	orr.w	r3, r3, ip
 8000f0c:	40f4      	lsrs	r4, r6
 8000f0e:	fa00 f801 	lsl.w	r8, r0, r1
 8000f12:	0c38      	lsrs	r0, r7, #16
 8000f14:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000f18:	fbb4 fef0 	udiv	lr, r4, r0
 8000f1c:	fa1f fc87 	uxth.w	ip, r7
 8000f20:	fb00 441e 	mls	r4, r0, lr, r4
 8000f24:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f28:	fb0e f90c 	mul.w	r9, lr, ip
 8000f2c:	45a1      	cmp	r9, r4
 8000f2e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f32:	d90a      	bls.n	8000f4a <__udivmoddi4+0x1a6>
 8000f34:	193c      	adds	r4, r7, r4
 8000f36:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000f3a:	f080 8084 	bcs.w	8001046 <__udivmoddi4+0x2a2>
 8000f3e:	45a1      	cmp	r9, r4
 8000f40:	f240 8081 	bls.w	8001046 <__udivmoddi4+0x2a2>
 8000f44:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f48:	443c      	add	r4, r7
 8000f4a:	eba4 0409 	sub.w	r4, r4, r9
 8000f4e:	fa1f f983 	uxth.w	r9, r3
 8000f52:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f56:	fb00 4413 	mls	r4, r0, r3, r4
 8000f5a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f5e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f62:	45a4      	cmp	ip, r4
 8000f64:	d907      	bls.n	8000f76 <__udivmoddi4+0x1d2>
 8000f66:	193c      	adds	r4, r7, r4
 8000f68:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000f6c:	d267      	bcs.n	800103e <__udivmoddi4+0x29a>
 8000f6e:	45a4      	cmp	ip, r4
 8000f70:	d965      	bls.n	800103e <__udivmoddi4+0x29a>
 8000f72:	3b02      	subs	r3, #2
 8000f74:	443c      	add	r4, r7
 8000f76:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f7a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f7e:	eba4 040c 	sub.w	r4, r4, ip
 8000f82:	429c      	cmp	r4, r3
 8000f84:	46ce      	mov	lr, r9
 8000f86:	469c      	mov	ip, r3
 8000f88:	d351      	bcc.n	800102e <__udivmoddi4+0x28a>
 8000f8a:	d04e      	beq.n	800102a <__udivmoddi4+0x286>
 8000f8c:	b155      	cbz	r5, 8000fa4 <__udivmoddi4+0x200>
 8000f8e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f92:	eb64 040c 	sbc.w	r4, r4, ip
 8000f96:	fa04 f606 	lsl.w	r6, r4, r6
 8000f9a:	40cb      	lsrs	r3, r1
 8000f9c:	431e      	orrs	r6, r3
 8000f9e:	40cc      	lsrs	r4, r1
 8000fa0:	e9c5 6400 	strd	r6, r4, [r5]
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	e750      	b.n	8000e4a <__udivmoddi4+0xa6>
 8000fa8:	f1c2 0320 	rsb	r3, r2, #32
 8000fac:	fa20 f103 	lsr.w	r1, r0, r3
 8000fb0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fb4:	fa24 f303 	lsr.w	r3, r4, r3
 8000fb8:	4094      	lsls	r4, r2
 8000fba:	430c      	orrs	r4, r1
 8000fbc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000fc0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000fc4:	fa1f f78c 	uxth.w	r7, ip
 8000fc8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000fcc:	fb08 3110 	mls	r1, r8, r0, r3
 8000fd0:	0c23      	lsrs	r3, r4, #16
 8000fd2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fd6:	fb00 f107 	mul.w	r1, r0, r7
 8000fda:	4299      	cmp	r1, r3
 8000fdc:	d908      	bls.n	8000ff0 <__udivmoddi4+0x24c>
 8000fde:	eb1c 0303 	adds.w	r3, ip, r3
 8000fe2:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000fe6:	d22c      	bcs.n	8001042 <__udivmoddi4+0x29e>
 8000fe8:	4299      	cmp	r1, r3
 8000fea:	d92a      	bls.n	8001042 <__udivmoddi4+0x29e>
 8000fec:	3802      	subs	r0, #2
 8000fee:	4463      	add	r3, ip
 8000ff0:	1a5b      	subs	r3, r3, r1
 8000ff2:	b2a4      	uxth	r4, r4
 8000ff4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ff8:	fb08 3311 	mls	r3, r8, r1, r3
 8000ffc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001000:	fb01 f307 	mul.w	r3, r1, r7
 8001004:	42a3      	cmp	r3, r4
 8001006:	d908      	bls.n	800101a <__udivmoddi4+0x276>
 8001008:	eb1c 0404 	adds.w	r4, ip, r4
 800100c:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8001010:	d213      	bcs.n	800103a <__udivmoddi4+0x296>
 8001012:	42a3      	cmp	r3, r4
 8001014:	d911      	bls.n	800103a <__udivmoddi4+0x296>
 8001016:	3902      	subs	r1, #2
 8001018:	4464      	add	r4, ip
 800101a:	1ae4      	subs	r4, r4, r3
 800101c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001020:	e739      	b.n	8000e96 <__udivmoddi4+0xf2>
 8001022:	4604      	mov	r4, r0
 8001024:	e6f0      	b.n	8000e08 <__udivmoddi4+0x64>
 8001026:	4608      	mov	r0, r1
 8001028:	e706      	b.n	8000e38 <__udivmoddi4+0x94>
 800102a:	45c8      	cmp	r8, r9
 800102c:	d2ae      	bcs.n	8000f8c <__udivmoddi4+0x1e8>
 800102e:	ebb9 0e02 	subs.w	lr, r9, r2
 8001032:	eb63 0c07 	sbc.w	ip, r3, r7
 8001036:	3801      	subs	r0, #1
 8001038:	e7a8      	b.n	8000f8c <__udivmoddi4+0x1e8>
 800103a:	4631      	mov	r1, r6
 800103c:	e7ed      	b.n	800101a <__udivmoddi4+0x276>
 800103e:	4603      	mov	r3, r0
 8001040:	e799      	b.n	8000f76 <__udivmoddi4+0x1d2>
 8001042:	4630      	mov	r0, r6
 8001044:	e7d4      	b.n	8000ff0 <__udivmoddi4+0x24c>
 8001046:	46d6      	mov	lr, sl
 8001048:	e77f      	b.n	8000f4a <__udivmoddi4+0x1a6>
 800104a:	4463      	add	r3, ip
 800104c:	3802      	subs	r0, #2
 800104e:	e74d      	b.n	8000eec <__udivmoddi4+0x148>
 8001050:	4606      	mov	r6, r0
 8001052:	4623      	mov	r3, r4
 8001054:	4608      	mov	r0, r1
 8001056:	e70f      	b.n	8000e78 <__udivmoddi4+0xd4>
 8001058:	3e02      	subs	r6, #2
 800105a:	4463      	add	r3, ip
 800105c:	e730      	b.n	8000ec0 <__udivmoddi4+0x11c>
 800105e:	bf00      	nop

08001060 <__aeabi_idiv0>:
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop

08001064 <Error>:
extern char str1[100];
BME280_CalibData CalibData;
int32_t temper_int;
//------------------------------------------------
void Error(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  LED_OFF;
 8001068:	2200      	movs	r2, #0
 800106a:	2120      	movs	r1, #32
 800106c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001070:	f003 ff0e 	bl	8004e90 <HAL_GPIO_WritePin>
}
 8001074:	bf00      	nop
 8001076:	bd80      	pop	{r7, pc}

08001078 <I2Cx_WriteData>:
//------------------------------------------------
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b088      	sub	sp, #32
 800107c:	af04      	add	r7, sp, #16
 800107e:	4603      	mov	r3, r0
 8001080:	80fb      	strh	r3, [r7, #6]
 8001082:	460b      	mov	r3, r1
 8001084:	717b      	strb	r3, [r7, #5]
 8001086:	4613      	mov	r3, r2
 8001088:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800108a:	2300      	movs	r3, #0
 800108c:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Write(&hi2c1, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, 0x10000);
 800108e:	797b      	ldrb	r3, [r7, #5]
 8001090:	b29a      	uxth	r2, r3
 8001092:	88f9      	ldrh	r1, [r7, #6]
 8001094:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001098:	9302      	str	r3, [sp, #8]
 800109a:	2301      	movs	r3, #1
 800109c:	9301      	str	r3, [sp, #4]
 800109e:	1d3b      	adds	r3, r7, #4
 80010a0:	9300      	str	r3, [sp, #0]
 80010a2:	2301      	movs	r3, #1
 80010a4:	4806      	ldr	r0, [pc, #24]	@ (80010c0 <I2Cx_WriteData+0x48>)
 80010a6:	f004 f9cf 	bl	8005448 <HAL_I2C_Mem_Write>
 80010aa:	4603      	mov	r3, r0
 80010ac:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 80010ae:	7bfb      	ldrb	r3, [r7, #15]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <I2Cx_WriteData+0x40>
 80010b4:	f7ff ffd6 	bl	8001064 <Error>
}
 80010b8:	bf00      	nop
 80010ba:	3710      	adds	r7, #16
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	20000330 	.word	0x20000330

080010c4 <I2Cx_ReadData>:
//------------------------------------------------
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b088      	sub	sp, #32
 80010c8:	af04      	add	r7, sp, #16
 80010ca:	4603      	mov	r3, r0
 80010cc:	460a      	mov	r2, r1
 80010ce:	80fb      	strh	r3, [r7, #6]
 80010d0:	4613      	mov	r3, r2
 80010d2:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80010d4:	2300      	movs	r3, #0
 80010d6:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 80010d8:	2300      	movs	r3, #0
 80010da:	73bb      	strb	r3, [r7, #14]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 0x10000);
 80010dc:	797b      	ldrb	r3, [r7, #5]
 80010de:	b29a      	uxth	r2, r3
 80010e0:	88f9      	ldrh	r1, [r7, #6]
 80010e2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010e6:	9302      	str	r3, [sp, #8]
 80010e8:	2301      	movs	r3, #1
 80010ea:	9301      	str	r3, [sp, #4]
 80010ec:	f107 030e 	add.w	r3, r7, #14
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	2301      	movs	r3, #1
 80010f4:	4807      	ldr	r0, [pc, #28]	@ (8001114 <I2Cx_ReadData+0x50>)
 80010f6:	f004 fabb 	bl	8005670 <HAL_I2C_Mem_Read>
 80010fa:	4603      	mov	r3, r0
 80010fc:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <I2Cx_ReadData+0x44>
 8001104:	f7ff ffae 	bl	8001064 <Error>
  return value;
 8001108:	7bbb      	ldrb	r3, [r7, #14]
}
 800110a:	4618      	mov	r0, r3
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	20000330 	.word	0x20000330

08001118 <I2Cx_ReadData16>:
//------------------------------------------------
static void I2Cx_ReadData16(uint16_t Addr, uint8_t Reg, uint16_t *Value)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b088      	sub	sp, #32
 800111c:	af04      	add	r7, sp, #16
 800111e:	4603      	mov	r3, r0
 8001120:	603a      	str	r2, [r7, #0]
 8001122:	80fb      	strh	r3, [r7, #6]
 8001124:	460b      	mov	r3, r1
 8001126:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8001128:	2300      	movs	r3, #0
 800112a:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 2, 0x10000);
 800112c:	797b      	ldrb	r3, [r7, #5]
 800112e:	b29a      	uxth	r2, r3
 8001130:	88f9      	ldrh	r1, [r7, #6]
 8001132:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001136:	9302      	str	r3, [sp, #8]
 8001138:	2302      	movs	r3, #2
 800113a:	9301      	str	r3, [sp, #4]
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	9300      	str	r3, [sp, #0]
 8001140:	2301      	movs	r3, #1
 8001142:	4807      	ldr	r0, [pc, #28]	@ (8001160 <I2Cx_ReadData16+0x48>)
 8001144:	f004 fa94 	bl	8005670 <HAL_I2C_Mem_Read>
 8001148:	4603      	mov	r3, r0
 800114a:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <I2Cx_ReadData16+0x3e>
 8001152:	f7ff ff87 	bl	8001064 <Error>
}
 8001156:	bf00      	nop
 8001158:	3710      	adds	r7, #16
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	20000330 	.word	0x20000330

08001164 <I2Cx_ReadData24>:
//------------------------------------------------
static void I2Cx_ReadData24(uint16_t Addr, uint8_t Reg, uint32_t *Value)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b088      	sub	sp, #32
 8001168:	af04      	add	r7, sp, #16
 800116a:	4603      	mov	r3, r0
 800116c:	603a      	str	r2, [r7, #0]
 800116e:	80fb      	strh	r3, [r7, #6]
 8001170:	460b      	mov	r3, r1
 8001172:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8001174:	2300      	movs	r3, #0
 8001176:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 3, 0x10000);
 8001178:	797b      	ldrb	r3, [r7, #5]
 800117a:	b29a      	uxth	r2, r3
 800117c:	88f9      	ldrh	r1, [r7, #6]
 800117e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001182:	9302      	str	r3, [sp, #8]
 8001184:	2303      	movs	r3, #3
 8001186:	9301      	str	r3, [sp, #4]
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	9300      	str	r3, [sp, #0]
 800118c:	2301      	movs	r3, #1
 800118e:	4807      	ldr	r0, [pc, #28]	@ (80011ac <I2Cx_ReadData24+0x48>)
 8001190:	f004 fa6e 	bl	8005670 <HAL_I2C_Mem_Read>
 8001194:	4603      	mov	r3, r0
 8001196:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 8001198:	7bfb      	ldrb	r3, [r7, #15]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <I2Cx_ReadData24+0x3e>
 800119e:	f7ff ff61 	bl	8001064 <Error>
}
 80011a2:	bf00      	nop
 80011a4:	3710      	adds	r7, #16
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	20000330 	.word	0x20000330

080011b0 <BME280_WriteReg>:
//------------------------------------------------
void BME280_WriteReg(uint8_t Reg, uint8_t Value)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	460a      	mov	r2, r1
 80011ba:	71fb      	strb	r3, [r7, #7]
 80011bc:	4613      	mov	r3, r2
 80011be:	71bb      	strb	r3, [r7, #6]
  I2Cx_WriteData(BME280_ADDRESS, Reg, Value);
 80011c0:	79ba      	ldrb	r2, [r7, #6]
 80011c2:	79fb      	ldrb	r3, [r7, #7]
 80011c4:	4619      	mov	r1, r3
 80011c6:	20ec      	movs	r0, #236	@ 0xec
 80011c8:	f7ff ff56 	bl	8001078 <I2Cx_WriteData>
}
 80011cc:	bf00      	nop
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <BME280_ReadReg>:
//------------------------------------------------
uint8_t BME280_ReadReg(uint8_t Reg)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	4603      	mov	r3, r0
 80011dc:	71fb      	strb	r3, [r7, #7]
  uint8_t res = I2Cx_ReadData(BME280_ADDRESS,Reg);
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	4619      	mov	r1, r3
 80011e2:	20ec      	movs	r0, #236	@ 0xec
 80011e4:	f7ff ff6e 	bl	80010c4 <I2Cx_ReadData>
 80011e8:	4603      	mov	r3, r0
 80011ea:	73fb      	strb	r3, [r7, #15]
  return res;
 80011ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3710      	adds	r7, #16
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <BME280_ReadReg_U16>:
//------------------------------------------------
void BME280_ReadReg_U16(uint8_t Reg, uint16_t *Value)
{
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b082      	sub	sp, #8
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	4603      	mov	r3, r0
 80011fe:	6039      	str	r1, [r7, #0]
 8001200:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg,Value);
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	683a      	ldr	r2, [r7, #0]
 8001206:	4619      	mov	r1, r3
 8001208:	20ec      	movs	r0, #236	@ 0xec
 800120a:	f7ff ff85 	bl	8001118 <I2Cx_ReadData16>
}
 800120e:	bf00      	nop
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <BME280_ReadReg_S16>:
//------------------------------------------------
void BME280_ReadReg_S16(uint8_t Reg, int16_t *Value)
{
 8001216:	b580      	push	{r7, lr}
 8001218:	b082      	sub	sp, #8
 800121a:	af00      	add	r7, sp, #0
 800121c:	4603      	mov	r3, r0
 800121e:	6039      	str	r1, [r7, #0]
 8001220:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg, (uint16_t*) Value);
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	683a      	ldr	r2, [r7, #0]
 8001226:	4619      	mov	r1, r3
 8001228:	20ec      	movs	r0, #236	@ 0xec
 800122a:	f7ff ff75 	bl	8001118 <I2Cx_ReadData16>
}
 800122e:	bf00      	nop
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <BME280_ReadReg_BE_S16>:
//------------------------------------------------
void BME280_ReadReg_BE_S16(uint8_t Reg, int16_t *Value)
{
 8001236:	b580      	push	{r7, lr}
 8001238:	b082      	sub	sp, #8
 800123a:	af00      	add	r7, sp, #0
 800123c:	4603      	mov	r3, r0
 800123e:	6039      	str	r1, [r7, #0]
 8001240:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg,(uint16_t*)Value);
 8001242:	79fb      	ldrb	r3, [r7, #7]
 8001244:	683a      	ldr	r2, [r7, #0]
 8001246:	4619      	mov	r1, r3
 8001248:	20ec      	movs	r0, #236	@ 0xec
 800124a:	f7ff ff65 	bl	8001118 <I2Cx_ReadData16>
  *(uint16_t *) Value = be16toword(*(uint16_t *) Value);
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	881b      	ldrh	r3, [r3, #0]
 8001252:	0a1b      	lsrs	r3, r3, #8
 8001254:	b29b      	uxth	r3, r3
 8001256:	b21a      	sxth	r2, r3
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	881b      	ldrh	r3, [r3, #0]
 800125c:	021b      	lsls	r3, r3, #8
 800125e:	b21b      	sxth	r3, r3
 8001260:	4313      	orrs	r3, r2
 8001262:	b21b      	sxth	r3, r3
 8001264:	b29a      	uxth	r2, r3
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	801a      	strh	r2, [r3, #0]
}
 800126a:	bf00      	nop
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}

08001272 <BME280_ReadReg_BE_U24>:
  I2Cx_ReadData24(BME280_ADDRESS,Reg,Value);
  *(uint32_t *) Value &= 0x00FFFFFF;
}
//------------------------------------------------
void BME280_ReadReg_BE_U24(uint8_t Reg, uint32_t *Value)
{
 8001272:	b580      	push	{r7, lr}
 8001274:	b082      	sub	sp, #8
 8001276:	af00      	add	r7, sp, #0
 8001278:	4603      	mov	r3, r0
 800127a:	6039      	str	r1, [r7, #0]
 800127c:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData24(BME280_ADDRESS,Reg,Value);
 800127e:	79fb      	ldrb	r3, [r7, #7]
 8001280:	683a      	ldr	r2, [r7, #0]
 8001282:	4619      	mov	r1, r3
 8001284:	20ec      	movs	r0, #236	@ 0xec
 8001286:	f7ff ff6d 	bl	8001164 <I2Cx_ReadData24>
  *(uint32_t *) Value = be24toword(*(uint32_t *) Value) & 0x00FFFFFF;
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	0c1b      	lsrs	r3, r3, #16
 8001290:	b2da      	uxtb	r2, r3
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800129a:	431a      	orrs	r2, r3
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	041b      	lsls	r3, r3, #16
 80012a2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80012a6:	4313      	orrs	r3, r2
 80012a8:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	601a      	str	r2, [r3, #0]
}
 80012b0:	bf00      	nop
 80012b2:	3708      	adds	r7, #8
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}

080012b8 <BME280_ReadStatus>:
//------------------------------------------------
uint8_t BME280_ReadStatus(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
  //clear unuset bits
  uint8_t res = BME280_ReadReg(BME280_REGISTER_STATUS)&0x09;
 80012be:	20f3      	movs	r0, #243	@ 0xf3
 80012c0:	f7ff ff88 	bl	80011d4 <BME280_ReadReg>
 80012c4:	4603      	mov	r3, r0
 80012c6:	f003 0309 	and.w	r3, r3, #9
 80012ca:	71fb      	strb	r3, [r7, #7]
  return res;
 80012cc:	79fb      	ldrb	r3, [r7, #7]
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
	...

080012d8 <BME280_ReadCoefficients>:
//------------------------------------------------
void BME280_ReadCoefficients(void)
{
 80012d8:	b598      	push	{r3, r4, r7, lr}
 80012da:	af00      	add	r7, sp, #0
  BME280_ReadReg_U16(BME280_REGISTER_DIG_T1,&CalibData.dig_T1);
 80012dc:	4937      	ldr	r1, [pc, #220]	@ (80013bc <BME280_ReadCoefficients+0xe4>)
 80012de:	2088      	movs	r0, #136	@ 0x88
 80012e0:	f7ff ff89 	bl	80011f6 <BME280_ReadReg_U16>
//  sprintf(str1, "DIG_T1: %u\r\n", CalibData.dig_T1);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_T2,&CalibData.dig_T2);
 80012e4:	4936      	ldr	r1, [pc, #216]	@ (80013c0 <BME280_ReadCoefficients+0xe8>)
 80012e6:	208a      	movs	r0, #138	@ 0x8a
 80012e8:	f7ff ff95 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_T2: %d\r\n", CalibData.dig_T2);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_T3,&CalibData.dig_T3);
 80012ec:	4935      	ldr	r1, [pc, #212]	@ (80013c4 <BME280_ReadCoefficients+0xec>)
 80012ee:	208c      	movs	r0, #140	@ 0x8c
 80012f0:	f7ff ff91 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_T3: %d\r\n", CalibData.dig_T3);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_U16(BME280_REGISTER_DIG_P1,&CalibData.dig_P1);
 80012f4:	4934      	ldr	r1, [pc, #208]	@ (80013c8 <BME280_ReadCoefficients+0xf0>)
 80012f6:	208e      	movs	r0, #142	@ 0x8e
 80012f8:	f7ff ff7d 	bl	80011f6 <BME280_ReadReg_U16>
//  sprintf(str1, "DIG_P1: %u\r\n", CalibData.dig_P1);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P2,&CalibData.dig_P2);
 80012fc:	4933      	ldr	r1, [pc, #204]	@ (80013cc <BME280_ReadCoefficients+0xf4>)
 80012fe:	2090      	movs	r0, #144	@ 0x90
 8001300:	f7ff ff89 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_P2: %d\r\n", CalibData.dig_P2);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P3,&CalibData.dig_P3);
 8001304:	4932      	ldr	r1, [pc, #200]	@ (80013d0 <BME280_ReadCoefficients+0xf8>)
 8001306:	2092      	movs	r0, #146	@ 0x92
 8001308:	f7ff ff85 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_P3: %d\r\n", CalibData.dig_P3);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P4,&CalibData.dig_P4);
 800130c:	4931      	ldr	r1, [pc, #196]	@ (80013d4 <BME280_ReadCoefficients+0xfc>)
 800130e:	2094      	movs	r0, #148	@ 0x94
 8001310:	f7ff ff81 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_P4: %d\r\n", CalibData.dig_P4);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P5,&CalibData.dig_P5);
 8001314:	4930      	ldr	r1, [pc, #192]	@ (80013d8 <BME280_ReadCoefficients+0x100>)
 8001316:	2096      	movs	r0, #150	@ 0x96
 8001318:	f7ff ff7d 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_P5: %d\r\n", CalibData.dig_P5);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P6,&CalibData.dig_P6);
 800131c:	492f      	ldr	r1, [pc, #188]	@ (80013dc <BME280_ReadCoefficients+0x104>)
 800131e:	2098      	movs	r0, #152	@ 0x98
 8001320:	f7ff ff79 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_P6: %d\r\n", CalibData.dig_P6);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P7,&CalibData.dig_P7);
 8001324:	492e      	ldr	r1, [pc, #184]	@ (80013e0 <BME280_ReadCoefficients+0x108>)
 8001326:	209a      	movs	r0, #154	@ 0x9a
 8001328:	f7ff ff75 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_P7: %d\r\n", CalibData.dig_P7);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P8,&CalibData.dig_P8);
 800132c:	492d      	ldr	r1, [pc, #180]	@ (80013e4 <BME280_ReadCoefficients+0x10c>)
 800132e:	209c      	movs	r0, #156	@ 0x9c
 8001330:	f7ff ff71 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_P8: %d\r\n", CalibData.dig_P8);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P9,&CalibData.dig_P9);
 8001334:	492c      	ldr	r1, [pc, #176]	@ (80013e8 <BME280_ReadCoefficients+0x110>)
 8001336:	209e      	movs	r0, #158	@ 0x9e
 8001338:	f7ff ff6d 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_P9: %d\r\n", CalibData.dig_P9);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  CalibData.dig_H1 = BME280_ReadReg(BME280_REGISTER_DIG_H1);
 800133c:	20a1      	movs	r0, #161	@ 0xa1
 800133e:	f7ff ff49 	bl	80011d4 <BME280_ReadReg>
 8001342:	4603      	mov	r3, r0
 8001344:	461a      	mov	r2, r3
 8001346:	4b1d      	ldr	r3, [pc, #116]	@ (80013bc <BME280_ReadCoefficients+0xe4>)
 8001348:	761a      	strb	r2, [r3, #24]
//  sprintf(str1, "DIG_H1: %d\r\n", CalibData.dig_H1);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_H2,&CalibData.dig_H2);
 800134a:	4928      	ldr	r1, [pc, #160]	@ (80013ec <BME280_ReadCoefficients+0x114>)
 800134c:	20e1      	movs	r0, #225	@ 0xe1
 800134e:	f7ff ff62 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_H2: %d\r\n", CalibData.dig_H2);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  CalibData.dig_H3 = BME280_ReadReg(BME280_REGISTER_DIG_H3);
 8001352:	20e3      	movs	r0, #227	@ 0xe3
 8001354:	f7ff ff3e 	bl	80011d4 <BME280_ReadReg>
 8001358:	4603      	mov	r3, r0
 800135a:	461a      	mov	r2, r3
 800135c:	4b17      	ldr	r3, [pc, #92]	@ (80013bc <BME280_ReadCoefficients+0xe4>)
 800135e:	771a      	strb	r2, [r3, #28]
//  sprintf(str1, "DIG_H3: %d\r\n", CalibData.dig_H3);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  CalibData.dig_H4 = (BME280_ReadReg(BME280_REGISTER_DIG_H4) << 4) | (BME280_ReadReg(BME280_REGISTER_DIG_H4+1) & 0xF);
 8001360:	20e4      	movs	r0, #228	@ 0xe4
 8001362:	f7ff ff37 	bl	80011d4 <BME280_ReadReg>
 8001366:	4603      	mov	r3, r0
 8001368:	011b      	lsls	r3, r3, #4
 800136a:	b21c      	sxth	r4, r3
 800136c:	20e5      	movs	r0, #229	@ 0xe5
 800136e:	f7ff ff31 	bl	80011d4 <BME280_ReadReg>
 8001372:	4603      	mov	r3, r0
 8001374:	b21b      	sxth	r3, r3
 8001376:	f003 030f 	and.w	r3, r3, #15
 800137a:	b21b      	sxth	r3, r3
 800137c:	4323      	orrs	r3, r4
 800137e:	b21a      	sxth	r2, r3
 8001380:	4b0e      	ldr	r3, [pc, #56]	@ (80013bc <BME280_ReadCoefficients+0xe4>)
 8001382:	83da      	strh	r2, [r3, #30]
//  sprintf(str1, "DIG_H4: %d\r\n", CalibData.dig_H4);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  CalibData.dig_H5 = (BME280_ReadReg(BME280_REGISTER_DIG_H5+1) << 4) | (BME280_ReadReg(BME280_REGISTER_DIG_H5) >> 4);
 8001384:	20e6      	movs	r0, #230	@ 0xe6
 8001386:	f7ff ff25 	bl	80011d4 <BME280_ReadReg>
 800138a:	4603      	mov	r3, r0
 800138c:	011b      	lsls	r3, r3, #4
 800138e:	b21c      	sxth	r4, r3
 8001390:	20e5      	movs	r0, #229	@ 0xe5
 8001392:	f7ff ff1f 	bl	80011d4 <BME280_ReadReg>
 8001396:	4603      	mov	r3, r0
 8001398:	091b      	lsrs	r3, r3, #4
 800139a:	b2db      	uxtb	r3, r3
 800139c:	b21b      	sxth	r3, r3
 800139e:	4323      	orrs	r3, r4
 80013a0:	b21a      	sxth	r2, r3
 80013a2:	4b06      	ldr	r3, [pc, #24]	@ (80013bc <BME280_ReadCoefficients+0xe4>)
 80013a4:	841a      	strh	r2, [r3, #32]
//  sprintf(str1, "DIG_H5: %d\r\n", CalibData.dig_H5);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  CalibData.dig_H6 = (int8_t)BME280_ReadReg(BME280_REGISTER_DIG_H6);
 80013a6:	20e7      	movs	r0, #231	@ 0xe7
 80013a8:	f7ff ff14 	bl	80011d4 <BME280_ReadReg>
 80013ac:	4603      	mov	r3, r0
 80013ae:	b25a      	sxtb	r2, r3
 80013b0:	4b02      	ldr	r3, [pc, #8]	@ (80013bc <BME280_ReadCoefficients+0xe4>)
 80013b2:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
//  sprintf(str1, "DIG_H6: %d\r\n", CalibData.dig_H3);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
}
 80013b6:	bf00      	nop
 80013b8:	bd98      	pop	{r3, r4, r7, pc}
 80013ba:	bf00      	nop
 80013bc:	2000020c 	.word	0x2000020c
 80013c0:	2000020e 	.word	0x2000020e
 80013c4:	20000210 	.word	0x20000210
 80013c8:	20000212 	.word	0x20000212
 80013cc:	20000214 	.word	0x20000214
 80013d0:	20000216 	.word	0x20000216
 80013d4:	20000218 	.word	0x20000218
 80013d8:	2000021a 	.word	0x2000021a
 80013dc:	2000021c 	.word	0x2000021c
 80013e0:	2000021e 	.word	0x2000021e
 80013e4:	20000220 	.word	0x20000220
 80013e8:	20000222 	.word	0x20000222
 80013ec:	20000226 	.word	0x20000226

080013f0 <BME280_SetStandby>:
//------------------------------------------------
void BME280_SetStandby(uint8_t tsb) {
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CONFIG) & ~BME280_STBY_MSK;
 80013fa:	20f5      	movs	r0, #245	@ 0xf5
 80013fc:	f7ff feea 	bl	80011d4 <BME280_ReadReg>
 8001400:	4603      	mov	r3, r0
 8001402:	f003 031f 	and.w	r3, r3, #31
 8001406:	73fb      	strb	r3, [r7, #15]
  reg |= tsb & BME280_STBY_MSK;
 8001408:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140c:	f023 031f 	bic.w	r3, r3, #31
 8001410:	b25a      	sxtb	r2, r3
 8001412:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001416:	4313      	orrs	r3, r2
 8001418:	b25b      	sxtb	r3, r3
 800141a:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CONFIG,reg);
 800141c:	7bfb      	ldrb	r3, [r7, #15]
 800141e:	4619      	mov	r1, r3
 8001420:	20f5      	movs	r0, #245	@ 0xf5
 8001422:	f7ff fec5 	bl	80011b0 <BME280_WriteReg>
}
 8001426:	bf00      	nop
 8001428:	3710      	adds	r7, #16
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}

0800142e <BME280_SetFilter>:
//------------------------------------------------
  void BME280_SetFilter(uint8_t filter) {
 800142e:	b580      	push	{r7, lr}
 8001430:	b084      	sub	sp, #16
 8001432:	af00      	add	r7, sp, #0
 8001434:	4603      	mov	r3, r0
 8001436:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CONFIG) & ~BME280_FILTER_MSK;
 8001438:	20f5      	movs	r0, #245	@ 0xf5
 800143a:	f7ff fecb 	bl	80011d4 <BME280_ReadReg>
 800143e:	4603      	mov	r3, r0
 8001440:	f023 031c 	bic.w	r3, r3, #28
 8001444:	73fb      	strb	r3, [r7, #15]
  reg |= filter & BME280_FILTER_MSK;
 8001446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144a:	f003 031c 	and.w	r3, r3, #28
 800144e:	b25a      	sxtb	r2, r3
 8001450:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001454:	4313      	orrs	r3, r2
 8001456:	b25b      	sxtb	r3, r3
 8001458:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CONFIG,reg);
 800145a:	7bfb      	ldrb	r3, [r7, #15]
 800145c:	4619      	mov	r1, r3
 800145e:	20f5      	movs	r0, #245	@ 0xf5
 8001460:	f7ff fea6 	bl	80011b0 <BME280_WriteReg>
}
 8001464:	bf00      	nop
 8001466:	3710      	adds	r7, #16
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}

0800146c <BME280_SetOversamplingTemper>:
//------------------------------------------------
void BME280_SetOversamplingTemper(uint8_t osrs)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_T_MSK;
 8001476:	20f4      	movs	r0, #244	@ 0xf4
 8001478:	f7ff feac 	bl	80011d4 <BME280_ReadReg>
 800147c:	4603      	mov	r3, r0
 800147e:	f003 031f 	and.w	r3, r3, #31
 8001482:	73fb      	strb	r3, [r7, #15]
  reg |= osrs & BME280_OSRS_T_MSK;
 8001484:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001488:	f023 031f 	bic.w	r3, r3, #31
 800148c:	b25a      	sxtb	r2, r3
 800148e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001492:	4313      	orrs	r3, r2
 8001494:	b25b      	sxtb	r3, r3
 8001496:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 8001498:	7bfb      	ldrb	r3, [r7, #15]
 800149a:	4619      	mov	r1, r3
 800149c:	20f4      	movs	r0, #244	@ 0xf4
 800149e:	f7ff fe87 	bl	80011b0 <BME280_WriteReg>
}
 80014a2:	bf00      	nop
 80014a4:	3710      	adds	r7, #16
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}

080014aa <BME280_SetOversamplingPressure>:
//------------------------------------------------
void BME280_SetOversamplingPressure(uint8_t osrs)
{
 80014aa:	b580      	push	{r7, lr}
 80014ac:	b084      	sub	sp, #16
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	4603      	mov	r3, r0
 80014b2:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_P_MSK;
 80014b4:	20f4      	movs	r0, #244	@ 0xf4
 80014b6:	f7ff fe8d 	bl	80011d4 <BME280_ReadReg>
 80014ba:	4603      	mov	r3, r0
 80014bc:	f023 031c 	bic.w	r3, r3, #28
 80014c0:	73fb      	strb	r3, [r7, #15]
  reg |= osrs & BME280_OSRS_P_MSK;
 80014c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c6:	f003 031c 	and.w	r3, r3, #28
 80014ca:	b25a      	sxtb	r2, r3
 80014cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014d0:	4313      	orrs	r3, r2
 80014d2:	b25b      	sxtb	r3, r3
 80014d4:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 80014d6:	7bfb      	ldrb	r3, [r7, #15]
 80014d8:	4619      	mov	r1, r3
 80014da:	20f4      	movs	r0, #244	@ 0xf4
 80014dc:	f7ff fe68 	bl	80011b0 <BME280_WriteReg>
}
 80014e0:	bf00      	nop
 80014e2:	3710      	adds	r7, #16
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <BME280_SetOversamplingHum>:
//------------------------------------------------
void BME280_SetOversamplingHum(uint8_t osrs)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	4603      	mov	r3, r0
 80014f0:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_HUM) & ~BME280_OSRS_H_MSK;
 80014f2:	20f2      	movs	r0, #242	@ 0xf2
 80014f4:	f7ff fe6e 	bl	80011d4 <BME280_ReadReg>
 80014f8:	4603      	mov	r3, r0
 80014fa:	f023 0307 	bic.w	r3, r3, #7
 80014fe:	73fb      	strb	r3, [r7, #15]
  reg |= osrs & BME280_OSRS_H_MSK;
 8001500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001504:	f003 0307 	and.w	r3, r3, #7
 8001508:	b25a      	sxtb	r2, r3
 800150a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800150e:	4313      	orrs	r3, r2
 8001510:	b25b      	sxtb	r3, r3
 8001512:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_HUM,reg);
 8001514:	7bfb      	ldrb	r3, [r7, #15]
 8001516:	4619      	mov	r1, r3
 8001518:	20f2      	movs	r0, #242	@ 0xf2
 800151a:	f7ff fe49 	bl	80011b0 <BME280_WriteReg>
  //The 'ctrl_hum' register needs to be written
  //after changing 'ctrl_hum' for the changes to become effwctive.
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS);
 800151e:	20f4      	movs	r0, #244	@ 0xf4
 8001520:	f7ff fe58 	bl	80011d4 <BME280_ReadReg>
 8001524:	4603      	mov	r3, r0
 8001526:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 8001528:	7bfb      	ldrb	r3, [r7, #15]
 800152a:	4619      	mov	r1, r3
 800152c:	20f4      	movs	r0, #244	@ 0xf4
 800152e:	f7ff fe3f 	bl	80011b0 <BME280_WriteReg>
}
 8001532:	bf00      	nop
 8001534:	3710      	adds	r7, #16
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <BME280_SetMode>:
//------------------------------------------------
void BME280_SetMode(uint8_t mode) {
 800153a:	b580      	push	{r7, lr}
 800153c:	b084      	sub	sp, #16
 800153e:	af00      	add	r7, sp, #0
 8001540:	4603      	mov	r3, r0
 8001542:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_MODE_MSK;
 8001544:	20f4      	movs	r0, #244	@ 0xf4
 8001546:	f7ff fe45 	bl	80011d4 <BME280_ReadReg>
 800154a:	4603      	mov	r3, r0
 800154c:	f023 0303 	bic.w	r3, r3, #3
 8001550:	73fb      	strb	r3, [r7, #15]
  reg |= mode & BME280_MODE_MSK;
 8001552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001556:	f003 0303 	and.w	r3, r3, #3
 800155a:	b25a      	sxtb	r2, r3
 800155c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001560:	4313      	orrs	r3, r2
 8001562:	b25b      	sxtb	r3, r3
 8001564:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 8001566:	7bfb      	ldrb	r3, [r7, #15]
 8001568:	4619      	mov	r1, r3
 800156a:	20f4      	movs	r0, #244	@ 0xf4
 800156c:	f7ff fe20 	bl	80011b0 <BME280_WriteReg>
}
 8001570:	bf00      	nop
 8001572:	3710      	adds	r7, #16
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}

08001578 <BME280_ReadTemperature>:
//------------------------------------------------
float BME280_ReadTemperature(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
  float temper_float = 0.0f;
 800157e:	f04f 0300 	mov.w	r3, #0
 8001582:	60fb      	str	r3, [r7, #12]
	uint32_t temper_raw;
	int32_t val1, val2;
	BME280_ReadReg_BE_U24(BME280_REGISTER_TEMPDATA,&temper_raw);
 8001584:	463b      	mov	r3, r7
 8001586:	4619      	mov	r1, r3
 8001588:	20fa      	movs	r0, #250	@ 0xfa
 800158a:	f7ff fe72 	bl	8001272 <BME280_ReadReg_BE_U24>
	temper_raw >>= 4;
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	091b      	lsrs	r3, r3, #4
 8001592:	603b      	str	r3, [r7, #0]
	val1 = ((((temper_raw>>3) - ((int32_t)CalibData.dig_T1 <<1))) *
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	08da      	lsrs	r2, r3, #3
 8001598:	4b20      	ldr	r3, [pc, #128]	@ (800161c <BME280_ReadTemperature+0xa4>)
 800159a:	881b      	ldrh	r3, [r3, #0]
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	1ad3      	subs	r3, r2, r3
		((int32_t)CalibData.dig_T2)) >> 11;
 80015a0:	4a1e      	ldr	r2, [pc, #120]	@ (800161c <BME280_ReadTemperature+0xa4>)
 80015a2:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
	val1 = ((((temper_raw>>3) - ((int32_t)CalibData.dig_T1 <<1))) *
 80015a6:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.dig_T2)) >> 11;
 80015aa:	0adb      	lsrs	r3, r3, #11
	val1 = ((((temper_raw>>3) - ((int32_t)CalibData.dig_T1 <<1))) *
 80015ac:	60bb      	str	r3, [r7, #8]
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	091b      	lsrs	r3, r3, #4
 80015b2:	4a1a      	ldr	r2, [pc, #104]	@ (800161c <BME280_ReadTemperature+0xa4>)
 80015b4:	8812      	ldrh	r2, [r2, #0]
 80015b6:	1a9b      	subs	r3, r3, r2
		((temper_raw>>4) - ((int32_t)CalibData.dig_T1))) >> 12) *
 80015b8:	683a      	ldr	r2, [r7, #0]
 80015ba:	0912      	lsrs	r2, r2, #4
 80015bc:	4917      	ldr	r1, [pc, #92]	@ (800161c <BME280_ReadTemperature+0xa4>)
 80015be:	8809      	ldrh	r1, [r1, #0]
 80015c0:	1a52      	subs	r2, r2, r1
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
 80015c2:	fb02 f303 	mul.w	r3, r2, r3
		((temper_raw>>4) - ((int32_t)CalibData.dig_T1))) >> 12) *
 80015c6:	0b1b      	lsrs	r3, r3, #12
		((int32_t)CalibData.dig_T3)) >> 14;
 80015c8:	4a14      	ldr	r2, [pc, #80]	@ (800161c <BME280_ReadTemperature+0xa4>)
 80015ca:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
		((temper_raw>>4) - ((int32_t)CalibData.dig_T1))) >> 12) *
 80015ce:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.dig_T3)) >> 14;
 80015d2:	0b9b      	lsrs	r3, r3, #14
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
 80015d4:	607b      	str	r3, [r7, #4]
	temper_int = val1 + val2;
 80015d6:	68ba      	ldr	r2, [r7, #8]
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	4413      	add	r3, r2
 80015dc:	4a10      	ldr	r2, [pc, #64]	@ (8001620 <BME280_ReadTemperature+0xa8>)
 80015de:	6013      	str	r3, [r2, #0]
	temper_float = ((temper_int * 5 + 128) >> 8);
 80015e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001620 <BME280_ReadTemperature+0xa8>)
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	4613      	mov	r3, r2
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	4413      	add	r3, r2
 80015ea:	3380      	adds	r3, #128	@ 0x80
 80015ec:	121b      	asrs	r3, r3, #8
 80015ee:	ee07 3a90 	vmov	s15, r3
 80015f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015f6:	edc7 7a03 	vstr	s15, [r7, #12]
	temper_float /= 100.0f;
 80015fa:	ed97 7a03 	vldr	s14, [r7, #12]
 80015fe:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001624 <BME280_ReadTemperature+0xac>
 8001602:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001606:	edc7 7a03 	vstr	s15, [r7, #12]
  return temper_float;
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	ee07 3a90 	vmov	s15, r3
}
 8001610:	eeb0 0a67 	vmov.f32	s0, s15
 8001614:	3710      	adds	r7, #16
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	2000020c 	.word	0x2000020c
 8001620:	20000230 	.word	0x20000230
 8001624:	42c80000 	.word	0x42c80000

08001628 <BME280_ReadPressure>:
//------------------------------------------------
float BME280_ReadPressure(void)
{
 8001628:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800162c:	b0d0      	sub	sp, #320	@ 0x140
 800162e:	af00      	add	r7, sp, #0
  float press_float = 0.0f;
 8001630:	f04f 0300 	mov.w	r3, #0
 8001634:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
	uint32_t press_raw, pres_int;
	int64_t val1, val2, p;
	BME280_ReadTemperature(); // must be done first to get t_fine
 8001638:	f7ff ff9e 	bl	8001578 <BME280_ReadTemperature>
	BME280_ReadReg_BE_U24(BME280_REGISTER_PRESSUREDATA,&press_raw);
 800163c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001640:	4619      	mov	r1, r3
 8001642:	20f7      	movs	r0, #247	@ 0xf7
 8001644:	f7ff fe15 	bl	8001272 <BME280_ReadReg_BE_U24>
	press_raw >>= 4;
 8001648:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800164c:	091b      	lsrs	r3, r3, #4
 800164e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	val1 = ((int64_t) temper_int) - 128000;
 8001652:	4bac      	ldr	r3, [pc, #688]	@ (8001904 <BME280_ReadPressure+0x2dc>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	17da      	asrs	r2, r3, #31
 8001658:	4698      	mov	r8, r3
 800165a:	4691      	mov	r9, r2
 800165c:	f5b8 33fa 	subs.w	r3, r8, #128000	@ 0x1f400
 8001660:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001662:	f149 33ff 	adc.w	r3, r9, #4294967295	@ 0xffffffff
 8001666:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001668:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800166c:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
	val2 = val1 * val1 * (int64_t)CalibData.dig_P6;
 8001670:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8001674:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001678:	fb03 f102 	mul.w	r1, r3, r2
 800167c:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8001680:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001684:	fb02 f303 	mul.w	r3, r2, r3
 8001688:	18ca      	adds	r2, r1, r3
 800168a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800168e:	fba3 4503 	umull	r4, r5, r3, r3
 8001692:	1953      	adds	r3, r2, r5
 8001694:	461d      	mov	r5, r3
 8001696:	4b9c      	ldr	r3, [pc, #624]	@ (8001908 <BME280_ReadPressure+0x2e0>)
 8001698:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800169c:	b21b      	sxth	r3, r3
 800169e:	17da      	asrs	r2, r3, #31
 80016a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80016a4:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80016a8:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80016ac:	4603      	mov	r3, r0
 80016ae:	fb03 f205 	mul.w	r2, r3, r5
 80016b2:	460b      	mov	r3, r1
 80016b4:	fb04 f303 	mul.w	r3, r4, r3
 80016b8:	4413      	add	r3, r2
 80016ba:	4602      	mov	r2, r0
 80016bc:	fba4 ab02 	umull	sl, fp, r4, r2
 80016c0:	445b      	add	r3, fp
 80016c2:	469b      	mov	fp, r3
 80016c4:	e9c7 ab4a 	strd	sl, fp, [r7, #296]	@ 0x128
 80016c8:	e9c7 ab4a 	strd	sl, fp, [r7, #296]	@ 0x128
	val2 = val2 + ((val1 * (int64_t)CalibData.dig_P5) << 17);
 80016cc:	4b8e      	ldr	r3, [pc, #568]	@ (8001908 <BME280_ReadPressure+0x2e0>)
 80016ce:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80016d2:	b21b      	sxth	r3, r3
 80016d4:	17da      	asrs	r2, r3, #31
 80016d6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80016da:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80016de:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80016e2:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 80016e6:	462a      	mov	r2, r5
 80016e8:	fb02 f203 	mul.w	r2, r2, r3
 80016ec:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80016f0:	4621      	mov	r1, r4
 80016f2:	fb01 f303 	mul.w	r3, r1, r3
 80016f6:	441a      	add	r2, r3
 80016f8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80016fc:	4621      	mov	r1, r4
 80016fe:	fba3 1301 	umull	r1, r3, r3, r1
 8001702:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001706:	460b      	mov	r3, r1
 8001708:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 800170c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001710:	18d3      	adds	r3, r2, r3
 8001712:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001716:	f04f 0000 	mov.w	r0, #0
 800171a:	f04f 0100 	mov.w	r1, #0
 800171e:	e9d7 4544 	ldrd	r4, r5, [r7, #272]	@ 0x110
 8001722:	462b      	mov	r3, r5
 8001724:	0459      	lsls	r1, r3, #17
 8001726:	4623      	mov	r3, r4
 8001728:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 800172c:	4623      	mov	r3, r4
 800172e:	0458      	lsls	r0, r3, #17
 8001730:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001734:	1814      	adds	r4, r2, r0
 8001736:	643c      	str	r4, [r7, #64]	@ 0x40
 8001738:	414b      	adcs	r3, r1
 800173a:	647b      	str	r3, [r7, #68]	@ 0x44
 800173c:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001740:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
	val2 = val2 + ((int64_t)CalibData.dig_P4 << 35);
 8001744:	4b70      	ldr	r3, [pc, #448]	@ (8001908 <BME280_ReadPressure+0x2e0>)
 8001746:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800174a:	b21b      	sxth	r3, r3
 800174c:	17da      	asrs	r2, r3, #31
 800174e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001752:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001756:	f04f 0000 	mov.w	r0, #0
 800175a:	f04f 0100 	mov.w	r1, #0
 800175e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001762:	00d9      	lsls	r1, r3, #3
 8001764:	2000      	movs	r0, #0
 8001766:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 800176a:	1814      	adds	r4, r2, r0
 800176c:	63bc      	str	r4, [r7, #56]	@ 0x38
 800176e:	414b      	adcs	r3, r1
 8001770:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001772:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8001776:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
	val1 = ((val1 * val1 * (int64_t)CalibData.dig_P3) >> 8) + ((val1 * (int64_t)CalibData.dig_P2) << 12);
 800177a:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800177e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001782:	fb03 f102 	mul.w	r1, r3, r2
 8001786:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800178a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800178e:	fb02 f303 	mul.w	r3, r2, r3
 8001792:	18ca      	adds	r2, r1, r3
 8001794:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001798:	fba3 1303 	umull	r1, r3, r3, r3
 800179c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80017a0:	460b      	mov	r3, r1
 80017a2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80017a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80017aa:	18d3      	adds	r3, r2, r3
 80017ac:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80017b0:	4b55      	ldr	r3, [pc, #340]	@ (8001908 <BME280_ReadPressure+0x2e0>)
 80017b2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80017b6:	b21b      	sxth	r3, r3
 80017b8:	17da      	asrs	r2, r3, #31
 80017ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80017be:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80017c2:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	@ 0x108
 80017c6:	462b      	mov	r3, r5
 80017c8:	e9d7 892c 	ldrd	r8, r9, [r7, #176]	@ 0xb0
 80017cc:	4642      	mov	r2, r8
 80017ce:	fb02 f203 	mul.w	r2, r2, r3
 80017d2:	464b      	mov	r3, r9
 80017d4:	4621      	mov	r1, r4
 80017d6:	fb01 f303 	mul.w	r3, r1, r3
 80017da:	4413      	add	r3, r2
 80017dc:	4622      	mov	r2, r4
 80017de:	4641      	mov	r1, r8
 80017e0:	fba2 1201 	umull	r1, r2, r2, r1
 80017e4:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 80017e8:	460a      	mov	r2, r1
 80017ea:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 80017ee:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 80017f2:	4413      	add	r3, r2
 80017f4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80017f8:	f04f 0000 	mov.w	r0, #0
 80017fc:	f04f 0100 	mov.w	r1, #0
 8001800:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8001804:	4623      	mov	r3, r4
 8001806:	0a18      	lsrs	r0, r3, #8
 8001808:	462b      	mov	r3, r5
 800180a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800180e:	462b      	mov	r3, r5
 8001810:	1219      	asrs	r1, r3, #8
 8001812:	4b3d      	ldr	r3, [pc, #244]	@ (8001908 <BME280_ReadPressure+0x2e0>)
 8001814:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001818:	b21b      	sxth	r3, r3
 800181a:	17da      	asrs	r2, r3, #31
 800181c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001820:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001824:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001828:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 800182c:	464a      	mov	r2, r9
 800182e:	fb02 f203 	mul.w	r2, r2, r3
 8001832:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001836:	4644      	mov	r4, r8
 8001838:	fb04 f303 	mul.w	r3, r4, r3
 800183c:	441a      	add	r2, r3
 800183e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001842:	4644      	mov	r4, r8
 8001844:	fba3 4304 	umull	r4, r3, r3, r4
 8001848:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800184c:	4623      	mov	r3, r4
 800184e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001852:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001856:	18d3      	adds	r3, r2, r3
 8001858:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800185c:	f04f 0200 	mov.w	r2, #0
 8001860:	f04f 0300 	mov.w	r3, #0
 8001864:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 8001868:	464c      	mov	r4, r9
 800186a:	0323      	lsls	r3, r4, #12
 800186c:	4644      	mov	r4, r8
 800186e:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001872:	4644      	mov	r4, r8
 8001874:	0322      	lsls	r2, r4, #12
 8001876:	1884      	adds	r4, r0, r2
 8001878:	633c      	str	r4, [r7, #48]	@ 0x30
 800187a:	eb41 0303 	adc.w	r3, r1, r3
 800187e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001880:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001884:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130
	val1 = (((((int64_t)1) << 47) + val1)) * ((int64_t)CalibData.dig_P1) >> 33;
 8001888:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 800188c:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001890:	f8c7 10a4 	str.w	r1, [r7, #164]	@ 0xa4
 8001894:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 8001898:	4b1b      	ldr	r3, [pc, #108]	@ (8001908 <BME280_ReadPressure+0x2e0>)
 800189a:	88db      	ldrh	r3, [r3, #6]
 800189c:	b29b      	uxth	r3, r3
 800189e:	2200      	movs	r2, #0
 80018a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80018a4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80018a8:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	@ 0xa0
 80018ac:	462b      	mov	r3, r5
 80018ae:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 80018b2:	4642      	mov	r2, r8
 80018b4:	fb02 f203 	mul.w	r2, r2, r3
 80018b8:	464b      	mov	r3, r9
 80018ba:	4621      	mov	r1, r4
 80018bc:	fb01 f303 	mul.w	r3, r1, r3
 80018c0:	4413      	add	r3, r2
 80018c2:	4622      	mov	r2, r4
 80018c4:	4641      	mov	r1, r8
 80018c6:	fba2 1201 	umull	r1, r2, r2, r1
 80018ca:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80018ce:	460a      	mov	r2, r1
 80018d0:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 80018d4:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 80018d8:	4413      	add	r3, r2
 80018da:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80018de:	f04f 0200 	mov.w	r2, #0
 80018e2:	f04f 0300 	mov.w	r3, #0
 80018e6:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 80018ea:	4629      	mov	r1, r5
 80018ec:	104a      	asrs	r2, r1, #1
 80018ee:	4629      	mov	r1, r5
 80018f0:	17cb      	asrs	r3, r1, #31
 80018f2:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
	if (val1 == 0) {
 80018f6:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 80018fa:	4313      	orrs	r3, r2
 80018fc:	d106      	bne.n	800190c <BME280_ReadPressure+0x2e4>
		return 0; // avoid exception caused by division by zero
 80018fe:	f04f 0300 	mov.w	r3, #0
 8001902:	e194      	b.n	8001c2e <BME280_ReadPressure+0x606>
 8001904:	20000230 	.word	0x20000230
 8001908:	2000020c 	.word	0x2000020c
	}
	p = 1048576 - press_raw;
 800190c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001910:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001914:	2200      	movs	r2, #0
 8001916:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001918:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800191a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800191e:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	p = (((p << 31) - val2) * 3125) / val1;
 8001922:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001926:	085b      	lsrs	r3, r3, #1
 8001928:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800192c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001930:	07db      	lsls	r3, r3, #31
 8001932:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001936:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 800193a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800193e:	4621      	mov	r1, r4
 8001940:	1a89      	subs	r1, r1, r2
 8001942:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8001946:	4629      	mov	r1, r5
 8001948:	eb61 0303 	sbc.w	r3, r1, r3
 800194c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001950:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 8001954:	4622      	mov	r2, r4
 8001956:	462b      	mov	r3, r5
 8001958:	1891      	adds	r1, r2, r2
 800195a:	6239      	str	r1, [r7, #32]
 800195c:	415b      	adcs	r3, r3
 800195e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001960:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001964:	4621      	mov	r1, r4
 8001966:	1851      	adds	r1, r2, r1
 8001968:	61b9      	str	r1, [r7, #24]
 800196a:	4629      	mov	r1, r5
 800196c:	414b      	adcs	r3, r1
 800196e:	61fb      	str	r3, [r7, #28]
 8001970:	f04f 0200 	mov.w	r2, #0
 8001974:	f04f 0300 	mov.w	r3, #0
 8001978:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 800197c:	4649      	mov	r1, r9
 800197e:	018b      	lsls	r3, r1, #6
 8001980:	4641      	mov	r1, r8
 8001982:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001986:	4641      	mov	r1, r8
 8001988:	018a      	lsls	r2, r1, #6
 800198a:	4641      	mov	r1, r8
 800198c:	1889      	adds	r1, r1, r2
 800198e:	6139      	str	r1, [r7, #16]
 8001990:	4649      	mov	r1, r9
 8001992:	eb43 0101 	adc.w	r1, r3, r1
 8001996:	6179      	str	r1, [r7, #20]
 8001998:	f04f 0200 	mov.w	r2, #0
 800199c:	f04f 0300 	mov.w	r3, #0
 80019a0:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80019a4:	4649      	mov	r1, r9
 80019a6:	008b      	lsls	r3, r1, #2
 80019a8:	4641      	mov	r1, r8
 80019aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80019ae:	4641      	mov	r1, r8
 80019b0:	008a      	lsls	r2, r1, #2
 80019b2:	4610      	mov	r0, r2
 80019b4:	4619      	mov	r1, r3
 80019b6:	4603      	mov	r3, r0
 80019b8:	4622      	mov	r2, r4
 80019ba:	189b      	adds	r3, r3, r2
 80019bc:	60bb      	str	r3, [r7, #8]
 80019be:	460b      	mov	r3, r1
 80019c0:	462a      	mov	r2, r5
 80019c2:	eb42 0303 	adc.w	r3, r2, r3
 80019c6:	60fb      	str	r3, [r7, #12]
 80019c8:	f04f 0200 	mov.w	r2, #0
 80019cc:	f04f 0300 	mov.w	r3, #0
 80019d0:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80019d4:	4649      	mov	r1, r9
 80019d6:	008b      	lsls	r3, r1, #2
 80019d8:	4641      	mov	r1, r8
 80019da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80019de:	4641      	mov	r1, r8
 80019e0:	008a      	lsls	r2, r1, #2
 80019e2:	4610      	mov	r0, r2
 80019e4:	4619      	mov	r1, r3
 80019e6:	4603      	mov	r3, r0
 80019e8:	4622      	mov	r2, r4
 80019ea:	189b      	adds	r3, r3, r2
 80019ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80019f0:	462b      	mov	r3, r5
 80019f2:	460a      	mov	r2, r1
 80019f4:	eb42 0303 	adc.w	r3, r2, r3
 80019f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80019fc:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8001a00:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001a04:	f7ff f948 	bl	8000c98 <__aeabi_ldivmod>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	460b      	mov	r3, r1
 8001a0c:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	val1 = (((int64_t)CalibData.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8001a10:	4b8b      	ldr	r3, [pc, #556]	@ (8001c40 <BME280_ReadPressure+0x618>)
 8001a12:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001a16:	b21b      	sxth	r3, r3
 8001a18:	17da      	asrs	r2, r3, #31
 8001a1a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001a1c:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001a1e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001a22:	f04f 0000 	mov.w	r0, #0
 8001a26:	f04f 0100 	mov.w	r1, #0
 8001a2a:	0b50      	lsrs	r0, r2, #13
 8001a2c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001a30:	1359      	asrs	r1, r3, #13
 8001a32:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001a36:	462b      	mov	r3, r5
 8001a38:	fb00 f203 	mul.w	r2, r0, r3
 8001a3c:	4623      	mov	r3, r4
 8001a3e:	fb03 f301 	mul.w	r3, r3, r1
 8001a42:	4413      	add	r3, r2
 8001a44:	4622      	mov	r2, r4
 8001a46:	fba2 1200 	umull	r1, r2, r2, r0
 8001a4a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001a4e:	460a      	mov	r2, r1
 8001a50:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 8001a54:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8001a58:	4413      	add	r3, r2
 8001a5a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001a5e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001a62:	f04f 0000 	mov.w	r0, #0
 8001a66:	f04f 0100 	mov.w	r1, #0
 8001a6a:	0b50      	lsrs	r0, r2, #13
 8001a6c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001a70:	1359      	asrs	r1, r3, #13
 8001a72:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001a76:	462b      	mov	r3, r5
 8001a78:	fb00 f203 	mul.w	r2, r0, r3
 8001a7c:	4623      	mov	r3, r4
 8001a7e:	fb03 f301 	mul.w	r3, r3, r1
 8001a82:	4413      	add	r3, r2
 8001a84:	4622      	mov	r2, r4
 8001a86:	fba2 1200 	umull	r1, r2, r2, r0
 8001a8a:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8001a8e:	460a      	mov	r2, r1
 8001a90:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001a94:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001a98:	4413      	add	r3, r2
 8001a9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001a9e:	f04f 0200 	mov.w	r2, #0
 8001aa2:	f04f 0300 	mov.w	r3, #0
 8001aa6:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001aaa:	4621      	mov	r1, r4
 8001aac:	0e4a      	lsrs	r2, r1, #25
 8001aae:	4629      	mov	r1, r5
 8001ab0:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001ab4:	4629      	mov	r1, r5
 8001ab6:	164b      	asrs	r3, r1, #25
 8001ab8:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
	val2 = (((int64_t)CalibData.dig_P8) * p) >> 19;
 8001abc:	4b60      	ldr	r3, [pc, #384]	@ (8001c40 <BME280_ReadPressure+0x618>)
 8001abe:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001ac2:	b21b      	sxth	r3, r3
 8001ac4:	17da      	asrs	r2, r3, #31
 8001ac6:	673b      	str	r3, [r7, #112]	@ 0x70
 8001ac8:	677a      	str	r2, [r7, #116]	@ 0x74
 8001aca:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001ace:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8001ad2:	462a      	mov	r2, r5
 8001ad4:	fb02 f203 	mul.w	r2, r2, r3
 8001ad8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001adc:	4621      	mov	r1, r4
 8001ade:	fb01 f303 	mul.w	r3, r1, r3
 8001ae2:	441a      	add	r2, r3
 8001ae4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001ae8:	4621      	mov	r1, r4
 8001aea:	fba3 1301 	umull	r1, r3, r3, r1
 8001aee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001af2:	460b      	mov	r3, r1
 8001af4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001af8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001afc:	18d3      	adds	r3, r2, r3
 8001afe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001b02:	f04f 0200 	mov.w	r2, #0
 8001b06:	f04f 0300 	mov.w	r3, #0
 8001b0a:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001b0e:	4621      	mov	r1, r4
 8001b10:	0cca      	lsrs	r2, r1, #19
 8001b12:	4629      	mov	r1, r5
 8001b14:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001b18:	4629      	mov	r1, r5
 8001b1a:	14cb      	asrs	r3, r1, #19
 8001b1c:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
	p = ((p + val1 + val2) >> 8) + ((int64_t)CalibData.dig_P7 << 4);
 8001b20:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
 8001b24:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8001b28:	1884      	adds	r4, r0, r2
 8001b2a:	66bc      	str	r4, [r7, #104]	@ 0x68
 8001b2c:	eb41 0303 	adc.w	r3, r1, r3
 8001b30:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001b32:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001b36:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001b3a:	4621      	mov	r1, r4
 8001b3c:	1889      	adds	r1, r1, r2
 8001b3e:	6639      	str	r1, [r7, #96]	@ 0x60
 8001b40:	4629      	mov	r1, r5
 8001b42:	eb43 0101 	adc.w	r1, r3, r1
 8001b46:	6679      	str	r1, [r7, #100]	@ 0x64
 8001b48:	f04f 0000 	mov.w	r0, #0
 8001b4c:	f04f 0100 	mov.w	r1, #0
 8001b50:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001b54:	4623      	mov	r3, r4
 8001b56:	0a18      	lsrs	r0, r3, #8
 8001b58:	462b      	mov	r3, r5
 8001b5a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001b5e:	462b      	mov	r3, r5
 8001b60:	1219      	asrs	r1, r3, #8
 8001b62:	4b37      	ldr	r3, [pc, #220]	@ (8001c40 <BME280_ReadPressure+0x618>)
 8001b64:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001b68:	b21b      	sxth	r3, r3
 8001b6a:	17da      	asrs	r2, r3, #31
 8001b6c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001b6e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001b70:	f04f 0200 	mov.w	r2, #0
 8001b74:	f04f 0300 	mov.w	r3, #0
 8001b78:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 8001b7c:	464c      	mov	r4, r9
 8001b7e:	0123      	lsls	r3, r4, #4
 8001b80:	4644      	mov	r4, r8
 8001b82:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001b86:	4644      	mov	r4, r8
 8001b88:	0122      	lsls	r2, r4, #4
 8001b8a:	1884      	adds	r4, r0, r2
 8001b8c:	603c      	str	r4, [r7, #0]
 8001b8e:	eb41 0303 	adc.w	r3, r1, r3
 8001b92:	607b      	str	r3, [r7, #4]
 8001b94:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001b98:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	pres_int = ((p >> 8) * 1000) + (((p & 0xff) * 390625) / 100000);
 8001b9c:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
 8001ba0:	f04f 0200 	mov.w	r2, #0
 8001ba4:	f04f 0300 	mov.w	r3, #0
 8001ba8:	0a02      	lsrs	r2, r0, #8
 8001baa:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001bae:	120b      	asrs	r3, r1, #8
 8001bb0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bb4:	fb03 f402 	mul.w	r4, r3, r2
 8001bb8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001bbc:	f002 03ff 	and.w	r3, r2, #255	@ 0xff
 8001bc0:	653b      	str	r3, [r7, #80]	@ 0x50
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	657b      	str	r3, [r7, #84]	@ 0x54
 8001bc6:	4b1f      	ldr	r3, [pc, #124]	@ (8001c44 <BME280_ReadPressure+0x61c>)
 8001bc8:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001bcc:	464a      	mov	r2, r9
 8001bce:	fb03 f202 	mul.w	r2, r3, r2
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	4641      	mov	r1, r8
 8001bd6:	fb01 f303 	mul.w	r3, r1, r3
 8001bda:	4413      	add	r3, r2
 8001bdc:	4a19      	ldr	r2, [pc, #100]	@ (8001c44 <BME280_ReadPressure+0x61c>)
 8001bde:	4641      	mov	r1, r8
 8001be0:	fba1 1202 	umull	r1, r2, r1, r2
 8001be4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001be8:	460a      	mov	r2, r1
 8001bea:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8001bee:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001bf2:	4413      	add	r3, r2
 8001bf4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001bf8:	4a13      	ldr	r2, [pc, #76]	@ (8001c48 <BME280_ReadPressure+0x620>)
 8001bfa:	f04f 0300 	mov.w	r3, #0
 8001bfe:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8001c02:	f7ff f849 	bl	8000c98 <__aeabi_ldivmod>
 8001c06:	4602      	mov	r2, r0
 8001c08:	460b      	mov	r3, r1
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	4423      	add	r3, r4
 8001c0e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	press_float = pres_int / 100.0f;
 8001c12:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001c16:	ee07 3a90 	vmov	s15, r3
 8001c1a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c1e:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001c4c <BME280_ReadPressure+0x624>
 8001c22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c26:	edc7 7a4f 	vstr	s15, [r7, #316]	@ 0x13c
  return press_float;
 8001c2a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
}
 8001c2e:	ee07 3a90 	vmov	s15, r3
 8001c32:	eeb0 0a67 	vmov.f32	s0, s15
 8001c36:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c40:	2000020c 	.word	0x2000020c
 8001c44:	0005f5e1 	.word	0x0005f5e1
 8001c48:	000186a0 	.word	0x000186a0
 8001c4c:	42c80000 	.word	0x42c80000

08001c50 <BME280_ReadHumidity>:
//------------------------------------------------
float BME280_ReadHumidity(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
  float hum_float = 0.0f;
 8001c56:	f04f 0300 	mov.w	r3, #0
 8001c5a:	60fb      	str	r3, [r7, #12]
	int16_t hum_raw;
	int32_t hum_raw_sign, v_x1_u32r;
	BME280_ReadTemperature(); // must be done first to get t_fine
 8001c5c:	f7ff fc8c 	bl	8001578 <BME280_ReadTemperature>
	BME280_ReadReg_BE_S16(BME280_REGISTER_HUMIDDATA,&hum_raw);
 8001c60:	1cbb      	adds	r3, r7, #2
 8001c62:	4619      	mov	r1, r3
 8001c64:	20fd      	movs	r0, #253	@ 0xfd
 8001c66:	f7ff fae6 	bl	8001236 <BME280_ReadReg_BE_S16>
	hum_raw_sign = ((int32_t)hum_raw)&0x0000FFFF;
 8001c6a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c6e:	b29b      	uxth	r3, r3
 8001c70:	60bb      	str	r3, [r7, #8]
	v_x1_u32r = (temper_int - ((int32_t)76800));
 8001c72:	4b35      	ldr	r3, [pc, #212]	@ (8001d48 <BME280_ReadHumidity+0xf8>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 8001c7a:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (((((hum_raw_sign << 14) - (((int32_t)CalibData.dig_H4) << 20) -
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	039a      	lsls	r2, r3, #14
 8001c80:	4b32      	ldr	r3, [pc, #200]	@ (8001d4c <BME280_ReadHumidity+0xfc>)
 8001c82:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001c86:	051b      	lsls	r3, r3, #20
 8001c88:	1ad2      	subs	r2, r2, r3
		(((int32_t)CalibData.dig_H5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 8001c8a:	4b30      	ldr	r3, [pc, #192]	@ (8001d4c <BME280_ReadHumidity+0xfc>)
 8001c8c:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001c90:	4619      	mov	r1, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	fb01 f303 	mul.w	r3, r1, r3
	v_x1_u32r = (((((hum_raw_sign << 14) - (((int32_t)CalibData.dig_H4) << 20) -
 8001c98:	1ad3      	subs	r3, r2, r3
		(((int32_t)CalibData.dig_H5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 8001c9a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001c9e:	13db      	asrs	r3, r3, #15
		(((((((v_x1_u32r * ((int32_t)CalibData.dig_H6)) >> 10) *
 8001ca0:	4a2a      	ldr	r2, [pc, #168]	@ (8001d4c <BME280_ReadHumidity+0xfc>)
 8001ca2:	f992 2022 	ldrsb.w	r2, [r2, #34]	@ 0x22
 8001ca6:	4611      	mov	r1, r2
 8001ca8:	687a      	ldr	r2, [r7, #4]
 8001caa:	fb01 f202 	mul.w	r2, r1, r2
 8001cae:	1292      	asrs	r2, r2, #10
		(((v_x1_u32r * ((int32_t)CalibData.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) +
 8001cb0:	4926      	ldr	r1, [pc, #152]	@ (8001d4c <BME280_ReadHumidity+0xfc>)
 8001cb2:	7f09      	ldrb	r1, [r1, #28]
 8001cb4:	4608      	mov	r0, r1
 8001cb6:	6879      	ldr	r1, [r7, #4]
 8001cb8:	fb00 f101 	mul.w	r1, r0, r1
 8001cbc:	12c9      	asrs	r1, r1, #11
 8001cbe:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
		(((((((v_x1_u32r * ((int32_t)CalibData.dig_H6)) >> 10) *
 8001cc2:	fb01 f202 	mul.w	r2, r1, r2
		(((v_x1_u32r * ((int32_t)CalibData.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) +
 8001cc6:	1292      	asrs	r2, r2, #10
 8001cc8:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
		((int32_t)2097152)) * ((int32_t)CalibData.dig_H2) + 8192) >> 14));
 8001ccc:	491f      	ldr	r1, [pc, #124]	@ (8001d4c <BME280_ReadHumidity+0xfc>)
 8001cce:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8001cd2:	fb01 f202 	mul.w	r2, r1, r2
 8001cd6:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001cda:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((hum_raw_sign << 14) - (((int32_t)CalibData.dig_H4) << 20) -
 8001cdc:	fb02 f303 	mul.w	r3, r2, r3
 8001ce0:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	13db      	asrs	r3, r3, #15
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	13d2      	asrs	r2, r2, #15
 8001cea:	fb02 f303 	mul.w	r3, r2, r3
 8001cee:	11db      	asrs	r3, r3, #7
		((int32_t)CalibData.dig_H1)) >> 4));
 8001cf0:	4a16      	ldr	r2, [pc, #88]	@ (8001d4c <BME280_ReadHumidity+0xfc>)
 8001cf2:	7e12      	ldrb	r2, [r2, #24]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8001cf4:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.dig_H1)) >> 4));
 8001cf8:	111b      	asrs	r3, r3, #4
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r < 0) ? 0 : v_x1_u32r;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001d06:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r > 419430400) ? 419430400 : v_x1_u32r;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8001d0e:	bfa8      	it	ge
 8001d10:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 8001d14:	607b      	str	r3, [r7, #4]
	hum_float = (v_x1_u32r>>12);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	131b      	asrs	r3, r3, #12
 8001d1a:	ee07 3a90 	vmov	s15, r3
 8001d1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d22:	edc7 7a03 	vstr	s15, [r7, #12]
	hum_float /= 1024.0f;
 8001d26:	ed97 7a03 	vldr	s14, [r7, #12]
 8001d2a:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001d50 <BME280_ReadHumidity+0x100>
 8001d2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d32:	edc7 7a03 	vstr	s15, [r7, #12]
  return hum_float;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	ee07 3a90 	vmov	s15, r3
}
 8001d3c:	eeb0 0a67 	vmov.f32	s0, s15
 8001d40:	3710      	adds	r7, #16
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	20000230 	.word	0x20000230
 8001d4c:	2000020c 	.word	0x2000020c
 8001d50:	44800000 	.word	0x44800000
 8001d54:	00000000 	.word	0x00000000

08001d58 <BME280_ReadAltitude>:
//------------------------------------------------
float BME280_ReadAltitude(float seaLevel)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	ed87 0a01 	vstr	s0, [r7, #4]
  float att = 0.0f;
 8001d62:	f04f 0300 	mov.w	r3, #0
 8001d66:	60fb      	str	r3, [r7, #12]
	float atm = BME280_ReadPressure();
 8001d68:	f7ff fc5e 	bl	8001628 <BME280_ReadPressure>
 8001d6c:	ed87 0a02 	vstr	s0, [r7, #8]
	att = 44330.0 * (1.0 - pow(atm / seaLevel, 0.1903));
 8001d70:	ed97 7a02 	vldr	s14, [r7, #8]
 8001d74:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d78:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001d7c:	ee16 0a90 	vmov	r0, s13
 8001d80:	f7fe fbea 	bl	8000558 <__aeabi_f2d>
 8001d84:	4602      	mov	r2, r0
 8001d86:	460b      	mov	r3, r1
 8001d88:	ed9f 1b13 	vldr	d1, [pc, #76]	@ 8001dd8 <BME280_ReadAltitude+0x80>
 8001d8c:	ec43 2b10 	vmov	d0, r2, r3
 8001d90:	f00e fd58 	bl	8010844 <pow>
 8001d94:	ec53 2b10 	vmov	r2, r3, d0
 8001d98:	f04f 0000 	mov.w	r0, #0
 8001d9c:	4912      	ldr	r1, [pc, #72]	@ (8001de8 <BME280_ReadAltitude+0x90>)
 8001d9e:	f7fe fa7b 	bl	8000298 <__aeabi_dsub>
 8001da2:	4602      	mov	r2, r0
 8001da4:	460b      	mov	r3, r1
 8001da6:	4610      	mov	r0, r2
 8001da8:	4619      	mov	r1, r3
 8001daa:	a30d      	add	r3, pc, #52	@ (adr r3, 8001de0 <BME280_ReadAltitude+0x88>)
 8001dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db0:	f7fe fc2a 	bl	8000608 <__aeabi_dmul>
 8001db4:	4602      	mov	r2, r0
 8001db6:	460b      	mov	r3, r1
 8001db8:	4610      	mov	r0, r2
 8001dba:	4619      	mov	r1, r3
 8001dbc:	f7fe ff1c 	bl	8000bf8 <__aeabi_d2f>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	60fb      	str	r3, [r7, #12]
  return att;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	ee07 3a90 	vmov	s15, r3
}
 8001dca:	eeb0 0a67 	vmov.f32	s0, s15
 8001dce:	3710      	adds	r7, #16
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	f3af 8000 	nop.w
 8001dd8:	1a36e2eb 	.word	0x1a36e2eb
 8001ddc:	3fc85bc0 	.word	0x3fc85bc0
 8001de0:	00000000 	.word	0x00000000
 8001de4:	40e5a540 	.word	0x40e5a540
 8001de8:	3ff00000 	.word	0x3ff00000

08001dec <BME280_Init>:
//------------------------------------------------
void BME280_Init(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
  uint8_t value=0;
 8001df2:	2300      	movs	r3, #0
 8001df4:	71fb      	strb	r3, [r7, #7]
  uint32_t value32=0;
 8001df6:	2300      	movs	r3, #0
 8001df8:	603b      	str	r3, [r7, #0]
  LED_ON;
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	2120      	movs	r1, #32
 8001dfe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e02:	f003 f845 	bl	8004e90 <HAL_GPIO_WritePin>
	value = BME280_ReadReg(BME280_REG_ID);
 8001e06:	20d0      	movs	r0, #208	@ 0xd0
 8001e08:	f7ff f9e4 	bl	80011d4 <BME280_ReadReg>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	71fb      	strb	r3, [r7, #7]
//	sprintf(str1, "\r\n\r\nID: 0x%02X\r\n", value);
//	HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
	if(value !=BME280_ID)
 8001e10:	79fb      	ldrb	r3, [r7, #7]
 8001e12:	2b60      	cmp	r3, #96	@ 0x60
 8001e14:	d002      	beq.n	8001e1c <BME280_Init+0x30>
	{
		Error();
 8001e16:	f7ff f925 	bl	8001064 <Error>
		return;
 8001e1a:	e02d      	b.n	8001e78 <BME280_Init+0x8c>
	}
	BME280_WriteReg(BME280_REG_SOFTRESET,BME280_SOFTRESET_VALUE);
 8001e1c:	21b6      	movs	r1, #182	@ 0xb6
 8001e1e:	20e0      	movs	r0, #224	@ 0xe0
 8001e20:	f7ff f9c6 	bl	80011b0 <BME280_WriteReg>
	while (BME280_ReadStatus() & BME280_STATUS_IM_UPDATE) ;
 8001e24:	bf00      	nop
 8001e26:	f7ff fa47 	bl	80012b8 <BME280_ReadStatus>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	f003 0301 	and.w	r3, r3, #1
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d1f8      	bne.n	8001e26 <BME280_Init+0x3a>
	BME280_ReadCoefficients();
 8001e34:	f7ff fa50 	bl	80012d8 <BME280_ReadCoefficients>
	BME280_SetStandby(BME280_STBY_1000);
 8001e38:	20a0      	movs	r0, #160	@ 0xa0
 8001e3a:	f7ff fad9 	bl	80013f0 <BME280_SetStandby>
	BME280_SetFilter(BME280_FILTER_4);
 8001e3e:	2008      	movs	r0, #8
 8001e40:	f7ff faf5 	bl	800142e <BME280_SetFilter>
	BME280_SetOversamplingTemper(BME280_OSRS_T_x4);
 8001e44:	2060      	movs	r0, #96	@ 0x60
 8001e46:	f7ff fb11 	bl	800146c <BME280_SetOversamplingTemper>
	BME280_SetOversamplingPressure(BME280_OSRS_P_x2);
 8001e4a:	2008      	movs	r0, #8
 8001e4c:	f7ff fb2d 	bl	80014aa <BME280_SetOversamplingPressure>
	BME280_SetOversamplingHum(BME280_OSRS_H_x1);
 8001e50:	2001      	movs	r0, #1
 8001e52:	f7ff fb49 	bl	80014e8 <BME280_SetOversamplingHum>
	value32 = BME280_ReadReg(BME280_REG_CTRL_MEAS);
 8001e56:	20f4      	movs	r0, #244	@ 0xf4
 8001e58:	f7ff f9bc 	bl	80011d4 <BME280_ReadReg>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	603b      	str	r3, [r7, #0]
	value32 |= BME280_ReadReg(BME280_REG_CTRL_HUM) << 8;
 8001e60:	20f2      	movs	r0, #242	@ 0xf2
 8001e62:	f7ff f9b7 	bl	80011d4 <BME280_ReadReg>
 8001e66:	4603      	mov	r3, r0
 8001e68:	021b      	lsls	r3, r3, #8
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	603b      	str	r3, [r7, #0]
//	sprintf(str1, "Temperature: %s\r\nPressure: %s\r\nHumidity: %s\r\n",
//		(value32 & BME280_OSRS_T_MSK) ? "ON" : "OFF",
//		(value32 & BME280_OSRS_P_MSK) ? "ON" : "OFF",
//		((value32 >> 8) & BME280_OSRS_H_MSK) ? "ON" : "OFF");
//	HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
	BME280_SetMode(BME280_MODE_NORMAL);
 8001e72:	2003      	movs	r0, #3
 8001e74:	f7ff fb61 	bl	800153a <BME280_SetMode>
}
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
	...

08001e80 <pollKeypad>:

#include "Keypad.h"
#include "main.h"

Key pollKeypad()
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
	// check left key
	if (HAL_GPIO_ReadPin(BTN_LEFT_GPIO_Port, BTN_LEFT_Pin) == GPIO_PIN_SET)
 8001e84:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001e88:	4818      	ldr	r0, [pc, #96]	@ (8001eec <pollKeypad+0x6c>)
 8001e8a:	f002 ffe9 	bl	8004e60 <HAL_GPIO_ReadPin>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d101      	bne.n	8001e98 <pollKeypad+0x18>
	{
		return Left;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e026      	b.n	8001ee6 <pollKeypad+0x66>
	}

	// check up key
	if (HAL_GPIO_ReadPin(BTN_UP_GPIO_Port, BTN_UP_Pin) == GPIO_PIN_SET)
 8001e98:	2102      	movs	r1, #2
 8001e9a:	4814      	ldr	r0, [pc, #80]	@ (8001eec <pollKeypad+0x6c>)
 8001e9c:	f002 ffe0 	bl	8004e60 <HAL_GPIO_ReadPin>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d101      	bne.n	8001eaa <pollKeypad+0x2a>
	{
		return Up;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e01d      	b.n	8001ee6 <pollKeypad+0x66>
	}

	// check middle key
	if (HAL_GPIO_ReadPin(BTN_MIDDLE_GPIO_Port, BTN_MIDDLE_Pin) == GPIO_PIN_SET)
 8001eaa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001eae:	480f      	ldr	r0, [pc, #60]	@ (8001eec <pollKeypad+0x6c>)
 8001eb0:	f002 ffd6 	bl	8004e60 <HAL_GPIO_ReadPin>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d101      	bne.n	8001ebe <pollKeypad+0x3e>
	{
		return Middle;
 8001eba:	2305      	movs	r3, #5
 8001ebc:	e013      	b.n	8001ee6 <pollKeypad+0x66>
	}

	// check down key
	if (HAL_GPIO_ReadPin(BTN_DOWN_GPIO_Port, BTN_DOWN_Pin) == GPIO_PIN_SET)
 8001ebe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ec2:	480a      	ldr	r0, [pc, #40]	@ (8001eec <pollKeypad+0x6c>)
 8001ec4:	f002 ffcc 	bl	8004e60 <HAL_GPIO_ReadPin>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b01      	cmp	r3, #1
 8001ecc:	d101      	bne.n	8001ed2 <pollKeypad+0x52>
	{
		return Down;
 8001ece:	2302      	movs	r3, #2
 8001ed0:	e009      	b.n	8001ee6 <pollKeypad+0x66>
	}

	// check right key
	if (HAL_GPIO_ReadPin(BTN_RIGHT_GPIO_Port, BTN_RIGHT_Pin) == GPIO_PIN_SET)
 8001ed2:	2104      	movs	r1, #4
 8001ed4:	4805      	ldr	r0, [pc, #20]	@ (8001eec <pollKeypad+0x6c>)
 8001ed6:	f002 ffc3 	bl	8004e60 <HAL_GPIO_ReadPin>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d101      	bne.n	8001ee4 <pollKeypad+0x64>
	{
		return Right;
 8001ee0:	2304      	movs	r3, #4
 8001ee2:	e000      	b.n	8001ee6 <pollKeypad+0x66>
	}

	return None;
 8001ee4:	2300      	movs	r3, #0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	48000400 	.word	0x48000400

08001ef0 <keyToString>:

const char* keyToString(Key key)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	71fb      	strb	r3, [r7, #7]
	switch (key)
 8001efa:	79fb      	ldrb	r3, [r7, #7]
 8001efc:	3b01      	subs	r3, #1
 8001efe:	2b04      	cmp	r3, #4
 8001f00:	d816      	bhi.n	8001f30 <keyToString+0x40>
 8001f02:	a201      	add	r2, pc, #4	@ (adr r2, 8001f08 <keyToString+0x18>)
 8001f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f08:	08001f1d 	.word	0x08001f1d
 8001f0c:	08001f25 	.word	0x08001f25
 8001f10:	08001f29 	.word	0x08001f29
 8001f14:	08001f2d 	.word	0x08001f2d
 8001f18:	08001f21 	.word	0x08001f21
	{
	case Up:
		return "Up";
 8001f1c:	4b08      	ldr	r3, [pc, #32]	@ (8001f40 <keyToString+0x50>)
 8001f1e:	e008      	b.n	8001f32 <keyToString+0x42>
	case Middle:
		return "Middle";
 8001f20:	4b08      	ldr	r3, [pc, #32]	@ (8001f44 <keyToString+0x54>)
 8001f22:	e006      	b.n	8001f32 <keyToString+0x42>
	case Down:
		return "Down";
 8001f24:	4b08      	ldr	r3, [pc, #32]	@ (8001f48 <keyToString+0x58>)
 8001f26:	e004      	b.n	8001f32 <keyToString+0x42>
	case Left:
		return "Left";
 8001f28:	4b08      	ldr	r3, [pc, #32]	@ (8001f4c <keyToString+0x5c>)
 8001f2a:	e002      	b.n	8001f32 <keyToString+0x42>
	case Right:
		return "Right";
 8001f2c:	4b08      	ldr	r3, [pc, #32]	@ (8001f50 <keyToString+0x60>)
 8001f2e:	e000      	b.n	8001f32 <keyToString+0x42>
	default:
		return "None";
 8001f30:	4b08      	ldr	r3, [pc, #32]	@ (8001f54 <keyToString+0x64>)
	}
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	370c      	adds	r7, #12
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
 8001f3e:	bf00      	nop
 8001f40:	08011720 	.word	0x08011720
 8001f44:	08011724 	.word	0x08011724
 8001f48:	0801172c 	.word	0x0801172c
 8001f4c:	08011734 	.word	0x08011734
 8001f50:	0801173c 	.word	0x0801173c
 8001f54:	08011744 	.word	0x08011744

08001f58 <MX_ADC2_Init>:

ADC_HandleTypeDef hadc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b086      	sub	sp, #24
 8001f5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001f5e:	463b      	mov	r3, r7
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]
 8001f64:	605a      	str	r2, [r3, #4]
 8001f66:	609a      	str	r2, [r3, #8]
 8001f68:	60da      	str	r2, [r3, #12]
 8001f6a:	611a      	str	r2, [r3, #16]
 8001f6c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001f6e:	4b27      	ldr	r3, [pc, #156]	@ (800200c <MX_ADC2_Init+0xb4>)
 8001f70:	4a27      	ldr	r2, [pc, #156]	@ (8002010 <MX_ADC2_Init+0xb8>)
 8001f72:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001f74:	4b25      	ldr	r3, [pc, #148]	@ (800200c <MX_ADC2_Init+0xb4>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001f7a:	4b24      	ldr	r3, [pc, #144]	@ (800200c <MX_ADC2_Init+0xb4>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001f80:	4b22      	ldr	r3, [pc, #136]	@ (800200c <MX_ADC2_Init+0xb4>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001f86:	4b21      	ldr	r3, [pc, #132]	@ (800200c <MX_ADC2_Init+0xb4>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001f8c:	4b1f      	ldr	r3, [pc, #124]	@ (800200c <MX_ADC2_Init+0xb4>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f94:	4b1d      	ldr	r3, [pc, #116]	@ (800200c <MX_ADC2_Init+0xb4>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f9a:	4b1c      	ldr	r3, [pc, #112]	@ (800200c <MX_ADC2_Init+0xb4>)
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001fa0:	4b1a      	ldr	r3, [pc, #104]	@ (800200c <MX_ADC2_Init+0xb4>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001fa6:	4b19      	ldr	r3, [pc, #100]	@ (800200c <MX_ADC2_Init+0xb4>)
 8001fa8:	2201      	movs	r2, #1
 8001faa:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001fac:	4b17      	ldr	r3, [pc, #92]	@ (800200c <MX_ADC2_Init+0xb4>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001fb4:	4b15      	ldr	r3, [pc, #84]	@ (800200c <MX_ADC2_Init+0xb4>)
 8001fb6:	2204      	movs	r2, #4
 8001fb8:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001fba:	4b14      	ldr	r3, [pc, #80]	@ (800200c <MX_ADC2_Init+0xb4>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001fc0:	4b12      	ldr	r3, [pc, #72]	@ (800200c <MX_ADC2_Init+0xb4>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001fc6:	4811      	ldr	r0, [pc, #68]	@ (800200c <MX_ADC2_Init+0xb4>)
 8001fc8:	f001 fbac 	bl	8003724 <HAL_ADC_Init>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8001fd2:	f000 fdbb 	bl	8002b4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001fea:	2300      	movs	r3, #0
 8001fec:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001fee:	463b      	mov	r3, r7
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	4806      	ldr	r0, [pc, #24]	@ (800200c <MX_ADC2_Init+0xb4>)
 8001ff4:	f002 f85e 	bl	80040b4 <HAL_ADC_ConfigChannel>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8001ffe:	f000 fda5 	bl	8002b4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8002002:	bf00      	nop
 8002004:	3718      	adds	r7, #24
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	20000234 	.word	0x20000234
 8002010:	50000100 	.word	0x50000100

08002014 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b08a      	sub	sp, #40	@ 0x28
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800201c:	f107 0314 	add.w	r3, r7, #20
 8002020:	2200      	movs	r2, #0
 8002022:	601a      	str	r2, [r3, #0]
 8002024:	605a      	str	r2, [r3, #4]
 8002026:	609a      	str	r2, [r3, #8]
 8002028:	60da      	str	r2, [r3, #12]
 800202a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a15      	ldr	r2, [pc, #84]	@ (8002088 <HAL_ADC_MspInit+0x74>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d124      	bne.n	8002080 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002036:	4b15      	ldr	r3, [pc, #84]	@ (800208c <HAL_ADC_MspInit+0x78>)
 8002038:	695b      	ldr	r3, [r3, #20]
 800203a:	4a14      	ldr	r2, [pc, #80]	@ (800208c <HAL_ADC_MspInit+0x78>)
 800203c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002040:	6153      	str	r3, [r2, #20]
 8002042:	4b12      	ldr	r3, [pc, #72]	@ (800208c <HAL_ADC_MspInit+0x78>)
 8002044:	695b      	ldr	r3, [r3, #20]
 8002046:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800204a:	613b      	str	r3, [r7, #16]
 800204c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800204e:	4b0f      	ldr	r3, [pc, #60]	@ (800208c <HAL_ADC_MspInit+0x78>)
 8002050:	695b      	ldr	r3, [r3, #20]
 8002052:	4a0e      	ldr	r2, [pc, #56]	@ (800208c <HAL_ADC_MspInit+0x78>)
 8002054:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002058:	6153      	str	r3, [r2, #20]
 800205a:	4b0c      	ldr	r3, [pc, #48]	@ (800208c <HAL_ADC_MspInit+0x78>)
 800205c:	695b      	ldr	r3, [r3, #20]
 800205e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002062:	60fb      	str	r3, [r7, #12]
 8002064:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PA4     ------> ADC2_IN1
    */
    GPIO_InitStruct.Pin = BATT_ADC_Pin;
 8002066:	2310      	movs	r3, #16
 8002068:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800206a:	2303      	movs	r3, #3
 800206c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206e:	2300      	movs	r3, #0
 8002070:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BATT_ADC_GPIO_Port, &GPIO_InitStruct);
 8002072:	f107 0314 	add.w	r3, r7, #20
 8002076:	4619      	mov	r1, r3
 8002078:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800207c:	f002 fd66 	bl	8004b4c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8002080:	bf00      	nop
 8002082:	3728      	adds	r7, #40	@ 0x28
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	50000100 	.word	0x50000100
 800208c:	40021000 	.word	0x40021000

08002090 <DS3231_Init>:

/**
 * @brief Initializes the DS3231 module. Set clock halt bit to 0 to start timing.
 * @param hi2c User I2C handle pointer.
 */
void DS3231_Init(I2C_HandleTypeDef *hi2c) {
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
	_ds3231_ui2c = hi2c;
 8002098:	4a09      	ldr	r2, [pc, #36]	@ (80020c0 <DS3231_Init+0x30>)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6013      	str	r3, [r2, #0]
	DS3231_EnableAlarm1(DS3231_DISABLED);
 800209e:	2000      	movs	r0, #0
 80020a0:	f000 f8a9 	bl	80021f6 <DS3231_EnableAlarm1>
	DS3231_EnableAlarm2(DS3231_DISABLED);
 80020a4:	2000      	movs	r0, #0
 80020a6:	f000 f86d 	bl	8002184 <DS3231_EnableAlarm2>
	DS3231_ClearAlarm1Flag();
 80020aa:	f000 f8c6 	bl	800223a <DS3231_ClearAlarm1Flag>
	DS3231_ClearAlarm2Flag();
 80020ae:	f000 f88c 	bl	80021ca <DS3231_ClearAlarm2Flag>
	DS3231_SetInterruptMode(DS3231_ALARM_INTERRUPT);
 80020b2:	2001      	movs	r0, #1
 80020b4:	f000 f846 	bl	8002144 <DS3231_SetInterruptMode>
}
 80020b8:	bf00      	nop
 80020ba:	3708      	adds	r7, #8
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	20000284 	.word	0x20000284

080020c4 <DS3231_SetRegByte>:
/**
 * @brief Set the byte in the designated DS3231 register to value.
 * @param regAddr Register address to write.
 * @param val Value to set, 0 to 255.
 */
void DS3231_SetRegByte(uint8_t regAddr, uint8_t val) {
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af02      	add	r7, sp, #8
 80020ca:	4603      	mov	r3, r0
 80020cc:	460a      	mov	r2, r1
 80020ce:	71fb      	strb	r3, [r7, #7]
 80020d0:	4613      	mov	r3, r2
 80020d2:	71bb      	strb	r3, [r7, #6]
	uint8_t bytes[2] = { regAddr, val };
 80020d4:	79fb      	ldrb	r3, [r7, #7]
 80020d6:	733b      	strb	r3, [r7, #12]
 80020d8:	79bb      	ldrb	r3, [r7, #6]
 80020da:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_ds3231_ui2c, DS3231_I2C_ADDR << 1, bytes, 2, DS3231_TIMEOUT);
 80020dc:	4b07      	ldr	r3, [pc, #28]	@ (80020fc <DS3231_SetRegByte+0x38>)
 80020de:	6818      	ldr	r0, [r3, #0]
 80020e0:	f107 020c 	add.w	r2, r7, #12
 80020e4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80020e8:	9300      	str	r3, [sp, #0]
 80020ea:	2302      	movs	r3, #2
 80020ec:	21d0      	movs	r1, #208	@ 0xd0
 80020ee:	f002 ff9d 	bl	800502c <HAL_I2C_Master_Transmit>
}
 80020f2:	bf00      	nop
 80020f4:	3710      	adds	r7, #16
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	20000284 	.word	0x20000284

08002100 <DS3231_GetRegByte>:
/**
 * @brief Gets the byte in the designated DS3231 register.
 * @param regAddr Register address to read.
 * @return Value stored in the register, 0 to 255.
 */
uint8_t DS3231_GetRegByte(uint8_t regAddr) {
 8002100:	b580      	push	{r7, lr}
 8002102:	b086      	sub	sp, #24
 8002104:	af02      	add	r7, sp, #8
 8002106:	4603      	mov	r3, r0
 8002108:	71fb      	strb	r3, [r7, #7]
	uint8_t val;
	HAL_I2C_Master_Transmit(_ds3231_ui2c, DS3231_I2C_ADDR << 1, &regAddr, 1, DS3231_TIMEOUT);
 800210a:	4b0d      	ldr	r3, [pc, #52]	@ (8002140 <DS3231_GetRegByte+0x40>)
 800210c:	6818      	ldr	r0, [r3, #0]
 800210e:	1dfa      	adds	r2, r7, #7
 8002110:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002114:	9300      	str	r3, [sp, #0]
 8002116:	2301      	movs	r3, #1
 8002118:	21d0      	movs	r1, #208	@ 0xd0
 800211a:	f002 ff87 	bl	800502c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_ds3231_ui2c, DS3231_I2C_ADDR << 1, &val, 1, DS3231_TIMEOUT);
 800211e:	4b08      	ldr	r3, [pc, #32]	@ (8002140 <DS3231_GetRegByte+0x40>)
 8002120:	6818      	ldr	r0, [r3, #0]
 8002122:	f107 020f 	add.w	r2, r7, #15
 8002126:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800212a:	9300      	str	r3, [sp, #0]
 800212c:	2301      	movs	r3, #1
 800212e:	21d0      	movs	r1, #208	@ 0xd0
 8002130:	f003 f894 	bl	800525c <HAL_I2C_Master_Receive>
	return val;
 8002134:	7bfb      	ldrb	r3, [r7, #15]
}
 8002136:	4618      	mov	r0, r3
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	20000284 	.word	0x20000284

08002144 <DS3231_SetInterruptMode>:

/**
 * @brief Set the interrupt mode to either alarm interrupt or square wave interrupt.
 * @param mode Interrupt mode to set, DS3231_ALARM_INTERRUPT or DS3231_SQUARE_WAVE_INTERRUPT.
 */
void DS3231_SetInterruptMode(DS3231_InterruptMode mode){
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	4603      	mov	r3, r0
 800214c:	71fb      	strb	r3, [r7, #7]
	uint8_t control = DS3231_GetRegByte(DS3231_REG_CONTROL);
 800214e:	200e      	movs	r0, #14
 8002150:	f7ff ffd6 	bl	8002100 <DS3231_GetRegByte>
 8002154:	4603      	mov	r3, r0
 8002156:	73fb      	strb	r3, [r7, #15]
	DS3231_SetRegByte(DS3231_REG_CONTROL, (control & 0xfb) | ((mode & 0x01) << DS3231_INTCN));
 8002158:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800215c:	f023 0304 	bic.w	r3, r3, #4
 8002160:	b25a      	sxtb	r2, r3
 8002162:	79fb      	ldrb	r3, [r7, #7]
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	b25b      	sxtb	r3, r3
 8002168:	f003 0304 	and.w	r3, r3, #4
 800216c:	b25b      	sxtb	r3, r3
 800216e:	4313      	orrs	r3, r2
 8002170:	b25b      	sxtb	r3, r3
 8002172:	b2db      	uxtb	r3, r3
 8002174:	4619      	mov	r1, r3
 8002176:	200e      	movs	r0, #14
 8002178:	f7ff ffa4 	bl	80020c4 <DS3231_SetRegByte>
}
 800217c:	bf00      	nop
 800217e:	3710      	adds	r7, #16
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <DS3231_EnableAlarm2>:

/**
 * @brief Enables alarm 2.
 * @param enable Enable, DS3231_ENABLED or DS3231_DISABLED.
 */
void DS3231_EnableAlarm2(DS3231_State enable){
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	4603      	mov	r3, r0
 800218c:	71fb      	strb	r3, [r7, #7]
	uint8_t control = DS3231_GetRegByte(DS3231_REG_CONTROL);
 800218e:	200e      	movs	r0, #14
 8002190:	f7ff ffb6 	bl	8002100 <DS3231_GetRegByte>
 8002194:	4603      	mov	r3, r0
 8002196:	73fb      	strb	r3, [r7, #15]
	DS3231_SetRegByte(DS3231_REG_CONTROL, (control & 0xfd) | ((enable & 0x01) << DS3231_A2IE));
 8002198:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800219c:	f023 0302 	bic.w	r3, r3, #2
 80021a0:	b25a      	sxtb	r2, r3
 80021a2:	79fb      	ldrb	r3, [r7, #7]
 80021a4:	005b      	lsls	r3, r3, #1
 80021a6:	b25b      	sxtb	r3, r3
 80021a8:	f003 0302 	and.w	r3, r3, #2
 80021ac:	b25b      	sxtb	r3, r3
 80021ae:	4313      	orrs	r3, r2
 80021b0:	b25b      	sxtb	r3, r3
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	4619      	mov	r1, r3
 80021b6:	200e      	movs	r0, #14
 80021b8:	f7ff ff84 	bl	80020c4 <DS3231_SetRegByte>
	DS3231_SetInterruptMode(DS3231_ALARM_INTERRUPT);
 80021bc:	2001      	movs	r0, #1
 80021be:	f7ff ffc1 	bl	8002144 <DS3231_SetInterruptMode>
}
 80021c2:	bf00      	nop
 80021c4:	3710      	adds	r7, #16
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}

080021ca <DS3231_ClearAlarm2Flag>:

/**
 * @brief Clears alarm 2 matched flag. Matched flags must be cleared before the next match or the next interrupt will be masked.
 */
void DS3231_ClearAlarm2Flag(){
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b082      	sub	sp, #8
 80021ce:	af00      	add	r7, sp, #0
	uint8_t status = DS3231_GetRegByte(DS3231_REG_STATUS) & 0xfd;
 80021d0:	200f      	movs	r0, #15
 80021d2:	f7ff ff95 	bl	8002100 <DS3231_GetRegByte>
 80021d6:	4603      	mov	r3, r0
 80021d8:	f023 0302 	bic.w	r3, r3, #2
 80021dc:	71fb      	strb	r3, [r7, #7]
	DS3231_SetRegByte(DS3231_REG_STATUS, status & ~(0x01 << DS3231_A2F));
 80021de:	79fb      	ldrb	r3, [r7, #7]
 80021e0:	f023 0302 	bic.w	r3, r3, #2
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	4619      	mov	r1, r3
 80021e8:	200f      	movs	r0, #15
 80021ea:	f7ff ff6b 	bl	80020c4 <DS3231_SetRegByte>
}
 80021ee:	bf00      	nop
 80021f0:	3708      	adds	r7, #8
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}

080021f6 <DS3231_EnableAlarm1>:

/**
 * @brief Enables alarm 1.
 * @param enable Enable, DS3231_ENABLED or DS3231_DISABLED.
 */
void DS3231_EnableAlarm1(DS3231_State enable){
 80021f6:	b580      	push	{r7, lr}
 80021f8:	b084      	sub	sp, #16
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	4603      	mov	r3, r0
 80021fe:	71fb      	strb	r3, [r7, #7]
	uint8_t control = DS3231_GetRegByte(DS3231_REG_CONTROL);
 8002200:	200e      	movs	r0, #14
 8002202:	f7ff ff7d 	bl	8002100 <DS3231_GetRegByte>
 8002206:	4603      	mov	r3, r0
 8002208:	73fb      	strb	r3, [r7, #15]
	DS3231_SetRegByte(DS3231_REG_CONTROL, (control & 0xfe) | ((enable & 0x01) << DS3231_A1IE));
 800220a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800220e:	f023 0301 	bic.w	r3, r3, #1
 8002212:	b25a      	sxtb	r2, r3
 8002214:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002218:	f003 0301 	and.w	r3, r3, #1
 800221c:	b25b      	sxtb	r3, r3
 800221e:	4313      	orrs	r3, r2
 8002220:	b25b      	sxtb	r3, r3
 8002222:	b2db      	uxtb	r3, r3
 8002224:	4619      	mov	r1, r3
 8002226:	200e      	movs	r0, #14
 8002228:	f7ff ff4c 	bl	80020c4 <DS3231_SetRegByte>
	DS3231_SetInterruptMode(DS3231_ALARM_INTERRUPT);
 800222c:	2001      	movs	r0, #1
 800222e:	f7ff ff89 	bl	8002144 <DS3231_SetInterruptMode>
}
 8002232:	bf00      	nop
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <DS3231_ClearAlarm1Flag>:

/**
 * @brief Clears alarm 1 matched flag. Matched flags must be cleared before the next match or the next interrupt will be masked.
 */
void DS3231_ClearAlarm1Flag(){
 800223a:	b580      	push	{r7, lr}
 800223c:	b082      	sub	sp, #8
 800223e:	af00      	add	r7, sp, #0
	uint8_t status = DS3231_GetRegByte(DS3231_REG_STATUS) & 0xfe;
 8002240:	200f      	movs	r0, #15
 8002242:	f7ff ff5d 	bl	8002100 <DS3231_GetRegByte>
 8002246:	4603      	mov	r3, r0
 8002248:	f023 0301 	bic.w	r3, r3, #1
 800224c:	71fb      	strb	r3, [r7, #7]
	DS3231_SetRegByte(DS3231_REG_STATUS, status & ~(0x01 << DS3231_A1F));
 800224e:	79fb      	ldrb	r3, [r7, #7]
 8002250:	f023 0301 	bic.w	r3, r3, #1
 8002254:	b2db      	uxtb	r3, r3
 8002256:	4619      	mov	r1, r3
 8002258:	200f      	movs	r0, #15
 800225a:	f7ff ff33 	bl	80020c4 <DS3231_SetRegByte>
}
 800225e:	bf00      	nop
 8002260:	3708      	adds	r7, #8
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}

08002266 <DS3231_GetHour>:

/**
 * @brief Gets the current hour in 24h format.
 * @return Hour in 24h format, 0 to 23.
 */
uint8_t DS3231_GetHour(void) {
 8002266:	b580      	push	{r7, lr}
 8002268:	af00      	add	r7, sp, #0
	return DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_HOUR));
 800226a:	2002      	movs	r0, #2
 800226c:	f7ff ff48 	bl	8002100 <DS3231_GetRegByte>
 8002270:	4603      	mov	r3, r0
 8002272:	4618      	mov	r0, r3
 8002274:	f000 f81b 	bl	80022ae <DS3231_DecodeBCD>
 8002278:	4603      	mov	r3, r0
}
 800227a:	4618      	mov	r0, r3
 800227c:	bd80      	pop	{r7, pc}

0800227e <DS3231_GetMinute>:

/**
 * @brief Gets the current minute.
 * @return Minute, 0 to 59.
 */
uint8_t DS3231_GetMinute(void) {
 800227e:	b580      	push	{r7, lr}
 8002280:	af00      	add	r7, sp, #0
	return DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_MINUTE));
 8002282:	2001      	movs	r0, #1
 8002284:	f7ff ff3c 	bl	8002100 <DS3231_GetRegByte>
 8002288:	4603      	mov	r3, r0
 800228a:	4618      	mov	r0, r3
 800228c:	f000 f80f 	bl	80022ae <DS3231_DecodeBCD>
 8002290:	4603      	mov	r3, r0
}
 8002292:	4618      	mov	r0, r3
 8002294:	bd80      	pop	{r7, pc}

08002296 <DS3231_GetSecond>:

/**
 * @brief Gets the current second. Clock halt bit not included.
 * @return Second, 0 to 59.
 */
uint8_t DS3231_GetSecond(void) {
 8002296:	b580      	push	{r7, lr}
 8002298:	af00      	add	r7, sp, #0
	return DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_SECOND));
 800229a:	2000      	movs	r0, #0
 800229c:	f7ff ff30 	bl	8002100 <DS3231_GetRegByte>
 80022a0:	4603      	mov	r3, r0
 80022a2:	4618      	mov	r0, r3
 80022a4:	f000 f803 	bl	80022ae <DS3231_DecodeBCD>
 80022a8:	4603      	mov	r3, r0
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	bd80      	pop	{r7, pc}

080022ae <DS3231_DecodeBCD>:
/**
 * @brief Decodes the raw binary value stored in registers to decimal format.
 * @param bin Binary-coded decimal value retrieved from register, 0 to 255.
 * @return Decoded decimal value.
 */
uint8_t DS3231_DecodeBCD(uint8_t bin) {
 80022ae:	b480      	push	{r7}
 80022b0:	b083      	sub	sp, #12
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	4603      	mov	r3, r0
 80022b6:	71fb      	strb	r3, [r7, #7]
	return (((bin & 0xf0) >> 4) * 10) + (bin & 0x0f);
 80022b8:	79fb      	ldrb	r3, [r7, #7]
 80022ba:	091b      	lsrs	r3, r3, #4
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	461a      	mov	r2, r3
 80022c0:	0092      	lsls	r2, r2, #2
 80022c2:	4413      	add	r3, r2
 80022c4:	005b      	lsls	r3, r3, #1
 80022c6:	b2da      	uxtb	r2, r3
 80022c8:	79fb      	ldrb	r3, [r7, #7]
 80022ca:	f003 030f 	and.w	r3, r3, #15
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	4413      	add	r3, r2
 80022d2:	b2db      	uxtb	r3, r3
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of readBattVoltage */
  readBattVoltageHandle = osThreadNew(StartReadBattVoltageTask, NULL, &readBattVoltage_attributes);
 80022e4:	4a18      	ldr	r2, [pc, #96]	@ (8002348 <MX_FREERTOS_Init+0x68>)
 80022e6:	2100      	movs	r1, #0
 80022e8:	4818      	ldr	r0, [pc, #96]	@ (800234c <MX_FREERTOS_Init+0x6c>)
 80022ea:	f007 f9a9 	bl	8009640 <osThreadNew>
 80022ee:	4603      	mov	r3, r0
 80022f0:	4a17      	ldr	r2, [pc, #92]	@ (8002350 <MX_FREERTOS_Init+0x70>)
 80022f2:	6013      	str	r3, [r2, #0]

  /* creation of renderUI */
  renderUIHandle = osThreadNew(StartRenderUITask, NULL, &renderUI_attributes);
 80022f4:	4a17      	ldr	r2, [pc, #92]	@ (8002354 <MX_FREERTOS_Init+0x74>)
 80022f6:	2100      	movs	r1, #0
 80022f8:	4817      	ldr	r0, [pc, #92]	@ (8002358 <MX_FREERTOS_Init+0x78>)
 80022fa:	f007 f9a1 	bl	8009640 <osThreadNew>
 80022fe:	4603      	mov	r3, r0
 8002300:	4a16      	ldr	r2, [pc, #88]	@ (800235c <MX_FREERTOS_Init+0x7c>)
 8002302:	6013      	str	r3, [r2, #0]

  /* creation of pollKeypad */
  pollKeypadHandle = osThreadNew(StartPollKeypadTask, NULL, &pollKeypad_attributes);
 8002304:	4a16      	ldr	r2, [pc, #88]	@ (8002360 <MX_FREERTOS_Init+0x80>)
 8002306:	2100      	movs	r1, #0
 8002308:	4816      	ldr	r0, [pc, #88]	@ (8002364 <MX_FREERTOS_Init+0x84>)
 800230a:	f007 f999 	bl	8009640 <osThreadNew>
 800230e:	4603      	mov	r3, r0
 8002310:	4a15      	ldr	r2, [pc, #84]	@ (8002368 <MX_FREERTOS_Init+0x88>)
 8002312:	6013      	str	r3, [r2, #0]

  /* creation of readBMEValues */
  readBMEValuesHandle = osThreadNew(StartReadBMEValuesTask, NULL, &readBMEValues_attributes);
 8002314:	4a15      	ldr	r2, [pc, #84]	@ (800236c <MX_FREERTOS_Init+0x8c>)
 8002316:	2100      	movs	r1, #0
 8002318:	4815      	ldr	r0, [pc, #84]	@ (8002370 <MX_FREERTOS_Init+0x90>)
 800231a:	f007 f991 	bl	8009640 <osThreadNew>
 800231e:	4603      	mov	r3, r0
 8002320:	4a14      	ldr	r2, [pc, #80]	@ (8002374 <MX_FREERTOS_Init+0x94>)
 8002322:	6013      	str	r3, [r2, #0]

  /* creation of readDateTime */
  readDateTimeHandle = osThreadNew(StartReadDateTimeTask, NULL, &readDateTime_attributes);
 8002324:	4a14      	ldr	r2, [pc, #80]	@ (8002378 <MX_FREERTOS_Init+0x98>)
 8002326:	2100      	movs	r1, #0
 8002328:	4814      	ldr	r0, [pc, #80]	@ (800237c <MX_FREERTOS_Init+0x9c>)
 800232a:	f007 f989 	bl	8009640 <osThreadNew>
 800232e:	4603      	mov	r3, r0
 8002330:	4a13      	ldr	r2, [pc, #76]	@ (8002380 <MX_FREERTOS_Init+0xa0>)
 8002332:	6013      	str	r3, [r2, #0]

  /* creation of blinkStatusLED */
  blinkStatusLEDHandle = osThreadNew(StartBlinkStatusLEDTask, NULL, &blinkStatusLED_attributes);
 8002334:	4a13      	ldr	r2, [pc, #76]	@ (8002384 <MX_FREERTOS_Init+0xa4>)
 8002336:	2100      	movs	r1, #0
 8002338:	4813      	ldr	r0, [pc, #76]	@ (8002388 <MX_FREERTOS_Init+0xa8>)
 800233a:	f007 f981 	bl	8009640 <osThreadNew>
 800233e:	4603      	mov	r3, r0
 8002340:	4a12      	ldr	r2, [pc, #72]	@ (800238c <MX_FREERTOS_Init+0xac>)
 8002342:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8002344:	bf00      	nop
 8002346:	bd80      	pop	{r7, pc}
 8002348:	08011828 	.word	0x08011828
 800234c:	08002391 	.word	0x08002391
 8002350:	20000318 	.word	0x20000318
 8002354:	0801184c 	.word	0x0801184c
 8002358:	08002421 	.word	0x08002421
 800235c:	2000031c 	.word	0x2000031c
 8002360:	08011870 	.word	0x08011870
 8002364:	0800247d 	.word	0x0800247d
 8002368:	20000320 	.word	0x20000320
 800236c:	08011894 	.word	0x08011894
 8002370:	0800258d 	.word	0x0800258d
 8002374:	20000324 	.word	0x20000324
 8002378:	080118b8 	.word	0x080118b8
 800237c:	08002615 	.word	0x08002615
 8002380:	20000328 	.word	0x20000328
 8002384:	080118dc 	.word	0x080118dc
 8002388:	08002651 	.word	0x08002651
 800238c:	2000032c 	.word	0x2000032c

08002390 <StartReadBattVoltageTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartReadBattVoltageTask */
void StartReadBattVoltageTask(void *argument)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadBattVoltageTask */
	/* Infinite loop */

	for (;;)
	{
		HAL_ADC_Start(&hadc2);
 8002398:	481b      	ldr	r0, [pc, #108]	@ (8002408 <StartReadBattVoltageTask+0x78>)
 800239a:	f001 fbbd 	bl	8003b18 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc2, 10);
 800239e:	210a      	movs	r1, #10
 80023a0:	4819      	ldr	r0, [pc, #100]	@ (8002408 <StartReadBattVoltageTask+0x78>)
 80023a2:	f001 fd05 	bl	8003db0 <HAL_ADC_PollForConversion>
		battery.raw_adc_value = HAL_ADC_GetValue(&hadc2);
 80023a6:	4818      	ldr	r0, [pc, #96]	@ (8002408 <StartReadBattVoltageTask+0x78>)
 80023a8:	f001 fe04 	bl	8003fb4 <HAL_ADC_GetValue>
 80023ac:	4603      	mov	r3, r0
 80023ae:	b29a      	uxth	r2, r3
 80023b0:	4b16      	ldr	r3, [pc, #88]	@ (800240c <StartReadBattVoltageTask+0x7c>)
 80023b2:	801a      	strh	r2, [r3, #0]
		HAL_ADC_Stop(&hadc2);
 80023b4:	4814      	ldr	r0, [pc, #80]	@ (8002408 <StartReadBattVoltageTask+0x78>)
 80023b6:	f001 fcc5 	bl	8003d44 <HAL_ADC_Stop>
		battery.voltage = (float) (battery.raw_adc_value * (3.3f / 4096.0f));
 80023ba:	4b14      	ldr	r3, [pc, #80]	@ (800240c <StartReadBattVoltageTask+0x7c>)
 80023bc:	881b      	ldrh	r3, [r3, #0]
 80023be:	ee07 3a90 	vmov	s15, r3
 80023c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023c6:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8002410 <StartReadBattVoltageTask+0x80>
 80023ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023ce:	4b0f      	ldr	r3, [pc, #60]	@ (800240c <StartReadBattVoltageTask+0x7c>)
 80023d0:	edc3 7a01 	vstr	s15, [r3, #4]
		Float_transform(battery.voltage, 2, &sign_number, &integer_number, &fractional_number);
 80023d4:	4b0d      	ldr	r3, [pc, #52]	@ (800240c <StartReadBattVoltageTask+0x7c>)
 80023d6:	edd3 7a01 	vldr	s15, [r3, #4]
 80023da:	4b0e      	ldr	r3, [pc, #56]	@ (8002414 <StartReadBattVoltageTask+0x84>)
 80023dc:	4a0e      	ldr	r2, [pc, #56]	@ (8002418 <StartReadBattVoltageTask+0x88>)
 80023de:	490f      	ldr	r1, [pc, #60]	@ (800241c <StartReadBattVoltageTask+0x8c>)
 80023e0:	2002      	movs	r0, #2
 80023e2:	eeb0 0a67 	vmov.f32	s0, s15
 80023e6:	f001 f8a7 	bl	8003538 <Float_transform>
		battery.voltage_integer_part = integer_number;
 80023ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002418 <StartReadBattVoltageTask+0x88>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	b2da      	uxtb	r2, r3
 80023f0:	4b06      	ldr	r3, [pc, #24]	@ (800240c <StartReadBattVoltageTask+0x7c>)
 80023f2:	709a      	strb	r2, [r3, #2]
		battery.voltage_float_part = fractional_number; //     
 80023f4:	4b07      	ldr	r3, [pc, #28]	@ (8002414 <StartReadBattVoltageTask+0x84>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	b2da      	uxtb	r2, r3
 80023fa:	4b04      	ldr	r3, [pc, #16]	@ (800240c <StartReadBattVoltageTask+0x7c>)
 80023fc:	70da      	strb	r2, [r3, #3]
//		HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
		osDelay(100);
 80023fe:	2064      	movs	r0, #100	@ 0x64
 8002400:	f007 f9c8 	bl	8009794 <osDelay>
		HAL_ADC_Start(&hadc2);
 8002404:	bf00      	nop
 8002406:	e7c7      	b.n	8002398 <StartReadBattVoltageTask+0x8>
 8002408:	20000234 	.word	0x20000234
 800240c:	200002f0 	.word	0x200002f0
 8002410:	3a533333 	.word	0x3a533333
 8002414:	200006b8 	.word	0x200006b8
 8002418:	200006b4 	.word	0x200006b4
 800241c:	200006b0 	.word	0x200006b0

08002420 <StartRenderUITask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartRenderUITask */
void StartRenderUITask(void *argument)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRenderUITask */

	/* Infinite loop */
	for (;;)
	{
		switch (menu_pages[menu_kursor])
 8002428:	4b12      	ldr	r3, [pc, #72]	@ (8002474 <StartRenderUITask+0x54>)
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	461a      	mov	r2, r3
 800242e:	4b12      	ldr	r3, [pc, #72]	@ (8002478 <StartRenderUITask+0x58>)
 8002430:	5c9b      	ldrb	r3, [r3, r2]
 8002432:	2b03      	cmp	r3, #3
 8002434:	d816      	bhi.n	8002464 <StartRenderUITask+0x44>
 8002436:	a201      	add	r2, pc, #4	@ (adr r2, 800243c <StartRenderUITask+0x1c>)
 8002438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800243c:	0800244d 	.word	0x0800244d
 8002440:	08002453 	.word	0x08002453
 8002444:	08002459 	.word	0x08002459
 8002448:	0800245f 	.word	0x0800245f
		{
		case BatteryMenu:
			showBatteryMenu();
 800244c:	f000 f910 	bl	8002670 <showBatteryMenu>
			break;
 8002450:	e00b      	b.n	800246a <StartRenderUITask+0x4a>
		case TemperatureMenu:
			showTemperatureMenu();
 8002452:	f000 f935 	bl	80026c0 <showTemperatureMenu>
			break;
 8002456:	e008      	b.n	800246a <StartRenderUITask+0x4a>
		case TimeMenu:
			showTimeMenu();
 8002458:	f000 f95c 	bl	8002714 <showTimeMenu>
			break;
 800245c:	e005      	b.n	800246a <StartRenderUITask+0x4a>
		case HumidityMenu:
			showHumidityMenu();
 800245e:	f000 f985 	bl	800276c <showHumidityMenu>
			break;
 8002462:	e002      	b.n	800246a <StartRenderUITask+0x4a>
		default:
			showErrorMenu();
 8002464:	f000 f9ba 	bl	80027dc <showErrorMenu>
			break;
 8002468:	bf00      	nop
		}

		osDelay(25); // refresh rate
 800246a:	2019      	movs	r0, #25
 800246c:	f007 f992 	bl	8009794 <osDelay>
		switch (menu_pages[menu_kursor])
 8002470:	e7da      	b.n	8002428 <StartRenderUITask+0x8>
 8002472:	bf00      	nop
 8002474:	200002ee 	.word	0x200002ee
 8002478:	20000000 	.word	0x20000000

0800247c <StartPollKeypadTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartPollKeypadTask */
void StartPollKeypadTask(void *argument)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPollKeypadTask */
	/* Infinite loop */
	for (;;)
	{
		key_pressed = pollKeypad();
 8002484:	f7ff fcfc 	bl	8001e80 <pollKeypad>
 8002488:	4603      	mov	r3, r0
 800248a:	461a      	mov	r2, r3
 800248c:	4b37      	ldr	r3, [pc, #220]	@ (800256c <StartPollKeypadTask+0xf0>)
 800248e:	701a      	strb	r2, [r3, #0]

		if (key_pressed != None)
 8002490:	4b36      	ldr	r3, [pc, #216]	@ (800256c <StartPollKeypadTask+0xf0>)
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d064      	beq.n	8002562 <StartPollKeypadTask+0xe6>
		{
			previos_key = key_pressed;
 8002498:	4b34      	ldr	r3, [pc, #208]	@ (800256c <StartPollKeypadTask+0xf0>)
 800249a:	781a      	ldrb	r2, [r3, #0]
 800249c:	4b34      	ldr	r3, [pc, #208]	@ (8002570 <StartPollKeypadTask+0xf4>)
 800249e:	701a      	strb	r2, [r3, #0]

			// print key for debugging
			sprintf(msg_buffer, "Key pressed: %s\r\n", keyToString(key_pressed));
 80024a0:	4b32      	ldr	r3, [pc, #200]	@ (800256c <StartPollKeypadTask+0xf0>)
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7ff fd23 	bl	8001ef0 <keyToString>
 80024aa:	4603      	mov	r3, r0
 80024ac:	461a      	mov	r2, r3
 80024ae:	4931      	ldr	r1, [pc, #196]	@ (8002574 <StartPollKeypadTask+0xf8>)
 80024b0:	4831      	ldr	r0, [pc, #196]	@ (8002578 <StartPollKeypadTask+0xfc>)
 80024b2:	f00a fd39 	bl	800cf28 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*) msg_buffer, strlen(msg_buffer), 1000);
 80024b6:	4830      	ldr	r0, [pc, #192]	@ (8002578 <StartPollKeypadTask+0xfc>)
 80024b8:	f7fd fee2 	bl	8000280 <strlen>
 80024bc:	4603      	mov	r3, r0
 80024be:	b29a      	uxth	r2, r3
 80024c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024c4:	492c      	ldr	r1, [pc, #176]	@ (8002578 <StartPollKeypadTask+0xfc>)
 80024c6:	482d      	ldr	r0, [pc, #180]	@ (800257c <StartPollKeypadTask+0x100>)
 80024c8:	f006 fbd8 	bl	8008c7c <HAL_UART_Transmit>

			// make beep sound
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 500);
 80024cc:	4b2c      	ldr	r3, [pc, #176]	@ (8002580 <StartPollKeypadTask+0x104>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80024d4:	635a      	str	r2, [r3, #52]	@ 0x34
			osDelay(100);
 80024d6:	2064      	movs	r0, #100	@ 0x64
 80024d8:	f007 f95c 	bl	8009794 <osDelay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80024dc:	4b28      	ldr	r3, [pc, #160]	@ (8002580 <StartPollKeypadTask+0x104>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2200      	movs	r2, #0
 80024e2:	635a      	str	r2, [r3, #52]	@ 0x34

			// change if needed menu cursor
			if (key_pressed == Left)
 80024e4:	4b21      	ldr	r3, [pc, #132]	@ (800256c <StartPollKeypadTask+0xf0>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	2b03      	cmp	r3, #3
 80024ea:	d112      	bne.n	8002512 <StartPollKeypadTask+0x96>
			{
				if (menu_kursor > 0)
 80024ec:	4b25      	ldr	r3, [pc, #148]	@ (8002584 <StartPollKeypadTask+0x108>)
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d006      	beq.n	8002502 <StartPollKeypadTask+0x86>
				{
					menu_kursor--;
 80024f4:	4b23      	ldr	r3, [pc, #140]	@ (8002584 <StartPollKeypadTask+0x108>)
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	3b01      	subs	r3, #1
 80024fa:	b2da      	uxtb	r2, r3
 80024fc:	4b21      	ldr	r3, [pc, #132]	@ (8002584 <StartPollKeypadTask+0x108>)
 80024fe:	701a      	strb	r2, [r3, #0]
 8002500:	e01d      	b.n	800253e <StartPollKeypadTask+0xc2>
				}
				else if (menu_kursor == 0)
 8002502:	4b20      	ldr	r3, [pc, #128]	@ (8002584 <StartPollKeypadTask+0x108>)
 8002504:	781b      	ldrb	r3, [r3, #0]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d119      	bne.n	800253e <StartPollKeypadTask+0xc2>
				{
					menu_kursor = MENU_PAGES_LENGTH - 1; // last element if manu_pages
 800250a:	4b1e      	ldr	r3, [pc, #120]	@ (8002584 <StartPollKeypadTask+0x108>)
 800250c:	2203      	movs	r2, #3
 800250e:	701a      	strb	r2, [r3, #0]
 8002510:	e015      	b.n	800253e <StartPollKeypadTask+0xc2>
				}

			}
			else if (key_pressed == Right)
 8002512:	4b16      	ldr	r3, [pc, #88]	@ (800256c <StartPollKeypadTask+0xf0>)
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	2b04      	cmp	r3, #4
 8002518:	d111      	bne.n	800253e <StartPollKeypadTask+0xc2>
			{

				if (menu_kursor < MENU_PAGES_LENGTH - 1)
 800251a:	4b1a      	ldr	r3, [pc, #104]	@ (8002584 <StartPollKeypadTask+0x108>)
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	2b02      	cmp	r3, #2
 8002520:	d806      	bhi.n	8002530 <StartPollKeypadTask+0xb4>
				{
					menu_kursor++;
 8002522:	4b18      	ldr	r3, [pc, #96]	@ (8002584 <StartPollKeypadTask+0x108>)
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	3301      	adds	r3, #1
 8002528:	b2da      	uxtb	r2, r3
 800252a:	4b16      	ldr	r3, [pc, #88]	@ (8002584 <StartPollKeypadTask+0x108>)
 800252c:	701a      	strb	r2, [r3, #0]
 800252e:	e006      	b.n	800253e <StartPollKeypadTask+0xc2>
				}
				else if (menu_kursor == MENU_PAGES_LENGTH - 1)
 8002530:	4b14      	ldr	r3, [pc, #80]	@ (8002584 <StartPollKeypadTask+0x108>)
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	2b03      	cmp	r3, #3
 8002536:	d102      	bne.n	800253e <StartPollKeypadTask+0xc2>
				{
					menu_kursor = 0;
 8002538:	4b12      	ldr	r3, [pc, #72]	@ (8002584 <StartPollKeypadTask+0x108>)
 800253a:	2200      	movs	r2, #0
 800253c:	701a      	strb	r2, [r3, #0]
				}

			}
			sprintf(msg_buffer, "menu kursor = %d\r\n", menu_kursor);
 800253e:	4b11      	ldr	r3, [pc, #68]	@ (8002584 <StartPollKeypadTask+0x108>)
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	461a      	mov	r2, r3
 8002544:	4910      	ldr	r1, [pc, #64]	@ (8002588 <StartPollKeypadTask+0x10c>)
 8002546:	480c      	ldr	r0, [pc, #48]	@ (8002578 <StartPollKeypadTask+0xfc>)
 8002548:	f00a fcee 	bl	800cf28 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*) msg_buffer, strlen(msg_buffer), 1000);
 800254c:	480a      	ldr	r0, [pc, #40]	@ (8002578 <StartPollKeypadTask+0xfc>)
 800254e:	f7fd fe97 	bl	8000280 <strlen>
 8002552:	4603      	mov	r3, r0
 8002554:	b29a      	uxth	r2, r3
 8002556:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800255a:	4907      	ldr	r1, [pc, #28]	@ (8002578 <StartPollKeypadTask+0xfc>)
 800255c:	4807      	ldr	r0, [pc, #28]	@ (800257c <StartPollKeypadTask+0x100>)
 800255e:	f006 fb8d 	bl	8008c7c <HAL_UART_Transmit>

		}
		osDelay(100);
 8002562:	2064      	movs	r0, #100	@ 0x64
 8002564:	f007 f916 	bl	8009794 <osDelay>
		key_pressed = pollKeypad();
 8002568:	e78c      	b.n	8002484 <StartPollKeypadTask+0x8>
 800256a:	bf00      	nop
 800256c:	200002ec 	.word	0x200002ec
 8002570:	200002ed 	.word	0x200002ed
 8002574:	080117a4 	.word	0x080117a4
 8002578:	20000288 	.word	0x20000288
 800257c:	20000628 	.word	0x20000628
 8002580:	200005dc 	.word	0x200005dc
 8002584:	200002ee 	.word	0x200002ee
 8002588:	080117b8 	.word	0x080117b8

0800258c <StartReadBMEValuesTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartReadBMEValuesTask */
void StartReadBMEValuesTask(void *argument)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadBMEValuesTask */
	/* Infinite loop */
	for (;;)
	{
		// temperature
		bme_values.temperature = BME280_ReadTemperature();
 8002594:	f7fe fff0 	bl	8001578 <BME280_ReadTemperature>
 8002598:	eef0 7a40 	vmov.f32	s15, s0
 800259c:	4b19      	ldr	r3, [pc, #100]	@ (8002604 <StartReadBMEValuesTask+0x78>)
 800259e:	edc3 7a00 	vstr	s15, [r3]

		// preasures
		bme_values.preasurePA = BME280_ReadPressure();
 80025a2:	f7ff f841 	bl	8001628 <BME280_ReadPressure>
 80025a6:	eef0 7a40 	vmov.f32	s15, s0
 80025aa:	4b16      	ldr	r3, [pc, #88]	@ (8002604 <StartReadBMEValuesTask+0x78>)
 80025ac:	edc3 7a01 	vstr	s15, [r3, #4]
		bme_values.preasureHPA = bme_values.preasurePA / 1000.0f;
 80025b0:	4b14      	ldr	r3, [pc, #80]	@ (8002604 <StartReadBMEValuesTask+0x78>)
 80025b2:	ed93 7a01 	vldr	s14, [r3, #4]
 80025b6:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8002608 <StartReadBMEValuesTask+0x7c>
 80025ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025be:	4b11      	ldr	r3, [pc, #68]	@ (8002604 <StartReadBMEValuesTask+0x78>)
 80025c0:	edc3 7a02 	vstr	s15, [r3, #8]
		bme_values.preasureMMHG = bme_values.preasurePA * 0.000750061683f;
 80025c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002604 <StartReadBMEValuesTask+0x78>)
 80025c6:	edd3 7a01 	vldr	s15, [r3, #4]
 80025ca:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 800260c <StartReadBMEValuesTask+0x80>
 80025ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002604 <StartReadBMEValuesTask+0x78>)
 80025d4:	edc3 7a03 	vstr	s15, [r3, #12]
//
//		// altitude
		bme_values.altitude = BME280_ReadAltitude(SEALEVELPRESSURE_PA);
 80025d8:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 8002610 <StartReadBMEValuesTask+0x84>
 80025dc:	f7ff fbbc 	bl	8001d58 <BME280_ReadAltitude>
 80025e0:	eef0 7a40 	vmov.f32	s15, s0
 80025e4:	4b07      	ldr	r3, [pc, #28]	@ (8002604 <StartReadBMEValuesTask+0x78>)
 80025e6:	edc3 7a05 	vstr	s15, [r3, #20]
//
//		// humidity
		bme_values.humidity = BME280_ReadHumidity();
 80025ea:	f7ff fb31 	bl	8001c50 <BME280_ReadHumidity>
 80025ee:	eef0 7a40 	vmov.f32	s15, s0
 80025f2:	4b04      	ldr	r3, [pc, #16]	@ (8002604 <StartReadBMEValuesTask+0x78>)
 80025f4:	edc3 7a04 	vstr	s15, [r3, #16]

		osDelay(2000);
 80025f8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80025fc:	f007 f8ca 	bl	8009794 <osDelay>
		bme_values.temperature = BME280_ReadTemperature();
 8002600:	bf00      	nop
 8002602:	e7c7      	b.n	8002594 <StartReadBMEValuesTask+0x8>
 8002604:	20000300 	.word	0x20000300
 8002608:	447a0000 	.word	0x447a0000
 800260c:	3a449fca 	.word	0x3a449fca
 8002610:	49776020 	.word	0x49776020

08002614 <StartReadDateTimeTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartReadDateTimeTask */
void StartReadDateTimeTask(void *argument)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadDateTimeTask */
	/* Infinite loop */
	for (;;)
	{
		date_time.hour = DS3231_GetHour();
 800261c:	f7ff fe23 	bl	8002266 <DS3231_GetHour>
 8002620:	4603      	mov	r3, r0
 8002622:	461a      	mov	r2, r3
 8002624:	4b09      	ldr	r3, [pc, #36]	@ (800264c <StartReadDateTimeTask+0x38>)
 8002626:	70da      	strb	r2, [r3, #3]
		date_time.minute = DS3231_GetMinute();
 8002628:	f7ff fe29 	bl	800227e <DS3231_GetMinute>
 800262c:	4603      	mov	r3, r0
 800262e:	461a      	mov	r2, r3
 8002630:	4b06      	ldr	r3, [pc, #24]	@ (800264c <StartReadDateTimeTask+0x38>)
 8002632:	711a      	strb	r2, [r3, #4]
		date_time.second = DS3231_GetSecond();
 8002634:	f7ff fe2f 	bl	8002296 <DS3231_GetSecond>
 8002638:	4603      	mov	r3, r0
 800263a:	461a      	mov	r2, r3
 800263c:	4b03      	ldr	r3, [pc, #12]	@ (800264c <StartReadDateTimeTask+0x38>)
 800263e:	715a      	strb	r2, [r3, #5]
		osDelay(1000);
 8002640:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002644:	f007 f8a6 	bl	8009794 <osDelay>
		date_time.hour = DS3231_GetHour();
 8002648:	bf00      	nop
 800264a:	e7e7      	b.n	800261c <StartReadDateTimeTask+0x8>
 800264c:	200002f8 	.word	0x200002f8

08002650 <StartBlinkStatusLEDTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartBlinkStatusLEDTask */
void StartBlinkStatusLEDTask(void *argument)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBlinkStatusLEDTask */
	/* Infinite loop */
	for (;;)
	{
		HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
 8002658:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800265c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002660:	f002 fc2e 	bl	8004ec0 <HAL_GPIO_TogglePin>
		osDelay(500);
 8002664:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002668:	f007 f894 	bl	8009794 <osDelay>
		HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
 800266c:	bf00      	nop
 800266e:	e7f3      	b.n	8002658 <StartBlinkStatusLEDTask+0x8>

08002670 <showBatteryMenu>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

void showBatteryMenu()
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black); // clear display
 8002676:	2000      	movs	r0, #0
 8002678:	f000 fb12 	bl	8002ca0 <ssd1306_Fill>
	ssd1306_SetCursor(20, 5);
 800267c:	2105      	movs	r1, #5
 800267e:	2014      	movs	r0, #20
 8002680:	f000 fc58 	bl	8002f34 <ssd1306_SetCursor>
	sprintf(msg_buffer, "%d.%02d V", battery.voltage_integer_part, battery.voltage_float_part);
 8002684:	4b0a      	ldr	r3, [pc, #40]	@ (80026b0 <showBatteryMenu+0x40>)
 8002686:	789b      	ldrb	r3, [r3, #2]
 8002688:	461a      	mov	r2, r3
 800268a:	4b09      	ldr	r3, [pc, #36]	@ (80026b0 <showBatteryMenu+0x40>)
 800268c:	78db      	ldrb	r3, [r3, #3]
 800268e:	4909      	ldr	r1, [pc, #36]	@ (80026b4 <showBatteryMenu+0x44>)
 8002690:	4809      	ldr	r0, [pc, #36]	@ (80026b8 <showBatteryMenu+0x48>)
 8002692:	f00a fc49 	bl	800cf28 <siprintf>
	ssd1306_WriteString(msg_buffer, Font_16x26, White);
 8002696:	4b09      	ldr	r3, [pc, #36]	@ (80026bc <showBatteryMenu+0x4c>)
 8002698:	2201      	movs	r2, #1
 800269a:	9200      	str	r2, [sp, #0]
 800269c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800269e:	4806      	ldr	r0, [pc, #24]	@ (80026b8 <showBatteryMenu+0x48>)
 80026a0:	f000 fc22 	bl	8002ee8 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80026a4:	f000 fb14 	bl	8002cd0 <ssd1306_UpdateScreen>
}
 80026a8:	bf00      	nop
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	200002f0 	.word	0x200002f0
 80026b4:	080117cc 	.word	0x080117cc
 80026b8:	20000288 	.word	0x20000288
 80026bc:	0801412c 	.word	0x0801412c

080026c0 <showTemperatureMenu>:

void showTemperatureMenu()
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b082      	sub	sp, #8
 80026c4:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black); // clear display
 80026c6:	2000      	movs	r0, #0
 80026c8:	f000 faea 	bl	8002ca0 <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 80026cc:	2100      	movs	r1, #0
 80026ce:	2000      	movs	r0, #0
 80026d0:	f000 fc30 	bl	8002f34 <ssd1306_SetCursor>
	sprintf(msg_buffer, "%d *C", (int) bme_values.temperature);
 80026d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002704 <showTemperatureMenu+0x44>)
 80026d6:	edd3 7a00 	vldr	s15, [r3]
 80026da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026de:	ee17 2a90 	vmov	r2, s15
 80026e2:	4909      	ldr	r1, [pc, #36]	@ (8002708 <showTemperatureMenu+0x48>)
 80026e4:	4809      	ldr	r0, [pc, #36]	@ (800270c <showTemperatureMenu+0x4c>)
 80026e6:	f00a fc1f 	bl	800cf28 <siprintf>
	ssd1306_WriteString(msg_buffer, Font_11x18, White);
 80026ea:	4b09      	ldr	r3, [pc, #36]	@ (8002710 <showTemperatureMenu+0x50>)
 80026ec:	2201      	movs	r2, #1
 80026ee:	9200      	str	r2, [sp, #0]
 80026f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026f2:	4806      	ldr	r0, [pc, #24]	@ (800270c <showTemperatureMenu+0x4c>)
 80026f4:	f000 fbf8 	bl	8002ee8 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80026f8:	f000 faea 	bl	8002cd0 <ssd1306_UpdateScreen>
}
 80026fc:	bf00      	nop
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	20000300 	.word	0x20000300
 8002708:	080117d8 	.word	0x080117d8
 800270c:	20000288 	.word	0x20000288
 8002710:	08014120 	.word	0x08014120

08002714 <showTimeMenu>:

void showTimeMenu()
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black); // clear display
 800271a:	2000      	movs	r0, #0
 800271c:	f000 fac0 	bl	8002ca0 <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 8002720:	2100      	movs	r1, #0
 8002722:	2000      	movs	r0, #0
 8002724:	f000 fc06 	bl	8002f34 <ssd1306_SetCursor>
	sprintf(msg_buffer, "%d : %d : %d", date_time.hour, date_time.minute, date_time.second);
 8002728:	4b0c      	ldr	r3, [pc, #48]	@ (800275c <showTimeMenu+0x48>)
 800272a:	78db      	ldrb	r3, [r3, #3]
 800272c:	461a      	mov	r2, r3
 800272e:	4b0b      	ldr	r3, [pc, #44]	@ (800275c <showTimeMenu+0x48>)
 8002730:	791b      	ldrb	r3, [r3, #4]
 8002732:	4619      	mov	r1, r3
 8002734:	4b09      	ldr	r3, [pc, #36]	@ (800275c <showTimeMenu+0x48>)
 8002736:	795b      	ldrb	r3, [r3, #5]
 8002738:	9300      	str	r3, [sp, #0]
 800273a:	460b      	mov	r3, r1
 800273c:	4908      	ldr	r1, [pc, #32]	@ (8002760 <showTimeMenu+0x4c>)
 800273e:	4809      	ldr	r0, [pc, #36]	@ (8002764 <showTimeMenu+0x50>)
 8002740:	f00a fbf2 	bl	800cf28 <siprintf>
	ssd1306_WriteString(msg_buffer, Font_7x10, White);
 8002744:	4b08      	ldr	r3, [pc, #32]	@ (8002768 <showTimeMenu+0x54>)
 8002746:	2201      	movs	r2, #1
 8002748:	9200      	str	r2, [sp, #0]
 800274a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800274c:	4805      	ldr	r0, [pc, #20]	@ (8002764 <showTimeMenu+0x50>)
 800274e:	f000 fbcb 	bl	8002ee8 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002752:	f000 fabd 	bl	8002cd0 <ssd1306_UpdateScreen>
}
 8002756:	bf00      	nop
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	200002f8 	.word	0x200002f8
 8002760:	080117e0 	.word	0x080117e0
 8002764:	20000288 	.word	0x20000288
 8002768:	08014114 	.word	0x08014114

0800276c <showHumidityMenu>:

void showHumidityMenu()
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black); // clear display
 8002772:	2000      	movs	r0, #0
 8002774:	f000 fa94 	bl	8002ca0 <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 8002778:	2100      	movs	r1, #0
 800277a:	2000      	movs	r0, #0
 800277c:	f000 fbda 	bl	8002f34 <ssd1306_SetCursor>
	Float_transform(bme_values.humidity, 1, &sign_number, &integer_number, &fractional_number);
 8002780:	4b0f      	ldr	r3, [pc, #60]	@ (80027c0 <showHumidityMenu+0x54>)
 8002782:	edd3 7a04 	vldr	s15, [r3, #16]
 8002786:	4b0f      	ldr	r3, [pc, #60]	@ (80027c4 <showHumidityMenu+0x58>)
 8002788:	4a0f      	ldr	r2, [pc, #60]	@ (80027c8 <showHumidityMenu+0x5c>)
 800278a:	4910      	ldr	r1, [pc, #64]	@ (80027cc <showHumidityMenu+0x60>)
 800278c:	2001      	movs	r0, #1
 800278e:	eeb0 0a67 	vmov.f32	s0, s15
 8002792:	f000 fed1 	bl	8003538 <Float_transform>
	sprintf(msg_buffer, "%d.%.01ld%%", integer_number, fractional_number);
 8002796:	4b0c      	ldr	r3, [pc, #48]	@ (80027c8 <showHumidityMenu+0x5c>)
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	4b0a      	ldr	r3, [pc, #40]	@ (80027c4 <showHumidityMenu+0x58>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	490c      	ldr	r1, [pc, #48]	@ (80027d0 <showHumidityMenu+0x64>)
 80027a0:	480c      	ldr	r0, [pc, #48]	@ (80027d4 <showHumidityMenu+0x68>)
 80027a2:	f00a fbc1 	bl	800cf28 <siprintf>
	ssd1306_WriteString(msg_buffer, Font_11x18, White);
 80027a6:	4b0c      	ldr	r3, [pc, #48]	@ (80027d8 <showHumidityMenu+0x6c>)
 80027a8:	2201      	movs	r2, #1
 80027aa:	9200      	str	r2, [sp, #0]
 80027ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027ae:	4809      	ldr	r0, [pc, #36]	@ (80027d4 <showHumidityMenu+0x68>)
 80027b0:	f000 fb9a 	bl	8002ee8 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80027b4:	f000 fa8c 	bl	8002cd0 <ssd1306_UpdateScreen>
}
 80027b8:	bf00      	nop
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	20000300 	.word	0x20000300
 80027c4:	200006b8 	.word	0x200006b8
 80027c8:	200006b4 	.word	0x200006b4
 80027cc:	200006b0 	.word	0x200006b0
 80027d0:	080117f0 	.word	0x080117f0
 80027d4:	20000288 	.word	0x20000288
 80027d8:	08014120 	.word	0x08014120

080027dc <showErrorMenu>:

void showErrorMenu()
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black); // clear display
 80027e2:	2000      	movs	r0, #0
 80027e4:	f000 fa5c 	bl	8002ca0 <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 80027e8:	2100      	movs	r1, #0
 80027ea:	2000      	movs	r0, #0
 80027ec:	f000 fba2 	bl	8002f34 <ssd1306_SetCursor>
	sprintf(msg_buffer, "ERROR: Kursor = %d", menu_kursor);
 80027f0:	4b09      	ldr	r3, [pc, #36]	@ (8002818 <showErrorMenu+0x3c>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	461a      	mov	r2, r3
 80027f6:	4909      	ldr	r1, [pc, #36]	@ (800281c <showErrorMenu+0x40>)
 80027f8:	4809      	ldr	r0, [pc, #36]	@ (8002820 <showErrorMenu+0x44>)
 80027fa:	f00a fb95 	bl	800cf28 <siprintf>
	ssd1306_WriteString(msg_buffer, Font_7x10, White);
 80027fe:	4b09      	ldr	r3, [pc, #36]	@ (8002824 <showErrorMenu+0x48>)
 8002800:	2201      	movs	r2, #1
 8002802:	9200      	str	r2, [sp, #0]
 8002804:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002806:	4806      	ldr	r0, [pc, #24]	@ (8002820 <showErrorMenu+0x44>)
 8002808:	f000 fb6e 	bl	8002ee8 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800280c:	f000 fa60 	bl	8002cd0 <ssd1306_UpdateScreen>
}
 8002810:	bf00      	nop
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	200002ee 	.word	0x200002ee
 800281c:	080117fc 	.word	0x080117fc
 8002820:	20000288 	.word	0x20000288
 8002824:	08014114 	.word	0x08014114

08002828 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b08a      	sub	sp, #40	@ 0x28
 800282c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800282e:	f107 0314 	add.w	r3, r7, #20
 8002832:	2200      	movs	r2, #0
 8002834:	601a      	str	r2, [r3, #0]
 8002836:	605a      	str	r2, [r3, #4]
 8002838:	609a      	str	r2, [r3, #8]
 800283a:	60da      	str	r2, [r3, #12]
 800283c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800283e:	4b2c      	ldr	r3, [pc, #176]	@ (80028f0 <MX_GPIO_Init+0xc8>)
 8002840:	695b      	ldr	r3, [r3, #20]
 8002842:	4a2b      	ldr	r2, [pc, #172]	@ (80028f0 <MX_GPIO_Init+0xc8>)
 8002844:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002848:	6153      	str	r3, [r2, #20]
 800284a:	4b29      	ldr	r3, [pc, #164]	@ (80028f0 <MX_GPIO_Init+0xc8>)
 800284c:	695b      	ldr	r3, [r3, #20]
 800284e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002852:	613b      	str	r3, [r7, #16]
 8002854:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002856:	4b26      	ldr	r3, [pc, #152]	@ (80028f0 <MX_GPIO_Init+0xc8>)
 8002858:	695b      	ldr	r3, [r3, #20]
 800285a:	4a25      	ldr	r2, [pc, #148]	@ (80028f0 <MX_GPIO_Init+0xc8>)
 800285c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002860:	6153      	str	r3, [r2, #20]
 8002862:	4b23      	ldr	r3, [pc, #140]	@ (80028f0 <MX_GPIO_Init+0xc8>)
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800286a:	60fb      	str	r3, [r7, #12]
 800286c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800286e:	4b20      	ldr	r3, [pc, #128]	@ (80028f0 <MX_GPIO_Init+0xc8>)
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	4a1f      	ldr	r2, [pc, #124]	@ (80028f0 <MX_GPIO_Init+0xc8>)
 8002874:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002878:	6153      	str	r3, [r2, #20]
 800287a:	4b1d      	ldr	r3, [pc, #116]	@ (80028f0 <MX_GPIO_Init+0xc8>)
 800287c:	695b      	ldr	r3, [r3, #20]
 800287e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002882:	60bb      	str	r3, [r7, #8]
 8002884:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002886:	4b1a      	ldr	r3, [pc, #104]	@ (80028f0 <MX_GPIO_Init+0xc8>)
 8002888:	695b      	ldr	r3, [r3, #20]
 800288a:	4a19      	ldr	r2, [pc, #100]	@ (80028f0 <MX_GPIO_Init+0xc8>)
 800288c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002890:	6153      	str	r3, [r2, #20]
 8002892:	4b17      	ldr	r3, [pc, #92]	@ (80028f0 <MX_GPIO_Init+0xc8>)
 8002894:	695b      	ldr	r3, [r3, #20]
 8002896:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800289a:	607b      	str	r3, [r7, #4]
 800289c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin, GPIO_PIN_RESET);
 800289e:	2200      	movs	r2, #0
 80028a0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80028a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028a8:	f002 faf2 	bl	8004e90 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = BTN_UP_Pin|BTN_RIGHT_Pin|BTN_DOWN_Pin|BTN_LEFT_Pin
 80028ac:	f24e 0306 	movw	r3, #57350	@ 0xe006
 80028b0:	617b      	str	r3, [r7, #20]
                          |BTN_MIDDLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028b2:	2300      	movs	r3, #0
 80028b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80028b6:	2302      	movs	r3, #2
 80028b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ba:	f107 0314 	add.w	r3, r7, #20
 80028be:	4619      	mov	r1, r3
 80028c0:	480c      	ldr	r0, [pc, #48]	@ (80028f4 <MX_GPIO_Init+0xcc>)
 80028c2:	f002 f943 	bl	8004b4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STATUS_LED_Pin;
 80028c6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80028ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028cc:	2301      	movs	r3, #1
 80028ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d0:	2300      	movs	r3, #0
 80028d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028d4:	2300      	movs	r3, #0
 80028d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(STATUS_LED_GPIO_Port, &GPIO_InitStruct);
 80028d8:	f107 0314 	add.w	r3, r7, #20
 80028dc:	4619      	mov	r1, r3
 80028de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028e2:	f002 f933 	bl	8004b4c <HAL_GPIO_Init>

}
 80028e6:	bf00      	nop
 80028e8:	3728      	adds	r7, #40	@ 0x28
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	40021000 	.word	0x40021000
 80028f4:	48000400 	.word	0x48000400

080028f8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80028fc:	4b1b      	ldr	r3, [pc, #108]	@ (800296c <MX_I2C1_Init+0x74>)
 80028fe:	4a1c      	ldr	r2, [pc, #112]	@ (8002970 <MX_I2C1_Init+0x78>)
 8002900:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 8002902:	4b1a      	ldr	r3, [pc, #104]	@ (800296c <MX_I2C1_Init+0x74>)
 8002904:	f240 220b 	movw	r2, #523	@ 0x20b
 8002908:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800290a:	4b18      	ldr	r3, [pc, #96]	@ (800296c <MX_I2C1_Init+0x74>)
 800290c:	2200      	movs	r2, #0
 800290e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002910:	4b16      	ldr	r3, [pc, #88]	@ (800296c <MX_I2C1_Init+0x74>)
 8002912:	2201      	movs	r2, #1
 8002914:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002916:	4b15      	ldr	r3, [pc, #84]	@ (800296c <MX_I2C1_Init+0x74>)
 8002918:	2200      	movs	r2, #0
 800291a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800291c:	4b13      	ldr	r3, [pc, #76]	@ (800296c <MX_I2C1_Init+0x74>)
 800291e:	2200      	movs	r2, #0
 8002920:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002922:	4b12      	ldr	r3, [pc, #72]	@ (800296c <MX_I2C1_Init+0x74>)
 8002924:	2200      	movs	r2, #0
 8002926:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002928:	4b10      	ldr	r3, [pc, #64]	@ (800296c <MX_I2C1_Init+0x74>)
 800292a:	2200      	movs	r2, #0
 800292c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800292e:	4b0f      	ldr	r3, [pc, #60]	@ (800296c <MX_I2C1_Init+0x74>)
 8002930:	2200      	movs	r2, #0
 8002932:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002934:	480d      	ldr	r0, [pc, #52]	@ (800296c <MX_I2C1_Init+0x74>)
 8002936:	f002 fadd 	bl	8004ef4 <HAL_I2C_Init>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d001      	beq.n	8002944 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002940:	f000 f904 	bl	8002b4c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002944:	2100      	movs	r1, #0
 8002946:	4809      	ldr	r0, [pc, #36]	@ (800296c <MX_I2C1_Init+0x74>)
 8002948:	f003 fafa 	bl	8005f40 <HAL_I2CEx_ConfigAnalogFilter>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d001      	beq.n	8002956 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8002952:	f000 f8fb 	bl	8002b4c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002956:	2100      	movs	r1, #0
 8002958:	4804      	ldr	r0, [pc, #16]	@ (800296c <MX_I2C1_Init+0x74>)
 800295a:	f003 fb3c 	bl	8005fd6 <HAL_I2CEx_ConfigDigitalFilter>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d001      	beq.n	8002968 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8002964:	f000 f8f2 	bl	8002b4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002968:	bf00      	nop
 800296a:	bd80      	pop	{r7, pc}
 800296c:	20000330 	.word	0x20000330
 8002970:	40005400 	.word	0x40005400

08002974 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b08a      	sub	sp, #40	@ 0x28
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800297c:	f107 0314 	add.w	r3, r7, #20
 8002980:	2200      	movs	r2, #0
 8002982:	601a      	str	r2, [r3, #0]
 8002984:	605a      	str	r2, [r3, #4]
 8002986:	609a      	str	r2, [r3, #8]
 8002988:	60da      	str	r2, [r3, #12]
 800298a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a17      	ldr	r2, [pc, #92]	@ (80029f0 <HAL_I2C_MspInit+0x7c>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d128      	bne.n	80029e8 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002996:	4b17      	ldr	r3, [pc, #92]	@ (80029f4 <HAL_I2C_MspInit+0x80>)
 8002998:	695b      	ldr	r3, [r3, #20]
 800299a:	4a16      	ldr	r2, [pc, #88]	@ (80029f4 <HAL_I2C_MspInit+0x80>)
 800299c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029a0:	6153      	str	r3, [r2, #20]
 80029a2:	4b14      	ldr	r3, [pc, #80]	@ (80029f4 <HAL_I2C_MspInit+0x80>)
 80029a4:	695b      	ldr	r3, [r3, #20]
 80029a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029aa:	613b      	str	r3, [r7, #16]
 80029ac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80029ae:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80029b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029b4:	2312      	movs	r3, #18
 80029b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b8:	2300      	movs	r3, #0
 80029ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029bc:	2303      	movs	r3, #3
 80029be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80029c0:	2304      	movs	r3, #4
 80029c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029c4:	f107 0314 	add.w	r3, r7, #20
 80029c8:	4619      	mov	r1, r3
 80029ca:	480b      	ldr	r0, [pc, #44]	@ (80029f8 <HAL_I2C_MspInit+0x84>)
 80029cc:	f002 f8be 	bl	8004b4c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80029d0:	4b08      	ldr	r3, [pc, #32]	@ (80029f4 <HAL_I2C_MspInit+0x80>)
 80029d2:	69db      	ldr	r3, [r3, #28]
 80029d4:	4a07      	ldr	r2, [pc, #28]	@ (80029f4 <HAL_I2C_MspInit+0x80>)
 80029d6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80029da:	61d3      	str	r3, [r2, #28]
 80029dc:	4b05      	ldr	r3, [pc, #20]	@ (80029f4 <HAL_I2C_MspInit+0x80>)
 80029de:	69db      	ldr	r3, [r3, #28]
 80029e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029e4:	60fb      	str	r3, [r7, #12]
 80029e6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80029e8:	bf00      	nop
 80029ea:	3728      	adds	r7, #40	@ 0x28
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	40005400 	.word	0x40005400
 80029f4:	40021000 	.word	0x40021000
 80029f8:	48000400 	.word	0x48000400

080029fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a00:	f000 fe36 	bl	8003670 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a04:	f000 f828 	bl	8002a58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a08:	f7ff ff0e 	bl	8002828 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002a0c:	f000 fd22 	bl	8003454 <MX_USART2_UART_Init>
  MX_ADC2_Init();
 8002a10:	f7ff faa2 	bl	8001f58 <MX_ADC2_Init>
  MX_I2C1_Init();
 8002a14:	f7ff ff70 	bl	80028f8 <MX_I2C1_Init>
  MX_TIM3_Init();
 8002a18:	f000 fc6c 	bl	80032f4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8002a1c:	2100      	movs	r1, #0
 8002a1e:	480b      	ldr	r0, [pc, #44]	@ (8002a4c <main+0x50>)
 8002a20:	f001 fad5 	bl	8003fce <HAL_ADCEx_Calibration_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002a24:	2100      	movs	r1, #0
 8002a26:	480a      	ldr	r0, [pc, #40]	@ (8002a50 <main+0x54>)
 8002a28:	f005 f910 	bl	8007c4c <HAL_TIM_PWM_Start>
	ssd1306_Init();
 8002a2c:	f000 f8ce 	bl	8002bcc <ssd1306_Init>
	BME280_Init();
 8002a30:	f7ff f9dc 	bl	8001dec <BME280_Init>
	DS3231_Init(&hi2c1);
 8002a34:	4807      	ldr	r0, [pc, #28]	@ (8002a54 <main+0x58>)
 8002a36:	f7ff fb2b 	bl	8002090 <DS3231_Init>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002a3a:	f006 fd99 	bl	8009570 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8002a3e:	f7ff fc4f 	bl	80022e0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002a42:	f006 fdc9 	bl	80095d8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8002a46:	bf00      	nop
 8002a48:	e7fd      	b.n	8002a46 <main+0x4a>
 8002a4a:	bf00      	nop
 8002a4c:	20000234 	.word	0x20000234
 8002a50:	200005dc 	.word	0x200005dc
 8002a54:	20000330 	.word	0x20000330

08002a58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b0a6      	sub	sp, #152	@ 0x98
 8002a5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a5e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8002a62:	2228      	movs	r2, #40	@ 0x28
 8002a64:	2100      	movs	r1, #0
 8002a66:	4618      	mov	r0, r3
 8002a68:	f00a fadb 	bl	800d022 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a6c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002a70:	2200      	movs	r2, #0
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	605a      	str	r2, [r3, #4]
 8002a76:	609a      	str	r2, [r3, #8]
 8002a78:	60da      	str	r2, [r3, #12]
 8002a7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a7c:	1d3b      	adds	r3, r7, #4
 8002a7e:	2258      	movs	r2, #88	@ 0x58
 8002a80:	2100      	movs	r1, #0
 8002a82:	4618      	mov	r0, r3
 8002a84:	f00a facd 	bl	800d022 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002a88:	2302      	movs	r3, #2
 8002a8a:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a90:	2310      	movs	r3, #16
 8002a92:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a96:	2302      	movs	r3, #2
 8002a98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002a9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002aa0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002aa4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8002aa8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002aac:	2300      	movs	r3, #0
 8002aae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ab2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f003 fada 	bl	8006070 <HAL_RCC_OscConfig>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8002ac2:	f000 f843 	bl	8002b4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ac6:	230f      	movs	r3, #15
 8002ac8:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002aca:	2302      	movs	r3, #2
 8002acc:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002ad2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ad6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002adc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002ae0:	2102      	movs	r1, #2
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f004 fb18 	bl	8007118 <HAL_RCC_ClockConfig>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d001      	beq.n	8002af2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002aee:	f000 f82d 	bl	8002b4c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8002af2:	4b0c      	ldr	r3, [pc, #48]	@ (8002b24 <SystemClock_Config+0xcc>)
 8002af4:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002af6:	2300      	movs	r3, #0
 8002af8:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8002afa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8002b00:	2300      	movs	r3, #0
 8002b02:	623b      	str	r3, [r7, #32]
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 8002b04:	2300      	movs	r3, #0
 8002b06:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b08:	1d3b      	adds	r3, r7, #4
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f004 fd56 	bl	80075bc <HAL_RCCEx_PeriphCLKConfig>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d001      	beq.n	8002b1a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002b16:	f000 f819 	bl	8002b4c <Error_Handler>
  }
}
 8002b1a:	bf00      	nop
 8002b1c:	3798      	adds	r7, #152	@ 0x98
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	002000a2 	.word	0x002000a2

08002b28 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a04      	ldr	r2, [pc, #16]	@ (8002b48 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d101      	bne.n	8002b3e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002b3a:	f000 fdaf 	bl	800369c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002b3e:	bf00      	nop
 8002b40:	3708      	adds	r7, #8
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	40014800 	.word	0x40014800

08002b4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b50:	b672      	cpsid	i
}
 8002b52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002b54:	bf00      	nop
 8002b56:	e7fd      	b.n	8002b54 <Error_Handler+0x8>

08002b58 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002b5c:	bf00      	nop
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr
	...

08002b68 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b086      	sub	sp, #24
 8002b6c:	af04      	add	r7, sp, #16
 8002b6e:	4603      	mov	r3, r0
 8002b70:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002b72:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b76:	9302      	str	r3, [sp, #8]
 8002b78:	2301      	movs	r3, #1
 8002b7a:	9301      	str	r3, [sp, #4]
 8002b7c:	1dfb      	adds	r3, r7, #7
 8002b7e:	9300      	str	r3, [sp, #0]
 8002b80:	2301      	movs	r3, #1
 8002b82:	2200      	movs	r2, #0
 8002b84:	2178      	movs	r1, #120	@ 0x78
 8002b86:	4803      	ldr	r0, [pc, #12]	@ (8002b94 <ssd1306_WriteCommand+0x2c>)
 8002b88:	f002 fc5e 	bl	8005448 <HAL_I2C_Mem_Write>
}
 8002b8c:	bf00      	nop
 8002b8e:	3708      	adds	r7, #8
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	20000330 	.word	0x20000330

08002b98 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b086      	sub	sp, #24
 8002b9c:	af04      	add	r7, sp, #16
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	b29b      	uxth	r3, r3
 8002ba6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002baa:	9202      	str	r2, [sp, #8]
 8002bac:	9301      	str	r3, [sp, #4]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	9300      	str	r3, [sp, #0]
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	2240      	movs	r2, #64	@ 0x40
 8002bb6:	2178      	movs	r1, #120	@ 0x78
 8002bb8:	4803      	ldr	r0, [pc, #12]	@ (8002bc8 <ssd1306_WriteData+0x30>)
 8002bba:	f002 fc45 	bl	8005448 <HAL_I2C_Mem_Write>
}
 8002bbe:	bf00      	nop
 8002bc0:	3708      	adds	r7, #8
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	20000330 	.word	0x20000330

08002bcc <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002bd0:	f7ff ffc2 	bl	8002b58 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002bd4:	2064      	movs	r0, #100	@ 0x64
 8002bd6:	f000 fd81 	bl	80036dc <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002bda:	2000      	movs	r0, #0
 8002bdc:	f000 f9d6 	bl	8002f8c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002be0:	2020      	movs	r0, #32
 8002be2:	f7ff ffc1 	bl	8002b68 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002be6:	2000      	movs	r0, #0
 8002be8:	f7ff ffbe 	bl	8002b68 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002bec:	20b0      	movs	r0, #176	@ 0xb0
 8002bee:	f7ff ffbb 	bl	8002b68 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002bf2:	20c8      	movs	r0, #200	@ 0xc8
 8002bf4:	f7ff ffb8 	bl	8002b68 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002bf8:	2000      	movs	r0, #0
 8002bfa:	f7ff ffb5 	bl	8002b68 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002bfe:	2010      	movs	r0, #16
 8002c00:	f7ff ffb2 	bl	8002b68 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002c04:	2040      	movs	r0, #64	@ 0x40
 8002c06:	f7ff ffaf 	bl	8002b68 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002c0a:	20ff      	movs	r0, #255	@ 0xff
 8002c0c:	f000 f9aa 	bl	8002f64 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002c10:	20a1      	movs	r0, #161	@ 0xa1
 8002c12:	f7ff ffa9 	bl	8002b68 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002c16:	20a6      	movs	r0, #166	@ 0xa6
 8002c18:	f7ff ffa6 	bl	8002b68 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002c1c:	20a8      	movs	r0, #168	@ 0xa8
 8002c1e:	f7ff ffa3 	bl	8002b68 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 8002c22:	201f      	movs	r0, #31
 8002c24:	f7ff ffa0 	bl	8002b68 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002c28:	20a4      	movs	r0, #164	@ 0xa4
 8002c2a:	f7ff ff9d 	bl	8002b68 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002c2e:	20d3      	movs	r0, #211	@ 0xd3
 8002c30:	f7ff ff9a 	bl	8002b68 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002c34:	2000      	movs	r0, #0
 8002c36:	f7ff ff97 	bl	8002b68 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002c3a:	20d5      	movs	r0, #213	@ 0xd5
 8002c3c:	f7ff ff94 	bl	8002b68 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002c40:	20f0      	movs	r0, #240	@ 0xf0
 8002c42:	f7ff ff91 	bl	8002b68 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002c46:	20d9      	movs	r0, #217	@ 0xd9
 8002c48:	f7ff ff8e 	bl	8002b68 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002c4c:	2022      	movs	r0, #34	@ 0x22
 8002c4e:	f7ff ff8b 	bl	8002b68 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002c52:	20da      	movs	r0, #218	@ 0xda
 8002c54:	f7ff ff88 	bl	8002b68 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 8002c58:	2002      	movs	r0, #2
 8002c5a:	f7ff ff85 	bl	8002b68 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002c5e:	20db      	movs	r0, #219	@ 0xdb
 8002c60:	f7ff ff82 	bl	8002b68 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002c64:	2020      	movs	r0, #32
 8002c66:	f7ff ff7f 	bl	8002b68 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002c6a:	208d      	movs	r0, #141	@ 0x8d
 8002c6c:	f7ff ff7c 	bl	8002b68 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002c70:	2014      	movs	r0, #20
 8002c72:	f7ff ff79 	bl	8002b68 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002c76:	2001      	movs	r0, #1
 8002c78:	f000 f988 	bl	8002f8c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002c7c:	2000      	movs	r0, #0
 8002c7e:	f000 f80f 	bl	8002ca0 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002c82:	f000 f825 	bl	8002cd0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002c86:	4b05      	ldr	r3, [pc, #20]	@ (8002c9c <ssd1306_Init+0xd0>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002c8c:	4b03      	ldr	r3, [pc, #12]	@ (8002c9c <ssd1306_Init+0xd0>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002c92:	4b02      	ldr	r3, [pc, #8]	@ (8002c9c <ssd1306_Init+0xd0>)
 8002c94:	2201      	movs	r2, #1
 8002c96:	711a      	strb	r2, [r3, #4]
}
 8002c98:	bf00      	nop
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	20000584 	.word	0x20000584

08002ca0 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002caa:	79fb      	ldrb	r3, [r7, #7]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d101      	bne.n	8002cb4 <ssd1306_Fill+0x14>
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	e000      	b.n	8002cb6 <ssd1306_Fill+0x16>
 8002cb4:	23ff      	movs	r3, #255	@ 0xff
 8002cb6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002cba:	4619      	mov	r1, r3
 8002cbc:	4803      	ldr	r0, [pc, #12]	@ (8002ccc <ssd1306_Fill+0x2c>)
 8002cbe:	f00a f9b0 	bl	800d022 <memset>
}
 8002cc2:	bf00      	nop
 8002cc4:	3708      	adds	r7, #8
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	20000384 	.word	0x20000384

08002cd0 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	71fb      	strb	r3, [r7, #7]
 8002cda:	e016      	b.n	8002d0a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002cdc:	79fb      	ldrb	r3, [r7, #7]
 8002cde:	3b50      	subs	r3, #80	@ 0x50
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7ff ff40 	bl	8002b68 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002ce8:	2000      	movs	r0, #0
 8002cea:	f7ff ff3d 	bl	8002b68 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002cee:	2010      	movs	r0, #16
 8002cf0:	f7ff ff3a 	bl	8002b68 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002cf4:	79fb      	ldrb	r3, [r7, #7]
 8002cf6:	01db      	lsls	r3, r3, #7
 8002cf8:	4a08      	ldr	r2, [pc, #32]	@ (8002d1c <ssd1306_UpdateScreen+0x4c>)
 8002cfa:	4413      	add	r3, r2
 8002cfc:	2180      	movs	r1, #128	@ 0x80
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f7ff ff4a 	bl	8002b98 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002d04:	79fb      	ldrb	r3, [r7, #7]
 8002d06:	3301      	adds	r3, #1
 8002d08:	71fb      	strb	r3, [r7, #7]
 8002d0a:	79fb      	ldrb	r3, [r7, #7]
 8002d0c:	2b03      	cmp	r3, #3
 8002d0e:	d9e5      	bls.n	8002cdc <ssd1306_UpdateScreen+0xc>
    }
}
 8002d10:	bf00      	nop
 8002d12:	bf00      	nop
 8002d14:	3708      	adds	r7, #8
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	20000384 	.word	0x20000384

08002d20 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002d20:	b480      	push	{r7}
 8002d22:	b083      	sub	sp, #12
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	4603      	mov	r3, r0
 8002d28:	71fb      	strb	r3, [r7, #7]
 8002d2a:	460b      	mov	r3, r1
 8002d2c:	71bb      	strb	r3, [r7, #6]
 8002d2e:	4613      	mov	r3, r2
 8002d30:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	db3d      	blt.n	8002db6 <ssd1306_DrawPixel+0x96>
 8002d3a:	79bb      	ldrb	r3, [r7, #6]
 8002d3c:	2b1f      	cmp	r3, #31
 8002d3e:	d83a      	bhi.n	8002db6 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002d40:	797b      	ldrb	r3, [r7, #5]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d11a      	bne.n	8002d7c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002d46:	79fa      	ldrb	r2, [r7, #7]
 8002d48:	79bb      	ldrb	r3, [r7, #6]
 8002d4a:	08db      	lsrs	r3, r3, #3
 8002d4c:	b2d8      	uxtb	r0, r3
 8002d4e:	4603      	mov	r3, r0
 8002d50:	01db      	lsls	r3, r3, #7
 8002d52:	4413      	add	r3, r2
 8002d54:	4a1b      	ldr	r2, [pc, #108]	@ (8002dc4 <ssd1306_DrawPixel+0xa4>)
 8002d56:	5cd3      	ldrb	r3, [r2, r3]
 8002d58:	b25a      	sxtb	r2, r3
 8002d5a:	79bb      	ldrb	r3, [r7, #6]
 8002d5c:	f003 0307 	and.w	r3, r3, #7
 8002d60:	2101      	movs	r1, #1
 8002d62:	fa01 f303 	lsl.w	r3, r1, r3
 8002d66:	b25b      	sxtb	r3, r3
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	b259      	sxtb	r1, r3
 8002d6c:	79fa      	ldrb	r2, [r7, #7]
 8002d6e:	4603      	mov	r3, r0
 8002d70:	01db      	lsls	r3, r3, #7
 8002d72:	4413      	add	r3, r2
 8002d74:	b2c9      	uxtb	r1, r1
 8002d76:	4a13      	ldr	r2, [pc, #76]	@ (8002dc4 <ssd1306_DrawPixel+0xa4>)
 8002d78:	54d1      	strb	r1, [r2, r3]
 8002d7a:	e01d      	b.n	8002db8 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002d7c:	79fa      	ldrb	r2, [r7, #7]
 8002d7e:	79bb      	ldrb	r3, [r7, #6]
 8002d80:	08db      	lsrs	r3, r3, #3
 8002d82:	b2d8      	uxtb	r0, r3
 8002d84:	4603      	mov	r3, r0
 8002d86:	01db      	lsls	r3, r3, #7
 8002d88:	4413      	add	r3, r2
 8002d8a:	4a0e      	ldr	r2, [pc, #56]	@ (8002dc4 <ssd1306_DrawPixel+0xa4>)
 8002d8c:	5cd3      	ldrb	r3, [r2, r3]
 8002d8e:	b25a      	sxtb	r2, r3
 8002d90:	79bb      	ldrb	r3, [r7, #6]
 8002d92:	f003 0307 	and.w	r3, r3, #7
 8002d96:	2101      	movs	r1, #1
 8002d98:	fa01 f303 	lsl.w	r3, r1, r3
 8002d9c:	b25b      	sxtb	r3, r3
 8002d9e:	43db      	mvns	r3, r3
 8002da0:	b25b      	sxtb	r3, r3
 8002da2:	4013      	ands	r3, r2
 8002da4:	b259      	sxtb	r1, r3
 8002da6:	79fa      	ldrb	r2, [r7, #7]
 8002da8:	4603      	mov	r3, r0
 8002daa:	01db      	lsls	r3, r3, #7
 8002dac:	4413      	add	r3, r2
 8002dae:	b2c9      	uxtb	r1, r1
 8002db0:	4a04      	ldr	r2, [pc, #16]	@ (8002dc4 <ssd1306_DrawPixel+0xa4>)
 8002db2:	54d1      	strb	r1, [r2, r3]
 8002db4:	e000      	b.n	8002db8 <ssd1306_DrawPixel+0x98>
        return;
 8002db6:	bf00      	nop
    }
}
 8002db8:	370c      	adds	r7, #12
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	20000384 	.word	0x20000384

08002dc8 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002dc8:	b590      	push	{r4, r7, lr}
 8002dca:	b089      	sub	sp, #36	@ 0x24
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	4604      	mov	r4, r0
 8002dd0:	4638      	mov	r0, r7
 8002dd2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8002dd6:	4623      	mov	r3, r4
 8002dd8:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002dda:	7bfb      	ldrb	r3, [r7, #15]
 8002ddc:	2b1f      	cmp	r3, #31
 8002dde:	d902      	bls.n	8002de6 <ssd1306_WriteChar+0x1e>
 8002de0:	7bfb      	ldrb	r3, [r7, #15]
 8002de2:	2b7e      	cmp	r3, #126	@ 0x7e
 8002de4:	d901      	bls.n	8002dea <ssd1306_WriteChar+0x22>
        return 0;
 8002de6:	2300      	movs	r3, #0
 8002de8:	e077      	b.n	8002eda <ssd1306_WriteChar+0x112>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8002dea:	4b3e      	ldr	r3, [pc, #248]	@ (8002ee4 <ssd1306_WriteChar+0x11c>)
 8002dec:	881b      	ldrh	r3, [r3, #0]
 8002dee:	461a      	mov	r2, r3
 8002df0:	783b      	ldrb	r3, [r7, #0]
 8002df2:	4413      	add	r3, r2
 8002df4:	2b80      	cmp	r3, #128	@ 0x80
 8002df6:	dc06      	bgt.n	8002e06 <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002df8:	4b3a      	ldr	r3, [pc, #232]	@ (8002ee4 <ssd1306_WriteChar+0x11c>)
 8002dfa:	885b      	ldrh	r3, [r3, #2]
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	787b      	ldrb	r3, [r7, #1]
 8002e00:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8002e02:	2b20      	cmp	r3, #32
 8002e04:	dd01      	ble.n	8002e0a <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 8002e06:	2300      	movs	r3, #0
 8002e08:	e067      	b.n	8002eda <ssd1306_WriteChar+0x112>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	61fb      	str	r3, [r7, #28]
 8002e0e:	e04e      	b.n	8002eae <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8002e10:	687a      	ldr	r2, [r7, #4]
 8002e12:	7bfb      	ldrb	r3, [r7, #15]
 8002e14:	3b20      	subs	r3, #32
 8002e16:	7879      	ldrb	r1, [r7, #1]
 8002e18:	fb01 f303 	mul.w	r3, r1, r3
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	440b      	add	r3, r1
 8002e22:	005b      	lsls	r3, r3, #1
 8002e24:	4413      	add	r3, r2
 8002e26:	881b      	ldrh	r3, [r3, #0]
 8002e28:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	61bb      	str	r3, [r7, #24]
 8002e2e:	e036      	b.n	8002e9e <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8002e30:	697a      	ldr	r2, [r7, #20]
 8002e32:	69bb      	ldr	r3, [r7, #24]
 8002e34:	fa02 f303 	lsl.w	r3, r2, r3
 8002e38:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d013      	beq.n	8002e68 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002e40:	4b28      	ldr	r3, [pc, #160]	@ (8002ee4 <ssd1306_WriteChar+0x11c>)
 8002e42:	881b      	ldrh	r3, [r3, #0]
 8002e44:	b2da      	uxtb	r2, r3
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	4413      	add	r3, r2
 8002e4c:	b2d8      	uxtb	r0, r3
 8002e4e:	4b25      	ldr	r3, [pc, #148]	@ (8002ee4 <ssd1306_WriteChar+0x11c>)
 8002e50:	885b      	ldrh	r3, [r3, #2]
 8002e52:	b2da      	uxtb	r2, r3
 8002e54:	69fb      	ldr	r3, [r7, #28]
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	4413      	add	r3, r2
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002e60:	4619      	mov	r1, r3
 8002e62:	f7ff ff5d 	bl	8002d20 <ssd1306_DrawPixel>
 8002e66:	e017      	b.n	8002e98 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002e68:	4b1e      	ldr	r3, [pc, #120]	@ (8002ee4 <ssd1306_WriteChar+0x11c>)
 8002e6a:	881b      	ldrh	r3, [r3, #0]
 8002e6c:	b2da      	uxtb	r2, r3
 8002e6e:	69bb      	ldr	r3, [r7, #24]
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	4413      	add	r3, r2
 8002e74:	b2d8      	uxtb	r0, r3
 8002e76:	4b1b      	ldr	r3, [pc, #108]	@ (8002ee4 <ssd1306_WriteChar+0x11c>)
 8002e78:	885b      	ldrh	r3, [r3, #2]
 8002e7a:	b2da      	uxtb	r2, r3
 8002e7c:	69fb      	ldr	r3, [r7, #28]
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	4413      	add	r3, r2
 8002e82:	b2d9      	uxtb	r1, r3
 8002e84:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	bf0c      	ite	eq
 8002e8c:	2301      	moveq	r3, #1
 8002e8e:	2300      	movne	r3, #0
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	461a      	mov	r2, r3
 8002e94:	f7ff ff44 	bl	8002d20 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8002e98:	69bb      	ldr	r3, [r7, #24]
 8002e9a:	3301      	adds	r3, #1
 8002e9c:	61bb      	str	r3, [r7, #24]
 8002e9e:	783b      	ldrb	r3, [r7, #0]
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	69bb      	ldr	r3, [r7, #24]
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d3c3      	bcc.n	8002e30 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	3301      	adds	r3, #1
 8002eac:	61fb      	str	r3, [r7, #28]
 8002eae:	787b      	ldrb	r3, [r7, #1]
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d3ab      	bcc.n	8002e10 <ssd1306_WriteChar+0x48>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8002eb8:	4b0a      	ldr	r3, [pc, #40]	@ (8002ee4 <ssd1306_WriteChar+0x11c>)
 8002eba:	881b      	ldrh	r3, [r3, #0]
 8002ebc:	68ba      	ldr	r2, [r7, #8]
 8002ebe:	2a00      	cmp	r2, #0
 8002ec0:	d005      	beq.n	8002ece <ssd1306_WriteChar+0x106>
 8002ec2:	68b9      	ldr	r1, [r7, #8]
 8002ec4:	7bfa      	ldrb	r2, [r7, #15]
 8002ec6:	3a20      	subs	r2, #32
 8002ec8:	440a      	add	r2, r1
 8002eca:	7812      	ldrb	r2, [r2, #0]
 8002ecc:	e000      	b.n	8002ed0 <ssd1306_WriteChar+0x108>
 8002ece:	783a      	ldrb	r2, [r7, #0]
 8002ed0:	4413      	add	r3, r2
 8002ed2:	b29a      	uxth	r2, r3
 8002ed4:	4b03      	ldr	r3, [pc, #12]	@ (8002ee4 <ssd1306_WriteChar+0x11c>)
 8002ed6:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3724      	adds	r7, #36	@ 0x24
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd90      	pop	{r4, r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	20000584 	.word	0x20000584

08002ee8 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b086      	sub	sp, #24
 8002eec:	af02      	add	r7, sp, #8
 8002eee:	60f8      	str	r0, [r7, #12]
 8002ef0:	4638      	mov	r0, r7
 8002ef2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8002ef6:	e013      	b.n	8002f20 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	7818      	ldrb	r0, [r3, #0]
 8002efc:	7e3b      	ldrb	r3, [r7, #24]
 8002efe:	9300      	str	r3, [sp, #0]
 8002f00:	463b      	mov	r3, r7
 8002f02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f04:	f7ff ff60 	bl	8002dc8 <ssd1306_WriteChar>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d002      	beq.n	8002f1a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	e008      	b.n	8002f2c <ssd1306_WriteString+0x44>
        }
        str++;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	3301      	adds	r3, #1
 8002f1e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d1e7      	bne.n	8002ef8 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	781b      	ldrb	r3, [r3, #0]
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3710      	adds	r7, #16
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	460a      	mov	r2, r1
 8002f3e:	71fb      	strb	r3, [r7, #7]
 8002f40:	4613      	mov	r3, r2
 8002f42:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002f44:	79fb      	ldrb	r3, [r7, #7]
 8002f46:	b29a      	uxth	r2, r3
 8002f48:	4b05      	ldr	r3, [pc, #20]	@ (8002f60 <ssd1306_SetCursor+0x2c>)
 8002f4a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002f4c:	79bb      	ldrb	r3, [r7, #6]
 8002f4e:	b29a      	uxth	r2, r3
 8002f50:	4b03      	ldr	r3, [pc, #12]	@ (8002f60 <ssd1306_SetCursor+0x2c>)
 8002f52:	805a      	strh	r2, [r3, #2]
}
 8002f54:	bf00      	nop
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr
 8002f60:	20000584 	.word	0x20000584

08002f64 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002f6e:	2381      	movs	r3, #129	@ 0x81
 8002f70:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002f72:	7bfb      	ldrb	r3, [r7, #15]
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7ff fdf7 	bl	8002b68 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002f7a:	79fb      	ldrb	r3, [r7, #7]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7ff fdf3 	bl	8002b68 <ssd1306_WriteCommand>
}
 8002f82:	bf00      	nop
 8002f84:	3710      	adds	r7, #16
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
	...

08002f8c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b084      	sub	sp, #16
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	4603      	mov	r3, r0
 8002f94:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002f96:	79fb      	ldrb	r3, [r7, #7]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d005      	beq.n	8002fa8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002f9c:	23af      	movs	r3, #175	@ 0xaf
 8002f9e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002fa0:	4b08      	ldr	r3, [pc, #32]	@ (8002fc4 <ssd1306_SetDisplayOn+0x38>)
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	715a      	strb	r2, [r3, #5]
 8002fa6:	e004      	b.n	8002fb2 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002fa8:	23ae      	movs	r3, #174	@ 0xae
 8002faa:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002fac:	4b05      	ldr	r3, [pc, #20]	@ (8002fc4 <ssd1306_SetDisplayOn+0x38>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002fb2:	7bfb      	ldrb	r3, [r7, #15]
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f7ff fdd7 	bl	8002b68 <ssd1306_WriteCommand>
}
 8002fba:	bf00      	nop
 8002fbc:	3710      	adds	r7, #16
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	20000584 	.word	0x20000584

08002fc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fce:	4b11      	ldr	r3, [pc, #68]	@ (8003014 <HAL_MspInit+0x4c>)
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	4a10      	ldr	r2, [pc, #64]	@ (8003014 <HAL_MspInit+0x4c>)
 8002fd4:	f043 0301 	orr.w	r3, r3, #1
 8002fd8:	6193      	str	r3, [r2, #24]
 8002fda:	4b0e      	ldr	r3, [pc, #56]	@ (8003014 <HAL_MspInit+0x4c>)
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	f003 0301 	and.w	r3, r3, #1
 8002fe2:	607b      	str	r3, [r7, #4]
 8002fe4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8003014 <HAL_MspInit+0x4c>)
 8002fe8:	69db      	ldr	r3, [r3, #28]
 8002fea:	4a0a      	ldr	r2, [pc, #40]	@ (8003014 <HAL_MspInit+0x4c>)
 8002fec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ff0:	61d3      	str	r3, [r2, #28]
 8002ff2:	4b08      	ldr	r3, [pc, #32]	@ (8003014 <HAL_MspInit+0x4c>)
 8002ff4:	69db      	ldr	r3, [r3, #28]
 8002ff6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ffa:	603b      	str	r3, [r7, #0]
 8002ffc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002ffe:	2200      	movs	r2, #0
 8003000:	210f      	movs	r1, #15
 8003002:	f06f 0001 	mvn.w	r0, #1
 8003006:	f001 fd77 	bl	8004af8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800300a:	bf00      	nop
 800300c:	3708      	adds	r7, #8
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	40021000 	.word	0x40021000

08003018 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b08c      	sub	sp, #48	@ 0x30
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8003020:	2300      	movs	r3, #0
 8003022:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8003024:	2300      	movs	r3, #0
 8003026:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8003028:	4b2e      	ldr	r3, [pc, #184]	@ (80030e4 <HAL_InitTick+0xcc>)
 800302a:	699b      	ldr	r3, [r3, #24]
 800302c:	4a2d      	ldr	r2, [pc, #180]	@ (80030e4 <HAL_InitTick+0xcc>)
 800302e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003032:	6193      	str	r3, [r2, #24]
 8003034:	4b2b      	ldr	r3, [pc, #172]	@ (80030e4 <HAL_InitTick+0xcc>)
 8003036:	699b      	ldr	r3, [r3, #24]
 8003038:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800303c:	60bb      	str	r3, [r7, #8]
 800303e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003040:	f107 020c 	add.w	r2, r7, #12
 8003044:	f107 0310 	add.w	r3, r7, #16
 8003048:	4611      	mov	r1, r2
 800304a:	4618      	mov	r0, r3
 800304c:	f004 fa84 	bl	8007558 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003050:	f004 fa60 	bl	8007514 <HAL_RCC_GetPCLK2Freq>
 8003054:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003058:	4a23      	ldr	r2, [pc, #140]	@ (80030e8 <HAL_InitTick+0xd0>)
 800305a:	fba2 2303 	umull	r2, r3, r2, r3
 800305e:	0c9b      	lsrs	r3, r3, #18
 8003060:	3b01      	subs	r3, #1
 8003062:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8003064:	4b21      	ldr	r3, [pc, #132]	@ (80030ec <HAL_InitTick+0xd4>)
 8003066:	4a22      	ldr	r2, [pc, #136]	@ (80030f0 <HAL_InitTick+0xd8>)
 8003068:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 800306a:	4b20      	ldr	r3, [pc, #128]	@ (80030ec <HAL_InitTick+0xd4>)
 800306c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003070:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8003072:	4a1e      	ldr	r2, [pc, #120]	@ (80030ec <HAL_InitTick+0xd4>)
 8003074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003076:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8003078:	4b1c      	ldr	r3, [pc, #112]	@ (80030ec <HAL_InitTick+0xd4>)
 800307a:	2200      	movs	r2, #0
 800307c:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800307e:	4b1b      	ldr	r3, [pc, #108]	@ (80030ec <HAL_InitTick+0xd4>)
 8003080:	2200      	movs	r2, #0
 8003082:	609a      	str	r2, [r3, #8]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003084:	4b19      	ldr	r3, [pc, #100]	@ (80030ec <HAL_InitTick+0xd4>)
 8003086:	2200      	movs	r2, #0
 8003088:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim17);
 800308a:	4818      	ldr	r0, [pc, #96]	@ (80030ec <HAL_InitTick+0xd4>)
 800308c:	f004 fcb4 	bl	80079f8 <HAL_TIM_Base_Init>
 8003090:	4603      	mov	r3, r0
 8003092:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8003096:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800309a:	2b00      	cmp	r3, #0
 800309c:	d11b      	bne.n	80030d6 <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 800309e:	4813      	ldr	r0, [pc, #76]	@ (80030ec <HAL_InitTick+0xd4>)
 80030a0:	f004 fd0c 	bl	8007abc <HAL_TIM_Base_Start_IT>
 80030a4:	4603      	mov	r3, r0
 80030a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80030aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d111      	bne.n	80030d6 <HAL_InitTick+0xbe>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80030b2:	201a      	movs	r0, #26
 80030b4:	f001 fd3c 	bl	8004b30 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2b0f      	cmp	r3, #15
 80030bc:	d808      	bhi.n	80030d0 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority, 0U);
 80030be:	2200      	movs	r2, #0
 80030c0:	6879      	ldr	r1, [r7, #4]
 80030c2:	201a      	movs	r0, #26
 80030c4:	f001 fd18 	bl	8004af8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80030c8:	4a0a      	ldr	r2, [pc, #40]	@ (80030f4 <HAL_InitTick+0xdc>)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6013      	str	r3, [r2, #0]
 80030ce:	e002      	b.n	80030d6 <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80030d6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3730      	adds	r7, #48	@ 0x30
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	40021000 	.word	0x40021000
 80030e8:	431bde83 	.word	0x431bde83
 80030ec:	2000058c 	.word	0x2000058c
 80030f0:	40014800 	.word	0x40014800
 80030f4:	20000008 	.word	0x20000008

080030f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80030fc:	bf00      	nop
 80030fe:	e7fd      	b.n	80030fc <NMI_Handler+0x4>

08003100 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003104:	bf00      	nop
 8003106:	e7fd      	b.n	8003104 <HardFault_Handler+0x4>

08003108 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003108:	b480      	push	{r7}
 800310a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800310c:	bf00      	nop
 800310e:	e7fd      	b.n	800310c <MemManage_Handler+0x4>

08003110 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003114:	bf00      	nop
 8003116:	e7fd      	b.n	8003114 <BusFault_Handler+0x4>

08003118 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003118:	b480      	push	{r7}
 800311a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800311c:	bf00      	nop
 800311e:	e7fd      	b.n	800311c <UsageFault_Handler+0x4>

08003120 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003124:	bf00      	nop
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
	...

08003130 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger, commutation and TIM17 interrupts.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8003134:	4802      	ldr	r0, [pc, #8]	@ (8003140 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8003136:	f004 fe95 	bl	8007e64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 800313a:	bf00      	nop
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	2000058c 	.word	0x2000058c

08003144 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003144:	b480      	push	{r7}
 8003146:	af00      	add	r7, sp, #0
  return 1;
 8003148:	2301      	movs	r3, #1
}
 800314a:	4618      	mov	r0, r3
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr

08003154 <_kill>:

int _kill(int pid, int sig)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800315e:	f00a f809 	bl	800d174 <__errno>
 8003162:	4603      	mov	r3, r0
 8003164:	2216      	movs	r2, #22
 8003166:	601a      	str	r2, [r3, #0]
  return -1;
 8003168:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800316c:	4618      	mov	r0, r3
 800316e:	3708      	adds	r7, #8
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}

08003174 <_exit>:

void _exit (int status)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b082      	sub	sp, #8
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800317c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f7ff ffe7 	bl	8003154 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003186:	bf00      	nop
 8003188:	e7fd      	b.n	8003186 <_exit+0x12>

0800318a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800318a:	b580      	push	{r7, lr}
 800318c:	b086      	sub	sp, #24
 800318e:	af00      	add	r7, sp, #0
 8003190:	60f8      	str	r0, [r7, #12]
 8003192:	60b9      	str	r1, [r7, #8]
 8003194:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003196:	2300      	movs	r3, #0
 8003198:	617b      	str	r3, [r7, #20]
 800319a:	e00a      	b.n	80031b2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800319c:	f3af 8000 	nop.w
 80031a0:	4601      	mov	r1, r0
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	1c5a      	adds	r2, r3, #1
 80031a6:	60ba      	str	r2, [r7, #8]
 80031a8:	b2ca      	uxtb	r2, r1
 80031aa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	3301      	adds	r3, #1
 80031b0:	617b      	str	r3, [r7, #20]
 80031b2:	697a      	ldr	r2, [r7, #20]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	429a      	cmp	r2, r3
 80031b8:	dbf0      	blt.n	800319c <_read+0x12>
  }

  return len;
 80031ba:	687b      	ldr	r3, [r7, #4]
}
 80031bc:	4618      	mov	r0, r3
 80031be:	3718      	adds	r7, #24
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}

080031c4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b086      	sub	sp, #24
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	60f8      	str	r0, [r7, #12]
 80031cc:	60b9      	str	r1, [r7, #8]
 80031ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031d0:	2300      	movs	r3, #0
 80031d2:	617b      	str	r3, [r7, #20]
 80031d4:	e009      	b.n	80031ea <_write+0x26>
  {
    __io_putchar(*ptr++);
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	1c5a      	adds	r2, r3, #1
 80031da:	60ba      	str	r2, [r7, #8]
 80031dc:	781b      	ldrb	r3, [r3, #0]
 80031de:	4618      	mov	r0, r3
 80031e0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	3301      	adds	r3, #1
 80031e8:	617b      	str	r3, [r7, #20]
 80031ea:	697a      	ldr	r2, [r7, #20]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	429a      	cmp	r2, r3
 80031f0:	dbf1      	blt.n	80031d6 <_write+0x12>
  }
  return len;
 80031f2:	687b      	ldr	r3, [r7, #4]
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3718      	adds	r7, #24
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}

080031fc <_close>:

int _close(int file)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003204:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003208:	4618      	mov	r0, r3
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
 800321c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003224:	605a      	str	r2, [r3, #4]
  return 0;
 8003226:	2300      	movs	r3, #0
}
 8003228:	4618      	mov	r0, r3
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr

08003234 <_isatty>:

int _isatty(int file)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800323c:	2301      	movs	r3, #1
}
 800323e:	4618      	mov	r0, r3
 8003240:	370c      	adds	r7, #12
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr

0800324a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800324a:	b480      	push	{r7}
 800324c:	b085      	sub	sp, #20
 800324e:	af00      	add	r7, sp, #0
 8003250:	60f8      	str	r0, [r7, #12]
 8003252:	60b9      	str	r1, [r7, #8]
 8003254:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003256:	2300      	movs	r3, #0
}
 8003258:	4618      	mov	r0, r3
 800325a:	3714      	adds	r7, #20
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr

08003264 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b086      	sub	sp, #24
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800326c:	4a14      	ldr	r2, [pc, #80]	@ (80032c0 <_sbrk+0x5c>)
 800326e:	4b15      	ldr	r3, [pc, #84]	@ (80032c4 <_sbrk+0x60>)
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003278:	4b13      	ldr	r3, [pc, #76]	@ (80032c8 <_sbrk+0x64>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d102      	bne.n	8003286 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003280:	4b11      	ldr	r3, [pc, #68]	@ (80032c8 <_sbrk+0x64>)
 8003282:	4a12      	ldr	r2, [pc, #72]	@ (80032cc <_sbrk+0x68>)
 8003284:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003286:	4b10      	ldr	r3, [pc, #64]	@ (80032c8 <_sbrk+0x64>)
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4413      	add	r3, r2
 800328e:	693a      	ldr	r2, [r7, #16]
 8003290:	429a      	cmp	r2, r3
 8003292:	d207      	bcs.n	80032a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003294:	f009 ff6e 	bl	800d174 <__errno>
 8003298:	4603      	mov	r3, r0
 800329a:	220c      	movs	r2, #12
 800329c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800329e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80032a2:	e009      	b.n	80032b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032a4:	4b08      	ldr	r3, [pc, #32]	@ (80032c8 <_sbrk+0x64>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032aa:	4b07      	ldr	r3, [pc, #28]	@ (80032c8 <_sbrk+0x64>)
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4413      	add	r3, r2
 80032b2:	4a05      	ldr	r2, [pc, #20]	@ (80032c8 <_sbrk+0x64>)
 80032b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032b6:	68fb      	ldr	r3, [r7, #12]
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3718      	adds	r7, #24
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	20010000 	.word	0x20010000
 80032c4:	00000400 	.word	0x00000400
 80032c8:	200005d8 	.word	0x200005d8
 80032cc:	200035f0 	.word	0x200035f0

080032d0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032d0:	b480      	push	{r7}
 80032d2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032d4:	4b06      	ldr	r3, [pc, #24]	@ (80032f0 <SystemInit+0x20>)
 80032d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032da:	4a05      	ldr	r2, [pc, #20]	@ (80032f0 <SystemInit+0x20>)
 80032dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80032e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032e4:	bf00      	nop
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop
 80032f0:	e000ed00 	.word	0xe000ed00

080032f4 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b08a      	sub	sp, #40	@ 0x28
 80032f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032fa:	f107 031c 	add.w	r3, r7, #28
 80032fe:	2200      	movs	r2, #0
 8003300:	601a      	str	r2, [r3, #0]
 8003302:	605a      	str	r2, [r3, #4]
 8003304:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003306:	463b      	mov	r3, r7
 8003308:	2200      	movs	r2, #0
 800330a:	601a      	str	r2, [r3, #0]
 800330c:	605a      	str	r2, [r3, #4]
 800330e:	609a      	str	r2, [r3, #8]
 8003310:	60da      	str	r2, [r3, #12]
 8003312:	611a      	str	r2, [r3, #16]
 8003314:	615a      	str	r2, [r3, #20]
 8003316:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003318:	4b21      	ldr	r3, [pc, #132]	@ (80033a0 <MX_TIM3_Init+0xac>)
 800331a:	4a22      	ldr	r2, [pc, #136]	@ (80033a4 <MX_TIM3_Init+0xb0>)
 800331c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 800331e:	4b20      	ldr	r3, [pc, #128]	@ (80033a0 <MX_TIM3_Init+0xac>)
 8003320:	2247      	movs	r2, #71	@ 0x47
 8003322:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003324:	4b1e      	ldr	r3, [pc, #120]	@ (80033a0 <MX_TIM3_Init+0xac>)
 8003326:	2200      	movs	r2, #0
 8003328:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 800332a:	4b1d      	ldr	r3, [pc, #116]	@ (80033a0 <MX_TIM3_Init+0xac>)
 800332c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003330:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003332:	4b1b      	ldr	r3, [pc, #108]	@ (80033a0 <MX_TIM3_Init+0xac>)
 8003334:	2200      	movs	r2, #0
 8003336:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003338:	4b19      	ldr	r3, [pc, #100]	@ (80033a0 <MX_TIM3_Init+0xac>)
 800333a:	2280      	movs	r2, #128	@ 0x80
 800333c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800333e:	4818      	ldr	r0, [pc, #96]	@ (80033a0 <MX_TIM3_Init+0xac>)
 8003340:	f004 fc2c 	bl	8007b9c <HAL_TIM_PWM_Init>
 8003344:	4603      	mov	r3, r0
 8003346:	2b00      	cmp	r3, #0
 8003348:	d001      	beq.n	800334e <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800334a:	f7ff fbff 	bl	8002b4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800334e:	2300      	movs	r3, #0
 8003350:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003352:	2300      	movs	r3, #0
 8003354:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003356:	f107 031c 	add.w	r3, r7, #28
 800335a:	4619      	mov	r1, r3
 800335c:	4810      	ldr	r0, [pc, #64]	@ (80033a0 <MX_TIM3_Init+0xac>)
 800335e:	f005 fb95 	bl	8008a8c <HAL_TIMEx_MasterConfigSynchronization>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d001      	beq.n	800336c <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8003368:	f7ff fbf0 	bl	8002b4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800336c:	2360      	movs	r3, #96	@ 0x60
 800336e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003370:	2300      	movs	r3, #0
 8003372:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003374:	2300      	movs	r3, #0
 8003376:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003378:	2300      	movs	r3, #0
 800337a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800337c:	463b      	mov	r3, r7
 800337e:	2200      	movs	r2, #0
 8003380:	4619      	mov	r1, r3
 8003382:	4807      	ldr	r0, [pc, #28]	@ (80033a0 <MX_TIM3_Init+0xac>)
 8003384:	f004 fe70 	bl	8008068 <HAL_TIM_PWM_ConfigChannel>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800338e:	f7ff fbdd 	bl	8002b4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003392:	4803      	ldr	r0, [pc, #12]	@ (80033a0 <MX_TIM3_Init+0xac>)
 8003394:	f000 f828 	bl	80033e8 <HAL_TIM_MspPostInit>

}
 8003398:	bf00      	nop
 800339a:	3728      	adds	r7, #40	@ 0x28
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	200005dc 	.word	0x200005dc
 80033a4:	40000400 	.word	0x40000400

080033a8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b085      	sub	sp, #20
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a0a      	ldr	r2, [pc, #40]	@ (80033e0 <HAL_TIM_PWM_MspInit+0x38>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d10b      	bne.n	80033d2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80033ba:	4b0a      	ldr	r3, [pc, #40]	@ (80033e4 <HAL_TIM_PWM_MspInit+0x3c>)
 80033bc:	69db      	ldr	r3, [r3, #28]
 80033be:	4a09      	ldr	r2, [pc, #36]	@ (80033e4 <HAL_TIM_PWM_MspInit+0x3c>)
 80033c0:	f043 0302 	orr.w	r3, r3, #2
 80033c4:	61d3      	str	r3, [r2, #28]
 80033c6:	4b07      	ldr	r3, [pc, #28]	@ (80033e4 <HAL_TIM_PWM_MspInit+0x3c>)
 80033c8:	69db      	ldr	r3, [r3, #28]
 80033ca:	f003 0302 	and.w	r3, r3, #2
 80033ce:	60fb      	str	r3, [r7, #12]
 80033d0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80033d2:	bf00      	nop
 80033d4:	3714      	adds	r7, #20
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	40000400 	.word	0x40000400
 80033e4:	40021000 	.word	0x40021000

080033e8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b088      	sub	sp, #32
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033f0:	f107 030c 	add.w	r3, r7, #12
 80033f4:	2200      	movs	r2, #0
 80033f6:	601a      	str	r2, [r3, #0]
 80033f8:	605a      	str	r2, [r3, #4]
 80033fa:	609a      	str	r2, [r3, #8]
 80033fc:	60da      	str	r2, [r3, #12]
 80033fe:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a11      	ldr	r2, [pc, #68]	@ (800344c <HAL_TIM_MspPostInit+0x64>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d11c      	bne.n	8003444 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800340a:	4b11      	ldr	r3, [pc, #68]	@ (8003450 <HAL_TIM_MspPostInit+0x68>)
 800340c:	695b      	ldr	r3, [r3, #20]
 800340e:	4a10      	ldr	r2, [pc, #64]	@ (8003450 <HAL_TIM_MspPostInit+0x68>)
 8003410:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003414:	6153      	str	r3, [r2, #20]
 8003416:	4b0e      	ldr	r3, [pc, #56]	@ (8003450 <HAL_TIM_MspPostInit+0x68>)
 8003418:	695b      	ldr	r3, [r3, #20]
 800341a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800341e:	60bb      	str	r3, [r7, #8]
 8003420:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = BUZZER_Pin;
 8003422:	2340      	movs	r3, #64	@ 0x40
 8003424:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003426:	2302      	movs	r3, #2
 8003428:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800342a:	2300      	movs	r3, #0
 800342c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800342e:	2300      	movs	r3, #0
 8003430:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003432:	2302      	movs	r3, #2
 8003434:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8003436:	f107 030c 	add.w	r3, r7, #12
 800343a:	4619      	mov	r1, r3
 800343c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003440:	f001 fb84 	bl	8004b4c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003444:	bf00      	nop
 8003446:	3720      	adds	r7, #32
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}
 800344c:	40000400 	.word	0x40000400
 8003450:	40021000 	.word	0x40021000

08003454 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003458:	4b14      	ldr	r3, [pc, #80]	@ (80034ac <MX_USART2_UART_Init+0x58>)
 800345a:	4a15      	ldr	r2, [pc, #84]	@ (80034b0 <MX_USART2_UART_Init+0x5c>)
 800345c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800345e:	4b13      	ldr	r3, [pc, #76]	@ (80034ac <MX_USART2_UART_Init+0x58>)
 8003460:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003464:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003466:	4b11      	ldr	r3, [pc, #68]	@ (80034ac <MX_USART2_UART_Init+0x58>)
 8003468:	2200      	movs	r2, #0
 800346a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800346c:	4b0f      	ldr	r3, [pc, #60]	@ (80034ac <MX_USART2_UART_Init+0x58>)
 800346e:	2200      	movs	r2, #0
 8003470:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003472:	4b0e      	ldr	r3, [pc, #56]	@ (80034ac <MX_USART2_UART_Init+0x58>)
 8003474:	2200      	movs	r2, #0
 8003476:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003478:	4b0c      	ldr	r3, [pc, #48]	@ (80034ac <MX_USART2_UART_Init+0x58>)
 800347a:	220c      	movs	r2, #12
 800347c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800347e:	4b0b      	ldr	r3, [pc, #44]	@ (80034ac <MX_USART2_UART_Init+0x58>)
 8003480:	2200      	movs	r2, #0
 8003482:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003484:	4b09      	ldr	r3, [pc, #36]	@ (80034ac <MX_USART2_UART_Init+0x58>)
 8003486:	2200      	movs	r2, #0
 8003488:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800348a:	4b08      	ldr	r3, [pc, #32]	@ (80034ac <MX_USART2_UART_Init+0x58>)
 800348c:	2200      	movs	r2, #0
 800348e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003490:	4b06      	ldr	r3, [pc, #24]	@ (80034ac <MX_USART2_UART_Init+0x58>)
 8003492:	2200      	movs	r2, #0
 8003494:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003496:	4805      	ldr	r0, [pc, #20]	@ (80034ac <MX_USART2_UART_Init+0x58>)
 8003498:	f005 fba2 	bl	8008be0 <HAL_UART_Init>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d001      	beq.n	80034a6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80034a2:	f7ff fb53 	bl	8002b4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80034a6:	bf00      	nop
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	20000628 	.word	0x20000628
 80034b0:	40004400 	.word	0x40004400

080034b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b08a      	sub	sp, #40	@ 0x28
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034bc:	f107 0314 	add.w	r3, r7, #20
 80034c0:	2200      	movs	r2, #0
 80034c2:	601a      	str	r2, [r3, #0]
 80034c4:	605a      	str	r2, [r3, #4]
 80034c6:	609a      	str	r2, [r3, #8]
 80034c8:	60da      	str	r2, [r3, #12]
 80034ca:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a17      	ldr	r2, [pc, #92]	@ (8003530 <HAL_UART_MspInit+0x7c>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d128      	bne.n	8003528 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80034d6:	4b17      	ldr	r3, [pc, #92]	@ (8003534 <HAL_UART_MspInit+0x80>)
 80034d8:	69db      	ldr	r3, [r3, #28]
 80034da:	4a16      	ldr	r2, [pc, #88]	@ (8003534 <HAL_UART_MspInit+0x80>)
 80034dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034e0:	61d3      	str	r3, [r2, #28]
 80034e2:	4b14      	ldr	r3, [pc, #80]	@ (8003534 <HAL_UART_MspInit+0x80>)
 80034e4:	69db      	ldr	r3, [r3, #28]
 80034e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ea:	613b      	str	r3, [r7, #16]
 80034ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034ee:	4b11      	ldr	r3, [pc, #68]	@ (8003534 <HAL_UART_MspInit+0x80>)
 80034f0:	695b      	ldr	r3, [r3, #20]
 80034f2:	4a10      	ldr	r2, [pc, #64]	@ (8003534 <HAL_UART_MspInit+0x80>)
 80034f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034f8:	6153      	str	r3, [r2, #20]
 80034fa:	4b0e      	ldr	r3, [pc, #56]	@ (8003534 <HAL_UART_MspInit+0x80>)
 80034fc:	695b      	ldr	r3, [r3, #20]
 80034fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003502:	60fb      	str	r3, [r7, #12]
 8003504:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003506:	230c      	movs	r3, #12
 8003508:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800350a:	2302      	movs	r3, #2
 800350c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800350e:	2300      	movs	r3, #0
 8003510:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003512:	2300      	movs	r3, #0
 8003514:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003516:	2307      	movs	r3, #7
 8003518:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800351a:	f107 0314 	add.w	r3, r7, #20
 800351e:	4619      	mov	r1, r3
 8003520:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003524:	f001 fb12 	bl	8004b4c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003528:	bf00      	nop
 800352a:	3728      	adds	r7, #40	@ 0x28
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}
 8003530:	40004400 	.word	0x40004400
 8003534:	40021000 	.word	0x40021000

08003538 <Float_transform>:
 *
 */
/*============================   ===================================*/

/*-------------------------------- float  ------------------------------*/
void Float_transform(float value, uint8_t width, uint8_t *sign_number, int *integer_number, uint32_t *fractional_number) {
 8003538:	b480      	push	{r7}
 800353a:	b08b      	sub	sp, #44	@ 0x2c
 800353c:	af00      	add	r7, sp, #0
 800353e:	ed87 0a05 	vstr	s0, [r7, #20]
 8003542:	60f9      	str	r1, [r7, #12]
 8003544:	60ba      	str	r2, [r7, #8]
 8003546:	607b      	str	r3, [r7, #4]
 8003548:	4603      	mov	r3, r0
 800354a:	74fb      	strb	r3, [r7, #19]
	/// \param float value -  float,   
	/// \param uint8_t width -      
	/// \param uint8_t *sign_number -  (  )
	/// \param int *integer_number -     
	/// \param uint32_t *fractional_number -     
	*sign_number = 0;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2200      	movs	r2, #0
 8003550:	701a      	strb	r2, [r3, #0]
	float rounding = 0.5f;
 8003552:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8003556:	61fb      	str	r3, [r7, #28]
	uint32_t rounding_2 = 1;
 8003558:	2301      	movs	r3, #1
 800355a:	627b      	str	r3, [r7, #36]	@ 0x24
	if (*((uint32_t*) &value) & 0x80000000) {
 800355c:	f107 0314 	add.w	r3, r7, #20
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	2b00      	cmp	r3, #0
 8003564:	da0a      	bge.n	800357c <Float_transform+0x44>
		*((uint32_t*) &value) &= 0x7FFFFFFF;
 8003566:	f107 0314 	add.w	r3, r7, #20
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	f107 0314 	add.w	r3, r7, #20
 8003570:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003574:	601a      	str	r2, [r3, #0]
		*sign_number = 1;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2201      	movs	r2, #1
 800357a:	701a      	strb	r2, [r3, #0]
	}
	for (uint8_t i = 0; i < width; i++) {
 800357c:	2300      	movs	r3, #0
 800357e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003582:	e00a      	b.n	800359a <Float_transform+0x62>
		rounding_2 = rounding_2 * 10;
 8003584:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003586:	4613      	mov	r3, r2
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	4413      	add	r3, r2
 800358c:	005b      	lsls	r3, r3, #1
 800358e:	627b      	str	r3, [r7, #36]	@ 0x24
	for (uint8_t i = 0; i < width; i++) {
 8003590:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003594:	3301      	adds	r3, #1
 8003596:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800359a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800359e:	7cfb      	ldrb	r3, [r7, #19]
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d3ef      	bcc.n	8003584 <Float_transform+0x4c>
	}
	rounding = rounding / rounding_2;
 80035a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a6:	ee07 3a90 	vmov	s15, r3
 80035aa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80035ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80035b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80035b6:	edc7 7a07 	vstr	s15, [r7, #28]
	*integer_number = (int) ((float) value + rounding);
 80035ba:	ed97 7a05 	vldr	s14, [r7, #20]
 80035be:	edd7 7a07 	vldr	s15, [r7, #28]
 80035c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80035ca:	ee17 2a90 	vmov	r2, s15
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	601a      	str	r2, [r3, #0]
	*fractional_number = (((float) value + rounding) * rounding_2) - (*integer_number * rounding_2);
 80035d2:	ed97 7a05 	vldr	s14, [r7, #20]
 80035d6:	edd7 7a07 	vldr	s15, [r7, #28]
 80035da:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e0:	ee07 3a90 	vmov	s15, r3
 80035e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	461a      	mov	r2, r3
 80035f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035f4:	fb02 f303 	mul.w	r3, r2, r3
 80035f8:	ee07 3a90 	vmov	s15, r3
 80035fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003600:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003604:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003608:	ee17 2a90 	vmov	r2, s15
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	601a      	str	r2, [r3, #0]

}
 8003610:	bf00      	nop
 8003612:	372c      	adds	r7, #44	@ 0x2c
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr

0800361c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800361c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003654 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8003620:	f7ff fe56 	bl	80032d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003624:	480c      	ldr	r0, [pc, #48]	@ (8003658 <LoopForever+0x6>)
  ldr r1, =_edata
 8003626:	490d      	ldr	r1, [pc, #52]	@ (800365c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003628:	4a0d      	ldr	r2, [pc, #52]	@ (8003660 <LoopForever+0xe>)
  movs r3, #0
 800362a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800362c:	e002      	b.n	8003634 <LoopCopyDataInit>

0800362e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800362e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003630:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003632:	3304      	adds	r3, #4

08003634 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003634:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003636:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003638:	d3f9      	bcc.n	800362e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800363a:	4a0a      	ldr	r2, [pc, #40]	@ (8003664 <LoopForever+0x12>)
  ldr r4, =_ebss
 800363c:	4c0a      	ldr	r4, [pc, #40]	@ (8003668 <LoopForever+0x16>)
  movs r3, #0
 800363e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003640:	e001      	b.n	8003646 <LoopFillZerobss>

08003642 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003642:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003644:	3204      	adds	r2, #4

08003646 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003646:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003648:	d3fb      	bcc.n	8003642 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800364a:	f009 fd99 	bl	800d180 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800364e:	f7ff f9d5 	bl	80029fc <main>

08003652 <LoopForever>:

LoopForever:
    b LoopForever
 8003652:	e7fe      	b.n	8003652 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003654:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003658:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800365c:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8003660:	080145e0 	.word	0x080145e0
  ldr r2, =_sbss
 8003664:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8003668:	200035ec 	.word	0x200035ec

0800366c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800366c:	e7fe      	b.n	800366c <ADC1_2_IRQHandler>
	...

08003670 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003674:	4b08      	ldr	r3, [pc, #32]	@ (8003698 <HAL_Init+0x28>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a07      	ldr	r2, [pc, #28]	@ (8003698 <HAL_Init+0x28>)
 800367a:	f043 0310 	orr.w	r3, r3, #16
 800367e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003680:	2003      	movs	r0, #3
 8003682:	f001 fa2e 	bl	8004ae2 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003686:	200f      	movs	r0, #15
 8003688:	f7ff fcc6 	bl	8003018 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800368c:	f7ff fc9c 	bl	8002fc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	40022000 	.word	0x40022000

0800369c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800369c:	b480      	push	{r7}
 800369e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80036a0:	4b06      	ldr	r3, [pc, #24]	@ (80036bc <HAL_IncTick+0x20>)
 80036a2:	781b      	ldrb	r3, [r3, #0]
 80036a4:	461a      	mov	r2, r3
 80036a6:	4b06      	ldr	r3, [pc, #24]	@ (80036c0 <HAL_IncTick+0x24>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4413      	add	r3, r2
 80036ac:	4a04      	ldr	r2, [pc, #16]	@ (80036c0 <HAL_IncTick+0x24>)
 80036ae:	6013      	str	r3, [r2, #0]
}
 80036b0:	bf00      	nop
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr
 80036ba:	bf00      	nop
 80036bc:	2000000c 	.word	0x2000000c
 80036c0:	200006bc 	.word	0x200006bc

080036c4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80036c4:	b480      	push	{r7}
 80036c6:	af00      	add	r7, sp, #0
  return uwTick;  
 80036c8:	4b03      	ldr	r3, [pc, #12]	@ (80036d8 <HAL_GetTick+0x14>)
 80036ca:	681b      	ldr	r3, [r3, #0]
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr
 80036d6:	bf00      	nop
 80036d8:	200006bc 	.word	0x200006bc

080036dc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b084      	sub	sp, #16
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80036e4:	f7ff ffee 	bl	80036c4 <HAL_GetTick>
 80036e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036f4:	d005      	beq.n	8003702 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80036f6:	4b0a      	ldr	r3, [pc, #40]	@ (8003720 <HAL_Delay+0x44>)
 80036f8:	781b      	ldrb	r3, [r3, #0]
 80036fa:	461a      	mov	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	4413      	add	r3, r2
 8003700:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8003702:	bf00      	nop
 8003704:	f7ff ffde 	bl	80036c4 <HAL_GetTick>
 8003708:	4602      	mov	r2, r0
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	1ad3      	subs	r3, r2, r3
 800370e:	68fa      	ldr	r2, [r7, #12]
 8003710:	429a      	cmp	r2, r3
 8003712:	d8f7      	bhi.n	8003704 <HAL_Delay+0x28>
  {
  }
}
 8003714:	bf00      	nop
 8003716:	bf00      	nop
 8003718:	3710      	adds	r7, #16
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	2000000c 	.word	0x2000000c

08003724 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b09a      	sub	sp, #104	@ 0x68
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800372c:	2300      	movs	r3, #0
 800372e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8003732:	2300      	movs	r3, #0
 8003734:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8003736:	2300      	movs	r3, #0
 8003738:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d101      	bne.n	8003744 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e1e3      	b.n	8003b0c <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	691b      	ldr	r3, [r3, #16]
 8003748:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374e:	f003 0310 	and.w	r3, r3, #16
 8003752:	2b00      	cmp	r3, #0
 8003754:	d176      	bne.n	8003844 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800375a:	2b00      	cmp	r3, #0
 800375c:	d152      	bne.n	8003804 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f7fe fc4b 	bl	8002014 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d13b      	bne.n	8003804 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 800378c:	6878      	ldr	r0, [r7, #4]
 800378e:	f000 ffdf 	bl	8004750 <ADC_Disable>
 8003792:	4603      	mov	r3, r0
 8003794:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379c:	f003 0310 	and.w	r3, r3, #16
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d12f      	bne.n	8003804 <HAL_ADC_Init+0xe0>
 80037a4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d12b      	bne.n	8003804 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80037b4:	f023 0302 	bic.w	r3, r3, #2
 80037b8:	f043 0202 	orr.w	r2, r3, #2
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	689a      	ldr	r2, [r3, #8]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80037ce:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	689a      	ldr	r2, [r3, #8]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80037de:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80037e0:	4b92      	ldr	r3, [pc, #584]	@ (8003a2c <HAL_ADC_Init+0x308>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a92      	ldr	r2, [pc, #584]	@ (8003a30 <HAL_ADC_Init+0x30c>)
 80037e6:	fba2 2303 	umull	r2, r3, r2, r3
 80037ea:	0c9a      	lsrs	r2, r3, #18
 80037ec:	4613      	mov	r3, r2
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	4413      	add	r3, r2
 80037f2:	005b      	lsls	r3, r3, #1
 80037f4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80037f6:	e002      	b.n	80037fe <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	3b01      	subs	r3, #1
 80037fc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d1f9      	bne.n	80037f8 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d007      	beq.n	8003822 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800381c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003820:	d110      	bne.n	8003844 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003826:	f023 0312 	bic.w	r3, r3, #18
 800382a:	f043 0210 	orr.w	r2, r3, #16
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003836:	f043 0201 	orr.w	r2, r3, #1
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003848:	f003 0310 	and.w	r3, r3, #16
 800384c:	2b00      	cmp	r3, #0
 800384e:	f040 8150 	bne.w	8003af2 <HAL_ADC_Init+0x3ce>
 8003852:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8003856:	2b00      	cmp	r3, #0
 8003858:	f040 814b 	bne.w	8003af2 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8003866:	2b00      	cmp	r3, #0
 8003868:	f040 8143 	bne.w	8003af2 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003870:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003874:	f043 0202 	orr.w	r2, r3, #2
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003884:	d004      	beq.n	8003890 <HAL_ADC_Init+0x16c>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a6a      	ldr	r2, [pc, #424]	@ (8003a34 <HAL_ADC_Init+0x310>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d101      	bne.n	8003894 <HAL_ADC_Init+0x170>
 8003890:	4b69      	ldr	r3, [pc, #420]	@ (8003a38 <HAL_ADC_Init+0x314>)
 8003892:	e000      	b.n	8003896 <HAL_ADC_Init+0x172>
 8003894:	4b69      	ldr	r3, [pc, #420]	@ (8003a3c <HAL_ADC_Init+0x318>)
 8003896:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038a0:	d102      	bne.n	80038a8 <HAL_ADC_Init+0x184>
 80038a2:	4b64      	ldr	r3, [pc, #400]	@ (8003a34 <HAL_ADC_Init+0x310>)
 80038a4:	60fb      	str	r3, [r7, #12]
 80038a6:	e01a      	b.n	80038de <HAL_ADC_Init+0x1ba>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a61      	ldr	r2, [pc, #388]	@ (8003a34 <HAL_ADC_Init+0x310>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d103      	bne.n	80038ba <HAL_ADC_Init+0x196>
 80038b2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80038b6:	60fb      	str	r3, [r7, #12]
 80038b8:	e011      	b.n	80038de <HAL_ADC_Init+0x1ba>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a60      	ldr	r2, [pc, #384]	@ (8003a40 <HAL_ADC_Init+0x31c>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d102      	bne.n	80038ca <HAL_ADC_Init+0x1a6>
 80038c4:	4b5f      	ldr	r3, [pc, #380]	@ (8003a44 <HAL_ADC_Init+0x320>)
 80038c6:	60fb      	str	r3, [r7, #12]
 80038c8:	e009      	b.n	80038de <HAL_ADC_Init+0x1ba>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a5d      	ldr	r2, [pc, #372]	@ (8003a44 <HAL_ADC_Init+0x320>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d102      	bne.n	80038da <HAL_ADC_Init+0x1b6>
 80038d4:	4b5a      	ldr	r3, [pc, #360]	@ (8003a40 <HAL_ADC_Init+0x31c>)
 80038d6:	60fb      	str	r3, [r7, #12]
 80038d8:	e001      	b.n	80038de <HAL_ADC_Init+0x1ba>
 80038da:	2300      	movs	r3, #0
 80038dc:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	f003 0303 	and.w	r3, r3, #3
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d108      	bne.n	80038fe <HAL_ADC_Init+0x1da>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d101      	bne.n	80038fe <HAL_ADC_Init+0x1da>
 80038fa:	2301      	movs	r3, #1
 80038fc:	e000      	b.n	8003900 <HAL_ADC_Init+0x1dc>
 80038fe:	2300      	movs	r3, #0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d11c      	bne.n	800393e <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003904:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8003906:	2b00      	cmp	r3, #0
 8003908:	d010      	beq.n	800392c <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	f003 0303 	and.w	r3, r3, #3
 8003912:	2b01      	cmp	r3, #1
 8003914:	d107      	bne.n	8003926 <HAL_ADC_Init+0x202>
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0301 	and.w	r3, r3, #1
 800391e:	2b01      	cmp	r3, #1
 8003920:	d101      	bne.n	8003926 <HAL_ADC_Init+0x202>
 8003922:	2301      	movs	r3, #1
 8003924:	e000      	b.n	8003928 <HAL_ADC_Init+0x204>
 8003926:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003928:	2b00      	cmp	r3, #0
 800392a:	d108      	bne.n	800393e <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800392c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	431a      	orrs	r2, r3
 800393a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800393c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	7e5b      	ldrb	r3, [r3, #25]
 8003942:	035b      	lsls	r3, r3, #13
 8003944:	687a      	ldr	r2, [r7, #4]
 8003946:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003948:	2a01      	cmp	r2, #1
 800394a:	d002      	beq.n	8003952 <HAL_ADC_Init+0x22e>
 800394c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003950:	e000      	b.n	8003954 <HAL_ADC_Init+0x230>
 8003952:	2200      	movs	r2, #0
 8003954:	431a      	orrs	r2, r3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	68db      	ldr	r3, [r3, #12]
 800395a:	431a      	orrs	r2, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	4313      	orrs	r3, r2
 8003962:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003964:	4313      	orrs	r3, r2
 8003966:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800396e:	2b01      	cmp	r3, #1
 8003970:	d11b      	bne.n	80039aa <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	7e5b      	ldrb	r3, [r3, #25]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d109      	bne.n	800398e <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800397e:	3b01      	subs	r3, #1
 8003980:	045a      	lsls	r2, r3, #17
 8003982:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003984:	4313      	orrs	r3, r2
 8003986:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800398a:	663b      	str	r3, [r7, #96]	@ 0x60
 800398c:	e00d      	b.n	80039aa <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003992:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003996:	f043 0220 	orr.w	r2, r3, #32
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039a2:	f043 0201 	orr.w	r2, r3, #1
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d054      	beq.n	8003a5c <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a22      	ldr	r2, [pc, #136]	@ (8003a40 <HAL_ADC_Init+0x31c>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d004      	beq.n	80039c6 <HAL_ADC_Init+0x2a2>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a20      	ldr	r2, [pc, #128]	@ (8003a44 <HAL_ADC_Init+0x320>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d140      	bne.n	8003a48 <HAL_ADC_Init+0x324>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ca:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 80039ce:	d02a      	beq.n	8003a26 <HAL_ADC_Init+0x302>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039d8:	d022      	beq.n	8003a20 <HAL_ADC_Init+0x2fc>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039de:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 80039e2:	d01a      	beq.n	8003a1a <HAL_ADC_Init+0x2f6>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e8:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 80039ec:	d012      	beq.n	8003a14 <HAL_ADC_Init+0x2f0>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f2:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 80039f6:	d00a      	beq.n	8003a0e <HAL_ADC_Init+0x2ea>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039fc:	f5b3 5f86 	cmp.w	r3, #4288	@ 0x10c0
 8003a00:	d002      	beq.n	8003a08 <HAL_ADC_Init+0x2e4>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a06:	e023      	b.n	8003a50 <HAL_ADC_Init+0x32c>
 8003a08:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8003a0c:	e020      	b.n	8003a50 <HAL_ADC_Init+0x32c>
 8003a0e:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8003a12:	e01d      	b.n	8003a50 <HAL_ADC_Init+0x32c>
 8003a14:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8003a18:	e01a      	b.n	8003a50 <HAL_ADC_Init+0x32c>
 8003a1a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003a1e:	e017      	b.n	8003a50 <HAL_ADC_Init+0x32c>
 8003a20:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 8003a24:	e014      	b.n	8003a50 <HAL_ADC_Init+0x32c>
 8003a26:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8003a2a:	e011      	b.n	8003a50 <HAL_ADC_Init+0x32c>
 8003a2c:	20000004 	.word	0x20000004
 8003a30:	431bde83 	.word	0x431bde83
 8003a34:	50000100 	.word	0x50000100
 8003a38:	50000300 	.word	0x50000300
 8003a3c:	50000700 	.word	0x50000700
 8003a40:	50000400 	.word	0x50000400
 8003a44:	50000500 	.word	0x50000500
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a4c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003a50:	687a      	ldr	r2, [r7, #4]
 8003a52:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003a54:	4313      	orrs	r3, r2
 8003a56:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	f003 030c 	and.w	r3, r3, #12
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d114      	bne.n	8003a94 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	68db      	ldr	r3, [r3, #12]
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	6812      	ldr	r2, [r2, #0]
 8003a74:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003a78:	f023 0302 	bic.w	r3, r3, #2
 8003a7c:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	7e1b      	ldrb	r3, [r3, #24]
 8003a82:	039a      	lsls	r2, r3, #14
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003a8a:	005b      	lsls	r3, r3, #1
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003a90:	4313      	orrs	r3, r2
 8003a92:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	68da      	ldr	r2, [r3, #12]
 8003a9a:	4b1e      	ldr	r3, [pc, #120]	@ (8003b14 <HAL_ADC_Init+0x3f0>)
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	6812      	ldr	r2, [r2, #0]
 8003aa2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8003aa4:	430b      	orrs	r3, r1
 8003aa6:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d10c      	bne.n	8003aca <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ab6:	f023 010f 	bic.w	r1, r3, #15
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	69db      	ldr	r3, [r3, #28]
 8003abe:	1e5a      	subs	r2, r3, #1
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	430a      	orrs	r2, r1
 8003ac6:	631a      	str	r2, [r3, #48]	@ 0x30
 8003ac8:	e007      	b.n	8003ada <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f022 020f 	bic.w	r2, r2, #15
 8003ad8:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae4:	f023 0303 	bic.w	r3, r3, #3
 8003ae8:	f043 0201 	orr.w	r2, r3, #1
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	641a      	str	r2, [r3, #64]	@ 0x40
 8003af0:	e00a      	b.n	8003b08 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af6:	f023 0312 	bic.w	r3, r3, #18
 8003afa:	f043 0210 	orr.w	r2, r3, #16
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8003b02:	2301      	movs	r3, #1
 8003b04:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8003b08:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3768      	adds	r7, #104	@ 0x68
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}
 8003b14:	fff0c007 	.word	0xfff0c007

08003b18 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b20:	2300      	movs	r3, #0
 8003b22:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	f003 0304 	and.w	r3, r3, #4
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	f040 80f9 	bne.w	8003d26 <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d101      	bne.n	8003b42 <HAL_ADC_Start+0x2a>
 8003b3e:	2302      	movs	r3, #2
 8003b40:	e0f4      	b.n	8003d2c <HAL_ADC_Start+0x214>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2201      	movs	r2, #1
 8003b46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f000 fd9c 	bl	8004688 <ADC_Enable>
 8003b50:	4603      	mov	r3, r0
 8003b52:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003b54:	7bfb      	ldrb	r3, [r7, #15]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	f040 80e0 	bne.w	8003d1c <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b60:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003b64:	f023 0301 	bic.w	r3, r3, #1
 8003b68:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b78:	d004      	beq.n	8003b84 <HAL_ADC_Start+0x6c>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a6d      	ldr	r2, [pc, #436]	@ (8003d34 <HAL_ADC_Start+0x21c>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d106      	bne.n	8003b92 <HAL_ADC_Start+0x7a>
 8003b84:	4b6c      	ldr	r3, [pc, #432]	@ (8003d38 <HAL_ADC_Start+0x220>)
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	f003 031f 	and.w	r3, r3, #31
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d010      	beq.n	8003bb2 <HAL_ADC_Start+0x9a>
 8003b90:	e005      	b.n	8003b9e <HAL_ADC_Start+0x86>
 8003b92:	4b6a      	ldr	r3, [pc, #424]	@ (8003d3c <HAL_ADC_Start+0x224>)
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	f003 031f 	and.w	r3, r3, #31
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d009      	beq.n	8003bb2 <HAL_ADC_Start+0x9a>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ba6:	d004      	beq.n	8003bb2 <HAL_ADC_Start+0x9a>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a64      	ldr	r2, [pc, #400]	@ (8003d40 <HAL_ADC_Start+0x228>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d115      	bne.n	8003bde <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d036      	beq.n	8003c3a <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003bd4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8003bdc:	e02d      	b.n	8003c3a <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003bf2:	d004      	beq.n	8003bfe <HAL_ADC_Start+0xe6>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a4e      	ldr	r2, [pc, #312]	@ (8003d34 <HAL_ADC_Start+0x21c>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d10a      	bne.n	8003c14 <HAL_ADC_Start+0xfc>
 8003bfe:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	bf14      	ite	ne
 8003c0c:	2301      	movne	r3, #1
 8003c0e:	2300      	moveq	r3, #0
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	e008      	b.n	8003c26 <HAL_ADC_Start+0x10e>
 8003c14:	4b4a      	ldr	r3, [pc, #296]	@ (8003d40 <HAL_ADC_Start+0x228>)
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	bf14      	ite	ne
 8003c20:	2301      	movne	r3, #1
 8003c22:	2300      	moveq	r3, #0
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d007      	beq.n	8003c3a <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c2e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003c32:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c46:	d106      	bne.n	8003c56 <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c4c:	f023 0206 	bic.w	r2, r3, #6
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	645a      	str	r2, [r3, #68]	@ 0x44
 8003c54:	e002      	b.n	8003c5c <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	221c      	movs	r2, #28
 8003c6a:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c74:	d004      	beq.n	8003c80 <HAL_ADC_Start+0x168>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a2e      	ldr	r2, [pc, #184]	@ (8003d34 <HAL_ADC_Start+0x21c>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d106      	bne.n	8003c8e <HAL_ADC_Start+0x176>
 8003c80:	4b2d      	ldr	r3, [pc, #180]	@ (8003d38 <HAL_ADC_Start+0x220>)
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	f003 031f 	and.w	r3, r3, #31
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d03e      	beq.n	8003d0a <HAL_ADC_Start+0x1f2>
 8003c8c:	e005      	b.n	8003c9a <HAL_ADC_Start+0x182>
 8003c8e:	4b2b      	ldr	r3, [pc, #172]	@ (8003d3c <HAL_ADC_Start+0x224>)
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f003 031f 	and.w	r3, r3, #31
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d037      	beq.n	8003d0a <HAL_ADC_Start+0x1f2>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ca2:	d004      	beq.n	8003cae <HAL_ADC_Start+0x196>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a22      	ldr	r2, [pc, #136]	@ (8003d34 <HAL_ADC_Start+0x21c>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d106      	bne.n	8003cbc <HAL_ADC_Start+0x1a4>
 8003cae:	4b22      	ldr	r3, [pc, #136]	@ (8003d38 <HAL_ADC_Start+0x220>)
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	f003 031f 	and.w	r3, r3, #31
 8003cb6:	2b05      	cmp	r3, #5
 8003cb8:	d027      	beq.n	8003d0a <HAL_ADC_Start+0x1f2>
 8003cba:	e005      	b.n	8003cc8 <HAL_ADC_Start+0x1b0>
 8003cbc:	4b1f      	ldr	r3, [pc, #124]	@ (8003d3c <HAL_ADC_Start+0x224>)
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	f003 031f 	and.w	r3, r3, #31
 8003cc4:	2b05      	cmp	r3, #5
 8003cc6:	d020      	beq.n	8003d0a <HAL_ADC_Start+0x1f2>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003cd0:	d004      	beq.n	8003cdc <HAL_ADC_Start+0x1c4>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a17      	ldr	r2, [pc, #92]	@ (8003d34 <HAL_ADC_Start+0x21c>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d106      	bne.n	8003cea <HAL_ADC_Start+0x1d2>
 8003cdc:	4b16      	ldr	r3, [pc, #88]	@ (8003d38 <HAL_ADC_Start+0x220>)
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	f003 031f 	and.w	r3, r3, #31
 8003ce4:	2b09      	cmp	r3, #9
 8003ce6:	d010      	beq.n	8003d0a <HAL_ADC_Start+0x1f2>
 8003ce8:	e005      	b.n	8003cf6 <HAL_ADC_Start+0x1de>
 8003cea:	4b14      	ldr	r3, [pc, #80]	@ (8003d3c <HAL_ADC_Start+0x224>)
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	f003 031f 	and.w	r3, r3, #31
 8003cf2:	2b09      	cmp	r3, #9
 8003cf4:	d009      	beq.n	8003d0a <HAL_ADC_Start+0x1f2>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003cfe:	d004      	beq.n	8003d0a <HAL_ADC_Start+0x1f2>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a0e      	ldr	r2, [pc, #56]	@ (8003d40 <HAL_ADC_Start+0x228>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d10f      	bne.n	8003d2a <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	689a      	ldr	r2, [r3, #8]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f042 0204 	orr.w	r2, r2, #4
 8003d18:	609a      	str	r2, [r3, #8]
 8003d1a:	e006      	b.n	8003d2a <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8003d24:	e001      	b.n	8003d2a <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003d26:	2302      	movs	r3, #2
 8003d28:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003d2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	3710      	adds	r7, #16
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}
 8003d34:	50000100 	.word	0x50000100
 8003d38:	50000300 	.word	0x50000300
 8003d3c:	50000700 	.word	0x50000700
 8003d40:	50000400 	.word	0x50000400

08003d44 <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d101      	bne.n	8003d5e <HAL_ADC_Stop+0x1a>
 8003d5a:	2302      	movs	r3, #2
 8003d5c:	e023      	b.n	8003da6 <HAL_ADC_Stop+0x62>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2201      	movs	r2, #1
 8003d62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003d66:	216c      	movs	r1, #108	@ 0x6c
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f000 fd57 	bl	800481c <ADC_ConversionStop>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003d72:	7bfb      	ldrb	r3, [r7, #15]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d111      	bne.n	8003d9c <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	f000 fce9 	bl	8004750 <ADC_Disable>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003d82:	7bfb      	ldrb	r3, [r7, #15]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d109      	bne.n	8003d9c <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d8c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003d90:	f023 0301 	bic.w	r3, r3, #1
 8003d94:	f043 0201 	orr.w	r2, r3, #1
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3710      	adds	r7, #16
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
	...

08003db0 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b086      	sub	sp, #24
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	695b      	ldr	r3, [r3, #20]
 8003dc2:	2b08      	cmp	r3, #8
 8003dc4:	d102      	bne.n	8003dcc <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8003dc6:	2308      	movs	r3, #8
 8003dc8:	617b      	str	r3, [r7, #20]
 8003dca:	e03a      	b.n	8003e42 <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003dd4:	d004      	beq.n	8003de0 <HAL_ADC_PollForConversion+0x30>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a72      	ldr	r2, [pc, #456]	@ (8003fa4 <HAL_ADC_PollForConversion+0x1f4>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d101      	bne.n	8003de4 <HAL_ADC_PollForConversion+0x34>
 8003de0:	4b71      	ldr	r3, [pc, #452]	@ (8003fa8 <HAL_ADC_PollForConversion+0x1f8>)
 8003de2:	e000      	b.n	8003de6 <HAL_ADC_PollForConversion+0x36>
 8003de4:	4b71      	ldr	r3, [pc, #452]	@ (8003fac <HAL_ADC_PollForConversion+0x1fc>)
 8003de6:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	f003 031f 	and.w	r3, r3, #31
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d112      	bne.n	8003e1a <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	f003 0301 	and.w	r3, r3, #1
 8003dfe:	2b01      	cmp	r3, #1
 8003e00:	d11d      	bne.n	8003e3e <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e06:	f043 0220 	orr.w	r2, r3, #32
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2200      	movs	r2, #0
 8003e12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	e0bf      	b.n	8003f9a <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d00b      	beq.n	8003e3e <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e2a:	f043 0220 	orr.w	r2, r3, #32
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2200      	movs	r2, #0
 8003e36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e0ad      	b.n	8003f9a <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8003e3e:	230c      	movs	r3, #12
 8003e40:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e4a:	d004      	beq.n	8003e56 <HAL_ADC_PollForConversion+0xa6>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a54      	ldr	r2, [pc, #336]	@ (8003fa4 <HAL_ADC_PollForConversion+0x1f4>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d106      	bne.n	8003e64 <HAL_ADC_PollForConversion+0xb4>
 8003e56:	4b54      	ldr	r3, [pc, #336]	@ (8003fa8 <HAL_ADC_PollForConversion+0x1f8>)
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	f003 031f 	and.w	r3, r3, #31
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d010      	beq.n	8003e84 <HAL_ADC_PollForConversion+0xd4>
 8003e62:	e005      	b.n	8003e70 <HAL_ADC_PollForConversion+0xc0>
 8003e64:	4b51      	ldr	r3, [pc, #324]	@ (8003fac <HAL_ADC_PollForConversion+0x1fc>)
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	f003 031f 	and.w	r3, r3, #31
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d009      	beq.n	8003e84 <HAL_ADC_PollForConversion+0xd4>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e78:	d004      	beq.n	8003e84 <HAL_ADC_PollForConversion+0xd4>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a4c      	ldr	r2, [pc, #304]	@ (8003fb0 <HAL_ADC_PollForConversion+0x200>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d104      	bne.n	8003e8e <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	68db      	ldr	r3, [r3, #12]
 8003e8a:	613b      	str	r3, [r7, #16]
 8003e8c:	e00f      	b.n	8003eae <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e96:	d004      	beq.n	8003ea2 <HAL_ADC_PollForConversion+0xf2>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a41      	ldr	r2, [pc, #260]	@ (8003fa4 <HAL_ADC_PollForConversion+0x1f4>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d102      	bne.n	8003ea8 <HAL_ADC_PollForConversion+0xf8>
 8003ea2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003ea6:	e000      	b.n	8003eaa <HAL_ADC_PollForConversion+0xfa>
 8003ea8:	4b41      	ldr	r3, [pc, #260]	@ (8003fb0 <HAL_ADC_PollForConversion+0x200>)
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8003eae:	f7ff fc09 	bl	80036c4 <HAL_GetTick>
 8003eb2:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003eb4:	e021      	b.n	8003efa <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ebc:	d01d      	beq.n	8003efa <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d007      	beq.n	8003ed4 <HAL_ADC_PollForConversion+0x124>
 8003ec4:	f7ff fbfe 	bl	80036c4 <HAL_GetTick>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	683a      	ldr	r2, [r7, #0]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d212      	bcs.n	8003efa <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	4013      	ands	r3, r2
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d10b      	bne.n	8003efa <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee6:	f043 0204 	orr.w	r2, r3, #4
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e04f      	b.n	8003f9a <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	4013      	ands	r3, r2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d0d6      	beq.n	8003eb6 <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f0c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	68db      	ldr	r3, [r3, #12]
 8003f1a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d131      	bne.n	8003f86 <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d12c      	bne.n	8003f86 <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0308 	and.w	r3, r3, #8
 8003f36:	2b08      	cmp	r3, #8
 8003f38:	d125      	bne.n	8003f86 <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	f003 0304 	and.w	r3, r3, #4
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d112      	bne.n	8003f6e <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f4c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	641a      	str	r2, [r3, #64]	@ 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f58:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d112      	bne.n	8003f86 <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f64:	f043 0201 	orr.w	r2, r3, #1
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	641a      	str	r2, [r3, #64]	@ 0x40
 8003f6c:	e00b      	b.n	8003f86 <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f72:	f043 0220 	orr.w	r2, r3, #32
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f7e:	f043 0201 	orr.w	r2, r3, #1
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d103      	bne.n	8003f98 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	697a      	ldr	r2, [r7, #20]
 8003f96:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003f98:	2300      	movs	r3, #0
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3718      	adds	r7, #24
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	50000100 	.word	0x50000100
 8003fa8:	50000300 	.word	0x50000300
 8003fac:	50000700 	.word	0x50000700
 8003fb0:	50000400 	.word	0x50000400

08003fb4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	370c      	adds	r7, #12
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr

08003fce <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8003fce:	b580      	push	{r7, lr}
 8003fd0:	b084      	sub	sp, #16
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
 8003fd6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d101      	bne.n	8003fea <HAL_ADCEx_Calibration_Start+0x1c>
 8003fe6:	2302      	movs	r3, #2
 8003fe8:	e05f      	b.n	80040aa <HAL_ADCEx_Calibration_Start+0xdc>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2201      	movs	r2, #1
 8003fee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f000 fbac 	bl	8004750 <ADC_Disable>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003ffc:	7bfb      	ldrb	r3, [r7, #15]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d14e      	bne.n	80040a0 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2201      	movs	r2, #1
 8004006:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	689a      	ldr	r2, [r3, #8]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 8004016:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	2b01      	cmp	r3, #1
 800401c:	d107      	bne.n	800402e <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	689a      	ldr	r2, [r3, #8]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800402c:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	689a      	ldr	r2, [r3, #8]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800403c:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 800403e:	f7ff fb41 	bl	80036c4 <HAL_GetTick>
 8004042:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8004044:	e01c      	b.n	8004080 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8004046:	f7ff fb3d 	bl	80036c4 <HAL_GetTick>
 800404a:	4602      	mov	r2, r0
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	1ad3      	subs	r3, r2, r3
 8004050:	2b0a      	cmp	r3, #10
 8004052:	d915      	bls.n	8004080 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800405e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004062:	d10d      	bne.n	8004080 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004068:	f023 0312 	bic.w	r3, r3, #18
 800406c:	f043 0210 	orr.w	r2, r3, #16
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2200      	movs	r2, #0
 8004078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	e014      	b.n	80040aa <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800408a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800408e:	d0da      	beq.n	8004046 <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004094:	f023 0303 	bic.w	r3, r3, #3
 8004098:	f043 0201 	orr.w	r2, r3, #1
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80040a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3710      	adds	r7, #16
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
	...

080040b4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b09b      	sub	sp, #108	@ 0x6c
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040be:	2300      	movs	r3, #0
 80040c0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80040c4:	2300      	movs	r3, #0
 80040c6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d101      	bne.n	80040d6 <HAL_ADC_ConfigChannel+0x22>
 80040d2:	2302      	movs	r3, #2
 80040d4:	e2c8      	b.n	8004668 <HAL_ADC_ConfigChannel+0x5b4>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2201      	movs	r2, #1
 80040da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	f003 0304 	and.w	r3, r3, #4
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	f040 82ac 	bne.w	8004646 <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	2b04      	cmp	r3, #4
 80040f4:	d81c      	bhi.n	8004130 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	685a      	ldr	r2, [r3, #4]
 8004100:	4613      	mov	r3, r2
 8004102:	005b      	lsls	r3, r3, #1
 8004104:	4413      	add	r3, r2
 8004106:	005b      	lsls	r3, r3, #1
 8004108:	461a      	mov	r2, r3
 800410a:	231f      	movs	r3, #31
 800410c:	4093      	lsls	r3, r2
 800410e:	43db      	mvns	r3, r3
 8004110:	4019      	ands	r1, r3
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	6818      	ldr	r0, [r3, #0]
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	685a      	ldr	r2, [r3, #4]
 800411a:	4613      	mov	r3, r2
 800411c:	005b      	lsls	r3, r3, #1
 800411e:	4413      	add	r3, r2
 8004120:	005b      	lsls	r3, r3, #1
 8004122:	fa00 f203 	lsl.w	r2, r0, r3
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	430a      	orrs	r2, r1
 800412c:	631a      	str	r2, [r3, #48]	@ 0x30
 800412e:	e063      	b.n	80041f8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	2b09      	cmp	r3, #9
 8004136:	d81e      	bhi.n	8004176 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	685a      	ldr	r2, [r3, #4]
 8004142:	4613      	mov	r3, r2
 8004144:	005b      	lsls	r3, r3, #1
 8004146:	4413      	add	r3, r2
 8004148:	005b      	lsls	r3, r3, #1
 800414a:	3b1e      	subs	r3, #30
 800414c:	221f      	movs	r2, #31
 800414e:	fa02 f303 	lsl.w	r3, r2, r3
 8004152:	43db      	mvns	r3, r3
 8004154:	4019      	ands	r1, r3
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	6818      	ldr	r0, [r3, #0]
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	685a      	ldr	r2, [r3, #4]
 800415e:	4613      	mov	r3, r2
 8004160:	005b      	lsls	r3, r3, #1
 8004162:	4413      	add	r3, r2
 8004164:	005b      	lsls	r3, r3, #1
 8004166:	3b1e      	subs	r3, #30
 8004168:	fa00 f203 	lsl.w	r2, r0, r3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	430a      	orrs	r2, r1
 8004172:	635a      	str	r2, [r3, #52]	@ 0x34
 8004174:	e040      	b.n	80041f8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	2b0e      	cmp	r3, #14
 800417c:	d81e      	bhi.n	80041bc <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	685a      	ldr	r2, [r3, #4]
 8004188:	4613      	mov	r3, r2
 800418a:	005b      	lsls	r3, r3, #1
 800418c:	4413      	add	r3, r2
 800418e:	005b      	lsls	r3, r3, #1
 8004190:	3b3c      	subs	r3, #60	@ 0x3c
 8004192:	221f      	movs	r2, #31
 8004194:	fa02 f303 	lsl.w	r3, r2, r3
 8004198:	43db      	mvns	r3, r3
 800419a:	4019      	ands	r1, r3
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	6818      	ldr	r0, [r3, #0]
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	685a      	ldr	r2, [r3, #4]
 80041a4:	4613      	mov	r3, r2
 80041a6:	005b      	lsls	r3, r3, #1
 80041a8:	4413      	add	r3, r2
 80041aa:	005b      	lsls	r3, r3, #1
 80041ac:	3b3c      	subs	r3, #60	@ 0x3c
 80041ae:	fa00 f203 	lsl.w	r2, r0, r3
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	430a      	orrs	r2, r1
 80041b8:	639a      	str	r2, [r3, #56]	@ 0x38
 80041ba:	e01d      	b.n	80041f8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	685a      	ldr	r2, [r3, #4]
 80041c6:	4613      	mov	r3, r2
 80041c8:	005b      	lsls	r3, r3, #1
 80041ca:	4413      	add	r3, r2
 80041cc:	005b      	lsls	r3, r3, #1
 80041ce:	3b5a      	subs	r3, #90	@ 0x5a
 80041d0:	221f      	movs	r2, #31
 80041d2:	fa02 f303 	lsl.w	r3, r2, r3
 80041d6:	43db      	mvns	r3, r3
 80041d8:	4019      	ands	r1, r3
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	6818      	ldr	r0, [r3, #0]
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	685a      	ldr	r2, [r3, #4]
 80041e2:	4613      	mov	r3, r2
 80041e4:	005b      	lsls	r3, r3, #1
 80041e6:	4413      	add	r3, r2
 80041e8:	005b      	lsls	r3, r3, #1
 80041ea:	3b5a      	subs	r3, #90	@ 0x5a
 80041ec:	fa00 f203 	lsl.w	r2, r0, r3
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	430a      	orrs	r2, r1
 80041f6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	f003 030c 	and.w	r3, r3, #12
 8004202:	2b00      	cmp	r3, #0
 8004204:	f040 80e5 	bne.w	80043d2 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	2b09      	cmp	r3, #9
 800420e:	d91c      	bls.n	800424a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	6999      	ldr	r1, [r3, #24]
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	4613      	mov	r3, r2
 800421c:	005b      	lsls	r3, r3, #1
 800421e:	4413      	add	r3, r2
 8004220:	3b1e      	subs	r3, #30
 8004222:	2207      	movs	r2, #7
 8004224:	fa02 f303 	lsl.w	r3, r2, r3
 8004228:	43db      	mvns	r3, r3
 800422a:	4019      	ands	r1, r3
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	6898      	ldr	r0, [r3, #8]
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	4613      	mov	r3, r2
 8004236:	005b      	lsls	r3, r3, #1
 8004238:	4413      	add	r3, r2
 800423a:	3b1e      	subs	r3, #30
 800423c:	fa00 f203 	lsl.w	r2, r0, r3
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	430a      	orrs	r2, r1
 8004246:	619a      	str	r2, [r3, #24]
 8004248:	e019      	b.n	800427e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	6959      	ldr	r1, [r3, #20]
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	4613      	mov	r3, r2
 8004256:	005b      	lsls	r3, r3, #1
 8004258:	4413      	add	r3, r2
 800425a:	2207      	movs	r2, #7
 800425c:	fa02 f303 	lsl.w	r3, r2, r3
 8004260:	43db      	mvns	r3, r3
 8004262:	4019      	ands	r1, r3
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	6898      	ldr	r0, [r3, #8]
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	4613      	mov	r3, r2
 800426e:	005b      	lsls	r3, r3, #1
 8004270:	4413      	add	r3, r2
 8004272:	fa00 f203 	lsl.w	r2, r0, r3
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	430a      	orrs	r2, r1
 800427c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	695a      	ldr	r2, [r3, #20]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	08db      	lsrs	r3, r3, #3
 800428a:	f003 0303 	and.w	r3, r3, #3
 800428e:	005b      	lsls	r3, r3, #1
 8004290:	fa02 f303 	lsl.w	r3, r2, r3
 8004294:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	3b01      	subs	r3, #1
 800429c:	2b03      	cmp	r3, #3
 800429e:	d84f      	bhi.n	8004340 <HAL_ADC_ConfigChannel+0x28c>
 80042a0:	a201      	add	r2, pc, #4	@ (adr r2, 80042a8 <HAL_ADC_ConfigChannel+0x1f4>)
 80042a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a6:	bf00      	nop
 80042a8:	080042b9 	.word	0x080042b9
 80042ac:	080042db 	.word	0x080042db
 80042b0:	080042fd 	.word	0x080042fd
 80042b4:	0800431f 	.word	0x0800431f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80042be:	4b99      	ldr	r3, [pc, #612]	@ (8004524 <HAL_ADC_ConfigChannel+0x470>)
 80042c0:	4013      	ands	r3, r2
 80042c2:	683a      	ldr	r2, [r7, #0]
 80042c4:	6812      	ldr	r2, [r2, #0]
 80042c6:	0691      	lsls	r1, r2, #26
 80042c8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80042ca:	430a      	orrs	r2, r1
 80042cc:	431a      	orrs	r2, r3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80042d6:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80042d8:	e07b      	b.n	80043d2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80042e0:	4b90      	ldr	r3, [pc, #576]	@ (8004524 <HAL_ADC_ConfigChannel+0x470>)
 80042e2:	4013      	ands	r3, r2
 80042e4:	683a      	ldr	r2, [r7, #0]
 80042e6:	6812      	ldr	r2, [r2, #0]
 80042e8:	0691      	lsls	r1, r2, #26
 80042ea:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80042ec:	430a      	orrs	r2, r1
 80042ee:	431a      	orrs	r2, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80042f8:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80042fa:	e06a      	b.n	80043d2 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004302:	4b88      	ldr	r3, [pc, #544]	@ (8004524 <HAL_ADC_ConfigChannel+0x470>)
 8004304:	4013      	ands	r3, r2
 8004306:	683a      	ldr	r2, [r7, #0]
 8004308:	6812      	ldr	r2, [r2, #0]
 800430a:	0691      	lsls	r1, r2, #26
 800430c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800430e:	430a      	orrs	r2, r1
 8004310:	431a      	orrs	r2, r3
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800431a:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800431c:	e059      	b.n	80043d2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004324:	4b7f      	ldr	r3, [pc, #508]	@ (8004524 <HAL_ADC_ConfigChannel+0x470>)
 8004326:	4013      	ands	r3, r2
 8004328:	683a      	ldr	r2, [r7, #0]
 800432a:	6812      	ldr	r2, [r2, #0]
 800432c:	0691      	lsls	r1, r2, #26
 800432e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004330:	430a      	orrs	r2, r1
 8004332:	431a      	orrs	r2, r3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800433c:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800433e:	e048      	b.n	80043d2 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004346:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	069b      	lsls	r3, r3, #26
 8004350:	429a      	cmp	r2, r3
 8004352:	d107      	bne.n	8004364 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004362:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800436a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	069b      	lsls	r3, r3, #26
 8004374:	429a      	cmp	r2, r3
 8004376:	d107      	bne.n	8004388 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004386:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800438e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	069b      	lsls	r3, r3, #26
 8004398:	429a      	cmp	r2, r3
 800439a:	d107      	bne.n	80043ac <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80043aa:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043b2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	069b      	lsls	r3, r3, #26
 80043bc:	429a      	cmp	r2, r3
 80043be:	d107      	bne.n	80043d0 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80043ce:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 80043d0:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	f003 0303 	and.w	r3, r3, #3
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d108      	bne.n	80043f2 <HAL_ADC_ConfigChannel+0x33e>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0301 	and.w	r3, r3, #1
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d101      	bne.n	80043f2 <HAL_ADC_ConfigChannel+0x33e>
 80043ee:	2301      	movs	r3, #1
 80043f0:	e000      	b.n	80043f4 <HAL_ADC_ConfigChannel+0x340>
 80043f2:	2300      	movs	r3, #0
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	f040 8131 	bne.w	800465c <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d00f      	beq.n	8004422 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	2201      	movs	r2, #1
 8004410:	fa02 f303 	lsl.w	r3, r2, r3
 8004414:	43da      	mvns	r2, r3
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	400a      	ands	r2, r1
 800441c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8004420:	e049      	b.n	80044b6 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2201      	movs	r2, #1
 8004430:	409a      	lsls	r2, r3
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	430a      	orrs	r2, r1
 8004438:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2b09      	cmp	r3, #9
 8004442:	d91c      	bls.n	800447e <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	6999      	ldr	r1, [r3, #24]
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	4613      	mov	r3, r2
 8004450:	005b      	lsls	r3, r3, #1
 8004452:	4413      	add	r3, r2
 8004454:	3b1b      	subs	r3, #27
 8004456:	2207      	movs	r2, #7
 8004458:	fa02 f303 	lsl.w	r3, r2, r3
 800445c:	43db      	mvns	r3, r3
 800445e:	4019      	ands	r1, r3
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	6898      	ldr	r0, [r3, #8]
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	4613      	mov	r3, r2
 800446a:	005b      	lsls	r3, r3, #1
 800446c:	4413      	add	r3, r2
 800446e:	3b1b      	subs	r3, #27
 8004470:	fa00 f203 	lsl.w	r2, r0, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	430a      	orrs	r2, r1
 800447a:	619a      	str	r2, [r3, #24]
 800447c:	e01b      	b.n	80044b6 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	6959      	ldr	r1, [r3, #20]
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	1c5a      	adds	r2, r3, #1
 800448a:	4613      	mov	r3, r2
 800448c:	005b      	lsls	r3, r3, #1
 800448e:	4413      	add	r3, r2
 8004490:	2207      	movs	r2, #7
 8004492:	fa02 f303 	lsl.w	r3, r2, r3
 8004496:	43db      	mvns	r3, r3
 8004498:	4019      	ands	r1, r3
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	6898      	ldr	r0, [r3, #8]
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	1c5a      	adds	r2, r3, #1
 80044a4:	4613      	mov	r3, r2
 80044a6:	005b      	lsls	r3, r3, #1
 80044a8:	4413      	add	r3, r2
 80044aa:	fa00 f203 	lsl.w	r2, r0, r3
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	430a      	orrs	r2, r1
 80044b4:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044be:	d004      	beq.n	80044ca <HAL_ADC_ConfigChannel+0x416>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a18      	ldr	r2, [pc, #96]	@ (8004528 <HAL_ADC_ConfigChannel+0x474>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d101      	bne.n	80044ce <HAL_ADC_ConfigChannel+0x41a>
 80044ca:	4b18      	ldr	r3, [pc, #96]	@ (800452c <HAL_ADC_ConfigChannel+0x478>)
 80044cc:	e000      	b.n	80044d0 <HAL_ADC_ConfigChannel+0x41c>
 80044ce:	4b18      	ldr	r3, [pc, #96]	@ (8004530 <HAL_ADC_ConfigChannel+0x47c>)
 80044d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	2b10      	cmp	r3, #16
 80044d8:	d105      	bne.n	80044e6 <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80044da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d015      	beq.n	8004512 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80044ea:	2b11      	cmp	r3, #17
 80044ec:	d105      	bne.n	80044fa <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80044ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d00b      	beq.n	8004512 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80044fe:	2b12      	cmp	r3, #18
 8004500:	f040 80ac 	bne.w	800465c <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8004504:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800450c:	2b00      	cmp	r3, #0
 800450e:	f040 80a5 	bne.w	800465c <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800451a:	d10b      	bne.n	8004534 <HAL_ADC_ConfigChannel+0x480>
 800451c:	4b02      	ldr	r3, [pc, #8]	@ (8004528 <HAL_ADC_ConfigChannel+0x474>)
 800451e:	60fb      	str	r3, [r7, #12]
 8004520:	e023      	b.n	800456a <HAL_ADC_ConfigChannel+0x4b6>
 8004522:	bf00      	nop
 8004524:	83fff000 	.word	0x83fff000
 8004528:	50000100 	.word	0x50000100
 800452c:	50000300 	.word	0x50000300
 8004530:	50000700 	.word	0x50000700
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a4e      	ldr	r2, [pc, #312]	@ (8004674 <HAL_ADC_ConfigChannel+0x5c0>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d103      	bne.n	8004546 <HAL_ADC_ConfigChannel+0x492>
 800453e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004542:	60fb      	str	r3, [r7, #12]
 8004544:	e011      	b.n	800456a <HAL_ADC_ConfigChannel+0x4b6>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a4b      	ldr	r2, [pc, #300]	@ (8004678 <HAL_ADC_ConfigChannel+0x5c4>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d102      	bne.n	8004556 <HAL_ADC_ConfigChannel+0x4a2>
 8004550:	4b4a      	ldr	r3, [pc, #296]	@ (800467c <HAL_ADC_ConfigChannel+0x5c8>)
 8004552:	60fb      	str	r3, [r7, #12]
 8004554:	e009      	b.n	800456a <HAL_ADC_ConfigChannel+0x4b6>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a48      	ldr	r2, [pc, #288]	@ (800467c <HAL_ADC_ConfigChannel+0x5c8>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d102      	bne.n	8004566 <HAL_ADC_ConfigChannel+0x4b2>
 8004560:	4b45      	ldr	r3, [pc, #276]	@ (8004678 <HAL_ADC_ConfigChannel+0x5c4>)
 8004562:	60fb      	str	r3, [r7, #12]
 8004564:	e001      	b.n	800456a <HAL_ADC_ConfigChannel+0x4b6>
 8004566:	2300      	movs	r3, #0
 8004568:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	f003 0303 	and.w	r3, r3, #3
 8004574:	2b01      	cmp	r3, #1
 8004576:	d108      	bne.n	800458a <HAL_ADC_ConfigChannel+0x4d6>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0301 	and.w	r3, r3, #1
 8004582:	2b01      	cmp	r3, #1
 8004584:	d101      	bne.n	800458a <HAL_ADC_ConfigChannel+0x4d6>
 8004586:	2301      	movs	r3, #1
 8004588:	e000      	b.n	800458c <HAL_ADC_ConfigChannel+0x4d8>
 800458a:	2300      	movs	r3, #0
 800458c:	2b00      	cmp	r3, #0
 800458e:	d150      	bne.n	8004632 <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8004590:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004592:	2b00      	cmp	r3, #0
 8004594:	d010      	beq.n	80045b8 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	f003 0303 	and.w	r3, r3, #3
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d107      	bne.n	80045b2 <HAL_ADC_ConfigChannel+0x4fe>
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0301 	and.w	r3, r3, #1
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d101      	bne.n	80045b2 <HAL_ADC_ConfigChannel+0x4fe>
 80045ae:	2301      	movs	r3, #1
 80045b0:	e000      	b.n	80045b4 <HAL_ADC_ConfigChannel+0x500>
 80045b2:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d13c      	bne.n	8004632 <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2b10      	cmp	r3, #16
 80045be:	d11d      	bne.n	80045fc <HAL_ADC_ConfigChannel+0x548>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045c8:	d118      	bne.n	80045fc <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80045ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80045d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80045d4:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80045d6:	4b2a      	ldr	r3, [pc, #168]	@ (8004680 <HAL_ADC_ConfigChannel+0x5cc>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a2a      	ldr	r2, [pc, #168]	@ (8004684 <HAL_ADC_ConfigChannel+0x5d0>)
 80045dc:	fba2 2303 	umull	r2, r3, r2, r3
 80045e0:	0c9a      	lsrs	r2, r3, #18
 80045e2:	4613      	mov	r3, r2
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	4413      	add	r3, r2
 80045e8:	005b      	lsls	r3, r3, #1
 80045ea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80045ec:	e002      	b.n	80045f4 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	3b01      	subs	r3, #1
 80045f2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d1f9      	bne.n	80045ee <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80045fa:	e02e      	b.n	800465a <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	2b11      	cmp	r3, #17
 8004602:	d10b      	bne.n	800461c <HAL_ADC_ConfigChannel+0x568>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800460c:	d106      	bne.n	800461c <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800460e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8004616:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004618:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800461a:	e01e      	b.n	800465a <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	2b12      	cmp	r3, #18
 8004622:	d11a      	bne.n	800465a <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8004624:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800462c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800462e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004630:	e013      	b.n	800465a <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004636:	f043 0220 	orr.w	r2, r3, #32
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8004644:	e00a      	b.n	800465c <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800464a:	f043 0220 	orr.w	r2, r3, #32
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8004658:	e000      	b.n	800465c <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800465a:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8004664:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8004668:	4618      	mov	r0, r3
 800466a:	376c      	adds	r7, #108	@ 0x6c
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr
 8004674:	50000100 	.word	0x50000100
 8004678:	50000400 	.word	0x50000400
 800467c:	50000500 	.word	0x50000500
 8004680:	20000004 	.word	0x20000004
 8004684:	431bde83 	.word	0x431bde83

08004688 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b084      	sub	sp, #16
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004690:	2300      	movs	r3, #0
 8004692:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	f003 0303 	and.w	r3, r3, #3
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d108      	bne.n	80046b4 <ADC_Enable+0x2c>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0301 	and.w	r3, r3, #1
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	d101      	bne.n	80046b4 <ADC_Enable+0x2c>
 80046b0:	2301      	movs	r3, #1
 80046b2:	e000      	b.n	80046b6 <ADC_Enable+0x2e>
 80046b4:	2300      	movs	r3, #0
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d143      	bne.n	8004742 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	689a      	ldr	r2, [r3, #8]
 80046c0:	4b22      	ldr	r3, [pc, #136]	@ (800474c <ADC_Enable+0xc4>)
 80046c2:	4013      	ands	r3, r2
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d00d      	beq.n	80046e4 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046cc:	f043 0210 	orr.w	r2, r3, #16
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046d8:	f043 0201 	orr.w	r2, r3, #1
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	e02f      	b.n	8004744 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	689a      	ldr	r2, [r3, #8]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f042 0201 	orr.w	r2, r2, #1
 80046f2:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80046f4:	f7fe ffe6 	bl	80036c4 <HAL_GetTick>
 80046f8:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80046fa:	e01b      	b.n	8004734 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80046fc:	f7fe ffe2 	bl	80036c4 <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	2b02      	cmp	r3, #2
 8004708:	d914      	bls.n	8004734 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0301 	and.w	r3, r3, #1
 8004714:	2b01      	cmp	r3, #1
 8004716:	d00d      	beq.n	8004734 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800471c:	f043 0210 	orr.w	r2, r3, #16
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004728:	f043 0201 	orr.w	r2, r3, #1
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	e007      	b.n	8004744 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 0301 	and.w	r3, r3, #1
 800473e:	2b01      	cmp	r3, #1
 8004740:	d1dc      	bne.n	80046fc <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004742:	2300      	movs	r3, #0
}
 8004744:	4618      	mov	r0, r3
 8004746:	3710      	adds	r7, #16
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	8000003f 	.word	0x8000003f

08004750 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b084      	sub	sp, #16
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004758:	2300      	movs	r3, #0
 800475a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	f003 0303 	and.w	r3, r3, #3
 8004766:	2b01      	cmp	r3, #1
 8004768:	d108      	bne.n	800477c <ADC_Disable+0x2c>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f003 0301 	and.w	r3, r3, #1
 8004774:	2b01      	cmp	r3, #1
 8004776:	d101      	bne.n	800477c <ADC_Disable+0x2c>
 8004778:	2301      	movs	r3, #1
 800477a:	e000      	b.n	800477e <ADC_Disable+0x2e>
 800477c:	2300      	movs	r3, #0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d047      	beq.n	8004812 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	f003 030d 	and.w	r3, r3, #13
 800478c:	2b01      	cmp	r3, #1
 800478e:	d10f      	bne.n	80047b0 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	689a      	ldr	r2, [r3, #8]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f042 0202 	orr.w	r2, r2, #2
 800479e:	609a      	str	r2, [r3, #8]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	2203      	movs	r2, #3
 80047a6:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80047a8:	f7fe ff8c 	bl	80036c4 <HAL_GetTick>
 80047ac:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80047ae:	e029      	b.n	8004804 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b4:	f043 0210 	orr.w	r2, r3, #16
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047c0:	f043 0201 	orr.w	r2, r3, #1
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e023      	b.n	8004814 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80047cc:	f7fe ff7a 	bl	80036c4 <HAL_GetTick>
 80047d0:	4602      	mov	r2, r0
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	1ad3      	subs	r3, r2, r3
 80047d6:	2b02      	cmp	r3, #2
 80047d8:	d914      	bls.n	8004804 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	f003 0301 	and.w	r3, r3, #1
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d10d      	bne.n	8004804 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ec:	f043 0210 	orr.w	r2, r3, #16
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047f8:	f043 0201 	orr.w	r2, r3, #1
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e007      	b.n	8004814 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	f003 0301 	and.w	r3, r3, #1
 800480e:	2b01      	cmp	r3, #1
 8004810:	d0dc      	beq.n	80047cc <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004812:	2300      	movs	r3, #0
}
 8004814:	4618      	mov	r0, r3
 8004816:	3710      	adds	r7, #16
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}

0800481c <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b086      	sub	sp, #24
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 8004826:	2300      	movs	r3, #0
 8004828:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800482a:	2300      	movs	r3, #0
 800482c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800482e:	2300      	movs	r3, #0
 8004830:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	f003 030c 	and.w	r3, r3, #12
 800483c:	2b00      	cmp	r3, #0
 800483e:	f000 809b 	beq.w	8004978 <ADC_ConversionStop+0x15c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800484c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004850:	d12a      	bne.n	80048a8 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8004856:	2b01      	cmp	r3, #1
 8004858:	d126      	bne.n	80048a8 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 800485e:	2b01      	cmp	r3, #1
 8004860:	d122      	bne.n	80048a8 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 8004862:	230c      	movs	r3, #12
 8004864:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8004866:	e014      	b.n	8004892 <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	4a46      	ldr	r2, [pc, #280]	@ (8004984 <ADC_ConversionStop+0x168>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d90d      	bls.n	800488c <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004874:	f043 0210 	orr.w	r2, r3, #16
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004880:	f043 0201 	orr.w	r2, r3, #1
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	645a      	str	r2, [r3, #68]	@ 0x44
          
          return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e076      	b.n	800497a <ADC_ConversionStop+0x15e>
        }
        Conversion_Timeout_CPU_cycles ++;
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	3301      	adds	r3, #1
 8004890:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800489c:	2b40      	cmp	r3, #64	@ 0x40
 800489e:	d1e3      	bne.n	8004868 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	2240      	movs	r2, #64	@ 0x40
 80048a6:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	2b60      	cmp	r3, #96	@ 0x60
 80048ac:	d015      	beq.n	80048da <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	f003 0304 	and.w	r3, r3, #4
 80048b8:	2b04      	cmp	r3, #4
 80048ba:	d10e      	bne.n	80048da <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d107      	bne.n	80048da <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	689a      	ldr	r2, [r3, #8]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f042 0210 	orr.w	r2, r2, #16
 80048d8:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	2b0c      	cmp	r3, #12
 80048de:	d015      	beq.n	800490c <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	f003 0308 	and.w	r3, r3, #8
 80048ea:	2b08      	cmp	r3, #8
 80048ec:	d10e      	bne.n	800490c <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d107      	bne.n	800490c <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	689a      	ldr	r2, [r3, #8]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f042 0220 	orr.w	r2, r2, #32
 800490a:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	2b60      	cmp	r3, #96	@ 0x60
 8004910:	d005      	beq.n	800491e <ADC_ConversionStop+0x102>
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	2b6c      	cmp	r3, #108	@ 0x6c
 8004916:	d105      	bne.n	8004924 <ADC_ConversionStop+0x108>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8004918:	230c      	movs	r3, #12
 800491a:	617b      	str	r3, [r7, #20]
        break;
 800491c:	e005      	b.n	800492a <ADC_ConversionStop+0x10e>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800491e:	2308      	movs	r3, #8
 8004920:	617b      	str	r3, [r7, #20]
        break;
 8004922:	e002      	b.n	800492a <ADC_ConversionStop+0x10e>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004924:	2304      	movs	r3, #4
 8004926:	617b      	str	r3, [r7, #20]
        break;
 8004928:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800492a:	f7fe fecb 	bl	80036c4 <HAL_GetTick>
 800492e:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8004930:	e01b      	b.n	800496a <ADC_ConversionStop+0x14e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004932:	f7fe fec7 	bl	80036c4 <HAL_GetTick>
 8004936:	4602      	mov	r2, r0
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	1ad3      	subs	r3, r2, r3
 800493c:	2b0b      	cmp	r3, #11
 800493e:	d914      	bls.n	800496a <ADC_ConversionStop+0x14e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	689a      	ldr	r2, [r3, #8]
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	4013      	ands	r3, r2
 800494a:	2b00      	cmp	r3, #0
 800494c:	d00d      	beq.n	800496a <ADC_ConversionStop+0x14e>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004952:	f043 0210 	orr.w	r2, r3, #16
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800495e:	f043 0201 	orr.w	r2, r3, #1
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	645a      	str	r2, [r3, #68]	@ 0x44
        
        return HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e007      	b.n	800497a <ADC_ConversionStop+0x15e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	689a      	ldr	r2, [r3, #8]
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	4013      	ands	r3, r2
 8004974:	2b00      	cmp	r3, #0
 8004976:	d1dc      	bne.n	8004932 <ADC_ConversionStop+0x116>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	3718      	adds	r7, #24
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}
 8004982:	bf00      	nop
 8004984:	000993ff 	.word	0x000993ff

08004988 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004988:	b480      	push	{r7}
 800498a:	b085      	sub	sp, #20
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f003 0307 	and.w	r3, r3, #7
 8004996:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004998:	4b0c      	ldr	r3, [pc, #48]	@ (80049cc <__NVIC_SetPriorityGrouping+0x44>)
 800499a:	68db      	ldr	r3, [r3, #12]
 800499c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800499e:	68ba      	ldr	r2, [r7, #8]
 80049a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80049a4:	4013      	ands	r3, r2
 80049a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80049b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80049b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80049ba:	4a04      	ldr	r2, [pc, #16]	@ (80049cc <__NVIC_SetPriorityGrouping+0x44>)
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	60d3      	str	r3, [r2, #12]
}
 80049c0:	bf00      	nop
 80049c2:	3714      	adds	r7, #20
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr
 80049cc:	e000ed00 	.word	0xe000ed00

080049d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80049d0:	b480      	push	{r7}
 80049d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80049d4:	4b04      	ldr	r3, [pc, #16]	@ (80049e8 <__NVIC_GetPriorityGrouping+0x18>)
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	0a1b      	lsrs	r3, r3, #8
 80049da:	f003 0307 	and.w	r3, r3, #7
}
 80049de:	4618      	mov	r0, r3
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr
 80049e8:	e000ed00 	.word	0xe000ed00

080049ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b083      	sub	sp, #12
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	4603      	mov	r3, r0
 80049f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	db0b      	blt.n	8004a16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80049fe:	79fb      	ldrb	r3, [r7, #7]
 8004a00:	f003 021f 	and.w	r2, r3, #31
 8004a04:	4907      	ldr	r1, [pc, #28]	@ (8004a24 <__NVIC_EnableIRQ+0x38>)
 8004a06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a0a:	095b      	lsrs	r3, r3, #5
 8004a0c:	2001      	movs	r0, #1
 8004a0e:	fa00 f202 	lsl.w	r2, r0, r2
 8004a12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004a16:	bf00      	nop
 8004a18:	370c      	adds	r7, #12
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a20:	4770      	bx	lr
 8004a22:	bf00      	nop
 8004a24:	e000e100 	.word	0xe000e100

08004a28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	4603      	mov	r3, r0
 8004a30:	6039      	str	r1, [r7, #0]
 8004a32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	db0a      	blt.n	8004a52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	b2da      	uxtb	r2, r3
 8004a40:	490c      	ldr	r1, [pc, #48]	@ (8004a74 <__NVIC_SetPriority+0x4c>)
 8004a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a46:	0112      	lsls	r2, r2, #4
 8004a48:	b2d2      	uxtb	r2, r2
 8004a4a:	440b      	add	r3, r1
 8004a4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a50:	e00a      	b.n	8004a68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	b2da      	uxtb	r2, r3
 8004a56:	4908      	ldr	r1, [pc, #32]	@ (8004a78 <__NVIC_SetPriority+0x50>)
 8004a58:	79fb      	ldrb	r3, [r7, #7]
 8004a5a:	f003 030f 	and.w	r3, r3, #15
 8004a5e:	3b04      	subs	r3, #4
 8004a60:	0112      	lsls	r2, r2, #4
 8004a62:	b2d2      	uxtb	r2, r2
 8004a64:	440b      	add	r3, r1
 8004a66:	761a      	strb	r2, [r3, #24]
}
 8004a68:	bf00      	nop
 8004a6a:	370c      	adds	r7, #12
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a72:	4770      	bx	lr
 8004a74:	e000e100 	.word	0xe000e100
 8004a78:	e000ed00 	.word	0xe000ed00

08004a7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b089      	sub	sp, #36	@ 0x24
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	60f8      	str	r0, [r7, #12]
 8004a84:	60b9      	str	r1, [r7, #8]
 8004a86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f003 0307 	and.w	r3, r3, #7
 8004a8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a90:	69fb      	ldr	r3, [r7, #28]
 8004a92:	f1c3 0307 	rsb	r3, r3, #7
 8004a96:	2b04      	cmp	r3, #4
 8004a98:	bf28      	it	cs
 8004a9a:	2304      	movcs	r3, #4
 8004a9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	3304      	adds	r3, #4
 8004aa2:	2b06      	cmp	r3, #6
 8004aa4:	d902      	bls.n	8004aac <NVIC_EncodePriority+0x30>
 8004aa6:	69fb      	ldr	r3, [r7, #28]
 8004aa8:	3b03      	subs	r3, #3
 8004aaa:	e000      	b.n	8004aae <NVIC_EncodePriority+0x32>
 8004aac:	2300      	movs	r3, #0
 8004aae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ab0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004ab4:	69bb      	ldr	r3, [r7, #24]
 8004ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8004aba:	43da      	mvns	r2, r3
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	401a      	ands	r2, r3
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ac4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	fa01 f303 	lsl.w	r3, r1, r3
 8004ace:	43d9      	mvns	r1, r3
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ad4:	4313      	orrs	r3, r2
         );
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3724      	adds	r7, #36	@ 0x24
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr

08004ae2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ae2:	b580      	push	{r7, lr}
 8004ae4:	b082      	sub	sp, #8
 8004ae6:	af00      	add	r7, sp, #0
 8004ae8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f7ff ff4c 	bl	8004988 <__NVIC_SetPriorityGrouping>
}
 8004af0:	bf00      	nop
 8004af2:	3708      	adds	r7, #8
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}

08004af8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b086      	sub	sp, #24
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	4603      	mov	r3, r0
 8004b00:	60b9      	str	r1, [r7, #8]
 8004b02:	607a      	str	r2, [r7, #4]
 8004b04:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004b06:	2300      	movs	r3, #0
 8004b08:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004b0a:	f7ff ff61 	bl	80049d0 <__NVIC_GetPriorityGrouping>
 8004b0e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	68b9      	ldr	r1, [r7, #8]
 8004b14:	6978      	ldr	r0, [r7, #20]
 8004b16:	f7ff ffb1 	bl	8004a7c <NVIC_EncodePriority>
 8004b1a:	4602      	mov	r2, r0
 8004b1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b20:	4611      	mov	r1, r2
 8004b22:	4618      	mov	r0, r3
 8004b24:	f7ff ff80 	bl	8004a28 <__NVIC_SetPriority>
}
 8004b28:	bf00      	nop
 8004b2a:	3718      	adds	r7, #24
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}

08004b30 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b082      	sub	sp, #8
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	4603      	mov	r3, r0
 8004b38:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f7ff ff54 	bl	80049ec <__NVIC_EnableIRQ>
}
 8004b44:	bf00      	nop
 8004b46:	3708      	adds	r7, #8
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}

08004b4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b087      	sub	sp, #28
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
 8004b54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004b56:	2300      	movs	r3, #0
 8004b58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b5a:	e160      	b.n	8004e1e <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	2101      	movs	r1, #1
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	fa01 f303 	lsl.w	r3, r1, r3
 8004b68:	4013      	ands	r3, r2
 8004b6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	f000 8152 	beq.w	8004e18 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	f003 0303 	and.w	r3, r3, #3
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d005      	beq.n	8004b8c <HAL_GPIO_Init+0x40>
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	f003 0303 	and.w	r3, r3, #3
 8004b88:	2b02      	cmp	r3, #2
 8004b8a:	d130      	bne.n	8004bee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	005b      	lsls	r3, r3, #1
 8004b96:	2203      	movs	r2, #3
 8004b98:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9c:	43db      	mvns	r3, r3
 8004b9e:	693a      	ldr	r2, [r7, #16]
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	68da      	ldr	r2, [r3, #12]
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	005b      	lsls	r3, r3, #1
 8004bac:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb0:	693a      	ldr	r2, [r7, #16]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	693a      	ldr	r2, [r7, #16]
 8004bba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bca:	43db      	mvns	r3, r3
 8004bcc:	693a      	ldr	r2, [r7, #16]
 8004bce:	4013      	ands	r3, r2
 8004bd0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	091b      	lsrs	r3, r3, #4
 8004bd8:	f003 0201 	and.w	r2, r3, #1
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	fa02 f303 	lsl.w	r3, r2, r3
 8004be2:	693a      	ldr	r2, [r7, #16]
 8004be4:	4313      	orrs	r3, r2
 8004be6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	693a      	ldr	r2, [r7, #16]
 8004bec:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	f003 0303 	and.w	r3, r3, #3
 8004bf6:	2b03      	cmp	r3, #3
 8004bf8:	d017      	beq.n	8004c2a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	005b      	lsls	r3, r3, #1
 8004c04:	2203      	movs	r2, #3
 8004c06:	fa02 f303 	lsl.w	r3, r2, r3
 8004c0a:	43db      	mvns	r3, r3
 8004c0c:	693a      	ldr	r2, [r7, #16]
 8004c0e:	4013      	ands	r3, r2
 8004c10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	689a      	ldr	r2, [r3, #8]
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	005b      	lsls	r3, r3, #1
 8004c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c1e:	693a      	ldr	r2, [r7, #16]
 8004c20:	4313      	orrs	r3, r2
 8004c22:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	693a      	ldr	r2, [r7, #16]
 8004c28:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	f003 0303 	and.w	r3, r3, #3
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d123      	bne.n	8004c7e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	08da      	lsrs	r2, r3, #3
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	3208      	adds	r2, #8
 8004c3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	f003 0307 	and.w	r3, r3, #7
 8004c4a:	009b      	lsls	r3, r3, #2
 8004c4c:	220f      	movs	r2, #15
 8004c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c52:	43db      	mvns	r3, r3
 8004c54:	693a      	ldr	r2, [r7, #16]
 8004c56:	4013      	ands	r3, r2
 8004c58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	691a      	ldr	r2, [r3, #16]
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	f003 0307 	and.w	r3, r3, #7
 8004c64:	009b      	lsls	r3, r3, #2
 8004c66:	fa02 f303 	lsl.w	r3, r2, r3
 8004c6a:	693a      	ldr	r2, [r7, #16]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	08da      	lsrs	r2, r3, #3
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	3208      	adds	r2, #8
 8004c78:	6939      	ldr	r1, [r7, #16]
 8004c7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	005b      	lsls	r3, r3, #1
 8004c88:	2203      	movs	r2, #3
 8004c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8e:	43db      	mvns	r3, r3
 8004c90:	693a      	ldr	r2, [r7, #16]
 8004c92:	4013      	ands	r3, r2
 8004c94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	f003 0203 	and.w	r2, r3, #3
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	005b      	lsls	r3, r3, #1
 8004ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca6:	693a      	ldr	r2, [r7, #16]
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	693a      	ldr	r2, [r7, #16]
 8004cb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	f000 80ac 	beq.w	8004e18 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004cc0:	4b5e      	ldr	r3, [pc, #376]	@ (8004e3c <HAL_GPIO_Init+0x2f0>)
 8004cc2:	699b      	ldr	r3, [r3, #24]
 8004cc4:	4a5d      	ldr	r2, [pc, #372]	@ (8004e3c <HAL_GPIO_Init+0x2f0>)
 8004cc6:	f043 0301 	orr.w	r3, r3, #1
 8004cca:	6193      	str	r3, [r2, #24]
 8004ccc:	4b5b      	ldr	r3, [pc, #364]	@ (8004e3c <HAL_GPIO_Init+0x2f0>)
 8004cce:	699b      	ldr	r3, [r3, #24]
 8004cd0:	f003 0301 	and.w	r3, r3, #1
 8004cd4:	60bb      	str	r3, [r7, #8]
 8004cd6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004cd8:	4a59      	ldr	r2, [pc, #356]	@ (8004e40 <HAL_GPIO_Init+0x2f4>)
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	089b      	lsrs	r3, r3, #2
 8004cde:	3302      	adds	r3, #2
 8004ce0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ce4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	f003 0303 	and.w	r3, r3, #3
 8004cec:	009b      	lsls	r3, r3, #2
 8004cee:	220f      	movs	r2, #15
 8004cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf4:	43db      	mvns	r3, r3
 8004cf6:	693a      	ldr	r2, [r7, #16]
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004d02:	d025      	beq.n	8004d50 <HAL_GPIO_Init+0x204>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	4a4f      	ldr	r2, [pc, #316]	@ (8004e44 <HAL_GPIO_Init+0x2f8>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d01f      	beq.n	8004d4c <HAL_GPIO_Init+0x200>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	4a4e      	ldr	r2, [pc, #312]	@ (8004e48 <HAL_GPIO_Init+0x2fc>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d019      	beq.n	8004d48 <HAL_GPIO_Init+0x1fc>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	4a4d      	ldr	r2, [pc, #308]	@ (8004e4c <HAL_GPIO_Init+0x300>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d013      	beq.n	8004d44 <HAL_GPIO_Init+0x1f8>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	4a4c      	ldr	r2, [pc, #304]	@ (8004e50 <HAL_GPIO_Init+0x304>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d00d      	beq.n	8004d40 <HAL_GPIO_Init+0x1f4>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	4a4b      	ldr	r2, [pc, #300]	@ (8004e54 <HAL_GPIO_Init+0x308>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d007      	beq.n	8004d3c <HAL_GPIO_Init+0x1f0>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	4a4a      	ldr	r2, [pc, #296]	@ (8004e58 <HAL_GPIO_Init+0x30c>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d101      	bne.n	8004d38 <HAL_GPIO_Init+0x1ec>
 8004d34:	2306      	movs	r3, #6
 8004d36:	e00c      	b.n	8004d52 <HAL_GPIO_Init+0x206>
 8004d38:	2307      	movs	r3, #7
 8004d3a:	e00a      	b.n	8004d52 <HAL_GPIO_Init+0x206>
 8004d3c:	2305      	movs	r3, #5
 8004d3e:	e008      	b.n	8004d52 <HAL_GPIO_Init+0x206>
 8004d40:	2304      	movs	r3, #4
 8004d42:	e006      	b.n	8004d52 <HAL_GPIO_Init+0x206>
 8004d44:	2303      	movs	r3, #3
 8004d46:	e004      	b.n	8004d52 <HAL_GPIO_Init+0x206>
 8004d48:	2302      	movs	r3, #2
 8004d4a:	e002      	b.n	8004d52 <HAL_GPIO_Init+0x206>
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e000      	b.n	8004d52 <HAL_GPIO_Init+0x206>
 8004d50:	2300      	movs	r3, #0
 8004d52:	697a      	ldr	r2, [r7, #20]
 8004d54:	f002 0203 	and.w	r2, r2, #3
 8004d58:	0092      	lsls	r2, r2, #2
 8004d5a:	4093      	lsls	r3, r2
 8004d5c:	693a      	ldr	r2, [r7, #16]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004d62:	4937      	ldr	r1, [pc, #220]	@ (8004e40 <HAL_GPIO_Init+0x2f4>)
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	089b      	lsrs	r3, r3, #2
 8004d68:	3302      	adds	r3, #2
 8004d6a:	693a      	ldr	r2, [r7, #16]
 8004d6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d70:	4b3a      	ldr	r3, [pc, #232]	@ (8004e5c <HAL_GPIO_Init+0x310>)
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	43db      	mvns	r3, r3
 8004d7a:	693a      	ldr	r2, [r7, #16]
 8004d7c:	4013      	ands	r3, r2
 8004d7e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d003      	beq.n	8004d94 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8004d8c:	693a      	ldr	r2, [r7, #16]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004d94:	4a31      	ldr	r2, [pc, #196]	@ (8004e5c <HAL_GPIO_Init+0x310>)
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004d9a:	4b30      	ldr	r3, [pc, #192]	@ (8004e5c <HAL_GPIO_Init+0x310>)
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	43db      	mvns	r3, r3
 8004da4:	693a      	ldr	r2, [r7, #16]
 8004da6:	4013      	ands	r3, r2
 8004da8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d003      	beq.n	8004dbe <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8004db6:	693a      	ldr	r2, [r7, #16]
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004dbe:	4a27      	ldr	r2, [pc, #156]	@ (8004e5c <HAL_GPIO_Init+0x310>)
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004dc4:	4b25      	ldr	r3, [pc, #148]	@ (8004e5c <HAL_GPIO_Init+0x310>)
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	43db      	mvns	r3, r3
 8004dce:	693a      	ldr	r2, [r7, #16]
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d003      	beq.n	8004de8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8004de0:	693a      	ldr	r2, [r7, #16]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	4313      	orrs	r3, r2
 8004de6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004de8:	4a1c      	ldr	r2, [pc, #112]	@ (8004e5c <HAL_GPIO_Init+0x310>)
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004dee:	4b1b      	ldr	r3, [pc, #108]	@ (8004e5c <HAL_GPIO_Init+0x310>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	43db      	mvns	r3, r3
 8004df8:	693a      	ldr	r2, [r7, #16]
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d003      	beq.n	8004e12 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8004e0a:	693a      	ldr	r2, [r7, #16]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004e12:	4a12      	ldr	r2, [pc, #72]	@ (8004e5c <HAL_GPIO_Init+0x310>)
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	3301      	adds	r3, #1
 8004e1c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	fa22 f303 	lsr.w	r3, r2, r3
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	f47f ae97 	bne.w	8004b5c <HAL_GPIO_Init+0x10>
  }
}
 8004e2e:	bf00      	nop
 8004e30:	bf00      	nop
 8004e32:	371c      	adds	r7, #28
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr
 8004e3c:	40021000 	.word	0x40021000
 8004e40:	40010000 	.word	0x40010000
 8004e44:	48000400 	.word	0x48000400
 8004e48:	48000800 	.word	0x48000800
 8004e4c:	48000c00 	.word	0x48000c00
 8004e50:	48001000 	.word	0x48001000
 8004e54:	48001400 	.word	0x48001400
 8004e58:	48001800 	.word	0x48001800
 8004e5c:	40010400 	.word	0x40010400

08004e60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b085      	sub	sp, #20
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	460b      	mov	r3, r1
 8004e6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	691a      	ldr	r2, [r3, #16]
 8004e70:	887b      	ldrh	r3, [r7, #2]
 8004e72:	4013      	ands	r3, r2
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d002      	beq.n	8004e7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	73fb      	strb	r3, [r7, #15]
 8004e7c:	e001      	b.n	8004e82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3714      	adds	r7, #20
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr

08004e90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b083      	sub	sp, #12
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	460b      	mov	r3, r1
 8004e9a:	807b      	strh	r3, [r7, #2]
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ea0:	787b      	ldrb	r3, [r7, #1]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d003      	beq.n	8004eae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004ea6:	887a      	ldrh	r2, [r7, #2]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004eac:	e002      	b.n	8004eb4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004eae:	887a      	ldrh	r2, [r7, #2]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004eb4:	bf00      	nop
 8004eb6:	370c      	adds	r7, #12
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr

08004ec0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b085      	sub	sp, #20
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	460b      	mov	r3, r1
 8004eca:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	695b      	ldr	r3, [r3, #20]
 8004ed0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004ed2:	887a      	ldrh	r2, [r7, #2]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	4013      	ands	r3, r2
 8004ed8:	041a      	lsls	r2, r3, #16
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	43d9      	mvns	r1, r3
 8004ede:	887b      	ldrh	r3, [r7, #2]
 8004ee0:	400b      	ands	r3, r1
 8004ee2:	431a      	orrs	r2, r3
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	619a      	str	r2, [r3, #24]
}
 8004ee8:	bf00      	nop
 8004eea:	3714      	adds	r7, #20
 8004eec:	46bd      	mov	sp, r7
 8004eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef2:	4770      	bx	lr

08004ef4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b082      	sub	sp, #8
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d101      	bne.n	8004f06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e08d      	b.n	8005022 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d106      	bne.n	8004f20 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2200      	movs	r2, #0
 8004f16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f7fd fd2a 	bl	8002974 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2224      	movs	r2, #36	@ 0x24
 8004f24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	681a      	ldr	r2, [r3, #0]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f022 0201 	bic.w	r2, r2, #1
 8004f36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	685a      	ldr	r2, [r3, #4]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004f44:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	689a      	ldr	r2, [r3, #8]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004f54:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	68db      	ldr	r3, [r3, #12]
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d107      	bne.n	8004f6e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	689a      	ldr	r2, [r3, #8]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004f6a:	609a      	str	r2, [r3, #8]
 8004f6c:	e006      	b.n	8004f7c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	689a      	ldr	r2, [r3, #8]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004f7a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	68db      	ldr	r3, [r3, #12]
 8004f80:	2b02      	cmp	r3, #2
 8004f82:	d108      	bne.n	8004f96 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	685a      	ldr	r2, [r3, #4]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f92:	605a      	str	r2, [r3, #4]
 8004f94:	e007      	b.n	8004fa6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	685a      	ldr	r2, [r3, #4]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fa4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	6812      	ldr	r2, [r2, #0]
 8004fb0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004fb4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004fb8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	68da      	ldr	r2, [r3, #12]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004fc8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	691a      	ldr	r2, [r3, #16]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	699b      	ldr	r3, [r3, #24]
 8004fda:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	430a      	orrs	r2, r1
 8004fe2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	69d9      	ldr	r1, [r3, #28]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6a1a      	ldr	r2, [r3, #32]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	430a      	orrs	r2, r1
 8004ff2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f042 0201 	orr.w	r2, r2, #1
 8005002:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2200      	movs	r2, #0
 8005008:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2220      	movs	r2, #32
 800500e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2200      	movs	r2, #0
 8005016:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005020:	2300      	movs	r3, #0
}
 8005022:	4618      	mov	r0, r3
 8005024:	3708      	adds	r7, #8
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}
	...

0800502c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b088      	sub	sp, #32
 8005030:	af02      	add	r7, sp, #8
 8005032:	60f8      	str	r0, [r7, #12]
 8005034:	607a      	str	r2, [r7, #4]
 8005036:	461a      	mov	r2, r3
 8005038:	460b      	mov	r3, r1
 800503a:	817b      	strh	r3, [r7, #10]
 800503c:	4613      	mov	r3, r2
 800503e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005046:	b2db      	uxtb	r3, r3
 8005048:	2b20      	cmp	r3, #32
 800504a:	f040 80fd 	bne.w	8005248 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005054:	2b01      	cmp	r3, #1
 8005056:	d101      	bne.n	800505c <HAL_I2C_Master_Transmit+0x30>
 8005058:	2302      	movs	r3, #2
 800505a:	e0f6      	b.n	800524a <HAL_I2C_Master_Transmit+0x21e>
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005064:	f7fe fb2e 	bl	80036c4 <HAL_GetTick>
 8005068:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	9300      	str	r3, [sp, #0]
 800506e:	2319      	movs	r3, #25
 8005070:	2201      	movs	r2, #1
 8005072:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005076:	68f8      	ldr	r0, [r7, #12]
 8005078:	f000 fce0 	bl	8005a3c <I2C_WaitOnFlagUntilTimeout>
 800507c:	4603      	mov	r3, r0
 800507e:	2b00      	cmp	r3, #0
 8005080:	d001      	beq.n	8005086 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e0e1      	b.n	800524a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2221      	movs	r2, #33	@ 0x21
 800508a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2210      	movs	r2, #16
 8005092:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2200      	movs	r2, #0
 800509a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	687a      	ldr	r2, [r7, #4]
 80050a0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	893a      	ldrh	r2, [r7, #8]
 80050a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2200      	movs	r2, #0
 80050ac:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050b2:	b29b      	uxth	r3, r3
 80050b4:	2bff      	cmp	r3, #255	@ 0xff
 80050b6:	d906      	bls.n	80050c6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	22ff      	movs	r2, #255	@ 0xff
 80050bc:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80050be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80050c2:	617b      	str	r3, [r7, #20]
 80050c4:	e007      	b.n	80050d6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ca:	b29a      	uxth	r2, r3
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80050d0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80050d4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d024      	beq.n	8005128 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e2:	781a      	ldrb	r2, [r3, #0]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ee:	1c5a      	adds	r2, r3, #1
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	3b01      	subs	r3, #1
 80050fc:	b29a      	uxth	r2, r3
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005106:	3b01      	subs	r3, #1
 8005108:	b29a      	uxth	r2, r3
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005112:	b2db      	uxtb	r3, r3
 8005114:	3301      	adds	r3, #1
 8005116:	b2da      	uxtb	r2, r3
 8005118:	8979      	ldrh	r1, [r7, #10]
 800511a:	4b4e      	ldr	r3, [pc, #312]	@ (8005254 <HAL_I2C_Master_Transmit+0x228>)
 800511c:	9300      	str	r3, [sp, #0]
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	68f8      	ldr	r0, [r7, #12]
 8005122:	f000 fedb 	bl	8005edc <I2C_TransferConfig>
 8005126:	e066      	b.n	80051f6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800512c:	b2da      	uxtb	r2, r3
 800512e:	8979      	ldrh	r1, [r7, #10]
 8005130:	4b48      	ldr	r3, [pc, #288]	@ (8005254 <HAL_I2C_Master_Transmit+0x228>)
 8005132:	9300      	str	r3, [sp, #0]
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	68f8      	ldr	r0, [r7, #12]
 8005138:	f000 fed0 	bl	8005edc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800513c:	e05b      	b.n	80051f6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800513e:	693a      	ldr	r2, [r7, #16]
 8005140:	6a39      	ldr	r1, [r7, #32]
 8005142:	68f8      	ldr	r0, [r7, #12]
 8005144:	f000 fcd3 	bl	8005aee <I2C_WaitOnTXISFlagUntilTimeout>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d001      	beq.n	8005152 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e07b      	b.n	800524a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005156:	781a      	ldrb	r2, [r3, #0]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005162:	1c5a      	adds	r2, r3, #1
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800516c:	b29b      	uxth	r3, r3
 800516e:	3b01      	subs	r3, #1
 8005170:	b29a      	uxth	r2, r3
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800517a:	3b01      	subs	r3, #1
 800517c:	b29a      	uxth	r2, r3
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005186:	b29b      	uxth	r3, r3
 8005188:	2b00      	cmp	r3, #0
 800518a:	d034      	beq.n	80051f6 <HAL_I2C_Master_Transmit+0x1ca>
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005190:	2b00      	cmp	r3, #0
 8005192:	d130      	bne.n	80051f6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	9300      	str	r3, [sp, #0]
 8005198:	6a3b      	ldr	r3, [r7, #32]
 800519a:	2200      	movs	r2, #0
 800519c:	2180      	movs	r1, #128	@ 0x80
 800519e:	68f8      	ldr	r0, [r7, #12]
 80051a0:	f000 fc4c 	bl	8005a3c <I2C_WaitOnFlagUntilTimeout>
 80051a4:	4603      	mov	r3, r0
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d001      	beq.n	80051ae <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	e04d      	b.n	800524a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051b2:	b29b      	uxth	r3, r3
 80051b4:	2bff      	cmp	r3, #255	@ 0xff
 80051b6:	d90e      	bls.n	80051d6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	22ff      	movs	r2, #255	@ 0xff
 80051bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051c2:	b2da      	uxtb	r2, r3
 80051c4:	8979      	ldrh	r1, [r7, #10]
 80051c6:	2300      	movs	r3, #0
 80051c8:	9300      	str	r3, [sp, #0]
 80051ca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80051ce:	68f8      	ldr	r0, [r7, #12]
 80051d0:	f000 fe84 	bl	8005edc <I2C_TransferConfig>
 80051d4:	e00f      	b.n	80051f6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051da:	b29a      	uxth	r2, r3
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051e4:	b2da      	uxtb	r2, r3
 80051e6:	8979      	ldrh	r1, [r7, #10]
 80051e8:	2300      	movs	r3, #0
 80051ea:	9300      	str	r3, [sp, #0]
 80051ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80051f0:	68f8      	ldr	r0, [r7, #12]
 80051f2:	f000 fe73 	bl	8005edc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051fa:	b29b      	uxth	r3, r3
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d19e      	bne.n	800513e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005200:	693a      	ldr	r2, [r7, #16]
 8005202:	6a39      	ldr	r1, [r7, #32]
 8005204:	68f8      	ldr	r0, [r7, #12]
 8005206:	f000 fcb9 	bl	8005b7c <I2C_WaitOnSTOPFlagUntilTimeout>
 800520a:	4603      	mov	r3, r0
 800520c:	2b00      	cmp	r3, #0
 800520e:	d001      	beq.n	8005214 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e01a      	b.n	800524a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	2220      	movs	r2, #32
 800521a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	6859      	ldr	r1, [r3, #4]
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	4b0c      	ldr	r3, [pc, #48]	@ (8005258 <HAL_I2C_Master_Transmit+0x22c>)
 8005228:	400b      	ands	r3, r1
 800522a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2220      	movs	r2, #32
 8005230:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2200      	movs	r2, #0
 8005240:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005244:	2300      	movs	r3, #0
 8005246:	e000      	b.n	800524a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8005248:	2302      	movs	r3, #2
  }
}
 800524a:	4618      	mov	r0, r3
 800524c:	3718      	adds	r7, #24
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	80002000 	.word	0x80002000
 8005258:	fe00e800 	.word	0xfe00e800

0800525c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b088      	sub	sp, #32
 8005260:	af02      	add	r7, sp, #8
 8005262:	60f8      	str	r0, [r7, #12]
 8005264:	607a      	str	r2, [r7, #4]
 8005266:	461a      	mov	r2, r3
 8005268:	460b      	mov	r3, r1
 800526a:	817b      	strh	r3, [r7, #10]
 800526c:	4613      	mov	r3, r2
 800526e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005276:	b2db      	uxtb	r3, r3
 8005278:	2b20      	cmp	r3, #32
 800527a:	f040 80db 	bne.w	8005434 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005284:	2b01      	cmp	r3, #1
 8005286:	d101      	bne.n	800528c <HAL_I2C_Master_Receive+0x30>
 8005288:	2302      	movs	r3, #2
 800528a:	e0d4      	b.n	8005436 <HAL_I2C_Master_Receive+0x1da>
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005294:	f7fe fa16 	bl	80036c4 <HAL_GetTick>
 8005298:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	9300      	str	r3, [sp, #0]
 800529e:	2319      	movs	r3, #25
 80052a0:	2201      	movs	r2, #1
 80052a2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80052a6:	68f8      	ldr	r0, [r7, #12]
 80052a8:	f000 fbc8 	bl	8005a3c <I2C_WaitOnFlagUntilTimeout>
 80052ac:	4603      	mov	r3, r0
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d001      	beq.n	80052b6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e0bf      	b.n	8005436 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2222      	movs	r2, #34	@ 0x22
 80052ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2210      	movs	r2, #16
 80052c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2200      	movs	r2, #0
 80052ca:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	687a      	ldr	r2, [r7, #4]
 80052d0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	893a      	ldrh	r2, [r7, #8]
 80052d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2200      	movs	r2, #0
 80052dc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	2bff      	cmp	r3, #255	@ 0xff
 80052e6:	d90e      	bls.n	8005306 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2201      	movs	r2, #1
 80052ec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052f2:	b2da      	uxtb	r2, r3
 80052f4:	8979      	ldrh	r1, [r7, #10]
 80052f6:	4b52      	ldr	r3, [pc, #328]	@ (8005440 <HAL_I2C_Master_Receive+0x1e4>)
 80052f8:	9300      	str	r3, [sp, #0]
 80052fa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80052fe:	68f8      	ldr	r0, [r7, #12]
 8005300:	f000 fdec 	bl	8005edc <I2C_TransferConfig>
 8005304:	e06d      	b.n	80053e2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800530a:	b29a      	uxth	r2, r3
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005314:	b2da      	uxtb	r2, r3
 8005316:	8979      	ldrh	r1, [r7, #10]
 8005318:	4b49      	ldr	r3, [pc, #292]	@ (8005440 <HAL_I2C_Master_Receive+0x1e4>)
 800531a:	9300      	str	r3, [sp, #0]
 800531c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005320:	68f8      	ldr	r0, [r7, #12]
 8005322:	f000 fddb 	bl	8005edc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8005326:	e05c      	b.n	80053e2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005328:	697a      	ldr	r2, [r7, #20]
 800532a:	6a39      	ldr	r1, [r7, #32]
 800532c:	68f8      	ldr	r0, [r7, #12]
 800532e:	f000 fc69 	bl	8005c04 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005332:	4603      	mov	r3, r0
 8005334:	2b00      	cmp	r3, #0
 8005336:	d001      	beq.n	800533c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e07c      	b.n	8005436 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005346:	b2d2      	uxtb	r2, r2
 8005348:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800534e:	1c5a      	adds	r2, r3, #1
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005358:	3b01      	subs	r3, #1
 800535a:	b29a      	uxth	r2, r3
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005364:	b29b      	uxth	r3, r3
 8005366:	3b01      	subs	r3, #1
 8005368:	b29a      	uxth	r2, r3
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005372:	b29b      	uxth	r3, r3
 8005374:	2b00      	cmp	r3, #0
 8005376:	d034      	beq.n	80053e2 <HAL_I2C_Master_Receive+0x186>
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800537c:	2b00      	cmp	r3, #0
 800537e:	d130      	bne.n	80053e2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	9300      	str	r3, [sp, #0]
 8005384:	6a3b      	ldr	r3, [r7, #32]
 8005386:	2200      	movs	r2, #0
 8005388:	2180      	movs	r1, #128	@ 0x80
 800538a:	68f8      	ldr	r0, [r7, #12]
 800538c:	f000 fb56 	bl	8005a3c <I2C_WaitOnFlagUntilTimeout>
 8005390:	4603      	mov	r3, r0
 8005392:	2b00      	cmp	r3, #0
 8005394:	d001      	beq.n	800539a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	e04d      	b.n	8005436 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800539e:	b29b      	uxth	r3, r3
 80053a0:	2bff      	cmp	r3, #255	@ 0xff
 80053a2:	d90e      	bls.n	80053c2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	22ff      	movs	r2, #255	@ 0xff
 80053a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053ae:	b2da      	uxtb	r2, r3
 80053b0:	8979      	ldrh	r1, [r7, #10]
 80053b2:	2300      	movs	r3, #0
 80053b4:	9300      	str	r3, [sp, #0]
 80053b6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80053ba:	68f8      	ldr	r0, [r7, #12]
 80053bc:	f000 fd8e 	bl	8005edc <I2C_TransferConfig>
 80053c0:	e00f      	b.n	80053e2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053c6:	b29a      	uxth	r2, r3
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053d0:	b2da      	uxtb	r2, r3
 80053d2:	8979      	ldrh	r1, [r7, #10]
 80053d4:	2300      	movs	r3, #0
 80053d6:	9300      	str	r3, [sp, #0]
 80053d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80053dc:	68f8      	ldr	r0, [r7, #12]
 80053de:	f000 fd7d 	bl	8005edc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053e6:	b29b      	uxth	r3, r3
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d19d      	bne.n	8005328 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053ec:	697a      	ldr	r2, [r7, #20]
 80053ee:	6a39      	ldr	r1, [r7, #32]
 80053f0:	68f8      	ldr	r0, [r7, #12]
 80053f2:	f000 fbc3 	bl	8005b7c <I2C_WaitOnSTOPFlagUntilTimeout>
 80053f6:	4603      	mov	r3, r0
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d001      	beq.n	8005400 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	e01a      	b.n	8005436 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	2220      	movs	r2, #32
 8005406:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	6859      	ldr	r1, [r3, #4]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	4b0c      	ldr	r3, [pc, #48]	@ (8005444 <HAL_I2C_Master_Receive+0x1e8>)
 8005414:	400b      	ands	r3, r1
 8005416:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2220      	movs	r2, #32
 800541c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2200      	movs	r2, #0
 8005424:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2200      	movs	r2, #0
 800542c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005430:	2300      	movs	r3, #0
 8005432:	e000      	b.n	8005436 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8005434:	2302      	movs	r3, #2
  }
}
 8005436:	4618      	mov	r0, r3
 8005438:	3718      	adds	r7, #24
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}
 800543e:	bf00      	nop
 8005440:	80002400 	.word	0x80002400
 8005444:	fe00e800 	.word	0xfe00e800

08005448 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b088      	sub	sp, #32
 800544c:	af02      	add	r7, sp, #8
 800544e:	60f8      	str	r0, [r7, #12]
 8005450:	4608      	mov	r0, r1
 8005452:	4611      	mov	r1, r2
 8005454:	461a      	mov	r2, r3
 8005456:	4603      	mov	r3, r0
 8005458:	817b      	strh	r3, [r7, #10]
 800545a:	460b      	mov	r3, r1
 800545c:	813b      	strh	r3, [r7, #8]
 800545e:	4613      	mov	r3, r2
 8005460:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005468:	b2db      	uxtb	r3, r3
 800546a:	2b20      	cmp	r3, #32
 800546c:	f040 80f9 	bne.w	8005662 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005470:	6a3b      	ldr	r3, [r7, #32]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d002      	beq.n	800547c <HAL_I2C_Mem_Write+0x34>
 8005476:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005478:	2b00      	cmp	r3, #0
 800547a:	d105      	bne.n	8005488 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005482:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e0ed      	b.n	8005664 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800548e:	2b01      	cmp	r3, #1
 8005490:	d101      	bne.n	8005496 <HAL_I2C_Mem_Write+0x4e>
 8005492:	2302      	movs	r3, #2
 8005494:	e0e6      	b.n	8005664 <HAL_I2C_Mem_Write+0x21c>
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2201      	movs	r2, #1
 800549a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800549e:	f7fe f911 	bl	80036c4 <HAL_GetTick>
 80054a2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	9300      	str	r3, [sp, #0]
 80054a8:	2319      	movs	r3, #25
 80054aa:	2201      	movs	r2, #1
 80054ac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80054b0:	68f8      	ldr	r0, [r7, #12]
 80054b2:	f000 fac3 	bl	8005a3c <I2C_WaitOnFlagUntilTimeout>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d001      	beq.n	80054c0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	e0d1      	b.n	8005664 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2221      	movs	r2, #33	@ 0x21
 80054c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2240      	movs	r2, #64	@ 0x40
 80054cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2200      	movs	r2, #0
 80054d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	6a3a      	ldr	r2, [r7, #32]
 80054da:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80054e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2200      	movs	r2, #0
 80054e6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80054e8:	88f8      	ldrh	r0, [r7, #6]
 80054ea:	893a      	ldrh	r2, [r7, #8]
 80054ec:	8979      	ldrh	r1, [r7, #10]
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	9301      	str	r3, [sp, #4]
 80054f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054f4:	9300      	str	r3, [sp, #0]
 80054f6:	4603      	mov	r3, r0
 80054f8:	68f8      	ldr	r0, [r7, #12]
 80054fa:	f000 f9d3 	bl	80058a4 <I2C_RequestMemoryWrite>
 80054fe:	4603      	mov	r3, r0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d005      	beq.n	8005510 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2200      	movs	r2, #0
 8005508:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e0a9      	b.n	8005664 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005514:	b29b      	uxth	r3, r3
 8005516:	2bff      	cmp	r3, #255	@ 0xff
 8005518:	d90e      	bls.n	8005538 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	22ff      	movs	r2, #255	@ 0xff
 800551e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005524:	b2da      	uxtb	r2, r3
 8005526:	8979      	ldrh	r1, [r7, #10]
 8005528:	2300      	movs	r3, #0
 800552a:	9300      	str	r3, [sp, #0]
 800552c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005530:	68f8      	ldr	r0, [r7, #12]
 8005532:	f000 fcd3 	bl	8005edc <I2C_TransferConfig>
 8005536:	e00f      	b.n	8005558 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800553c:	b29a      	uxth	r2, r3
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005546:	b2da      	uxtb	r2, r3
 8005548:	8979      	ldrh	r1, [r7, #10]
 800554a:	2300      	movs	r3, #0
 800554c:	9300      	str	r3, [sp, #0]
 800554e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005552:	68f8      	ldr	r0, [r7, #12]
 8005554:	f000 fcc2 	bl	8005edc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005558:	697a      	ldr	r2, [r7, #20]
 800555a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800555c:	68f8      	ldr	r0, [r7, #12]
 800555e:	f000 fac6 	bl	8005aee <I2C_WaitOnTXISFlagUntilTimeout>
 8005562:	4603      	mov	r3, r0
 8005564:	2b00      	cmp	r3, #0
 8005566:	d001      	beq.n	800556c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	e07b      	b.n	8005664 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005570:	781a      	ldrb	r2, [r3, #0]
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800557c:	1c5a      	adds	r2, r3, #1
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005586:	b29b      	uxth	r3, r3
 8005588:	3b01      	subs	r3, #1
 800558a:	b29a      	uxth	r2, r3
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005594:	3b01      	subs	r3, #1
 8005596:	b29a      	uxth	r2, r3
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d034      	beq.n	8005610 <HAL_I2C_Mem_Write+0x1c8>
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d130      	bne.n	8005610 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	9300      	str	r3, [sp, #0]
 80055b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055b4:	2200      	movs	r2, #0
 80055b6:	2180      	movs	r1, #128	@ 0x80
 80055b8:	68f8      	ldr	r0, [r7, #12]
 80055ba:	f000 fa3f 	bl	8005a3c <I2C_WaitOnFlagUntilTimeout>
 80055be:	4603      	mov	r3, r0
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d001      	beq.n	80055c8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80055c4:	2301      	movs	r3, #1
 80055c6:	e04d      	b.n	8005664 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055cc:	b29b      	uxth	r3, r3
 80055ce:	2bff      	cmp	r3, #255	@ 0xff
 80055d0:	d90e      	bls.n	80055f0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	22ff      	movs	r2, #255	@ 0xff
 80055d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055dc:	b2da      	uxtb	r2, r3
 80055de:	8979      	ldrh	r1, [r7, #10]
 80055e0:	2300      	movs	r3, #0
 80055e2:	9300      	str	r3, [sp, #0]
 80055e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80055e8:	68f8      	ldr	r0, [r7, #12]
 80055ea:	f000 fc77 	bl	8005edc <I2C_TransferConfig>
 80055ee:	e00f      	b.n	8005610 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055f4:	b29a      	uxth	r2, r3
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055fe:	b2da      	uxtb	r2, r3
 8005600:	8979      	ldrh	r1, [r7, #10]
 8005602:	2300      	movs	r3, #0
 8005604:	9300      	str	r3, [sp, #0]
 8005606:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800560a:	68f8      	ldr	r0, [r7, #12]
 800560c:	f000 fc66 	bl	8005edc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005614:	b29b      	uxth	r3, r3
 8005616:	2b00      	cmp	r3, #0
 8005618:	d19e      	bne.n	8005558 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800561a:	697a      	ldr	r2, [r7, #20]
 800561c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800561e:	68f8      	ldr	r0, [r7, #12]
 8005620:	f000 faac 	bl	8005b7c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005624:	4603      	mov	r3, r0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d001      	beq.n	800562e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e01a      	b.n	8005664 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	2220      	movs	r2, #32
 8005634:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	6859      	ldr	r1, [r3, #4]
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	4b0a      	ldr	r3, [pc, #40]	@ (800566c <HAL_I2C_Mem_Write+0x224>)
 8005642:	400b      	ands	r3, r1
 8005644:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2220      	movs	r2, #32
 800564a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2200      	movs	r2, #0
 8005652:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2200      	movs	r2, #0
 800565a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800565e:	2300      	movs	r3, #0
 8005660:	e000      	b.n	8005664 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005662:	2302      	movs	r3, #2
  }
}
 8005664:	4618      	mov	r0, r3
 8005666:	3718      	adds	r7, #24
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}
 800566c:	fe00e800 	.word	0xfe00e800

08005670 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b088      	sub	sp, #32
 8005674:	af02      	add	r7, sp, #8
 8005676:	60f8      	str	r0, [r7, #12]
 8005678:	4608      	mov	r0, r1
 800567a:	4611      	mov	r1, r2
 800567c:	461a      	mov	r2, r3
 800567e:	4603      	mov	r3, r0
 8005680:	817b      	strh	r3, [r7, #10]
 8005682:	460b      	mov	r3, r1
 8005684:	813b      	strh	r3, [r7, #8]
 8005686:	4613      	mov	r3, r2
 8005688:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005690:	b2db      	uxtb	r3, r3
 8005692:	2b20      	cmp	r3, #32
 8005694:	f040 80fd 	bne.w	8005892 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005698:	6a3b      	ldr	r3, [r7, #32]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d002      	beq.n	80056a4 <HAL_I2C_Mem_Read+0x34>
 800569e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d105      	bne.n	80056b0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056aa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80056ac:	2301      	movs	r3, #1
 80056ae:	e0f1      	b.n	8005894 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80056b6:	2b01      	cmp	r3, #1
 80056b8:	d101      	bne.n	80056be <HAL_I2C_Mem_Read+0x4e>
 80056ba:	2302      	movs	r3, #2
 80056bc:	e0ea      	b.n	8005894 <HAL_I2C_Mem_Read+0x224>
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2201      	movs	r2, #1
 80056c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80056c6:	f7fd fffd 	bl	80036c4 <HAL_GetTick>
 80056ca:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	9300      	str	r3, [sp, #0]
 80056d0:	2319      	movs	r3, #25
 80056d2:	2201      	movs	r2, #1
 80056d4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80056d8:	68f8      	ldr	r0, [r7, #12]
 80056da:	f000 f9af 	bl	8005a3c <I2C_WaitOnFlagUntilTimeout>
 80056de:	4603      	mov	r3, r0
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d001      	beq.n	80056e8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80056e4:	2301      	movs	r3, #1
 80056e6:	e0d5      	b.n	8005894 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2222      	movs	r2, #34	@ 0x22
 80056ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2240      	movs	r2, #64	@ 0x40
 80056f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2200      	movs	r2, #0
 80056fc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6a3a      	ldr	r2, [r7, #32]
 8005702:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005708:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2200      	movs	r2, #0
 800570e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005710:	88f8      	ldrh	r0, [r7, #6]
 8005712:	893a      	ldrh	r2, [r7, #8]
 8005714:	8979      	ldrh	r1, [r7, #10]
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	9301      	str	r3, [sp, #4]
 800571a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800571c:	9300      	str	r3, [sp, #0]
 800571e:	4603      	mov	r3, r0
 8005720:	68f8      	ldr	r0, [r7, #12]
 8005722:	f000 f913 	bl	800594c <I2C_RequestMemoryRead>
 8005726:	4603      	mov	r3, r0
 8005728:	2b00      	cmp	r3, #0
 800572a:	d005      	beq.n	8005738 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2200      	movs	r2, #0
 8005730:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	e0ad      	b.n	8005894 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800573c:	b29b      	uxth	r3, r3
 800573e:	2bff      	cmp	r3, #255	@ 0xff
 8005740:	d90e      	bls.n	8005760 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2201      	movs	r2, #1
 8005746:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800574c:	b2da      	uxtb	r2, r3
 800574e:	8979      	ldrh	r1, [r7, #10]
 8005750:	4b52      	ldr	r3, [pc, #328]	@ (800589c <HAL_I2C_Mem_Read+0x22c>)
 8005752:	9300      	str	r3, [sp, #0]
 8005754:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005758:	68f8      	ldr	r0, [r7, #12]
 800575a:	f000 fbbf 	bl	8005edc <I2C_TransferConfig>
 800575e:	e00f      	b.n	8005780 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005764:	b29a      	uxth	r2, r3
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800576e:	b2da      	uxtb	r2, r3
 8005770:	8979      	ldrh	r1, [r7, #10]
 8005772:	4b4a      	ldr	r3, [pc, #296]	@ (800589c <HAL_I2C_Mem_Read+0x22c>)
 8005774:	9300      	str	r3, [sp, #0]
 8005776:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800577a:	68f8      	ldr	r0, [r7, #12]
 800577c:	f000 fbae 	bl	8005edc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	9300      	str	r3, [sp, #0]
 8005784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005786:	2200      	movs	r2, #0
 8005788:	2104      	movs	r1, #4
 800578a:	68f8      	ldr	r0, [r7, #12]
 800578c:	f000 f956 	bl	8005a3c <I2C_WaitOnFlagUntilTimeout>
 8005790:	4603      	mov	r3, r0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d001      	beq.n	800579a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005796:	2301      	movs	r3, #1
 8005798:	e07c      	b.n	8005894 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057a4:	b2d2      	uxtb	r2, r2
 80057a6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ac:	1c5a      	adds	r2, r3, #1
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057b6:	3b01      	subs	r3, #1
 80057b8:	b29a      	uxth	r2, r3
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	3b01      	subs	r3, #1
 80057c6:	b29a      	uxth	r2, r3
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d034      	beq.n	8005840 <HAL_I2C_Mem_Read+0x1d0>
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d130      	bne.n	8005840 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	9300      	str	r3, [sp, #0]
 80057e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e4:	2200      	movs	r2, #0
 80057e6:	2180      	movs	r1, #128	@ 0x80
 80057e8:	68f8      	ldr	r0, [r7, #12]
 80057ea:	f000 f927 	bl	8005a3c <I2C_WaitOnFlagUntilTimeout>
 80057ee:	4603      	mov	r3, r0
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d001      	beq.n	80057f8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e04d      	b.n	8005894 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057fc:	b29b      	uxth	r3, r3
 80057fe:	2bff      	cmp	r3, #255	@ 0xff
 8005800:	d90e      	bls.n	8005820 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2201      	movs	r2, #1
 8005806:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800580c:	b2da      	uxtb	r2, r3
 800580e:	8979      	ldrh	r1, [r7, #10]
 8005810:	2300      	movs	r3, #0
 8005812:	9300      	str	r3, [sp, #0]
 8005814:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005818:	68f8      	ldr	r0, [r7, #12]
 800581a:	f000 fb5f 	bl	8005edc <I2C_TransferConfig>
 800581e:	e00f      	b.n	8005840 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005824:	b29a      	uxth	r2, r3
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800582e:	b2da      	uxtb	r2, r3
 8005830:	8979      	ldrh	r1, [r7, #10]
 8005832:	2300      	movs	r3, #0
 8005834:	9300      	str	r3, [sp, #0]
 8005836:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800583a:	68f8      	ldr	r0, [r7, #12]
 800583c:	f000 fb4e 	bl	8005edc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005844:	b29b      	uxth	r3, r3
 8005846:	2b00      	cmp	r3, #0
 8005848:	d19a      	bne.n	8005780 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800584a:	697a      	ldr	r2, [r7, #20]
 800584c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800584e:	68f8      	ldr	r0, [r7, #12]
 8005850:	f000 f994 	bl	8005b7c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005854:	4603      	mov	r3, r0
 8005856:	2b00      	cmp	r3, #0
 8005858:	d001      	beq.n	800585e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800585a:	2301      	movs	r3, #1
 800585c:	e01a      	b.n	8005894 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2220      	movs	r2, #32
 8005864:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	6859      	ldr	r1, [r3, #4]
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681a      	ldr	r2, [r3, #0]
 8005870:	4b0b      	ldr	r3, [pc, #44]	@ (80058a0 <HAL_I2C_Mem_Read+0x230>)
 8005872:	400b      	ands	r3, r1
 8005874:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2220      	movs	r2, #32
 800587a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2200      	movs	r2, #0
 8005882:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2200      	movs	r2, #0
 800588a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800588e:	2300      	movs	r3, #0
 8005890:	e000      	b.n	8005894 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005892:	2302      	movs	r3, #2
  }
}
 8005894:	4618      	mov	r0, r3
 8005896:	3718      	adds	r7, #24
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}
 800589c:	80002400 	.word	0x80002400
 80058a0:	fe00e800 	.word	0xfe00e800

080058a4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b086      	sub	sp, #24
 80058a8:	af02      	add	r7, sp, #8
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	4608      	mov	r0, r1
 80058ae:	4611      	mov	r1, r2
 80058b0:	461a      	mov	r2, r3
 80058b2:	4603      	mov	r3, r0
 80058b4:	817b      	strh	r3, [r7, #10]
 80058b6:	460b      	mov	r3, r1
 80058b8:	813b      	strh	r3, [r7, #8]
 80058ba:	4613      	mov	r3, r2
 80058bc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80058be:	88fb      	ldrh	r3, [r7, #6]
 80058c0:	b2da      	uxtb	r2, r3
 80058c2:	8979      	ldrh	r1, [r7, #10]
 80058c4:	4b20      	ldr	r3, [pc, #128]	@ (8005948 <I2C_RequestMemoryWrite+0xa4>)
 80058c6:	9300      	str	r3, [sp, #0]
 80058c8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80058cc:	68f8      	ldr	r0, [r7, #12]
 80058ce:	f000 fb05 	bl	8005edc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058d2:	69fa      	ldr	r2, [r7, #28]
 80058d4:	69b9      	ldr	r1, [r7, #24]
 80058d6:	68f8      	ldr	r0, [r7, #12]
 80058d8:	f000 f909 	bl	8005aee <I2C_WaitOnTXISFlagUntilTimeout>
 80058dc:	4603      	mov	r3, r0
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d001      	beq.n	80058e6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e02c      	b.n	8005940 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80058e6:	88fb      	ldrh	r3, [r7, #6]
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d105      	bne.n	80058f8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80058ec:	893b      	ldrh	r3, [r7, #8]
 80058ee:	b2da      	uxtb	r2, r3
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	629a      	str	r2, [r3, #40]	@ 0x28
 80058f6:	e015      	b.n	8005924 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80058f8:	893b      	ldrh	r3, [r7, #8]
 80058fa:	0a1b      	lsrs	r3, r3, #8
 80058fc:	b29b      	uxth	r3, r3
 80058fe:	b2da      	uxtb	r2, r3
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005906:	69fa      	ldr	r2, [r7, #28]
 8005908:	69b9      	ldr	r1, [r7, #24]
 800590a:	68f8      	ldr	r0, [r7, #12]
 800590c:	f000 f8ef 	bl	8005aee <I2C_WaitOnTXISFlagUntilTimeout>
 8005910:	4603      	mov	r3, r0
 8005912:	2b00      	cmp	r3, #0
 8005914:	d001      	beq.n	800591a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e012      	b.n	8005940 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800591a:	893b      	ldrh	r3, [r7, #8]
 800591c:	b2da      	uxtb	r2, r3
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005924:	69fb      	ldr	r3, [r7, #28]
 8005926:	9300      	str	r3, [sp, #0]
 8005928:	69bb      	ldr	r3, [r7, #24]
 800592a:	2200      	movs	r2, #0
 800592c:	2180      	movs	r1, #128	@ 0x80
 800592e:	68f8      	ldr	r0, [r7, #12]
 8005930:	f000 f884 	bl	8005a3c <I2C_WaitOnFlagUntilTimeout>
 8005934:	4603      	mov	r3, r0
 8005936:	2b00      	cmp	r3, #0
 8005938:	d001      	beq.n	800593e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e000      	b.n	8005940 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800593e:	2300      	movs	r3, #0
}
 8005940:	4618      	mov	r0, r3
 8005942:	3710      	adds	r7, #16
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}
 8005948:	80002000 	.word	0x80002000

0800594c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b086      	sub	sp, #24
 8005950:	af02      	add	r7, sp, #8
 8005952:	60f8      	str	r0, [r7, #12]
 8005954:	4608      	mov	r0, r1
 8005956:	4611      	mov	r1, r2
 8005958:	461a      	mov	r2, r3
 800595a:	4603      	mov	r3, r0
 800595c:	817b      	strh	r3, [r7, #10]
 800595e:	460b      	mov	r3, r1
 8005960:	813b      	strh	r3, [r7, #8]
 8005962:	4613      	mov	r3, r2
 8005964:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005966:	88fb      	ldrh	r3, [r7, #6]
 8005968:	b2da      	uxtb	r2, r3
 800596a:	8979      	ldrh	r1, [r7, #10]
 800596c:	4b20      	ldr	r3, [pc, #128]	@ (80059f0 <I2C_RequestMemoryRead+0xa4>)
 800596e:	9300      	str	r3, [sp, #0]
 8005970:	2300      	movs	r3, #0
 8005972:	68f8      	ldr	r0, [r7, #12]
 8005974:	f000 fab2 	bl	8005edc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005978:	69fa      	ldr	r2, [r7, #28]
 800597a:	69b9      	ldr	r1, [r7, #24]
 800597c:	68f8      	ldr	r0, [r7, #12]
 800597e:	f000 f8b6 	bl	8005aee <I2C_WaitOnTXISFlagUntilTimeout>
 8005982:	4603      	mov	r3, r0
 8005984:	2b00      	cmp	r3, #0
 8005986:	d001      	beq.n	800598c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005988:	2301      	movs	r3, #1
 800598a:	e02c      	b.n	80059e6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800598c:	88fb      	ldrh	r3, [r7, #6]
 800598e:	2b01      	cmp	r3, #1
 8005990:	d105      	bne.n	800599e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005992:	893b      	ldrh	r3, [r7, #8]
 8005994:	b2da      	uxtb	r2, r3
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	629a      	str	r2, [r3, #40]	@ 0x28
 800599c:	e015      	b.n	80059ca <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800599e:	893b      	ldrh	r3, [r7, #8]
 80059a0:	0a1b      	lsrs	r3, r3, #8
 80059a2:	b29b      	uxth	r3, r3
 80059a4:	b2da      	uxtb	r2, r3
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059ac:	69fa      	ldr	r2, [r7, #28]
 80059ae:	69b9      	ldr	r1, [r7, #24]
 80059b0:	68f8      	ldr	r0, [r7, #12]
 80059b2:	f000 f89c 	bl	8005aee <I2C_WaitOnTXISFlagUntilTimeout>
 80059b6:	4603      	mov	r3, r0
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d001      	beq.n	80059c0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80059bc:	2301      	movs	r3, #1
 80059be:	e012      	b.n	80059e6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80059c0:	893b      	ldrh	r3, [r7, #8]
 80059c2:	b2da      	uxtb	r2, r3
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80059ca:	69fb      	ldr	r3, [r7, #28]
 80059cc:	9300      	str	r3, [sp, #0]
 80059ce:	69bb      	ldr	r3, [r7, #24]
 80059d0:	2200      	movs	r2, #0
 80059d2:	2140      	movs	r1, #64	@ 0x40
 80059d4:	68f8      	ldr	r0, [r7, #12]
 80059d6:	f000 f831 	bl	8005a3c <I2C_WaitOnFlagUntilTimeout>
 80059da:	4603      	mov	r3, r0
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d001      	beq.n	80059e4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e000      	b.n	80059e6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80059e4:	2300      	movs	r3, #0
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3710      	adds	r7, #16
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}
 80059ee:	bf00      	nop
 80059f0:	80002000 	.word	0x80002000

080059f4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b083      	sub	sp, #12
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	699b      	ldr	r3, [r3, #24]
 8005a02:	f003 0302 	and.w	r3, r3, #2
 8005a06:	2b02      	cmp	r3, #2
 8005a08:	d103      	bne.n	8005a12 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	699b      	ldr	r3, [r3, #24]
 8005a18:	f003 0301 	and.w	r3, r3, #1
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d007      	beq.n	8005a30 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	699a      	ldr	r2, [r3, #24]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f042 0201 	orr.w	r2, r2, #1
 8005a2e:	619a      	str	r2, [r3, #24]
  }
}
 8005a30:	bf00      	nop
 8005a32:	370c      	adds	r7, #12
 8005a34:	46bd      	mov	sp, r7
 8005a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3a:	4770      	bx	lr

08005a3c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b084      	sub	sp, #16
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	60f8      	str	r0, [r7, #12]
 8005a44:	60b9      	str	r1, [r7, #8]
 8005a46:	603b      	str	r3, [r7, #0]
 8005a48:	4613      	mov	r3, r2
 8005a4a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a4c:	e03b      	b.n	8005ac6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a4e:	69ba      	ldr	r2, [r7, #24]
 8005a50:	6839      	ldr	r1, [r7, #0]
 8005a52:	68f8      	ldr	r0, [r7, #12]
 8005a54:	f000 f962 	bl	8005d1c <I2C_IsErrorOccurred>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d001      	beq.n	8005a62 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	e041      	b.n	8005ae6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a68:	d02d      	beq.n	8005ac6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a6a:	f7fd fe2b 	bl	80036c4 <HAL_GetTick>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	69bb      	ldr	r3, [r7, #24]
 8005a72:	1ad3      	subs	r3, r2, r3
 8005a74:	683a      	ldr	r2, [r7, #0]
 8005a76:	429a      	cmp	r2, r3
 8005a78:	d302      	bcc.n	8005a80 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d122      	bne.n	8005ac6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	699a      	ldr	r2, [r3, #24]
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	4013      	ands	r3, r2
 8005a8a:	68ba      	ldr	r2, [r7, #8]
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	bf0c      	ite	eq
 8005a90:	2301      	moveq	r3, #1
 8005a92:	2300      	movne	r3, #0
 8005a94:	b2db      	uxtb	r3, r3
 8005a96:	461a      	mov	r2, r3
 8005a98:	79fb      	ldrb	r3, [r7, #7]
 8005a9a:	429a      	cmp	r2, r3
 8005a9c:	d113      	bne.n	8005ac6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aa2:	f043 0220 	orr.w	r2, r3, #32
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2220      	movs	r2, #32
 8005aae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2200      	movs	r2, #0
 8005abe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e00f      	b.n	8005ae6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	699a      	ldr	r2, [r3, #24]
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	4013      	ands	r3, r2
 8005ad0:	68ba      	ldr	r2, [r7, #8]
 8005ad2:	429a      	cmp	r2, r3
 8005ad4:	bf0c      	ite	eq
 8005ad6:	2301      	moveq	r3, #1
 8005ad8:	2300      	movne	r3, #0
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	461a      	mov	r2, r3
 8005ade:	79fb      	ldrb	r3, [r7, #7]
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	d0b4      	beq.n	8005a4e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ae4:	2300      	movs	r3, #0
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	3710      	adds	r7, #16
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}

08005aee <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005aee:	b580      	push	{r7, lr}
 8005af0:	b084      	sub	sp, #16
 8005af2:	af00      	add	r7, sp, #0
 8005af4:	60f8      	str	r0, [r7, #12]
 8005af6:	60b9      	str	r1, [r7, #8]
 8005af8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005afa:	e033      	b.n	8005b64 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005afc:	687a      	ldr	r2, [r7, #4]
 8005afe:	68b9      	ldr	r1, [r7, #8]
 8005b00:	68f8      	ldr	r0, [r7, #12]
 8005b02:	f000 f90b 	bl	8005d1c <I2C_IsErrorOccurred>
 8005b06:	4603      	mov	r3, r0
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d001      	beq.n	8005b10 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	e031      	b.n	8005b74 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b16:	d025      	beq.n	8005b64 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b18:	f7fd fdd4 	bl	80036c4 <HAL_GetTick>
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	1ad3      	subs	r3, r2, r3
 8005b22:	68ba      	ldr	r2, [r7, #8]
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d302      	bcc.n	8005b2e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d11a      	bne.n	8005b64 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	699b      	ldr	r3, [r3, #24]
 8005b34:	f003 0302 	and.w	r3, r3, #2
 8005b38:	2b02      	cmp	r3, #2
 8005b3a:	d013      	beq.n	8005b64 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b40:	f043 0220 	orr.w	r2, r3, #32
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2220      	movs	r2, #32
 8005b4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2200      	movs	r2, #0
 8005b54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005b60:	2301      	movs	r3, #1
 8005b62:	e007      	b.n	8005b74 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	699b      	ldr	r3, [r3, #24]
 8005b6a:	f003 0302 	and.w	r3, r3, #2
 8005b6e:	2b02      	cmp	r3, #2
 8005b70:	d1c4      	bne.n	8005afc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005b72:	2300      	movs	r3, #0
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	3710      	adds	r7, #16
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}

08005b7c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b084      	sub	sp, #16
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	60b9      	str	r1, [r7, #8]
 8005b86:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b88:	e02f      	b.n	8005bea <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	68b9      	ldr	r1, [r7, #8]
 8005b8e:	68f8      	ldr	r0, [r7, #12]
 8005b90:	f000 f8c4 	bl	8005d1c <I2C_IsErrorOccurred>
 8005b94:	4603      	mov	r3, r0
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d001      	beq.n	8005b9e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e02d      	b.n	8005bfa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b9e:	f7fd fd91 	bl	80036c4 <HAL_GetTick>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	1ad3      	subs	r3, r2, r3
 8005ba8:	68ba      	ldr	r2, [r7, #8]
 8005baa:	429a      	cmp	r2, r3
 8005bac:	d302      	bcc.n	8005bb4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d11a      	bne.n	8005bea <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	699b      	ldr	r3, [r3, #24]
 8005bba:	f003 0320 	and.w	r3, r3, #32
 8005bbe:	2b20      	cmp	r3, #32
 8005bc0:	d013      	beq.n	8005bea <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bc6:	f043 0220 	orr.w	r2, r3, #32
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2220      	movs	r2, #32
 8005bd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	2200      	movs	r2, #0
 8005be2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005be6:	2301      	movs	r3, #1
 8005be8:	e007      	b.n	8005bfa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	699b      	ldr	r3, [r3, #24]
 8005bf0:	f003 0320 	and.w	r3, r3, #32
 8005bf4:	2b20      	cmp	r3, #32
 8005bf6:	d1c8      	bne.n	8005b8a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005bf8:	2300      	movs	r3, #0
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	3710      	adds	r7, #16
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}
	...

08005c04 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b086      	sub	sp, #24
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	60f8      	str	r0, [r7, #12]
 8005c0c:	60b9      	str	r1, [r7, #8]
 8005c0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c10:	2300      	movs	r3, #0
 8005c12:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8005c14:	e071      	b.n	8005cfa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c16:	687a      	ldr	r2, [r7, #4]
 8005c18:	68b9      	ldr	r1, [r7, #8]
 8005c1a:	68f8      	ldr	r0, [r7, #12]
 8005c1c:	f000 f87e 	bl	8005d1c <I2C_IsErrorOccurred>
 8005c20:	4603      	mov	r3, r0
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d001      	beq.n	8005c2a <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	699b      	ldr	r3, [r3, #24]
 8005c30:	f003 0320 	and.w	r3, r3, #32
 8005c34:	2b20      	cmp	r3, #32
 8005c36:	d13b      	bne.n	8005cb0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8005c38:	7dfb      	ldrb	r3, [r7, #23]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d138      	bne.n	8005cb0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	699b      	ldr	r3, [r3, #24]
 8005c44:	f003 0304 	and.w	r3, r3, #4
 8005c48:	2b04      	cmp	r3, #4
 8005c4a:	d105      	bne.n	8005c58 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d001      	beq.n	8005c58 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8005c54:	2300      	movs	r3, #0
 8005c56:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	699b      	ldr	r3, [r3, #24]
 8005c5e:	f003 0310 	and.w	r3, r3, #16
 8005c62:	2b10      	cmp	r3, #16
 8005c64:	d121      	bne.n	8005caa <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	2210      	movs	r2, #16
 8005c6c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	2204      	movs	r2, #4
 8005c72:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	2220      	movs	r2, #32
 8005c7a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	6859      	ldr	r1, [r3, #4]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	4b24      	ldr	r3, [pc, #144]	@ (8005d18 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8005c88:	400b      	ands	r3, r1
 8005c8a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2220      	movs	r2, #32
 8005c90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2200      	movs	r2, #0
 8005c98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	75fb      	strb	r3, [r7, #23]
 8005ca8:	e002      	b.n	8005cb0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2200      	movs	r2, #0
 8005cae:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8005cb0:	f7fd fd08 	bl	80036c4 <HAL_GetTick>
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	1ad3      	subs	r3, r2, r3
 8005cba:	68ba      	ldr	r2, [r7, #8]
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d302      	bcc.n	8005cc6 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d119      	bne.n	8005cfa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8005cc6:	7dfb      	ldrb	r3, [r7, #23]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d116      	bne.n	8005cfa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	699b      	ldr	r3, [r3, #24]
 8005cd2:	f003 0304 	and.w	r3, r3, #4
 8005cd6:	2b04      	cmp	r3, #4
 8005cd8:	d00f      	beq.n	8005cfa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cde:	f043 0220 	orr.w	r2, r3, #32
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2220      	movs	r2, #32
 8005cea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	699b      	ldr	r3, [r3, #24]
 8005d00:	f003 0304 	and.w	r3, r3, #4
 8005d04:	2b04      	cmp	r3, #4
 8005d06:	d002      	beq.n	8005d0e <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8005d08:	7dfb      	ldrb	r3, [r7, #23]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d083      	beq.n	8005c16 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8005d0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3718      	adds	r7, #24
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}
 8005d18:	fe00e800 	.word	0xfe00e800

08005d1c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b08a      	sub	sp, #40	@ 0x28
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	60f8      	str	r0, [r7, #12]
 8005d24:	60b9      	str	r1, [r7, #8]
 8005d26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	699b      	ldr	r3, [r3, #24]
 8005d34:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005d36:	2300      	movs	r3, #0
 8005d38:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	f003 0310 	and.w	r3, r3, #16
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d068      	beq.n	8005e1a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	2210      	movs	r2, #16
 8005d4e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005d50:	e049      	b.n	8005de6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d58:	d045      	beq.n	8005de6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005d5a:	f7fd fcb3 	bl	80036c4 <HAL_GetTick>
 8005d5e:	4602      	mov	r2, r0
 8005d60:	69fb      	ldr	r3, [r7, #28]
 8005d62:	1ad3      	subs	r3, r2, r3
 8005d64:	68ba      	ldr	r2, [r7, #8]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d302      	bcc.n	8005d70 <I2C_IsErrorOccurred+0x54>
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d13a      	bne.n	8005de6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005d7a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d82:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	699b      	ldr	r3, [r3, #24]
 8005d8a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d8e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d92:	d121      	bne.n	8005dd8 <I2C_IsErrorOccurred+0xbc>
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005d9a:	d01d      	beq.n	8005dd8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005d9c:	7cfb      	ldrb	r3, [r7, #19]
 8005d9e:	2b20      	cmp	r3, #32
 8005da0:	d01a      	beq.n	8005dd8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	685a      	ldr	r2, [r3, #4]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005db0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005db2:	f7fd fc87 	bl	80036c4 <HAL_GetTick>
 8005db6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005db8:	e00e      	b.n	8005dd8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005dba:	f7fd fc83 	bl	80036c4 <HAL_GetTick>
 8005dbe:	4602      	mov	r2, r0
 8005dc0:	69fb      	ldr	r3, [r7, #28]
 8005dc2:	1ad3      	subs	r3, r2, r3
 8005dc4:	2b19      	cmp	r3, #25
 8005dc6:	d907      	bls.n	8005dd8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005dc8:	6a3b      	ldr	r3, [r7, #32]
 8005dca:	f043 0320 	orr.w	r3, r3, #32
 8005dce:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005dd6:	e006      	b.n	8005de6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	699b      	ldr	r3, [r3, #24]
 8005dde:	f003 0320 	and.w	r3, r3, #32
 8005de2:	2b20      	cmp	r3, #32
 8005de4:	d1e9      	bne.n	8005dba <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	699b      	ldr	r3, [r3, #24]
 8005dec:	f003 0320 	and.w	r3, r3, #32
 8005df0:	2b20      	cmp	r3, #32
 8005df2:	d003      	beq.n	8005dfc <I2C_IsErrorOccurred+0xe0>
 8005df4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d0aa      	beq.n	8005d52 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005dfc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d103      	bne.n	8005e0c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	2220      	movs	r2, #32
 8005e0a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005e0c:	6a3b      	ldr	r3, [r7, #32]
 8005e0e:	f043 0304 	orr.w	r3, r3, #4
 8005e12:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005e14:	2301      	movs	r3, #1
 8005e16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	699b      	ldr	r3, [r3, #24]
 8005e20:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005e22:	69bb      	ldr	r3, [r7, #24]
 8005e24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d00b      	beq.n	8005e44 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005e2c:	6a3b      	ldr	r3, [r7, #32]
 8005e2e:	f043 0301 	orr.w	r3, r3, #1
 8005e32:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005e3c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005e44:	69bb      	ldr	r3, [r7, #24]
 8005e46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d00b      	beq.n	8005e66 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005e4e:	6a3b      	ldr	r3, [r7, #32]
 8005e50:	f043 0308 	orr.w	r3, r3, #8
 8005e54:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005e5e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005e66:	69bb      	ldr	r3, [r7, #24]
 8005e68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d00b      	beq.n	8005e88 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005e70:	6a3b      	ldr	r3, [r7, #32]
 8005e72:	f043 0302 	orr.w	r3, r3, #2
 8005e76:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e80:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005e82:	2301      	movs	r3, #1
 8005e84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005e88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d01c      	beq.n	8005eca <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005e90:	68f8      	ldr	r0, [r7, #12]
 8005e92:	f7ff fdaf 	bl	80059f4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	6859      	ldr	r1, [r3, #4]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	4b0d      	ldr	r3, [pc, #52]	@ (8005ed8 <I2C_IsErrorOccurred+0x1bc>)
 8005ea2:	400b      	ands	r3, r1
 8005ea4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005eaa:	6a3b      	ldr	r3, [r7, #32]
 8005eac:	431a      	orrs	r2, r3
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2220      	movs	r2, #32
 8005eb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005eca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005ece:	4618      	mov	r0, r3
 8005ed0:	3728      	adds	r7, #40	@ 0x28
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bd80      	pop	{r7, pc}
 8005ed6:	bf00      	nop
 8005ed8:	fe00e800 	.word	0xfe00e800

08005edc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b087      	sub	sp, #28
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	60f8      	str	r0, [r7, #12]
 8005ee4:	607b      	str	r3, [r7, #4]
 8005ee6:	460b      	mov	r3, r1
 8005ee8:	817b      	strh	r3, [r7, #10]
 8005eea:	4613      	mov	r3, r2
 8005eec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005eee:	897b      	ldrh	r3, [r7, #10]
 8005ef0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005ef4:	7a7b      	ldrb	r3, [r7, #9]
 8005ef6:	041b      	lsls	r3, r3, #16
 8005ef8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005efc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005f02:	6a3b      	ldr	r3, [r7, #32]
 8005f04:	4313      	orrs	r3, r2
 8005f06:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005f0a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	685a      	ldr	r2, [r3, #4]
 8005f12:	6a3b      	ldr	r3, [r7, #32]
 8005f14:	0d5b      	lsrs	r3, r3, #21
 8005f16:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005f1a:	4b08      	ldr	r3, [pc, #32]	@ (8005f3c <I2C_TransferConfig+0x60>)
 8005f1c:	430b      	orrs	r3, r1
 8005f1e:	43db      	mvns	r3, r3
 8005f20:	ea02 0103 	and.w	r1, r2, r3
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	697a      	ldr	r2, [r7, #20]
 8005f2a:	430a      	orrs	r2, r1
 8005f2c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005f2e:	bf00      	nop
 8005f30:	371c      	adds	r7, #28
 8005f32:	46bd      	mov	sp, r7
 8005f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f38:	4770      	bx	lr
 8005f3a:	bf00      	nop
 8005f3c:	03ff63ff 	.word	0x03ff63ff

08005f40 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b083      	sub	sp, #12
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f50:	b2db      	uxtb	r3, r3
 8005f52:	2b20      	cmp	r3, #32
 8005f54:	d138      	bne.n	8005fc8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	d101      	bne.n	8005f64 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005f60:	2302      	movs	r3, #2
 8005f62:	e032      	b.n	8005fca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2201      	movs	r2, #1
 8005f68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2224      	movs	r2, #36	@ 0x24
 8005f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f022 0201 	bic.w	r2, r2, #1
 8005f82:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005f92:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	6819      	ldr	r1, [r3, #0]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	683a      	ldr	r2, [r7, #0]
 8005fa0:	430a      	orrs	r2, r1
 8005fa2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681a      	ldr	r2, [r3, #0]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f042 0201 	orr.w	r2, r2, #1
 8005fb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2220      	movs	r2, #32
 8005fb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	e000      	b.n	8005fca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005fc8:	2302      	movs	r3, #2
  }
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	370c      	adds	r7, #12
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd4:	4770      	bx	lr

08005fd6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005fd6:	b480      	push	{r7}
 8005fd8:	b085      	sub	sp, #20
 8005fda:	af00      	add	r7, sp, #0
 8005fdc:	6078      	str	r0, [r7, #4]
 8005fde:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fe6:	b2db      	uxtb	r3, r3
 8005fe8:	2b20      	cmp	r3, #32
 8005fea:	d139      	bne.n	8006060 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d101      	bne.n	8005ffa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005ff6:	2302      	movs	r3, #2
 8005ff8:	e033      	b.n	8006062 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2224      	movs	r2, #36	@ 0x24
 8006006:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	681a      	ldr	r2, [r3, #0]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f022 0201 	bic.w	r2, r2, #1
 8006018:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006028:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	021b      	lsls	r3, r3, #8
 800602e:	68fa      	ldr	r2, [r7, #12]
 8006030:	4313      	orrs	r3, r2
 8006032:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	68fa      	ldr	r2, [r7, #12]
 800603a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	681a      	ldr	r2, [r3, #0]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f042 0201 	orr.w	r2, r2, #1
 800604a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2220      	movs	r2, #32
 8006050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2200      	movs	r2, #0
 8006058:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800605c:	2300      	movs	r3, #0
 800605e:	e000      	b.n	8006062 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006060:	2302      	movs	r3, #2
  }
}
 8006062:	4618      	mov	r0, r3
 8006064:	3714      	adds	r7, #20
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
	...

08006070 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8006076:	af00      	add	r7, sp, #0
 8006078:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800607c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006080:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006082:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006086:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d102      	bne.n	8006096 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8006090:	2301      	movs	r3, #1
 8006092:	f001 b83a 	b.w	800710a <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006096:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800609a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f003 0301 	and.w	r3, r3, #1
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	f000 816f 	beq.w	800638a <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80060ac:	4bb5      	ldr	r3, [pc, #724]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	f003 030c 	and.w	r3, r3, #12
 80060b4:	2b04      	cmp	r3, #4
 80060b6:	d00c      	beq.n	80060d2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80060b8:	4bb2      	ldr	r3, [pc, #712]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	f003 030c 	and.w	r3, r3, #12
 80060c0:	2b08      	cmp	r3, #8
 80060c2:	d15c      	bne.n	800617e <HAL_RCC_OscConfig+0x10e>
 80060c4:	4baf      	ldr	r3, [pc, #700]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80060cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060d0:	d155      	bne.n	800617e <HAL_RCC_OscConfig+0x10e>
 80060d2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80060d6:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060da:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80060de:	fa93 f3a3 	rbit	r3, r3
 80060e2:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80060e6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060ea:	fab3 f383 	clz	r3, r3
 80060ee:	b2db      	uxtb	r3, r3
 80060f0:	095b      	lsrs	r3, r3, #5
 80060f2:	b2db      	uxtb	r3, r3
 80060f4:	f043 0301 	orr.w	r3, r3, #1
 80060f8:	b2db      	uxtb	r3, r3
 80060fa:	2b01      	cmp	r3, #1
 80060fc:	d102      	bne.n	8006104 <HAL_RCC_OscConfig+0x94>
 80060fe:	4ba1      	ldr	r3, [pc, #644]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	e015      	b.n	8006130 <HAL_RCC_OscConfig+0xc0>
 8006104:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006108:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800610c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8006110:	fa93 f3a3 	rbit	r3, r3
 8006114:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8006118:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800611c:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8006120:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8006124:	fa93 f3a3 	rbit	r3, r3
 8006128:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800612c:	4b95      	ldr	r3, [pc, #596]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 800612e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006130:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006134:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8006138:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 800613c:	fa92 f2a2 	rbit	r2, r2
 8006140:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8006144:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8006148:	fab2 f282 	clz	r2, r2
 800614c:	b2d2      	uxtb	r2, r2
 800614e:	f042 0220 	orr.w	r2, r2, #32
 8006152:	b2d2      	uxtb	r2, r2
 8006154:	f002 021f 	and.w	r2, r2, #31
 8006158:	2101      	movs	r1, #1
 800615a:	fa01 f202 	lsl.w	r2, r1, r2
 800615e:	4013      	ands	r3, r2
 8006160:	2b00      	cmp	r3, #0
 8006162:	f000 8111 	beq.w	8006388 <HAL_RCC_OscConfig+0x318>
 8006166:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800616a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	2b00      	cmp	r3, #0
 8006174:	f040 8108 	bne.w	8006388 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	f000 bfc6 	b.w	800710a <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800617e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006182:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800618e:	d106      	bne.n	800619e <HAL_RCC_OscConfig+0x12e>
 8006190:	4b7c      	ldr	r3, [pc, #496]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a7b      	ldr	r2, [pc, #492]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 8006196:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800619a:	6013      	str	r3, [r2, #0]
 800619c:	e036      	b.n	800620c <HAL_RCC_OscConfig+0x19c>
 800619e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80061a2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d10c      	bne.n	80061c8 <HAL_RCC_OscConfig+0x158>
 80061ae:	4b75      	ldr	r3, [pc, #468]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a74      	ldr	r2, [pc, #464]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 80061b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061b8:	6013      	str	r3, [r2, #0]
 80061ba:	4b72      	ldr	r3, [pc, #456]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	4a71      	ldr	r2, [pc, #452]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 80061c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80061c4:	6013      	str	r3, [r2, #0]
 80061c6:	e021      	b.n	800620c <HAL_RCC_OscConfig+0x19c>
 80061c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80061cc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80061d8:	d10c      	bne.n	80061f4 <HAL_RCC_OscConfig+0x184>
 80061da:	4b6a      	ldr	r3, [pc, #424]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a69      	ldr	r2, [pc, #420]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 80061e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80061e4:	6013      	str	r3, [r2, #0]
 80061e6:	4b67      	ldr	r3, [pc, #412]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a66      	ldr	r2, [pc, #408]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 80061ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061f0:	6013      	str	r3, [r2, #0]
 80061f2:	e00b      	b.n	800620c <HAL_RCC_OscConfig+0x19c>
 80061f4:	4b63      	ldr	r3, [pc, #396]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a62      	ldr	r2, [pc, #392]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 80061fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061fe:	6013      	str	r3, [r2, #0]
 8006200:	4b60      	ldr	r3, [pc, #384]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a5f      	ldr	r2, [pc, #380]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 8006206:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800620a:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800620c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006210:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d059      	beq.n	80062d0 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800621c:	f7fd fa52 	bl	80036c4 <HAL_GetTick>
 8006220:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006224:	e00a      	b.n	800623c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006226:	f7fd fa4d 	bl	80036c4 <HAL_GetTick>
 800622a:	4602      	mov	r2, r0
 800622c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006230:	1ad3      	subs	r3, r2, r3
 8006232:	2b64      	cmp	r3, #100	@ 0x64
 8006234:	d902      	bls.n	800623c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8006236:	2303      	movs	r3, #3
 8006238:	f000 bf67 	b.w	800710a <HAL_RCC_OscConfig+0x109a>
 800623c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006240:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006244:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8006248:	fa93 f3a3 	rbit	r3, r3
 800624c:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8006250:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006254:	fab3 f383 	clz	r3, r3
 8006258:	b2db      	uxtb	r3, r3
 800625a:	095b      	lsrs	r3, r3, #5
 800625c:	b2db      	uxtb	r3, r3
 800625e:	f043 0301 	orr.w	r3, r3, #1
 8006262:	b2db      	uxtb	r3, r3
 8006264:	2b01      	cmp	r3, #1
 8006266:	d102      	bne.n	800626e <HAL_RCC_OscConfig+0x1fe>
 8006268:	4b46      	ldr	r3, [pc, #280]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	e015      	b.n	800629a <HAL_RCC_OscConfig+0x22a>
 800626e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006272:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006276:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800627a:	fa93 f3a3 	rbit	r3, r3
 800627e:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8006282:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006286:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800628a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800628e:	fa93 f3a3 	rbit	r3, r3
 8006292:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8006296:	4b3b      	ldr	r3, [pc, #236]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 8006298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800629a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800629e:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 80062a2:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 80062a6:	fa92 f2a2 	rbit	r2, r2
 80062aa:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 80062ae:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80062b2:	fab2 f282 	clz	r2, r2
 80062b6:	b2d2      	uxtb	r2, r2
 80062b8:	f042 0220 	orr.w	r2, r2, #32
 80062bc:	b2d2      	uxtb	r2, r2
 80062be:	f002 021f 	and.w	r2, r2, #31
 80062c2:	2101      	movs	r1, #1
 80062c4:	fa01 f202 	lsl.w	r2, r1, r2
 80062c8:	4013      	ands	r3, r2
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d0ab      	beq.n	8006226 <HAL_RCC_OscConfig+0x1b6>
 80062ce:	e05c      	b.n	800638a <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062d0:	f7fd f9f8 	bl	80036c4 <HAL_GetTick>
 80062d4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062d8:	e00a      	b.n	80062f0 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80062da:	f7fd f9f3 	bl	80036c4 <HAL_GetTick>
 80062de:	4602      	mov	r2, r0
 80062e0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80062e4:	1ad3      	subs	r3, r2, r3
 80062e6:	2b64      	cmp	r3, #100	@ 0x64
 80062e8:	d902      	bls.n	80062f0 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 80062ea:	2303      	movs	r3, #3
 80062ec:	f000 bf0d 	b.w	800710a <HAL_RCC_OscConfig+0x109a>
 80062f0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80062f4:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062f8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 80062fc:	fa93 f3a3 	rbit	r3, r3
 8006300:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8006304:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006308:	fab3 f383 	clz	r3, r3
 800630c:	b2db      	uxtb	r3, r3
 800630e:	095b      	lsrs	r3, r3, #5
 8006310:	b2db      	uxtb	r3, r3
 8006312:	f043 0301 	orr.w	r3, r3, #1
 8006316:	b2db      	uxtb	r3, r3
 8006318:	2b01      	cmp	r3, #1
 800631a:	d102      	bne.n	8006322 <HAL_RCC_OscConfig+0x2b2>
 800631c:	4b19      	ldr	r3, [pc, #100]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	e015      	b.n	800634e <HAL_RCC_OscConfig+0x2de>
 8006322:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006326:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800632a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800632e:	fa93 f3a3 	rbit	r3, r3
 8006332:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8006336:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800633a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800633e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8006342:	fa93 f3a3 	rbit	r3, r3
 8006346:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800634a:	4b0e      	ldr	r3, [pc, #56]	@ (8006384 <HAL_RCC_OscConfig+0x314>)
 800634c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800634e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006352:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8006356:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800635a:	fa92 f2a2 	rbit	r2, r2
 800635e:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8006362:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8006366:	fab2 f282 	clz	r2, r2
 800636a:	b2d2      	uxtb	r2, r2
 800636c:	f042 0220 	orr.w	r2, r2, #32
 8006370:	b2d2      	uxtb	r2, r2
 8006372:	f002 021f 	and.w	r2, r2, #31
 8006376:	2101      	movs	r1, #1
 8006378:	fa01 f202 	lsl.w	r2, r1, r2
 800637c:	4013      	ands	r3, r2
 800637e:	2b00      	cmp	r3, #0
 8006380:	d1ab      	bne.n	80062da <HAL_RCC_OscConfig+0x26a>
 8006382:	e002      	b.n	800638a <HAL_RCC_OscConfig+0x31a>
 8006384:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006388:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800638a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800638e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f003 0302 	and.w	r3, r3, #2
 800639a:	2b00      	cmp	r3, #0
 800639c:	f000 817f 	beq.w	800669e <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80063a0:	4ba7      	ldr	r3, [pc, #668]	@ (8006640 <HAL_RCC_OscConfig+0x5d0>)
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	f003 030c 	and.w	r3, r3, #12
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d00c      	beq.n	80063c6 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80063ac:	4ba4      	ldr	r3, [pc, #656]	@ (8006640 <HAL_RCC_OscConfig+0x5d0>)
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	f003 030c 	and.w	r3, r3, #12
 80063b4:	2b08      	cmp	r3, #8
 80063b6:	d173      	bne.n	80064a0 <HAL_RCC_OscConfig+0x430>
 80063b8:	4ba1      	ldr	r3, [pc, #644]	@ (8006640 <HAL_RCC_OscConfig+0x5d0>)
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80063c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063c4:	d16c      	bne.n	80064a0 <HAL_RCC_OscConfig+0x430>
 80063c6:	2302      	movs	r3, #2
 80063c8:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063cc:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80063d0:	fa93 f3a3 	rbit	r3, r3
 80063d4:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 80063d8:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063dc:	fab3 f383 	clz	r3, r3
 80063e0:	b2db      	uxtb	r3, r3
 80063e2:	095b      	lsrs	r3, r3, #5
 80063e4:	b2db      	uxtb	r3, r3
 80063e6:	f043 0301 	orr.w	r3, r3, #1
 80063ea:	b2db      	uxtb	r3, r3
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d102      	bne.n	80063f6 <HAL_RCC_OscConfig+0x386>
 80063f0:	4b93      	ldr	r3, [pc, #588]	@ (8006640 <HAL_RCC_OscConfig+0x5d0>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	e013      	b.n	800641e <HAL_RCC_OscConfig+0x3ae>
 80063f6:	2302      	movs	r3, #2
 80063f8:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063fc:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8006400:	fa93 f3a3 	rbit	r3, r3
 8006404:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8006408:	2302      	movs	r3, #2
 800640a:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800640e:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8006412:	fa93 f3a3 	rbit	r3, r3
 8006416:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800641a:	4b89      	ldr	r3, [pc, #548]	@ (8006640 <HAL_RCC_OscConfig+0x5d0>)
 800641c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800641e:	2202      	movs	r2, #2
 8006420:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8006424:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8006428:	fa92 f2a2 	rbit	r2, r2
 800642c:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8006430:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8006434:	fab2 f282 	clz	r2, r2
 8006438:	b2d2      	uxtb	r2, r2
 800643a:	f042 0220 	orr.w	r2, r2, #32
 800643e:	b2d2      	uxtb	r2, r2
 8006440:	f002 021f 	and.w	r2, r2, #31
 8006444:	2101      	movs	r1, #1
 8006446:	fa01 f202 	lsl.w	r2, r1, r2
 800644a:	4013      	ands	r3, r2
 800644c:	2b00      	cmp	r3, #0
 800644e:	d00a      	beq.n	8006466 <HAL_RCC_OscConfig+0x3f6>
 8006450:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006454:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	68db      	ldr	r3, [r3, #12]
 800645c:	2b01      	cmp	r3, #1
 800645e:	d002      	beq.n	8006466 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	f000 be52 	b.w	800710a <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006466:	4b76      	ldr	r3, [pc, #472]	@ (8006640 <HAL_RCC_OscConfig+0x5d0>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800646e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006472:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	691b      	ldr	r3, [r3, #16]
 800647a:	21f8      	movs	r1, #248	@ 0xf8
 800647c:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006480:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8006484:	fa91 f1a1 	rbit	r1, r1
 8006488:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 800648c:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8006490:	fab1 f181 	clz	r1, r1
 8006494:	b2c9      	uxtb	r1, r1
 8006496:	408b      	lsls	r3, r1
 8006498:	4969      	ldr	r1, [pc, #420]	@ (8006640 <HAL_RCC_OscConfig+0x5d0>)
 800649a:	4313      	orrs	r3, r2
 800649c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800649e:	e0fe      	b.n	800669e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80064a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80064a4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	f000 8088 	beq.w	80065c2 <HAL_RCC_OscConfig+0x552>
 80064b2:	2301      	movs	r3, #1
 80064b4:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064b8:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80064bc:	fa93 f3a3 	rbit	r3, r3
 80064c0:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 80064c4:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80064c8:	fab3 f383 	clz	r3, r3
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80064d2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80064d6:	009b      	lsls	r3, r3, #2
 80064d8:	461a      	mov	r2, r3
 80064da:	2301      	movs	r3, #1
 80064dc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064de:	f7fd f8f1 	bl	80036c4 <HAL_GetTick>
 80064e2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064e6:	e00a      	b.n	80064fe <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80064e8:	f7fd f8ec 	bl	80036c4 <HAL_GetTick>
 80064ec:	4602      	mov	r2, r0
 80064ee:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80064f2:	1ad3      	subs	r3, r2, r3
 80064f4:	2b02      	cmp	r3, #2
 80064f6:	d902      	bls.n	80064fe <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80064f8:	2303      	movs	r3, #3
 80064fa:	f000 be06 	b.w	800710a <HAL_RCC_OscConfig+0x109a>
 80064fe:	2302      	movs	r3, #2
 8006500:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006504:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8006508:	fa93 f3a3 	rbit	r3, r3
 800650c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8006510:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006514:	fab3 f383 	clz	r3, r3
 8006518:	b2db      	uxtb	r3, r3
 800651a:	095b      	lsrs	r3, r3, #5
 800651c:	b2db      	uxtb	r3, r3
 800651e:	f043 0301 	orr.w	r3, r3, #1
 8006522:	b2db      	uxtb	r3, r3
 8006524:	2b01      	cmp	r3, #1
 8006526:	d102      	bne.n	800652e <HAL_RCC_OscConfig+0x4be>
 8006528:	4b45      	ldr	r3, [pc, #276]	@ (8006640 <HAL_RCC_OscConfig+0x5d0>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	e013      	b.n	8006556 <HAL_RCC_OscConfig+0x4e6>
 800652e:	2302      	movs	r3, #2
 8006530:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006534:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8006538:	fa93 f3a3 	rbit	r3, r3
 800653c:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8006540:	2302      	movs	r3, #2
 8006542:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8006546:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800654a:	fa93 f3a3 	rbit	r3, r3
 800654e:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8006552:	4b3b      	ldr	r3, [pc, #236]	@ (8006640 <HAL_RCC_OscConfig+0x5d0>)
 8006554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006556:	2202      	movs	r2, #2
 8006558:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 800655c:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8006560:	fa92 f2a2 	rbit	r2, r2
 8006564:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8006568:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800656c:	fab2 f282 	clz	r2, r2
 8006570:	b2d2      	uxtb	r2, r2
 8006572:	f042 0220 	orr.w	r2, r2, #32
 8006576:	b2d2      	uxtb	r2, r2
 8006578:	f002 021f 	and.w	r2, r2, #31
 800657c:	2101      	movs	r1, #1
 800657e:	fa01 f202 	lsl.w	r2, r1, r2
 8006582:	4013      	ands	r3, r2
 8006584:	2b00      	cmp	r3, #0
 8006586:	d0af      	beq.n	80064e8 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006588:	4b2d      	ldr	r3, [pc, #180]	@ (8006640 <HAL_RCC_OscConfig+0x5d0>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006590:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006594:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	691b      	ldr	r3, [r3, #16]
 800659c:	21f8      	movs	r1, #248	@ 0xf8
 800659e:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065a2:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 80065a6:	fa91 f1a1 	rbit	r1, r1
 80065aa:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 80065ae:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80065b2:	fab1 f181 	clz	r1, r1
 80065b6:	b2c9      	uxtb	r1, r1
 80065b8:	408b      	lsls	r3, r1
 80065ba:	4921      	ldr	r1, [pc, #132]	@ (8006640 <HAL_RCC_OscConfig+0x5d0>)
 80065bc:	4313      	orrs	r3, r2
 80065be:	600b      	str	r3, [r1, #0]
 80065c0:	e06d      	b.n	800669e <HAL_RCC_OscConfig+0x62e>
 80065c2:	2301      	movs	r3, #1
 80065c4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065c8:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80065cc:	fa93 f3a3 	rbit	r3, r3
 80065d0:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 80065d4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80065d8:	fab3 f383 	clz	r3, r3
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80065e2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80065e6:	009b      	lsls	r3, r3, #2
 80065e8:	461a      	mov	r2, r3
 80065ea:	2300      	movs	r3, #0
 80065ec:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065ee:	f7fd f869 	bl	80036c4 <HAL_GetTick>
 80065f2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80065f6:	e00a      	b.n	800660e <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80065f8:	f7fd f864 	bl	80036c4 <HAL_GetTick>
 80065fc:	4602      	mov	r2, r0
 80065fe:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006602:	1ad3      	subs	r3, r2, r3
 8006604:	2b02      	cmp	r3, #2
 8006606:	d902      	bls.n	800660e <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8006608:	2303      	movs	r3, #3
 800660a:	f000 bd7e 	b.w	800710a <HAL_RCC_OscConfig+0x109a>
 800660e:	2302      	movs	r3, #2
 8006610:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006614:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006618:	fa93 f3a3 	rbit	r3, r3
 800661c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8006620:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006624:	fab3 f383 	clz	r3, r3
 8006628:	b2db      	uxtb	r3, r3
 800662a:	095b      	lsrs	r3, r3, #5
 800662c:	b2db      	uxtb	r3, r3
 800662e:	f043 0301 	orr.w	r3, r3, #1
 8006632:	b2db      	uxtb	r3, r3
 8006634:	2b01      	cmp	r3, #1
 8006636:	d105      	bne.n	8006644 <HAL_RCC_OscConfig+0x5d4>
 8006638:	4b01      	ldr	r3, [pc, #4]	@ (8006640 <HAL_RCC_OscConfig+0x5d0>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	e016      	b.n	800666c <HAL_RCC_OscConfig+0x5fc>
 800663e:	bf00      	nop
 8006640:	40021000 	.word	0x40021000
 8006644:	2302      	movs	r3, #2
 8006646:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800664a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800664e:	fa93 f3a3 	rbit	r3, r3
 8006652:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8006656:	2302      	movs	r3, #2
 8006658:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800665c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8006660:	fa93 f3a3 	rbit	r3, r3
 8006664:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8006668:	4bbf      	ldr	r3, [pc, #764]	@ (8006968 <HAL_RCC_OscConfig+0x8f8>)
 800666a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800666c:	2202      	movs	r2, #2
 800666e:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8006672:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8006676:	fa92 f2a2 	rbit	r2, r2
 800667a:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 800667e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8006682:	fab2 f282 	clz	r2, r2
 8006686:	b2d2      	uxtb	r2, r2
 8006688:	f042 0220 	orr.w	r2, r2, #32
 800668c:	b2d2      	uxtb	r2, r2
 800668e:	f002 021f 	and.w	r2, r2, #31
 8006692:	2101      	movs	r1, #1
 8006694:	fa01 f202 	lsl.w	r2, r1, r2
 8006698:	4013      	ands	r3, r2
 800669a:	2b00      	cmp	r3, #0
 800669c:	d1ac      	bne.n	80065f8 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800669e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80066a2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f003 0308 	and.w	r3, r3, #8
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	f000 8113 	beq.w	80068da <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80066b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80066b8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	695b      	ldr	r3, [r3, #20]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d07c      	beq.n	80067be <HAL_RCC_OscConfig+0x74e>
 80066c4:	2301      	movs	r3, #1
 80066c6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066ce:	fa93 f3a3 	rbit	r3, r3
 80066d2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 80066d6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066da:	fab3 f383 	clz	r3, r3
 80066de:	b2db      	uxtb	r3, r3
 80066e0:	461a      	mov	r2, r3
 80066e2:	4ba2      	ldr	r3, [pc, #648]	@ (800696c <HAL_RCC_OscConfig+0x8fc>)
 80066e4:	4413      	add	r3, r2
 80066e6:	009b      	lsls	r3, r3, #2
 80066e8:	461a      	mov	r2, r3
 80066ea:	2301      	movs	r3, #1
 80066ec:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066ee:	f7fc ffe9 	bl	80036c4 <HAL_GetTick>
 80066f2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066f6:	e00a      	b.n	800670e <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80066f8:	f7fc ffe4 	bl	80036c4 <HAL_GetTick>
 80066fc:	4602      	mov	r2, r0
 80066fe:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006702:	1ad3      	subs	r3, r2, r3
 8006704:	2b02      	cmp	r3, #2
 8006706:	d902      	bls.n	800670e <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8006708:	2303      	movs	r3, #3
 800670a:	f000 bcfe 	b.w	800710a <HAL_RCC_OscConfig+0x109a>
 800670e:	2302      	movs	r3, #2
 8006710:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006714:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006718:	fa93 f2a3 	rbit	r2, r3
 800671c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006720:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8006724:	601a      	str	r2, [r3, #0]
 8006726:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800672a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800672e:	2202      	movs	r2, #2
 8006730:	601a      	str	r2, [r3, #0]
 8006732:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006736:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	fa93 f2a3 	rbit	r2, r3
 8006740:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006744:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006748:	601a      	str	r2, [r3, #0]
 800674a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800674e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8006752:	2202      	movs	r2, #2
 8006754:	601a      	str	r2, [r3, #0]
 8006756:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800675a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	fa93 f2a3 	rbit	r2, r3
 8006764:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006768:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800676c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800676e:	4b7e      	ldr	r3, [pc, #504]	@ (8006968 <HAL_RCC_OscConfig+0x8f8>)
 8006770:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006772:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006776:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800677a:	2102      	movs	r1, #2
 800677c:	6019      	str	r1, [r3, #0]
 800677e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006782:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	fa93 f1a3 	rbit	r1, r3
 800678c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006790:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8006794:	6019      	str	r1, [r3, #0]
  return result;
 8006796:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800679a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	fab3 f383 	clz	r3, r3
 80067a4:	b2db      	uxtb	r3, r3
 80067a6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	f003 031f 	and.w	r3, r3, #31
 80067b0:	2101      	movs	r1, #1
 80067b2:	fa01 f303 	lsl.w	r3, r1, r3
 80067b6:	4013      	ands	r3, r2
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d09d      	beq.n	80066f8 <HAL_RCC_OscConfig+0x688>
 80067bc:	e08d      	b.n	80068da <HAL_RCC_OscConfig+0x86a>
 80067be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80067c2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80067c6:	2201      	movs	r2, #1
 80067c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80067ce:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	fa93 f2a3 	rbit	r2, r3
 80067d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80067dc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80067e0:	601a      	str	r2, [r3, #0]
  return result;
 80067e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80067e6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80067ea:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80067ec:	fab3 f383 	clz	r3, r3
 80067f0:	b2db      	uxtb	r3, r3
 80067f2:	461a      	mov	r2, r3
 80067f4:	4b5d      	ldr	r3, [pc, #372]	@ (800696c <HAL_RCC_OscConfig+0x8fc>)
 80067f6:	4413      	add	r3, r2
 80067f8:	009b      	lsls	r3, r3, #2
 80067fa:	461a      	mov	r2, r3
 80067fc:	2300      	movs	r3, #0
 80067fe:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006800:	f7fc ff60 	bl	80036c4 <HAL_GetTick>
 8006804:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006808:	e00a      	b.n	8006820 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800680a:	f7fc ff5b 	bl	80036c4 <HAL_GetTick>
 800680e:	4602      	mov	r2, r0
 8006810:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006814:	1ad3      	subs	r3, r2, r3
 8006816:	2b02      	cmp	r3, #2
 8006818:	d902      	bls.n	8006820 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 800681a:	2303      	movs	r3, #3
 800681c:	f000 bc75 	b.w	800710a <HAL_RCC_OscConfig+0x109a>
 8006820:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006824:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8006828:	2202      	movs	r2, #2
 800682a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800682c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006830:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	fa93 f2a3 	rbit	r2, r3
 800683a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800683e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8006842:	601a      	str	r2, [r3, #0]
 8006844:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006848:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800684c:	2202      	movs	r2, #2
 800684e:	601a      	str	r2, [r3, #0]
 8006850:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006854:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	fa93 f2a3 	rbit	r2, r3
 800685e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006862:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8006866:	601a      	str	r2, [r3, #0]
 8006868:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800686c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8006870:	2202      	movs	r2, #2
 8006872:	601a      	str	r2, [r3, #0]
 8006874:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006878:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	fa93 f2a3 	rbit	r2, r3
 8006882:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006886:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800688a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800688c:	4b36      	ldr	r3, [pc, #216]	@ (8006968 <HAL_RCC_OscConfig+0x8f8>)
 800688e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006890:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006894:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8006898:	2102      	movs	r1, #2
 800689a:	6019      	str	r1, [r3, #0]
 800689c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80068a0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	fa93 f1a3 	rbit	r1, r3
 80068aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80068ae:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80068b2:	6019      	str	r1, [r3, #0]
  return result;
 80068b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80068b8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	fab3 f383 	clz	r3, r3
 80068c2:	b2db      	uxtb	r3, r3
 80068c4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80068c8:	b2db      	uxtb	r3, r3
 80068ca:	f003 031f 	and.w	r3, r3, #31
 80068ce:	2101      	movs	r1, #1
 80068d0:	fa01 f303 	lsl.w	r3, r1, r3
 80068d4:	4013      	ands	r3, r2
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d197      	bne.n	800680a <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80068da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80068de:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f003 0304 	and.w	r3, r3, #4
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	f000 81a5 	beq.w	8006c3a <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80068f0:	2300      	movs	r3, #0
 80068f2:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80068f6:	4b1c      	ldr	r3, [pc, #112]	@ (8006968 <HAL_RCC_OscConfig+0x8f8>)
 80068f8:	69db      	ldr	r3, [r3, #28]
 80068fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d116      	bne.n	8006930 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006902:	4b19      	ldr	r3, [pc, #100]	@ (8006968 <HAL_RCC_OscConfig+0x8f8>)
 8006904:	69db      	ldr	r3, [r3, #28]
 8006906:	4a18      	ldr	r2, [pc, #96]	@ (8006968 <HAL_RCC_OscConfig+0x8f8>)
 8006908:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800690c:	61d3      	str	r3, [r2, #28]
 800690e:	4b16      	ldr	r3, [pc, #88]	@ (8006968 <HAL_RCC_OscConfig+0x8f8>)
 8006910:	69db      	ldr	r3, [r3, #28]
 8006912:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8006916:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800691a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800691e:	601a      	str	r2, [r3, #0]
 8006920:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006924:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006928:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800692a:	2301      	movs	r3, #1
 800692c:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006930:	4b0f      	ldr	r3, [pc, #60]	@ (8006970 <HAL_RCC_OscConfig+0x900>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006938:	2b00      	cmp	r3, #0
 800693a:	d121      	bne.n	8006980 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800693c:	4b0c      	ldr	r3, [pc, #48]	@ (8006970 <HAL_RCC_OscConfig+0x900>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4a0b      	ldr	r2, [pc, #44]	@ (8006970 <HAL_RCC_OscConfig+0x900>)
 8006942:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006946:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006948:	f7fc febc 	bl	80036c4 <HAL_GetTick>
 800694c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006950:	e010      	b.n	8006974 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006952:	f7fc feb7 	bl	80036c4 <HAL_GetTick>
 8006956:	4602      	mov	r2, r0
 8006958:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800695c:	1ad3      	subs	r3, r2, r3
 800695e:	2b64      	cmp	r3, #100	@ 0x64
 8006960:	d908      	bls.n	8006974 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8006962:	2303      	movs	r3, #3
 8006964:	e3d1      	b.n	800710a <HAL_RCC_OscConfig+0x109a>
 8006966:	bf00      	nop
 8006968:	40021000 	.word	0x40021000
 800696c:	10908120 	.word	0x10908120
 8006970:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006974:	4b8d      	ldr	r3, [pc, #564]	@ (8006bac <HAL_RCC_OscConfig+0xb3c>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800697c:	2b00      	cmp	r3, #0
 800697e:	d0e8      	beq.n	8006952 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006980:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006984:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	689b      	ldr	r3, [r3, #8]
 800698c:	2b01      	cmp	r3, #1
 800698e:	d106      	bne.n	800699e <HAL_RCC_OscConfig+0x92e>
 8006990:	4b87      	ldr	r3, [pc, #540]	@ (8006bb0 <HAL_RCC_OscConfig+0xb40>)
 8006992:	6a1b      	ldr	r3, [r3, #32]
 8006994:	4a86      	ldr	r2, [pc, #536]	@ (8006bb0 <HAL_RCC_OscConfig+0xb40>)
 8006996:	f043 0301 	orr.w	r3, r3, #1
 800699a:	6213      	str	r3, [r2, #32]
 800699c:	e035      	b.n	8006a0a <HAL_RCC_OscConfig+0x99a>
 800699e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80069a2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	689b      	ldr	r3, [r3, #8]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d10c      	bne.n	80069c8 <HAL_RCC_OscConfig+0x958>
 80069ae:	4b80      	ldr	r3, [pc, #512]	@ (8006bb0 <HAL_RCC_OscConfig+0xb40>)
 80069b0:	6a1b      	ldr	r3, [r3, #32]
 80069b2:	4a7f      	ldr	r2, [pc, #508]	@ (8006bb0 <HAL_RCC_OscConfig+0xb40>)
 80069b4:	f023 0301 	bic.w	r3, r3, #1
 80069b8:	6213      	str	r3, [r2, #32]
 80069ba:	4b7d      	ldr	r3, [pc, #500]	@ (8006bb0 <HAL_RCC_OscConfig+0xb40>)
 80069bc:	6a1b      	ldr	r3, [r3, #32]
 80069be:	4a7c      	ldr	r2, [pc, #496]	@ (8006bb0 <HAL_RCC_OscConfig+0xb40>)
 80069c0:	f023 0304 	bic.w	r3, r3, #4
 80069c4:	6213      	str	r3, [r2, #32]
 80069c6:	e020      	b.n	8006a0a <HAL_RCC_OscConfig+0x99a>
 80069c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80069cc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	2b05      	cmp	r3, #5
 80069d6:	d10c      	bne.n	80069f2 <HAL_RCC_OscConfig+0x982>
 80069d8:	4b75      	ldr	r3, [pc, #468]	@ (8006bb0 <HAL_RCC_OscConfig+0xb40>)
 80069da:	6a1b      	ldr	r3, [r3, #32]
 80069dc:	4a74      	ldr	r2, [pc, #464]	@ (8006bb0 <HAL_RCC_OscConfig+0xb40>)
 80069de:	f043 0304 	orr.w	r3, r3, #4
 80069e2:	6213      	str	r3, [r2, #32]
 80069e4:	4b72      	ldr	r3, [pc, #456]	@ (8006bb0 <HAL_RCC_OscConfig+0xb40>)
 80069e6:	6a1b      	ldr	r3, [r3, #32]
 80069e8:	4a71      	ldr	r2, [pc, #452]	@ (8006bb0 <HAL_RCC_OscConfig+0xb40>)
 80069ea:	f043 0301 	orr.w	r3, r3, #1
 80069ee:	6213      	str	r3, [r2, #32]
 80069f0:	e00b      	b.n	8006a0a <HAL_RCC_OscConfig+0x99a>
 80069f2:	4b6f      	ldr	r3, [pc, #444]	@ (8006bb0 <HAL_RCC_OscConfig+0xb40>)
 80069f4:	6a1b      	ldr	r3, [r3, #32]
 80069f6:	4a6e      	ldr	r2, [pc, #440]	@ (8006bb0 <HAL_RCC_OscConfig+0xb40>)
 80069f8:	f023 0301 	bic.w	r3, r3, #1
 80069fc:	6213      	str	r3, [r2, #32]
 80069fe:	4b6c      	ldr	r3, [pc, #432]	@ (8006bb0 <HAL_RCC_OscConfig+0xb40>)
 8006a00:	6a1b      	ldr	r3, [r3, #32]
 8006a02:	4a6b      	ldr	r2, [pc, #428]	@ (8006bb0 <HAL_RCC_OscConfig+0xb40>)
 8006a04:	f023 0304 	bic.w	r3, r3, #4
 8006a08:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006a0a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006a0e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	689b      	ldr	r3, [r3, #8]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	f000 8081 	beq.w	8006b1e <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a1c:	f7fc fe52 	bl	80036c4 <HAL_GetTick>
 8006a20:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a24:	e00b      	b.n	8006a3e <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a26:	f7fc fe4d 	bl	80036c4 <HAL_GetTick>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006a30:	1ad3      	subs	r3, r2, r3
 8006a32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d901      	bls.n	8006a3e <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8006a3a:	2303      	movs	r3, #3
 8006a3c:	e365      	b.n	800710a <HAL_RCC_OscConfig+0x109a>
 8006a3e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006a42:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8006a46:	2202      	movs	r2, #2
 8006a48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006a4e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	fa93 f2a3 	rbit	r2, r3
 8006a58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006a5c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8006a60:	601a      	str	r2, [r3, #0]
 8006a62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006a66:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8006a6a:	2202      	movs	r2, #2
 8006a6c:	601a      	str	r2, [r3, #0]
 8006a6e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006a72:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	fa93 f2a3 	rbit	r2, r3
 8006a7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006a80:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8006a84:	601a      	str	r2, [r3, #0]
  return result;
 8006a86:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006a8a:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8006a8e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a90:	fab3 f383 	clz	r3, r3
 8006a94:	b2db      	uxtb	r3, r3
 8006a96:	095b      	lsrs	r3, r3, #5
 8006a98:	b2db      	uxtb	r3, r3
 8006a9a:	f043 0302 	orr.w	r3, r3, #2
 8006a9e:	b2db      	uxtb	r3, r3
 8006aa0:	2b02      	cmp	r3, #2
 8006aa2:	d102      	bne.n	8006aaa <HAL_RCC_OscConfig+0xa3a>
 8006aa4:	4b42      	ldr	r3, [pc, #264]	@ (8006bb0 <HAL_RCC_OscConfig+0xb40>)
 8006aa6:	6a1b      	ldr	r3, [r3, #32]
 8006aa8:	e013      	b.n	8006ad2 <HAL_RCC_OscConfig+0xa62>
 8006aaa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006aae:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8006ab2:	2202      	movs	r2, #2
 8006ab4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ab6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006aba:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	fa93 f2a3 	rbit	r2, r3
 8006ac4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006ac8:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8006acc:	601a      	str	r2, [r3, #0]
 8006ace:	4b38      	ldr	r3, [pc, #224]	@ (8006bb0 <HAL_RCC_OscConfig+0xb40>)
 8006ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ad2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8006ad6:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8006ada:	2102      	movs	r1, #2
 8006adc:	6011      	str	r1, [r2, #0]
 8006ade:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8006ae2:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8006ae6:	6812      	ldr	r2, [r2, #0]
 8006ae8:	fa92 f1a2 	rbit	r1, r2
 8006aec:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8006af0:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8006af4:	6011      	str	r1, [r2, #0]
  return result;
 8006af6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8006afa:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8006afe:	6812      	ldr	r2, [r2, #0]
 8006b00:	fab2 f282 	clz	r2, r2
 8006b04:	b2d2      	uxtb	r2, r2
 8006b06:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b0a:	b2d2      	uxtb	r2, r2
 8006b0c:	f002 021f 	and.w	r2, r2, #31
 8006b10:	2101      	movs	r1, #1
 8006b12:	fa01 f202 	lsl.w	r2, r1, r2
 8006b16:	4013      	ands	r3, r2
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d084      	beq.n	8006a26 <HAL_RCC_OscConfig+0x9b6>
 8006b1c:	e083      	b.n	8006c26 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b1e:	f7fc fdd1 	bl	80036c4 <HAL_GetTick>
 8006b22:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b26:	e00b      	b.n	8006b40 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b28:	f7fc fdcc 	bl	80036c4 <HAL_GetTick>
 8006b2c:	4602      	mov	r2, r0
 8006b2e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006b32:	1ad3      	subs	r3, r2, r3
 8006b34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d901      	bls.n	8006b40 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8006b3c:	2303      	movs	r3, #3
 8006b3e:	e2e4      	b.n	800710a <HAL_RCC_OscConfig+0x109a>
 8006b40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006b44:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8006b48:	2202      	movs	r2, #2
 8006b4a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006b50:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	fa93 f2a3 	rbit	r2, r3
 8006b5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006b5e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8006b62:	601a      	str	r2, [r3, #0]
 8006b64:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006b68:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8006b6c:	2202      	movs	r2, #2
 8006b6e:	601a      	str	r2, [r3, #0]
 8006b70:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006b74:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	fa93 f2a3 	rbit	r2, r3
 8006b7e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006b82:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8006b86:	601a      	str	r2, [r3, #0]
  return result;
 8006b88:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006b8c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8006b90:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b92:	fab3 f383 	clz	r3, r3
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	095b      	lsrs	r3, r3, #5
 8006b9a:	b2db      	uxtb	r3, r3
 8006b9c:	f043 0302 	orr.w	r3, r3, #2
 8006ba0:	b2db      	uxtb	r3, r3
 8006ba2:	2b02      	cmp	r3, #2
 8006ba4:	d106      	bne.n	8006bb4 <HAL_RCC_OscConfig+0xb44>
 8006ba6:	4b02      	ldr	r3, [pc, #8]	@ (8006bb0 <HAL_RCC_OscConfig+0xb40>)
 8006ba8:	6a1b      	ldr	r3, [r3, #32]
 8006baa:	e017      	b.n	8006bdc <HAL_RCC_OscConfig+0xb6c>
 8006bac:	40007000 	.word	0x40007000
 8006bb0:	40021000 	.word	0x40021000
 8006bb4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006bb8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8006bbc:	2202      	movs	r2, #2
 8006bbe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bc0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006bc4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	fa93 f2a3 	rbit	r2, r3
 8006bce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006bd2:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8006bd6:	601a      	str	r2, [r3, #0]
 8006bd8:	4bb3      	ldr	r3, [pc, #716]	@ (8006ea8 <HAL_RCC_OscConfig+0xe38>)
 8006bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bdc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8006be0:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8006be4:	2102      	movs	r1, #2
 8006be6:	6011      	str	r1, [r2, #0]
 8006be8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8006bec:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8006bf0:	6812      	ldr	r2, [r2, #0]
 8006bf2:	fa92 f1a2 	rbit	r1, r2
 8006bf6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8006bfa:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8006bfe:	6011      	str	r1, [r2, #0]
  return result;
 8006c00:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8006c04:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8006c08:	6812      	ldr	r2, [r2, #0]
 8006c0a:	fab2 f282 	clz	r2, r2
 8006c0e:	b2d2      	uxtb	r2, r2
 8006c10:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c14:	b2d2      	uxtb	r2, r2
 8006c16:	f002 021f 	and.w	r2, r2, #31
 8006c1a:	2101      	movs	r1, #1
 8006c1c:	fa01 f202 	lsl.w	r2, r1, r2
 8006c20:	4013      	ands	r3, r2
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d180      	bne.n	8006b28 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006c26:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d105      	bne.n	8006c3a <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c2e:	4b9e      	ldr	r3, [pc, #632]	@ (8006ea8 <HAL_RCC_OscConfig+0xe38>)
 8006c30:	69db      	ldr	r3, [r3, #28]
 8006c32:	4a9d      	ldr	r2, [pc, #628]	@ (8006ea8 <HAL_RCC_OscConfig+0xe38>)
 8006c34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c38:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006c3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006c3e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	699b      	ldr	r3, [r3, #24]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	f000 825e 	beq.w	8007108 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006c4c:	4b96      	ldr	r3, [pc, #600]	@ (8006ea8 <HAL_RCC_OscConfig+0xe38>)
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	f003 030c 	and.w	r3, r3, #12
 8006c54:	2b08      	cmp	r3, #8
 8006c56:	f000 821f 	beq.w	8007098 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006c5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006c5e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	699b      	ldr	r3, [r3, #24]
 8006c66:	2b02      	cmp	r3, #2
 8006c68:	f040 8170 	bne.w	8006f4c <HAL_RCC_OscConfig+0xedc>
 8006c6c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006c70:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8006c74:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006c78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c7a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006c7e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	fa93 f2a3 	rbit	r2, r3
 8006c88:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006c8c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8006c90:	601a      	str	r2, [r3, #0]
  return result;
 8006c92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006c96:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8006c9a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c9c:	fab3 f383 	clz	r3, r3
 8006ca0:	b2db      	uxtb	r3, r3
 8006ca2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8006ca6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8006caa:	009b      	lsls	r3, r3, #2
 8006cac:	461a      	mov	r2, r3
 8006cae:	2300      	movs	r3, #0
 8006cb0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cb2:	f7fc fd07 	bl	80036c4 <HAL_GetTick>
 8006cb6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006cba:	e009      	b.n	8006cd0 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006cbc:	f7fc fd02 	bl	80036c4 <HAL_GetTick>
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006cc6:	1ad3      	subs	r3, r2, r3
 8006cc8:	2b02      	cmp	r3, #2
 8006cca:	d901      	bls.n	8006cd0 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8006ccc:	2303      	movs	r3, #3
 8006cce:	e21c      	b.n	800710a <HAL_RCC_OscConfig+0x109a>
 8006cd0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006cd4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8006cd8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006cdc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cde:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006ce2:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	fa93 f2a3 	rbit	r2, r3
 8006cec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006cf0:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8006cf4:	601a      	str	r2, [r3, #0]
  return result;
 8006cf6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006cfa:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8006cfe:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006d00:	fab3 f383 	clz	r3, r3
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	095b      	lsrs	r3, r3, #5
 8006d08:	b2db      	uxtb	r3, r3
 8006d0a:	f043 0301 	orr.w	r3, r3, #1
 8006d0e:	b2db      	uxtb	r3, r3
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d102      	bne.n	8006d1a <HAL_RCC_OscConfig+0xcaa>
 8006d14:	4b64      	ldr	r3, [pc, #400]	@ (8006ea8 <HAL_RCC_OscConfig+0xe38>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	e027      	b.n	8006d6a <HAL_RCC_OscConfig+0xcfa>
 8006d1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006d1e:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8006d22:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006d26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006d2c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	fa93 f2a3 	rbit	r2, r3
 8006d36:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006d3a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8006d3e:	601a      	str	r2, [r3, #0]
 8006d40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006d44:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8006d48:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006d4c:	601a      	str	r2, [r3, #0]
 8006d4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006d52:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	fa93 f2a3 	rbit	r2, r3
 8006d5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006d60:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8006d64:	601a      	str	r2, [r3, #0]
 8006d66:	4b50      	ldr	r3, [pc, #320]	@ (8006ea8 <HAL_RCC_OscConfig+0xe38>)
 8006d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d6a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8006d6e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8006d72:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8006d76:	6011      	str	r1, [r2, #0]
 8006d78:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8006d7c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8006d80:	6812      	ldr	r2, [r2, #0]
 8006d82:	fa92 f1a2 	rbit	r1, r2
 8006d86:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8006d8a:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8006d8e:	6011      	str	r1, [r2, #0]
  return result;
 8006d90:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8006d94:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8006d98:	6812      	ldr	r2, [r2, #0]
 8006d9a:	fab2 f282 	clz	r2, r2
 8006d9e:	b2d2      	uxtb	r2, r2
 8006da0:	f042 0220 	orr.w	r2, r2, #32
 8006da4:	b2d2      	uxtb	r2, r2
 8006da6:	f002 021f 	and.w	r2, r2, #31
 8006daa:	2101      	movs	r1, #1
 8006dac:	fa01 f202 	lsl.w	r2, r1, r2
 8006db0:	4013      	ands	r3, r2
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d182      	bne.n	8006cbc <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006db6:	4b3c      	ldr	r3, [pc, #240]	@ (8006ea8 <HAL_RCC_OscConfig+0xe38>)
 8006db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dba:	f023 020f 	bic.w	r2, r3, #15
 8006dbe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006dc2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dca:	4937      	ldr	r1, [pc, #220]	@ (8006ea8 <HAL_RCC_OscConfig+0xe38>)
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8006dd0:	4b35      	ldr	r3, [pc, #212]	@ (8006ea8 <HAL_RCC_OscConfig+0xe38>)
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8006dd8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006ddc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	6a19      	ldr	r1, [r3, #32]
 8006de4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006de8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	69db      	ldr	r3, [r3, #28]
 8006df0:	430b      	orrs	r3, r1
 8006df2:	492d      	ldr	r1, [pc, #180]	@ (8006ea8 <HAL_RCC_OscConfig+0xe38>)
 8006df4:	4313      	orrs	r3, r2
 8006df6:	604b      	str	r3, [r1, #4]
 8006df8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006dfc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8006e00:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006e04:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e06:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e0a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	fa93 f2a3 	rbit	r2, r3
 8006e14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e18:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8006e1c:	601a      	str	r2, [r3, #0]
  return result;
 8006e1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e22:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8006e26:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006e28:	fab3 f383 	clz	r3, r3
 8006e2c:	b2db      	uxtb	r3, r3
 8006e2e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8006e32:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8006e36:	009b      	lsls	r3, r3, #2
 8006e38:	461a      	mov	r2, r3
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e3e:	f7fc fc41 	bl	80036c4 <HAL_GetTick>
 8006e42:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006e46:	e009      	b.n	8006e5c <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e48:	f7fc fc3c 	bl	80036c4 <HAL_GetTick>
 8006e4c:	4602      	mov	r2, r0
 8006e4e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006e52:	1ad3      	subs	r3, r2, r3
 8006e54:	2b02      	cmp	r3, #2
 8006e56:	d901      	bls.n	8006e5c <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8006e58:	2303      	movs	r3, #3
 8006e5a:	e156      	b.n	800710a <HAL_RCC_OscConfig+0x109a>
 8006e5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e60:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8006e64:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006e68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e6a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e6e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	fa93 f2a3 	rbit	r2, r3
 8006e78:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e7c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8006e80:	601a      	str	r2, [r3, #0]
  return result;
 8006e82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e86:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8006e8a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006e8c:	fab3 f383 	clz	r3, r3
 8006e90:	b2db      	uxtb	r3, r3
 8006e92:	095b      	lsrs	r3, r3, #5
 8006e94:	b2db      	uxtb	r3, r3
 8006e96:	f043 0301 	orr.w	r3, r3, #1
 8006e9a:	b2db      	uxtb	r3, r3
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d105      	bne.n	8006eac <HAL_RCC_OscConfig+0xe3c>
 8006ea0:	4b01      	ldr	r3, [pc, #4]	@ (8006ea8 <HAL_RCC_OscConfig+0xe38>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	e02a      	b.n	8006efc <HAL_RCC_OscConfig+0xe8c>
 8006ea6:	bf00      	nop
 8006ea8:	40021000 	.word	0x40021000
 8006eac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006eb0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8006eb4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006eb8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006eba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006ebe:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	fa93 f2a3 	rbit	r2, r3
 8006ec8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006ecc:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006ed0:	601a      	str	r2, [r3, #0]
 8006ed2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006ed6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006eda:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006ede:	601a      	str	r2, [r3, #0]
 8006ee0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006ee4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	fa93 f2a3 	rbit	r2, r3
 8006eee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006ef2:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8006ef6:	601a      	str	r2, [r3, #0]
 8006ef8:	4b86      	ldr	r3, [pc, #536]	@ (8007114 <HAL_RCC_OscConfig+0x10a4>)
 8006efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006efc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8006f00:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8006f04:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8006f08:	6011      	str	r1, [r2, #0]
 8006f0a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8006f0e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8006f12:	6812      	ldr	r2, [r2, #0]
 8006f14:	fa92 f1a2 	rbit	r1, r2
 8006f18:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8006f1c:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8006f20:	6011      	str	r1, [r2, #0]
  return result;
 8006f22:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8006f26:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8006f2a:	6812      	ldr	r2, [r2, #0]
 8006f2c:	fab2 f282 	clz	r2, r2
 8006f30:	b2d2      	uxtb	r2, r2
 8006f32:	f042 0220 	orr.w	r2, r2, #32
 8006f36:	b2d2      	uxtb	r2, r2
 8006f38:	f002 021f 	and.w	r2, r2, #31
 8006f3c:	2101      	movs	r1, #1
 8006f3e:	fa01 f202 	lsl.w	r2, r1, r2
 8006f42:	4013      	ands	r3, r2
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	f43f af7f 	beq.w	8006e48 <HAL_RCC_OscConfig+0xdd8>
 8006f4a:	e0dd      	b.n	8007108 <HAL_RCC_OscConfig+0x1098>
 8006f4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006f50:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006f54:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006f58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006f5e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	fa93 f2a3 	rbit	r2, r3
 8006f68:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006f6c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8006f70:	601a      	str	r2, [r3, #0]
  return result;
 8006f72:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006f76:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8006f7a:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f7c:	fab3 f383 	clz	r3, r3
 8006f80:	b2db      	uxtb	r3, r3
 8006f82:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8006f86:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8006f8a:	009b      	lsls	r3, r3, #2
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	2300      	movs	r3, #0
 8006f90:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f92:	f7fc fb97 	bl	80036c4 <HAL_GetTick>
 8006f96:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006f9a:	e009      	b.n	8006fb0 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006f9c:	f7fc fb92 	bl	80036c4 <HAL_GetTick>
 8006fa0:	4602      	mov	r2, r0
 8006fa2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006fa6:	1ad3      	subs	r3, r2, r3
 8006fa8:	2b02      	cmp	r3, #2
 8006faa:	d901      	bls.n	8006fb0 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8006fac:	2303      	movs	r3, #3
 8006fae:	e0ac      	b.n	800710a <HAL_RCC_OscConfig+0x109a>
 8006fb0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006fb4:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8006fb8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006fbc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fbe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006fc2:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	fa93 f2a3 	rbit	r2, r3
 8006fcc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006fd0:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8006fd4:	601a      	str	r2, [r3, #0]
  return result;
 8006fd6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006fda:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8006fde:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006fe0:	fab3 f383 	clz	r3, r3
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	095b      	lsrs	r3, r3, #5
 8006fe8:	b2db      	uxtb	r3, r3
 8006fea:	f043 0301 	orr.w	r3, r3, #1
 8006fee:	b2db      	uxtb	r3, r3
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	d102      	bne.n	8006ffa <HAL_RCC_OscConfig+0xf8a>
 8006ff4:	4b47      	ldr	r3, [pc, #284]	@ (8007114 <HAL_RCC_OscConfig+0x10a4>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	e027      	b.n	800704a <HAL_RCC_OscConfig+0xfda>
 8006ffa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006ffe:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8007002:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8007006:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007008:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800700c:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	fa93 f2a3 	rbit	r2, r3
 8007016:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800701a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800701e:	601a      	str	r2, [r3, #0]
 8007020:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007024:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8007028:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800702c:	601a      	str	r2, [r3, #0]
 800702e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007032:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	fa93 f2a3 	rbit	r2, r3
 800703c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007040:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8007044:	601a      	str	r2, [r3, #0]
 8007046:	4b33      	ldr	r3, [pc, #204]	@ (8007114 <HAL_RCC_OscConfig+0x10a4>)
 8007048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800704a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800704e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8007052:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8007056:	6011      	str	r1, [r2, #0]
 8007058:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800705c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8007060:	6812      	ldr	r2, [r2, #0]
 8007062:	fa92 f1a2 	rbit	r1, r2
 8007066:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800706a:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 800706e:	6011      	str	r1, [r2, #0]
  return result;
 8007070:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8007074:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8007078:	6812      	ldr	r2, [r2, #0]
 800707a:	fab2 f282 	clz	r2, r2
 800707e:	b2d2      	uxtb	r2, r2
 8007080:	f042 0220 	orr.w	r2, r2, #32
 8007084:	b2d2      	uxtb	r2, r2
 8007086:	f002 021f 	and.w	r2, r2, #31
 800708a:	2101      	movs	r1, #1
 800708c:	fa01 f202 	lsl.w	r2, r1, r2
 8007090:	4013      	ands	r3, r2
 8007092:	2b00      	cmp	r3, #0
 8007094:	d182      	bne.n	8006f9c <HAL_RCC_OscConfig+0xf2c>
 8007096:	e037      	b.n	8007108 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007098:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800709c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	699b      	ldr	r3, [r3, #24]
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d101      	bne.n	80070ac <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 80070a8:	2301      	movs	r3, #1
 80070aa:	e02e      	b.n	800710a <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80070ac:	4b19      	ldr	r3, [pc, #100]	@ (8007114 <HAL_RCC_OscConfig+0x10a4>)
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80070b4:	4b17      	ldr	r3, [pc, #92]	@ (8007114 <HAL_RCC_OscConfig+0x10a4>)
 80070b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070b8:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80070bc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80070c0:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 80070c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80070c8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	69db      	ldr	r3, [r3, #28]
 80070d0:	429a      	cmp	r2, r3
 80070d2:	d117      	bne.n	8007104 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80070d4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80070d8:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80070dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80070e0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80070e8:	429a      	cmp	r2, r3
 80070ea:	d10b      	bne.n	8007104 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80070ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80070f0:	f003 020f 	and.w	r2, r3, #15
 80070f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80070f8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8007100:	429a      	cmp	r2, r3
 8007102:	d001      	beq.n	8007108 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8007104:	2301      	movs	r3, #1
 8007106:	e000      	b.n	800710a <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8007108:	2300      	movs	r3, #0
}
 800710a:	4618      	mov	r0, r3
 800710c:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8007110:	46bd      	mov	sp, r7
 8007112:	bd80      	pop	{r7, pc}
 8007114:	40021000 	.word	0x40021000

08007118 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b09e      	sub	sp, #120	@ 0x78
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8007122:	2300      	movs	r3, #0
 8007124:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d101      	bne.n	8007130 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800712c:	2301      	movs	r3, #1
 800712e:	e162      	b.n	80073f6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007130:	4b90      	ldr	r3, [pc, #576]	@ (8007374 <HAL_RCC_ClockConfig+0x25c>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f003 0307 	and.w	r3, r3, #7
 8007138:	683a      	ldr	r2, [r7, #0]
 800713a:	429a      	cmp	r2, r3
 800713c:	d910      	bls.n	8007160 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800713e:	4b8d      	ldr	r3, [pc, #564]	@ (8007374 <HAL_RCC_ClockConfig+0x25c>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f023 0207 	bic.w	r2, r3, #7
 8007146:	498b      	ldr	r1, [pc, #556]	@ (8007374 <HAL_RCC_ClockConfig+0x25c>)
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	4313      	orrs	r3, r2
 800714c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800714e:	4b89      	ldr	r3, [pc, #548]	@ (8007374 <HAL_RCC_ClockConfig+0x25c>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f003 0307 	and.w	r3, r3, #7
 8007156:	683a      	ldr	r2, [r7, #0]
 8007158:	429a      	cmp	r2, r3
 800715a:	d001      	beq.n	8007160 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800715c:	2301      	movs	r3, #1
 800715e:	e14a      	b.n	80073f6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f003 0302 	and.w	r3, r3, #2
 8007168:	2b00      	cmp	r3, #0
 800716a:	d008      	beq.n	800717e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800716c:	4b82      	ldr	r3, [pc, #520]	@ (8007378 <HAL_RCC_ClockConfig+0x260>)
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	497f      	ldr	r1, [pc, #508]	@ (8007378 <HAL_RCC_ClockConfig+0x260>)
 800717a:	4313      	orrs	r3, r2
 800717c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f003 0301 	and.w	r3, r3, #1
 8007186:	2b00      	cmp	r3, #0
 8007188:	f000 80dc 	beq.w	8007344 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	2b01      	cmp	r3, #1
 8007192:	d13c      	bne.n	800720e <HAL_RCC_ClockConfig+0xf6>
 8007194:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007198:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800719a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800719c:	fa93 f3a3 	rbit	r3, r3
 80071a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80071a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071a4:	fab3 f383 	clz	r3, r3
 80071a8:	b2db      	uxtb	r3, r3
 80071aa:	095b      	lsrs	r3, r3, #5
 80071ac:	b2db      	uxtb	r3, r3
 80071ae:	f043 0301 	orr.w	r3, r3, #1
 80071b2:	b2db      	uxtb	r3, r3
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d102      	bne.n	80071be <HAL_RCC_ClockConfig+0xa6>
 80071b8:	4b6f      	ldr	r3, [pc, #444]	@ (8007378 <HAL_RCC_ClockConfig+0x260>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	e00f      	b.n	80071de <HAL_RCC_ClockConfig+0xc6>
 80071be:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80071c2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071c4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80071c6:	fa93 f3a3 	rbit	r3, r3
 80071ca:	667b      	str	r3, [r7, #100]	@ 0x64
 80071cc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80071d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80071d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80071d4:	fa93 f3a3 	rbit	r3, r3
 80071d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80071da:	4b67      	ldr	r3, [pc, #412]	@ (8007378 <HAL_RCC_ClockConfig+0x260>)
 80071dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071de:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80071e2:	65ba      	str	r2, [r7, #88]	@ 0x58
 80071e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80071e6:	fa92 f2a2 	rbit	r2, r2
 80071ea:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80071ec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80071ee:	fab2 f282 	clz	r2, r2
 80071f2:	b2d2      	uxtb	r2, r2
 80071f4:	f042 0220 	orr.w	r2, r2, #32
 80071f8:	b2d2      	uxtb	r2, r2
 80071fa:	f002 021f 	and.w	r2, r2, #31
 80071fe:	2101      	movs	r1, #1
 8007200:	fa01 f202 	lsl.w	r2, r1, r2
 8007204:	4013      	ands	r3, r2
 8007206:	2b00      	cmp	r3, #0
 8007208:	d17b      	bne.n	8007302 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800720a:	2301      	movs	r3, #1
 800720c:	e0f3      	b.n	80073f6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	2b02      	cmp	r3, #2
 8007214:	d13c      	bne.n	8007290 <HAL_RCC_ClockConfig+0x178>
 8007216:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800721a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800721c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800721e:	fa93 f3a3 	rbit	r3, r3
 8007222:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8007224:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007226:	fab3 f383 	clz	r3, r3
 800722a:	b2db      	uxtb	r3, r3
 800722c:	095b      	lsrs	r3, r3, #5
 800722e:	b2db      	uxtb	r3, r3
 8007230:	f043 0301 	orr.w	r3, r3, #1
 8007234:	b2db      	uxtb	r3, r3
 8007236:	2b01      	cmp	r3, #1
 8007238:	d102      	bne.n	8007240 <HAL_RCC_ClockConfig+0x128>
 800723a:	4b4f      	ldr	r3, [pc, #316]	@ (8007378 <HAL_RCC_ClockConfig+0x260>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	e00f      	b.n	8007260 <HAL_RCC_ClockConfig+0x148>
 8007240:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007244:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007246:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007248:	fa93 f3a3 	rbit	r3, r3
 800724c:	647b      	str	r3, [r7, #68]	@ 0x44
 800724e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007252:	643b      	str	r3, [r7, #64]	@ 0x40
 8007254:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007256:	fa93 f3a3 	rbit	r3, r3
 800725a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800725c:	4b46      	ldr	r3, [pc, #280]	@ (8007378 <HAL_RCC_ClockConfig+0x260>)
 800725e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007260:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8007264:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007266:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007268:	fa92 f2a2 	rbit	r2, r2
 800726c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800726e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007270:	fab2 f282 	clz	r2, r2
 8007274:	b2d2      	uxtb	r2, r2
 8007276:	f042 0220 	orr.w	r2, r2, #32
 800727a:	b2d2      	uxtb	r2, r2
 800727c:	f002 021f 	and.w	r2, r2, #31
 8007280:	2101      	movs	r1, #1
 8007282:	fa01 f202 	lsl.w	r2, r1, r2
 8007286:	4013      	ands	r3, r2
 8007288:	2b00      	cmp	r3, #0
 800728a:	d13a      	bne.n	8007302 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800728c:	2301      	movs	r3, #1
 800728e:	e0b2      	b.n	80073f6 <HAL_RCC_ClockConfig+0x2de>
 8007290:	2302      	movs	r3, #2
 8007292:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007296:	fa93 f3a3 	rbit	r3, r3
 800729a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800729c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800729e:	fab3 f383 	clz	r3, r3
 80072a2:	b2db      	uxtb	r3, r3
 80072a4:	095b      	lsrs	r3, r3, #5
 80072a6:	b2db      	uxtb	r3, r3
 80072a8:	f043 0301 	orr.w	r3, r3, #1
 80072ac:	b2db      	uxtb	r3, r3
 80072ae:	2b01      	cmp	r3, #1
 80072b0:	d102      	bne.n	80072b8 <HAL_RCC_ClockConfig+0x1a0>
 80072b2:	4b31      	ldr	r3, [pc, #196]	@ (8007378 <HAL_RCC_ClockConfig+0x260>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	e00d      	b.n	80072d4 <HAL_RCC_ClockConfig+0x1bc>
 80072b8:	2302      	movs	r3, #2
 80072ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072be:	fa93 f3a3 	rbit	r3, r3
 80072c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80072c4:	2302      	movs	r3, #2
 80072c6:	623b      	str	r3, [r7, #32]
 80072c8:	6a3b      	ldr	r3, [r7, #32]
 80072ca:	fa93 f3a3 	rbit	r3, r3
 80072ce:	61fb      	str	r3, [r7, #28]
 80072d0:	4b29      	ldr	r3, [pc, #164]	@ (8007378 <HAL_RCC_ClockConfig+0x260>)
 80072d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072d4:	2202      	movs	r2, #2
 80072d6:	61ba      	str	r2, [r7, #24]
 80072d8:	69ba      	ldr	r2, [r7, #24]
 80072da:	fa92 f2a2 	rbit	r2, r2
 80072de:	617a      	str	r2, [r7, #20]
  return result;
 80072e0:	697a      	ldr	r2, [r7, #20]
 80072e2:	fab2 f282 	clz	r2, r2
 80072e6:	b2d2      	uxtb	r2, r2
 80072e8:	f042 0220 	orr.w	r2, r2, #32
 80072ec:	b2d2      	uxtb	r2, r2
 80072ee:	f002 021f 	and.w	r2, r2, #31
 80072f2:	2101      	movs	r1, #1
 80072f4:	fa01 f202 	lsl.w	r2, r1, r2
 80072f8:	4013      	ands	r3, r2
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d101      	bne.n	8007302 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	e079      	b.n	80073f6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007302:	4b1d      	ldr	r3, [pc, #116]	@ (8007378 <HAL_RCC_ClockConfig+0x260>)
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	f023 0203 	bic.w	r2, r3, #3
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	685b      	ldr	r3, [r3, #4]
 800730e:	491a      	ldr	r1, [pc, #104]	@ (8007378 <HAL_RCC_ClockConfig+0x260>)
 8007310:	4313      	orrs	r3, r2
 8007312:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007314:	f7fc f9d6 	bl	80036c4 <HAL_GetTick>
 8007318:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800731a:	e00a      	b.n	8007332 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800731c:	f7fc f9d2 	bl	80036c4 <HAL_GetTick>
 8007320:	4602      	mov	r2, r0
 8007322:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007324:	1ad3      	subs	r3, r2, r3
 8007326:	f241 3288 	movw	r2, #5000	@ 0x1388
 800732a:	4293      	cmp	r3, r2
 800732c:	d901      	bls.n	8007332 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800732e:	2303      	movs	r3, #3
 8007330:	e061      	b.n	80073f6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007332:	4b11      	ldr	r3, [pc, #68]	@ (8007378 <HAL_RCC_ClockConfig+0x260>)
 8007334:	685b      	ldr	r3, [r3, #4]
 8007336:	f003 020c 	and.w	r2, r3, #12
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	685b      	ldr	r3, [r3, #4]
 800733e:	009b      	lsls	r3, r3, #2
 8007340:	429a      	cmp	r2, r3
 8007342:	d1eb      	bne.n	800731c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007344:	4b0b      	ldr	r3, [pc, #44]	@ (8007374 <HAL_RCC_ClockConfig+0x25c>)
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f003 0307 	and.w	r3, r3, #7
 800734c:	683a      	ldr	r2, [r7, #0]
 800734e:	429a      	cmp	r2, r3
 8007350:	d214      	bcs.n	800737c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007352:	4b08      	ldr	r3, [pc, #32]	@ (8007374 <HAL_RCC_ClockConfig+0x25c>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f023 0207 	bic.w	r2, r3, #7
 800735a:	4906      	ldr	r1, [pc, #24]	@ (8007374 <HAL_RCC_ClockConfig+0x25c>)
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	4313      	orrs	r3, r2
 8007360:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007362:	4b04      	ldr	r3, [pc, #16]	@ (8007374 <HAL_RCC_ClockConfig+0x25c>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f003 0307 	and.w	r3, r3, #7
 800736a:	683a      	ldr	r2, [r7, #0]
 800736c:	429a      	cmp	r2, r3
 800736e:	d005      	beq.n	800737c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8007370:	2301      	movs	r3, #1
 8007372:	e040      	b.n	80073f6 <HAL_RCC_ClockConfig+0x2de>
 8007374:	40022000 	.word	0x40022000
 8007378:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f003 0304 	and.w	r3, r3, #4
 8007384:	2b00      	cmp	r3, #0
 8007386:	d008      	beq.n	800739a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007388:	4b1d      	ldr	r3, [pc, #116]	@ (8007400 <HAL_RCC_ClockConfig+0x2e8>)
 800738a:	685b      	ldr	r3, [r3, #4]
 800738c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	68db      	ldr	r3, [r3, #12]
 8007394:	491a      	ldr	r1, [pc, #104]	@ (8007400 <HAL_RCC_ClockConfig+0x2e8>)
 8007396:	4313      	orrs	r3, r2
 8007398:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f003 0308 	and.w	r3, r3, #8
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d009      	beq.n	80073ba <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80073a6:	4b16      	ldr	r3, [pc, #88]	@ (8007400 <HAL_RCC_ClockConfig+0x2e8>)
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	691b      	ldr	r3, [r3, #16]
 80073b2:	00db      	lsls	r3, r3, #3
 80073b4:	4912      	ldr	r1, [pc, #72]	@ (8007400 <HAL_RCC_ClockConfig+0x2e8>)
 80073b6:	4313      	orrs	r3, r2
 80073b8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80073ba:	f000 f829 	bl	8007410 <HAL_RCC_GetSysClockFreq>
 80073be:	4601      	mov	r1, r0
 80073c0:	4b0f      	ldr	r3, [pc, #60]	@ (8007400 <HAL_RCC_ClockConfig+0x2e8>)
 80073c2:	685b      	ldr	r3, [r3, #4]
 80073c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80073c8:	22f0      	movs	r2, #240	@ 0xf0
 80073ca:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073cc:	693a      	ldr	r2, [r7, #16]
 80073ce:	fa92 f2a2 	rbit	r2, r2
 80073d2:	60fa      	str	r2, [r7, #12]
  return result;
 80073d4:	68fa      	ldr	r2, [r7, #12]
 80073d6:	fab2 f282 	clz	r2, r2
 80073da:	b2d2      	uxtb	r2, r2
 80073dc:	40d3      	lsrs	r3, r2
 80073de:	4a09      	ldr	r2, [pc, #36]	@ (8007404 <HAL_RCC_ClockConfig+0x2ec>)
 80073e0:	5cd3      	ldrb	r3, [r2, r3]
 80073e2:	fa21 f303 	lsr.w	r3, r1, r3
 80073e6:	4a08      	ldr	r2, [pc, #32]	@ (8007408 <HAL_RCC_ClockConfig+0x2f0>)
 80073e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80073ea:	4b08      	ldr	r3, [pc, #32]	@ (800740c <HAL_RCC_ClockConfig+0x2f4>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	4618      	mov	r0, r3
 80073f0:	f7fb fe12 	bl	8003018 <HAL_InitTick>
  
  return HAL_OK;
 80073f4:	2300      	movs	r3, #0
}
 80073f6:	4618      	mov	r0, r3
 80073f8:	3778      	adds	r7, #120	@ 0x78
 80073fa:	46bd      	mov	sp, r7
 80073fc:	bd80      	pop	{r7, pc}
 80073fe:	bf00      	nop
 8007400:	40021000 	.word	0x40021000
 8007404:	08014138 	.word	0x08014138
 8007408:	20000004 	.word	0x20000004
 800740c:	20000008 	.word	0x20000008

08007410 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007410:	b480      	push	{r7}
 8007412:	b087      	sub	sp, #28
 8007414:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007416:	2300      	movs	r3, #0
 8007418:	60fb      	str	r3, [r7, #12]
 800741a:	2300      	movs	r3, #0
 800741c:	60bb      	str	r3, [r7, #8]
 800741e:	2300      	movs	r3, #0
 8007420:	617b      	str	r3, [r7, #20]
 8007422:	2300      	movs	r3, #0
 8007424:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8007426:	2300      	movs	r3, #0
 8007428:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800742a:	4b1f      	ldr	r3, [pc, #124]	@ (80074a8 <HAL_RCC_GetSysClockFreq+0x98>)
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f003 030c 	and.w	r3, r3, #12
 8007436:	2b04      	cmp	r3, #4
 8007438:	d002      	beq.n	8007440 <HAL_RCC_GetSysClockFreq+0x30>
 800743a:	2b08      	cmp	r3, #8
 800743c:	d003      	beq.n	8007446 <HAL_RCC_GetSysClockFreq+0x36>
 800743e:	e029      	b.n	8007494 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007440:	4b1a      	ldr	r3, [pc, #104]	@ (80074ac <HAL_RCC_GetSysClockFreq+0x9c>)
 8007442:	613b      	str	r3, [r7, #16]
      break;
 8007444:	e029      	b.n	800749a <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	0c9b      	lsrs	r3, r3, #18
 800744a:	f003 030f 	and.w	r3, r3, #15
 800744e:	4a18      	ldr	r2, [pc, #96]	@ (80074b0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8007450:	5cd3      	ldrb	r3, [r2, r3]
 8007452:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8007454:	4b14      	ldr	r3, [pc, #80]	@ (80074a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8007456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007458:	f003 030f 	and.w	r3, r3, #15
 800745c:	4a15      	ldr	r2, [pc, #84]	@ (80074b4 <HAL_RCC_GetSysClockFreq+0xa4>)
 800745e:	5cd3      	ldrb	r3, [r2, r3]
 8007460:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007468:	2b00      	cmp	r3, #0
 800746a:	d008      	beq.n	800747e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800746c:	4a0f      	ldr	r2, [pc, #60]	@ (80074ac <HAL_RCC_GetSysClockFreq+0x9c>)
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	fbb2 f2f3 	udiv	r2, r2, r3
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	fb02 f303 	mul.w	r3, r2, r3
 800747a:	617b      	str	r3, [r7, #20]
 800747c:	e007      	b.n	800748e <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800747e:	4a0b      	ldr	r2, [pc, #44]	@ (80074ac <HAL_RCC_GetSysClockFreq+0x9c>)
 8007480:	68bb      	ldr	r3, [r7, #8]
 8007482:	fbb2 f2f3 	udiv	r2, r2, r3
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	fb02 f303 	mul.w	r3, r2, r3
 800748c:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800748e:	697b      	ldr	r3, [r7, #20]
 8007490:	613b      	str	r3, [r7, #16]
      break;
 8007492:	e002      	b.n	800749a <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007494:	4b05      	ldr	r3, [pc, #20]	@ (80074ac <HAL_RCC_GetSysClockFreq+0x9c>)
 8007496:	613b      	str	r3, [r7, #16]
      break;
 8007498:	bf00      	nop
    }
  }
  return sysclockfreq;
 800749a:	693b      	ldr	r3, [r7, #16]
}
 800749c:	4618      	mov	r0, r3
 800749e:	371c      	adds	r7, #28
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr
 80074a8:	40021000 	.word	0x40021000
 80074ac:	007a1200 	.word	0x007a1200
 80074b0:	08014150 	.word	0x08014150
 80074b4:	08014160 	.word	0x08014160

080074b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80074b8:	b480      	push	{r7}
 80074ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80074bc:	4b03      	ldr	r3, [pc, #12]	@ (80074cc <HAL_RCC_GetHCLKFreq+0x14>)
 80074be:	681b      	ldr	r3, [r3, #0]
}
 80074c0:	4618      	mov	r0, r3
 80074c2:	46bd      	mov	sp, r7
 80074c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c8:	4770      	bx	lr
 80074ca:	bf00      	nop
 80074cc:	20000004 	.word	0x20000004

080074d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b082      	sub	sp, #8
 80074d4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80074d6:	f7ff ffef 	bl	80074b8 <HAL_RCC_GetHCLKFreq>
 80074da:	4601      	mov	r1, r0
 80074dc:	4b0b      	ldr	r3, [pc, #44]	@ (800750c <HAL_RCC_GetPCLK1Freq+0x3c>)
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80074e4:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80074e8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074ea:	687a      	ldr	r2, [r7, #4]
 80074ec:	fa92 f2a2 	rbit	r2, r2
 80074f0:	603a      	str	r2, [r7, #0]
  return result;
 80074f2:	683a      	ldr	r2, [r7, #0]
 80074f4:	fab2 f282 	clz	r2, r2
 80074f8:	b2d2      	uxtb	r2, r2
 80074fa:	40d3      	lsrs	r3, r2
 80074fc:	4a04      	ldr	r2, [pc, #16]	@ (8007510 <HAL_RCC_GetPCLK1Freq+0x40>)
 80074fe:	5cd3      	ldrb	r3, [r2, r3]
 8007500:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8007504:	4618      	mov	r0, r3
 8007506:	3708      	adds	r7, #8
 8007508:	46bd      	mov	sp, r7
 800750a:	bd80      	pop	{r7, pc}
 800750c:	40021000 	.word	0x40021000
 8007510:	08014148 	.word	0x08014148

08007514 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b082      	sub	sp, #8
 8007518:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800751a:	f7ff ffcd 	bl	80074b8 <HAL_RCC_GetHCLKFreq>
 800751e:	4601      	mov	r1, r0
 8007520:	4b0b      	ldr	r3, [pc, #44]	@ (8007550 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8007522:	685b      	ldr	r3, [r3, #4]
 8007524:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8007528:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 800752c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800752e:	687a      	ldr	r2, [r7, #4]
 8007530:	fa92 f2a2 	rbit	r2, r2
 8007534:	603a      	str	r2, [r7, #0]
  return result;
 8007536:	683a      	ldr	r2, [r7, #0]
 8007538:	fab2 f282 	clz	r2, r2
 800753c:	b2d2      	uxtb	r2, r2
 800753e:	40d3      	lsrs	r3, r2
 8007540:	4a04      	ldr	r2, [pc, #16]	@ (8007554 <HAL_RCC_GetPCLK2Freq+0x40>)
 8007542:	5cd3      	ldrb	r3, [r2, r3]
 8007544:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8007548:	4618      	mov	r0, r3
 800754a:	3708      	adds	r7, #8
 800754c:	46bd      	mov	sp, r7
 800754e:	bd80      	pop	{r7, pc}
 8007550:	40021000 	.word	0x40021000
 8007554:	08014148 	.word	0x08014148

08007558 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007558:	b480      	push	{r7}
 800755a:	b083      	sub	sp, #12
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
 8007560:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	220f      	movs	r2, #15
 8007566:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007568:	4b12      	ldr	r3, [pc, #72]	@ (80075b4 <HAL_RCC_GetClockConfig+0x5c>)
 800756a:	685b      	ldr	r3, [r3, #4]
 800756c:	f003 0203 	and.w	r2, r3, #3
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8007574:	4b0f      	ldr	r3, [pc, #60]	@ (80075b4 <HAL_RCC_GetClockConfig+0x5c>)
 8007576:	685b      	ldr	r3, [r3, #4]
 8007578:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8007580:	4b0c      	ldr	r3, [pc, #48]	@ (80075b4 <HAL_RCC_GetClockConfig+0x5c>)
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800758c:	4b09      	ldr	r3, [pc, #36]	@ (80075b4 <HAL_RCC_GetClockConfig+0x5c>)
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	08db      	lsrs	r3, r3, #3
 8007592:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 800759a:	4b07      	ldr	r3, [pc, #28]	@ (80075b8 <HAL_RCC_GetClockConfig+0x60>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f003 0207 	and.w	r2, r3, #7
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	601a      	str	r2, [r3, #0]
}
 80075a6:	bf00      	nop
 80075a8:	370c      	adds	r7, #12
 80075aa:	46bd      	mov	sp, r7
 80075ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b0:	4770      	bx	lr
 80075b2:	bf00      	nop
 80075b4:	40021000 	.word	0x40021000
 80075b8:	40022000 	.word	0x40022000

080075bc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b092      	sub	sp, #72	@ 0x48
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80075c4:	2300      	movs	r3, #0
 80075c6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 80075c8:	2300      	movs	r3, #0
 80075ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80075cc:	2300      	movs	r3, #0
 80075ce:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80075da:	2b00      	cmp	r3, #0
 80075dc:	f000 80d4 	beq.w	8007788 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80075e0:	4b4e      	ldr	r3, [pc, #312]	@ (800771c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075e2:	69db      	ldr	r3, [r3, #28]
 80075e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d10e      	bne.n	800760a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80075ec:	4b4b      	ldr	r3, [pc, #300]	@ (800771c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075ee:	69db      	ldr	r3, [r3, #28]
 80075f0:	4a4a      	ldr	r2, [pc, #296]	@ (800771c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075f6:	61d3      	str	r3, [r2, #28]
 80075f8:	4b48      	ldr	r3, [pc, #288]	@ (800771c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075fa:	69db      	ldr	r3, [r3, #28]
 80075fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007600:	60bb      	str	r3, [r7, #8]
 8007602:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007604:	2301      	movs	r3, #1
 8007606:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800760a:	4b45      	ldr	r3, [pc, #276]	@ (8007720 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007612:	2b00      	cmp	r3, #0
 8007614:	d118      	bne.n	8007648 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007616:	4b42      	ldr	r3, [pc, #264]	@ (8007720 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4a41      	ldr	r2, [pc, #260]	@ (8007720 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800761c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007620:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007622:	f7fc f84f 	bl	80036c4 <HAL_GetTick>
 8007626:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007628:	e008      	b.n	800763c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800762a:	f7fc f84b 	bl	80036c4 <HAL_GetTick>
 800762e:	4602      	mov	r2, r0
 8007630:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007632:	1ad3      	subs	r3, r2, r3
 8007634:	2b64      	cmp	r3, #100	@ 0x64
 8007636:	d901      	bls.n	800763c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8007638:	2303      	movs	r3, #3
 800763a:	e1d6      	b.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800763c:	4b38      	ldr	r3, [pc, #224]	@ (8007720 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007644:	2b00      	cmp	r3, #0
 8007646:	d0f0      	beq.n	800762a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007648:	4b34      	ldr	r3, [pc, #208]	@ (800771c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800764a:	6a1b      	ldr	r3, [r3, #32]
 800764c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007650:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007652:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007654:	2b00      	cmp	r3, #0
 8007656:	f000 8084 	beq.w	8007762 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007662:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007664:	429a      	cmp	r2, r3
 8007666:	d07c      	beq.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007668:	4b2c      	ldr	r3, [pc, #176]	@ (800771c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800766a:	6a1b      	ldr	r3, [r3, #32]
 800766c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007670:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007672:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007676:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800767a:	fa93 f3a3 	rbit	r3, r3
 800767e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8007680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007682:	fab3 f383 	clz	r3, r3
 8007686:	b2db      	uxtb	r3, r3
 8007688:	461a      	mov	r2, r3
 800768a:	4b26      	ldr	r3, [pc, #152]	@ (8007724 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800768c:	4413      	add	r3, r2
 800768e:	009b      	lsls	r3, r3, #2
 8007690:	461a      	mov	r2, r3
 8007692:	2301      	movs	r3, #1
 8007694:	6013      	str	r3, [r2, #0]
 8007696:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800769a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800769c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800769e:	fa93 f3a3 	rbit	r3, r3
 80076a2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80076a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80076a6:	fab3 f383 	clz	r3, r3
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	461a      	mov	r2, r3
 80076ae:	4b1d      	ldr	r3, [pc, #116]	@ (8007724 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80076b0:	4413      	add	r3, r2
 80076b2:	009b      	lsls	r3, r3, #2
 80076b4:	461a      	mov	r2, r3
 80076b6:	2300      	movs	r3, #0
 80076b8:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80076ba:	4a18      	ldr	r2, [pc, #96]	@ (800771c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80076bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076be:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80076c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076c2:	f003 0301 	and.w	r3, r3, #1
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d04b      	beq.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076ca:	f7fb fffb 	bl	80036c4 <HAL_GetTick>
 80076ce:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076d0:	e00a      	b.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076d2:	f7fb fff7 	bl	80036c4 <HAL_GetTick>
 80076d6:	4602      	mov	r2, r0
 80076d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076da:	1ad3      	subs	r3, r2, r3
 80076dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d901      	bls.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80076e4:	2303      	movs	r3, #3
 80076e6:	e180      	b.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80076e8:	2302      	movs	r3, #2
 80076ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ee:	fa93 f3a3 	rbit	r3, r3
 80076f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80076f4:	2302      	movs	r3, #2
 80076f6:	623b      	str	r3, [r7, #32]
 80076f8:	6a3b      	ldr	r3, [r7, #32]
 80076fa:	fa93 f3a3 	rbit	r3, r3
 80076fe:	61fb      	str	r3, [r7, #28]
  return result;
 8007700:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007702:	fab3 f383 	clz	r3, r3
 8007706:	b2db      	uxtb	r3, r3
 8007708:	095b      	lsrs	r3, r3, #5
 800770a:	b2db      	uxtb	r3, r3
 800770c:	f043 0302 	orr.w	r3, r3, #2
 8007710:	b2db      	uxtb	r3, r3
 8007712:	2b02      	cmp	r3, #2
 8007714:	d108      	bne.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8007716:	4b01      	ldr	r3, [pc, #4]	@ (800771c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007718:	6a1b      	ldr	r3, [r3, #32]
 800771a:	e00d      	b.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800771c:	40021000 	.word	0x40021000
 8007720:	40007000 	.word	0x40007000
 8007724:	10908100 	.word	0x10908100
 8007728:	2302      	movs	r3, #2
 800772a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800772c:	69bb      	ldr	r3, [r7, #24]
 800772e:	fa93 f3a3 	rbit	r3, r3
 8007732:	617b      	str	r3, [r7, #20]
 8007734:	4b9a      	ldr	r3, [pc, #616]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007738:	2202      	movs	r2, #2
 800773a:	613a      	str	r2, [r7, #16]
 800773c:	693a      	ldr	r2, [r7, #16]
 800773e:	fa92 f2a2 	rbit	r2, r2
 8007742:	60fa      	str	r2, [r7, #12]
  return result;
 8007744:	68fa      	ldr	r2, [r7, #12]
 8007746:	fab2 f282 	clz	r2, r2
 800774a:	b2d2      	uxtb	r2, r2
 800774c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007750:	b2d2      	uxtb	r2, r2
 8007752:	f002 021f 	and.w	r2, r2, #31
 8007756:	2101      	movs	r1, #1
 8007758:	fa01 f202 	lsl.w	r2, r1, r2
 800775c:	4013      	ands	r3, r2
 800775e:	2b00      	cmp	r3, #0
 8007760:	d0b7      	beq.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8007762:	4b8f      	ldr	r3, [pc, #572]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007764:	6a1b      	ldr	r3, [r3, #32]
 8007766:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	685b      	ldr	r3, [r3, #4]
 800776e:	498c      	ldr	r1, [pc, #560]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007770:	4313      	orrs	r3, r2
 8007772:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007774:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8007778:	2b01      	cmp	r3, #1
 800777a:	d105      	bne.n	8007788 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800777c:	4b88      	ldr	r3, [pc, #544]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800777e:	69db      	ldr	r3, [r3, #28]
 8007780:	4a87      	ldr	r2, [pc, #540]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007782:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007786:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f003 0301 	and.w	r3, r3, #1
 8007790:	2b00      	cmp	r3, #0
 8007792:	d008      	beq.n	80077a6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007794:	4b82      	ldr	r3, [pc, #520]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007798:	f023 0203 	bic.w	r2, r3, #3
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	689b      	ldr	r3, [r3, #8]
 80077a0:	497f      	ldr	r1, [pc, #508]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80077a2:	4313      	orrs	r3, r2
 80077a4:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f003 0302 	and.w	r3, r3, #2
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d008      	beq.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80077b2:	4b7b      	ldr	r3, [pc, #492]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80077b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077b6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	68db      	ldr	r3, [r3, #12]
 80077be:	4978      	ldr	r1, [pc, #480]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80077c0:	4313      	orrs	r3, r2
 80077c2:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f003 0304 	and.w	r3, r3, #4
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d008      	beq.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80077d0:	4b73      	ldr	r3, [pc, #460]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80077d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077d4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	691b      	ldr	r3, [r3, #16]
 80077dc:	4970      	ldr	r1, [pc, #448]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80077de:	4313      	orrs	r3, r2
 80077e0:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f003 0320 	and.w	r3, r3, #32
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d008      	beq.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80077ee:	4b6c      	ldr	r3, [pc, #432]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80077f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077f2:	f023 0210 	bic.w	r2, r3, #16
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	69db      	ldr	r3, [r3, #28]
 80077fa:	4969      	ldr	r1, [pc, #420]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80077fc:	4313      	orrs	r3, r2
 80077fe:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007808:	2b00      	cmp	r3, #0
 800780a:	d008      	beq.n	800781e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800780c:	4b64      	ldr	r3, [pc, #400]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007818:	4961      	ldr	r1, [pc, #388]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800781a:	4313      	orrs	r3, r2
 800781c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007826:	2b00      	cmp	r3, #0
 8007828:	d008      	beq.n	800783c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800782a:	4b5d      	ldr	r3, [pc, #372]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800782c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800782e:	f023 0220 	bic.w	r2, r3, #32
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6a1b      	ldr	r3, [r3, #32]
 8007836:	495a      	ldr	r1, [pc, #360]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007838:	4313      	orrs	r3, r2
 800783a:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007844:	2b00      	cmp	r3, #0
 8007846:	d008      	beq.n	800785a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007848:	4b55      	ldr	r3, [pc, #340]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800784a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800784c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007854:	4952      	ldr	r1, [pc, #328]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007856:	4313      	orrs	r3, r2
 8007858:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f003 0308 	and.w	r3, r3, #8
 8007862:	2b00      	cmp	r3, #0
 8007864:	d008      	beq.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007866:	4b4e      	ldr	r3, [pc, #312]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800786a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	695b      	ldr	r3, [r3, #20]
 8007872:	494b      	ldr	r1, [pc, #300]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007874:	4313      	orrs	r3, r2
 8007876:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f003 0310 	and.w	r3, r3, #16
 8007880:	2b00      	cmp	r3, #0
 8007882:	d008      	beq.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007884:	4b46      	ldr	r3, [pc, #280]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007888:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	699b      	ldr	r3, [r3, #24]
 8007890:	4943      	ldr	r1, [pc, #268]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007892:	4313      	orrs	r3, r2
 8007894:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d008      	beq.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80078a2:	4b3f      	ldr	r3, [pc, #252]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80078a4:	685b      	ldr	r3, [r3, #4]
 80078a6:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078ae:	493c      	ldr	r1, [pc, #240]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80078b0:	4313      	orrs	r3, r2
 80078b2:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d008      	beq.n	80078d2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80078c0:	4b37      	ldr	r3, [pc, #220]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80078c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078c4:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078cc:	4934      	ldr	r1, [pc, #208]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80078ce:	4313      	orrs	r3, r2
 80078d0:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d008      	beq.n	80078f0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80078de:	4b30      	ldr	r3, [pc, #192]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80078e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078e2:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078ea:	492d      	ldr	r1, [pc, #180]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80078ec:	4313      	orrs	r3, r2
 80078ee:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d008      	beq.n	800790e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80078fc:	4b28      	ldr	r3, [pc, #160]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80078fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007900:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007908:	4925      	ldr	r1, [pc, #148]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800790a:	4313      	orrs	r3, r2
 800790c:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007916:	2b00      	cmp	r3, #0
 8007918:	d008      	beq.n	800792c <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800791a:	4b21      	ldr	r3, [pc, #132]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800791c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800791e:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007926:	491e      	ldr	r1, [pc, #120]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007928:	4313      	orrs	r3, r2
 800792a:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007934:	2b00      	cmp	r3, #0
 8007936:	d008      	beq.n	800794a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8007938:	4b19      	ldr	r3, [pc, #100]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800793a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800793c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007944:	4916      	ldr	r1, [pc, #88]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007946:	4313      	orrs	r3, r2
 8007948:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007952:	2b00      	cmp	r3, #0
 8007954:	d008      	beq.n	8007968 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8007956:	4b12      	ldr	r3, [pc, #72]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800795a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007962:	490f      	ldr	r1, [pc, #60]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007964:	4313      	orrs	r3, r2
 8007966:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007970:	2b00      	cmp	r3, #0
 8007972:	d008      	beq.n	8007986 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8007974:	4b0a      	ldr	r3, [pc, #40]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007978:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007980:	4907      	ldr	r1, [pc, #28]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007982:	4313      	orrs	r3, r2
 8007984:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800798e:	2b00      	cmp	r3, #0
 8007990:	d00c      	beq.n	80079ac <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8007992:	4b03      	ldr	r3, [pc, #12]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007996:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	e002      	b.n	80079a4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800799e:	bf00      	nop
 80079a0:	40021000 	.word	0x40021000
 80079a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079a6:	4913      	ldr	r1, [pc, #76]	@ (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80079a8:	4313      	orrs	r3, r2
 80079aa:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d008      	beq.n	80079ca <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80079b8:	4b0e      	ldr	r3, [pc, #56]	@ (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80079ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079bc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079c4:	490b      	ldr	r1, [pc, #44]	@ (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80079c6:	4313      	orrs	r3, r2
 80079c8:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d008      	beq.n	80079e8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80079d6:	4b07      	ldr	r3, [pc, #28]	@ (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80079d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079da:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079e2:	4904      	ldr	r1, [pc, #16]	@ (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80079e4:	4313      	orrs	r3, r2
 80079e6:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80079e8:	2300      	movs	r3, #0
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3748      	adds	r7, #72	@ 0x48
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
 80079f2:	bf00      	nop
 80079f4:	40021000 	.word	0x40021000

080079f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b082      	sub	sp, #8
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d101      	bne.n	8007a0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007a06:	2301      	movs	r3, #1
 8007a08:	e049      	b.n	8007a9e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a10:	b2db      	uxtb	r3, r3
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d106      	bne.n	8007a24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	f000 f841 	bl	8007aa6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2202      	movs	r2, #2
 8007a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	3304      	adds	r3, #4
 8007a34:	4619      	mov	r1, r3
 8007a36:	4610      	mov	r0, r2
 8007a38:	f000 fc52 	bl	80082e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2201      	movs	r2, #1
 8007a40:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2201      	movs	r2, #1
 8007a48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2201      	movs	r2, #1
 8007a50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2201      	movs	r2, #1
 8007a58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2201      	movs	r2, #1
 8007a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2201      	movs	r2, #1
 8007a68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2201      	movs	r2, #1
 8007a70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2201      	movs	r2, #1
 8007a78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2201      	movs	r2, #1
 8007a80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2201      	movs	r2, #1
 8007a88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2201      	movs	r2, #1
 8007a90:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2201      	movs	r2, #1
 8007a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007a9c:	2300      	movs	r3, #0
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	3708      	adds	r7, #8
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}

08007aa6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007aa6:	b480      	push	{r7}
 8007aa8:	b083      	sub	sp, #12
 8007aaa:	af00      	add	r7, sp, #0
 8007aac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007aae:	bf00      	nop
 8007ab0:	370c      	adds	r7, #12
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab8:	4770      	bx	lr
	...

08007abc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b085      	sub	sp, #20
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007aca:	b2db      	uxtb	r3, r3
 8007acc:	2b01      	cmp	r3, #1
 8007ace:	d001      	beq.n	8007ad4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	e04f      	b.n	8007b74 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2202      	movs	r2, #2
 8007ad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	68da      	ldr	r2, [r3, #12]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f042 0201 	orr.w	r2, r2, #1
 8007aea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4a23      	ldr	r2, [pc, #140]	@ (8007b80 <HAL_TIM_Base_Start_IT+0xc4>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d01d      	beq.n	8007b32 <HAL_TIM_Base_Start_IT+0x76>
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007afe:	d018      	beq.n	8007b32 <HAL_TIM_Base_Start_IT+0x76>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	4a1f      	ldr	r2, [pc, #124]	@ (8007b84 <HAL_TIM_Base_Start_IT+0xc8>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d013      	beq.n	8007b32 <HAL_TIM_Base_Start_IT+0x76>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4a1e      	ldr	r2, [pc, #120]	@ (8007b88 <HAL_TIM_Base_Start_IT+0xcc>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d00e      	beq.n	8007b32 <HAL_TIM_Base_Start_IT+0x76>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	4a1c      	ldr	r2, [pc, #112]	@ (8007b8c <HAL_TIM_Base_Start_IT+0xd0>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d009      	beq.n	8007b32 <HAL_TIM_Base_Start_IT+0x76>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	4a1b      	ldr	r2, [pc, #108]	@ (8007b90 <HAL_TIM_Base_Start_IT+0xd4>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d004      	beq.n	8007b32 <HAL_TIM_Base_Start_IT+0x76>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4a19      	ldr	r2, [pc, #100]	@ (8007b94 <HAL_TIM_Base_Start_IT+0xd8>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d115      	bne.n	8007b5e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	689a      	ldr	r2, [r3, #8]
 8007b38:	4b17      	ldr	r3, [pc, #92]	@ (8007b98 <HAL_TIM_Base_Start_IT+0xdc>)
 8007b3a:	4013      	ands	r3, r2
 8007b3c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	2b06      	cmp	r3, #6
 8007b42:	d015      	beq.n	8007b70 <HAL_TIM_Base_Start_IT+0xb4>
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b4a:	d011      	beq.n	8007b70 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	681a      	ldr	r2, [r3, #0]
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f042 0201 	orr.w	r2, r2, #1
 8007b5a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b5c:	e008      	b.n	8007b70 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	681a      	ldr	r2, [r3, #0]
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f042 0201 	orr.w	r2, r2, #1
 8007b6c:	601a      	str	r2, [r3, #0]
 8007b6e:	e000      	b.n	8007b72 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b70:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007b72:	2300      	movs	r3, #0
}
 8007b74:	4618      	mov	r0, r3
 8007b76:	3714      	adds	r7, #20
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7e:	4770      	bx	lr
 8007b80:	40012c00 	.word	0x40012c00
 8007b84:	40000400 	.word	0x40000400
 8007b88:	40000800 	.word	0x40000800
 8007b8c:	40013400 	.word	0x40013400
 8007b90:	40014000 	.word	0x40014000
 8007b94:	40015000 	.word	0x40015000
 8007b98:	00010007 	.word	0x00010007

08007b9c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b082      	sub	sp, #8
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d101      	bne.n	8007bae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007baa:	2301      	movs	r3, #1
 8007bac:	e049      	b.n	8007c42 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007bb4:	b2db      	uxtb	r3, r3
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d106      	bne.n	8007bc8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f7fb fbf0 	bl	80033a8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2202      	movs	r2, #2
 8007bcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	3304      	adds	r3, #4
 8007bd8:	4619      	mov	r1, r3
 8007bda:	4610      	mov	r0, r2
 8007bdc:	f000 fb80 	bl	80082e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2201      	movs	r2, #1
 8007be4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2201      	movs	r2, #1
 8007bec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2201      	movs	r2, #1
 8007bfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2201      	movs	r2, #1
 8007c04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2201      	movs	r2, #1
 8007c0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2201      	movs	r2, #1
 8007c14:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2201      	movs	r2, #1
 8007c24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2201      	movs	r2, #1
 8007c2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2201      	movs	r2, #1
 8007c34:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007c40:	2300      	movs	r3, #0
}
 8007c42:	4618      	mov	r0, r3
 8007c44:	3708      	adds	r7, #8
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}
	...

08007c4c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b084      	sub	sp, #16
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
 8007c54:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d109      	bne.n	8007c70 <HAL_TIM_PWM_Start+0x24>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007c62:	b2db      	uxtb	r3, r3
 8007c64:	2b01      	cmp	r3, #1
 8007c66:	bf14      	ite	ne
 8007c68:	2301      	movne	r3, #1
 8007c6a:	2300      	moveq	r3, #0
 8007c6c:	b2db      	uxtb	r3, r3
 8007c6e:	e03c      	b.n	8007cea <HAL_TIM_PWM_Start+0x9e>
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	2b04      	cmp	r3, #4
 8007c74:	d109      	bne.n	8007c8a <HAL_TIM_PWM_Start+0x3e>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007c7c:	b2db      	uxtb	r3, r3
 8007c7e:	2b01      	cmp	r3, #1
 8007c80:	bf14      	ite	ne
 8007c82:	2301      	movne	r3, #1
 8007c84:	2300      	moveq	r3, #0
 8007c86:	b2db      	uxtb	r3, r3
 8007c88:	e02f      	b.n	8007cea <HAL_TIM_PWM_Start+0x9e>
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	2b08      	cmp	r3, #8
 8007c8e:	d109      	bne.n	8007ca4 <HAL_TIM_PWM_Start+0x58>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007c96:	b2db      	uxtb	r3, r3
 8007c98:	2b01      	cmp	r3, #1
 8007c9a:	bf14      	ite	ne
 8007c9c:	2301      	movne	r3, #1
 8007c9e:	2300      	moveq	r3, #0
 8007ca0:	b2db      	uxtb	r3, r3
 8007ca2:	e022      	b.n	8007cea <HAL_TIM_PWM_Start+0x9e>
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	2b0c      	cmp	r3, #12
 8007ca8:	d109      	bne.n	8007cbe <HAL_TIM_PWM_Start+0x72>
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007cb0:	b2db      	uxtb	r3, r3
 8007cb2:	2b01      	cmp	r3, #1
 8007cb4:	bf14      	ite	ne
 8007cb6:	2301      	movne	r3, #1
 8007cb8:	2300      	moveq	r3, #0
 8007cba:	b2db      	uxtb	r3, r3
 8007cbc:	e015      	b.n	8007cea <HAL_TIM_PWM_Start+0x9e>
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	2b10      	cmp	r3, #16
 8007cc2:	d109      	bne.n	8007cd8 <HAL_TIM_PWM_Start+0x8c>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007cca:	b2db      	uxtb	r3, r3
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	bf14      	ite	ne
 8007cd0:	2301      	movne	r3, #1
 8007cd2:	2300      	moveq	r3, #0
 8007cd4:	b2db      	uxtb	r3, r3
 8007cd6:	e008      	b.n	8007cea <HAL_TIM_PWM_Start+0x9e>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007cde:	b2db      	uxtb	r3, r3
 8007ce0:	2b01      	cmp	r3, #1
 8007ce2:	bf14      	ite	ne
 8007ce4:	2301      	movne	r3, #1
 8007ce6:	2300      	moveq	r3, #0
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d001      	beq.n	8007cf2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007cee:	2301      	movs	r3, #1
 8007cf0:	e0a1      	b.n	8007e36 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d104      	bne.n	8007d02 <HAL_TIM_PWM_Start+0xb6>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2202      	movs	r2, #2
 8007cfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007d00:	e023      	b.n	8007d4a <HAL_TIM_PWM_Start+0xfe>
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	2b04      	cmp	r3, #4
 8007d06:	d104      	bne.n	8007d12 <HAL_TIM_PWM_Start+0xc6>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2202      	movs	r2, #2
 8007d0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007d10:	e01b      	b.n	8007d4a <HAL_TIM_PWM_Start+0xfe>
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	2b08      	cmp	r3, #8
 8007d16:	d104      	bne.n	8007d22 <HAL_TIM_PWM_Start+0xd6>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2202      	movs	r2, #2
 8007d1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d20:	e013      	b.n	8007d4a <HAL_TIM_PWM_Start+0xfe>
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	2b0c      	cmp	r3, #12
 8007d26:	d104      	bne.n	8007d32 <HAL_TIM_PWM_Start+0xe6>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2202      	movs	r2, #2
 8007d2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007d30:	e00b      	b.n	8007d4a <HAL_TIM_PWM_Start+0xfe>
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	2b10      	cmp	r3, #16
 8007d36:	d104      	bne.n	8007d42 <HAL_TIM_PWM_Start+0xf6>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2202      	movs	r2, #2
 8007d3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007d40:	e003      	b.n	8007d4a <HAL_TIM_PWM_Start+0xfe>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2202      	movs	r2, #2
 8007d46:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	2201      	movs	r2, #1
 8007d50:	6839      	ldr	r1, [r7, #0]
 8007d52:	4618      	mov	r0, r3
 8007d54:	f000 fe74 	bl	8008a40 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	4a38      	ldr	r2, [pc, #224]	@ (8007e40 <HAL_TIM_PWM_Start+0x1f4>)
 8007d5e:	4293      	cmp	r3, r2
 8007d60:	d018      	beq.n	8007d94 <HAL_TIM_PWM_Start+0x148>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4a37      	ldr	r2, [pc, #220]	@ (8007e44 <HAL_TIM_PWM_Start+0x1f8>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d013      	beq.n	8007d94 <HAL_TIM_PWM_Start+0x148>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	4a35      	ldr	r2, [pc, #212]	@ (8007e48 <HAL_TIM_PWM_Start+0x1fc>)
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d00e      	beq.n	8007d94 <HAL_TIM_PWM_Start+0x148>
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	4a34      	ldr	r2, [pc, #208]	@ (8007e4c <HAL_TIM_PWM_Start+0x200>)
 8007d7c:	4293      	cmp	r3, r2
 8007d7e:	d009      	beq.n	8007d94 <HAL_TIM_PWM_Start+0x148>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4a32      	ldr	r2, [pc, #200]	@ (8007e50 <HAL_TIM_PWM_Start+0x204>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d004      	beq.n	8007d94 <HAL_TIM_PWM_Start+0x148>
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	4a31      	ldr	r2, [pc, #196]	@ (8007e54 <HAL_TIM_PWM_Start+0x208>)
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d101      	bne.n	8007d98 <HAL_TIM_PWM_Start+0x14c>
 8007d94:	2301      	movs	r3, #1
 8007d96:	e000      	b.n	8007d9a <HAL_TIM_PWM_Start+0x14e>
 8007d98:	2300      	movs	r3, #0
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d007      	beq.n	8007dae <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007dac:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	4a23      	ldr	r2, [pc, #140]	@ (8007e40 <HAL_TIM_PWM_Start+0x1f4>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d01d      	beq.n	8007df4 <HAL_TIM_PWM_Start+0x1a8>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dc0:	d018      	beq.n	8007df4 <HAL_TIM_PWM_Start+0x1a8>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	4a24      	ldr	r2, [pc, #144]	@ (8007e58 <HAL_TIM_PWM_Start+0x20c>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d013      	beq.n	8007df4 <HAL_TIM_PWM_Start+0x1a8>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	4a22      	ldr	r2, [pc, #136]	@ (8007e5c <HAL_TIM_PWM_Start+0x210>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d00e      	beq.n	8007df4 <HAL_TIM_PWM_Start+0x1a8>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	4a1a      	ldr	r2, [pc, #104]	@ (8007e44 <HAL_TIM_PWM_Start+0x1f8>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d009      	beq.n	8007df4 <HAL_TIM_PWM_Start+0x1a8>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	4a18      	ldr	r2, [pc, #96]	@ (8007e48 <HAL_TIM_PWM_Start+0x1fc>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d004      	beq.n	8007df4 <HAL_TIM_PWM_Start+0x1a8>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4a19      	ldr	r2, [pc, #100]	@ (8007e54 <HAL_TIM_PWM_Start+0x208>)
 8007df0:	4293      	cmp	r3, r2
 8007df2:	d115      	bne.n	8007e20 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	689a      	ldr	r2, [r3, #8]
 8007dfa:	4b19      	ldr	r3, [pc, #100]	@ (8007e60 <HAL_TIM_PWM_Start+0x214>)
 8007dfc:	4013      	ands	r3, r2
 8007dfe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	2b06      	cmp	r3, #6
 8007e04:	d015      	beq.n	8007e32 <HAL_TIM_PWM_Start+0x1e6>
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e0c:	d011      	beq.n	8007e32 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	681a      	ldr	r2, [r3, #0]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	f042 0201 	orr.w	r2, r2, #1
 8007e1c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e1e:	e008      	b.n	8007e32 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	681a      	ldr	r2, [r3, #0]
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	f042 0201 	orr.w	r2, r2, #1
 8007e2e:	601a      	str	r2, [r3, #0]
 8007e30:	e000      	b.n	8007e34 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e32:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007e34:	2300      	movs	r3, #0
}
 8007e36:	4618      	mov	r0, r3
 8007e38:	3710      	adds	r7, #16
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	bd80      	pop	{r7, pc}
 8007e3e:	bf00      	nop
 8007e40:	40012c00 	.word	0x40012c00
 8007e44:	40013400 	.word	0x40013400
 8007e48:	40014000 	.word	0x40014000
 8007e4c:	40014400 	.word	0x40014400
 8007e50:	40014800 	.word	0x40014800
 8007e54:	40015000 	.word	0x40015000
 8007e58:	40000400 	.word	0x40000400
 8007e5c:	40000800 	.word	0x40000800
 8007e60:	00010007 	.word	0x00010007

08007e64 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b084      	sub	sp, #16
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	68db      	ldr	r3, [r3, #12]
 8007e72:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	691b      	ldr	r3, [r3, #16]
 8007e7a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	f003 0302 	and.w	r3, r3, #2
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d020      	beq.n	8007ec8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	f003 0302 	and.w	r3, r3, #2
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d01b      	beq.n	8007ec8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f06f 0202 	mvn.w	r2, #2
 8007e98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2201      	movs	r2, #1
 8007e9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	699b      	ldr	r3, [r3, #24]
 8007ea6:	f003 0303 	and.w	r3, r3, #3
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d003      	beq.n	8007eb6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f000 f9f8 	bl	80082a4 <HAL_TIM_IC_CaptureCallback>
 8007eb4:	e005      	b.n	8007ec2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	f000 f9ea 	bl	8008290 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	f000 f9fb 	bl	80082b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	f003 0304 	and.w	r3, r3, #4
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d020      	beq.n	8007f14 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	f003 0304 	and.w	r3, r3, #4
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d01b      	beq.n	8007f14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	f06f 0204 	mvn.w	r2, #4
 8007ee4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2202      	movs	r2, #2
 8007eea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	699b      	ldr	r3, [r3, #24]
 8007ef2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d003      	beq.n	8007f02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	f000 f9d2 	bl	80082a4 <HAL_TIM_IC_CaptureCallback>
 8007f00:	e005      	b.n	8007f0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f000 f9c4 	bl	8008290 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f08:	6878      	ldr	r0, [r7, #4]
 8007f0a:	f000 f9d5 	bl	80082b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2200      	movs	r2, #0
 8007f12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	f003 0308 	and.w	r3, r3, #8
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d020      	beq.n	8007f60 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	f003 0308 	and.w	r3, r3, #8
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d01b      	beq.n	8007f60 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f06f 0208 	mvn.w	r2, #8
 8007f30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2204      	movs	r2, #4
 8007f36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	69db      	ldr	r3, [r3, #28]
 8007f3e:	f003 0303 	and.w	r3, r3, #3
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d003      	beq.n	8007f4e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f000 f9ac 	bl	80082a4 <HAL_TIM_IC_CaptureCallback>
 8007f4c:	e005      	b.n	8007f5a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f000 f99e 	bl	8008290 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f54:	6878      	ldr	r0, [r7, #4]
 8007f56:	f000 f9af 	bl	80082b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	f003 0310 	and.w	r3, r3, #16
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d020      	beq.n	8007fac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	f003 0310 	and.w	r3, r3, #16
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d01b      	beq.n	8007fac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f06f 0210 	mvn.w	r2, #16
 8007f7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2208      	movs	r2, #8
 8007f82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	69db      	ldr	r3, [r3, #28]
 8007f8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d003      	beq.n	8007f9a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f000 f986 	bl	80082a4 <HAL_TIM_IC_CaptureCallback>
 8007f98:	e005      	b.n	8007fa6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f000 f978 	bl	8008290 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	f000 f989 	bl	80082b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	f003 0301 	and.w	r3, r3, #1
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d00c      	beq.n	8007fd0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	f003 0301 	and.w	r3, r3, #1
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d007      	beq.n	8007fd0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f06f 0201 	mvn.w	r2, #1
 8007fc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007fca:	6878      	ldr	r0, [r7, #4]
 8007fcc:	f7fa fdac 	bl	8002b28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d00c      	beq.n	8007ff4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d007      	beq.n	8007ff4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007fec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007fee:	6878      	ldr	r0, [r7, #4]
 8007ff0:	f000 fde2 	bl	8008bb8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d00c      	beq.n	8008018 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008004:	2b00      	cmp	r3, #0
 8008006:	d007      	beq.n	8008018 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008010:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	f000 fdda 	bl	8008bcc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800801e:	2b00      	cmp	r3, #0
 8008020:	d00c      	beq.n	800803c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008028:	2b00      	cmp	r3, #0
 800802a:	d007      	beq.n	800803c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008034:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008036:	6878      	ldr	r0, [r7, #4]
 8008038:	f000 f948 	bl	80082cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	f003 0320 	and.w	r3, r3, #32
 8008042:	2b00      	cmp	r3, #0
 8008044:	d00c      	beq.n	8008060 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	f003 0320 	and.w	r3, r3, #32
 800804c:	2b00      	cmp	r3, #0
 800804e:	d007      	beq.n	8008060 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f06f 0220 	mvn.w	r2, #32
 8008058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800805a:	6878      	ldr	r0, [r7, #4]
 800805c:	f000 fda2 	bl	8008ba4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008060:	bf00      	nop
 8008062:	3710      	adds	r7, #16
 8008064:	46bd      	mov	sp, r7
 8008066:	bd80      	pop	{r7, pc}

08008068 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b086      	sub	sp, #24
 800806c:	af00      	add	r7, sp, #0
 800806e:	60f8      	str	r0, [r7, #12]
 8008070:	60b9      	str	r1, [r7, #8]
 8008072:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008074:	2300      	movs	r3, #0
 8008076:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800807e:	2b01      	cmp	r3, #1
 8008080:	d101      	bne.n	8008086 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008082:	2302      	movs	r3, #2
 8008084:	e0ff      	b.n	8008286 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2201      	movs	r2, #1
 800808a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2b14      	cmp	r3, #20
 8008092:	f200 80f0 	bhi.w	8008276 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008096:	a201      	add	r2, pc, #4	@ (adr r2, 800809c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800809c:	080080f1 	.word	0x080080f1
 80080a0:	08008277 	.word	0x08008277
 80080a4:	08008277 	.word	0x08008277
 80080a8:	08008277 	.word	0x08008277
 80080ac:	08008131 	.word	0x08008131
 80080b0:	08008277 	.word	0x08008277
 80080b4:	08008277 	.word	0x08008277
 80080b8:	08008277 	.word	0x08008277
 80080bc:	08008173 	.word	0x08008173
 80080c0:	08008277 	.word	0x08008277
 80080c4:	08008277 	.word	0x08008277
 80080c8:	08008277 	.word	0x08008277
 80080cc:	080081b3 	.word	0x080081b3
 80080d0:	08008277 	.word	0x08008277
 80080d4:	08008277 	.word	0x08008277
 80080d8:	08008277 	.word	0x08008277
 80080dc:	080081f5 	.word	0x080081f5
 80080e0:	08008277 	.word	0x08008277
 80080e4:	08008277 	.word	0x08008277
 80080e8:	08008277 	.word	0x08008277
 80080ec:	08008235 	.word	0x08008235
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	68b9      	ldr	r1, [r7, #8]
 80080f6:	4618      	mov	r0, r3
 80080f8:	f000 f99c 	bl	8008434 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	699a      	ldr	r2, [r3, #24]
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f042 0208 	orr.w	r2, r2, #8
 800810a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	699a      	ldr	r2, [r3, #24]
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f022 0204 	bic.w	r2, r2, #4
 800811a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	6999      	ldr	r1, [r3, #24]
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	691a      	ldr	r2, [r3, #16]
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	430a      	orrs	r2, r1
 800812c:	619a      	str	r2, [r3, #24]
      break;
 800812e:	e0a5      	b.n	800827c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	68b9      	ldr	r1, [r7, #8]
 8008136:	4618      	mov	r0, r3
 8008138:	f000 fa16 	bl	8008568 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	699a      	ldr	r2, [r3, #24]
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800814a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	699a      	ldr	r2, [r3, #24]
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800815a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	6999      	ldr	r1, [r3, #24]
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	691b      	ldr	r3, [r3, #16]
 8008166:	021a      	lsls	r2, r3, #8
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	430a      	orrs	r2, r1
 800816e:	619a      	str	r2, [r3, #24]
      break;
 8008170:	e084      	b.n	800827c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	68b9      	ldr	r1, [r7, #8]
 8008178:	4618      	mov	r0, r3
 800817a:	f000 fa89 	bl	8008690 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	69da      	ldr	r2, [r3, #28]
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f042 0208 	orr.w	r2, r2, #8
 800818c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	69da      	ldr	r2, [r3, #28]
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f022 0204 	bic.w	r2, r2, #4
 800819c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	69d9      	ldr	r1, [r3, #28]
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	691a      	ldr	r2, [r3, #16]
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	430a      	orrs	r2, r1
 80081ae:	61da      	str	r2, [r3, #28]
      break;
 80081b0:	e064      	b.n	800827c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	68b9      	ldr	r1, [r7, #8]
 80081b8:	4618      	mov	r0, r3
 80081ba:	f000 fafb 	bl	80087b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	69da      	ldr	r2, [r3, #28]
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80081cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	69da      	ldr	r2, [r3, #28]
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80081dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	69d9      	ldr	r1, [r3, #28]
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	691b      	ldr	r3, [r3, #16]
 80081e8:	021a      	lsls	r2, r3, #8
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	430a      	orrs	r2, r1
 80081f0:	61da      	str	r2, [r3, #28]
      break;
 80081f2:	e043      	b.n	800827c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	68b9      	ldr	r1, [r7, #8]
 80081fa:	4618      	mov	r0, r3
 80081fc:	f000 fb4a 	bl	8008894 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f042 0208 	orr.w	r2, r2, #8
 800820e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f022 0204 	bic.w	r2, r2, #4
 800821e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	691a      	ldr	r2, [r3, #16]
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	430a      	orrs	r2, r1
 8008230:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008232:	e023      	b.n	800827c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	68b9      	ldr	r1, [r7, #8]
 800823a:	4618      	mov	r0, r3
 800823c:	f000 fb94 	bl	8008968 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800824e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800825e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	691b      	ldr	r3, [r3, #16]
 800826a:	021a      	lsls	r2, r3, #8
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	430a      	orrs	r2, r1
 8008272:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008274:	e002      	b.n	800827c <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8008276:	2301      	movs	r3, #1
 8008278:	75fb      	strb	r3, [r7, #23]
      break;
 800827a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	2200      	movs	r2, #0
 8008280:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008284:	7dfb      	ldrb	r3, [r7, #23]
}
 8008286:	4618      	mov	r0, r3
 8008288:	3718      	adds	r7, #24
 800828a:	46bd      	mov	sp, r7
 800828c:	bd80      	pop	{r7, pc}
 800828e:	bf00      	nop

08008290 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008290:	b480      	push	{r7}
 8008292:	b083      	sub	sp, #12
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008298:	bf00      	nop
 800829a:	370c      	adds	r7, #12
 800829c:	46bd      	mov	sp, r7
 800829e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a2:	4770      	bx	lr

080082a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80082a4:	b480      	push	{r7}
 80082a6:	b083      	sub	sp, #12
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80082ac:	bf00      	nop
 80082ae:	370c      	adds	r7, #12
 80082b0:	46bd      	mov	sp, r7
 80082b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b6:	4770      	bx	lr

080082b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b083      	sub	sp, #12
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80082c0:	bf00      	nop
 80082c2:	370c      	adds	r7, #12
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr

080082cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b083      	sub	sp, #12
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80082d4:	bf00      	nop
 80082d6:	370c      	adds	r7, #12
 80082d8:	46bd      	mov	sp, r7
 80082da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082de:	4770      	bx	lr

080082e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b085      	sub	sp, #20
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
 80082e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	4a48      	ldr	r2, [pc, #288]	@ (8008414 <TIM_Base_SetConfig+0x134>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d013      	beq.n	8008320 <TIM_Base_SetConfig+0x40>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082fe:	d00f      	beq.n	8008320 <TIM_Base_SetConfig+0x40>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	4a45      	ldr	r2, [pc, #276]	@ (8008418 <TIM_Base_SetConfig+0x138>)
 8008304:	4293      	cmp	r3, r2
 8008306:	d00b      	beq.n	8008320 <TIM_Base_SetConfig+0x40>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	4a44      	ldr	r2, [pc, #272]	@ (800841c <TIM_Base_SetConfig+0x13c>)
 800830c:	4293      	cmp	r3, r2
 800830e:	d007      	beq.n	8008320 <TIM_Base_SetConfig+0x40>
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	4a43      	ldr	r2, [pc, #268]	@ (8008420 <TIM_Base_SetConfig+0x140>)
 8008314:	4293      	cmp	r3, r2
 8008316:	d003      	beq.n	8008320 <TIM_Base_SetConfig+0x40>
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	4a42      	ldr	r2, [pc, #264]	@ (8008424 <TIM_Base_SetConfig+0x144>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d108      	bne.n	8008332 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008326:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	685b      	ldr	r3, [r3, #4]
 800832c:	68fa      	ldr	r2, [r7, #12]
 800832e:	4313      	orrs	r3, r2
 8008330:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	4a37      	ldr	r2, [pc, #220]	@ (8008414 <TIM_Base_SetConfig+0x134>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d01f      	beq.n	800837a <TIM_Base_SetConfig+0x9a>
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008340:	d01b      	beq.n	800837a <TIM_Base_SetConfig+0x9a>
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	4a34      	ldr	r2, [pc, #208]	@ (8008418 <TIM_Base_SetConfig+0x138>)
 8008346:	4293      	cmp	r3, r2
 8008348:	d017      	beq.n	800837a <TIM_Base_SetConfig+0x9a>
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	4a33      	ldr	r2, [pc, #204]	@ (800841c <TIM_Base_SetConfig+0x13c>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d013      	beq.n	800837a <TIM_Base_SetConfig+0x9a>
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	4a32      	ldr	r2, [pc, #200]	@ (8008420 <TIM_Base_SetConfig+0x140>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d00f      	beq.n	800837a <TIM_Base_SetConfig+0x9a>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	4a32      	ldr	r2, [pc, #200]	@ (8008428 <TIM_Base_SetConfig+0x148>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d00b      	beq.n	800837a <TIM_Base_SetConfig+0x9a>
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	4a31      	ldr	r2, [pc, #196]	@ (800842c <TIM_Base_SetConfig+0x14c>)
 8008366:	4293      	cmp	r3, r2
 8008368:	d007      	beq.n	800837a <TIM_Base_SetConfig+0x9a>
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	4a30      	ldr	r2, [pc, #192]	@ (8008430 <TIM_Base_SetConfig+0x150>)
 800836e:	4293      	cmp	r3, r2
 8008370:	d003      	beq.n	800837a <TIM_Base_SetConfig+0x9a>
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	4a2b      	ldr	r2, [pc, #172]	@ (8008424 <TIM_Base_SetConfig+0x144>)
 8008376:	4293      	cmp	r3, r2
 8008378:	d108      	bne.n	800838c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008380:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	68db      	ldr	r3, [r3, #12]
 8008386:	68fa      	ldr	r2, [r7, #12]
 8008388:	4313      	orrs	r3, r2
 800838a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	695b      	ldr	r3, [r3, #20]
 8008396:	4313      	orrs	r3, r2
 8008398:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	68fa      	ldr	r2, [r7, #12]
 800839e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	689a      	ldr	r2, [r3, #8]
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	681a      	ldr	r2, [r3, #0]
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	4a18      	ldr	r2, [pc, #96]	@ (8008414 <TIM_Base_SetConfig+0x134>)
 80083b4:	4293      	cmp	r3, r2
 80083b6:	d013      	beq.n	80083e0 <TIM_Base_SetConfig+0x100>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	4a19      	ldr	r2, [pc, #100]	@ (8008420 <TIM_Base_SetConfig+0x140>)
 80083bc:	4293      	cmp	r3, r2
 80083be:	d00f      	beq.n	80083e0 <TIM_Base_SetConfig+0x100>
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	4a19      	ldr	r2, [pc, #100]	@ (8008428 <TIM_Base_SetConfig+0x148>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d00b      	beq.n	80083e0 <TIM_Base_SetConfig+0x100>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	4a18      	ldr	r2, [pc, #96]	@ (800842c <TIM_Base_SetConfig+0x14c>)
 80083cc:	4293      	cmp	r3, r2
 80083ce:	d007      	beq.n	80083e0 <TIM_Base_SetConfig+0x100>
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	4a17      	ldr	r2, [pc, #92]	@ (8008430 <TIM_Base_SetConfig+0x150>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d003      	beq.n	80083e0 <TIM_Base_SetConfig+0x100>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	4a12      	ldr	r2, [pc, #72]	@ (8008424 <TIM_Base_SetConfig+0x144>)
 80083dc:	4293      	cmp	r3, r2
 80083de:	d103      	bne.n	80083e8 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	691a      	ldr	r2, [r3, #16]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2201      	movs	r2, #1
 80083ec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	691b      	ldr	r3, [r3, #16]
 80083f2:	f003 0301 	and.w	r3, r3, #1
 80083f6:	2b01      	cmp	r3, #1
 80083f8:	d105      	bne.n	8008406 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	691b      	ldr	r3, [r3, #16]
 80083fe:	f023 0201 	bic.w	r2, r3, #1
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	611a      	str	r2, [r3, #16]
  }
}
 8008406:	bf00      	nop
 8008408:	3714      	adds	r7, #20
 800840a:	46bd      	mov	sp, r7
 800840c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008410:	4770      	bx	lr
 8008412:	bf00      	nop
 8008414:	40012c00 	.word	0x40012c00
 8008418:	40000400 	.word	0x40000400
 800841c:	40000800 	.word	0x40000800
 8008420:	40013400 	.word	0x40013400
 8008424:	40015000 	.word	0x40015000
 8008428:	40014000 	.word	0x40014000
 800842c:	40014400 	.word	0x40014400
 8008430:	40014800 	.word	0x40014800

08008434 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008434:	b480      	push	{r7}
 8008436:	b087      	sub	sp, #28
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
 800843c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6a1b      	ldr	r3, [r3, #32]
 8008442:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6a1b      	ldr	r3, [r3, #32]
 8008448:	f023 0201 	bic.w	r2, r3, #1
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	685b      	ldr	r3, [r3, #4]
 8008454:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	699b      	ldr	r3, [r3, #24]
 800845a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008462:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008466:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	f023 0303 	bic.w	r3, r3, #3
 800846e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	68fa      	ldr	r2, [r7, #12]
 8008476:	4313      	orrs	r3, r2
 8008478:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	f023 0302 	bic.w	r3, r3, #2
 8008480:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	689b      	ldr	r3, [r3, #8]
 8008486:	697a      	ldr	r2, [r7, #20]
 8008488:	4313      	orrs	r3, r2
 800848a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	4a30      	ldr	r2, [pc, #192]	@ (8008550 <TIM_OC1_SetConfig+0x11c>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d013      	beq.n	80084bc <TIM_OC1_SetConfig+0x88>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	4a2f      	ldr	r2, [pc, #188]	@ (8008554 <TIM_OC1_SetConfig+0x120>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d00f      	beq.n	80084bc <TIM_OC1_SetConfig+0x88>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	4a2e      	ldr	r2, [pc, #184]	@ (8008558 <TIM_OC1_SetConfig+0x124>)
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d00b      	beq.n	80084bc <TIM_OC1_SetConfig+0x88>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	4a2d      	ldr	r2, [pc, #180]	@ (800855c <TIM_OC1_SetConfig+0x128>)
 80084a8:	4293      	cmp	r3, r2
 80084aa:	d007      	beq.n	80084bc <TIM_OC1_SetConfig+0x88>
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	4a2c      	ldr	r2, [pc, #176]	@ (8008560 <TIM_OC1_SetConfig+0x12c>)
 80084b0:	4293      	cmp	r3, r2
 80084b2:	d003      	beq.n	80084bc <TIM_OC1_SetConfig+0x88>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	4a2b      	ldr	r2, [pc, #172]	@ (8008564 <TIM_OC1_SetConfig+0x130>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d10c      	bne.n	80084d6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80084bc:	697b      	ldr	r3, [r7, #20]
 80084be:	f023 0308 	bic.w	r3, r3, #8
 80084c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	68db      	ldr	r3, [r3, #12]
 80084c8:	697a      	ldr	r2, [r7, #20]
 80084ca:	4313      	orrs	r3, r2
 80084cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	f023 0304 	bic.w	r3, r3, #4
 80084d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	4a1d      	ldr	r2, [pc, #116]	@ (8008550 <TIM_OC1_SetConfig+0x11c>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d013      	beq.n	8008506 <TIM_OC1_SetConfig+0xd2>
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	4a1c      	ldr	r2, [pc, #112]	@ (8008554 <TIM_OC1_SetConfig+0x120>)
 80084e2:	4293      	cmp	r3, r2
 80084e4:	d00f      	beq.n	8008506 <TIM_OC1_SetConfig+0xd2>
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	4a1b      	ldr	r2, [pc, #108]	@ (8008558 <TIM_OC1_SetConfig+0x124>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d00b      	beq.n	8008506 <TIM_OC1_SetConfig+0xd2>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	4a1a      	ldr	r2, [pc, #104]	@ (800855c <TIM_OC1_SetConfig+0x128>)
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d007      	beq.n	8008506 <TIM_OC1_SetConfig+0xd2>
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	4a19      	ldr	r2, [pc, #100]	@ (8008560 <TIM_OC1_SetConfig+0x12c>)
 80084fa:	4293      	cmp	r3, r2
 80084fc:	d003      	beq.n	8008506 <TIM_OC1_SetConfig+0xd2>
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	4a18      	ldr	r2, [pc, #96]	@ (8008564 <TIM_OC1_SetConfig+0x130>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d111      	bne.n	800852a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008506:	693b      	ldr	r3, [r7, #16]
 8008508:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800850c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008514:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	695b      	ldr	r3, [r3, #20]
 800851a:	693a      	ldr	r2, [r7, #16]
 800851c:	4313      	orrs	r3, r2
 800851e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	699b      	ldr	r3, [r3, #24]
 8008524:	693a      	ldr	r2, [r7, #16]
 8008526:	4313      	orrs	r3, r2
 8008528:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	693a      	ldr	r2, [r7, #16]
 800852e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	68fa      	ldr	r2, [r7, #12]
 8008534:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	685a      	ldr	r2, [r3, #4]
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	697a      	ldr	r2, [r7, #20]
 8008542:	621a      	str	r2, [r3, #32]
}
 8008544:	bf00      	nop
 8008546:	371c      	adds	r7, #28
 8008548:	46bd      	mov	sp, r7
 800854a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854e:	4770      	bx	lr
 8008550:	40012c00 	.word	0x40012c00
 8008554:	40013400 	.word	0x40013400
 8008558:	40014000 	.word	0x40014000
 800855c:	40014400 	.word	0x40014400
 8008560:	40014800 	.word	0x40014800
 8008564:	40015000 	.word	0x40015000

08008568 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008568:	b480      	push	{r7}
 800856a:	b087      	sub	sp, #28
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
 8008570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	6a1b      	ldr	r3, [r3, #32]
 8008576:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	6a1b      	ldr	r3, [r3, #32]
 800857c:	f023 0210 	bic.w	r2, r3, #16
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	685b      	ldr	r3, [r3, #4]
 8008588:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	699b      	ldr	r3, [r3, #24]
 800858e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008596:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800859a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80085a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	021b      	lsls	r3, r3, #8
 80085aa:	68fa      	ldr	r2, [r7, #12]
 80085ac:	4313      	orrs	r3, r2
 80085ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80085b0:	697b      	ldr	r3, [r7, #20]
 80085b2:	f023 0320 	bic.w	r3, r3, #32
 80085b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	689b      	ldr	r3, [r3, #8]
 80085bc:	011b      	lsls	r3, r3, #4
 80085be:	697a      	ldr	r2, [r7, #20]
 80085c0:	4313      	orrs	r3, r2
 80085c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	4a2c      	ldr	r2, [pc, #176]	@ (8008678 <TIM_OC2_SetConfig+0x110>)
 80085c8:	4293      	cmp	r3, r2
 80085ca:	d007      	beq.n	80085dc <TIM_OC2_SetConfig+0x74>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	4a2b      	ldr	r2, [pc, #172]	@ (800867c <TIM_OC2_SetConfig+0x114>)
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d003      	beq.n	80085dc <TIM_OC2_SetConfig+0x74>
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	4a2a      	ldr	r2, [pc, #168]	@ (8008680 <TIM_OC2_SetConfig+0x118>)
 80085d8:	4293      	cmp	r3, r2
 80085da:	d10d      	bne.n	80085f8 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80085dc:	697b      	ldr	r3, [r7, #20]
 80085de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80085e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	68db      	ldr	r3, [r3, #12]
 80085e8:	011b      	lsls	r3, r3, #4
 80085ea:	697a      	ldr	r2, [r7, #20]
 80085ec:	4313      	orrs	r3, r2
 80085ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80085f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	4a1f      	ldr	r2, [pc, #124]	@ (8008678 <TIM_OC2_SetConfig+0x110>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d013      	beq.n	8008628 <TIM_OC2_SetConfig+0xc0>
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	4a1e      	ldr	r2, [pc, #120]	@ (800867c <TIM_OC2_SetConfig+0x114>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d00f      	beq.n	8008628 <TIM_OC2_SetConfig+0xc0>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	4a1e      	ldr	r2, [pc, #120]	@ (8008684 <TIM_OC2_SetConfig+0x11c>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d00b      	beq.n	8008628 <TIM_OC2_SetConfig+0xc0>
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	4a1d      	ldr	r2, [pc, #116]	@ (8008688 <TIM_OC2_SetConfig+0x120>)
 8008614:	4293      	cmp	r3, r2
 8008616:	d007      	beq.n	8008628 <TIM_OC2_SetConfig+0xc0>
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	4a1c      	ldr	r2, [pc, #112]	@ (800868c <TIM_OC2_SetConfig+0x124>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d003      	beq.n	8008628 <TIM_OC2_SetConfig+0xc0>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	4a17      	ldr	r2, [pc, #92]	@ (8008680 <TIM_OC2_SetConfig+0x118>)
 8008624:	4293      	cmp	r3, r2
 8008626:	d113      	bne.n	8008650 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008628:	693b      	ldr	r3, [r7, #16]
 800862a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800862e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008630:	693b      	ldr	r3, [r7, #16]
 8008632:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008636:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	695b      	ldr	r3, [r3, #20]
 800863c:	009b      	lsls	r3, r3, #2
 800863e:	693a      	ldr	r2, [r7, #16]
 8008640:	4313      	orrs	r3, r2
 8008642:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	699b      	ldr	r3, [r3, #24]
 8008648:	009b      	lsls	r3, r3, #2
 800864a:	693a      	ldr	r2, [r7, #16]
 800864c:	4313      	orrs	r3, r2
 800864e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	693a      	ldr	r2, [r7, #16]
 8008654:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	68fa      	ldr	r2, [r7, #12]
 800865a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	685a      	ldr	r2, [r3, #4]
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	697a      	ldr	r2, [r7, #20]
 8008668:	621a      	str	r2, [r3, #32]
}
 800866a:	bf00      	nop
 800866c:	371c      	adds	r7, #28
 800866e:	46bd      	mov	sp, r7
 8008670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008674:	4770      	bx	lr
 8008676:	bf00      	nop
 8008678:	40012c00 	.word	0x40012c00
 800867c:	40013400 	.word	0x40013400
 8008680:	40015000 	.word	0x40015000
 8008684:	40014000 	.word	0x40014000
 8008688:	40014400 	.word	0x40014400
 800868c:	40014800 	.word	0x40014800

08008690 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008690:	b480      	push	{r7}
 8008692:	b087      	sub	sp, #28
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
 8008698:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6a1b      	ldr	r3, [r3, #32]
 800869e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	6a1b      	ldr	r3, [r3, #32]
 80086a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	685b      	ldr	r3, [r3, #4]
 80086b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	69db      	ldr	r3, [r3, #28]
 80086b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80086be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	f023 0303 	bic.w	r3, r3, #3
 80086ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	68fa      	ldr	r2, [r7, #12]
 80086d2:	4313      	orrs	r3, r2
 80086d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80086dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	689b      	ldr	r3, [r3, #8]
 80086e2:	021b      	lsls	r3, r3, #8
 80086e4:	697a      	ldr	r2, [r7, #20]
 80086e6:	4313      	orrs	r3, r2
 80086e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	4a2b      	ldr	r2, [pc, #172]	@ (800879c <TIM_OC3_SetConfig+0x10c>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d007      	beq.n	8008702 <TIM_OC3_SetConfig+0x72>
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	4a2a      	ldr	r2, [pc, #168]	@ (80087a0 <TIM_OC3_SetConfig+0x110>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d003      	beq.n	8008702 <TIM_OC3_SetConfig+0x72>
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	4a29      	ldr	r2, [pc, #164]	@ (80087a4 <TIM_OC3_SetConfig+0x114>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d10d      	bne.n	800871e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008702:	697b      	ldr	r3, [r7, #20]
 8008704:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008708:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	68db      	ldr	r3, [r3, #12]
 800870e:	021b      	lsls	r3, r3, #8
 8008710:	697a      	ldr	r2, [r7, #20]
 8008712:	4313      	orrs	r3, r2
 8008714:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800871c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	4a1e      	ldr	r2, [pc, #120]	@ (800879c <TIM_OC3_SetConfig+0x10c>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d013      	beq.n	800874e <TIM_OC3_SetConfig+0xbe>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	4a1d      	ldr	r2, [pc, #116]	@ (80087a0 <TIM_OC3_SetConfig+0x110>)
 800872a:	4293      	cmp	r3, r2
 800872c:	d00f      	beq.n	800874e <TIM_OC3_SetConfig+0xbe>
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	4a1d      	ldr	r2, [pc, #116]	@ (80087a8 <TIM_OC3_SetConfig+0x118>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d00b      	beq.n	800874e <TIM_OC3_SetConfig+0xbe>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	4a1c      	ldr	r2, [pc, #112]	@ (80087ac <TIM_OC3_SetConfig+0x11c>)
 800873a:	4293      	cmp	r3, r2
 800873c:	d007      	beq.n	800874e <TIM_OC3_SetConfig+0xbe>
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	4a1b      	ldr	r2, [pc, #108]	@ (80087b0 <TIM_OC3_SetConfig+0x120>)
 8008742:	4293      	cmp	r3, r2
 8008744:	d003      	beq.n	800874e <TIM_OC3_SetConfig+0xbe>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	4a16      	ldr	r2, [pc, #88]	@ (80087a4 <TIM_OC3_SetConfig+0x114>)
 800874a:	4293      	cmp	r3, r2
 800874c:	d113      	bne.n	8008776 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800874e:	693b      	ldr	r3, [r7, #16]
 8008750:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008754:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800875c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	695b      	ldr	r3, [r3, #20]
 8008762:	011b      	lsls	r3, r3, #4
 8008764:	693a      	ldr	r2, [r7, #16]
 8008766:	4313      	orrs	r3, r2
 8008768:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	699b      	ldr	r3, [r3, #24]
 800876e:	011b      	lsls	r3, r3, #4
 8008770:	693a      	ldr	r2, [r7, #16]
 8008772:	4313      	orrs	r3, r2
 8008774:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	693a      	ldr	r2, [r7, #16]
 800877a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	68fa      	ldr	r2, [r7, #12]
 8008780:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	685a      	ldr	r2, [r3, #4]
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	697a      	ldr	r2, [r7, #20]
 800878e:	621a      	str	r2, [r3, #32]
}
 8008790:	bf00      	nop
 8008792:	371c      	adds	r7, #28
 8008794:	46bd      	mov	sp, r7
 8008796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879a:	4770      	bx	lr
 800879c:	40012c00 	.word	0x40012c00
 80087a0:	40013400 	.word	0x40013400
 80087a4:	40015000 	.word	0x40015000
 80087a8:	40014000 	.word	0x40014000
 80087ac:	40014400 	.word	0x40014400
 80087b0:	40014800 	.word	0x40014800

080087b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80087b4:	b480      	push	{r7}
 80087b6:	b087      	sub	sp, #28
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
 80087bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6a1b      	ldr	r3, [r3, #32]
 80087c2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	6a1b      	ldr	r3, [r3, #32]
 80087c8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	685b      	ldr	r3, [r3, #4]
 80087d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	69db      	ldr	r3, [r3, #28]
 80087da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80087e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80087e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80087ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	021b      	lsls	r3, r3, #8
 80087f6:	68fa      	ldr	r2, [r7, #12]
 80087f8:	4313      	orrs	r3, r2
 80087fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008802:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	689b      	ldr	r3, [r3, #8]
 8008808:	031b      	lsls	r3, r3, #12
 800880a:	693a      	ldr	r2, [r7, #16]
 800880c:	4313      	orrs	r3, r2
 800880e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	4a1a      	ldr	r2, [pc, #104]	@ (800887c <TIM_OC4_SetConfig+0xc8>)
 8008814:	4293      	cmp	r3, r2
 8008816:	d013      	beq.n	8008840 <TIM_OC4_SetConfig+0x8c>
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	4a19      	ldr	r2, [pc, #100]	@ (8008880 <TIM_OC4_SetConfig+0xcc>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d00f      	beq.n	8008840 <TIM_OC4_SetConfig+0x8c>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	4a18      	ldr	r2, [pc, #96]	@ (8008884 <TIM_OC4_SetConfig+0xd0>)
 8008824:	4293      	cmp	r3, r2
 8008826:	d00b      	beq.n	8008840 <TIM_OC4_SetConfig+0x8c>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	4a17      	ldr	r2, [pc, #92]	@ (8008888 <TIM_OC4_SetConfig+0xd4>)
 800882c:	4293      	cmp	r3, r2
 800882e:	d007      	beq.n	8008840 <TIM_OC4_SetConfig+0x8c>
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	4a16      	ldr	r2, [pc, #88]	@ (800888c <TIM_OC4_SetConfig+0xd8>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d003      	beq.n	8008840 <TIM_OC4_SetConfig+0x8c>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	4a15      	ldr	r2, [pc, #84]	@ (8008890 <TIM_OC4_SetConfig+0xdc>)
 800883c:	4293      	cmp	r3, r2
 800883e:	d109      	bne.n	8008854 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008840:	697b      	ldr	r3, [r7, #20]
 8008842:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008846:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	695b      	ldr	r3, [r3, #20]
 800884c:	019b      	lsls	r3, r3, #6
 800884e:	697a      	ldr	r2, [r7, #20]
 8008850:	4313      	orrs	r3, r2
 8008852:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	697a      	ldr	r2, [r7, #20]
 8008858:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	68fa      	ldr	r2, [r7, #12]
 800885e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	685a      	ldr	r2, [r3, #4]
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	693a      	ldr	r2, [r7, #16]
 800886c:	621a      	str	r2, [r3, #32]
}
 800886e:	bf00      	nop
 8008870:	371c      	adds	r7, #28
 8008872:	46bd      	mov	sp, r7
 8008874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008878:	4770      	bx	lr
 800887a:	bf00      	nop
 800887c:	40012c00 	.word	0x40012c00
 8008880:	40013400 	.word	0x40013400
 8008884:	40014000 	.word	0x40014000
 8008888:	40014400 	.word	0x40014400
 800888c:	40014800 	.word	0x40014800
 8008890:	40015000 	.word	0x40015000

08008894 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008894:	b480      	push	{r7}
 8008896:	b087      	sub	sp, #28
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
 800889c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6a1b      	ldr	r3, [r3, #32]
 80088a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6a1b      	ldr	r3, [r3, #32]
 80088a8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	685b      	ldr	r3, [r3, #4]
 80088b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80088c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	68fa      	ldr	r2, [r7, #12]
 80088ce:	4313      	orrs	r3, r2
 80088d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80088d2:	693b      	ldr	r3, [r7, #16]
 80088d4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80088d8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	689b      	ldr	r3, [r3, #8]
 80088de:	041b      	lsls	r3, r3, #16
 80088e0:	693a      	ldr	r2, [r7, #16]
 80088e2:	4313      	orrs	r3, r2
 80088e4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	4a19      	ldr	r2, [pc, #100]	@ (8008950 <TIM_OC5_SetConfig+0xbc>)
 80088ea:	4293      	cmp	r3, r2
 80088ec:	d013      	beq.n	8008916 <TIM_OC5_SetConfig+0x82>
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	4a18      	ldr	r2, [pc, #96]	@ (8008954 <TIM_OC5_SetConfig+0xc0>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d00f      	beq.n	8008916 <TIM_OC5_SetConfig+0x82>
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	4a17      	ldr	r2, [pc, #92]	@ (8008958 <TIM_OC5_SetConfig+0xc4>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d00b      	beq.n	8008916 <TIM_OC5_SetConfig+0x82>
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	4a16      	ldr	r2, [pc, #88]	@ (800895c <TIM_OC5_SetConfig+0xc8>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d007      	beq.n	8008916 <TIM_OC5_SetConfig+0x82>
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	4a15      	ldr	r2, [pc, #84]	@ (8008960 <TIM_OC5_SetConfig+0xcc>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d003      	beq.n	8008916 <TIM_OC5_SetConfig+0x82>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	4a14      	ldr	r2, [pc, #80]	@ (8008964 <TIM_OC5_SetConfig+0xd0>)
 8008912:	4293      	cmp	r3, r2
 8008914:	d109      	bne.n	800892a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800891c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	695b      	ldr	r3, [r3, #20]
 8008922:	021b      	lsls	r3, r3, #8
 8008924:	697a      	ldr	r2, [r7, #20]
 8008926:	4313      	orrs	r3, r2
 8008928:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	697a      	ldr	r2, [r7, #20]
 800892e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	68fa      	ldr	r2, [r7, #12]
 8008934:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	685a      	ldr	r2, [r3, #4]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	693a      	ldr	r2, [r7, #16]
 8008942:	621a      	str	r2, [r3, #32]
}
 8008944:	bf00      	nop
 8008946:	371c      	adds	r7, #28
 8008948:	46bd      	mov	sp, r7
 800894a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894e:	4770      	bx	lr
 8008950:	40012c00 	.word	0x40012c00
 8008954:	40013400 	.word	0x40013400
 8008958:	40014000 	.word	0x40014000
 800895c:	40014400 	.word	0x40014400
 8008960:	40014800 	.word	0x40014800
 8008964:	40015000 	.word	0x40015000

08008968 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008968:	b480      	push	{r7}
 800896a:	b087      	sub	sp, #28
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
 8008970:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6a1b      	ldr	r3, [r3, #32]
 8008976:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6a1b      	ldr	r3, [r3, #32]
 800897c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	685b      	ldr	r3, [r3, #4]
 8008988:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800898e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008996:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800899a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	021b      	lsls	r3, r3, #8
 80089a2:	68fa      	ldr	r2, [r7, #12]
 80089a4:	4313      	orrs	r3, r2
 80089a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80089ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	689b      	ldr	r3, [r3, #8]
 80089b4:	051b      	lsls	r3, r3, #20
 80089b6:	693a      	ldr	r2, [r7, #16]
 80089b8:	4313      	orrs	r3, r2
 80089ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	4a1a      	ldr	r2, [pc, #104]	@ (8008a28 <TIM_OC6_SetConfig+0xc0>)
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d013      	beq.n	80089ec <TIM_OC6_SetConfig+0x84>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	4a19      	ldr	r2, [pc, #100]	@ (8008a2c <TIM_OC6_SetConfig+0xc4>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d00f      	beq.n	80089ec <TIM_OC6_SetConfig+0x84>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	4a18      	ldr	r2, [pc, #96]	@ (8008a30 <TIM_OC6_SetConfig+0xc8>)
 80089d0:	4293      	cmp	r3, r2
 80089d2:	d00b      	beq.n	80089ec <TIM_OC6_SetConfig+0x84>
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	4a17      	ldr	r2, [pc, #92]	@ (8008a34 <TIM_OC6_SetConfig+0xcc>)
 80089d8:	4293      	cmp	r3, r2
 80089da:	d007      	beq.n	80089ec <TIM_OC6_SetConfig+0x84>
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	4a16      	ldr	r2, [pc, #88]	@ (8008a38 <TIM_OC6_SetConfig+0xd0>)
 80089e0:	4293      	cmp	r3, r2
 80089e2:	d003      	beq.n	80089ec <TIM_OC6_SetConfig+0x84>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	4a15      	ldr	r2, [pc, #84]	@ (8008a3c <TIM_OC6_SetConfig+0xd4>)
 80089e8:	4293      	cmp	r3, r2
 80089ea:	d109      	bne.n	8008a00 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80089ec:	697b      	ldr	r3, [r7, #20]
 80089ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80089f2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80089f4:	683b      	ldr	r3, [r7, #0]
 80089f6:	695b      	ldr	r3, [r3, #20]
 80089f8:	029b      	lsls	r3, r3, #10
 80089fa:	697a      	ldr	r2, [r7, #20]
 80089fc:	4313      	orrs	r3, r2
 80089fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	697a      	ldr	r2, [r7, #20]
 8008a04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	68fa      	ldr	r2, [r7, #12]
 8008a0a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	685a      	ldr	r2, [r3, #4]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	693a      	ldr	r2, [r7, #16]
 8008a18:	621a      	str	r2, [r3, #32]
}
 8008a1a:	bf00      	nop
 8008a1c:	371c      	adds	r7, #28
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a24:	4770      	bx	lr
 8008a26:	bf00      	nop
 8008a28:	40012c00 	.word	0x40012c00
 8008a2c:	40013400 	.word	0x40013400
 8008a30:	40014000 	.word	0x40014000
 8008a34:	40014400 	.word	0x40014400
 8008a38:	40014800 	.word	0x40014800
 8008a3c:	40015000 	.word	0x40015000

08008a40 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008a40:	b480      	push	{r7}
 8008a42:	b087      	sub	sp, #28
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	60f8      	str	r0, [r7, #12]
 8008a48:	60b9      	str	r1, [r7, #8]
 8008a4a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	f003 031f 	and.w	r3, r3, #31
 8008a52:	2201      	movs	r2, #1
 8008a54:	fa02 f303 	lsl.w	r3, r2, r3
 8008a58:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	6a1a      	ldr	r2, [r3, #32]
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	43db      	mvns	r3, r3
 8008a62:	401a      	ands	r2, r3
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	6a1a      	ldr	r2, [r3, #32]
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	f003 031f 	and.w	r3, r3, #31
 8008a72:	6879      	ldr	r1, [r7, #4]
 8008a74:	fa01 f303 	lsl.w	r3, r1, r3
 8008a78:	431a      	orrs	r2, r3
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	621a      	str	r2, [r3, #32]
}
 8008a7e:	bf00      	nop
 8008a80:	371c      	adds	r7, #28
 8008a82:	46bd      	mov	sp, r7
 8008a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a88:	4770      	bx	lr
	...

08008a8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b085      	sub	sp, #20
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a9c:	2b01      	cmp	r3, #1
 8008a9e:	d101      	bne.n	8008aa4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008aa0:	2302      	movs	r3, #2
 8008aa2:	e06d      	b.n	8008b80 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2202      	movs	r2, #2
 8008ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	685b      	ldr	r3, [r3, #4]
 8008aba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	689b      	ldr	r3, [r3, #8]
 8008ac2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	4a30      	ldr	r2, [pc, #192]	@ (8008b8c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d009      	beq.n	8008ae2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4a2f      	ldr	r2, [pc, #188]	@ (8008b90 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d004      	beq.n	8008ae2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	4a2d      	ldr	r2, [pc, #180]	@ (8008b94 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d108      	bne.n	8008af4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008ae8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	685b      	ldr	r3, [r3, #4]
 8008aee:	68fa      	ldr	r2, [r7, #12]
 8008af0:	4313      	orrs	r3, r2
 8008af2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008afa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008afc:	683b      	ldr	r3, [r7, #0]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	68fa      	ldr	r2, [r7, #12]
 8008b02:	4313      	orrs	r3, r2
 8008b04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	68fa      	ldr	r2, [r7, #12]
 8008b0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	4a1e      	ldr	r2, [pc, #120]	@ (8008b8c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008b14:	4293      	cmp	r3, r2
 8008b16:	d01d      	beq.n	8008b54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b20:	d018      	beq.n	8008b54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	4a1c      	ldr	r2, [pc, #112]	@ (8008b98 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d013      	beq.n	8008b54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	4a1a      	ldr	r2, [pc, #104]	@ (8008b9c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	d00e      	beq.n	8008b54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	4a15      	ldr	r2, [pc, #84]	@ (8008b90 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	d009      	beq.n	8008b54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	4a16      	ldr	r2, [pc, #88]	@ (8008ba0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008b46:	4293      	cmp	r3, r2
 8008b48:	d004      	beq.n	8008b54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	4a11      	ldr	r2, [pc, #68]	@ (8008b94 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d10c      	bne.n	8008b6e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008b5a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	689b      	ldr	r3, [r3, #8]
 8008b60:	68ba      	ldr	r2, [r7, #8]
 8008b62:	4313      	orrs	r3, r2
 8008b64:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	68ba      	ldr	r2, [r7, #8]
 8008b6c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2201      	movs	r2, #1
 8008b72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008b7e:	2300      	movs	r3, #0
}
 8008b80:	4618      	mov	r0, r3
 8008b82:	3714      	adds	r7, #20
 8008b84:	46bd      	mov	sp, r7
 8008b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8a:	4770      	bx	lr
 8008b8c:	40012c00 	.word	0x40012c00
 8008b90:	40013400 	.word	0x40013400
 8008b94:	40015000 	.word	0x40015000
 8008b98:	40000400 	.word	0x40000400
 8008b9c:	40000800 	.word	0x40000800
 8008ba0:	40014000 	.word	0x40014000

08008ba4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b083      	sub	sp, #12
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008bac:	bf00      	nop
 8008bae:	370c      	adds	r7, #12
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb6:	4770      	bx	lr

08008bb8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008bb8:	b480      	push	{r7}
 8008bba:	b083      	sub	sp, #12
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008bc0:	bf00      	nop
 8008bc2:	370c      	adds	r7, #12
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bca:	4770      	bx	lr

08008bcc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008bcc:	b480      	push	{r7}
 8008bce:	b083      	sub	sp, #12
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008bd4:	bf00      	nop
 8008bd6:	370c      	adds	r7, #12
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bde:	4770      	bx	lr

08008be0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b082      	sub	sp, #8
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d101      	bne.n	8008bf2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008bee:	2301      	movs	r3, #1
 8008bf0:	e040      	b.n	8008c74 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d106      	bne.n	8008c08 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f7fa fc56 	bl	80034b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2224      	movs	r2, #36	@ 0x24
 8008c0c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	681a      	ldr	r2, [r3, #0]
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	f022 0201 	bic.w	r2, r2, #1
 8008c1c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d002      	beq.n	8008c2c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f000 fa86 	bl	8009138 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008c2c:	6878      	ldr	r0, [r7, #4]
 8008c2e:	f000 f8af 	bl	8008d90 <UART_SetConfig>
 8008c32:	4603      	mov	r3, r0
 8008c34:	2b01      	cmp	r3, #1
 8008c36:	d101      	bne.n	8008c3c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8008c38:	2301      	movs	r3, #1
 8008c3a:	e01b      	b.n	8008c74 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	685a      	ldr	r2, [r3, #4]
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008c4a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	689a      	ldr	r2, [r3, #8]
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008c5a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	681a      	ldr	r2, [r3, #0]
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f042 0201 	orr.w	r2, r2, #1
 8008c6a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008c6c:	6878      	ldr	r0, [r7, #4]
 8008c6e:	f000 fb05 	bl	800927c <UART_CheckIdleState>
 8008c72:	4603      	mov	r3, r0
}
 8008c74:	4618      	mov	r0, r3
 8008c76:	3708      	adds	r7, #8
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bd80      	pop	{r7, pc}

08008c7c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b08a      	sub	sp, #40	@ 0x28
 8008c80:	af02      	add	r7, sp, #8
 8008c82:	60f8      	str	r0, [r7, #12]
 8008c84:	60b9      	str	r1, [r7, #8]
 8008c86:	603b      	str	r3, [r7, #0]
 8008c88:	4613      	mov	r3, r2
 8008c8a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008c90:	2b20      	cmp	r3, #32
 8008c92:	d177      	bne.n	8008d84 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d002      	beq.n	8008ca0 <HAL_UART_Transmit+0x24>
 8008c9a:	88fb      	ldrh	r3, [r7, #6]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d101      	bne.n	8008ca4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008ca0:	2301      	movs	r3, #1
 8008ca2:	e070      	b.n	8008d86 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	2221      	movs	r2, #33	@ 0x21
 8008cb0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008cb2:	f7fa fd07 	bl	80036c4 <HAL_GetTick>
 8008cb6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	88fa      	ldrh	r2, [r7, #6]
 8008cbc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	88fa      	ldrh	r2, [r7, #6]
 8008cc4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	689b      	ldr	r3, [r3, #8]
 8008ccc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008cd0:	d108      	bne.n	8008ce4 <HAL_UART_Transmit+0x68>
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	691b      	ldr	r3, [r3, #16]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d104      	bne.n	8008ce4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	61bb      	str	r3, [r7, #24]
 8008ce2:	e003      	b.n	8008cec <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8008ce4:	68bb      	ldr	r3, [r7, #8]
 8008ce6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008ce8:	2300      	movs	r3, #0
 8008cea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008cec:	e02f      	b.n	8008d4e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	9300      	str	r3, [sp, #0]
 8008cf2:	697b      	ldr	r3, [r7, #20]
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	2180      	movs	r1, #128	@ 0x80
 8008cf8:	68f8      	ldr	r0, [r7, #12]
 8008cfa:	f000 fb67 	bl	80093cc <UART_WaitOnFlagUntilTimeout>
 8008cfe:	4603      	mov	r3, r0
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d004      	beq.n	8008d0e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	2220      	movs	r2, #32
 8008d08:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8008d0a:	2303      	movs	r3, #3
 8008d0c:	e03b      	b.n	8008d86 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8008d0e:	69fb      	ldr	r3, [r7, #28]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d10b      	bne.n	8008d2c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008d14:	69bb      	ldr	r3, [r7, #24]
 8008d16:	881a      	ldrh	r2, [r3, #0]
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008d20:	b292      	uxth	r2, r2
 8008d22:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008d24:	69bb      	ldr	r3, [r7, #24]
 8008d26:	3302      	adds	r3, #2
 8008d28:	61bb      	str	r3, [r7, #24]
 8008d2a:	e007      	b.n	8008d3c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008d2c:	69fb      	ldr	r3, [r7, #28]
 8008d2e:	781a      	ldrb	r2, [r3, #0]
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008d36:	69fb      	ldr	r3, [r7, #28]
 8008d38:	3301      	adds	r3, #1
 8008d3a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008d42:	b29b      	uxth	r3, r3
 8008d44:	3b01      	subs	r3, #1
 8008d46:	b29a      	uxth	r2, r3
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008d54:	b29b      	uxth	r3, r3
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d1c9      	bne.n	8008cee <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	9300      	str	r3, [sp, #0]
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	2200      	movs	r2, #0
 8008d62:	2140      	movs	r1, #64	@ 0x40
 8008d64:	68f8      	ldr	r0, [r7, #12]
 8008d66:	f000 fb31 	bl	80093cc <UART_WaitOnFlagUntilTimeout>
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d004      	beq.n	8008d7a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	2220      	movs	r2, #32
 8008d74:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8008d76:	2303      	movs	r3, #3
 8008d78:	e005      	b.n	8008d86 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	2220      	movs	r2, #32
 8008d7e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8008d80:	2300      	movs	r3, #0
 8008d82:	e000      	b.n	8008d86 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8008d84:	2302      	movs	r3, #2
  }
}
 8008d86:	4618      	mov	r0, r3
 8008d88:	3720      	adds	r7, #32
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bd80      	pop	{r7, pc}
	...

08008d90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b088      	sub	sp, #32
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008d98:	2300      	movs	r3, #0
 8008d9a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	689a      	ldr	r2, [r3, #8]
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	691b      	ldr	r3, [r3, #16]
 8008da4:	431a      	orrs	r2, r3
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	695b      	ldr	r3, [r3, #20]
 8008daa:	431a      	orrs	r2, r3
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	69db      	ldr	r3, [r3, #28]
 8008db0:	4313      	orrs	r3, r2
 8008db2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	681a      	ldr	r2, [r3, #0]
 8008dba:	4b92      	ldr	r3, [pc, #584]	@ (8009004 <UART_SetConfig+0x274>)
 8008dbc:	4013      	ands	r3, r2
 8008dbe:	687a      	ldr	r2, [r7, #4]
 8008dc0:	6812      	ldr	r2, [r2, #0]
 8008dc2:	6979      	ldr	r1, [r7, #20]
 8008dc4:	430b      	orrs	r3, r1
 8008dc6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	685b      	ldr	r3, [r3, #4]
 8008dce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	68da      	ldr	r2, [r3, #12]
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	430a      	orrs	r2, r1
 8008ddc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	699b      	ldr	r3, [r3, #24]
 8008de2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	6a1b      	ldr	r3, [r3, #32]
 8008de8:	697a      	ldr	r2, [r7, #20]
 8008dea:	4313      	orrs	r3, r2
 8008dec:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	689b      	ldr	r3, [r3, #8]
 8008df4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	697a      	ldr	r2, [r7, #20]
 8008dfe:	430a      	orrs	r2, r1
 8008e00:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	4a80      	ldr	r2, [pc, #512]	@ (8009008 <UART_SetConfig+0x278>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d120      	bne.n	8008e4e <UART_SetConfig+0xbe>
 8008e0c:	4b7f      	ldr	r3, [pc, #508]	@ (800900c <UART_SetConfig+0x27c>)
 8008e0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e10:	f003 0303 	and.w	r3, r3, #3
 8008e14:	2b03      	cmp	r3, #3
 8008e16:	d817      	bhi.n	8008e48 <UART_SetConfig+0xb8>
 8008e18:	a201      	add	r2, pc, #4	@ (adr r2, 8008e20 <UART_SetConfig+0x90>)
 8008e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e1e:	bf00      	nop
 8008e20:	08008e31 	.word	0x08008e31
 8008e24:	08008e3d 	.word	0x08008e3d
 8008e28:	08008e43 	.word	0x08008e43
 8008e2c:	08008e37 	.word	0x08008e37
 8008e30:	2301      	movs	r3, #1
 8008e32:	77fb      	strb	r3, [r7, #31]
 8008e34:	e0b5      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008e36:	2302      	movs	r3, #2
 8008e38:	77fb      	strb	r3, [r7, #31]
 8008e3a:	e0b2      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008e3c:	2304      	movs	r3, #4
 8008e3e:	77fb      	strb	r3, [r7, #31]
 8008e40:	e0af      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008e42:	2308      	movs	r3, #8
 8008e44:	77fb      	strb	r3, [r7, #31]
 8008e46:	e0ac      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008e48:	2310      	movs	r3, #16
 8008e4a:	77fb      	strb	r3, [r7, #31]
 8008e4c:	e0a9      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	4a6f      	ldr	r2, [pc, #444]	@ (8009010 <UART_SetConfig+0x280>)
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d124      	bne.n	8008ea2 <UART_SetConfig+0x112>
 8008e58:	4b6c      	ldr	r3, [pc, #432]	@ (800900c <UART_SetConfig+0x27c>)
 8008e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e5c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008e60:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008e64:	d011      	beq.n	8008e8a <UART_SetConfig+0xfa>
 8008e66:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008e6a:	d817      	bhi.n	8008e9c <UART_SetConfig+0x10c>
 8008e6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008e70:	d011      	beq.n	8008e96 <UART_SetConfig+0x106>
 8008e72:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008e76:	d811      	bhi.n	8008e9c <UART_SetConfig+0x10c>
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d003      	beq.n	8008e84 <UART_SetConfig+0xf4>
 8008e7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e80:	d006      	beq.n	8008e90 <UART_SetConfig+0x100>
 8008e82:	e00b      	b.n	8008e9c <UART_SetConfig+0x10c>
 8008e84:	2300      	movs	r3, #0
 8008e86:	77fb      	strb	r3, [r7, #31]
 8008e88:	e08b      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008e8a:	2302      	movs	r3, #2
 8008e8c:	77fb      	strb	r3, [r7, #31]
 8008e8e:	e088      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008e90:	2304      	movs	r3, #4
 8008e92:	77fb      	strb	r3, [r7, #31]
 8008e94:	e085      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008e96:	2308      	movs	r3, #8
 8008e98:	77fb      	strb	r3, [r7, #31]
 8008e9a:	e082      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008e9c:	2310      	movs	r3, #16
 8008e9e:	77fb      	strb	r3, [r7, #31]
 8008ea0:	e07f      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	4a5b      	ldr	r2, [pc, #364]	@ (8009014 <UART_SetConfig+0x284>)
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	d124      	bne.n	8008ef6 <UART_SetConfig+0x166>
 8008eac:	4b57      	ldr	r3, [pc, #348]	@ (800900c <UART_SetConfig+0x27c>)
 8008eae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008eb0:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8008eb4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008eb8:	d011      	beq.n	8008ede <UART_SetConfig+0x14e>
 8008eba:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008ebe:	d817      	bhi.n	8008ef0 <UART_SetConfig+0x160>
 8008ec0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008ec4:	d011      	beq.n	8008eea <UART_SetConfig+0x15a>
 8008ec6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008eca:	d811      	bhi.n	8008ef0 <UART_SetConfig+0x160>
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d003      	beq.n	8008ed8 <UART_SetConfig+0x148>
 8008ed0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008ed4:	d006      	beq.n	8008ee4 <UART_SetConfig+0x154>
 8008ed6:	e00b      	b.n	8008ef0 <UART_SetConfig+0x160>
 8008ed8:	2300      	movs	r3, #0
 8008eda:	77fb      	strb	r3, [r7, #31]
 8008edc:	e061      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008ede:	2302      	movs	r3, #2
 8008ee0:	77fb      	strb	r3, [r7, #31]
 8008ee2:	e05e      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008ee4:	2304      	movs	r3, #4
 8008ee6:	77fb      	strb	r3, [r7, #31]
 8008ee8:	e05b      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008eea:	2308      	movs	r3, #8
 8008eec:	77fb      	strb	r3, [r7, #31]
 8008eee:	e058      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008ef0:	2310      	movs	r3, #16
 8008ef2:	77fb      	strb	r3, [r7, #31]
 8008ef4:	e055      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	4a47      	ldr	r2, [pc, #284]	@ (8009018 <UART_SetConfig+0x288>)
 8008efc:	4293      	cmp	r3, r2
 8008efe:	d124      	bne.n	8008f4a <UART_SetConfig+0x1ba>
 8008f00:	4b42      	ldr	r3, [pc, #264]	@ (800900c <UART_SetConfig+0x27c>)
 8008f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f04:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008f08:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008f0c:	d011      	beq.n	8008f32 <UART_SetConfig+0x1a2>
 8008f0e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008f12:	d817      	bhi.n	8008f44 <UART_SetConfig+0x1b4>
 8008f14:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008f18:	d011      	beq.n	8008f3e <UART_SetConfig+0x1ae>
 8008f1a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008f1e:	d811      	bhi.n	8008f44 <UART_SetConfig+0x1b4>
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d003      	beq.n	8008f2c <UART_SetConfig+0x19c>
 8008f24:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f28:	d006      	beq.n	8008f38 <UART_SetConfig+0x1a8>
 8008f2a:	e00b      	b.n	8008f44 <UART_SetConfig+0x1b4>
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	77fb      	strb	r3, [r7, #31]
 8008f30:	e037      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008f32:	2302      	movs	r3, #2
 8008f34:	77fb      	strb	r3, [r7, #31]
 8008f36:	e034      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008f38:	2304      	movs	r3, #4
 8008f3a:	77fb      	strb	r3, [r7, #31]
 8008f3c:	e031      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008f3e:	2308      	movs	r3, #8
 8008f40:	77fb      	strb	r3, [r7, #31]
 8008f42:	e02e      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008f44:	2310      	movs	r3, #16
 8008f46:	77fb      	strb	r3, [r7, #31]
 8008f48:	e02b      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	4a33      	ldr	r2, [pc, #204]	@ (800901c <UART_SetConfig+0x28c>)
 8008f50:	4293      	cmp	r3, r2
 8008f52:	d124      	bne.n	8008f9e <UART_SetConfig+0x20e>
 8008f54:	4b2d      	ldr	r3, [pc, #180]	@ (800900c <UART_SetConfig+0x27c>)
 8008f56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f58:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8008f5c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008f60:	d011      	beq.n	8008f86 <UART_SetConfig+0x1f6>
 8008f62:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008f66:	d817      	bhi.n	8008f98 <UART_SetConfig+0x208>
 8008f68:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008f6c:	d011      	beq.n	8008f92 <UART_SetConfig+0x202>
 8008f6e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008f72:	d811      	bhi.n	8008f98 <UART_SetConfig+0x208>
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d003      	beq.n	8008f80 <UART_SetConfig+0x1f0>
 8008f78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008f7c:	d006      	beq.n	8008f8c <UART_SetConfig+0x1fc>
 8008f7e:	e00b      	b.n	8008f98 <UART_SetConfig+0x208>
 8008f80:	2300      	movs	r3, #0
 8008f82:	77fb      	strb	r3, [r7, #31]
 8008f84:	e00d      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008f86:	2302      	movs	r3, #2
 8008f88:	77fb      	strb	r3, [r7, #31]
 8008f8a:	e00a      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008f8c:	2304      	movs	r3, #4
 8008f8e:	77fb      	strb	r3, [r7, #31]
 8008f90:	e007      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008f92:	2308      	movs	r3, #8
 8008f94:	77fb      	strb	r3, [r7, #31]
 8008f96:	e004      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008f98:	2310      	movs	r3, #16
 8008f9a:	77fb      	strb	r3, [r7, #31]
 8008f9c:	e001      	b.n	8008fa2 <UART_SetConfig+0x212>
 8008f9e:	2310      	movs	r3, #16
 8008fa0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	69db      	ldr	r3, [r3, #28]
 8008fa6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008faa:	d16b      	bne.n	8009084 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8008fac:	7ffb      	ldrb	r3, [r7, #31]
 8008fae:	2b08      	cmp	r3, #8
 8008fb0:	d838      	bhi.n	8009024 <UART_SetConfig+0x294>
 8008fb2:	a201      	add	r2, pc, #4	@ (adr r2, 8008fb8 <UART_SetConfig+0x228>)
 8008fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fb8:	08008fdd 	.word	0x08008fdd
 8008fbc:	08008fe5 	.word	0x08008fe5
 8008fc0:	08008fed 	.word	0x08008fed
 8008fc4:	08009025 	.word	0x08009025
 8008fc8:	08008ff3 	.word	0x08008ff3
 8008fcc:	08009025 	.word	0x08009025
 8008fd0:	08009025 	.word	0x08009025
 8008fd4:	08009025 	.word	0x08009025
 8008fd8:	08008ffb 	.word	0x08008ffb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008fdc:	f7fe fa78 	bl	80074d0 <HAL_RCC_GetPCLK1Freq>
 8008fe0:	61b8      	str	r0, [r7, #24]
        break;
 8008fe2:	e024      	b.n	800902e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008fe4:	f7fe fa96 	bl	8007514 <HAL_RCC_GetPCLK2Freq>
 8008fe8:	61b8      	str	r0, [r7, #24]
        break;
 8008fea:	e020      	b.n	800902e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008fec:	4b0c      	ldr	r3, [pc, #48]	@ (8009020 <UART_SetConfig+0x290>)
 8008fee:	61bb      	str	r3, [r7, #24]
        break;
 8008ff0:	e01d      	b.n	800902e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008ff2:	f7fe fa0d 	bl	8007410 <HAL_RCC_GetSysClockFreq>
 8008ff6:	61b8      	str	r0, [r7, #24]
        break;
 8008ff8:	e019      	b.n	800902e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008ffa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ffe:	61bb      	str	r3, [r7, #24]
        break;
 8009000:	e015      	b.n	800902e <UART_SetConfig+0x29e>
 8009002:	bf00      	nop
 8009004:	efff69f3 	.word	0xefff69f3
 8009008:	40013800 	.word	0x40013800
 800900c:	40021000 	.word	0x40021000
 8009010:	40004400 	.word	0x40004400
 8009014:	40004800 	.word	0x40004800
 8009018:	40004c00 	.word	0x40004c00
 800901c:	40005000 	.word	0x40005000
 8009020:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8009024:	2300      	movs	r3, #0
 8009026:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009028:	2301      	movs	r3, #1
 800902a:	77bb      	strb	r3, [r7, #30]
        break;
 800902c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800902e:	69bb      	ldr	r3, [r7, #24]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d073      	beq.n	800911c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009034:	69bb      	ldr	r3, [r7, #24]
 8009036:	005a      	lsls	r2, r3, #1
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	685b      	ldr	r3, [r3, #4]
 800903c:	085b      	lsrs	r3, r3, #1
 800903e:	441a      	add	r2, r3
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	685b      	ldr	r3, [r3, #4]
 8009044:	fbb2 f3f3 	udiv	r3, r2, r3
 8009048:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800904a:	693b      	ldr	r3, [r7, #16]
 800904c:	2b0f      	cmp	r3, #15
 800904e:	d916      	bls.n	800907e <UART_SetConfig+0x2ee>
 8009050:	693b      	ldr	r3, [r7, #16]
 8009052:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009056:	d212      	bcs.n	800907e <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009058:	693b      	ldr	r3, [r7, #16]
 800905a:	b29b      	uxth	r3, r3
 800905c:	f023 030f 	bic.w	r3, r3, #15
 8009060:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009062:	693b      	ldr	r3, [r7, #16]
 8009064:	085b      	lsrs	r3, r3, #1
 8009066:	b29b      	uxth	r3, r3
 8009068:	f003 0307 	and.w	r3, r3, #7
 800906c:	b29a      	uxth	r2, r3
 800906e:	89fb      	ldrh	r3, [r7, #14]
 8009070:	4313      	orrs	r3, r2
 8009072:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	89fa      	ldrh	r2, [r7, #14]
 800907a:	60da      	str	r2, [r3, #12]
 800907c:	e04e      	b.n	800911c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800907e:	2301      	movs	r3, #1
 8009080:	77bb      	strb	r3, [r7, #30]
 8009082:	e04b      	b.n	800911c <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009084:	7ffb      	ldrb	r3, [r7, #31]
 8009086:	2b08      	cmp	r3, #8
 8009088:	d827      	bhi.n	80090da <UART_SetConfig+0x34a>
 800908a:	a201      	add	r2, pc, #4	@ (adr r2, 8009090 <UART_SetConfig+0x300>)
 800908c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009090:	080090b5 	.word	0x080090b5
 8009094:	080090bd 	.word	0x080090bd
 8009098:	080090c5 	.word	0x080090c5
 800909c:	080090db 	.word	0x080090db
 80090a0:	080090cb 	.word	0x080090cb
 80090a4:	080090db 	.word	0x080090db
 80090a8:	080090db 	.word	0x080090db
 80090ac:	080090db 	.word	0x080090db
 80090b0:	080090d3 	.word	0x080090d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80090b4:	f7fe fa0c 	bl	80074d0 <HAL_RCC_GetPCLK1Freq>
 80090b8:	61b8      	str	r0, [r7, #24]
        break;
 80090ba:	e013      	b.n	80090e4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80090bc:	f7fe fa2a 	bl	8007514 <HAL_RCC_GetPCLK2Freq>
 80090c0:	61b8      	str	r0, [r7, #24]
        break;
 80090c2:	e00f      	b.n	80090e4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80090c4:	4b1b      	ldr	r3, [pc, #108]	@ (8009134 <UART_SetConfig+0x3a4>)
 80090c6:	61bb      	str	r3, [r7, #24]
        break;
 80090c8:	e00c      	b.n	80090e4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80090ca:	f7fe f9a1 	bl	8007410 <HAL_RCC_GetSysClockFreq>
 80090ce:	61b8      	str	r0, [r7, #24]
        break;
 80090d0:	e008      	b.n	80090e4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80090d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80090d6:	61bb      	str	r3, [r7, #24]
        break;
 80090d8:	e004      	b.n	80090e4 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80090da:	2300      	movs	r3, #0
 80090dc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80090de:	2301      	movs	r3, #1
 80090e0:	77bb      	strb	r3, [r7, #30]
        break;
 80090e2:	bf00      	nop
    }

    if (pclk != 0U)
 80090e4:	69bb      	ldr	r3, [r7, #24]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d018      	beq.n	800911c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	685b      	ldr	r3, [r3, #4]
 80090ee:	085a      	lsrs	r2, r3, #1
 80090f0:	69bb      	ldr	r3, [r7, #24]
 80090f2:	441a      	add	r2, r3
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	685b      	ldr	r3, [r3, #4]
 80090f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80090fc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80090fe:	693b      	ldr	r3, [r7, #16]
 8009100:	2b0f      	cmp	r3, #15
 8009102:	d909      	bls.n	8009118 <UART_SetConfig+0x388>
 8009104:	693b      	ldr	r3, [r7, #16]
 8009106:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800910a:	d205      	bcs.n	8009118 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	b29a      	uxth	r2, r3
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	60da      	str	r2, [r3, #12]
 8009116:	e001      	b.n	800911c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8009118:	2301      	movs	r3, #1
 800911a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2200      	movs	r2, #0
 8009120:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2200      	movs	r2, #0
 8009126:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009128:	7fbb      	ldrb	r3, [r7, #30]
}
 800912a:	4618      	mov	r0, r3
 800912c:	3720      	adds	r7, #32
 800912e:	46bd      	mov	sp, r7
 8009130:	bd80      	pop	{r7, pc}
 8009132:	bf00      	nop
 8009134:	007a1200 	.word	0x007a1200

08009138 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009138:	b480      	push	{r7}
 800913a:	b083      	sub	sp, #12
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009144:	f003 0308 	and.w	r3, r3, #8
 8009148:	2b00      	cmp	r3, #0
 800914a:	d00a      	beq.n	8009162 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	685b      	ldr	r3, [r3, #4]
 8009152:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	430a      	orrs	r2, r1
 8009160:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009166:	f003 0301 	and.w	r3, r3, #1
 800916a:	2b00      	cmp	r3, #0
 800916c:	d00a      	beq.n	8009184 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	685b      	ldr	r3, [r3, #4]
 8009174:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	430a      	orrs	r2, r1
 8009182:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009188:	f003 0302 	and.w	r3, r3, #2
 800918c:	2b00      	cmp	r3, #0
 800918e:	d00a      	beq.n	80091a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	685b      	ldr	r3, [r3, #4]
 8009196:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	430a      	orrs	r2, r1
 80091a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091aa:	f003 0304 	and.w	r3, r3, #4
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d00a      	beq.n	80091c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	685b      	ldr	r3, [r3, #4]
 80091b8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	430a      	orrs	r2, r1
 80091c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091cc:	f003 0310 	and.w	r3, r3, #16
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d00a      	beq.n	80091ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	689b      	ldr	r3, [r3, #8]
 80091da:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	430a      	orrs	r2, r1
 80091e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091ee:	f003 0320 	and.w	r3, r3, #32
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d00a      	beq.n	800920c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	689b      	ldr	r3, [r3, #8]
 80091fc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	430a      	orrs	r2, r1
 800920a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009210:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009214:	2b00      	cmp	r3, #0
 8009216:	d01a      	beq.n	800924e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	685b      	ldr	r3, [r3, #4]
 800921e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	430a      	orrs	r2, r1
 800922c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009232:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009236:	d10a      	bne.n	800924e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	685b      	ldr	r3, [r3, #4]
 800923e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	430a      	orrs	r2, r1
 800924c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009252:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009256:	2b00      	cmp	r3, #0
 8009258:	d00a      	beq.n	8009270 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	685b      	ldr	r3, [r3, #4]
 8009260:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	430a      	orrs	r2, r1
 800926e:	605a      	str	r2, [r3, #4]
  }
}
 8009270:	bf00      	nop
 8009272:	370c      	adds	r7, #12
 8009274:	46bd      	mov	sp, r7
 8009276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927a:	4770      	bx	lr

0800927c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b098      	sub	sp, #96	@ 0x60
 8009280:	af02      	add	r7, sp, #8
 8009282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2200      	movs	r2, #0
 8009288:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800928c:	f7fa fa1a 	bl	80036c4 <HAL_GetTick>
 8009290:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	f003 0308 	and.w	r3, r3, #8
 800929c:	2b08      	cmp	r3, #8
 800929e:	d12e      	bne.n	80092fe <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80092a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80092a4:	9300      	str	r3, [sp, #0]
 80092a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80092a8:	2200      	movs	r2, #0
 80092aa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f000 f88c 	bl	80093cc <UART_WaitOnFlagUntilTimeout>
 80092b4:	4603      	mov	r3, r0
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d021      	beq.n	80092fe <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092c2:	e853 3f00 	ldrex	r3, [r3]
 80092c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80092c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80092ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	461a      	mov	r2, r3
 80092d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80092d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80092da:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80092de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80092e0:	e841 2300 	strex	r3, r2, [r1]
 80092e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80092e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d1e6      	bne.n	80092ba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	2220      	movs	r2, #32
 80092f0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	2200      	movs	r2, #0
 80092f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80092fa:	2303      	movs	r3, #3
 80092fc:	e062      	b.n	80093c4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f003 0304 	and.w	r3, r3, #4
 8009308:	2b04      	cmp	r3, #4
 800930a:	d149      	bne.n	80093a0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800930c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009310:	9300      	str	r3, [sp, #0]
 8009312:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009314:	2200      	movs	r2, #0
 8009316:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800931a:	6878      	ldr	r0, [r7, #4]
 800931c:	f000 f856 	bl	80093cc <UART_WaitOnFlagUntilTimeout>
 8009320:	4603      	mov	r3, r0
 8009322:	2b00      	cmp	r3, #0
 8009324:	d03c      	beq.n	80093a0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800932c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800932e:	e853 3f00 	ldrex	r3, [r3]
 8009332:	623b      	str	r3, [r7, #32]
   return(result);
 8009334:	6a3b      	ldr	r3, [r7, #32]
 8009336:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800933a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	461a      	mov	r2, r3
 8009342:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009344:	633b      	str	r3, [r7, #48]	@ 0x30
 8009346:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009348:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800934a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800934c:	e841 2300 	strex	r3, r2, [r1]
 8009350:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009354:	2b00      	cmp	r3, #0
 8009356:	d1e6      	bne.n	8009326 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	3308      	adds	r3, #8
 800935e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	e853 3f00 	ldrex	r3, [r3]
 8009366:	60fb      	str	r3, [r7, #12]
   return(result);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	f023 0301 	bic.w	r3, r3, #1
 800936e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	3308      	adds	r3, #8
 8009376:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009378:	61fa      	str	r2, [r7, #28]
 800937a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800937c:	69b9      	ldr	r1, [r7, #24]
 800937e:	69fa      	ldr	r2, [r7, #28]
 8009380:	e841 2300 	strex	r3, r2, [r1]
 8009384:	617b      	str	r3, [r7, #20]
   return(result);
 8009386:	697b      	ldr	r3, [r7, #20]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d1e5      	bne.n	8009358 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2220      	movs	r2, #32
 8009390:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2200      	movs	r2, #0
 8009398:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800939c:	2303      	movs	r3, #3
 800939e:	e011      	b.n	80093c4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2220      	movs	r2, #32
 80093a4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2220      	movs	r2, #32
 80093aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2200      	movs	r2, #0
 80093b2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2200      	movs	r2, #0
 80093b8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2200      	movs	r2, #0
 80093be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80093c2:	2300      	movs	r3, #0
}
 80093c4:	4618      	mov	r0, r3
 80093c6:	3758      	adds	r7, #88	@ 0x58
 80093c8:	46bd      	mov	sp, r7
 80093ca:	bd80      	pop	{r7, pc}

080093cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b084      	sub	sp, #16
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	60f8      	str	r0, [r7, #12]
 80093d4:	60b9      	str	r1, [r7, #8]
 80093d6:	603b      	str	r3, [r7, #0]
 80093d8:	4613      	mov	r3, r2
 80093da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80093dc:	e04f      	b.n	800947e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80093de:	69bb      	ldr	r3, [r7, #24]
 80093e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80093e4:	d04b      	beq.n	800947e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80093e6:	f7fa f96d 	bl	80036c4 <HAL_GetTick>
 80093ea:	4602      	mov	r2, r0
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	1ad3      	subs	r3, r2, r3
 80093f0:	69ba      	ldr	r2, [r7, #24]
 80093f2:	429a      	cmp	r2, r3
 80093f4:	d302      	bcc.n	80093fc <UART_WaitOnFlagUntilTimeout+0x30>
 80093f6:	69bb      	ldr	r3, [r7, #24]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d101      	bne.n	8009400 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80093fc:	2303      	movs	r3, #3
 80093fe:	e04e      	b.n	800949e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	f003 0304 	and.w	r3, r3, #4
 800940a:	2b00      	cmp	r3, #0
 800940c:	d037      	beq.n	800947e <UART_WaitOnFlagUntilTimeout+0xb2>
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	2b80      	cmp	r3, #128	@ 0x80
 8009412:	d034      	beq.n	800947e <UART_WaitOnFlagUntilTimeout+0xb2>
 8009414:	68bb      	ldr	r3, [r7, #8]
 8009416:	2b40      	cmp	r3, #64	@ 0x40
 8009418:	d031      	beq.n	800947e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	69db      	ldr	r3, [r3, #28]
 8009420:	f003 0308 	and.w	r3, r3, #8
 8009424:	2b08      	cmp	r3, #8
 8009426:	d110      	bne.n	800944a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	2208      	movs	r2, #8
 800942e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009430:	68f8      	ldr	r0, [r7, #12]
 8009432:	f000 f838 	bl	80094a6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	2208      	movs	r2, #8
 800943a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	2200      	movs	r2, #0
 8009442:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8009446:	2301      	movs	r3, #1
 8009448:	e029      	b.n	800949e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	69db      	ldr	r3, [r3, #28]
 8009450:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009454:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009458:	d111      	bne.n	800947e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009462:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009464:	68f8      	ldr	r0, [r7, #12]
 8009466:	f000 f81e 	bl	80094a6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	2220      	movs	r2, #32
 800946e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	2200      	movs	r2, #0
 8009476:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800947a:	2303      	movs	r3, #3
 800947c:	e00f      	b.n	800949e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	69da      	ldr	r2, [r3, #28]
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	4013      	ands	r3, r2
 8009488:	68ba      	ldr	r2, [r7, #8]
 800948a:	429a      	cmp	r2, r3
 800948c:	bf0c      	ite	eq
 800948e:	2301      	moveq	r3, #1
 8009490:	2300      	movne	r3, #0
 8009492:	b2db      	uxtb	r3, r3
 8009494:	461a      	mov	r2, r3
 8009496:	79fb      	ldrb	r3, [r7, #7]
 8009498:	429a      	cmp	r2, r3
 800949a:	d0a0      	beq.n	80093de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800949c:	2300      	movs	r3, #0
}
 800949e:	4618      	mov	r0, r3
 80094a0:	3710      	adds	r7, #16
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}

080094a6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80094a6:	b480      	push	{r7}
 80094a8:	b095      	sub	sp, #84	@ 0x54
 80094aa:	af00      	add	r7, sp, #0
 80094ac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094b6:	e853 3f00 	ldrex	r3, [r3]
 80094ba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80094bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80094c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	461a      	mov	r2, r3
 80094ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80094ce:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80094d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80094d4:	e841 2300 	strex	r3, r2, [r1]
 80094d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80094da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d1e6      	bne.n	80094ae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	3308      	adds	r3, #8
 80094e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094e8:	6a3b      	ldr	r3, [r7, #32]
 80094ea:	e853 3f00 	ldrex	r3, [r3]
 80094ee:	61fb      	str	r3, [r7, #28]
   return(result);
 80094f0:	69fb      	ldr	r3, [r7, #28]
 80094f2:	f023 0301 	bic.w	r3, r3, #1
 80094f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	3308      	adds	r3, #8
 80094fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009500:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009502:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009504:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009506:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009508:	e841 2300 	strex	r3, r2, [r1]
 800950c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800950e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009510:	2b00      	cmp	r3, #0
 8009512:	d1e5      	bne.n	80094e0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009518:	2b01      	cmp	r3, #1
 800951a:	d118      	bne.n	800954e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	e853 3f00 	ldrex	r3, [r3]
 8009528:	60bb      	str	r3, [r7, #8]
   return(result);
 800952a:	68bb      	ldr	r3, [r7, #8]
 800952c:	f023 0310 	bic.w	r3, r3, #16
 8009530:	647b      	str	r3, [r7, #68]	@ 0x44
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	461a      	mov	r2, r3
 8009538:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800953a:	61bb      	str	r3, [r7, #24]
 800953c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800953e:	6979      	ldr	r1, [r7, #20]
 8009540:	69ba      	ldr	r2, [r7, #24]
 8009542:	e841 2300 	strex	r3, r2, [r1]
 8009546:	613b      	str	r3, [r7, #16]
   return(result);
 8009548:	693b      	ldr	r3, [r7, #16]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d1e6      	bne.n	800951c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	2220      	movs	r2, #32
 8009552:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	2200      	movs	r2, #0
 800955a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2200      	movs	r2, #0
 8009560:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009562:	bf00      	nop
 8009564:	3754      	adds	r7, #84	@ 0x54
 8009566:	46bd      	mov	sp, r7
 8009568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956c:	4770      	bx	lr
	...

08009570 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009570:	b480      	push	{r7}
 8009572:	b085      	sub	sp, #20
 8009574:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009576:	f3ef 8305 	mrs	r3, IPSR
 800957a:	60bb      	str	r3, [r7, #8]
  return(result);
 800957c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800957e:	2b00      	cmp	r3, #0
 8009580:	d10f      	bne.n	80095a2 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009582:	f3ef 8310 	mrs	r3, PRIMASK
 8009586:	607b      	str	r3, [r7, #4]
  return(result);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d109      	bne.n	80095a2 <osKernelInitialize+0x32>
 800958e:	4b11      	ldr	r3, [pc, #68]	@ (80095d4 <osKernelInitialize+0x64>)
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	2b02      	cmp	r3, #2
 8009594:	d109      	bne.n	80095aa <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009596:	f3ef 8311 	mrs	r3, BASEPRI
 800959a:	603b      	str	r3, [r7, #0]
  return(result);
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d003      	beq.n	80095aa <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80095a2:	f06f 0305 	mvn.w	r3, #5
 80095a6:	60fb      	str	r3, [r7, #12]
 80095a8:	e00c      	b.n	80095c4 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80095aa:	4b0a      	ldr	r3, [pc, #40]	@ (80095d4 <osKernelInitialize+0x64>)
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d105      	bne.n	80095be <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80095b2:	4b08      	ldr	r3, [pc, #32]	@ (80095d4 <osKernelInitialize+0x64>)
 80095b4:	2201      	movs	r2, #1
 80095b6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80095b8:	2300      	movs	r3, #0
 80095ba:	60fb      	str	r3, [r7, #12]
 80095bc:	e002      	b.n	80095c4 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80095be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80095c2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80095c4:	68fb      	ldr	r3, [r7, #12]
}
 80095c6:	4618      	mov	r0, r3
 80095c8:	3714      	adds	r7, #20
 80095ca:	46bd      	mov	sp, r7
 80095cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d0:	4770      	bx	lr
 80095d2:	bf00      	nop
 80095d4:	200006c0 	.word	0x200006c0

080095d8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80095d8:	b580      	push	{r7, lr}
 80095da:	b084      	sub	sp, #16
 80095dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80095de:	f3ef 8305 	mrs	r3, IPSR
 80095e2:	60bb      	str	r3, [r7, #8]
  return(result);
 80095e4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d10f      	bne.n	800960a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80095ea:	f3ef 8310 	mrs	r3, PRIMASK
 80095ee:	607b      	str	r3, [r7, #4]
  return(result);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d109      	bne.n	800960a <osKernelStart+0x32>
 80095f6:	4b11      	ldr	r3, [pc, #68]	@ (800963c <osKernelStart+0x64>)
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	2b02      	cmp	r3, #2
 80095fc:	d109      	bne.n	8009612 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80095fe:	f3ef 8311 	mrs	r3, BASEPRI
 8009602:	603b      	str	r3, [r7, #0]
  return(result);
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d003      	beq.n	8009612 <osKernelStart+0x3a>
    stat = osErrorISR;
 800960a:	f06f 0305 	mvn.w	r3, #5
 800960e:	60fb      	str	r3, [r7, #12]
 8009610:	e00e      	b.n	8009630 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8009612:	4b0a      	ldr	r3, [pc, #40]	@ (800963c <osKernelStart+0x64>)
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	2b01      	cmp	r3, #1
 8009618:	d107      	bne.n	800962a <osKernelStart+0x52>
      KernelState = osKernelRunning;
 800961a:	4b08      	ldr	r3, [pc, #32]	@ (800963c <osKernelStart+0x64>)
 800961c:	2202      	movs	r2, #2
 800961e:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8009620:	f001 f8b0 	bl	800a784 <vTaskStartScheduler>
      stat = osOK;
 8009624:	2300      	movs	r3, #0
 8009626:	60fb      	str	r3, [r7, #12]
 8009628:	e002      	b.n	8009630 <osKernelStart+0x58>
    } else {
      stat = osError;
 800962a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800962e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8009630:	68fb      	ldr	r3, [r7, #12]
}
 8009632:	4618      	mov	r0, r3
 8009634:	3710      	adds	r7, #16
 8009636:	46bd      	mov	sp, r7
 8009638:	bd80      	pop	{r7, pc}
 800963a:	bf00      	nop
 800963c:	200006c0 	.word	0x200006c0

08009640 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009640:	b580      	push	{r7, lr}
 8009642:	b092      	sub	sp, #72	@ 0x48
 8009644:	af04      	add	r7, sp, #16
 8009646:	60f8      	str	r0, [r7, #12]
 8009648:	60b9      	str	r1, [r7, #8]
 800964a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800964c:	2300      	movs	r3, #0
 800964e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009650:	f3ef 8305 	mrs	r3, IPSR
 8009654:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8009656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8009658:	2b00      	cmp	r3, #0
 800965a:	f040 8094 	bne.w	8009786 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800965e:	f3ef 8310 	mrs	r3, PRIMASK
 8009662:	623b      	str	r3, [r7, #32]
  return(result);
 8009664:	6a3b      	ldr	r3, [r7, #32]
 8009666:	2b00      	cmp	r3, #0
 8009668:	f040 808d 	bne.w	8009786 <osThreadNew+0x146>
 800966c:	4b48      	ldr	r3, [pc, #288]	@ (8009790 <osThreadNew+0x150>)
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	2b02      	cmp	r3, #2
 8009672:	d106      	bne.n	8009682 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009674:	f3ef 8311 	mrs	r3, BASEPRI
 8009678:	61fb      	str	r3, [r7, #28]
  return(result);
 800967a:	69fb      	ldr	r3, [r7, #28]
 800967c:	2b00      	cmp	r3, #0
 800967e:	f040 8082 	bne.w	8009786 <osThreadNew+0x146>
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d07e      	beq.n	8009786 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8009688:	2380      	movs	r3, #128	@ 0x80
 800968a:	633b      	str	r3, [r7, #48]	@ 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 800968c:	2318      	movs	r3, #24
 800968e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    empty = '\0';
 8009690:	2300      	movs	r3, #0
 8009692:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8009694:	f107 031b 	add.w	r3, r7, #27
 8009698:	637b      	str	r3, [r7, #52]	@ 0x34
    mem   = -1;
 800969a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800969e:	62bb      	str	r3, [r7, #40]	@ 0x28

    if (attr != NULL) {
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d045      	beq.n	8009732 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d002      	beq.n	80096b4 <osThreadNew+0x74>
        name = attr->name;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if (attr->priority != osPriorityNone) {
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	699b      	ldr	r3, [r3, #24]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d002      	beq.n	80096c2 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	699b      	ldr	r3, [r3, #24]
 80096c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80096c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d008      	beq.n	80096da <osThreadNew+0x9a>
 80096c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096ca:	2b38      	cmp	r3, #56	@ 0x38
 80096cc:	d805      	bhi.n	80096da <osThreadNew+0x9a>
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	685b      	ldr	r3, [r3, #4]
 80096d2:	f003 0301 	and.w	r3, r3, #1
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d001      	beq.n	80096de <osThreadNew+0x9e>
        return (NULL);
 80096da:	2300      	movs	r3, #0
 80096dc:	e054      	b.n	8009788 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	695b      	ldr	r3, [r3, #20]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d003      	beq.n	80096ee <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	695b      	ldr	r3, [r3, #20]
 80096ea:	089b      	lsrs	r3, r3, #2
 80096ec:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	689b      	ldr	r3, [r3, #8]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d00e      	beq.n	8009714 <osThreadNew+0xd4>
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	68db      	ldr	r3, [r3, #12]
 80096fa:	2ba7      	cmp	r3, #167	@ 0xa7
 80096fc:	d90a      	bls.n	8009714 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009702:	2b00      	cmp	r3, #0
 8009704:	d006      	beq.n	8009714 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	695b      	ldr	r3, [r3, #20]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d002      	beq.n	8009714 <osThreadNew+0xd4>
        mem = 1;
 800970e:	2301      	movs	r3, #1
 8009710:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009712:	e010      	b.n	8009736 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	689b      	ldr	r3, [r3, #8]
 8009718:	2b00      	cmp	r3, #0
 800971a:	d10c      	bne.n	8009736 <osThreadNew+0xf6>
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	68db      	ldr	r3, [r3, #12]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d108      	bne.n	8009736 <osThreadNew+0xf6>
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	691b      	ldr	r3, [r3, #16]
 8009728:	2b00      	cmp	r3, #0
 800972a:	d104      	bne.n	8009736 <osThreadNew+0xf6>
          mem = 0;
 800972c:	2300      	movs	r3, #0
 800972e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009730:	e001      	b.n	8009736 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8009732:	2300      	movs	r3, #0
 8009734:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    if (mem == 1) {
 8009736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009738:	2b01      	cmp	r3, #1
 800973a:	d110      	bne.n	800975e <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8009740:	687a      	ldr	r2, [r7, #4]
 8009742:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009744:	9202      	str	r2, [sp, #8]
 8009746:	9301      	str	r3, [sp, #4]
 8009748:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800974a:	9300      	str	r3, [sp, #0]
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009750:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009752:	68f8      	ldr	r0, [r7, #12]
 8009754:	f000 fe2c 	bl	800a3b0 <xTaskCreateStatic>
 8009758:	4603      	mov	r3, r0
 800975a:	617b      	str	r3, [r7, #20]
 800975c:	e013      	b.n	8009786 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 800975e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009760:	2b00      	cmp	r3, #0
 8009762:	d110      	bne.n	8009786 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009766:	b29a      	uxth	r2, r3
 8009768:	f107 0314 	add.w	r3, r7, #20
 800976c:	9301      	str	r3, [sp, #4]
 800976e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009770:	9300      	str	r3, [sp, #0]
 8009772:	68bb      	ldr	r3, [r7, #8]
 8009774:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009776:	68f8      	ldr	r0, [r7, #12]
 8009778:	f000 fe79 	bl	800a46e <xTaskCreate>
 800977c:	4603      	mov	r3, r0
 800977e:	2b01      	cmp	r3, #1
 8009780:	d001      	beq.n	8009786 <osThreadNew+0x146>
          hTask = NULL;
 8009782:	2300      	movs	r3, #0
 8009784:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009786:	697b      	ldr	r3, [r7, #20]
}
 8009788:	4618      	mov	r0, r3
 800978a:	3738      	adds	r7, #56	@ 0x38
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}
 8009790:	200006c0 	.word	0x200006c0

08009794 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8009794:	b580      	push	{r7, lr}
 8009796:	b086      	sub	sp, #24
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800979c:	f3ef 8305 	mrs	r3, IPSR
 80097a0:	613b      	str	r3, [r7, #16]
  return(result);
 80097a2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d10f      	bne.n	80097c8 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80097a8:	f3ef 8310 	mrs	r3, PRIMASK
 80097ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d109      	bne.n	80097c8 <osDelay+0x34>
 80097b4:	4b0d      	ldr	r3, [pc, #52]	@ (80097ec <osDelay+0x58>)
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	2b02      	cmp	r3, #2
 80097ba:	d109      	bne.n	80097d0 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80097bc:	f3ef 8311 	mrs	r3, BASEPRI
 80097c0:	60bb      	str	r3, [r7, #8]
  return(result);
 80097c2:	68bb      	ldr	r3, [r7, #8]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d003      	beq.n	80097d0 <osDelay+0x3c>
    stat = osErrorISR;
 80097c8:	f06f 0305 	mvn.w	r3, #5
 80097cc:	617b      	str	r3, [r7, #20]
 80097ce:	e007      	b.n	80097e0 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80097d0:	2300      	movs	r3, #0
 80097d2:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d002      	beq.n	80097e0 <osDelay+0x4c>
      vTaskDelay(ticks);
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f000 ff9c 	bl	800a718 <vTaskDelay>
    }
  }

  return (stat);
 80097e0:	697b      	ldr	r3, [r7, #20]
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	3718      	adds	r7, #24
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}
 80097ea:	bf00      	nop
 80097ec:	200006c0 	.word	0x200006c0

080097f0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80097f0:	b480      	push	{r7}
 80097f2:	b085      	sub	sp, #20
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	60f8      	str	r0, [r7, #12]
 80097f8:	60b9      	str	r1, [r7, #8]
 80097fa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	4a07      	ldr	r2, [pc, #28]	@ (800981c <vApplicationGetIdleTaskMemory+0x2c>)
 8009800:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009802:	68bb      	ldr	r3, [r7, #8]
 8009804:	4a06      	ldr	r2, [pc, #24]	@ (8009820 <vApplicationGetIdleTaskMemory+0x30>)
 8009806:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2280      	movs	r2, #128	@ 0x80
 800980c:	601a      	str	r2, [r3, #0]
}
 800980e:	bf00      	nop
 8009810:	3714      	adds	r7, #20
 8009812:	46bd      	mov	sp, r7
 8009814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009818:	4770      	bx	lr
 800981a:	bf00      	nop
 800981c:	200006c4 	.word	0x200006c4
 8009820:	2000076c 	.word	0x2000076c

08009824 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009824:	b480      	push	{r7}
 8009826:	b085      	sub	sp, #20
 8009828:	af00      	add	r7, sp, #0
 800982a:	60f8      	str	r0, [r7, #12]
 800982c:	60b9      	str	r1, [r7, #8]
 800982e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	4a07      	ldr	r2, [pc, #28]	@ (8009850 <vApplicationGetTimerTaskMemory+0x2c>)
 8009834:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	4a06      	ldr	r2, [pc, #24]	@ (8009854 <vApplicationGetTimerTaskMemory+0x30>)
 800983a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009842:	601a      	str	r2, [r3, #0]
}
 8009844:	bf00      	nop
 8009846:	3714      	adds	r7, #20
 8009848:	46bd      	mov	sp, r7
 800984a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984e:	4770      	bx	lr
 8009850:	2000096c 	.word	0x2000096c
 8009854:	20000a14 	.word	0x20000a14

08009858 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009858:	b480      	push	{r7}
 800985a:	b083      	sub	sp, #12
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	f103 0208 	add.w	r2, r3, #8
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009870:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	f103 0208 	add.w	r2, r3, #8
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	f103 0208 	add.w	r2, r3, #8
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2200      	movs	r2, #0
 800988a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800988c:	bf00      	nop
 800988e:	370c      	adds	r7, #12
 8009890:	46bd      	mov	sp, r7
 8009892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009896:	4770      	bx	lr

08009898 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009898:	b480      	push	{r7}
 800989a:	b083      	sub	sp, #12
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2200      	movs	r2, #0
 80098a4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80098a6:	bf00      	nop
 80098a8:	370c      	adds	r7, #12
 80098aa:	46bd      	mov	sp, r7
 80098ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b0:	4770      	bx	lr

080098b2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80098b2:	b480      	push	{r7}
 80098b4:	b085      	sub	sp, #20
 80098b6:	af00      	add	r7, sp, #0
 80098b8:	6078      	str	r0, [r7, #4]
 80098ba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	685b      	ldr	r3, [r3, #4]
 80098c0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	68fa      	ldr	r2, [r7, #12]
 80098c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	689a      	ldr	r2, [r3, #8]
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	689b      	ldr	r3, [r3, #8]
 80098d4:	683a      	ldr	r2, [r7, #0]
 80098d6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	683a      	ldr	r2, [r7, #0]
 80098dc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80098de:	683b      	ldr	r3, [r7, #0]
 80098e0:	687a      	ldr	r2, [r7, #4]
 80098e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	1c5a      	adds	r2, r3, #1
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	601a      	str	r2, [r3, #0]
}
 80098ee:	bf00      	nop
 80098f0:	3714      	adds	r7, #20
 80098f2:	46bd      	mov	sp, r7
 80098f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f8:	4770      	bx	lr

080098fa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80098fa:	b480      	push	{r7}
 80098fc:	b085      	sub	sp, #20
 80098fe:	af00      	add	r7, sp, #0
 8009900:	6078      	str	r0, [r7, #4]
 8009902:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800990a:	68bb      	ldr	r3, [r7, #8]
 800990c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009910:	d103      	bne.n	800991a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	691b      	ldr	r3, [r3, #16]
 8009916:	60fb      	str	r3, [r7, #12]
 8009918:	e00c      	b.n	8009934 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	3308      	adds	r3, #8
 800991e:	60fb      	str	r3, [r7, #12]
 8009920:	e002      	b.n	8009928 <vListInsert+0x2e>
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	685b      	ldr	r3, [r3, #4]
 8009926:	60fb      	str	r3, [r7, #12]
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	685b      	ldr	r3, [r3, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	68ba      	ldr	r2, [r7, #8]
 8009930:	429a      	cmp	r2, r3
 8009932:	d2f6      	bcs.n	8009922 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	685a      	ldr	r2, [r3, #4]
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800993c:	683b      	ldr	r3, [r7, #0]
 800993e:	685b      	ldr	r3, [r3, #4]
 8009940:	683a      	ldr	r2, [r7, #0]
 8009942:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	68fa      	ldr	r2, [r7, #12]
 8009948:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	683a      	ldr	r2, [r7, #0]
 800994e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8009950:	683b      	ldr	r3, [r7, #0]
 8009952:	687a      	ldr	r2, [r7, #4]
 8009954:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	1c5a      	adds	r2, r3, #1
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	601a      	str	r2, [r3, #0]
}
 8009960:	bf00      	nop
 8009962:	3714      	adds	r7, #20
 8009964:	46bd      	mov	sp, r7
 8009966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996a:	4770      	bx	lr

0800996c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800996c:	b480      	push	{r7}
 800996e:	b085      	sub	sp, #20
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	691b      	ldr	r3, [r3, #16]
 8009978:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	685b      	ldr	r3, [r3, #4]
 800997e:	687a      	ldr	r2, [r7, #4]
 8009980:	6892      	ldr	r2, [r2, #8]
 8009982:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	689b      	ldr	r3, [r3, #8]
 8009988:	687a      	ldr	r2, [r7, #4]
 800998a:	6852      	ldr	r2, [r2, #4]
 800998c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	685b      	ldr	r3, [r3, #4]
 8009992:	687a      	ldr	r2, [r7, #4]
 8009994:	429a      	cmp	r2, r3
 8009996:	d103      	bne.n	80099a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	689a      	ldr	r2, [r3, #8]
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2200      	movs	r2, #0
 80099a4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	1e5a      	subs	r2, r3, #1
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	681b      	ldr	r3, [r3, #0]
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	3714      	adds	r7, #20
 80099b8:	46bd      	mov	sp, r7
 80099ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099be:	4770      	bx	lr

080099c0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b084      	sub	sp, #16
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
 80099c8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d10b      	bne.n	80099ec <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80099d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099d8:	f383 8811 	msr	BASEPRI, r3
 80099dc:	f3bf 8f6f 	isb	sy
 80099e0:	f3bf 8f4f 	dsb	sy
 80099e4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80099e6:	bf00      	nop
 80099e8:	bf00      	nop
 80099ea:	e7fd      	b.n	80099e8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80099ec:	f002 f86c 	bl	800bac8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	681a      	ldr	r2, [r3, #0]
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099f8:	68f9      	ldr	r1, [r7, #12]
 80099fa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80099fc:	fb01 f303 	mul.w	r3, r1, r3
 8009a00:	441a      	add	r2, r3
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	681a      	ldr	r2, [r3, #0]
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	681a      	ldr	r2, [r3, #0]
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a1c:	3b01      	subs	r3, #1
 8009a1e:	68f9      	ldr	r1, [r7, #12]
 8009a20:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009a22:	fb01 f303 	mul.w	r3, r1, r3
 8009a26:	441a      	add	r2, r3
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	22ff      	movs	r2, #255	@ 0xff
 8009a30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	22ff      	movs	r2, #255	@ 0xff
 8009a38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009a3c:	683b      	ldr	r3, [r7, #0]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d114      	bne.n	8009a6c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	691b      	ldr	r3, [r3, #16]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d01a      	beq.n	8009a80 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	3310      	adds	r3, #16
 8009a4e:	4618      	mov	r0, r3
 8009a50:	f001 f93c 	bl	800accc <xTaskRemoveFromEventList>
 8009a54:	4603      	mov	r3, r0
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d012      	beq.n	8009a80 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8009a90 <xQueueGenericReset+0xd0>)
 8009a5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a60:	601a      	str	r2, [r3, #0]
 8009a62:	f3bf 8f4f 	dsb	sy
 8009a66:	f3bf 8f6f 	isb	sy
 8009a6a:	e009      	b.n	8009a80 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	3310      	adds	r3, #16
 8009a70:	4618      	mov	r0, r3
 8009a72:	f7ff fef1 	bl	8009858 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	3324      	adds	r3, #36	@ 0x24
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	f7ff feec 	bl	8009858 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009a80:	f002 f854 	bl	800bb2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009a84:	2301      	movs	r3, #1
}
 8009a86:	4618      	mov	r0, r3
 8009a88:	3710      	adds	r7, #16
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	bd80      	pop	{r7, pc}
 8009a8e:	bf00      	nop
 8009a90:	e000ed04 	.word	0xe000ed04

08009a94 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009a94:	b580      	push	{r7, lr}
 8009a96:	b08e      	sub	sp, #56	@ 0x38
 8009a98:	af02      	add	r7, sp, #8
 8009a9a:	60f8      	str	r0, [r7, #12]
 8009a9c:	60b9      	str	r1, [r7, #8]
 8009a9e:	607a      	str	r2, [r7, #4]
 8009aa0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d10b      	bne.n	8009ac0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009aa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aac:	f383 8811 	msr	BASEPRI, r3
 8009ab0:	f3bf 8f6f 	isb	sy
 8009ab4:	f3bf 8f4f 	dsb	sy
 8009ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009aba:	bf00      	nop
 8009abc:	bf00      	nop
 8009abe:	e7fd      	b.n	8009abc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009ac0:	683b      	ldr	r3, [r7, #0]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d10b      	bne.n	8009ade <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aca:	f383 8811 	msr	BASEPRI, r3
 8009ace:	f3bf 8f6f 	isb	sy
 8009ad2:	f3bf 8f4f 	dsb	sy
 8009ad6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009ad8:	bf00      	nop
 8009ada:	bf00      	nop
 8009adc:	e7fd      	b.n	8009ada <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d002      	beq.n	8009aea <xQueueGenericCreateStatic+0x56>
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d001      	beq.n	8009aee <xQueueGenericCreateStatic+0x5a>
 8009aea:	2301      	movs	r3, #1
 8009aec:	e000      	b.n	8009af0 <xQueueGenericCreateStatic+0x5c>
 8009aee:	2300      	movs	r3, #0
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d10b      	bne.n	8009b0c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009af8:	f383 8811 	msr	BASEPRI, r3
 8009afc:	f3bf 8f6f 	isb	sy
 8009b00:	f3bf 8f4f 	dsb	sy
 8009b04:	623b      	str	r3, [r7, #32]
}
 8009b06:	bf00      	nop
 8009b08:	bf00      	nop
 8009b0a:	e7fd      	b.n	8009b08 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d102      	bne.n	8009b18 <xQueueGenericCreateStatic+0x84>
 8009b12:	68bb      	ldr	r3, [r7, #8]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d101      	bne.n	8009b1c <xQueueGenericCreateStatic+0x88>
 8009b18:	2301      	movs	r3, #1
 8009b1a:	e000      	b.n	8009b1e <xQueueGenericCreateStatic+0x8a>
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d10b      	bne.n	8009b3a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8009b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b26:	f383 8811 	msr	BASEPRI, r3
 8009b2a:	f3bf 8f6f 	isb	sy
 8009b2e:	f3bf 8f4f 	dsb	sy
 8009b32:	61fb      	str	r3, [r7, #28]
}
 8009b34:	bf00      	nop
 8009b36:	bf00      	nop
 8009b38:	e7fd      	b.n	8009b36 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009b3a:	2350      	movs	r3, #80	@ 0x50
 8009b3c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009b3e:	697b      	ldr	r3, [r7, #20]
 8009b40:	2b50      	cmp	r3, #80	@ 0x50
 8009b42:	d00b      	beq.n	8009b5c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b48:	f383 8811 	msr	BASEPRI, r3
 8009b4c:	f3bf 8f6f 	isb	sy
 8009b50:	f3bf 8f4f 	dsb	sy
 8009b54:	61bb      	str	r3, [r7, #24]
}
 8009b56:	bf00      	nop
 8009b58:	bf00      	nop
 8009b5a:	e7fd      	b.n	8009b58 <xQueueGenericCreateStatic+0xc4>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d00d      	beq.n	8009b82 <xQueueGenericCreateStatic+0xee>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009b66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b68:	2201      	movs	r2, #1
 8009b6a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009b6e:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009b72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b74:	9300      	str	r3, [sp, #0]
 8009b76:	4613      	mov	r3, r2
 8009b78:	687a      	ldr	r2, [r7, #4]
 8009b7a:	68b9      	ldr	r1, [r7, #8]
 8009b7c:	68f8      	ldr	r0, [r7, #12]
 8009b7e:	f000 f805 	bl	8009b8c <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8009b82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009b84:	4618      	mov	r0, r3
 8009b86:	3730      	adds	r7, #48	@ 0x30
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}

08009b8c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b084      	sub	sp, #16
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	60f8      	str	r0, [r7, #12]
 8009b94:	60b9      	str	r1, [r7, #8]
 8009b96:	607a      	str	r2, [r7, #4]
 8009b98:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d103      	bne.n	8009ba8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009ba0:	69bb      	ldr	r3, [r7, #24]
 8009ba2:	69ba      	ldr	r2, [r7, #24]
 8009ba4:	601a      	str	r2, [r3, #0]
 8009ba6:	e002      	b.n	8009bae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009ba8:	69bb      	ldr	r3, [r7, #24]
 8009baa:	687a      	ldr	r2, [r7, #4]
 8009bac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009bae:	69bb      	ldr	r3, [r7, #24]
 8009bb0:	68fa      	ldr	r2, [r7, #12]
 8009bb2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009bb4:	69bb      	ldr	r3, [r7, #24]
 8009bb6:	68ba      	ldr	r2, [r7, #8]
 8009bb8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009bba:	2101      	movs	r1, #1
 8009bbc:	69b8      	ldr	r0, [r7, #24]
 8009bbe:	f7ff feff 	bl	80099c0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009bc2:	69bb      	ldr	r3, [r7, #24]
 8009bc4:	78fa      	ldrb	r2, [r7, #3]
 8009bc6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009bca:	bf00      	nop
 8009bcc:	3710      	adds	r7, #16
 8009bce:	46bd      	mov	sp, r7
 8009bd0:	bd80      	pop	{r7, pc}
	...

08009bd4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b08e      	sub	sp, #56	@ 0x38
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	60f8      	str	r0, [r7, #12]
 8009bdc:	60b9      	str	r1, [r7, #8]
 8009bde:	607a      	str	r2, [r7, #4]
 8009be0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009be2:	2300      	movs	r3, #0
 8009be4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d10b      	bne.n	8009c08 <xQueueGenericSend+0x34>
	__asm volatile
 8009bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bf4:	f383 8811 	msr	BASEPRI, r3
 8009bf8:	f3bf 8f6f 	isb	sy
 8009bfc:	f3bf 8f4f 	dsb	sy
 8009c00:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009c02:	bf00      	nop
 8009c04:	bf00      	nop
 8009c06:	e7fd      	b.n	8009c04 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d103      	bne.n	8009c16 <xQueueGenericSend+0x42>
 8009c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d101      	bne.n	8009c1a <xQueueGenericSend+0x46>
 8009c16:	2301      	movs	r3, #1
 8009c18:	e000      	b.n	8009c1c <xQueueGenericSend+0x48>
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d10b      	bne.n	8009c38 <xQueueGenericSend+0x64>
	__asm volatile
 8009c20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c24:	f383 8811 	msr	BASEPRI, r3
 8009c28:	f3bf 8f6f 	isb	sy
 8009c2c:	f3bf 8f4f 	dsb	sy
 8009c30:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009c32:	bf00      	nop
 8009c34:	bf00      	nop
 8009c36:	e7fd      	b.n	8009c34 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	2b02      	cmp	r3, #2
 8009c3c:	d103      	bne.n	8009c46 <xQueueGenericSend+0x72>
 8009c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c42:	2b01      	cmp	r3, #1
 8009c44:	d101      	bne.n	8009c4a <xQueueGenericSend+0x76>
 8009c46:	2301      	movs	r3, #1
 8009c48:	e000      	b.n	8009c4c <xQueueGenericSend+0x78>
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d10b      	bne.n	8009c68 <xQueueGenericSend+0x94>
	__asm volatile
 8009c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c54:	f383 8811 	msr	BASEPRI, r3
 8009c58:	f3bf 8f6f 	isb	sy
 8009c5c:	f3bf 8f4f 	dsb	sy
 8009c60:	623b      	str	r3, [r7, #32]
}
 8009c62:	bf00      	nop
 8009c64:	bf00      	nop
 8009c66:	e7fd      	b.n	8009c64 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009c68:	f001 f9fc 	bl	800b064 <xTaskGetSchedulerState>
 8009c6c:	4603      	mov	r3, r0
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d102      	bne.n	8009c78 <xQueueGenericSend+0xa4>
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d101      	bne.n	8009c7c <xQueueGenericSend+0xa8>
 8009c78:	2301      	movs	r3, #1
 8009c7a:	e000      	b.n	8009c7e <xQueueGenericSend+0xaa>
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d10b      	bne.n	8009c9a <xQueueGenericSend+0xc6>
	__asm volatile
 8009c82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c86:	f383 8811 	msr	BASEPRI, r3
 8009c8a:	f3bf 8f6f 	isb	sy
 8009c8e:	f3bf 8f4f 	dsb	sy
 8009c92:	61fb      	str	r3, [r7, #28]
}
 8009c94:	bf00      	nop
 8009c96:	bf00      	nop
 8009c98:	e7fd      	b.n	8009c96 <xQueueGenericSend+0xc2>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009c9a:	f001 ff15 	bl	800bac8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ca0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ca4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ca6:	429a      	cmp	r2, r3
 8009ca8:	d302      	bcc.n	8009cb0 <xQueueGenericSend+0xdc>
 8009caa:	683b      	ldr	r3, [r7, #0]
 8009cac:	2b02      	cmp	r3, #2
 8009cae:	d129      	bne.n	8009d04 <xQueueGenericSend+0x130>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009cb0:	683a      	ldr	r2, [r7, #0]
 8009cb2:	68b9      	ldr	r1, [r7, #8]
 8009cb4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009cb6:	f000 fa0d 	bl	800a0d4 <prvCopyDataToQueue>
 8009cba:	62f8      	str	r0, [r7, #44]	@ 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d010      	beq.n	8009ce6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cc6:	3324      	adds	r3, #36	@ 0x24
 8009cc8:	4618      	mov	r0, r3
 8009cca:	f000 ffff 	bl	800accc <xTaskRemoveFromEventList>
 8009cce:	4603      	mov	r3, r0
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d013      	beq.n	8009cfc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009cd4:	4b3f      	ldr	r3, [pc, #252]	@ (8009dd4 <xQueueGenericSend+0x200>)
 8009cd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009cda:	601a      	str	r2, [r3, #0]
 8009cdc:	f3bf 8f4f 	dsb	sy
 8009ce0:	f3bf 8f6f 	isb	sy
 8009ce4:	e00a      	b.n	8009cfc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009ce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d007      	beq.n	8009cfc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009cec:	4b39      	ldr	r3, [pc, #228]	@ (8009dd4 <xQueueGenericSend+0x200>)
 8009cee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009cf2:	601a      	str	r2, [r3, #0]
 8009cf4:	f3bf 8f4f 	dsb	sy
 8009cf8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009cfc:	f001 ff16 	bl	800bb2c <vPortExitCritical>
				return pdPASS;
 8009d00:	2301      	movs	r3, #1
 8009d02:	e063      	b.n	8009dcc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d103      	bne.n	8009d12 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009d0a:	f001 ff0f 	bl	800bb2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	e05c      	b.n	8009dcc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009d12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d106      	bne.n	8009d26 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009d18:	f107 0314 	add.w	r3, r7, #20
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	f001 f839 	bl	800ad94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009d22:	2301      	movs	r3, #1
 8009d24:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009d26:	f001 ff01 	bl	800bb2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009d2a:	f000 fd9b 	bl	800a864 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009d2e:	f001 fecb 	bl	800bac8 <vPortEnterCritical>
 8009d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009d38:	b25b      	sxtb	r3, r3
 8009d3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d3e:	d103      	bne.n	8009d48 <xQueueGenericSend+0x174>
 8009d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d42:	2200      	movs	r2, #0
 8009d44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d4a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009d4e:	b25b      	sxtb	r3, r3
 8009d50:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d54:	d103      	bne.n	8009d5e <xQueueGenericSend+0x18a>
 8009d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d58:	2200      	movs	r2, #0
 8009d5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009d5e:	f001 fee5 	bl	800bb2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009d62:	1d3a      	adds	r2, r7, #4
 8009d64:	f107 0314 	add.w	r3, r7, #20
 8009d68:	4611      	mov	r1, r2
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	f001 f828 	bl	800adc0 <xTaskCheckForTimeOut>
 8009d70:	4603      	mov	r3, r0
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d124      	bne.n	8009dc0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009d76:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009d78:	f000 faa4 	bl	800a2c4 <prvIsQueueFull>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d018      	beq.n	8009db4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d84:	3310      	adds	r3, #16
 8009d86:	687a      	ldr	r2, [r7, #4]
 8009d88:	4611      	mov	r1, r2
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	f000 ff4c 	bl	800ac28 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009d90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009d92:	f000 fa2f 	bl	800a1f4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009d96:	f000 fd73 	bl	800a880 <xTaskResumeAll>
 8009d9a:	4603      	mov	r3, r0
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	f47f af7c 	bne.w	8009c9a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009da2:	4b0c      	ldr	r3, [pc, #48]	@ (8009dd4 <xQueueGenericSend+0x200>)
 8009da4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009da8:	601a      	str	r2, [r3, #0]
 8009daa:	f3bf 8f4f 	dsb	sy
 8009dae:	f3bf 8f6f 	isb	sy
 8009db2:	e772      	b.n	8009c9a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009db4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009db6:	f000 fa1d 	bl	800a1f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009dba:	f000 fd61 	bl	800a880 <xTaskResumeAll>
 8009dbe:	e76c      	b.n	8009c9a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009dc0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009dc2:	f000 fa17 	bl	800a1f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009dc6:	f000 fd5b 	bl	800a880 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009dca:	2300      	movs	r3, #0
		}
	}
}
 8009dcc:	4618      	mov	r0, r3
 8009dce:	3738      	adds	r7, #56	@ 0x38
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	bd80      	pop	{r7, pc}
 8009dd4:	e000ed04 	.word	0xe000ed04

08009dd8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b08e      	sub	sp, #56	@ 0x38
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	60f8      	str	r0, [r7, #12]
 8009de0:	60b9      	str	r1, [r7, #8]
 8009de2:	607a      	str	r2, [r7, #4]
 8009de4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d10b      	bne.n	8009e08 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009df4:	f383 8811 	msr	BASEPRI, r3
 8009df8:	f3bf 8f6f 	isb	sy
 8009dfc:	f3bf 8f4f 	dsb	sy
 8009e00:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009e02:	bf00      	nop
 8009e04:	bf00      	nop
 8009e06:	e7fd      	b.n	8009e04 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d103      	bne.n	8009e16 <xQueueGenericSendFromISR+0x3e>
 8009e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d101      	bne.n	8009e1a <xQueueGenericSendFromISR+0x42>
 8009e16:	2301      	movs	r3, #1
 8009e18:	e000      	b.n	8009e1c <xQueueGenericSendFromISR+0x44>
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d10b      	bne.n	8009e38 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e24:	f383 8811 	msr	BASEPRI, r3
 8009e28:	f3bf 8f6f 	isb	sy
 8009e2c:	f3bf 8f4f 	dsb	sy
 8009e30:	623b      	str	r3, [r7, #32]
}
 8009e32:	bf00      	nop
 8009e34:	bf00      	nop
 8009e36:	e7fd      	b.n	8009e34 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	2b02      	cmp	r3, #2
 8009e3c:	d103      	bne.n	8009e46 <xQueueGenericSendFromISR+0x6e>
 8009e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e42:	2b01      	cmp	r3, #1
 8009e44:	d101      	bne.n	8009e4a <xQueueGenericSendFromISR+0x72>
 8009e46:	2301      	movs	r3, #1
 8009e48:	e000      	b.n	8009e4c <xQueueGenericSendFromISR+0x74>
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d10b      	bne.n	8009e68 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e54:	f383 8811 	msr	BASEPRI, r3
 8009e58:	f3bf 8f6f 	isb	sy
 8009e5c:	f3bf 8f4f 	dsb	sy
 8009e60:	61fb      	str	r3, [r7, #28]
}
 8009e62:	bf00      	nop
 8009e64:	bf00      	nop
 8009e66:	e7fd      	b.n	8009e64 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009e68:	f001 ff0e 	bl	800bc88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009e6c:	f3ef 8211 	mrs	r2, BASEPRI
 8009e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e74:	f383 8811 	msr	BASEPRI, r3
 8009e78:	f3bf 8f6f 	isb	sy
 8009e7c:	f3bf 8f4f 	dsb	sy
 8009e80:	61ba      	str	r2, [r7, #24]
 8009e82:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009e84:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009e86:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e90:	429a      	cmp	r2, r3
 8009e92:	d302      	bcc.n	8009e9a <xQueueGenericSendFromISR+0xc2>
 8009e94:	683b      	ldr	r3, [r7, #0]
 8009e96:	2b02      	cmp	r3, #2
 8009e98:	d12c      	bne.n	8009ef4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e9c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009ea0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009ea4:	683a      	ldr	r2, [r7, #0]
 8009ea6:	68b9      	ldr	r1, [r7, #8]
 8009ea8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009eaa:	f000 f913 	bl	800a0d4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009eae:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8009eb2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009eb6:	d112      	bne.n	8009ede <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d016      	beq.n	8009eee <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ec2:	3324      	adds	r3, #36	@ 0x24
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	f000 ff01 	bl	800accc <xTaskRemoveFromEventList>
 8009eca:	4603      	mov	r3, r0
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d00e      	beq.n	8009eee <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d00b      	beq.n	8009eee <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2201      	movs	r2, #1
 8009eda:	601a      	str	r2, [r3, #0]
 8009edc:	e007      	b.n	8009eee <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009ede:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009ee2:	3301      	adds	r3, #1
 8009ee4:	b2db      	uxtb	r3, r3
 8009ee6:	b25a      	sxtb	r2, r3
 8009ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009eee:	2301      	movs	r3, #1
 8009ef0:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8009ef2:	e001      	b.n	8009ef8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009efa:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009efc:	693b      	ldr	r3, [r7, #16]
 8009efe:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009f02:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009f04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009f06:	4618      	mov	r0, r3
 8009f08:	3738      	adds	r7, #56	@ 0x38
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	bd80      	pop	{r7, pc}
	...

08009f10 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b08c      	sub	sp, #48	@ 0x30
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	60f8      	str	r0, [r7, #12]
 8009f18:	60b9      	str	r1, [r7, #8]
 8009f1a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d10b      	bne.n	8009f42 <xQueueReceive+0x32>
	__asm volatile
 8009f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f2e:	f383 8811 	msr	BASEPRI, r3
 8009f32:	f3bf 8f6f 	isb	sy
 8009f36:	f3bf 8f4f 	dsb	sy
 8009f3a:	623b      	str	r3, [r7, #32]
}
 8009f3c:	bf00      	nop
 8009f3e:	bf00      	nop
 8009f40:	e7fd      	b.n	8009f3e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009f42:	68bb      	ldr	r3, [r7, #8]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d103      	bne.n	8009f50 <xQueueReceive+0x40>
 8009f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d101      	bne.n	8009f54 <xQueueReceive+0x44>
 8009f50:	2301      	movs	r3, #1
 8009f52:	e000      	b.n	8009f56 <xQueueReceive+0x46>
 8009f54:	2300      	movs	r3, #0
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d10b      	bne.n	8009f72 <xQueueReceive+0x62>
	__asm volatile
 8009f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f5e:	f383 8811 	msr	BASEPRI, r3
 8009f62:	f3bf 8f6f 	isb	sy
 8009f66:	f3bf 8f4f 	dsb	sy
 8009f6a:	61fb      	str	r3, [r7, #28]
}
 8009f6c:	bf00      	nop
 8009f6e:	bf00      	nop
 8009f70:	e7fd      	b.n	8009f6e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009f72:	f001 f877 	bl	800b064 <xTaskGetSchedulerState>
 8009f76:	4603      	mov	r3, r0
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d102      	bne.n	8009f82 <xQueueReceive+0x72>
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d101      	bne.n	8009f86 <xQueueReceive+0x76>
 8009f82:	2301      	movs	r3, #1
 8009f84:	e000      	b.n	8009f88 <xQueueReceive+0x78>
 8009f86:	2300      	movs	r3, #0
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d10b      	bne.n	8009fa4 <xQueueReceive+0x94>
	__asm volatile
 8009f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f90:	f383 8811 	msr	BASEPRI, r3
 8009f94:	f3bf 8f6f 	isb	sy
 8009f98:	f3bf 8f4f 	dsb	sy
 8009f9c:	61bb      	str	r3, [r7, #24]
}
 8009f9e:	bf00      	nop
 8009fa0:	bf00      	nop
 8009fa2:	e7fd      	b.n	8009fa0 <xQueueReceive+0x90>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8009fa4:	f001 fd90 	bl	800bac8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009fa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009faa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fac:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d01f      	beq.n	8009ff4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009fb4:	68b9      	ldr	r1, [r7, #8]
 8009fb6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009fb8:	f000 f8f6 	bl	800a1a8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fbe:	1e5a      	subs	r2, r3, #1
 8009fc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fc2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fc6:	691b      	ldr	r3, [r3, #16]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d00f      	beq.n	8009fec <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fce:	3310      	adds	r3, #16
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	f000 fe7b 	bl	800accc <xTaskRemoveFromEventList>
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d007      	beq.n	8009fec <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009fdc:	4b3c      	ldr	r3, [pc, #240]	@ (800a0d0 <xQueueReceive+0x1c0>)
 8009fde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fe2:	601a      	str	r2, [r3, #0]
 8009fe4:	f3bf 8f4f 	dsb	sy
 8009fe8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009fec:	f001 fd9e 	bl	800bb2c <vPortExitCritical>
				return pdPASS;
 8009ff0:	2301      	movs	r3, #1
 8009ff2:	e069      	b.n	800a0c8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d103      	bne.n	800a002 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009ffa:	f001 fd97 	bl	800bb2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009ffe:	2300      	movs	r3, #0
 800a000:	e062      	b.n	800a0c8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a004:	2b00      	cmp	r3, #0
 800a006:	d106      	bne.n	800a016 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a008:	f107 0310 	add.w	r3, r7, #16
 800a00c:	4618      	mov	r0, r3
 800a00e:	f000 fec1 	bl	800ad94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a012:	2301      	movs	r3, #1
 800a014:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a016:	f001 fd89 	bl	800bb2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a01a:	f000 fc23 	bl	800a864 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a01e:	f001 fd53 	bl	800bac8 <vPortEnterCritical>
 800a022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a024:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a028:	b25b      	sxtb	r3, r3
 800a02a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a02e:	d103      	bne.n	800a038 <xQueueReceive+0x128>
 800a030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a032:	2200      	movs	r2, #0
 800a034:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a03a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a03e:	b25b      	sxtb	r3, r3
 800a040:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a044:	d103      	bne.n	800a04e <xQueueReceive+0x13e>
 800a046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a048:	2200      	movs	r2, #0
 800a04a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a04e:	f001 fd6d 	bl	800bb2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a052:	1d3a      	adds	r2, r7, #4
 800a054:	f107 0310 	add.w	r3, r7, #16
 800a058:	4611      	mov	r1, r2
 800a05a:	4618      	mov	r0, r3
 800a05c:	f000 feb0 	bl	800adc0 <xTaskCheckForTimeOut>
 800a060:	4603      	mov	r3, r0
 800a062:	2b00      	cmp	r3, #0
 800a064:	d123      	bne.n	800a0ae <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a066:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a068:	f000 f916 	bl	800a298 <prvIsQueueEmpty>
 800a06c:	4603      	mov	r3, r0
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d017      	beq.n	800a0a2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a074:	3324      	adds	r3, #36	@ 0x24
 800a076:	687a      	ldr	r2, [r7, #4]
 800a078:	4611      	mov	r1, r2
 800a07a:	4618      	mov	r0, r3
 800a07c:	f000 fdd4 	bl	800ac28 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a080:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a082:	f000 f8b7 	bl	800a1f4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a086:	f000 fbfb 	bl	800a880 <xTaskResumeAll>
 800a08a:	4603      	mov	r3, r0
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d189      	bne.n	8009fa4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800a090:	4b0f      	ldr	r3, [pc, #60]	@ (800a0d0 <xQueueReceive+0x1c0>)
 800a092:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a096:	601a      	str	r2, [r3, #0]
 800a098:	f3bf 8f4f 	dsb	sy
 800a09c:	f3bf 8f6f 	isb	sy
 800a0a0:	e780      	b.n	8009fa4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a0a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0a4:	f000 f8a6 	bl	800a1f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a0a8:	f000 fbea 	bl	800a880 <xTaskResumeAll>
 800a0ac:	e77a      	b.n	8009fa4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a0ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0b0:	f000 f8a0 	bl	800a1f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a0b4:	f000 fbe4 	bl	800a880 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a0b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0ba:	f000 f8ed 	bl	800a298 <prvIsQueueEmpty>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	f43f af6f 	beq.w	8009fa4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a0c6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	3730      	adds	r7, #48	@ 0x30
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	bd80      	pop	{r7, pc}
 800a0d0:	e000ed04 	.word	0xe000ed04

0800a0d4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b086      	sub	sp, #24
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	60f8      	str	r0, [r7, #12]
 800a0dc:	60b9      	str	r1, [r7, #8]
 800a0de:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0e8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d10d      	bne.n	800a10e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d14d      	bne.n	800a196 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	685b      	ldr	r3, [r3, #4]
 800a0fe:	4618      	mov	r0, r3
 800a100:	f000 ffce 	bl	800b0a0 <xTaskPriorityDisinherit>
 800a104:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	2200      	movs	r2, #0
 800a10a:	605a      	str	r2, [r3, #4]
 800a10c:	e043      	b.n	800a196 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d119      	bne.n	800a148 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	6898      	ldr	r0, [r3, #8]
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a11c:	461a      	mov	r2, r3
 800a11e:	68b9      	ldr	r1, [r7, #8]
 800a120:	f003 f855 	bl	800d1ce <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	689a      	ldr	r2, [r3, #8]
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a12c:	441a      	add	r2, r3
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	689a      	ldr	r2, [r3, #8]
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	685b      	ldr	r3, [r3, #4]
 800a13a:	429a      	cmp	r2, r3
 800a13c:	d32b      	bcc.n	800a196 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	681a      	ldr	r2, [r3, #0]
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	609a      	str	r2, [r3, #8]
 800a146:	e026      	b.n	800a196 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	68d8      	ldr	r0, [r3, #12]
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a150:	461a      	mov	r2, r3
 800a152:	68b9      	ldr	r1, [r7, #8]
 800a154:	f003 f83b 	bl	800d1ce <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	68da      	ldr	r2, [r3, #12]
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a160:	425b      	negs	r3, r3
 800a162:	441a      	add	r2, r3
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	68da      	ldr	r2, [r3, #12]
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	429a      	cmp	r2, r3
 800a172:	d207      	bcs.n	800a184 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	685a      	ldr	r2, [r3, #4]
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a17c:	425b      	negs	r3, r3
 800a17e:	441a      	add	r2, r3
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2b02      	cmp	r3, #2
 800a188:	d105      	bne.n	800a196 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a18a:	693b      	ldr	r3, [r7, #16]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d002      	beq.n	800a196 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a190:	693b      	ldr	r3, [r7, #16]
 800a192:	3b01      	subs	r3, #1
 800a194:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a196:	693b      	ldr	r3, [r7, #16]
 800a198:	1c5a      	adds	r2, r3, #1
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a19e:	697b      	ldr	r3, [r7, #20]
}
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	3718      	adds	r7, #24
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	bd80      	pop	{r7, pc}

0800a1a8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b082      	sub	sp, #8
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
 800a1b0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d018      	beq.n	800a1ec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	68da      	ldr	r2, [r3, #12]
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1c2:	441a      	add	r2, r3
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	68da      	ldr	r2, [r3, #12]
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	685b      	ldr	r3, [r3, #4]
 800a1d0:	429a      	cmp	r2, r3
 800a1d2:	d303      	bcc.n	800a1dc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681a      	ldr	r2, [r3, #0]
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	68d9      	ldr	r1, [r3, #12]
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1e4:	461a      	mov	r2, r3
 800a1e6:	6838      	ldr	r0, [r7, #0]
 800a1e8:	f002 fff1 	bl	800d1ce <memcpy>
	}
}
 800a1ec:	bf00      	nop
 800a1ee:	3708      	adds	r7, #8
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	bd80      	pop	{r7, pc}

0800a1f4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b084      	sub	sp, #16
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a1fc:	f001 fc64 	bl	800bac8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a206:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a208:	e011      	b.n	800a22e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d012      	beq.n	800a238 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	3324      	adds	r3, #36	@ 0x24
 800a216:	4618      	mov	r0, r3
 800a218:	f000 fd58 	bl	800accc <xTaskRemoveFromEventList>
 800a21c:	4603      	mov	r3, r0
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d001      	beq.n	800a226 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a222:	f000 fe31 	bl	800ae88 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a226:	7bfb      	ldrb	r3, [r7, #15]
 800a228:	3b01      	subs	r3, #1
 800a22a:	b2db      	uxtb	r3, r3
 800a22c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a22e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a232:	2b00      	cmp	r3, #0
 800a234:	dce9      	bgt.n	800a20a <prvUnlockQueue+0x16>
 800a236:	e000      	b.n	800a23a <prvUnlockQueue+0x46>
					break;
 800a238:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	22ff      	movs	r2, #255	@ 0xff
 800a23e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a242:	f001 fc73 	bl	800bb2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a246:	f001 fc3f 	bl	800bac8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a250:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a252:	e011      	b.n	800a278 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	691b      	ldr	r3, [r3, #16]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d012      	beq.n	800a282 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	3310      	adds	r3, #16
 800a260:	4618      	mov	r0, r3
 800a262:	f000 fd33 	bl	800accc <xTaskRemoveFromEventList>
 800a266:	4603      	mov	r3, r0
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d001      	beq.n	800a270 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a26c:	f000 fe0c 	bl	800ae88 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a270:	7bbb      	ldrb	r3, [r7, #14]
 800a272:	3b01      	subs	r3, #1
 800a274:	b2db      	uxtb	r3, r3
 800a276:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a278:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	dce9      	bgt.n	800a254 <prvUnlockQueue+0x60>
 800a280:	e000      	b.n	800a284 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a282:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	22ff      	movs	r2, #255	@ 0xff
 800a288:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a28c:	f001 fc4e 	bl	800bb2c <vPortExitCritical>
}
 800a290:	bf00      	nop
 800a292:	3710      	adds	r7, #16
 800a294:	46bd      	mov	sp, r7
 800a296:	bd80      	pop	{r7, pc}

0800a298 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b084      	sub	sp, #16
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a2a0:	f001 fc12 	bl	800bac8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d102      	bne.n	800a2b2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a2ac:	2301      	movs	r3, #1
 800a2ae:	60fb      	str	r3, [r7, #12]
 800a2b0:	e001      	b.n	800a2b6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a2b6:	f001 fc39 	bl	800bb2c <vPortExitCritical>

	return xReturn;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
}
 800a2bc:	4618      	mov	r0, r3
 800a2be:	3710      	adds	r7, #16
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	bd80      	pop	{r7, pc}

0800a2c4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b084      	sub	sp, #16
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a2cc:	f001 fbfc 	bl	800bac8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2d8:	429a      	cmp	r2, r3
 800a2da:	d102      	bne.n	800a2e2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a2dc:	2301      	movs	r3, #1
 800a2de:	60fb      	str	r3, [r7, #12]
 800a2e0:	e001      	b.n	800a2e6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a2e6:	f001 fc21 	bl	800bb2c <vPortExitCritical>

	return xReturn;
 800a2ea:	68fb      	ldr	r3, [r7, #12]
}
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	3710      	adds	r7, #16
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	bd80      	pop	{r7, pc}

0800a2f4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a2f4:	b480      	push	{r7}
 800a2f6:	b085      	sub	sp, #20
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
 800a2fc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a2fe:	2300      	movs	r3, #0
 800a300:	60fb      	str	r3, [r7, #12]
 800a302:	e014      	b.n	800a32e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a304:	4a0f      	ldr	r2, [pc, #60]	@ (800a344 <vQueueAddToRegistry+0x50>)
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d10b      	bne.n	800a328 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a310:	490c      	ldr	r1, [pc, #48]	@ (800a344 <vQueueAddToRegistry+0x50>)
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	683a      	ldr	r2, [r7, #0]
 800a316:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a31a:	4a0a      	ldr	r2, [pc, #40]	@ (800a344 <vQueueAddToRegistry+0x50>)
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	00db      	lsls	r3, r3, #3
 800a320:	4413      	add	r3, r2
 800a322:	687a      	ldr	r2, [r7, #4]
 800a324:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a326:	e006      	b.n	800a336 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	3301      	adds	r3, #1
 800a32c:	60fb      	str	r3, [r7, #12]
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	2b07      	cmp	r3, #7
 800a332:	d9e7      	bls.n	800a304 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a334:	bf00      	nop
 800a336:	bf00      	nop
 800a338:	3714      	adds	r7, #20
 800a33a:	46bd      	mov	sp, r7
 800a33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a340:	4770      	bx	lr
 800a342:	bf00      	nop
 800a344:	20000e14 	.word	0x20000e14

0800a348 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b086      	sub	sp, #24
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	60f8      	str	r0, [r7, #12]
 800a350:	60b9      	str	r1, [r7, #8]
 800a352:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a358:	f001 fbb6 	bl	800bac8 <vPortEnterCritical>
 800a35c:	697b      	ldr	r3, [r7, #20]
 800a35e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a362:	b25b      	sxtb	r3, r3
 800a364:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a368:	d103      	bne.n	800a372 <vQueueWaitForMessageRestricted+0x2a>
 800a36a:	697b      	ldr	r3, [r7, #20]
 800a36c:	2200      	movs	r2, #0
 800a36e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a372:	697b      	ldr	r3, [r7, #20]
 800a374:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a378:	b25b      	sxtb	r3, r3
 800a37a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a37e:	d103      	bne.n	800a388 <vQueueWaitForMessageRestricted+0x40>
 800a380:	697b      	ldr	r3, [r7, #20]
 800a382:	2200      	movs	r2, #0
 800a384:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a388:	f001 fbd0 	bl	800bb2c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a38c:	697b      	ldr	r3, [r7, #20]
 800a38e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a390:	2b00      	cmp	r3, #0
 800a392:	d106      	bne.n	800a3a2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a394:	697b      	ldr	r3, [r7, #20]
 800a396:	3324      	adds	r3, #36	@ 0x24
 800a398:	687a      	ldr	r2, [r7, #4]
 800a39a:	68b9      	ldr	r1, [r7, #8]
 800a39c:	4618      	mov	r0, r3
 800a39e:	f000 fc69 	bl	800ac74 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a3a2:	6978      	ldr	r0, [r7, #20]
 800a3a4:	f7ff ff26 	bl	800a1f4 <prvUnlockQueue>
	}
 800a3a8:	bf00      	nop
 800a3aa:	3718      	adds	r7, #24
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	bd80      	pop	{r7, pc}

0800a3b0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b08e      	sub	sp, #56	@ 0x38
 800a3b4:	af04      	add	r7, sp, #16
 800a3b6:	60f8      	str	r0, [r7, #12]
 800a3b8:	60b9      	str	r1, [r7, #8]
 800a3ba:	607a      	str	r2, [r7, #4]
 800a3bc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a3be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d10b      	bne.n	800a3dc <xTaskCreateStatic+0x2c>
	__asm volatile
 800a3c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3c8:	f383 8811 	msr	BASEPRI, r3
 800a3cc:	f3bf 8f6f 	isb	sy
 800a3d0:	f3bf 8f4f 	dsb	sy
 800a3d4:	623b      	str	r3, [r7, #32]
}
 800a3d6:	bf00      	nop
 800a3d8:	bf00      	nop
 800a3da:	e7fd      	b.n	800a3d8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a3dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d10b      	bne.n	800a3fa <xTaskCreateStatic+0x4a>
	__asm volatile
 800a3e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3e6:	f383 8811 	msr	BASEPRI, r3
 800a3ea:	f3bf 8f6f 	isb	sy
 800a3ee:	f3bf 8f4f 	dsb	sy
 800a3f2:	61fb      	str	r3, [r7, #28]
}
 800a3f4:	bf00      	nop
 800a3f6:	bf00      	nop
 800a3f8:	e7fd      	b.n	800a3f6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a3fa:	23a8      	movs	r3, #168	@ 0xa8
 800a3fc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a3fe:	693b      	ldr	r3, [r7, #16]
 800a400:	2ba8      	cmp	r3, #168	@ 0xa8
 800a402:	d00b      	beq.n	800a41c <xTaskCreateStatic+0x6c>
	__asm volatile
 800a404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a408:	f383 8811 	msr	BASEPRI, r3
 800a40c:	f3bf 8f6f 	isb	sy
 800a410:	f3bf 8f4f 	dsb	sy
 800a414:	61bb      	str	r3, [r7, #24]
}
 800a416:	bf00      	nop
 800a418:	bf00      	nop
 800a41a:	e7fd      	b.n	800a418 <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a41c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d01e      	beq.n	800a460 <xTaskCreateStatic+0xb0>
 800a422:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a424:	2b00      	cmp	r3, #0
 800a426:	d01b      	beq.n	800a460 <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a42a:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a42c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a42e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a430:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a434:	2202      	movs	r2, #2
 800a436:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a43a:	2300      	movs	r3, #0
 800a43c:	9303      	str	r3, [sp, #12]
 800a43e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a440:	9302      	str	r3, [sp, #8]
 800a442:	f107 0314 	add.w	r3, r7, #20
 800a446:	9301      	str	r3, [sp, #4]
 800a448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a44a:	9300      	str	r3, [sp, #0]
 800a44c:	683b      	ldr	r3, [r7, #0]
 800a44e:	687a      	ldr	r2, [r7, #4]
 800a450:	68b9      	ldr	r1, [r7, #8]
 800a452:	68f8      	ldr	r0, [r7, #12]
 800a454:	f000 f850 	bl	800a4f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a458:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a45a:	f000 f8ed 	bl	800a638 <prvAddNewTaskToReadyList>
 800a45e:	e001      	b.n	800a464 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 800a460:	2300      	movs	r3, #0
 800a462:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a464:	697b      	ldr	r3, [r7, #20]
	}
 800a466:	4618      	mov	r0, r3
 800a468:	3728      	adds	r7, #40	@ 0x28
 800a46a:	46bd      	mov	sp, r7
 800a46c:	bd80      	pop	{r7, pc}

0800a46e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a46e:	b580      	push	{r7, lr}
 800a470:	b08c      	sub	sp, #48	@ 0x30
 800a472:	af04      	add	r7, sp, #16
 800a474:	60f8      	str	r0, [r7, #12]
 800a476:	60b9      	str	r1, [r7, #8]
 800a478:	603b      	str	r3, [r7, #0]
 800a47a:	4613      	mov	r3, r2
 800a47c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a47e:	88fb      	ldrh	r3, [r7, #6]
 800a480:	009b      	lsls	r3, r3, #2
 800a482:	4618      	mov	r0, r3
 800a484:	f001 fc42 	bl	800bd0c <pvPortMalloc>
 800a488:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a48a:	697b      	ldr	r3, [r7, #20]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d00e      	beq.n	800a4ae <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800a490:	20a8      	movs	r0, #168	@ 0xa8
 800a492:	f001 fc3b 	bl	800bd0c <pvPortMalloc>
 800a496:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a498:	69fb      	ldr	r3, [r7, #28]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d003      	beq.n	800a4a6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a49e:	69fb      	ldr	r3, [r7, #28]
 800a4a0:	697a      	ldr	r2, [r7, #20]
 800a4a2:	631a      	str	r2, [r3, #48]	@ 0x30
 800a4a4:	e005      	b.n	800a4b2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a4a6:	6978      	ldr	r0, [r7, #20]
 800a4a8:	f001 fcf8 	bl	800be9c <vPortFree>
 800a4ac:	e001      	b.n	800a4b2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a4b2:	69fb      	ldr	r3, [r7, #28]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d017      	beq.n	800a4e8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a4b8:	69fb      	ldr	r3, [r7, #28]
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a4c0:	88fa      	ldrh	r2, [r7, #6]
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	9303      	str	r3, [sp, #12]
 800a4c6:	69fb      	ldr	r3, [r7, #28]
 800a4c8:	9302      	str	r3, [sp, #8]
 800a4ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4cc:	9301      	str	r3, [sp, #4]
 800a4ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4d0:	9300      	str	r3, [sp, #0]
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	68b9      	ldr	r1, [r7, #8]
 800a4d6:	68f8      	ldr	r0, [r7, #12]
 800a4d8:	f000 f80e 	bl	800a4f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a4dc:	69f8      	ldr	r0, [r7, #28]
 800a4de:	f000 f8ab 	bl	800a638 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a4e2:	2301      	movs	r3, #1
 800a4e4:	61bb      	str	r3, [r7, #24]
 800a4e6:	e002      	b.n	800a4ee <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a4e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a4ec:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a4ee:	69bb      	ldr	r3, [r7, #24]
	}
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	3720      	adds	r7, #32
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	bd80      	pop	{r7, pc}

0800a4f8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b088      	sub	sp, #32
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	60f8      	str	r0, [r7, #12]
 800a500:	60b9      	str	r1, [r7, #8]
 800a502:	607a      	str	r2, [r7, #4]
 800a504:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a508:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	009b      	lsls	r3, r3, #2
 800a50e:	461a      	mov	r2, r3
 800a510:	21a5      	movs	r1, #165	@ 0xa5
 800a512:	f002 fd86 	bl	800d022 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800a516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a518:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a520:	3b01      	subs	r3, #1
 800a522:	009b      	lsls	r3, r3, #2
 800a524:	4413      	add	r3, r2
 800a526:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800a528:	69bb      	ldr	r3, [r7, #24]
 800a52a:	f023 0307 	bic.w	r3, r3, #7
 800a52e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a530:	69bb      	ldr	r3, [r7, #24]
 800a532:	f003 0307 	and.w	r3, r3, #7
 800a536:	2b00      	cmp	r3, #0
 800a538:	d00b      	beq.n	800a552 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a53a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a53e:	f383 8811 	msr	BASEPRI, r3
 800a542:	f3bf 8f6f 	isb	sy
 800a546:	f3bf 8f4f 	dsb	sy
 800a54a:	617b      	str	r3, [r7, #20]
}
 800a54c:	bf00      	nop
 800a54e:	bf00      	nop
 800a550:	e7fd      	b.n	800a54e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a552:	2300      	movs	r3, #0
 800a554:	61fb      	str	r3, [r7, #28]
 800a556:	e012      	b.n	800a57e <prvInitialiseNewTask+0x86>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a558:	68ba      	ldr	r2, [r7, #8]
 800a55a:	69fb      	ldr	r3, [r7, #28]
 800a55c:	4413      	add	r3, r2
 800a55e:	7819      	ldrb	r1, [r3, #0]
 800a560:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a562:	69fb      	ldr	r3, [r7, #28]
 800a564:	4413      	add	r3, r2
 800a566:	3334      	adds	r3, #52	@ 0x34
 800a568:	460a      	mov	r2, r1
 800a56a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800a56c:	68ba      	ldr	r2, [r7, #8]
 800a56e:	69fb      	ldr	r3, [r7, #28]
 800a570:	4413      	add	r3, r2
 800a572:	781b      	ldrb	r3, [r3, #0]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d006      	beq.n	800a586 <prvInitialiseNewTask+0x8e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a578:	69fb      	ldr	r3, [r7, #28]
 800a57a:	3301      	adds	r3, #1
 800a57c:	61fb      	str	r3, [r7, #28]
 800a57e:	69fb      	ldr	r3, [r7, #28]
 800a580:	2b0f      	cmp	r3, #15
 800a582:	d9e9      	bls.n	800a558 <prvInitialiseNewTask+0x60>
 800a584:	e000      	b.n	800a588 <prvInitialiseNewTask+0x90>
		{
			break;
 800a586:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a58a:	2200      	movs	r2, #0
 800a58c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a592:	2b37      	cmp	r3, #55	@ 0x37
 800a594:	d901      	bls.n	800a59a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a596:	2337      	movs	r3, #55	@ 0x37
 800a598:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a59a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a59c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a59e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a5a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a5a4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a5a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a5ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5ae:	3304      	adds	r3, #4
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	f7ff f971 	bl	8009898 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a5b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5b8:	3318      	adds	r3, #24
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	f7ff f96c 	bl	8009898 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a5c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a5c4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a5c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5c8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a5cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5ce:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a5d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a5d4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a5d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5d8:	2200      	movs	r2, #0
 800a5da:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a5de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a5e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5e8:	3354      	adds	r3, #84	@ 0x54
 800a5ea:	224c      	movs	r2, #76	@ 0x4c
 800a5ec:	2100      	movs	r1, #0
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	f002 fd17 	bl	800d022 <memset>
 800a5f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5f6:	4a0d      	ldr	r2, [pc, #52]	@ (800a62c <prvInitialiseNewTask+0x134>)
 800a5f8:	659a      	str	r2, [r3, #88]	@ 0x58
 800a5fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5fc:	4a0c      	ldr	r2, [pc, #48]	@ (800a630 <prvInitialiseNewTask+0x138>)
 800a5fe:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a602:	4a0c      	ldr	r2, [pc, #48]	@ (800a634 <prvInitialiseNewTask+0x13c>)
 800a604:	661a      	str	r2, [r3, #96]	@ 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a606:	683a      	ldr	r2, [r7, #0]
 800a608:	68f9      	ldr	r1, [r7, #12]
 800a60a:	69b8      	ldr	r0, [r7, #24]
 800a60c:	f001 f92c 	bl	800b868 <pxPortInitialiseStack>
 800a610:	4602      	mov	r2, r0
 800a612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a614:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800a616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d002      	beq.n	800a622 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a61c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a61e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a620:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a622:	bf00      	nop
 800a624:	3720      	adds	r7, #32
 800a626:	46bd      	mov	sp, r7
 800a628:	bd80      	pop	{r7, pc}
 800a62a:	bf00      	nop
 800a62c:	200034a0 	.word	0x200034a0
 800a630:	20003508 	.word	0x20003508
 800a634:	20003570 	.word	0x20003570

0800a638 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a638:	b580      	push	{r7, lr}
 800a63a:	b082      	sub	sp, #8
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a640:	f001 fa42 	bl	800bac8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a644:	4b2d      	ldr	r3, [pc, #180]	@ (800a6fc <prvAddNewTaskToReadyList+0xc4>)
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	3301      	adds	r3, #1
 800a64a:	4a2c      	ldr	r2, [pc, #176]	@ (800a6fc <prvAddNewTaskToReadyList+0xc4>)
 800a64c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a64e:	4b2c      	ldr	r3, [pc, #176]	@ (800a700 <prvAddNewTaskToReadyList+0xc8>)
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	2b00      	cmp	r3, #0
 800a654:	d109      	bne.n	800a66a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a656:	4a2a      	ldr	r2, [pc, #168]	@ (800a700 <prvAddNewTaskToReadyList+0xc8>)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a65c:	4b27      	ldr	r3, [pc, #156]	@ (800a6fc <prvAddNewTaskToReadyList+0xc4>)
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	2b01      	cmp	r3, #1
 800a662:	d110      	bne.n	800a686 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a664:	f000 fc34 	bl	800aed0 <prvInitialiseTaskLists>
 800a668:	e00d      	b.n	800a686 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a66a:	4b26      	ldr	r3, [pc, #152]	@ (800a704 <prvAddNewTaskToReadyList+0xcc>)
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d109      	bne.n	800a686 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a672:	4b23      	ldr	r3, [pc, #140]	@ (800a700 <prvAddNewTaskToReadyList+0xc8>)
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a67c:	429a      	cmp	r2, r3
 800a67e:	d802      	bhi.n	800a686 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a680:	4a1f      	ldr	r2, [pc, #124]	@ (800a700 <prvAddNewTaskToReadyList+0xc8>)
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a686:	4b20      	ldr	r3, [pc, #128]	@ (800a708 <prvAddNewTaskToReadyList+0xd0>)
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	3301      	adds	r3, #1
 800a68c:	4a1e      	ldr	r2, [pc, #120]	@ (800a708 <prvAddNewTaskToReadyList+0xd0>)
 800a68e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a690:	4b1d      	ldr	r3, [pc, #116]	@ (800a708 <prvAddNewTaskToReadyList+0xd0>)
 800a692:	681a      	ldr	r2, [r3, #0]
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a69c:	4b1b      	ldr	r3, [pc, #108]	@ (800a70c <prvAddNewTaskToReadyList+0xd4>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	429a      	cmp	r2, r3
 800a6a2:	d903      	bls.n	800a6ac <prvAddNewTaskToReadyList+0x74>
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6a8:	4a18      	ldr	r2, [pc, #96]	@ (800a70c <prvAddNewTaskToReadyList+0xd4>)
 800a6aa:	6013      	str	r3, [r2, #0]
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6b0:	4613      	mov	r3, r2
 800a6b2:	009b      	lsls	r3, r3, #2
 800a6b4:	4413      	add	r3, r2
 800a6b6:	009b      	lsls	r3, r3, #2
 800a6b8:	4a15      	ldr	r2, [pc, #84]	@ (800a710 <prvAddNewTaskToReadyList+0xd8>)
 800a6ba:	441a      	add	r2, r3
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	3304      	adds	r3, #4
 800a6c0:	4619      	mov	r1, r3
 800a6c2:	4610      	mov	r0, r2
 800a6c4:	f7ff f8f5 	bl	80098b2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a6c8:	f001 fa30 	bl	800bb2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a6cc:	4b0d      	ldr	r3, [pc, #52]	@ (800a704 <prvAddNewTaskToReadyList+0xcc>)
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d00e      	beq.n	800a6f2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a6d4:	4b0a      	ldr	r3, [pc, #40]	@ (800a700 <prvAddNewTaskToReadyList+0xc8>)
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6de:	429a      	cmp	r2, r3
 800a6e0:	d207      	bcs.n	800a6f2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a6e2:	4b0c      	ldr	r3, [pc, #48]	@ (800a714 <prvAddNewTaskToReadyList+0xdc>)
 800a6e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6e8:	601a      	str	r2, [r3, #0]
 800a6ea:	f3bf 8f4f 	dsb	sy
 800a6ee:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a6f2:	bf00      	nop
 800a6f4:	3708      	adds	r7, #8
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	bd80      	pop	{r7, pc}
 800a6fa:	bf00      	nop
 800a6fc:	20001328 	.word	0x20001328
 800a700:	20000e54 	.word	0x20000e54
 800a704:	20001334 	.word	0x20001334
 800a708:	20001344 	.word	0x20001344
 800a70c:	20001330 	.word	0x20001330
 800a710:	20000e58 	.word	0x20000e58
 800a714:	e000ed04 	.word	0xe000ed04

0800a718 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a718:	b580      	push	{r7, lr}
 800a71a:	b084      	sub	sp, #16
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a720:	2300      	movs	r3, #0
 800a722:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	2b00      	cmp	r3, #0
 800a728:	d018      	beq.n	800a75c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a72a:	4b14      	ldr	r3, [pc, #80]	@ (800a77c <vTaskDelay+0x64>)
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d00b      	beq.n	800a74a <vTaskDelay+0x32>
	__asm volatile
 800a732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a736:	f383 8811 	msr	BASEPRI, r3
 800a73a:	f3bf 8f6f 	isb	sy
 800a73e:	f3bf 8f4f 	dsb	sy
 800a742:	60bb      	str	r3, [r7, #8]
}
 800a744:	bf00      	nop
 800a746:	bf00      	nop
 800a748:	e7fd      	b.n	800a746 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a74a:	f000 f88b 	bl	800a864 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a74e:	2100      	movs	r1, #0
 800a750:	6878      	ldr	r0, [r7, #4]
 800a752:	f000 fd15 	bl	800b180 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a756:	f000 f893 	bl	800a880 <xTaskResumeAll>
 800a75a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d107      	bne.n	800a772 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a762:	4b07      	ldr	r3, [pc, #28]	@ (800a780 <vTaskDelay+0x68>)
 800a764:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a768:	601a      	str	r2, [r3, #0]
 800a76a:	f3bf 8f4f 	dsb	sy
 800a76e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a772:	bf00      	nop
 800a774:	3710      	adds	r7, #16
 800a776:	46bd      	mov	sp, r7
 800a778:	bd80      	pop	{r7, pc}
 800a77a:	bf00      	nop
 800a77c:	20001350 	.word	0x20001350
 800a780:	e000ed04 	.word	0xe000ed04

0800a784 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b08a      	sub	sp, #40	@ 0x28
 800a788:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a78a:	2300      	movs	r3, #0
 800a78c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a78e:	2300      	movs	r3, #0
 800a790:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a792:	463a      	mov	r2, r7
 800a794:	1d39      	adds	r1, r7, #4
 800a796:	f107 0308 	add.w	r3, r7, #8
 800a79a:	4618      	mov	r0, r3
 800a79c:	f7ff f828 	bl	80097f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a7a0:	6839      	ldr	r1, [r7, #0]
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	68ba      	ldr	r2, [r7, #8]
 800a7a6:	9202      	str	r2, [sp, #8]
 800a7a8:	9301      	str	r3, [sp, #4]
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	9300      	str	r3, [sp, #0]
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	460a      	mov	r2, r1
 800a7b2:	4924      	ldr	r1, [pc, #144]	@ (800a844 <vTaskStartScheduler+0xc0>)
 800a7b4:	4824      	ldr	r0, [pc, #144]	@ (800a848 <vTaskStartScheduler+0xc4>)
 800a7b6:	f7ff fdfb 	bl	800a3b0 <xTaskCreateStatic>
 800a7ba:	4603      	mov	r3, r0
 800a7bc:	4a23      	ldr	r2, [pc, #140]	@ (800a84c <vTaskStartScheduler+0xc8>)
 800a7be:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a7c0:	4b22      	ldr	r3, [pc, #136]	@ (800a84c <vTaskStartScheduler+0xc8>)
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d002      	beq.n	800a7ce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a7c8:	2301      	movs	r3, #1
 800a7ca:	617b      	str	r3, [r7, #20]
 800a7cc:	e001      	b.n	800a7d2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a7d2:	697b      	ldr	r3, [r7, #20]
 800a7d4:	2b01      	cmp	r3, #1
 800a7d6:	d102      	bne.n	800a7de <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a7d8:	f000 fd26 	bl	800b228 <xTimerCreateTimerTask>
 800a7dc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a7de:	697b      	ldr	r3, [r7, #20]
 800a7e0:	2b01      	cmp	r3, #1
 800a7e2:	d11b      	bne.n	800a81c <vTaskStartScheduler+0x98>
	__asm volatile
 800a7e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7e8:	f383 8811 	msr	BASEPRI, r3
 800a7ec:	f3bf 8f6f 	isb	sy
 800a7f0:	f3bf 8f4f 	dsb	sy
 800a7f4:	613b      	str	r3, [r7, #16]
}
 800a7f6:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a7f8:	4b15      	ldr	r3, [pc, #84]	@ (800a850 <vTaskStartScheduler+0xcc>)
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	3354      	adds	r3, #84	@ 0x54
 800a7fe:	4a15      	ldr	r2, [pc, #84]	@ (800a854 <vTaskStartScheduler+0xd0>)
 800a800:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a802:	4b15      	ldr	r3, [pc, #84]	@ (800a858 <vTaskStartScheduler+0xd4>)
 800a804:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a808:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a80a:	4b14      	ldr	r3, [pc, #80]	@ (800a85c <vTaskStartScheduler+0xd8>)
 800a80c:	2201      	movs	r2, #1
 800a80e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800a810:	4b13      	ldr	r3, [pc, #76]	@ (800a860 <vTaskStartScheduler+0xdc>)
 800a812:	2200      	movs	r2, #0
 800a814:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a816:	f001 f8b3 	bl	800b980 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a81a:	e00f      	b.n	800a83c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a81c:	697b      	ldr	r3, [r7, #20]
 800a81e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a822:	d10b      	bne.n	800a83c <vTaskStartScheduler+0xb8>
	__asm volatile
 800a824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a828:	f383 8811 	msr	BASEPRI, r3
 800a82c:	f3bf 8f6f 	isb	sy
 800a830:	f3bf 8f4f 	dsb	sy
 800a834:	60fb      	str	r3, [r7, #12]
}
 800a836:	bf00      	nop
 800a838:	bf00      	nop
 800a83a:	e7fd      	b.n	800a838 <vTaskStartScheduler+0xb4>
}
 800a83c:	bf00      	nop
 800a83e:	3718      	adds	r7, #24
 800a840:	46bd      	mov	sp, r7
 800a842:	bd80      	pop	{r7, pc}
 800a844:	08011810 	.word	0x08011810
 800a848:	0800aea1 	.word	0x0800aea1
 800a84c:	2000134c 	.word	0x2000134c
 800a850:	20000e54 	.word	0x20000e54
 800a854:	20000020 	.word	0x20000020
 800a858:	20001348 	.word	0x20001348
 800a85c:	20001334 	.word	0x20001334
 800a860:	2000132c 	.word	0x2000132c

0800a864 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a864:	b480      	push	{r7}
 800a866:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800a868:	4b04      	ldr	r3, [pc, #16]	@ (800a87c <vTaskSuspendAll+0x18>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	3301      	adds	r3, #1
 800a86e:	4a03      	ldr	r2, [pc, #12]	@ (800a87c <vTaskSuspendAll+0x18>)
 800a870:	6013      	str	r3, [r2, #0]
}
 800a872:	bf00      	nop
 800a874:	46bd      	mov	sp, r7
 800a876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87a:	4770      	bx	lr
 800a87c:	20001350 	.word	0x20001350

0800a880 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a880:	b580      	push	{r7, lr}
 800a882:	b084      	sub	sp, #16
 800a884:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a886:	2300      	movs	r3, #0
 800a888:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a88a:	2300      	movs	r3, #0
 800a88c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a88e:	4b42      	ldr	r3, [pc, #264]	@ (800a998 <xTaskResumeAll+0x118>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d10b      	bne.n	800a8ae <xTaskResumeAll+0x2e>
	__asm volatile
 800a896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a89a:	f383 8811 	msr	BASEPRI, r3
 800a89e:	f3bf 8f6f 	isb	sy
 800a8a2:	f3bf 8f4f 	dsb	sy
 800a8a6:	603b      	str	r3, [r7, #0]
}
 800a8a8:	bf00      	nop
 800a8aa:	bf00      	nop
 800a8ac:	e7fd      	b.n	800a8aa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a8ae:	f001 f90b 	bl	800bac8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a8b2:	4b39      	ldr	r3, [pc, #228]	@ (800a998 <xTaskResumeAll+0x118>)
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	3b01      	subs	r3, #1
 800a8b8:	4a37      	ldr	r2, [pc, #220]	@ (800a998 <xTaskResumeAll+0x118>)
 800a8ba:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a8bc:	4b36      	ldr	r3, [pc, #216]	@ (800a998 <xTaskResumeAll+0x118>)
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d162      	bne.n	800a98a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a8c4:	4b35      	ldr	r3, [pc, #212]	@ (800a99c <xTaskResumeAll+0x11c>)
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d05e      	beq.n	800a98a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a8cc:	e02f      	b.n	800a92e <xTaskResumeAll+0xae>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800a8ce:	4b34      	ldr	r3, [pc, #208]	@ (800a9a0 <xTaskResumeAll+0x120>)
 800a8d0:	68db      	ldr	r3, [r3, #12]
 800a8d2:	68db      	ldr	r3, [r3, #12]
 800a8d4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	3318      	adds	r3, #24
 800a8da:	4618      	mov	r0, r3
 800a8dc:	f7ff f846 	bl	800996c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	3304      	adds	r3, #4
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	f7ff f841 	bl	800996c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8ee:	4b2d      	ldr	r3, [pc, #180]	@ (800a9a4 <xTaskResumeAll+0x124>)
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	429a      	cmp	r2, r3
 800a8f4:	d903      	bls.n	800a8fe <xTaskResumeAll+0x7e>
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8fa:	4a2a      	ldr	r2, [pc, #168]	@ (800a9a4 <xTaskResumeAll+0x124>)
 800a8fc:	6013      	str	r3, [r2, #0]
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a902:	4613      	mov	r3, r2
 800a904:	009b      	lsls	r3, r3, #2
 800a906:	4413      	add	r3, r2
 800a908:	009b      	lsls	r3, r3, #2
 800a90a:	4a27      	ldr	r2, [pc, #156]	@ (800a9a8 <xTaskResumeAll+0x128>)
 800a90c:	441a      	add	r2, r3
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	3304      	adds	r3, #4
 800a912:	4619      	mov	r1, r3
 800a914:	4610      	mov	r0, r2
 800a916:	f7fe ffcc 	bl	80098b2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a91e:	4b23      	ldr	r3, [pc, #140]	@ (800a9ac <xTaskResumeAll+0x12c>)
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a924:	429a      	cmp	r2, r3
 800a926:	d302      	bcc.n	800a92e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800a928:	4b21      	ldr	r3, [pc, #132]	@ (800a9b0 <xTaskResumeAll+0x130>)
 800a92a:	2201      	movs	r2, #1
 800a92c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a92e:	4b1c      	ldr	r3, [pc, #112]	@ (800a9a0 <xTaskResumeAll+0x120>)
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d1cb      	bne.n	800a8ce <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d001      	beq.n	800a940 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a93c:	f000 fb6c 	bl	800b018 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800a940:	4b1c      	ldr	r3, [pc, #112]	@ (800a9b4 <xTaskResumeAll+0x134>)
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d010      	beq.n	800a96e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a94c:	f000 f846 	bl	800a9dc <xTaskIncrementTick>
 800a950:	4603      	mov	r3, r0
 800a952:	2b00      	cmp	r3, #0
 800a954:	d002      	beq.n	800a95c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800a956:	4b16      	ldr	r3, [pc, #88]	@ (800a9b0 <xTaskResumeAll+0x130>)
 800a958:	2201      	movs	r2, #1
 800a95a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	3b01      	subs	r3, #1
 800a960:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d1f1      	bne.n	800a94c <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 800a968:	4b12      	ldr	r3, [pc, #72]	@ (800a9b4 <xTaskResumeAll+0x134>)
 800a96a:	2200      	movs	r2, #0
 800a96c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a96e:	4b10      	ldr	r3, [pc, #64]	@ (800a9b0 <xTaskResumeAll+0x130>)
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	2b00      	cmp	r3, #0
 800a974:	d009      	beq.n	800a98a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a976:	2301      	movs	r3, #1
 800a978:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a97a:	4b0f      	ldr	r3, [pc, #60]	@ (800a9b8 <xTaskResumeAll+0x138>)
 800a97c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a980:	601a      	str	r2, [r3, #0]
 800a982:	f3bf 8f4f 	dsb	sy
 800a986:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a98a:	f001 f8cf 	bl	800bb2c <vPortExitCritical>

	return xAlreadyYielded;
 800a98e:	68bb      	ldr	r3, [r7, #8]
}
 800a990:	4618      	mov	r0, r3
 800a992:	3710      	adds	r7, #16
 800a994:	46bd      	mov	sp, r7
 800a996:	bd80      	pop	{r7, pc}
 800a998:	20001350 	.word	0x20001350
 800a99c:	20001328 	.word	0x20001328
 800a9a0:	200012e8 	.word	0x200012e8
 800a9a4:	20001330 	.word	0x20001330
 800a9a8:	20000e58 	.word	0x20000e58
 800a9ac:	20000e54 	.word	0x20000e54
 800a9b0:	2000133c 	.word	0x2000133c
 800a9b4:	20001338 	.word	0x20001338
 800a9b8:	e000ed04 	.word	0xe000ed04

0800a9bc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a9bc:	b480      	push	{r7}
 800a9be:	b083      	sub	sp, #12
 800a9c0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a9c2:	4b05      	ldr	r3, [pc, #20]	@ (800a9d8 <xTaskGetTickCount+0x1c>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a9c8:	687b      	ldr	r3, [r7, #4]
}
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	370c      	adds	r7, #12
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d4:	4770      	bx	lr
 800a9d6:	bf00      	nop
 800a9d8:	2000132c 	.word	0x2000132c

0800a9dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b086      	sub	sp, #24
 800a9e0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a9e6:	4b52      	ldr	r3, [pc, #328]	@ (800ab30 <xTaskIncrementTick+0x154>)
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	f040 808f 	bne.w	800ab0e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a9f0:	4b50      	ldr	r3, [pc, #320]	@ (800ab34 <xTaskIncrementTick+0x158>)
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	3301      	adds	r3, #1
 800a9f6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a9f8:	4a4e      	ldr	r2, [pc, #312]	@ (800ab34 <xTaskIncrementTick+0x158>)
 800a9fa:	693b      	ldr	r3, [r7, #16]
 800a9fc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a9fe:	693b      	ldr	r3, [r7, #16]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d121      	bne.n	800aa48 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800aa04:	4b4c      	ldr	r3, [pc, #304]	@ (800ab38 <xTaskIncrementTick+0x15c>)
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d00b      	beq.n	800aa26 <xTaskIncrementTick+0x4a>
	__asm volatile
 800aa0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa12:	f383 8811 	msr	BASEPRI, r3
 800aa16:	f3bf 8f6f 	isb	sy
 800aa1a:	f3bf 8f4f 	dsb	sy
 800aa1e:	603b      	str	r3, [r7, #0]
}
 800aa20:	bf00      	nop
 800aa22:	bf00      	nop
 800aa24:	e7fd      	b.n	800aa22 <xTaskIncrementTick+0x46>
 800aa26:	4b44      	ldr	r3, [pc, #272]	@ (800ab38 <xTaskIncrementTick+0x15c>)
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	60fb      	str	r3, [r7, #12]
 800aa2c:	4b43      	ldr	r3, [pc, #268]	@ (800ab3c <xTaskIncrementTick+0x160>)
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	4a41      	ldr	r2, [pc, #260]	@ (800ab38 <xTaskIncrementTick+0x15c>)
 800aa32:	6013      	str	r3, [r2, #0]
 800aa34:	4a41      	ldr	r2, [pc, #260]	@ (800ab3c <xTaskIncrementTick+0x160>)
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	6013      	str	r3, [r2, #0]
 800aa3a:	4b41      	ldr	r3, [pc, #260]	@ (800ab40 <xTaskIncrementTick+0x164>)
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	3301      	adds	r3, #1
 800aa40:	4a3f      	ldr	r2, [pc, #252]	@ (800ab40 <xTaskIncrementTick+0x164>)
 800aa42:	6013      	str	r3, [r2, #0]
 800aa44:	f000 fae8 	bl	800b018 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800aa48:	4b3e      	ldr	r3, [pc, #248]	@ (800ab44 <xTaskIncrementTick+0x168>)
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	693a      	ldr	r2, [r7, #16]
 800aa4e:	429a      	cmp	r2, r3
 800aa50:	d34e      	bcc.n	800aaf0 <xTaskIncrementTick+0x114>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aa52:	4b39      	ldr	r3, [pc, #228]	@ (800ab38 <xTaskIncrementTick+0x15c>)
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d101      	bne.n	800aa60 <xTaskIncrementTick+0x84>
 800aa5c:	2301      	movs	r3, #1
 800aa5e:	e000      	b.n	800aa62 <xTaskIncrementTick+0x86>
 800aa60:	2300      	movs	r3, #0
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d004      	beq.n	800aa70 <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aa66:	4b37      	ldr	r3, [pc, #220]	@ (800ab44 <xTaskIncrementTick+0x168>)
 800aa68:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800aa6c:	601a      	str	r2, [r3, #0]
					break;
 800aa6e:	e03f      	b.n	800aaf0 <xTaskIncrementTick+0x114>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800aa70:	4b31      	ldr	r3, [pc, #196]	@ (800ab38 <xTaskIncrementTick+0x15c>)
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	68db      	ldr	r3, [r3, #12]
 800aa76:	68db      	ldr	r3, [r3, #12]
 800aa78:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	685b      	ldr	r3, [r3, #4]
 800aa7e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800aa80:	693a      	ldr	r2, [r7, #16]
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	429a      	cmp	r2, r3
 800aa86:	d203      	bcs.n	800aa90 <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800aa88:	4a2e      	ldr	r2, [pc, #184]	@ (800ab44 <xTaskIncrementTick+0x168>)
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	6013      	str	r3, [r2, #0]
						break;
 800aa8e:	e02f      	b.n	800aaf0 <xTaskIncrementTick+0x114>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aa90:	68bb      	ldr	r3, [r7, #8]
 800aa92:	3304      	adds	r3, #4
 800aa94:	4618      	mov	r0, r3
 800aa96:	f7fe ff69 	bl	800996c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800aa9a:	68bb      	ldr	r3, [r7, #8]
 800aa9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d004      	beq.n	800aaac <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aaa2:	68bb      	ldr	r3, [r7, #8]
 800aaa4:	3318      	adds	r3, #24
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	f7fe ff60 	bl	800996c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aab0:	4b25      	ldr	r3, [pc, #148]	@ (800ab48 <xTaskIncrementTick+0x16c>)
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	429a      	cmp	r2, r3
 800aab6:	d903      	bls.n	800aac0 <xTaskIncrementTick+0xe4>
 800aab8:	68bb      	ldr	r3, [r7, #8]
 800aaba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aabc:	4a22      	ldr	r2, [pc, #136]	@ (800ab48 <xTaskIncrementTick+0x16c>)
 800aabe:	6013      	str	r3, [r2, #0]
 800aac0:	68bb      	ldr	r3, [r7, #8]
 800aac2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aac4:	4613      	mov	r3, r2
 800aac6:	009b      	lsls	r3, r3, #2
 800aac8:	4413      	add	r3, r2
 800aaca:	009b      	lsls	r3, r3, #2
 800aacc:	4a1f      	ldr	r2, [pc, #124]	@ (800ab4c <xTaskIncrementTick+0x170>)
 800aace:	441a      	add	r2, r3
 800aad0:	68bb      	ldr	r3, [r7, #8]
 800aad2:	3304      	adds	r3, #4
 800aad4:	4619      	mov	r1, r3
 800aad6:	4610      	mov	r0, r2
 800aad8:	f7fe feeb 	bl	80098b2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aadc:	68bb      	ldr	r3, [r7, #8]
 800aade:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aae0:	4b1b      	ldr	r3, [pc, #108]	@ (800ab50 <xTaskIncrementTick+0x174>)
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aae6:	429a      	cmp	r2, r3
 800aae8:	d3b3      	bcc.n	800aa52 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800aaea:	2301      	movs	r3, #1
 800aaec:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aaee:	e7b0      	b.n	800aa52 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800aaf0:	4b17      	ldr	r3, [pc, #92]	@ (800ab50 <xTaskIncrementTick+0x174>)
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aaf6:	4915      	ldr	r1, [pc, #84]	@ (800ab4c <xTaskIncrementTick+0x170>)
 800aaf8:	4613      	mov	r3, r2
 800aafa:	009b      	lsls	r3, r3, #2
 800aafc:	4413      	add	r3, r2
 800aafe:	009b      	lsls	r3, r3, #2
 800ab00:	440b      	add	r3, r1
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	2b01      	cmp	r3, #1
 800ab06:	d907      	bls.n	800ab18 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800ab08:	2301      	movs	r3, #1
 800ab0a:	617b      	str	r3, [r7, #20]
 800ab0c:	e004      	b.n	800ab18 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800ab0e:	4b11      	ldr	r3, [pc, #68]	@ (800ab54 <xTaskIncrementTick+0x178>)
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	3301      	adds	r3, #1
 800ab14:	4a0f      	ldr	r2, [pc, #60]	@ (800ab54 <xTaskIncrementTick+0x178>)
 800ab16:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800ab18:	4b0f      	ldr	r3, [pc, #60]	@ (800ab58 <xTaskIncrementTick+0x17c>)
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d001      	beq.n	800ab24 <xTaskIncrementTick+0x148>
		{
			xSwitchRequired = pdTRUE;
 800ab20:	2301      	movs	r3, #1
 800ab22:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800ab24:	697b      	ldr	r3, [r7, #20]
}
 800ab26:	4618      	mov	r0, r3
 800ab28:	3718      	adds	r7, #24
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	bd80      	pop	{r7, pc}
 800ab2e:	bf00      	nop
 800ab30:	20001350 	.word	0x20001350
 800ab34:	2000132c 	.word	0x2000132c
 800ab38:	200012e0 	.word	0x200012e0
 800ab3c:	200012e4 	.word	0x200012e4
 800ab40:	20001340 	.word	0x20001340
 800ab44:	20001348 	.word	0x20001348
 800ab48:	20001330 	.word	0x20001330
 800ab4c:	20000e58 	.word	0x20000e58
 800ab50:	20000e54 	.word	0x20000e54
 800ab54:	20001338 	.word	0x20001338
 800ab58:	2000133c 	.word	0x2000133c

0800ab5c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ab5c:	b480      	push	{r7}
 800ab5e:	b085      	sub	sp, #20
 800ab60:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ab62:	4b2b      	ldr	r3, [pc, #172]	@ (800ac10 <vTaskSwitchContext+0xb4>)
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d003      	beq.n	800ab72 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ab6a:	4b2a      	ldr	r3, [pc, #168]	@ (800ac14 <vTaskSwitchContext+0xb8>)
 800ab6c:	2201      	movs	r2, #1
 800ab6e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ab70:	e047      	b.n	800ac02 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800ab72:	4b28      	ldr	r3, [pc, #160]	@ (800ac14 <vTaskSwitchContext+0xb8>)
 800ab74:	2200      	movs	r2, #0
 800ab76:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800ab78:	4b27      	ldr	r3, [pc, #156]	@ (800ac18 <vTaskSwitchContext+0xbc>)
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	60fb      	str	r3, [r7, #12]
 800ab7e:	e011      	b.n	800aba4 <vTaskSwitchContext+0x48>
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d10b      	bne.n	800ab9e <vTaskSwitchContext+0x42>
	__asm volatile
 800ab86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab8a:	f383 8811 	msr	BASEPRI, r3
 800ab8e:	f3bf 8f6f 	isb	sy
 800ab92:	f3bf 8f4f 	dsb	sy
 800ab96:	607b      	str	r3, [r7, #4]
}
 800ab98:	bf00      	nop
 800ab9a:	bf00      	nop
 800ab9c:	e7fd      	b.n	800ab9a <vTaskSwitchContext+0x3e>
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	3b01      	subs	r3, #1
 800aba2:	60fb      	str	r3, [r7, #12]
 800aba4:	491d      	ldr	r1, [pc, #116]	@ (800ac1c <vTaskSwitchContext+0xc0>)
 800aba6:	68fa      	ldr	r2, [r7, #12]
 800aba8:	4613      	mov	r3, r2
 800abaa:	009b      	lsls	r3, r3, #2
 800abac:	4413      	add	r3, r2
 800abae:	009b      	lsls	r3, r3, #2
 800abb0:	440b      	add	r3, r1
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d0e3      	beq.n	800ab80 <vTaskSwitchContext+0x24>
 800abb8:	68fa      	ldr	r2, [r7, #12]
 800abba:	4613      	mov	r3, r2
 800abbc:	009b      	lsls	r3, r3, #2
 800abbe:	4413      	add	r3, r2
 800abc0:	009b      	lsls	r3, r3, #2
 800abc2:	4a16      	ldr	r2, [pc, #88]	@ (800ac1c <vTaskSwitchContext+0xc0>)
 800abc4:	4413      	add	r3, r2
 800abc6:	60bb      	str	r3, [r7, #8]
 800abc8:	68bb      	ldr	r3, [r7, #8]
 800abca:	685b      	ldr	r3, [r3, #4]
 800abcc:	685a      	ldr	r2, [r3, #4]
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	605a      	str	r2, [r3, #4]
 800abd2:	68bb      	ldr	r3, [r7, #8]
 800abd4:	685a      	ldr	r2, [r3, #4]
 800abd6:	68bb      	ldr	r3, [r7, #8]
 800abd8:	3308      	adds	r3, #8
 800abda:	429a      	cmp	r2, r3
 800abdc:	d104      	bne.n	800abe8 <vTaskSwitchContext+0x8c>
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	685b      	ldr	r3, [r3, #4]
 800abe2:	685a      	ldr	r2, [r3, #4]
 800abe4:	68bb      	ldr	r3, [r7, #8]
 800abe6:	605a      	str	r2, [r3, #4]
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	685b      	ldr	r3, [r3, #4]
 800abec:	68db      	ldr	r3, [r3, #12]
 800abee:	4a0c      	ldr	r2, [pc, #48]	@ (800ac20 <vTaskSwitchContext+0xc4>)
 800abf0:	6013      	str	r3, [r2, #0]
 800abf2:	4a09      	ldr	r2, [pc, #36]	@ (800ac18 <vTaskSwitchContext+0xbc>)
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800abf8:	4b09      	ldr	r3, [pc, #36]	@ (800ac20 <vTaskSwitchContext+0xc4>)
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	3354      	adds	r3, #84	@ 0x54
 800abfe:	4a09      	ldr	r2, [pc, #36]	@ (800ac24 <vTaskSwitchContext+0xc8>)
 800ac00:	6013      	str	r3, [r2, #0]
}
 800ac02:	bf00      	nop
 800ac04:	3714      	adds	r7, #20
 800ac06:	46bd      	mov	sp, r7
 800ac08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0c:	4770      	bx	lr
 800ac0e:	bf00      	nop
 800ac10:	20001350 	.word	0x20001350
 800ac14:	2000133c 	.word	0x2000133c
 800ac18:	20001330 	.word	0x20001330
 800ac1c:	20000e58 	.word	0x20000e58
 800ac20:	20000e54 	.word	0x20000e54
 800ac24:	20000020 	.word	0x20000020

0800ac28 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b084      	sub	sp, #16
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
 800ac30:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d10b      	bne.n	800ac50 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800ac38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac3c:	f383 8811 	msr	BASEPRI, r3
 800ac40:	f3bf 8f6f 	isb	sy
 800ac44:	f3bf 8f4f 	dsb	sy
 800ac48:	60fb      	str	r3, [r7, #12]
}
 800ac4a:	bf00      	nop
 800ac4c:	bf00      	nop
 800ac4e:	e7fd      	b.n	800ac4c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ac50:	4b07      	ldr	r3, [pc, #28]	@ (800ac70 <vTaskPlaceOnEventList+0x48>)
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	3318      	adds	r3, #24
 800ac56:	4619      	mov	r1, r3
 800ac58:	6878      	ldr	r0, [r7, #4]
 800ac5a:	f7fe fe4e 	bl	80098fa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ac5e:	2101      	movs	r1, #1
 800ac60:	6838      	ldr	r0, [r7, #0]
 800ac62:	f000 fa8d 	bl	800b180 <prvAddCurrentTaskToDelayedList>
}
 800ac66:	bf00      	nop
 800ac68:	3710      	adds	r7, #16
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	bd80      	pop	{r7, pc}
 800ac6e:	bf00      	nop
 800ac70:	20000e54 	.word	0x20000e54

0800ac74 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ac74:	b580      	push	{r7, lr}
 800ac76:	b086      	sub	sp, #24
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	60f8      	str	r0, [r7, #12]
 800ac7c:	60b9      	str	r1, [r7, #8]
 800ac7e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d10b      	bne.n	800ac9e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800ac86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac8a:	f383 8811 	msr	BASEPRI, r3
 800ac8e:	f3bf 8f6f 	isb	sy
 800ac92:	f3bf 8f4f 	dsb	sy
 800ac96:	617b      	str	r3, [r7, #20]
}
 800ac98:	bf00      	nop
 800ac9a:	bf00      	nop
 800ac9c:	e7fd      	b.n	800ac9a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ac9e:	4b0a      	ldr	r3, [pc, #40]	@ (800acc8 <vTaskPlaceOnEventListRestricted+0x54>)
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	3318      	adds	r3, #24
 800aca4:	4619      	mov	r1, r3
 800aca6:	68f8      	ldr	r0, [r7, #12]
 800aca8:	f7fe fe03 	bl	80098b2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d002      	beq.n	800acb8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800acb2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800acb6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800acb8:	6879      	ldr	r1, [r7, #4]
 800acba:	68b8      	ldr	r0, [r7, #8]
 800acbc:	f000 fa60 	bl	800b180 <prvAddCurrentTaskToDelayedList>
	}
 800acc0:	bf00      	nop
 800acc2:	3718      	adds	r7, #24
 800acc4:	46bd      	mov	sp, r7
 800acc6:	bd80      	pop	{r7, pc}
 800acc8:	20000e54 	.word	0x20000e54

0800accc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800accc:	b580      	push	{r7, lr}
 800acce:	b086      	sub	sp, #24
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	68db      	ldr	r3, [r3, #12]
 800acd8:	68db      	ldr	r3, [r3, #12]
 800acda:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800acdc:	693b      	ldr	r3, [r7, #16]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d10b      	bne.n	800acfa <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800ace2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ace6:	f383 8811 	msr	BASEPRI, r3
 800acea:	f3bf 8f6f 	isb	sy
 800acee:	f3bf 8f4f 	dsb	sy
 800acf2:	60fb      	str	r3, [r7, #12]
}
 800acf4:	bf00      	nop
 800acf6:	bf00      	nop
 800acf8:	e7fd      	b.n	800acf6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800acfa:	693b      	ldr	r3, [r7, #16]
 800acfc:	3318      	adds	r3, #24
 800acfe:	4618      	mov	r0, r3
 800ad00:	f7fe fe34 	bl	800996c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ad04:	4b1d      	ldr	r3, [pc, #116]	@ (800ad7c <xTaskRemoveFromEventList+0xb0>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d11d      	bne.n	800ad48 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ad0c:	693b      	ldr	r3, [r7, #16]
 800ad0e:	3304      	adds	r3, #4
 800ad10:	4618      	mov	r0, r3
 800ad12:	f7fe fe2b 	bl	800996c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ad16:	693b      	ldr	r3, [r7, #16]
 800ad18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad1a:	4b19      	ldr	r3, [pc, #100]	@ (800ad80 <xTaskRemoveFromEventList+0xb4>)
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	429a      	cmp	r2, r3
 800ad20:	d903      	bls.n	800ad2a <xTaskRemoveFromEventList+0x5e>
 800ad22:	693b      	ldr	r3, [r7, #16]
 800ad24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad26:	4a16      	ldr	r2, [pc, #88]	@ (800ad80 <xTaskRemoveFromEventList+0xb4>)
 800ad28:	6013      	str	r3, [r2, #0]
 800ad2a:	693b      	ldr	r3, [r7, #16]
 800ad2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad2e:	4613      	mov	r3, r2
 800ad30:	009b      	lsls	r3, r3, #2
 800ad32:	4413      	add	r3, r2
 800ad34:	009b      	lsls	r3, r3, #2
 800ad36:	4a13      	ldr	r2, [pc, #76]	@ (800ad84 <xTaskRemoveFromEventList+0xb8>)
 800ad38:	441a      	add	r2, r3
 800ad3a:	693b      	ldr	r3, [r7, #16]
 800ad3c:	3304      	adds	r3, #4
 800ad3e:	4619      	mov	r1, r3
 800ad40:	4610      	mov	r0, r2
 800ad42:	f7fe fdb6 	bl	80098b2 <vListInsertEnd>
 800ad46:	e005      	b.n	800ad54 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ad48:	693b      	ldr	r3, [r7, #16]
 800ad4a:	3318      	adds	r3, #24
 800ad4c:	4619      	mov	r1, r3
 800ad4e:	480e      	ldr	r0, [pc, #56]	@ (800ad88 <xTaskRemoveFromEventList+0xbc>)
 800ad50:	f7fe fdaf 	bl	80098b2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ad54:	693b      	ldr	r3, [r7, #16]
 800ad56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad58:	4b0c      	ldr	r3, [pc, #48]	@ (800ad8c <xTaskRemoveFromEventList+0xc0>)
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad5e:	429a      	cmp	r2, r3
 800ad60:	d905      	bls.n	800ad6e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ad62:	2301      	movs	r3, #1
 800ad64:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ad66:	4b0a      	ldr	r3, [pc, #40]	@ (800ad90 <xTaskRemoveFromEventList+0xc4>)
 800ad68:	2201      	movs	r2, #1
 800ad6a:	601a      	str	r2, [r3, #0]
 800ad6c:	e001      	b.n	800ad72 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800ad6e:	2300      	movs	r3, #0
 800ad70:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800ad72:	697b      	ldr	r3, [r7, #20]
}
 800ad74:	4618      	mov	r0, r3
 800ad76:	3718      	adds	r7, #24
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	bd80      	pop	{r7, pc}
 800ad7c:	20001350 	.word	0x20001350
 800ad80:	20001330 	.word	0x20001330
 800ad84:	20000e58 	.word	0x20000e58
 800ad88:	200012e8 	.word	0x200012e8
 800ad8c:	20000e54 	.word	0x20000e54
 800ad90:	2000133c 	.word	0x2000133c

0800ad94 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ad94:	b480      	push	{r7}
 800ad96:	b083      	sub	sp, #12
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ad9c:	4b06      	ldr	r3, [pc, #24]	@ (800adb8 <vTaskInternalSetTimeOutState+0x24>)
 800ad9e:	681a      	ldr	r2, [r3, #0]
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ada4:	4b05      	ldr	r3, [pc, #20]	@ (800adbc <vTaskInternalSetTimeOutState+0x28>)
 800ada6:	681a      	ldr	r2, [r3, #0]
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	605a      	str	r2, [r3, #4]
}
 800adac:	bf00      	nop
 800adae:	370c      	adds	r7, #12
 800adb0:	46bd      	mov	sp, r7
 800adb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb6:	4770      	bx	lr
 800adb8:	20001340 	.word	0x20001340
 800adbc:	2000132c 	.word	0x2000132c

0800adc0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b088      	sub	sp, #32
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
 800adc8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d10b      	bne.n	800ade8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800add0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800add4:	f383 8811 	msr	BASEPRI, r3
 800add8:	f3bf 8f6f 	isb	sy
 800addc:	f3bf 8f4f 	dsb	sy
 800ade0:	613b      	str	r3, [r7, #16]
}
 800ade2:	bf00      	nop
 800ade4:	bf00      	nop
 800ade6:	e7fd      	b.n	800ade4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ade8:	683b      	ldr	r3, [r7, #0]
 800adea:	2b00      	cmp	r3, #0
 800adec:	d10b      	bne.n	800ae06 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800adee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adf2:	f383 8811 	msr	BASEPRI, r3
 800adf6:	f3bf 8f6f 	isb	sy
 800adfa:	f3bf 8f4f 	dsb	sy
 800adfe:	60fb      	str	r3, [r7, #12]
}
 800ae00:	bf00      	nop
 800ae02:	bf00      	nop
 800ae04:	e7fd      	b.n	800ae02 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800ae06:	f000 fe5f 	bl	800bac8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ae0a:	4b1d      	ldr	r3, [pc, #116]	@ (800ae80 <xTaskCheckForTimeOut+0xc0>)
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	685b      	ldr	r3, [r3, #4]
 800ae14:	69ba      	ldr	r2, [r7, #24]
 800ae16:	1ad3      	subs	r3, r2, r3
 800ae18:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ae1a:	683b      	ldr	r3, [r7, #0]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ae22:	d102      	bne.n	800ae2a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ae24:	2300      	movs	r3, #0
 800ae26:	61fb      	str	r3, [r7, #28]
 800ae28:	e023      	b.n	800ae72 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681a      	ldr	r2, [r3, #0]
 800ae2e:	4b15      	ldr	r3, [pc, #84]	@ (800ae84 <xTaskCheckForTimeOut+0xc4>)
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	429a      	cmp	r2, r3
 800ae34:	d007      	beq.n	800ae46 <xTaskCheckForTimeOut+0x86>
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	685b      	ldr	r3, [r3, #4]
 800ae3a:	69ba      	ldr	r2, [r7, #24]
 800ae3c:	429a      	cmp	r2, r3
 800ae3e:	d302      	bcc.n	800ae46 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ae40:	2301      	movs	r3, #1
 800ae42:	61fb      	str	r3, [r7, #28]
 800ae44:	e015      	b.n	800ae72 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ae46:	683b      	ldr	r3, [r7, #0]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	697a      	ldr	r2, [r7, #20]
 800ae4c:	429a      	cmp	r2, r3
 800ae4e:	d20b      	bcs.n	800ae68 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ae50:	683b      	ldr	r3, [r7, #0]
 800ae52:	681a      	ldr	r2, [r3, #0]
 800ae54:	697b      	ldr	r3, [r7, #20]
 800ae56:	1ad2      	subs	r2, r2, r3
 800ae58:	683b      	ldr	r3, [r7, #0]
 800ae5a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ae5c:	6878      	ldr	r0, [r7, #4]
 800ae5e:	f7ff ff99 	bl	800ad94 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ae62:	2300      	movs	r3, #0
 800ae64:	61fb      	str	r3, [r7, #28]
 800ae66:	e004      	b.n	800ae72 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ae68:	683b      	ldr	r3, [r7, #0]
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ae6e:	2301      	movs	r3, #1
 800ae70:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ae72:	f000 fe5b 	bl	800bb2c <vPortExitCritical>

	return xReturn;
 800ae76:	69fb      	ldr	r3, [r7, #28]
}
 800ae78:	4618      	mov	r0, r3
 800ae7a:	3720      	adds	r7, #32
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	bd80      	pop	{r7, pc}
 800ae80:	2000132c 	.word	0x2000132c
 800ae84:	20001340 	.word	0x20001340

0800ae88 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ae88:	b480      	push	{r7}
 800ae8a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ae8c:	4b03      	ldr	r3, [pc, #12]	@ (800ae9c <vTaskMissedYield+0x14>)
 800ae8e:	2201      	movs	r2, #1
 800ae90:	601a      	str	r2, [r3, #0]
}
 800ae92:	bf00      	nop
 800ae94:	46bd      	mov	sp, r7
 800ae96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae9a:	4770      	bx	lr
 800ae9c:	2000133c 	.word	0x2000133c

0800aea0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b082      	sub	sp, #8
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800aea8:	f000 f852 	bl	800af50 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800aeac:	4b06      	ldr	r3, [pc, #24]	@ (800aec8 <prvIdleTask+0x28>)
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	2b01      	cmp	r3, #1
 800aeb2:	d9f9      	bls.n	800aea8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800aeb4:	4b05      	ldr	r3, [pc, #20]	@ (800aecc <prvIdleTask+0x2c>)
 800aeb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aeba:	601a      	str	r2, [r3, #0]
 800aebc:	f3bf 8f4f 	dsb	sy
 800aec0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800aec4:	e7f0      	b.n	800aea8 <prvIdleTask+0x8>
 800aec6:	bf00      	nop
 800aec8:	20000e58 	.word	0x20000e58
 800aecc:	e000ed04 	.word	0xe000ed04

0800aed0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800aed0:	b580      	push	{r7, lr}
 800aed2:	b082      	sub	sp, #8
 800aed4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aed6:	2300      	movs	r3, #0
 800aed8:	607b      	str	r3, [r7, #4]
 800aeda:	e00c      	b.n	800aef6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800aedc:	687a      	ldr	r2, [r7, #4]
 800aede:	4613      	mov	r3, r2
 800aee0:	009b      	lsls	r3, r3, #2
 800aee2:	4413      	add	r3, r2
 800aee4:	009b      	lsls	r3, r3, #2
 800aee6:	4a12      	ldr	r2, [pc, #72]	@ (800af30 <prvInitialiseTaskLists+0x60>)
 800aee8:	4413      	add	r3, r2
 800aeea:	4618      	mov	r0, r3
 800aeec:	f7fe fcb4 	bl	8009858 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	3301      	adds	r3, #1
 800aef4:	607b      	str	r3, [r7, #4]
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	2b37      	cmp	r3, #55	@ 0x37
 800aefa:	d9ef      	bls.n	800aedc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800aefc:	480d      	ldr	r0, [pc, #52]	@ (800af34 <prvInitialiseTaskLists+0x64>)
 800aefe:	f7fe fcab 	bl	8009858 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800af02:	480d      	ldr	r0, [pc, #52]	@ (800af38 <prvInitialiseTaskLists+0x68>)
 800af04:	f7fe fca8 	bl	8009858 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800af08:	480c      	ldr	r0, [pc, #48]	@ (800af3c <prvInitialiseTaskLists+0x6c>)
 800af0a:	f7fe fca5 	bl	8009858 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800af0e:	480c      	ldr	r0, [pc, #48]	@ (800af40 <prvInitialiseTaskLists+0x70>)
 800af10:	f7fe fca2 	bl	8009858 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800af14:	480b      	ldr	r0, [pc, #44]	@ (800af44 <prvInitialiseTaskLists+0x74>)
 800af16:	f7fe fc9f 	bl	8009858 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800af1a:	4b0b      	ldr	r3, [pc, #44]	@ (800af48 <prvInitialiseTaskLists+0x78>)
 800af1c:	4a05      	ldr	r2, [pc, #20]	@ (800af34 <prvInitialiseTaskLists+0x64>)
 800af1e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800af20:	4b0a      	ldr	r3, [pc, #40]	@ (800af4c <prvInitialiseTaskLists+0x7c>)
 800af22:	4a05      	ldr	r2, [pc, #20]	@ (800af38 <prvInitialiseTaskLists+0x68>)
 800af24:	601a      	str	r2, [r3, #0]
}
 800af26:	bf00      	nop
 800af28:	3708      	adds	r7, #8
 800af2a:	46bd      	mov	sp, r7
 800af2c:	bd80      	pop	{r7, pc}
 800af2e:	bf00      	nop
 800af30:	20000e58 	.word	0x20000e58
 800af34:	200012b8 	.word	0x200012b8
 800af38:	200012cc 	.word	0x200012cc
 800af3c:	200012e8 	.word	0x200012e8
 800af40:	200012fc 	.word	0x200012fc
 800af44:	20001314 	.word	0x20001314
 800af48:	200012e0 	.word	0x200012e0
 800af4c:	200012e4 	.word	0x200012e4

0800af50 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b082      	sub	sp, #8
 800af54:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800af56:	e019      	b.n	800af8c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800af58:	f000 fdb6 	bl	800bac8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800af5c:	4b10      	ldr	r3, [pc, #64]	@ (800afa0 <prvCheckTasksWaitingTermination+0x50>)
 800af5e:	68db      	ldr	r3, [r3, #12]
 800af60:	68db      	ldr	r3, [r3, #12]
 800af62:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	3304      	adds	r3, #4
 800af68:	4618      	mov	r0, r3
 800af6a:	f7fe fcff 	bl	800996c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800af6e:	4b0d      	ldr	r3, [pc, #52]	@ (800afa4 <prvCheckTasksWaitingTermination+0x54>)
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	3b01      	subs	r3, #1
 800af74:	4a0b      	ldr	r2, [pc, #44]	@ (800afa4 <prvCheckTasksWaitingTermination+0x54>)
 800af76:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800af78:	4b0b      	ldr	r3, [pc, #44]	@ (800afa8 <prvCheckTasksWaitingTermination+0x58>)
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	3b01      	subs	r3, #1
 800af7e:	4a0a      	ldr	r2, [pc, #40]	@ (800afa8 <prvCheckTasksWaitingTermination+0x58>)
 800af80:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800af82:	f000 fdd3 	bl	800bb2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800af86:	6878      	ldr	r0, [r7, #4]
 800af88:	f000 f810 	bl	800afac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800af8c:	4b06      	ldr	r3, [pc, #24]	@ (800afa8 <prvCheckTasksWaitingTermination+0x58>)
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d1e1      	bne.n	800af58 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800af94:	bf00      	nop
 800af96:	bf00      	nop
 800af98:	3708      	adds	r7, #8
 800af9a:	46bd      	mov	sp, r7
 800af9c:	bd80      	pop	{r7, pc}
 800af9e:	bf00      	nop
 800afa0:	200012fc 	.word	0x200012fc
 800afa4:	20001328 	.word	0x20001328
 800afa8:	20001310 	.word	0x20001310

0800afac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800afac:	b580      	push	{r7, lr}
 800afae:	b084      	sub	sp, #16
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	3354      	adds	r3, #84	@ 0x54
 800afb8:	4618      	mov	r0, r3
 800afba:	f002 f84f 	bl	800d05c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d108      	bne.n	800afda <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afcc:	4618      	mov	r0, r3
 800afce:	f000 ff65 	bl	800be9c <vPortFree>
				vPortFree( pxTCB );
 800afd2:	6878      	ldr	r0, [r7, #4]
 800afd4:	f000 ff62 	bl	800be9c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800afd8:	e019      	b.n	800b00e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800afe0:	2b01      	cmp	r3, #1
 800afe2:	d103      	bne.n	800afec <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800afe4:	6878      	ldr	r0, [r7, #4]
 800afe6:	f000 ff59 	bl	800be9c <vPortFree>
	}
 800afea:	e010      	b.n	800b00e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800aff2:	2b02      	cmp	r3, #2
 800aff4:	d00b      	beq.n	800b00e <prvDeleteTCB+0x62>
	__asm volatile
 800aff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800affa:	f383 8811 	msr	BASEPRI, r3
 800affe:	f3bf 8f6f 	isb	sy
 800b002:	f3bf 8f4f 	dsb	sy
 800b006:	60fb      	str	r3, [r7, #12]
}
 800b008:	bf00      	nop
 800b00a:	bf00      	nop
 800b00c:	e7fd      	b.n	800b00a <prvDeleteTCB+0x5e>
	}
 800b00e:	bf00      	nop
 800b010:	3710      	adds	r7, #16
 800b012:	46bd      	mov	sp, r7
 800b014:	bd80      	pop	{r7, pc}
	...

0800b018 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b018:	b480      	push	{r7}
 800b01a:	b083      	sub	sp, #12
 800b01c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b01e:	4b0f      	ldr	r3, [pc, #60]	@ (800b05c <prvResetNextTaskUnblockTime+0x44>)
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	2b00      	cmp	r3, #0
 800b026:	d101      	bne.n	800b02c <prvResetNextTaskUnblockTime+0x14>
 800b028:	2301      	movs	r3, #1
 800b02a:	e000      	b.n	800b02e <prvResetNextTaskUnblockTime+0x16>
 800b02c:	2300      	movs	r3, #0
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d004      	beq.n	800b03c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b032:	4b0b      	ldr	r3, [pc, #44]	@ (800b060 <prvResetNextTaskUnblockTime+0x48>)
 800b034:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b038:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b03a:	e008      	b.n	800b04e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800b03c:	4b07      	ldr	r3, [pc, #28]	@ (800b05c <prvResetNextTaskUnblockTime+0x44>)
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	68db      	ldr	r3, [r3, #12]
 800b042:	68db      	ldr	r3, [r3, #12]
 800b044:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	685b      	ldr	r3, [r3, #4]
 800b04a:	4a05      	ldr	r2, [pc, #20]	@ (800b060 <prvResetNextTaskUnblockTime+0x48>)
 800b04c:	6013      	str	r3, [r2, #0]
}
 800b04e:	bf00      	nop
 800b050:	370c      	adds	r7, #12
 800b052:	46bd      	mov	sp, r7
 800b054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b058:	4770      	bx	lr
 800b05a:	bf00      	nop
 800b05c:	200012e0 	.word	0x200012e0
 800b060:	20001348 	.word	0x20001348

0800b064 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b064:	b480      	push	{r7}
 800b066:	b083      	sub	sp, #12
 800b068:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b06a:	4b0b      	ldr	r3, [pc, #44]	@ (800b098 <xTaskGetSchedulerState+0x34>)
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d102      	bne.n	800b078 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b072:	2301      	movs	r3, #1
 800b074:	607b      	str	r3, [r7, #4]
 800b076:	e008      	b.n	800b08a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b078:	4b08      	ldr	r3, [pc, #32]	@ (800b09c <xTaskGetSchedulerState+0x38>)
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d102      	bne.n	800b086 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b080:	2302      	movs	r3, #2
 800b082:	607b      	str	r3, [r7, #4]
 800b084:	e001      	b.n	800b08a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b086:	2300      	movs	r3, #0
 800b088:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b08a:	687b      	ldr	r3, [r7, #4]
	}
 800b08c:	4618      	mov	r0, r3
 800b08e:	370c      	adds	r7, #12
 800b090:	46bd      	mov	sp, r7
 800b092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b096:	4770      	bx	lr
 800b098:	20001334 	.word	0x20001334
 800b09c:	20001350 	.word	0x20001350

0800b0a0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b0a0:	b580      	push	{r7, lr}
 800b0a2:	b086      	sub	sp, #24
 800b0a4:	af00      	add	r7, sp, #0
 800b0a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b0ac:	2300      	movs	r3, #0
 800b0ae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d058      	beq.n	800b168 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b0b6:	4b2f      	ldr	r3, [pc, #188]	@ (800b174 <xTaskPriorityDisinherit+0xd4>)
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	693a      	ldr	r2, [r7, #16]
 800b0bc:	429a      	cmp	r2, r3
 800b0be:	d00b      	beq.n	800b0d8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b0c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0c4:	f383 8811 	msr	BASEPRI, r3
 800b0c8:	f3bf 8f6f 	isb	sy
 800b0cc:	f3bf 8f4f 	dsb	sy
 800b0d0:	60fb      	str	r3, [r7, #12]
}
 800b0d2:	bf00      	nop
 800b0d4:	bf00      	nop
 800b0d6:	e7fd      	b.n	800b0d4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b0d8:	693b      	ldr	r3, [r7, #16]
 800b0da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d10b      	bne.n	800b0f8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b0e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0e4:	f383 8811 	msr	BASEPRI, r3
 800b0e8:	f3bf 8f6f 	isb	sy
 800b0ec:	f3bf 8f4f 	dsb	sy
 800b0f0:	60bb      	str	r3, [r7, #8]
}
 800b0f2:	bf00      	nop
 800b0f4:	bf00      	nop
 800b0f6:	e7fd      	b.n	800b0f4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b0f8:	693b      	ldr	r3, [r7, #16]
 800b0fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b0fc:	1e5a      	subs	r2, r3, #1
 800b0fe:	693b      	ldr	r3, [r7, #16]
 800b100:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b102:	693b      	ldr	r3, [r7, #16]
 800b104:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b106:	693b      	ldr	r3, [r7, #16]
 800b108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b10a:	429a      	cmp	r2, r3
 800b10c:	d02c      	beq.n	800b168 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b10e:	693b      	ldr	r3, [r7, #16]
 800b110:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b112:	2b00      	cmp	r3, #0
 800b114:	d128      	bne.n	800b168 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b116:	693b      	ldr	r3, [r7, #16]
 800b118:	3304      	adds	r3, #4
 800b11a:	4618      	mov	r0, r3
 800b11c:	f7fe fc26 	bl	800996c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b120:	693b      	ldr	r3, [r7, #16]
 800b122:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b124:	693b      	ldr	r3, [r7, #16]
 800b126:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b128:	693b      	ldr	r3, [r7, #16]
 800b12a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b12c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b130:	693b      	ldr	r3, [r7, #16]
 800b132:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b134:	693b      	ldr	r3, [r7, #16]
 800b136:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b138:	4b0f      	ldr	r3, [pc, #60]	@ (800b178 <xTaskPriorityDisinherit+0xd8>)
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	429a      	cmp	r2, r3
 800b13e:	d903      	bls.n	800b148 <xTaskPriorityDisinherit+0xa8>
 800b140:	693b      	ldr	r3, [r7, #16]
 800b142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b144:	4a0c      	ldr	r2, [pc, #48]	@ (800b178 <xTaskPriorityDisinherit+0xd8>)
 800b146:	6013      	str	r3, [r2, #0]
 800b148:	693b      	ldr	r3, [r7, #16]
 800b14a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b14c:	4613      	mov	r3, r2
 800b14e:	009b      	lsls	r3, r3, #2
 800b150:	4413      	add	r3, r2
 800b152:	009b      	lsls	r3, r3, #2
 800b154:	4a09      	ldr	r2, [pc, #36]	@ (800b17c <xTaskPriorityDisinherit+0xdc>)
 800b156:	441a      	add	r2, r3
 800b158:	693b      	ldr	r3, [r7, #16]
 800b15a:	3304      	adds	r3, #4
 800b15c:	4619      	mov	r1, r3
 800b15e:	4610      	mov	r0, r2
 800b160:	f7fe fba7 	bl	80098b2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b164:	2301      	movs	r3, #1
 800b166:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b168:	697b      	ldr	r3, [r7, #20]
	}
 800b16a:	4618      	mov	r0, r3
 800b16c:	3718      	adds	r7, #24
 800b16e:	46bd      	mov	sp, r7
 800b170:	bd80      	pop	{r7, pc}
 800b172:	bf00      	nop
 800b174:	20000e54 	.word	0x20000e54
 800b178:	20001330 	.word	0x20001330
 800b17c:	20000e58 	.word	0x20000e58

0800b180 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b084      	sub	sp, #16
 800b184:	af00      	add	r7, sp, #0
 800b186:	6078      	str	r0, [r7, #4]
 800b188:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b18a:	4b21      	ldr	r3, [pc, #132]	@ (800b210 <prvAddCurrentTaskToDelayedList+0x90>)
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b190:	4b20      	ldr	r3, [pc, #128]	@ (800b214 <prvAddCurrentTaskToDelayedList+0x94>)
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	3304      	adds	r3, #4
 800b196:	4618      	mov	r0, r3
 800b198:	f7fe fbe8 	bl	800996c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b1a2:	d10a      	bne.n	800b1ba <prvAddCurrentTaskToDelayedList+0x3a>
 800b1a4:	683b      	ldr	r3, [r7, #0]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d007      	beq.n	800b1ba <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b1aa:	4b1a      	ldr	r3, [pc, #104]	@ (800b214 <prvAddCurrentTaskToDelayedList+0x94>)
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	3304      	adds	r3, #4
 800b1b0:	4619      	mov	r1, r3
 800b1b2:	4819      	ldr	r0, [pc, #100]	@ (800b218 <prvAddCurrentTaskToDelayedList+0x98>)
 800b1b4:	f7fe fb7d 	bl	80098b2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b1b8:	e026      	b.n	800b208 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b1ba:	68fa      	ldr	r2, [r7, #12]
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	4413      	add	r3, r2
 800b1c0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b1c2:	4b14      	ldr	r3, [pc, #80]	@ (800b214 <prvAddCurrentTaskToDelayedList+0x94>)
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	68ba      	ldr	r2, [r7, #8]
 800b1c8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b1ca:	68ba      	ldr	r2, [r7, #8]
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	429a      	cmp	r2, r3
 800b1d0:	d209      	bcs.n	800b1e6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b1d2:	4b12      	ldr	r3, [pc, #72]	@ (800b21c <prvAddCurrentTaskToDelayedList+0x9c>)
 800b1d4:	681a      	ldr	r2, [r3, #0]
 800b1d6:	4b0f      	ldr	r3, [pc, #60]	@ (800b214 <prvAddCurrentTaskToDelayedList+0x94>)
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	3304      	adds	r3, #4
 800b1dc:	4619      	mov	r1, r3
 800b1de:	4610      	mov	r0, r2
 800b1e0:	f7fe fb8b 	bl	80098fa <vListInsert>
}
 800b1e4:	e010      	b.n	800b208 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b1e6:	4b0e      	ldr	r3, [pc, #56]	@ (800b220 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b1e8:	681a      	ldr	r2, [r3, #0]
 800b1ea:	4b0a      	ldr	r3, [pc, #40]	@ (800b214 <prvAddCurrentTaskToDelayedList+0x94>)
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	3304      	adds	r3, #4
 800b1f0:	4619      	mov	r1, r3
 800b1f2:	4610      	mov	r0, r2
 800b1f4:	f7fe fb81 	bl	80098fa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b1f8:	4b0a      	ldr	r3, [pc, #40]	@ (800b224 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	68ba      	ldr	r2, [r7, #8]
 800b1fe:	429a      	cmp	r2, r3
 800b200:	d202      	bcs.n	800b208 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b202:	4a08      	ldr	r2, [pc, #32]	@ (800b224 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b204:	68bb      	ldr	r3, [r7, #8]
 800b206:	6013      	str	r3, [r2, #0]
}
 800b208:	bf00      	nop
 800b20a:	3710      	adds	r7, #16
 800b20c:	46bd      	mov	sp, r7
 800b20e:	bd80      	pop	{r7, pc}
 800b210:	2000132c 	.word	0x2000132c
 800b214:	20000e54 	.word	0x20000e54
 800b218:	20001314 	.word	0x20001314
 800b21c:	200012e4 	.word	0x200012e4
 800b220:	200012e0 	.word	0x200012e0
 800b224:	20001348 	.word	0x20001348

0800b228 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b228:	b580      	push	{r7, lr}
 800b22a:	b08a      	sub	sp, #40	@ 0x28
 800b22c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b22e:	2300      	movs	r3, #0
 800b230:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b232:	f000 fad9 	bl	800b7e8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b236:	4b1d      	ldr	r3, [pc, #116]	@ (800b2ac <xTimerCreateTimerTask+0x84>)
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d021      	beq.n	800b282 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b23e:	2300      	movs	r3, #0
 800b240:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b242:	2300      	movs	r3, #0
 800b244:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b246:	1d3a      	adds	r2, r7, #4
 800b248:	f107 0108 	add.w	r1, r7, #8
 800b24c:	f107 030c 	add.w	r3, r7, #12
 800b250:	4618      	mov	r0, r3
 800b252:	f7fe fae7 	bl	8009824 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b256:	6879      	ldr	r1, [r7, #4]
 800b258:	68bb      	ldr	r3, [r7, #8]
 800b25a:	68fa      	ldr	r2, [r7, #12]
 800b25c:	9202      	str	r2, [sp, #8]
 800b25e:	9301      	str	r3, [sp, #4]
 800b260:	2302      	movs	r3, #2
 800b262:	9300      	str	r3, [sp, #0]
 800b264:	2300      	movs	r3, #0
 800b266:	460a      	mov	r2, r1
 800b268:	4911      	ldr	r1, [pc, #68]	@ (800b2b0 <xTimerCreateTimerTask+0x88>)
 800b26a:	4812      	ldr	r0, [pc, #72]	@ (800b2b4 <xTimerCreateTimerTask+0x8c>)
 800b26c:	f7ff f8a0 	bl	800a3b0 <xTaskCreateStatic>
 800b270:	4603      	mov	r3, r0
 800b272:	4a11      	ldr	r2, [pc, #68]	@ (800b2b8 <xTimerCreateTimerTask+0x90>)
 800b274:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b276:	4b10      	ldr	r3, [pc, #64]	@ (800b2b8 <xTimerCreateTimerTask+0x90>)
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d001      	beq.n	800b282 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b27e:	2301      	movs	r3, #1
 800b280:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b282:	697b      	ldr	r3, [r7, #20]
 800b284:	2b00      	cmp	r3, #0
 800b286:	d10b      	bne.n	800b2a0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b28c:	f383 8811 	msr	BASEPRI, r3
 800b290:	f3bf 8f6f 	isb	sy
 800b294:	f3bf 8f4f 	dsb	sy
 800b298:	613b      	str	r3, [r7, #16]
}
 800b29a:	bf00      	nop
 800b29c:	bf00      	nop
 800b29e:	e7fd      	b.n	800b29c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b2a0:	697b      	ldr	r3, [r7, #20]
}
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	3718      	adds	r7, #24
 800b2a6:	46bd      	mov	sp, r7
 800b2a8:	bd80      	pop	{r7, pc}
 800b2aa:	bf00      	nop
 800b2ac:	20001384 	.word	0x20001384
 800b2b0:	08011818 	.word	0x08011818
 800b2b4:	0800b3dd 	.word	0x0800b3dd
 800b2b8:	20001388 	.word	0x20001388

0800b2bc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b08a      	sub	sp, #40	@ 0x28
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	60f8      	str	r0, [r7, #12]
 800b2c4:	60b9      	str	r1, [r7, #8]
 800b2c6:	607a      	str	r2, [r7, #4]
 800b2c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d10b      	bne.n	800b2ec <xTimerGenericCommand+0x30>
	__asm volatile
 800b2d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2d8:	f383 8811 	msr	BASEPRI, r3
 800b2dc:	f3bf 8f6f 	isb	sy
 800b2e0:	f3bf 8f4f 	dsb	sy
 800b2e4:	623b      	str	r3, [r7, #32]
}
 800b2e6:	bf00      	nop
 800b2e8:	bf00      	nop
 800b2ea:	e7fd      	b.n	800b2e8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b2ec:	4b19      	ldr	r3, [pc, #100]	@ (800b354 <xTimerGenericCommand+0x98>)
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d02a      	beq.n	800b34a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b2f4:	68bb      	ldr	r3, [r7, #8]
 800b2f6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b300:	68bb      	ldr	r3, [r7, #8]
 800b302:	2b05      	cmp	r3, #5
 800b304:	dc18      	bgt.n	800b338 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b306:	f7ff fead 	bl	800b064 <xTaskGetSchedulerState>
 800b30a:	4603      	mov	r3, r0
 800b30c:	2b02      	cmp	r3, #2
 800b30e:	d109      	bne.n	800b324 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b310:	4b10      	ldr	r3, [pc, #64]	@ (800b354 <xTimerGenericCommand+0x98>)
 800b312:	6818      	ldr	r0, [r3, #0]
 800b314:	f107 0110 	add.w	r1, r7, #16
 800b318:	2300      	movs	r3, #0
 800b31a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b31c:	f7fe fc5a 	bl	8009bd4 <xQueueGenericSend>
 800b320:	6278      	str	r0, [r7, #36]	@ 0x24
 800b322:	e012      	b.n	800b34a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b324:	4b0b      	ldr	r3, [pc, #44]	@ (800b354 <xTimerGenericCommand+0x98>)
 800b326:	6818      	ldr	r0, [r3, #0]
 800b328:	f107 0110 	add.w	r1, r7, #16
 800b32c:	2300      	movs	r3, #0
 800b32e:	2200      	movs	r2, #0
 800b330:	f7fe fc50 	bl	8009bd4 <xQueueGenericSend>
 800b334:	6278      	str	r0, [r7, #36]	@ 0x24
 800b336:	e008      	b.n	800b34a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b338:	4b06      	ldr	r3, [pc, #24]	@ (800b354 <xTimerGenericCommand+0x98>)
 800b33a:	6818      	ldr	r0, [r3, #0]
 800b33c:	f107 0110 	add.w	r1, r7, #16
 800b340:	2300      	movs	r3, #0
 800b342:	683a      	ldr	r2, [r7, #0]
 800b344:	f7fe fd48 	bl	8009dd8 <xQueueGenericSendFromISR>
 800b348:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b34a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b34c:	4618      	mov	r0, r3
 800b34e:	3728      	adds	r7, #40	@ 0x28
 800b350:	46bd      	mov	sp, r7
 800b352:	bd80      	pop	{r7, pc}
 800b354:	20001384 	.word	0x20001384

0800b358 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b358:	b580      	push	{r7, lr}
 800b35a:	b088      	sub	sp, #32
 800b35c:	af02      	add	r7, sp, #8
 800b35e:	6078      	str	r0, [r7, #4]
 800b360:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b362:	4b1d      	ldr	r3, [pc, #116]	@ (800b3d8 <prvProcessExpiredTimer+0x80>)
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	68db      	ldr	r3, [r3, #12]
 800b368:	68db      	ldr	r3, [r3, #12]
 800b36a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b36c:	697b      	ldr	r3, [r7, #20]
 800b36e:	3304      	adds	r3, #4
 800b370:	4618      	mov	r0, r3
 800b372:	f7fe fafb 	bl	800996c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800b376:	697b      	ldr	r3, [r7, #20]
 800b378:	69db      	ldr	r3, [r3, #28]
 800b37a:	2b01      	cmp	r3, #1
 800b37c:	d123      	bne.n	800b3c6 <prvProcessExpiredTimer+0x6e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b37e:	697b      	ldr	r3, [r7, #20]
 800b380:	699a      	ldr	r2, [r3, #24]
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	18d1      	adds	r1, r2, r3
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	683a      	ldr	r2, [r7, #0]
 800b38a:	6978      	ldr	r0, [r7, #20]
 800b38c:	f000 f8cc 	bl	800b528 <prvInsertTimerInActiveList>
 800b390:	4603      	mov	r3, r0
 800b392:	2b00      	cmp	r3, #0
 800b394:	d017      	beq.n	800b3c6 <prvProcessExpiredTimer+0x6e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b396:	2300      	movs	r3, #0
 800b398:	9300      	str	r3, [sp, #0]
 800b39a:	2300      	movs	r3, #0
 800b39c:	687a      	ldr	r2, [r7, #4]
 800b39e:	2100      	movs	r1, #0
 800b3a0:	6978      	ldr	r0, [r7, #20]
 800b3a2:	f7ff ff8b 	bl	800b2bc <xTimerGenericCommand>
 800b3a6:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b3a8:	693b      	ldr	r3, [r7, #16]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d10b      	bne.n	800b3c6 <prvProcessExpiredTimer+0x6e>
	__asm volatile
 800b3ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3b2:	f383 8811 	msr	BASEPRI, r3
 800b3b6:	f3bf 8f6f 	isb	sy
 800b3ba:	f3bf 8f4f 	dsb	sy
 800b3be:	60fb      	str	r3, [r7, #12]
}
 800b3c0:	bf00      	nop
 800b3c2:	bf00      	nop
 800b3c4:	e7fd      	b.n	800b3c2 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b3c6:	697b      	ldr	r3, [r7, #20]
 800b3c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3ca:	6978      	ldr	r0, [r7, #20]
 800b3cc:	4798      	blx	r3
}
 800b3ce:	bf00      	nop
 800b3d0:	3718      	adds	r7, #24
 800b3d2:	46bd      	mov	sp, r7
 800b3d4:	bd80      	pop	{r7, pc}
 800b3d6:	bf00      	nop
 800b3d8:	2000137c 	.word	0x2000137c

0800b3dc <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	b084      	sub	sp, #16
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b3e4:	f107 0308 	add.w	r3, r7, #8
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	f000 f859 	bl	800b4a0 <prvGetNextExpireTime>
 800b3ee:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b3f0:	68bb      	ldr	r3, [r7, #8]
 800b3f2:	4619      	mov	r1, r3
 800b3f4:	68f8      	ldr	r0, [r7, #12]
 800b3f6:	f000 f805 	bl	800b404 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b3fa:	f000 f8d7 	bl	800b5ac <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b3fe:	bf00      	nop
 800b400:	e7f0      	b.n	800b3e4 <prvTimerTask+0x8>
	...

0800b404 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b404:	b580      	push	{r7, lr}
 800b406:	b084      	sub	sp, #16
 800b408:	af00      	add	r7, sp, #0
 800b40a:	6078      	str	r0, [r7, #4]
 800b40c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b40e:	f7ff fa29 	bl	800a864 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b412:	f107 0308 	add.w	r3, r7, #8
 800b416:	4618      	mov	r0, r3
 800b418:	f000 f866 	bl	800b4e8 <prvSampleTimeNow>
 800b41c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b41e:	68bb      	ldr	r3, [r7, #8]
 800b420:	2b00      	cmp	r3, #0
 800b422:	d130      	bne.n	800b486 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b424:	683b      	ldr	r3, [r7, #0]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d10a      	bne.n	800b440 <prvProcessTimerOrBlockTask+0x3c>
 800b42a:	687a      	ldr	r2, [r7, #4]
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	429a      	cmp	r2, r3
 800b430:	d806      	bhi.n	800b440 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b432:	f7ff fa25 	bl	800a880 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b436:	68f9      	ldr	r1, [r7, #12]
 800b438:	6878      	ldr	r0, [r7, #4]
 800b43a:	f7ff ff8d 	bl	800b358 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b43e:	e024      	b.n	800b48a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b440:	683b      	ldr	r3, [r7, #0]
 800b442:	2b00      	cmp	r3, #0
 800b444:	d008      	beq.n	800b458 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b446:	4b13      	ldr	r3, [pc, #76]	@ (800b494 <prvProcessTimerOrBlockTask+0x90>)
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	bf0c      	ite	eq
 800b450:	2301      	moveq	r3, #1
 800b452:	2300      	movne	r3, #0
 800b454:	b2db      	uxtb	r3, r3
 800b456:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b458:	4b0f      	ldr	r3, [pc, #60]	@ (800b498 <prvProcessTimerOrBlockTask+0x94>)
 800b45a:	6818      	ldr	r0, [r3, #0]
 800b45c:	687a      	ldr	r2, [r7, #4]
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	1ad3      	subs	r3, r2, r3
 800b462:	683a      	ldr	r2, [r7, #0]
 800b464:	4619      	mov	r1, r3
 800b466:	f7fe ff6f 	bl	800a348 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b46a:	f7ff fa09 	bl	800a880 <xTaskResumeAll>
 800b46e:	4603      	mov	r3, r0
 800b470:	2b00      	cmp	r3, #0
 800b472:	d10a      	bne.n	800b48a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b474:	4b09      	ldr	r3, [pc, #36]	@ (800b49c <prvProcessTimerOrBlockTask+0x98>)
 800b476:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b47a:	601a      	str	r2, [r3, #0]
 800b47c:	f3bf 8f4f 	dsb	sy
 800b480:	f3bf 8f6f 	isb	sy
}
 800b484:	e001      	b.n	800b48a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b486:	f7ff f9fb 	bl	800a880 <xTaskResumeAll>
}
 800b48a:	bf00      	nop
 800b48c:	3710      	adds	r7, #16
 800b48e:	46bd      	mov	sp, r7
 800b490:	bd80      	pop	{r7, pc}
 800b492:	bf00      	nop
 800b494:	20001380 	.word	0x20001380
 800b498:	20001384 	.word	0x20001384
 800b49c:	e000ed04 	.word	0xe000ed04

0800b4a0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b4a0:	b480      	push	{r7}
 800b4a2:	b085      	sub	sp, #20
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b4a8:	4b0e      	ldr	r3, [pc, #56]	@ (800b4e4 <prvGetNextExpireTime+0x44>)
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	bf0c      	ite	eq
 800b4b2:	2301      	moveq	r3, #1
 800b4b4:	2300      	movne	r3, #0
 800b4b6:	b2db      	uxtb	r3, r3
 800b4b8:	461a      	mov	r2, r3
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d105      	bne.n	800b4d2 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b4c6:	4b07      	ldr	r3, [pc, #28]	@ (800b4e4 <prvGetNextExpireTime+0x44>)
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	68db      	ldr	r3, [r3, #12]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	60fb      	str	r3, [r7, #12]
 800b4d0:	e001      	b.n	800b4d6 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b4d2:	2300      	movs	r3, #0
 800b4d4:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b4d6:	68fb      	ldr	r3, [r7, #12]
}
 800b4d8:	4618      	mov	r0, r3
 800b4da:	3714      	adds	r7, #20
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e2:	4770      	bx	lr
 800b4e4:	2000137c 	.word	0x2000137c

0800b4e8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b4e8:	b580      	push	{r7, lr}
 800b4ea:	b084      	sub	sp, #16
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b4f0:	f7ff fa64 	bl	800a9bc <xTaskGetTickCount>
 800b4f4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b4f6:	4b0b      	ldr	r3, [pc, #44]	@ (800b524 <prvSampleTimeNow+0x3c>)
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	68fa      	ldr	r2, [r7, #12]
 800b4fc:	429a      	cmp	r2, r3
 800b4fe:	d205      	bcs.n	800b50c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b500:	f000 f910 	bl	800b724 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	2201      	movs	r2, #1
 800b508:	601a      	str	r2, [r3, #0]
 800b50a:	e002      	b.n	800b512 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	2200      	movs	r2, #0
 800b510:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b512:	4a04      	ldr	r2, [pc, #16]	@ (800b524 <prvSampleTimeNow+0x3c>)
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b518:	68fb      	ldr	r3, [r7, #12]
}
 800b51a:	4618      	mov	r0, r3
 800b51c:	3710      	adds	r7, #16
 800b51e:	46bd      	mov	sp, r7
 800b520:	bd80      	pop	{r7, pc}
 800b522:	bf00      	nop
 800b524:	2000138c 	.word	0x2000138c

0800b528 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b086      	sub	sp, #24
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	60f8      	str	r0, [r7, #12]
 800b530:	60b9      	str	r1, [r7, #8]
 800b532:	607a      	str	r2, [r7, #4]
 800b534:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b536:	2300      	movs	r3, #0
 800b538:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	68ba      	ldr	r2, [r7, #8]
 800b53e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	68fa      	ldr	r2, [r7, #12]
 800b544:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b546:	68ba      	ldr	r2, [r7, #8]
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	429a      	cmp	r2, r3
 800b54c:	d812      	bhi.n	800b574 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b54e:	687a      	ldr	r2, [r7, #4]
 800b550:	683b      	ldr	r3, [r7, #0]
 800b552:	1ad2      	subs	r2, r2, r3
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	699b      	ldr	r3, [r3, #24]
 800b558:	429a      	cmp	r2, r3
 800b55a:	d302      	bcc.n	800b562 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b55c:	2301      	movs	r3, #1
 800b55e:	617b      	str	r3, [r7, #20]
 800b560:	e01b      	b.n	800b59a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b562:	4b10      	ldr	r3, [pc, #64]	@ (800b5a4 <prvInsertTimerInActiveList+0x7c>)
 800b564:	681a      	ldr	r2, [r3, #0]
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	3304      	adds	r3, #4
 800b56a:	4619      	mov	r1, r3
 800b56c:	4610      	mov	r0, r2
 800b56e:	f7fe f9c4 	bl	80098fa <vListInsert>
 800b572:	e012      	b.n	800b59a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b574:	687a      	ldr	r2, [r7, #4]
 800b576:	683b      	ldr	r3, [r7, #0]
 800b578:	429a      	cmp	r2, r3
 800b57a:	d206      	bcs.n	800b58a <prvInsertTimerInActiveList+0x62>
 800b57c:	68ba      	ldr	r2, [r7, #8]
 800b57e:	683b      	ldr	r3, [r7, #0]
 800b580:	429a      	cmp	r2, r3
 800b582:	d302      	bcc.n	800b58a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b584:	2301      	movs	r3, #1
 800b586:	617b      	str	r3, [r7, #20]
 800b588:	e007      	b.n	800b59a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b58a:	4b07      	ldr	r3, [pc, #28]	@ (800b5a8 <prvInsertTimerInActiveList+0x80>)
 800b58c:	681a      	ldr	r2, [r3, #0]
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	3304      	adds	r3, #4
 800b592:	4619      	mov	r1, r3
 800b594:	4610      	mov	r0, r2
 800b596:	f7fe f9b0 	bl	80098fa <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b59a:	697b      	ldr	r3, [r7, #20]
}
 800b59c:	4618      	mov	r0, r3
 800b59e:	3718      	adds	r7, #24
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	bd80      	pop	{r7, pc}
 800b5a4:	20001380 	.word	0x20001380
 800b5a8:	2000137c 	.word	0x2000137c

0800b5ac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b08e      	sub	sp, #56	@ 0x38
 800b5b0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b5b2:	e0a5      	b.n	800b700 <prvProcessReceivedCommands+0x154>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	da19      	bge.n	800b5ee <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b5ba:	1d3b      	adds	r3, r7, #4
 800b5bc:	3304      	adds	r3, #4
 800b5be:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b5c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d10b      	bne.n	800b5de <prvProcessReceivedCommands+0x32>
	__asm volatile
 800b5c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5ca:	f383 8811 	msr	BASEPRI, r3
 800b5ce:	f3bf 8f6f 	isb	sy
 800b5d2:	f3bf 8f4f 	dsb	sy
 800b5d6:	61fb      	str	r3, [r7, #28]
}
 800b5d8:	bf00      	nop
 800b5da:	bf00      	nop
 800b5dc:	e7fd      	b.n	800b5da <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b5de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b5e4:	6850      	ldr	r0, [r2, #4]
 800b5e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b5e8:	6892      	ldr	r2, [r2, #8]
 800b5ea:	4611      	mov	r1, r2
 800b5ec:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	f2c0 8085 	blt.w	800b700 <prvProcessReceivedCommands+0x154>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b5fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5fc:	695b      	ldr	r3, [r3, #20]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d004      	beq.n	800b60c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b604:	3304      	adds	r3, #4
 800b606:	4618      	mov	r0, r3
 800b608:	f7fe f9b0 	bl	800996c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b60c:	463b      	mov	r3, r7
 800b60e:	4618      	mov	r0, r3
 800b610:	f7ff ff6a 	bl	800b4e8 <prvSampleTimeNow>
 800b614:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2b09      	cmp	r3, #9
 800b61a:	d86c      	bhi.n	800b6f6 <prvProcessReceivedCommands+0x14a>
 800b61c:	a201      	add	r2, pc, #4	@ (adr r2, 800b624 <prvProcessReceivedCommands+0x78>)
 800b61e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b622:	bf00      	nop
 800b624:	0800b64d 	.word	0x0800b64d
 800b628:	0800b64d 	.word	0x0800b64d
 800b62c:	0800b64d 	.word	0x0800b64d
 800b630:	0800b6f7 	.word	0x0800b6f7
 800b634:	0800b6ab 	.word	0x0800b6ab
 800b638:	0800b6e5 	.word	0x0800b6e5
 800b63c:	0800b64d 	.word	0x0800b64d
 800b640:	0800b64d 	.word	0x0800b64d
 800b644:	0800b6f7 	.word	0x0800b6f7
 800b648:	0800b6ab 	.word	0x0800b6ab
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b64c:	68ba      	ldr	r2, [r7, #8]
 800b64e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b650:	699b      	ldr	r3, [r3, #24]
 800b652:	18d1      	adds	r1, r2, r3
 800b654:	68bb      	ldr	r3, [r7, #8]
 800b656:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b658:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b65a:	f7ff ff65 	bl	800b528 <prvInsertTimerInActiveList>
 800b65e:	4603      	mov	r3, r0
 800b660:	2b00      	cmp	r3, #0
 800b662:	d04a      	beq.n	800b6fa <prvProcessReceivedCommands+0x14e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b668:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b66a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800b66c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b66e:	69db      	ldr	r3, [r3, #28]
 800b670:	2b01      	cmp	r3, #1
 800b672:	d142      	bne.n	800b6fa <prvProcessReceivedCommands+0x14e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b674:	68ba      	ldr	r2, [r7, #8]
 800b676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b678:	699b      	ldr	r3, [r3, #24]
 800b67a:	441a      	add	r2, r3
 800b67c:	2300      	movs	r3, #0
 800b67e:	9300      	str	r3, [sp, #0]
 800b680:	2300      	movs	r3, #0
 800b682:	2100      	movs	r1, #0
 800b684:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b686:	f7ff fe19 	bl	800b2bc <xTimerGenericCommand>
 800b68a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b68c:	6a3b      	ldr	r3, [r7, #32]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d133      	bne.n	800b6fa <prvProcessReceivedCommands+0x14e>
	__asm volatile
 800b692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b696:	f383 8811 	msr	BASEPRI, r3
 800b69a:	f3bf 8f6f 	isb	sy
 800b69e:	f3bf 8f4f 	dsb	sy
 800b6a2:	61bb      	str	r3, [r7, #24]
}
 800b6a4:	bf00      	nop
 800b6a6:	bf00      	nop
 800b6a8:	e7fd      	b.n	800b6a6 <prvProcessReceivedCommands+0xfa>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b6aa:	68ba      	ldr	r2, [r7, #8]
 800b6ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6ae:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b6b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6b2:	699b      	ldr	r3, [r3, #24]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d10b      	bne.n	800b6d0 <prvProcessReceivedCommands+0x124>
	__asm volatile
 800b6b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6bc:	f383 8811 	msr	BASEPRI, r3
 800b6c0:	f3bf 8f6f 	isb	sy
 800b6c4:	f3bf 8f4f 	dsb	sy
 800b6c8:	617b      	str	r3, [r7, #20]
}
 800b6ca:	bf00      	nop
 800b6cc:	bf00      	nop
 800b6ce:	e7fd      	b.n	800b6cc <prvProcessReceivedCommands+0x120>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b6d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6d2:	699a      	ldr	r2, [r3, #24]
 800b6d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6d6:	18d1      	adds	r1, r2, r3
 800b6d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b6dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b6de:	f7ff ff23 	bl	800b528 <prvInsertTimerInActiveList>
					break;
 800b6e2:	e00d      	b.n	800b700 <prvProcessReceivedCommands+0x154>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800b6e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6e6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d107      	bne.n	800b6fe <prvProcessReceivedCommands+0x152>
						{
							vPortFree( pxTimer );
 800b6ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b6f0:	f000 fbd4 	bl	800be9c <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b6f4:	e003      	b.n	800b6fe <prvProcessReceivedCommands+0x152>

				default	:
					/* Don't expect to get here. */
					break;
 800b6f6:	bf00      	nop
 800b6f8:	e002      	b.n	800b700 <prvProcessReceivedCommands+0x154>
					break;
 800b6fa:	bf00      	nop
 800b6fc:	e000      	b.n	800b700 <prvProcessReceivedCommands+0x154>
					break;
 800b6fe:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b700:	4b07      	ldr	r3, [pc, #28]	@ (800b720 <prvProcessReceivedCommands+0x174>)
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	1d39      	adds	r1, r7, #4
 800b706:	2200      	movs	r2, #0
 800b708:	4618      	mov	r0, r3
 800b70a:	f7fe fc01 	bl	8009f10 <xQueueReceive>
 800b70e:	4603      	mov	r3, r0
 800b710:	2b00      	cmp	r3, #0
 800b712:	f47f af4f 	bne.w	800b5b4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b716:	bf00      	nop
 800b718:	bf00      	nop
 800b71a:	3730      	adds	r7, #48	@ 0x30
 800b71c:	46bd      	mov	sp, r7
 800b71e:	bd80      	pop	{r7, pc}
 800b720:	20001384 	.word	0x20001384

0800b724 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b724:	b580      	push	{r7, lr}
 800b726:	b088      	sub	sp, #32
 800b728:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b72a:	e046      	b.n	800b7ba <prvSwitchTimerLists+0x96>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b72c:	4b2c      	ldr	r3, [pc, #176]	@ (800b7e0 <prvSwitchTimerLists+0xbc>)
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	68db      	ldr	r3, [r3, #12]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b736:	4b2a      	ldr	r3, [pc, #168]	@ (800b7e0 <prvSwitchTimerLists+0xbc>)
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	68db      	ldr	r3, [r3, #12]
 800b73c:	68db      	ldr	r3, [r3, #12]
 800b73e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	3304      	adds	r3, #4
 800b744:	4618      	mov	r0, r3
 800b746:	f7fe f911 	bl	800996c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b74e:	68f8      	ldr	r0, [r7, #12]
 800b750:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	69db      	ldr	r3, [r3, #28]
 800b756:	2b01      	cmp	r3, #1
 800b758:	d12f      	bne.n	800b7ba <prvSwitchTimerLists+0x96>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	699b      	ldr	r3, [r3, #24]
 800b75e:	693a      	ldr	r2, [r7, #16]
 800b760:	4413      	add	r3, r2
 800b762:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b764:	68ba      	ldr	r2, [r7, #8]
 800b766:	693b      	ldr	r3, [r7, #16]
 800b768:	429a      	cmp	r2, r3
 800b76a:	d90e      	bls.n	800b78a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	68ba      	ldr	r2, [r7, #8]
 800b770:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	68fa      	ldr	r2, [r7, #12]
 800b776:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b778:	4b19      	ldr	r3, [pc, #100]	@ (800b7e0 <prvSwitchTimerLists+0xbc>)
 800b77a:	681a      	ldr	r2, [r3, #0]
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	3304      	adds	r3, #4
 800b780:	4619      	mov	r1, r3
 800b782:	4610      	mov	r0, r2
 800b784:	f7fe f8b9 	bl	80098fa <vListInsert>
 800b788:	e017      	b.n	800b7ba <prvSwitchTimerLists+0x96>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b78a:	2300      	movs	r3, #0
 800b78c:	9300      	str	r3, [sp, #0]
 800b78e:	2300      	movs	r3, #0
 800b790:	693a      	ldr	r2, [r7, #16]
 800b792:	2100      	movs	r1, #0
 800b794:	68f8      	ldr	r0, [r7, #12]
 800b796:	f7ff fd91 	bl	800b2bc <xTimerGenericCommand>
 800b79a:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d10b      	bne.n	800b7ba <prvSwitchTimerLists+0x96>
	__asm volatile
 800b7a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7a6:	f383 8811 	msr	BASEPRI, r3
 800b7aa:	f3bf 8f6f 	isb	sy
 800b7ae:	f3bf 8f4f 	dsb	sy
 800b7b2:	603b      	str	r3, [r7, #0]
}
 800b7b4:	bf00      	nop
 800b7b6:	bf00      	nop
 800b7b8:	e7fd      	b.n	800b7b6 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b7ba:	4b09      	ldr	r3, [pc, #36]	@ (800b7e0 <prvSwitchTimerLists+0xbc>)
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d1b3      	bne.n	800b72c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b7c4:	4b06      	ldr	r3, [pc, #24]	@ (800b7e0 <prvSwitchTimerLists+0xbc>)
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b7ca:	4b06      	ldr	r3, [pc, #24]	@ (800b7e4 <prvSwitchTimerLists+0xc0>)
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	4a04      	ldr	r2, [pc, #16]	@ (800b7e0 <prvSwitchTimerLists+0xbc>)
 800b7d0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b7d2:	4a04      	ldr	r2, [pc, #16]	@ (800b7e4 <prvSwitchTimerLists+0xc0>)
 800b7d4:	697b      	ldr	r3, [r7, #20]
 800b7d6:	6013      	str	r3, [r2, #0]
}
 800b7d8:	bf00      	nop
 800b7da:	3718      	adds	r7, #24
 800b7dc:	46bd      	mov	sp, r7
 800b7de:	bd80      	pop	{r7, pc}
 800b7e0:	2000137c 	.word	0x2000137c
 800b7e4:	20001380 	.word	0x20001380

0800b7e8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b7e8:	b580      	push	{r7, lr}
 800b7ea:	b082      	sub	sp, #8
 800b7ec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b7ee:	f000 f96b 	bl	800bac8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b7f2:	4b15      	ldr	r3, [pc, #84]	@ (800b848 <prvCheckForValidListAndQueue+0x60>)
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d120      	bne.n	800b83c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b7fa:	4814      	ldr	r0, [pc, #80]	@ (800b84c <prvCheckForValidListAndQueue+0x64>)
 800b7fc:	f7fe f82c 	bl	8009858 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b800:	4813      	ldr	r0, [pc, #76]	@ (800b850 <prvCheckForValidListAndQueue+0x68>)
 800b802:	f7fe f829 	bl	8009858 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b806:	4b13      	ldr	r3, [pc, #76]	@ (800b854 <prvCheckForValidListAndQueue+0x6c>)
 800b808:	4a10      	ldr	r2, [pc, #64]	@ (800b84c <prvCheckForValidListAndQueue+0x64>)
 800b80a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b80c:	4b12      	ldr	r3, [pc, #72]	@ (800b858 <prvCheckForValidListAndQueue+0x70>)
 800b80e:	4a10      	ldr	r2, [pc, #64]	@ (800b850 <prvCheckForValidListAndQueue+0x68>)
 800b810:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b812:	2300      	movs	r3, #0
 800b814:	9300      	str	r3, [sp, #0]
 800b816:	4b11      	ldr	r3, [pc, #68]	@ (800b85c <prvCheckForValidListAndQueue+0x74>)
 800b818:	4a11      	ldr	r2, [pc, #68]	@ (800b860 <prvCheckForValidListAndQueue+0x78>)
 800b81a:	2110      	movs	r1, #16
 800b81c:	200a      	movs	r0, #10
 800b81e:	f7fe f939 	bl	8009a94 <xQueueGenericCreateStatic>
 800b822:	4603      	mov	r3, r0
 800b824:	4a08      	ldr	r2, [pc, #32]	@ (800b848 <prvCheckForValidListAndQueue+0x60>)
 800b826:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b828:	4b07      	ldr	r3, [pc, #28]	@ (800b848 <prvCheckForValidListAndQueue+0x60>)
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d005      	beq.n	800b83c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b830:	4b05      	ldr	r3, [pc, #20]	@ (800b848 <prvCheckForValidListAndQueue+0x60>)
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	490b      	ldr	r1, [pc, #44]	@ (800b864 <prvCheckForValidListAndQueue+0x7c>)
 800b836:	4618      	mov	r0, r3
 800b838:	f7fe fd5c 	bl	800a2f4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b83c:	f000 f976 	bl	800bb2c <vPortExitCritical>
}
 800b840:	bf00      	nop
 800b842:	46bd      	mov	sp, r7
 800b844:	bd80      	pop	{r7, pc}
 800b846:	bf00      	nop
 800b848:	20001384 	.word	0x20001384
 800b84c:	20001354 	.word	0x20001354
 800b850:	20001368 	.word	0x20001368
 800b854:	2000137c 	.word	0x2000137c
 800b858:	20001380 	.word	0x20001380
 800b85c:	20001430 	.word	0x20001430
 800b860:	20001390 	.word	0x20001390
 800b864:	08011820 	.word	0x08011820

0800b868 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b868:	b480      	push	{r7}
 800b86a:	b085      	sub	sp, #20
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	60f8      	str	r0, [r7, #12]
 800b870:	60b9      	str	r1, [r7, #8]
 800b872:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	3b04      	subs	r3, #4
 800b878:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b880:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	3b04      	subs	r3, #4
 800b886:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b888:	68bb      	ldr	r3, [r7, #8]
 800b88a:	f023 0201 	bic.w	r2, r3, #1
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	3b04      	subs	r3, #4
 800b896:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b898:	4a0c      	ldr	r2, [pc, #48]	@ (800b8cc <pxPortInitialiseStack+0x64>)
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	3b14      	subs	r3, #20
 800b8a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b8a4:	687a      	ldr	r2, [r7, #4]
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	3b04      	subs	r3, #4
 800b8ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	f06f 0202 	mvn.w	r2, #2
 800b8b6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	3b20      	subs	r3, #32
 800b8bc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b8be:	68fb      	ldr	r3, [r7, #12]
}
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	3714      	adds	r7, #20
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ca:	4770      	bx	lr
 800b8cc:	0800b8d1 	.word	0x0800b8d1

0800b8d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b8d0:	b480      	push	{r7}
 800b8d2:	b085      	sub	sp, #20
 800b8d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b8da:	4b13      	ldr	r3, [pc, #76]	@ (800b928 <prvTaskExitError+0x58>)
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b8e2:	d00b      	beq.n	800b8fc <prvTaskExitError+0x2c>
	__asm volatile
 800b8e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8e8:	f383 8811 	msr	BASEPRI, r3
 800b8ec:	f3bf 8f6f 	isb	sy
 800b8f0:	f3bf 8f4f 	dsb	sy
 800b8f4:	60fb      	str	r3, [r7, #12]
}
 800b8f6:	bf00      	nop
 800b8f8:	bf00      	nop
 800b8fa:	e7fd      	b.n	800b8f8 <prvTaskExitError+0x28>
	__asm volatile
 800b8fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b900:	f383 8811 	msr	BASEPRI, r3
 800b904:	f3bf 8f6f 	isb	sy
 800b908:	f3bf 8f4f 	dsb	sy
 800b90c:	60bb      	str	r3, [r7, #8]
}
 800b90e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b910:	bf00      	nop
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	2b00      	cmp	r3, #0
 800b916:	d0fc      	beq.n	800b912 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b918:	bf00      	nop
 800b91a:	bf00      	nop
 800b91c:	3714      	adds	r7, #20
 800b91e:	46bd      	mov	sp, r7
 800b920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b924:	4770      	bx	lr
 800b926:	bf00      	nop
 800b928:	20000010 	.word	0x20000010
 800b92c:	00000000 	.word	0x00000000

0800b930 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b930:	4b07      	ldr	r3, [pc, #28]	@ (800b950 <pxCurrentTCBConst2>)
 800b932:	6819      	ldr	r1, [r3, #0]
 800b934:	6808      	ldr	r0, [r1, #0]
 800b936:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b93a:	f380 8809 	msr	PSP, r0
 800b93e:	f3bf 8f6f 	isb	sy
 800b942:	f04f 0000 	mov.w	r0, #0
 800b946:	f380 8811 	msr	BASEPRI, r0
 800b94a:	4770      	bx	lr
 800b94c:	f3af 8000 	nop.w

0800b950 <pxCurrentTCBConst2>:
 800b950:	20000e54 	.word	0x20000e54
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b954:	bf00      	nop
 800b956:	bf00      	nop

0800b958 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b958:	4808      	ldr	r0, [pc, #32]	@ (800b97c <prvPortStartFirstTask+0x24>)
 800b95a:	6800      	ldr	r0, [r0, #0]
 800b95c:	6800      	ldr	r0, [r0, #0]
 800b95e:	f380 8808 	msr	MSP, r0
 800b962:	f04f 0000 	mov.w	r0, #0
 800b966:	f380 8814 	msr	CONTROL, r0
 800b96a:	b662      	cpsie	i
 800b96c:	b661      	cpsie	f
 800b96e:	f3bf 8f4f 	dsb	sy
 800b972:	f3bf 8f6f 	isb	sy
 800b976:	df00      	svc	0
 800b978:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b97a:	bf00      	nop
 800b97c:	e000ed08 	.word	0xe000ed08

0800b980 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b980:	b580      	push	{r7, lr}
 800b982:	b086      	sub	sp, #24
 800b984:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b986:	4b47      	ldr	r3, [pc, #284]	@ (800baa4 <xPortStartScheduler+0x124>)
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	4a47      	ldr	r2, [pc, #284]	@ (800baa8 <xPortStartScheduler+0x128>)
 800b98c:	4293      	cmp	r3, r2
 800b98e:	d10b      	bne.n	800b9a8 <xPortStartScheduler+0x28>
	__asm volatile
 800b990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b994:	f383 8811 	msr	BASEPRI, r3
 800b998:	f3bf 8f6f 	isb	sy
 800b99c:	f3bf 8f4f 	dsb	sy
 800b9a0:	613b      	str	r3, [r7, #16]
}
 800b9a2:	bf00      	nop
 800b9a4:	bf00      	nop
 800b9a6:	e7fd      	b.n	800b9a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b9a8:	4b3e      	ldr	r3, [pc, #248]	@ (800baa4 <xPortStartScheduler+0x124>)
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	4a3f      	ldr	r2, [pc, #252]	@ (800baac <xPortStartScheduler+0x12c>)
 800b9ae:	4293      	cmp	r3, r2
 800b9b0:	d10b      	bne.n	800b9ca <xPortStartScheduler+0x4a>
	__asm volatile
 800b9b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9b6:	f383 8811 	msr	BASEPRI, r3
 800b9ba:	f3bf 8f6f 	isb	sy
 800b9be:	f3bf 8f4f 	dsb	sy
 800b9c2:	60fb      	str	r3, [r7, #12]
}
 800b9c4:	bf00      	nop
 800b9c6:	bf00      	nop
 800b9c8:	e7fd      	b.n	800b9c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b9ca:	4b39      	ldr	r3, [pc, #228]	@ (800bab0 <xPortStartScheduler+0x130>)
 800b9cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b9ce:	697b      	ldr	r3, [r7, #20]
 800b9d0:	781b      	ldrb	r3, [r3, #0]
 800b9d2:	b2db      	uxtb	r3, r3
 800b9d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b9d6:	697b      	ldr	r3, [r7, #20]
 800b9d8:	22ff      	movs	r2, #255	@ 0xff
 800b9da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b9dc:	697b      	ldr	r3, [r7, #20]
 800b9de:	781b      	ldrb	r3, [r3, #0]
 800b9e0:	b2db      	uxtb	r3, r3
 800b9e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b9e4:	78fb      	ldrb	r3, [r7, #3]
 800b9e6:	b2db      	uxtb	r3, r3
 800b9e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b9ec:	b2da      	uxtb	r2, r3
 800b9ee:	4b31      	ldr	r3, [pc, #196]	@ (800bab4 <xPortStartScheduler+0x134>)
 800b9f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b9f2:	4b31      	ldr	r3, [pc, #196]	@ (800bab8 <xPortStartScheduler+0x138>)
 800b9f4:	2207      	movs	r2, #7
 800b9f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b9f8:	e009      	b.n	800ba0e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b9fa:	4b2f      	ldr	r3, [pc, #188]	@ (800bab8 <xPortStartScheduler+0x138>)
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	3b01      	subs	r3, #1
 800ba00:	4a2d      	ldr	r2, [pc, #180]	@ (800bab8 <xPortStartScheduler+0x138>)
 800ba02:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ba04:	78fb      	ldrb	r3, [r7, #3]
 800ba06:	b2db      	uxtb	r3, r3
 800ba08:	005b      	lsls	r3, r3, #1
 800ba0a:	b2db      	uxtb	r3, r3
 800ba0c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ba0e:	78fb      	ldrb	r3, [r7, #3]
 800ba10:	b2db      	uxtb	r3, r3
 800ba12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba16:	2b80      	cmp	r3, #128	@ 0x80
 800ba18:	d0ef      	beq.n	800b9fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ba1a:	4b27      	ldr	r3, [pc, #156]	@ (800bab8 <xPortStartScheduler+0x138>)
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	f1c3 0307 	rsb	r3, r3, #7
 800ba22:	2b04      	cmp	r3, #4
 800ba24:	d00b      	beq.n	800ba3e <xPortStartScheduler+0xbe>
	__asm volatile
 800ba26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba2a:	f383 8811 	msr	BASEPRI, r3
 800ba2e:	f3bf 8f6f 	isb	sy
 800ba32:	f3bf 8f4f 	dsb	sy
 800ba36:	60bb      	str	r3, [r7, #8]
}
 800ba38:	bf00      	nop
 800ba3a:	bf00      	nop
 800ba3c:	e7fd      	b.n	800ba3a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ba3e:	4b1e      	ldr	r3, [pc, #120]	@ (800bab8 <xPortStartScheduler+0x138>)
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	021b      	lsls	r3, r3, #8
 800ba44:	4a1c      	ldr	r2, [pc, #112]	@ (800bab8 <xPortStartScheduler+0x138>)
 800ba46:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ba48:	4b1b      	ldr	r3, [pc, #108]	@ (800bab8 <xPortStartScheduler+0x138>)
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ba50:	4a19      	ldr	r2, [pc, #100]	@ (800bab8 <xPortStartScheduler+0x138>)
 800ba52:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	b2da      	uxtb	r2, r3
 800ba58:	697b      	ldr	r3, [r7, #20]
 800ba5a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ba5c:	4b17      	ldr	r3, [pc, #92]	@ (800babc <xPortStartScheduler+0x13c>)
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	4a16      	ldr	r2, [pc, #88]	@ (800babc <xPortStartScheduler+0x13c>)
 800ba62:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ba66:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ba68:	4b14      	ldr	r3, [pc, #80]	@ (800babc <xPortStartScheduler+0x13c>)
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	4a13      	ldr	r2, [pc, #76]	@ (800babc <xPortStartScheduler+0x13c>)
 800ba6e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ba72:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ba74:	f000 f8da 	bl	800bc2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ba78:	4b11      	ldr	r3, [pc, #68]	@ (800bac0 <xPortStartScheduler+0x140>)
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ba7e:	f000 f8f9 	bl	800bc74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ba82:	4b10      	ldr	r3, [pc, #64]	@ (800bac4 <xPortStartScheduler+0x144>)
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	4a0f      	ldr	r2, [pc, #60]	@ (800bac4 <xPortStartScheduler+0x144>)
 800ba88:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800ba8c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ba8e:	f7ff ff63 	bl	800b958 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ba92:	f7ff f863 	bl	800ab5c <vTaskSwitchContext>
	prvTaskExitError();
 800ba96:	f7ff ff1b 	bl	800b8d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ba9a:	2300      	movs	r3, #0
}
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	3718      	adds	r7, #24
 800baa0:	46bd      	mov	sp, r7
 800baa2:	bd80      	pop	{r7, pc}
 800baa4:	e000ed00 	.word	0xe000ed00
 800baa8:	410fc271 	.word	0x410fc271
 800baac:	410fc270 	.word	0x410fc270
 800bab0:	e000e400 	.word	0xe000e400
 800bab4:	20001480 	.word	0x20001480
 800bab8:	20001484 	.word	0x20001484
 800babc:	e000ed20 	.word	0xe000ed20
 800bac0:	20000010 	.word	0x20000010
 800bac4:	e000ef34 	.word	0xe000ef34

0800bac8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bac8:	b480      	push	{r7}
 800baca:	b083      	sub	sp, #12
 800bacc:	af00      	add	r7, sp, #0
	__asm volatile
 800bace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bad2:	f383 8811 	msr	BASEPRI, r3
 800bad6:	f3bf 8f6f 	isb	sy
 800bada:	f3bf 8f4f 	dsb	sy
 800bade:	607b      	str	r3, [r7, #4]
}
 800bae0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bae2:	4b10      	ldr	r3, [pc, #64]	@ (800bb24 <vPortEnterCritical+0x5c>)
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	3301      	adds	r3, #1
 800bae8:	4a0e      	ldr	r2, [pc, #56]	@ (800bb24 <vPortEnterCritical+0x5c>)
 800baea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800baec:	4b0d      	ldr	r3, [pc, #52]	@ (800bb24 <vPortEnterCritical+0x5c>)
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	2b01      	cmp	r3, #1
 800baf2:	d110      	bne.n	800bb16 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800baf4:	4b0c      	ldr	r3, [pc, #48]	@ (800bb28 <vPortEnterCritical+0x60>)
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	b2db      	uxtb	r3, r3
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d00b      	beq.n	800bb16 <vPortEnterCritical+0x4e>
	__asm volatile
 800bafe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb02:	f383 8811 	msr	BASEPRI, r3
 800bb06:	f3bf 8f6f 	isb	sy
 800bb0a:	f3bf 8f4f 	dsb	sy
 800bb0e:	603b      	str	r3, [r7, #0]
}
 800bb10:	bf00      	nop
 800bb12:	bf00      	nop
 800bb14:	e7fd      	b.n	800bb12 <vPortEnterCritical+0x4a>
	}
}
 800bb16:	bf00      	nop
 800bb18:	370c      	adds	r7, #12
 800bb1a:	46bd      	mov	sp, r7
 800bb1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb20:	4770      	bx	lr
 800bb22:	bf00      	nop
 800bb24:	20000010 	.word	0x20000010
 800bb28:	e000ed04 	.word	0xe000ed04

0800bb2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bb2c:	b480      	push	{r7}
 800bb2e:	b083      	sub	sp, #12
 800bb30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bb32:	4b12      	ldr	r3, [pc, #72]	@ (800bb7c <vPortExitCritical+0x50>)
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d10b      	bne.n	800bb52 <vPortExitCritical+0x26>
	__asm volatile
 800bb3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb3e:	f383 8811 	msr	BASEPRI, r3
 800bb42:	f3bf 8f6f 	isb	sy
 800bb46:	f3bf 8f4f 	dsb	sy
 800bb4a:	607b      	str	r3, [r7, #4]
}
 800bb4c:	bf00      	nop
 800bb4e:	bf00      	nop
 800bb50:	e7fd      	b.n	800bb4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bb52:	4b0a      	ldr	r3, [pc, #40]	@ (800bb7c <vPortExitCritical+0x50>)
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	3b01      	subs	r3, #1
 800bb58:	4a08      	ldr	r2, [pc, #32]	@ (800bb7c <vPortExitCritical+0x50>)
 800bb5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bb5c:	4b07      	ldr	r3, [pc, #28]	@ (800bb7c <vPortExitCritical+0x50>)
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d105      	bne.n	800bb70 <vPortExitCritical+0x44>
 800bb64:	2300      	movs	r3, #0
 800bb66:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bb68:	683b      	ldr	r3, [r7, #0]
 800bb6a:	f383 8811 	msr	BASEPRI, r3
}
 800bb6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bb70:	bf00      	nop
 800bb72:	370c      	adds	r7, #12
 800bb74:	46bd      	mov	sp, r7
 800bb76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7a:	4770      	bx	lr
 800bb7c:	20000010 	.word	0x20000010

0800bb80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bb80:	f3ef 8009 	mrs	r0, PSP
 800bb84:	f3bf 8f6f 	isb	sy
 800bb88:	4b15      	ldr	r3, [pc, #84]	@ (800bbe0 <pxCurrentTCBConst>)
 800bb8a:	681a      	ldr	r2, [r3, #0]
 800bb8c:	f01e 0f10 	tst.w	lr, #16
 800bb90:	bf08      	it	eq
 800bb92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bb96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb9a:	6010      	str	r0, [r2, #0]
 800bb9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bba0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bba4:	f380 8811 	msr	BASEPRI, r0
 800bba8:	f3bf 8f4f 	dsb	sy
 800bbac:	f3bf 8f6f 	isb	sy
 800bbb0:	f7fe ffd4 	bl	800ab5c <vTaskSwitchContext>
 800bbb4:	f04f 0000 	mov.w	r0, #0
 800bbb8:	f380 8811 	msr	BASEPRI, r0
 800bbbc:	bc09      	pop	{r0, r3}
 800bbbe:	6819      	ldr	r1, [r3, #0]
 800bbc0:	6808      	ldr	r0, [r1, #0]
 800bbc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbc6:	f01e 0f10 	tst.w	lr, #16
 800bbca:	bf08      	it	eq
 800bbcc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bbd0:	f380 8809 	msr	PSP, r0
 800bbd4:	f3bf 8f6f 	isb	sy
 800bbd8:	4770      	bx	lr
 800bbda:	bf00      	nop
 800bbdc:	f3af 8000 	nop.w

0800bbe0 <pxCurrentTCBConst>:
 800bbe0:	20000e54 	.word	0x20000e54
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bbe4:	bf00      	nop
 800bbe6:	bf00      	nop

0800bbe8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	b082      	sub	sp, #8
 800bbec:	af00      	add	r7, sp, #0
	__asm volatile
 800bbee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbf2:	f383 8811 	msr	BASEPRI, r3
 800bbf6:	f3bf 8f6f 	isb	sy
 800bbfa:	f3bf 8f4f 	dsb	sy
 800bbfe:	607b      	str	r3, [r7, #4]
}
 800bc00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bc02:	f7fe feeb 	bl	800a9dc <xTaskIncrementTick>
 800bc06:	4603      	mov	r3, r0
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d003      	beq.n	800bc14 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bc0c:	4b06      	ldr	r3, [pc, #24]	@ (800bc28 <SysTick_Handler+0x40>)
 800bc0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc12:	601a      	str	r2, [r3, #0]
 800bc14:	2300      	movs	r3, #0
 800bc16:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bc18:	683b      	ldr	r3, [r7, #0]
 800bc1a:	f383 8811 	msr	BASEPRI, r3
}
 800bc1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bc20:	bf00      	nop
 800bc22:	3708      	adds	r7, #8
 800bc24:	46bd      	mov	sp, r7
 800bc26:	bd80      	pop	{r7, pc}
 800bc28:	e000ed04 	.word	0xe000ed04

0800bc2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bc2c:	b480      	push	{r7}
 800bc2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bc30:	4b0b      	ldr	r3, [pc, #44]	@ (800bc60 <vPortSetupTimerInterrupt+0x34>)
 800bc32:	2200      	movs	r2, #0
 800bc34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bc36:	4b0b      	ldr	r3, [pc, #44]	@ (800bc64 <vPortSetupTimerInterrupt+0x38>)
 800bc38:	2200      	movs	r2, #0
 800bc3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bc3c:	4b0a      	ldr	r3, [pc, #40]	@ (800bc68 <vPortSetupTimerInterrupt+0x3c>)
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	4a0a      	ldr	r2, [pc, #40]	@ (800bc6c <vPortSetupTimerInterrupt+0x40>)
 800bc42:	fba2 2303 	umull	r2, r3, r2, r3
 800bc46:	099b      	lsrs	r3, r3, #6
 800bc48:	4a09      	ldr	r2, [pc, #36]	@ (800bc70 <vPortSetupTimerInterrupt+0x44>)
 800bc4a:	3b01      	subs	r3, #1
 800bc4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bc4e:	4b04      	ldr	r3, [pc, #16]	@ (800bc60 <vPortSetupTimerInterrupt+0x34>)
 800bc50:	2207      	movs	r2, #7
 800bc52:	601a      	str	r2, [r3, #0]
}
 800bc54:	bf00      	nop
 800bc56:	46bd      	mov	sp, r7
 800bc58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc5c:	4770      	bx	lr
 800bc5e:	bf00      	nop
 800bc60:	e000e010 	.word	0xe000e010
 800bc64:	e000e018 	.word	0xe000e018
 800bc68:	20000004 	.word	0x20000004
 800bc6c:	10624dd3 	.word	0x10624dd3
 800bc70:	e000e014 	.word	0xe000e014

0800bc74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bc74:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800bc84 <vPortEnableVFP+0x10>
 800bc78:	6801      	ldr	r1, [r0, #0]
 800bc7a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800bc7e:	6001      	str	r1, [r0, #0]
 800bc80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bc82:	bf00      	nop
 800bc84:	e000ed88 	.word	0xe000ed88

0800bc88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bc88:	b480      	push	{r7}
 800bc8a:	b085      	sub	sp, #20
 800bc8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bc8e:	f3ef 8305 	mrs	r3, IPSR
 800bc92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	2b0f      	cmp	r3, #15
 800bc98:	d915      	bls.n	800bcc6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bc9a:	4a18      	ldr	r2, [pc, #96]	@ (800bcfc <vPortValidateInterruptPriority+0x74>)
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	4413      	add	r3, r2
 800bca0:	781b      	ldrb	r3, [r3, #0]
 800bca2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bca4:	4b16      	ldr	r3, [pc, #88]	@ (800bd00 <vPortValidateInterruptPriority+0x78>)
 800bca6:	781b      	ldrb	r3, [r3, #0]
 800bca8:	7afa      	ldrb	r2, [r7, #11]
 800bcaa:	429a      	cmp	r2, r3
 800bcac:	d20b      	bcs.n	800bcc6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800bcae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcb2:	f383 8811 	msr	BASEPRI, r3
 800bcb6:	f3bf 8f6f 	isb	sy
 800bcba:	f3bf 8f4f 	dsb	sy
 800bcbe:	607b      	str	r3, [r7, #4]
}
 800bcc0:	bf00      	nop
 800bcc2:	bf00      	nop
 800bcc4:	e7fd      	b.n	800bcc2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bcc6:	4b0f      	ldr	r3, [pc, #60]	@ (800bd04 <vPortValidateInterruptPriority+0x7c>)
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800bcce:	4b0e      	ldr	r3, [pc, #56]	@ (800bd08 <vPortValidateInterruptPriority+0x80>)
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	429a      	cmp	r2, r3
 800bcd4:	d90b      	bls.n	800bcee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800bcd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcda:	f383 8811 	msr	BASEPRI, r3
 800bcde:	f3bf 8f6f 	isb	sy
 800bce2:	f3bf 8f4f 	dsb	sy
 800bce6:	603b      	str	r3, [r7, #0]
}
 800bce8:	bf00      	nop
 800bcea:	bf00      	nop
 800bcec:	e7fd      	b.n	800bcea <vPortValidateInterruptPriority+0x62>
	}
 800bcee:	bf00      	nop
 800bcf0:	3714      	adds	r7, #20
 800bcf2:	46bd      	mov	sp, r7
 800bcf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf8:	4770      	bx	lr
 800bcfa:	bf00      	nop
 800bcfc:	e000e3f0 	.word	0xe000e3f0
 800bd00:	20001480 	.word	0x20001480
 800bd04:	e000ed0c 	.word	0xe000ed0c
 800bd08:	20001484 	.word	0x20001484

0800bd0c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	b08a      	sub	sp, #40	@ 0x28
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bd14:	2300      	movs	r3, #0
 800bd16:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bd18:	f7fe fda4 	bl	800a864 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bd1c:	4b5a      	ldr	r3, [pc, #360]	@ (800be88 <pvPortMalloc+0x17c>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d101      	bne.n	800bd28 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bd24:	f000 f916 	bl	800bf54 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bd28:	4b58      	ldr	r3, [pc, #352]	@ (800be8c <pvPortMalloc+0x180>)
 800bd2a:	681a      	ldr	r2, [r3, #0]
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	4013      	ands	r3, r2
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	f040 8090 	bne.w	800be56 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d01e      	beq.n	800bd7a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800bd3c:	2208      	movs	r2, #8
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	4413      	add	r3, r2
 800bd42:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f003 0307 	and.w	r3, r3, #7
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d015      	beq.n	800bd7a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	f023 0307 	bic.w	r3, r3, #7
 800bd54:	3308      	adds	r3, #8
 800bd56:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	f003 0307 	and.w	r3, r3, #7
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d00b      	beq.n	800bd7a <pvPortMalloc+0x6e>
	__asm volatile
 800bd62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd66:	f383 8811 	msr	BASEPRI, r3
 800bd6a:	f3bf 8f6f 	isb	sy
 800bd6e:	f3bf 8f4f 	dsb	sy
 800bd72:	617b      	str	r3, [r7, #20]
}
 800bd74:	bf00      	nop
 800bd76:	bf00      	nop
 800bd78:	e7fd      	b.n	800bd76 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d06a      	beq.n	800be56 <pvPortMalloc+0x14a>
 800bd80:	4b43      	ldr	r3, [pc, #268]	@ (800be90 <pvPortMalloc+0x184>)
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	687a      	ldr	r2, [r7, #4]
 800bd86:	429a      	cmp	r2, r3
 800bd88:	d865      	bhi.n	800be56 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bd8a:	4b42      	ldr	r3, [pc, #264]	@ (800be94 <pvPortMalloc+0x188>)
 800bd8c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bd8e:	4b41      	ldr	r3, [pc, #260]	@ (800be94 <pvPortMalloc+0x188>)
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bd94:	e004      	b.n	800bda0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800bd96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd98:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bd9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bda0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bda2:	685b      	ldr	r3, [r3, #4]
 800bda4:	687a      	ldr	r2, [r7, #4]
 800bda6:	429a      	cmp	r2, r3
 800bda8:	d903      	bls.n	800bdb2 <pvPortMalloc+0xa6>
 800bdaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d1f1      	bne.n	800bd96 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bdb2:	4b35      	ldr	r3, [pc, #212]	@ (800be88 <pvPortMalloc+0x17c>)
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bdb8:	429a      	cmp	r2, r3
 800bdba:	d04c      	beq.n	800be56 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bdbc:	6a3b      	ldr	r3, [r7, #32]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	2208      	movs	r2, #8
 800bdc2:	4413      	add	r3, r2
 800bdc4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bdc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdc8:	681a      	ldr	r2, [r3, #0]
 800bdca:	6a3b      	ldr	r3, [r7, #32]
 800bdcc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bdce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdd0:	685a      	ldr	r2, [r3, #4]
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	1ad2      	subs	r2, r2, r3
 800bdd6:	2308      	movs	r3, #8
 800bdd8:	005b      	lsls	r3, r3, #1
 800bdda:	429a      	cmp	r2, r3
 800bddc:	d920      	bls.n	800be20 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bdde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	4413      	add	r3, r2
 800bde4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bde6:	69bb      	ldr	r3, [r7, #24]
 800bde8:	f003 0307 	and.w	r3, r3, #7
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d00b      	beq.n	800be08 <pvPortMalloc+0xfc>
	__asm volatile
 800bdf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdf4:	f383 8811 	msr	BASEPRI, r3
 800bdf8:	f3bf 8f6f 	isb	sy
 800bdfc:	f3bf 8f4f 	dsb	sy
 800be00:	613b      	str	r3, [r7, #16]
}
 800be02:	bf00      	nop
 800be04:	bf00      	nop
 800be06:	e7fd      	b.n	800be04 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800be08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be0a:	685a      	ldr	r2, [r3, #4]
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	1ad2      	subs	r2, r2, r3
 800be10:	69bb      	ldr	r3, [r7, #24]
 800be12:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800be14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be16:	687a      	ldr	r2, [r7, #4]
 800be18:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800be1a:	69b8      	ldr	r0, [r7, #24]
 800be1c:	f000 f8fc 	bl	800c018 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800be20:	4b1b      	ldr	r3, [pc, #108]	@ (800be90 <pvPortMalloc+0x184>)
 800be22:	681a      	ldr	r2, [r3, #0]
 800be24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be26:	685b      	ldr	r3, [r3, #4]
 800be28:	1ad3      	subs	r3, r2, r3
 800be2a:	4a19      	ldr	r2, [pc, #100]	@ (800be90 <pvPortMalloc+0x184>)
 800be2c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800be2e:	4b18      	ldr	r3, [pc, #96]	@ (800be90 <pvPortMalloc+0x184>)
 800be30:	681a      	ldr	r2, [r3, #0]
 800be32:	4b19      	ldr	r3, [pc, #100]	@ (800be98 <pvPortMalloc+0x18c>)
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	429a      	cmp	r2, r3
 800be38:	d203      	bcs.n	800be42 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800be3a:	4b15      	ldr	r3, [pc, #84]	@ (800be90 <pvPortMalloc+0x184>)
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	4a16      	ldr	r2, [pc, #88]	@ (800be98 <pvPortMalloc+0x18c>)
 800be40:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800be42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be44:	685a      	ldr	r2, [r3, #4]
 800be46:	4b11      	ldr	r3, [pc, #68]	@ (800be8c <pvPortMalloc+0x180>)
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	431a      	orrs	r2, r3
 800be4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be4e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800be50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be52:	2200      	movs	r2, #0
 800be54:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800be56:	f7fe fd13 	bl	800a880 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800be5a:	69fb      	ldr	r3, [r7, #28]
 800be5c:	f003 0307 	and.w	r3, r3, #7
 800be60:	2b00      	cmp	r3, #0
 800be62:	d00b      	beq.n	800be7c <pvPortMalloc+0x170>
	__asm volatile
 800be64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be68:	f383 8811 	msr	BASEPRI, r3
 800be6c:	f3bf 8f6f 	isb	sy
 800be70:	f3bf 8f4f 	dsb	sy
 800be74:	60fb      	str	r3, [r7, #12]
}
 800be76:	bf00      	nop
 800be78:	bf00      	nop
 800be7a:	e7fd      	b.n	800be78 <pvPortMalloc+0x16c>
	return pvReturn;
 800be7c:	69fb      	ldr	r3, [r7, #28]
}
 800be7e:	4618      	mov	r0, r3
 800be80:	3728      	adds	r7, #40	@ 0x28
 800be82:	46bd      	mov	sp, r7
 800be84:	bd80      	pop	{r7, pc}
 800be86:	bf00      	nop
 800be88:	20003490 	.word	0x20003490
 800be8c:	2000349c 	.word	0x2000349c
 800be90:	20003494 	.word	0x20003494
 800be94:	20003488 	.word	0x20003488
 800be98:	20003498 	.word	0x20003498

0800be9c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b086      	sub	sp, #24
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d04a      	beq.n	800bf44 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800beae:	2308      	movs	r3, #8
 800beb0:	425b      	negs	r3, r3
 800beb2:	697a      	ldr	r2, [r7, #20]
 800beb4:	4413      	add	r3, r2
 800beb6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800beb8:	697b      	ldr	r3, [r7, #20]
 800beba:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bebc:	693b      	ldr	r3, [r7, #16]
 800bebe:	685a      	ldr	r2, [r3, #4]
 800bec0:	4b22      	ldr	r3, [pc, #136]	@ (800bf4c <vPortFree+0xb0>)
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	4013      	ands	r3, r2
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d10b      	bne.n	800bee2 <vPortFree+0x46>
	__asm volatile
 800beca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bece:	f383 8811 	msr	BASEPRI, r3
 800bed2:	f3bf 8f6f 	isb	sy
 800bed6:	f3bf 8f4f 	dsb	sy
 800beda:	60fb      	str	r3, [r7, #12]
}
 800bedc:	bf00      	nop
 800bede:	bf00      	nop
 800bee0:	e7fd      	b.n	800bede <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800bee2:	693b      	ldr	r3, [r7, #16]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d00b      	beq.n	800bf02 <vPortFree+0x66>
	__asm volatile
 800beea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beee:	f383 8811 	msr	BASEPRI, r3
 800bef2:	f3bf 8f6f 	isb	sy
 800bef6:	f3bf 8f4f 	dsb	sy
 800befa:	60bb      	str	r3, [r7, #8]
}
 800befc:	bf00      	nop
 800befe:	bf00      	nop
 800bf00:	e7fd      	b.n	800befe <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bf02:	693b      	ldr	r3, [r7, #16]
 800bf04:	685a      	ldr	r2, [r3, #4]
 800bf06:	4b11      	ldr	r3, [pc, #68]	@ (800bf4c <vPortFree+0xb0>)
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	4013      	ands	r3, r2
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d019      	beq.n	800bf44 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bf10:	693b      	ldr	r3, [r7, #16]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d115      	bne.n	800bf44 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bf18:	693b      	ldr	r3, [r7, #16]
 800bf1a:	685a      	ldr	r2, [r3, #4]
 800bf1c:	4b0b      	ldr	r3, [pc, #44]	@ (800bf4c <vPortFree+0xb0>)
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	43db      	mvns	r3, r3
 800bf22:	401a      	ands	r2, r3
 800bf24:	693b      	ldr	r3, [r7, #16]
 800bf26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800bf28:	f7fe fc9c 	bl	800a864 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800bf2c:	693b      	ldr	r3, [r7, #16]
 800bf2e:	685a      	ldr	r2, [r3, #4]
 800bf30:	4b07      	ldr	r3, [pc, #28]	@ (800bf50 <vPortFree+0xb4>)
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	4413      	add	r3, r2
 800bf36:	4a06      	ldr	r2, [pc, #24]	@ (800bf50 <vPortFree+0xb4>)
 800bf38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bf3a:	6938      	ldr	r0, [r7, #16]
 800bf3c:	f000 f86c 	bl	800c018 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800bf40:	f7fe fc9e 	bl	800a880 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bf44:	bf00      	nop
 800bf46:	3718      	adds	r7, #24
 800bf48:	46bd      	mov	sp, r7
 800bf4a:	bd80      	pop	{r7, pc}
 800bf4c:	2000349c 	.word	0x2000349c
 800bf50:	20003494 	.word	0x20003494

0800bf54 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bf54:	b480      	push	{r7}
 800bf56:	b085      	sub	sp, #20
 800bf58:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800bf5a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800bf5e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bf60:	4b27      	ldr	r3, [pc, #156]	@ (800c000 <prvHeapInit+0xac>)
 800bf62:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	f003 0307 	and.w	r3, r3, #7
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d00c      	beq.n	800bf88 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	3307      	adds	r3, #7
 800bf72:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	f023 0307 	bic.w	r3, r3, #7
 800bf7a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800bf7c:	68ba      	ldr	r2, [r7, #8]
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	1ad3      	subs	r3, r2, r3
 800bf82:	4a1f      	ldr	r2, [pc, #124]	@ (800c000 <prvHeapInit+0xac>)
 800bf84:	4413      	add	r3, r2
 800bf86:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bf8c:	4a1d      	ldr	r2, [pc, #116]	@ (800c004 <prvHeapInit+0xb0>)
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bf92:	4b1c      	ldr	r3, [pc, #112]	@ (800c004 <prvHeapInit+0xb0>)
 800bf94:	2200      	movs	r2, #0
 800bf96:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	68ba      	ldr	r2, [r7, #8]
 800bf9c:	4413      	add	r3, r2
 800bf9e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bfa0:	2208      	movs	r2, #8
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	1a9b      	subs	r3, r3, r2
 800bfa6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	f023 0307 	bic.w	r3, r3, #7
 800bfae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	4a15      	ldr	r2, [pc, #84]	@ (800c008 <prvHeapInit+0xb4>)
 800bfb4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bfb6:	4b14      	ldr	r3, [pc, #80]	@ (800c008 <prvHeapInit+0xb4>)
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	2200      	movs	r2, #0
 800bfbc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bfbe:	4b12      	ldr	r3, [pc, #72]	@ (800c008 <prvHeapInit+0xb4>)
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	2200      	movs	r2, #0
 800bfc4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bfca:	683b      	ldr	r3, [r7, #0]
 800bfcc:	68fa      	ldr	r2, [r7, #12]
 800bfce:	1ad2      	subs	r2, r2, r3
 800bfd0:	683b      	ldr	r3, [r7, #0]
 800bfd2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bfd4:	4b0c      	ldr	r3, [pc, #48]	@ (800c008 <prvHeapInit+0xb4>)
 800bfd6:	681a      	ldr	r2, [r3, #0]
 800bfd8:	683b      	ldr	r3, [r7, #0]
 800bfda:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bfdc:	683b      	ldr	r3, [r7, #0]
 800bfde:	685b      	ldr	r3, [r3, #4]
 800bfe0:	4a0a      	ldr	r2, [pc, #40]	@ (800c00c <prvHeapInit+0xb8>)
 800bfe2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bfe4:	683b      	ldr	r3, [r7, #0]
 800bfe6:	685b      	ldr	r3, [r3, #4]
 800bfe8:	4a09      	ldr	r2, [pc, #36]	@ (800c010 <prvHeapInit+0xbc>)
 800bfea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bfec:	4b09      	ldr	r3, [pc, #36]	@ (800c014 <prvHeapInit+0xc0>)
 800bfee:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800bff2:	601a      	str	r2, [r3, #0]
}
 800bff4:	bf00      	nop
 800bff6:	3714      	adds	r7, #20
 800bff8:	46bd      	mov	sp, r7
 800bffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffe:	4770      	bx	lr
 800c000:	20001488 	.word	0x20001488
 800c004:	20003488 	.word	0x20003488
 800c008:	20003490 	.word	0x20003490
 800c00c:	20003498 	.word	0x20003498
 800c010:	20003494 	.word	0x20003494
 800c014:	2000349c 	.word	0x2000349c

0800c018 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c018:	b480      	push	{r7}
 800c01a:	b085      	sub	sp, #20
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c020:	4b28      	ldr	r3, [pc, #160]	@ (800c0c4 <prvInsertBlockIntoFreeList+0xac>)
 800c022:	60fb      	str	r3, [r7, #12]
 800c024:	e002      	b.n	800c02c <prvInsertBlockIntoFreeList+0x14>
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	60fb      	str	r3, [r7, #12]
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	687a      	ldr	r2, [r7, #4]
 800c032:	429a      	cmp	r2, r3
 800c034:	d8f7      	bhi.n	800c026 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	685b      	ldr	r3, [r3, #4]
 800c03e:	68ba      	ldr	r2, [r7, #8]
 800c040:	4413      	add	r3, r2
 800c042:	687a      	ldr	r2, [r7, #4]
 800c044:	429a      	cmp	r2, r3
 800c046:	d108      	bne.n	800c05a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	685a      	ldr	r2, [r3, #4]
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	685b      	ldr	r3, [r3, #4]
 800c050:	441a      	add	r2, r3
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	685b      	ldr	r3, [r3, #4]
 800c062:	68ba      	ldr	r2, [r7, #8]
 800c064:	441a      	add	r2, r3
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	429a      	cmp	r2, r3
 800c06c:	d118      	bne.n	800c0a0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	681a      	ldr	r2, [r3, #0]
 800c072:	4b15      	ldr	r3, [pc, #84]	@ (800c0c8 <prvInsertBlockIntoFreeList+0xb0>)
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	429a      	cmp	r2, r3
 800c078:	d00d      	beq.n	800c096 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	685a      	ldr	r2, [r3, #4]
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	685b      	ldr	r3, [r3, #4]
 800c084:	441a      	add	r2, r3
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	681a      	ldr	r2, [r3, #0]
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	601a      	str	r2, [r3, #0]
 800c094:	e008      	b.n	800c0a8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c096:	4b0c      	ldr	r3, [pc, #48]	@ (800c0c8 <prvInsertBlockIntoFreeList+0xb0>)
 800c098:	681a      	ldr	r2, [r3, #0]
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	601a      	str	r2, [r3, #0]
 800c09e:	e003      	b.n	800c0a8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	681a      	ldr	r2, [r3, #0]
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c0a8:	68fa      	ldr	r2, [r7, #12]
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	429a      	cmp	r2, r3
 800c0ae:	d002      	beq.n	800c0b6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	687a      	ldr	r2, [r7, #4]
 800c0b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c0b6:	bf00      	nop
 800c0b8:	3714      	adds	r7, #20
 800c0ba:	46bd      	mov	sp, r7
 800c0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c0:	4770      	bx	lr
 800c0c2:	bf00      	nop
 800c0c4:	20003488 	.word	0x20003488
 800c0c8:	20003490 	.word	0x20003490

0800c0cc <__cvt>:
 800c0cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c0d0:	ec57 6b10 	vmov	r6, r7, d0
 800c0d4:	2f00      	cmp	r7, #0
 800c0d6:	460c      	mov	r4, r1
 800c0d8:	4619      	mov	r1, r3
 800c0da:	463b      	mov	r3, r7
 800c0dc:	bfbb      	ittet	lt
 800c0de:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c0e2:	461f      	movlt	r7, r3
 800c0e4:	2300      	movge	r3, #0
 800c0e6:	232d      	movlt	r3, #45	@ 0x2d
 800c0e8:	700b      	strb	r3, [r1, #0]
 800c0ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c0ec:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c0f0:	4691      	mov	r9, r2
 800c0f2:	f023 0820 	bic.w	r8, r3, #32
 800c0f6:	bfbc      	itt	lt
 800c0f8:	4632      	movlt	r2, r6
 800c0fa:	4616      	movlt	r6, r2
 800c0fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c100:	d005      	beq.n	800c10e <__cvt+0x42>
 800c102:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c106:	d100      	bne.n	800c10a <__cvt+0x3e>
 800c108:	3401      	adds	r4, #1
 800c10a:	2102      	movs	r1, #2
 800c10c:	e000      	b.n	800c110 <__cvt+0x44>
 800c10e:	2103      	movs	r1, #3
 800c110:	ab03      	add	r3, sp, #12
 800c112:	9301      	str	r3, [sp, #4]
 800c114:	ab02      	add	r3, sp, #8
 800c116:	9300      	str	r3, [sp, #0]
 800c118:	ec47 6b10 	vmov	d0, r6, r7
 800c11c:	4653      	mov	r3, sl
 800c11e:	4622      	mov	r2, r4
 800c120:	f001 f8f2 	bl	800d308 <_dtoa_r>
 800c124:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c128:	4605      	mov	r5, r0
 800c12a:	d119      	bne.n	800c160 <__cvt+0x94>
 800c12c:	f019 0f01 	tst.w	r9, #1
 800c130:	d00e      	beq.n	800c150 <__cvt+0x84>
 800c132:	eb00 0904 	add.w	r9, r0, r4
 800c136:	2200      	movs	r2, #0
 800c138:	2300      	movs	r3, #0
 800c13a:	4630      	mov	r0, r6
 800c13c:	4639      	mov	r1, r7
 800c13e:	f7f4 fccb 	bl	8000ad8 <__aeabi_dcmpeq>
 800c142:	b108      	cbz	r0, 800c148 <__cvt+0x7c>
 800c144:	f8cd 900c 	str.w	r9, [sp, #12]
 800c148:	2230      	movs	r2, #48	@ 0x30
 800c14a:	9b03      	ldr	r3, [sp, #12]
 800c14c:	454b      	cmp	r3, r9
 800c14e:	d31e      	bcc.n	800c18e <__cvt+0xc2>
 800c150:	9b03      	ldr	r3, [sp, #12]
 800c152:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c154:	1b5b      	subs	r3, r3, r5
 800c156:	4628      	mov	r0, r5
 800c158:	6013      	str	r3, [r2, #0]
 800c15a:	b004      	add	sp, #16
 800c15c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c160:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c164:	eb00 0904 	add.w	r9, r0, r4
 800c168:	d1e5      	bne.n	800c136 <__cvt+0x6a>
 800c16a:	7803      	ldrb	r3, [r0, #0]
 800c16c:	2b30      	cmp	r3, #48	@ 0x30
 800c16e:	d10a      	bne.n	800c186 <__cvt+0xba>
 800c170:	2200      	movs	r2, #0
 800c172:	2300      	movs	r3, #0
 800c174:	4630      	mov	r0, r6
 800c176:	4639      	mov	r1, r7
 800c178:	f7f4 fcae 	bl	8000ad8 <__aeabi_dcmpeq>
 800c17c:	b918      	cbnz	r0, 800c186 <__cvt+0xba>
 800c17e:	f1c4 0401 	rsb	r4, r4, #1
 800c182:	f8ca 4000 	str.w	r4, [sl]
 800c186:	f8da 3000 	ldr.w	r3, [sl]
 800c18a:	4499      	add	r9, r3
 800c18c:	e7d3      	b.n	800c136 <__cvt+0x6a>
 800c18e:	1c59      	adds	r1, r3, #1
 800c190:	9103      	str	r1, [sp, #12]
 800c192:	701a      	strb	r2, [r3, #0]
 800c194:	e7d9      	b.n	800c14a <__cvt+0x7e>

0800c196 <__exponent>:
 800c196:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c198:	2900      	cmp	r1, #0
 800c19a:	bfba      	itte	lt
 800c19c:	4249      	neglt	r1, r1
 800c19e:	232d      	movlt	r3, #45	@ 0x2d
 800c1a0:	232b      	movge	r3, #43	@ 0x2b
 800c1a2:	2909      	cmp	r1, #9
 800c1a4:	7002      	strb	r2, [r0, #0]
 800c1a6:	7043      	strb	r3, [r0, #1]
 800c1a8:	dd29      	ble.n	800c1fe <__exponent+0x68>
 800c1aa:	f10d 0307 	add.w	r3, sp, #7
 800c1ae:	461d      	mov	r5, r3
 800c1b0:	270a      	movs	r7, #10
 800c1b2:	461a      	mov	r2, r3
 800c1b4:	fbb1 f6f7 	udiv	r6, r1, r7
 800c1b8:	fb07 1416 	mls	r4, r7, r6, r1
 800c1bc:	3430      	adds	r4, #48	@ 0x30
 800c1be:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c1c2:	460c      	mov	r4, r1
 800c1c4:	2c63      	cmp	r4, #99	@ 0x63
 800c1c6:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800c1ca:	4631      	mov	r1, r6
 800c1cc:	dcf1      	bgt.n	800c1b2 <__exponent+0x1c>
 800c1ce:	3130      	adds	r1, #48	@ 0x30
 800c1d0:	1e94      	subs	r4, r2, #2
 800c1d2:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c1d6:	1c41      	adds	r1, r0, #1
 800c1d8:	4623      	mov	r3, r4
 800c1da:	42ab      	cmp	r3, r5
 800c1dc:	d30a      	bcc.n	800c1f4 <__exponent+0x5e>
 800c1de:	f10d 0309 	add.w	r3, sp, #9
 800c1e2:	1a9b      	subs	r3, r3, r2
 800c1e4:	42ac      	cmp	r4, r5
 800c1e6:	bf88      	it	hi
 800c1e8:	2300      	movhi	r3, #0
 800c1ea:	3302      	adds	r3, #2
 800c1ec:	4403      	add	r3, r0
 800c1ee:	1a18      	subs	r0, r3, r0
 800c1f0:	b003      	add	sp, #12
 800c1f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c1f4:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c1f8:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c1fc:	e7ed      	b.n	800c1da <__exponent+0x44>
 800c1fe:	2330      	movs	r3, #48	@ 0x30
 800c200:	3130      	adds	r1, #48	@ 0x30
 800c202:	7083      	strb	r3, [r0, #2]
 800c204:	70c1      	strb	r1, [r0, #3]
 800c206:	1d03      	adds	r3, r0, #4
 800c208:	e7f1      	b.n	800c1ee <__exponent+0x58>
	...

0800c20c <_printf_float>:
 800c20c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c210:	b08d      	sub	sp, #52	@ 0x34
 800c212:	460c      	mov	r4, r1
 800c214:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c218:	4616      	mov	r6, r2
 800c21a:	461f      	mov	r7, r3
 800c21c:	4605      	mov	r5, r0
 800c21e:	f000 ff09 	bl	800d034 <_localeconv_r>
 800c222:	6803      	ldr	r3, [r0, #0]
 800c224:	9304      	str	r3, [sp, #16]
 800c226:	4618      	mov	r0, r3
 800c228:	f7f4 f82a 	bl	8000280 <strlen>
 800c22c:	2300      	movs	r3, #0
 800c22e:	930a      	str	r3, [sp, #40]	@ 0x28
 800c230:	f8d8 3000 	ldr.w	r3, [r8]
 800c234:	9005      	str	r0, [sp, #20]
 800c236:	3307      	adds	r3, #7
 800c238:	f023 0307 	bic.w	r3, r3, #7
 800c23c:	f103 0208 	add.w	r2, r3, #8
 800c240:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c244:	f8d4 b000 	ldr.w	fp, [r4]
 800c248:	f8c8 2000 	str.w	r2, [r8]
 800c24c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c250:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c254:	9307      	str	r3, [sp, #28]
 800c256:	f8cd 8018 	str.w	r8, [sp, #24]
 800c25a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c25e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c262:	4b9c      	ldr	r3, [pc, #624]	@ (800c4d4 <_printf_float+0x2c8>)
 800c264:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c268:	f7f4 fc68 	bl	8000b3c <__aeabi_dcmpun>
 800c26c:	bb70      	cbnz	r0, 800c2cc <_printf_float+0xc0>
 800c26e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c272:	4b98      	ldr	r3, [pc, #608]	@ (800c4d4 <_printf_float+0x2c8>)
 800c274:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c278:	f7f4 fc42 	bl	8000b00 <__aeabi_dcmple>
 800c27c:	bb30      	cbnz	r0, 800c2cc <_printf_float+0xc0>
 800c27e:	2200      	movs	r2, #0
 800c280:	2300      	movs	r3, #0
 800c282:	4640      	mov	r0, r8
 800c284:	4649      	mov	r1, r9
 800c286:	f7f4 fc31 	bl	8000aec <__aeabi_dcmplt>
 800c28a:	b110      	cbz	r0, 800c292 <_printf_float+0x86>
 800c28c:	232d      	movs	r3, #45	@ 0x2d
 800c28e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c292:	4a91      	ldr	r2, [pc, #580]	@ (800c4d8 <_printf_float+0x2cc>)
 800c294:	4b91      	ldr	r3, [pc, #580]	@ (800c4dc <_printf_float+0x2d0>)
 800c296:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c29a:	bf94      	ite	ls
 800c29c:	4690      	movls	r8, r2
 800c29e:	4698      	movhi	r8, r3
 800c2a0:	2303      	movs	r3, #3
 800c2a2:	6123      	str	r3, [r4, #16]
 800c2a4:	f02b 0304 	bic.w	r3, fp, #4
 800c2a8:	6023      	str	r3, [r4, #0]
 800c2aa:	f04f 0900 	mov.w	r9, #0
 800c2ae:	9700      	str	r7, [sp, #0]
 800c2b0:	4633      	mov	r3, r6
 800c2b2:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c2b4:	4621      	mov	r1, r4
 800c2b6:	4628      	mov	r0, r5
 800c2b8:	f000 f9d2 	bl	800c660 <_printf_common>
 800c2bc:	3001      	adds	r0, #1
 800c2be:	f040 808d 	bne.w	800c3dc <_printf_float+0x1d0>
 800c2c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c2c6:	b00d      	add	sp, #52	@ 0x34
 800c2c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2cc:	4642      	mov	r2, r8
 800c2ce:	464b      	mov	r3, r9
 800c2d0:	4640      	mov	r0, r8
 800c2d2:	4649      	mov	r1, r9
 800c2d4:	f7f4 fc32 	bl	8000b3c <__aeabi_dcmpun>
 800c2d8:	b140      	cbz	r0, 800c2ec <_printf_float+0xe0>
 800c2da:	464b      	mov	r3, r9
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	bfbc      	itt	lt
 800c2e0:	232d      	movlt	r3, #45	@ 0x2d
 800c2e2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c2e6:	4a7e      	ldr	r2, [pc, #504]	@ (800c4e0 <_printf_float+0x2d4>)
 800c2e8:	4b7e      	ldr	r3, [pc, #504]	@ (800c4e4 <_printf_float+0x2d8>)
 800c2ea:	e7d4      	b.n	800c296 <_printf_float+0x8a>
 800c2ec:	6863      	ldr	r3, [r4, #4]
 800c2ee:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c2f2:	9206      	str	r2, [sp, #24]
 800c2f4:	1c5a      	adds	r2, r3, #1
 800c2f6:	d13b      	bne.n	800c370 <_printf_float+0x164>
 800c2f8:	2306      	movs	r3, #6
 800c2fa:	6063      	str	r3, [r4, #4]
 800c2fc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c300:	2300      	movs	r3, #0
 800c302:	6022      	str	r2, [r4, #0]
 800c304:	9303      	str	r3, [sp, #12]
 800c306:	ab0a      	add	r3, sp, #40	@ 0x28
 800c308:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c30c:	ab09      	add	r3, sp, #36	@ 0x24
 800c30e:	9300      	str	r3, [sp, #0]
 800c310:	6861      	ldr	r1, [r4, #4]
 800c312:	ec49 8b10 	vmov	d0, r8, r9
 800c316:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c31a:	4628      	mov	r0, r5
 800c31c:	f7ff fed6 	bl	800c0cc <__cvt>
 800c320:	9b06      	ldr	r3, [sp, #24]
 800c322:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c324:	2b47      	cmp	r3, #71	@ 0x47
 800c326:	4680      	mov	r8, r0
 800c328:	d129      	bne.n	800c37e <_printf_float+0x172>
 800c32a:	1cc8      	adds	r0, r1, #3
 800c32c:	db02      	blt.n	800c334 <_printf_float+0x128>
 800c32e:	6863      	ldr	r3, [r4, #4]
 800c330:	4299      	cmp	r1, r3
 800c332:	dd41      	ble.n	800c3b8 <_printf_float+0x1ac>
 800c334:	f1aa 0a02 	sub.w	sl, sl, #2
 800c338:	fa5f fa8a 	uxtb.w	sl, sl
 800c33c:	3901      	subs	r1, #1
 800c33e:	4652      	mov	r2, sl
 800c340:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c344:	9109      	str	r1, [sp, #36]	@ 0x24
 800c346:	f7ff ff26 	bl	800c196 <__exponent>
 800c34a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c34c:	1813      	adds	r3, r2, r0
 800c34e:	2a01      	cmp	r2, #1
 800c350:	4681      	mov	r9, r0
 800c352:	6123      	str	r3, [r4, #16]
 800c354:	dc02      	bgt.n	800c35c <_printf_float+0x150>
 800c356:	6822      	ldr	r2, [r4, #0]
 800c358:	07d2      	lsls	r2, r2, #31
 800c35a:	d501      	bpl.n	800c360 <_printf_float+0x154>
 800c35c:	3301      	adds	r3, #1
 800c35e:	6123      	str	r3, [r4, #16]
 800c360:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c364:	2b00      	cmp	r3, #0
 800c366:	d0a2      	beq.n	800c2ae <_printf_float+0xa2>
 800c368:	232d      	movs	r3, #45	@ 0x2d
 800c36a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c36e:	e79e      	b.n	800c2ae <_printf_float+0xa2>
 800c370:	9a06      	ldr	r2, [sp, #24]
 800c372:	2a47      	cmp	r2, #71	@ 0x47
 800c374:	d1c2      	bne.n	800c2fc <_printf_float+0xf0>
 800c376:	2b00      	cmp	r3, #0
 800c378:	d1c0      	bne.n	800c2fc <_printf_float+0xf0>
 800c37a:	2301      	movs	r3, #1
 800c37c:	e7bd      	b.n	800c2fa <_printf_float+0xee>
 800c37e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c382:	d9db      	bls.n	800c33c <_printf_float+0x130>
 800c384:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c388:	d118      	bne.n	800c3bc <_printf_float+0x1b0>
 800c38a:	2900      	cmp	r1, #0
 800c38c:	6863      	ldr	r3, [r4, #4]
 800c38e:	dd0b      	ble.n	800c3a8 <_printf_float+0x19c>
 800c390:	6121      	str	r1, [r4, #16]
 800c392:	b913      	cbnz	r3, 800c39a <_printf_float+0x18e>
 800c394:	6822      	ldr	r2, [r4, #0]
 800c396:	07d0      	lsls	r0, r2, #31
 800c398:	d502      	bpl.n	800c3a0 <_printf_float+0x194>
 800c39a:	3301      	adds	r3, #1
 800c39c:	440b      	add	r3, r1
 800c39e:	6123      	str	r3, [r4, #16]
 800c3a0:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c3a2:	f04f 0900 	mov.w	r9, #0
 800c3a6:	e7db      	b.n	800c360 <_printf_float+0x154>
 800c3a8:	b913      	cbnz	r3, 800c3b0 <_printf_float+0x1a4>
 800c3aa:	6822      	ldr	r2, [r4, #0]
 800c3ac:	07d2      	lsls	r2, r2, #31
 800c3ae:	d501      	bpl.n	800c3b4 <_printf_float+0x1a8>
 800c3b0:	3302      	adds	r3, #2
 800c3b2:	e7f4      	b.n	800c39e <_printf_float+0x192>
 800c3b4:	2301      	movs	r3, #1
 800c3b6:	e7f2      	b.n	800c39e <_printf_float+0x192>
 800c3b8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c3bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c3be:	4299      	cmp	r1, r3
 800c3c0:	db05      	blt.n	800c3ce <_printf_float+0x1c2>
 800c3c2:	6823      	ldr	r3, [r4, #0]
 800c3c4:	6121      	str	r1, [r4, #16]
 800c3c6:	07d8      	lsls	r0, r3, #31
 800c3c8:	d5ea      	bpl.n	800c3a0 <_printf_float+0x194>
 800c3ca:	1c4b      	adds	r3, r1, #1
 800c3cc:	e7e7      	b.n	800c39e <_printf_float+0x192>
 800c3ce:	2900      	cmp	r1, #0
 800c3d0:	bfd4      	ite	le
 800c3d2:	f1c1 0202 	rsble	r2, r1, #2
 800c3d6:	2201      	movgt	r2, #1
 800c3d8:	4413      	add	r3, r2
 800c3da:	e7e0      	b.n	800c39e <_printf_float+0x192>
 800c3dc:	6823      	ldr	r3, [r4, #0]
 800c3de:	055a      	lsls	r2, r3, #21
 800c3e0:	d407      	bmi.n	800c3f2 <_printf_float+0x1e6>
 800c3e2:	6923      	ldr	r3, [r4, #16]
 800c3e4:	4642      	mov	r2, r8
 800c3e6:	4631      	mov	r1, r6
 800c3e8:	4628      	mov	r0, r5
 800c3ea:	47b8      	blx	r7
 800c3ec:	3001      	adds	r0, #1
 800c3ee:	d12b      	bne.n	800c448 <_printf_float+0x23c>
 800c3f0:	e767      	b.n	800c2c2 <_printf_float+0xb6>
 800c3f2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c3f6:	f240 80dd 	bls.w	800c5b4 <_printf_float+0x3a8>
 800c3fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c3fe:	2200      	movs	r2, #0
 800c400:	2300      	movs	r3, #0
 800c402:	f7f4 fb69 	bl	8000ad8 <__aeabi_dcmpeq>
 800c406:	2800      	cmp	r0, #0
 800c408:	d033      	beq.n	800c472 <_printf_float+0x266>
 800c40a:	4a37      	ldr	r2, [pc, #220]	@ (800c4e8 <_printf_float+0x2dc>)
 800c40c:	2301      	movs	r3, #1
 800c40e:	4631      	mov	r1, r6
 800c410:	4628      	mov	r0, r5
 800c412:	47b8      	blx	r7
 800c414:	3001      	adds	r0, #1
 800c416:	f43f af54 	beq.w	800c2c2 <_printf_float+0xb6>
 800c41a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c41e:	4543      	cmp	r3, r8
 800c420:	db02      	blt.n	800c428 <_printf_float+0x21c>
 800c422:	6823      	ldr	r3, [r4, #0]
 800c424:	07d8      	lsls	r0, r3, #31
 800c426:	d50f      	bpl.n	800c448 <_printf_float+0x23c>
 800c428:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c42c:	4631      	mov	r1, r6
 800c42e:	4628      	mov	r0, r5
 800c430:	47b8      	blx	r7
 800c432:	3001      	adds	r0, #1
 800c434:	f43f af45 	beq.w	800c2c2 <_printf_float+0xb6>
 800c438:	f04f 0900 	mov.w	r9, #0
 800c43c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800c440:	f104 0a1a 	add.w	sl, r4, #26
 800c444:	45c8      	cmp	r8, r9
 800c446:	dc09      	bgt.n	800c45c <_printf_float+0x250>
 800c448:	6823      	ldr	r3, [r4, #0]
 800c44a:	079b      	lsls	r3, r3, #30
 800c44c:	f100 8103 	bmi.w	800c656 <_printf_float+0x44a>
 800c450:	68e0      	ldr	r0, [r4, #12]
 800c452:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c454:	4298      	cmp	r0, r3
 800c456:	bfb8      	it	lt
 800c458:	4618      	movlt	r0, r3
 800c45a:	e734      	b.n	800c2c6 <_printf_float+0xba>
 800c45c:	2301      	movs	r3, #1
 800c45e:	4652      	mov	r2, sl
 800c460:	4631      	mov	r1, r6
 800c462:	4628      	mov	r0, r5
 800c464:	47b8      	blx	r7
 800c466:	3001      	adds	r0, #1
 800c468:	f43f af2b 	beq.w	800c2c2 <_printf_float+0xb6>
 800c46c:	f109 0901 	add.w	r9, r9, #1
 800c470:	e7e8      	b.n	800c444 <_printf_float+0x238>
 800c472:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c474:	2b00      	cmp	r3, #0
 800c476:	dc39      	bgt.n	800c4ec <_printf_float+0x2e0>
 800c478:	4a1b      	ldr	r2, [pc, #108]	@ (800c4e8 <_printf_float+0x2dc>)
 800c47a:	2301      	movs	r3, #1
 800c47c:	4631      	mov	r1, r6
 800c47e:	4628      	mov	r0, r5
 800c480:	47b8      	blx	r7
 800c482:	3001      	adds	r0, #1
 800c484:	f43f af1d 	beq.w	800c2c2 <_printf_float+0xb6>
 800c488:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c48c:	ea59 0303 	orrs.w	r3, r9, r3
 800c490:	d102      	bne.n	800c498 <_printf_float+0x28c>
 800c492:	6823      	ldr	r3, [r4, #0]
 800c494:	07d9      	lsls	r1, r3, #31
 800c496:	d5d7      	bpl.n	800c448 <_printf_float+0x23c>
 800c498:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c49c:	4631      	mov	r1, r6
 800c49e:	4628      	mov	r0, r5
 800c4a0:	47b8      	blx	r7
 800c4a2:	3001      	adds	r0, #1
 800c4a4:	f43f af0d 	beq.w	800c2c2 <_printf_float+0xb6>
 800c4a8:	f04f 0a00 	mov.w	sl, #0
 800c4ac:	f104 0b1a 	add.w	fp, r4, #26
 800c4b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4b2:	425b      	negs	r3, r3
 800c4b4:	4553      	cmp	r3, sl
 800c4b6:	dc01      	bgt.n	800c4bc <_printf_float+0x2b0>
 800c4b8:	464b      	mov	r3, r9
 800c4ba:	e793      	b.n	800c3e4 <_printf_float+0x1d8>
 800c4bc:	2301      	movs	r3, #1
 800c4be:	465a      	mov	r2, fp
 800c4c0:	4631      	mov	r1, r6
 800c4c2:	4628      	mov	r0, r5
 800c4c4:	47b8      	blx	r7
 800c4c6:	3001      	adds	r0, #1
 800c4c8:	f43f aefb 	beq.w	800c2c2 <_printf_float+0xb6>
 800c4cc:	f10a 0a01 	add.w	sl, sl, #1
 800c4d0:	e7ee      	b.n	800c4b0 <_printf_float+0x2a4>
 800c4d2:	bf00      	nop
 800c4d4:	7fefffff 	.word	0x7fefffff
 800c4d8:	08014170 	.word	0x08014170
 800c4dc:	08014174 	.word	0x08014174
 800c4e0:	08014178 	.word	0x08014178
 800c4e4:	0801417c 	.word	0x0801417c
 800c4e8:	08014180 	.word	0x08014180
 800c4ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c4ee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c4f2:	4553      	cmp	r3, sl
 800c4f4:	bfa8      	it	ge
 800c4f6:	4653      	movge	r3, sl
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	4699      	mov	r9, r3
 800c4fc:	dc36      	bgt.n	800c56c <_printf_float+0x360>
 800c4fe:	f04f 0b00 	mov.w	fp, #0
 800c502:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c506:	f104 021a 	add.w	r2, r4, #26
 800c50a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c50c:	9306      	str	r3, [sp, #24]
 800c50e:	eba3 0309 	sub.w	r3, r3, r9
 800c512:	455b      	cmp	r3, fp
 800c514:	dc31      	bgt.n	800c57a <_printf_float+0x36e>
 800c516:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c518:	459a      	cmp	sl, r3
 800c51a:	dc3a      	bgt.n	800c592 <_printf_float+0x386>
 800c51c:	6823      	ldr	r3, [r4, #0]
 800c51e:	07da      	lsls	r2, r3, #31
 800c520:	d437      	bmi.n	800c592 <_printf_float+0x386>
 800c522:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c524:	ebaa 0903 	sub.w	r9, sl, r3
 800c528:	9b06      	ldr	r3, [sp, #24]
 800c52a:	ebaa 0303 	sub.w	r3, sl, r3
 800c52e:	4599      	cmp	r9, r3
 800c530:	bfa8      	it	ge
 800c532:	4699      	movge	r9, r3
 800c534:	f1b9 0f00 	cmp.w	r9, #0
 800c538:	dc33      	bgt.n	800c5a2 <_printf_float+0x396>
 800c53a:	f04f 0800 	mov.w	r8, #0
 800c53e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c542:	f104 0b1a 	add.w	fp, r4, #26
 800c546:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c548:	ebaa 0303 	sub.w	r3, sl, r3
 800c54c:	eba3 0309 	sub.w	r3, r3, r9
 800c550:	4543      	cmp	r3, r8
 800c552:	f77f af79 	ble.w	800c448 <_printf_float+0x23c>
 800c556:	2301      	movs	r3, #1
 800c558:	465a      	mov	r2, fp
 800c55a:	4631      	mov	r1, r6
 800c55c:	4628      	mov	r0, r5
 800c55e:	47b8      	blx	r7
 800c560:	3001      	adds	r0, #1
 800c562:	f43f aeae 	beq.w	800c2c2 <_printf_float+0xb6>
 800c566:	f108 0801 	add.w	r8, r8, #1
 800c56a:	e7ec      	b.n	800c546 <_printf_float+0x33a>
 800c56c:	4642      	mov	r2, r8
 800c56e:	4631      	mov	r1, r6
 800c570:	4628      	mov	r0, r5
 800c572:	47b8      	blx	r7
 800c574:	3001      	adds	r0, #1
 800c576:	d1c2      	bne.n	800c4fe <_printf_float+0x2f2>
 800c578:	e6a3      	b.n	800c2c2 <_printf_float+0xb6>
 800c57a:	2301      	movs	r3, #1
 800c57c:	4631      	mov	r1, r6
 800c57e:	4628      	mov	r0, r5
 800c580:	9206      	str	r2, [sp, #24]
 800c582:	47b8      	blx	r7
 800c584:	3001      	adds	r0, #1
 800c586:	f43f ae9c 	beq.w	800c2c2 <_printf_float+0xb6>
 800c58a:	9a06      	ldr	r2, [sp, #24]
 800c58c:	f10b 0b01 	add.w	fp, fp, #1
 800c590:	e7bb      	b.n	800c50a <_printf_float+0x2fe>
 800c592:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c596:	4631      	mov	r1, r6
 800c598:	4628      	mov	r0, r5
 800c59a:	47b8      	blx	r7
 800c59c:	3001      	adds	r0, #1
 800c59e:	d1c0      	bne.n	800c522 <_printf_float+0x316>
 800c5a0:	e68f      	b.n	800c2c2 <_printf_float+0xb6>
 800c5a2:	9a06      	ldr	r2, [sp, #24]
 800c5a4:	464b      	mov	r3, r9
 800c5a6:	4442      	add	r2, r8
 800c5a8:	4631      	mov	r1, r6
 800c5aa:	4628      	mov	r0, r5
 800c5ac:	47b8      	blx	r7
 800c5ae:	3001      	adds	r0, #1
 800c5b0:	d1c3      	bne.n	800c53a <_printf_float+0x32e>
 800c5b2:	e686      	b.n	800c2c2 <_printf_float+0xb6>
 800c5b4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c5b8:	f1ba 0f01 	cmp.w	sl, #1
 800c5bc:	dc01      	bgt.n	800c5c2 <_printf_float+0x3b6>
 800c5be:	07db      	lsls	r3, r3, #31
 800c5c0:	d536      	bpl.n	800c630 <_printf_float+0x424>
 800c5c2:	2301      	movs	r3, #1
 800c5c4:	4642      	mov	r2, r8
 800c5c6:	4631      	mov	r1, r6
 800c5c8:	4628      	mov	r0, r5
 800c5ca:	47b8      	blx	r7
 800c5cc:	3001      	adds	r0, #1
 800c5ce:	f43f ae78 	beq.w	800c2c2 <_printf_float+0xb6>
 800c5d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c5d6:	4631      	mov	r1, r6
 800c5d8:	4628      	mov	r0, r5
 800c5da:	47b8      	blx	r7
 800c5dc:	3001      	adds	r0, #1
 800c5de:	f43f ae70 	beq.w	800c2c2 <_printf_float+0xb6>
 800c5e2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c5e6:	2200      	movs	r2, #0
 800c5e8:	2300      	movs	r3, #0
 800c5ea:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800c5ee:	f7f4 fa73 	bl	8000ad8 <__aeabi_dcmpeq>
 800c5f2:	b9c0      	cbnz	r0, 800c626 <_printf_float+0x41a>
 800c5f4:	4653      	mov	r3, sl
 800c5f6:	f108 0201 	add.w	r2, r8, #1
 800c5fa:	4631      	mov	r1, r6
 800c5fc:	4628      	mov	r0, r5
 800c5fe:	47b8      	blx	r7
 800c600:	3001      	adds	r0, #1
 800c602:	d10c      	bne.n	800c61e <_printf_float+0x412>
 800c604:	e65d      	b.n	800c2c2 <_printf_float+0xb6>
 800c606:	2301      	movs	r3, #1
 800c608:	465a      	mov	r2, fp
 800c60a:	4631      	mov	r1, r6
 800c60c:	4628      	mov	r0, r5
 800c60e:	47b8      	blx	r7
 800c610:	3001      	adds	r0, #1
 800c612:	f43f ae56 	beq.w	800c2c2 <_printf_float+0xb6>
 800c616:	f108 0801 	add.w	r8, r8, #1
 800c61a:	45d0      	cmp	r8, sl
 800c61c:	dbf3      	blt.n	800c606 <_printf_float+0x3fa>
 800c61e:	464b      	mov	r3, r9
 800c620:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c624:	e6df      	b.n	800c3e6 <_printf_float+0x1da>
 800c626:	f04f 0800 	mov.w	r8, #0
 800c62a:	f104 0b1a 	add.w	fp, r4, #26
 800c62e:	e7f4      	b.n	800c61a <_printf_float+0x40e>
 800c630:	2301      	movs	r3, #1
 800c632:	4642      	mov	r2, r8
 800c634:	e7e1      	b.n	800c5fa <_printf_float+0x3ee>
 800c636:	2301      	movs	r3, #1
 800c638:	464a      	mov	r2, r9
 800c63a:	4631      	mov	r1, r6
 800c63c:	4628      	mov	r0, r5
 800c63e:	47b8      	blx	r7
 800c640:	3001      	adds	r0, #1
 800c642:	f43f ae3e 	beq.w	800c2c2 <_printf_float+0xb6>
 800c646:	f108 0801 	add.w	r8, r8, #1
 800c64a:	68e3      	ldr	r3, [r4, #12]
 800c64c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c64e:	1a5b      	subs	r3, r3, r1
 800c650:	4543      	cmp	r3, r8
 800c652:	dcf0      	bgt.n	800c636 <_printf_float+0x42a>
 800c654:	e6fc      	b.n	800c450 <_printf_float+0x244>
 800c656:	f04f 0800 	mov.w	r8, #0
 800c65a:	f104 0919 	add.w	r9, r4, #25
 800c65e:	e7f4      	b.n	800c64a <_printf_float+0x43e>

0800c660 <_printf_common>:
 800c660:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c664:	4616      	mov	r6, r2
 800c666:	4698      	mov	r8, r3
 800c668:	688a      	ldr	r2, [r1, #8]
 800c66a:	690b      	ldr	r3, [r1, #16]
 800c66c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c670:	4293      	cmp	r3, r2
 800c672:	bfb8      	it	lt
 800c674:	4613      	movlt	r3, r2
 800c676:	6033      	str	r3, [r6, #0]
 800c678:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c67c:	4607      	mov	r7, r0
 800c67e:	460c      	mov	r4, r1
 800c680:	b10a      	cbz	r2, 800c686 <_printf_common+0x26>
 800c682:	3301      	adds	r3, #1
 800c684:	6033      	str	r3, [r6, #0]
 800c686:	6823      	ldr	r3, [r4, #0]
 800c688:	0699      	lsls	r1, r3, #26
 800c68a:	bf42      	ittt	mi
 800c68c:	6833      	ldrmi	r3, [r6, #0]
 800c68e:	3302      	addmi	r3, #2
 800c690:	6033      	strmi	r3, [r6, #0]
 800c692:	6825      	ldr	r5, [r4, #0]
 800c694:	f015 0506 	ands.w	r5, r5, #6
 800c698:	d106      	bne.n	800c6a8 <_printf_common+0x48>
 800c69a:	f104 0a19 	add.w	sl, r4, #25
 800c69e:	68e3      	ldr	r3, [r4, #12]
 800c6a0:	6832      	ldr	r2, [r6, #0]
 800c6a2:	1a9b      	subs	r3, r3, r2
 800c6a4:	42ab      	cmp	r3, r5
 800c6a6:	dc26      	bgt.n	800c6f6 <_printf_common+0x96>
 800c6a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c6ac:	6822      	ldr	r2, [r4, #0]
 800c6ae:	3b00      	subs	r3, #0
 800c6b0:	bf18      	it	ne
 800c6b2:	2301      	movne	r3, #1
 800c6b4:	0692      	lsls	r2, r2, #26
 800c6b6:	d42b      	bmi.n	800c710 <_printf_common+0xb0>
 800c6b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c6bc:	4641      	mov	r1, r8
 800c6be:	4638      	mov	r0, r7
 800c6c0:	47c8      	blx	r9
 800c6c2:	3001      	adds	r0, #1
 800c6c4:	d01e      	beq.n	800c704 <_printf_common+0xa4>
 800c6c6:	6823      	ldr	r3, [r4, #0]
 800c6c8:	6922      	ldr	r2, [r4, #16]
 800c6ca:	f003 0306 	and.w	r3, r3, #6
 800c6ce:	2b04      	cmp	r3, #4
 800c6d0:	bf02      	ittt	eq
 800c6d2:	68e5      	ldreq	r5, [r4, #12]
 800c6d4:	6833      	ldreq	r3, [r6, #0]
 800c6d6:	1aed      	subeq	r5, r5, r3
 800c6d8:	68a3      	ldr	r3, [r4, #8]
 800c6da:	bf0c      	ite	eq
 800c6dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c6e0:	2500      	movne	r5, #0
 800c6e2:	4293      	cmp	r3, r2
 800c6e4:	bfc4      	itt	gt
 800c6e6:	1a9b      	subgt	r3, r3, r2
 800c6e8:	18ed      	addgt	r5, r5, r3
 800c6ea:	2600      	movs	r6, #0
 800c6ec:	341a      	adds	r4, #26
 800c6ee:	42b5      	cmp	r5, r6
 800c6f0:	d11a      	bne.n	800c728 <_printf_common+0xc8>
 800c6f2:	2000      	movs	r0, #0
 800c6f4:	e008      	b.n	800c708 <_printf_common+0xa8>
 800c6f6:	2301      	movs	r3, #1
 800c6f8:	4652      	mov	r2, sl
 800c6fa:	4641      	mov	r1, r8
 800c6fc:	4638      	mov	r0, r7
 800c6fe:	47c8      	blx	r9
 800c700:	3001      	adds	r0, #1
 800c702:	d103      	bne.n	800c70c <_printf_common+0xac>
 800c704:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c708:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c70c:	3501      	adds	r5, #1
 800c70e:	e7c6      	b.n	800c69e <_printf_common+0x3e>
 800c710:	18e1      	adds	r1, r4, r3
 800c712:	1c5a      	adds	r2, r3, #1
 800c714:	2030      	movs	r0, #48	@ 0x30
 800c716:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c71a:	4422      	add	r2, r4
 800c71c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c720:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c724:	3302      	adds	r3, #2
 800c726:	e7c7      	b.n	800c6b8 <_printf_common+0x58>
 800c728:	2301      	movs	r3, #1
 800c72a:	4622      	mov	r2, r4
 800c72c:	4641      	mov	r1, r8
 800c72e:	4638      	mov	r0, r7
 800c730:	47c8      	blx	r9
 800c732:	3001      	adds	r0, #1
 800c734:	d0e6      	beq.n	800c704 <_printf_common+0xa4>
 800c736:	3601      	adds	r6, #1
 800c738:	e7d9      	b.n	800c6ee <_printf_common+0x8e>
	...

0800c73c <_printf_i>:
 800c73c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c740:	7e0f      	ldrb	r7, [r1, #24]
 800c742:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c744:	2f78      	cmp	r7, #120	@ 0x78
 800c746:	4691      	mov	r9, r2
 800c748:	4680      	mov	r8, r0
 800c74a:	460c      	mov	r4, r1
 800c74c:	469a      	mov	sl, r3
 800c74e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c752:	d807      	bhi.n	800c764 <_printf_i+0x28>
 800c754:	2f62      	cmp	r7, #98	@ 0x62
 800c756:	d80a      	bhi.n	800c76e <_printf_i+0x32>
 800c758:	2f00      	cmp	r7, #0
 800c75a:	f000 80d2 	beq.w	800c902 <_printf_i+0x1c6>
 800c75e:	2f58      	cmp	r7, #88	@ 0x58
 800c760:	f000 80b9 	beq.w	800c8d6 <_printf_i+0x19a>
 800c764:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c768:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c76c:	e03a      	b.n	800c7e4 <_printf_i+0xa8>
 800c76e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c772:	2b15      	cmp	r3, #21
 800c774:	d8f6      	bhi.n	800c764 <_printf_i+0x28>
 800c776:	a101      	add	r1, pc, #4	@ (adr r1, 800c77c <_printf_i+0x40>)
 800c778:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c77c:	0800c7d5 	.word	0x0800c7d5
 800c780:	0800c7e9 	.word	0x0800c7e9
 800c784:	0800c765 	.word	0x0800c765
 800c788:	0800c765 	.word	0x0800c765
 800c78c:	0800c765 	.word	0x0800c765
 800c790:	0800c765 	.word	0x0800c765
 800c794:	0800c7e9 	.word	0x0800c7e9
 800c798:	0800c765 	.word	0x0800c765
 800c79c:	0800c765 	.word	0x0800c765
 800c7a0:	0800c765 	.word	0x0800c765
 800c7a4:	0800c765 	.word	0x0800c765
 800c7a8:	0800c8e9 	.word	0x0800c8e9
 800c7ac:	0800c813 	.word	0x0800c813
 800c7b0:	0800c8a3 	.word	0x0800c8a3
 800c7b4:	0800c765 	.word	0x0800c765
 800c7b8:	0800c765 	.word	0x0800c765
 800c7bc:	0800c90b 	.word	0x0800c90b
 800c7c0:	0800c765 	.word	0x0800c765
 800c7c4:	0800c813 	.word	0x0800c813
 800c7c8:	0800c765 	.word	0x0800c765
 800c7cc:	0800c765 	.word	0x0800c765
 800c7d0:	0800c8ab 	.word	0x0800c8ab
 800c7d4:	6833      	ldr	r3, [r6, #0]
 800c7d6:	1d1a      	adds	r2, r3, #4
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	6032      	str	r2, [r6, #0]
 800c7dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c7e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c7e4:	2301      	movs	r3, #1
 800c7e6:	e09d      	b.n	800c924 <_printf_i+0x1e8>
 800c7e8:	6833      	ldr	r3, [r6, #0]
 800c7ea:	6820      	ldr	r0, [r4, #0]
 800c7ec:	1d19      	adds	r1, r3, #4
 800c7ee:	6031      	str	r1, [r6, #0]
 800c7f0:	0606      	lsls	r6, r0, #24
 800c7f2:	d501      	bpl.n	800c7f8 <_printf_i+0xbc>
 800c7f4:	681d      	ldr	r5, [r3, #0]
 800c7f6:	e003      	b.n	800c800 <_printf_i+0xc4>
 800c7f8:	0645      	lsls	r5, r0, #25
 800c7fa:	d5fb      	bpl.n	800c7f4 <_printf_i+0xb8>
 800c7fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c800:	2d00      	cmp	r5, #0
 800c802:	da03      	bge.n	800c80c <_printf_i+0xd0>
 800c804:	232d      	movs	r3, #45	@ 0x2d
 800c806:	426d      	negs	r5, r5
 800c808:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c80c:	4859      	ldr	r0, [pc, #356]	@ (800c974 <_printf_i+0x238>)
 800c80e:	230a      	movs	r3, #10
 800c810:	e011      	b.n	800c836 <_printf_i+0xfa>
 800c812:	6821      	ldr	r1, [r4, #0]
 800c814:	6833      	ldr	r3, [r6, #0]
 800c816:	0608      	lsls	r0, r1, #24
 800c818:	f853 5b04 	ldr.w	r5, [r3], #4
 800c81c:	d402      	bmi.n	800c824 <_printf_i+0xe8>
 800c81e:	0649      	lsls	r1, r1, #25
 800c820:	bf48      	it	mi
 800c822:	b2ad      	uxthmi	r5, r5
 800c824:	2f6f      	cmp	r7, #111	@ 0x6f
 800c826:	4853      	ldr	r0, [pc, #332]	@ (800c974 <_printf_i+0x238>)
 800c828:	6033      	str	r3, [r6, #0]
 800c82a:	bf14      	ite	ne
 800c82c:	230a      	movne	r3, #10
 800c82e:	2308      	moveq	r3, #8
 800c830:	2100      	movs	r1, #0
 800c832:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c836:	6866      	ldr	r6, [r4, #4]
 800c838:	60a6      	str	r6, [r4, #8]
 800c83a:	2e00      	cmp	r6, #0
 800c83c:	bfa2      	ittt	ge
 800c83e:	6821      	ldrge	r1, [r4, #0]
 800c840:	f021 0104 	bicge.w	r1, r1, #4
 800c844:	6021      	strge	r1, [r4, #0]
 800c846:	b90d      	cbnz	r5, 800c84c <_printf_i+0x110>
 800c848:	2e00      	cmp	r6, #0
 800c84a:	d04b      	beq.n	800c8e4 <_printf_i+0x1a8>
 800c84c:	4616      	mov	r6, r2
 800c84e:	fbb5 f1f3 	udiv	r1, r5, r3
 800c852:	fb03 5711 	mls	r7, r3, r1, r5
 800c856:	5dc7      	ldrb	r7, [r0, r7]
 800c858:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c85c:	462f      	mov	r7, r5
 800c85e:	42bb      	cmp	r3, r7
 800c860:	460d      	mov	r5, r1
 800c862:	d9f4      	bls.n	800c84e <_printf_i+0x112>
 800c864:	2b08      	cmp	r3, #8
 800c866:	d10b      	bne.n	800c880 <_printf_i+0x144>
 800c868:	6823      	ldr	r3, [r4, #0]
 800c86a:	07df      	lsls	r7, r3, #31
 800c86c:	d508      	bpl.n	800c880 <_printf_i+0x144>
 800c86e:	6923      	ldr	r3, [r4, #16]
 800c870:	6861      	ldr	r1, [r4, #4]
 800c872:	4299      	cmp	r1, r3
 800c874:	bfde      	ittt	le
 800c876:	2330      	movle	r3, #48	@ 0x30
 800c878:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c87c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800c880:	1b92      	subs	r2, r2, r6
 800c882:	6122      	str	r2, [r4, #16]
 800c884:	f8cd a000 	str.w	sl, [sp]
 800c888:	464b      	mov	r3, r9
 800c88a:	aa03      	add	r2, sp, #12
 800c88c:	4621      	mov	r1, r4
 800c88e:	4640      	mov	r0, r8
 800c890:	f7ff fee6 	bl	800c660 <_printf_common>
 800c894:	3001      	adds	r0, #1
 800c896:	d14a      	bne.n	800c92e <_printf_i+0x1f2>
 800c898:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c89c:	b004      	add	sp, #16
 800c89e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c8a2:	6823      	ldr	r3, [r4, #0]
 800c8a4:	f043 0320 	orr.w	r3, r3, #32
 800c8a8:	6023      	str	r3, [r4, #0]
 800c8aa:	4833      	ldr	r0, [pc, #204]	@ (800c978 <_printf_i+0x23c>)
 800c8ac:	2778      	movs	r7, #120	@ 0x78
 800c8ae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c8b2:	6823      	ldr	r3, [r4, #0]
 800c8b4:	6831      	ldr	r1, [r6, #0]
 800c8b6:	061f      	lsls	r7, r3, #24
 800c8b8:	f851 5b04 	ldr.w	r5, [r1], #4
 800c8bc:	d402      	bmi.n	800c8c4 <_printf_i+0x188>
 800c8be:	065f      	lsls	r7, r3, #25
 800c8c0:	bf48      	it	mi
 800c8c2:	b2ad      	uxthmi	r5, r5
 800c8c4:	6031      	str	r1, [r6, #0]
 800c8c6:	07d9      	lsls	r1, r3, #31
 800c8c8:	bf44      	itt	mi
 800c8ca:	f043 0320 	orrmi.w	r3, r3, #32
 800c8ce:	6023      	strmi	r3, [r4, #0]
 800c8d0:	b11d      	cbz	r5, 800c8da <_printf_i+0x19e>
 800c8d2:	2310      	movs	r3, #16
 800c8d4:	e7ac      	b.n	800c830 <_printf_i+0xf4>
 800c8d6:	4827      	ldr	r0, [pc, #156]	@ (800c974 <_printf_i+0x238>)
 800c8d8:	e7e9      	b.n	800c8ae <_printf_i+0x172>
 800c8da:	6823      	ldr	r3, [r4, #0]
 800c8dc:	f023 0320 	bic.w	r3, r3, #32
 800c8e0:	6023      	str	r3, [r4, #0]
 800c8e2:	e7f6      	b.n	800c8d2 <_printf_i+0x196>
 800c8e4:	4616      	mov	r6, r2
 800c8e6:	e7bd      	b.n	800c864 <_printf_i+0x128>
 800c8e8:	6833      	ldr	r3, [r6, #0]
 800c8ea:	6825      	ldr	r5, [r4, #0]
 800c8ec:	6961      	ldr	r1, [r4, #20]
 800c8ee:	1d18      	adds	r0, r3, #4
 800c8f0:	6030      	str	r0, [r6, #0]
 800c8f2:	062e      	lsls	r6, r5, #24
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	d501      	bpl.n	800c8fc <_printf_i+0x1c0>
 800c8f8:	6019      	str	r1, [r3, #0]
 800c8fa:	e002      	b.n	800c902 <_printf_i+0x1c6>
 800c8fc:	0668      	lsls	r0, r5, #25
 800c8fe:	d5fb      	bpl.n	800c8f8 <_printf_i+0x1bc>
 800c900:	8019      	strh	r1, [r3, #0]
 800c902:	2300      	movs	r3, #0
 800c904:	6123      	str	r3, [r4, #16]
 800c906:	4616      	mov	r6, r2
 800c908:	e7bc      	b.n	800c884 <_printf_i+0x148>
 800c90a:	6833      	ldr	r3, [r6, #0]
 800c90c:	1d1a      	adds	r2, r3, #4
 800c90e:	6032      	str	r2, [r6, #0]
 800c910:	681e      	ldr	r6, [r3, #0]
 800c912:	6862      	ldr	r2, [r4, #4]
 800c914:	2100      	movs	r1, #0
 800c916:	4630      	mov	r0, r6
 800c918:	f7f3 fc62 	bl	80001e0 <memchr>
 800c91c:	b108      	cbz	r0, 800c922 <_printf_i+0x1e6>
 800c91e:	1b80      	subs	r0, r0, r6
 800c920:	6060      	str	r0, [r4, #4]
 800c922:	6863      	ldr	r3, [r4, #4]
 800c924:	6123      	str	r3, [r4, #16]
 800c926:	2300      	movs	r3, #0
 800c928:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c92c:	e7aa      	b.n	800c884 <_printf_i+0x148>
 800c92e:	6923      	ldr	r3, [r4, #16]
 800c930:	4632      	mov	r2, r6
 800c932:	4649      	mov	r1, r9
 800c934:	4640      	mov	r0, r8
 800c936:	47d0      	blx	sl
 800c938:	3001      	adds	r0, #1
 800c93a:	d0ad      	beq.n	800c898 <_printf_i+0x15c>
 800c93c:	6823      	ldr	r3, [r4, #0]
 800c93e:	079b      	lsls	r3, r3, #30
 800c940:	d413      	bmi.n	800c96a <_printf_i+0x22e>
 800c942:	68e0      	ldr	r0, [r4, #12]
 800c944:	9b03      	ldr	r3, [sp, #12]
 800c946:	4298      	cmp	r0, r3
 800c948:	bfb8      	it	lt
 800c94a:	4618      	movlt	r0, r3
 800c94c:	e7a6      	b.n	800c89c <_printf_i+0x160>
 800c94e:	2301      	movs	r3, #1
 800c950:	4632      	mov	r2, r6
 800c952:	4649      	mov	r1, r9
 800c954:	4640      	mov	r0, r8
 800c956:	47d0      	blx	sl
 800c958:	3001      	adds	r0, #1
 800c95a:	d09d      	beq.n	800c898 <_printf_i+0x15c>
 800c95c:	3501      	adds	r5, #1
 800c95e:	68e3      	ldr	r3, [r4, #12]
 800c960:	9903      	ldr	r1, [sp, #12]
 800c962:	1a5b      	subs	r3, r3, r1
 800c964:	42ab      	cmp	r3, r5
 800c966:	dcf2      	bgt.n	800c94e <_printf_i+0x212>
 800c968:	e7eb      	b.n	800c942 <_printf_i+0x206>
 800c96a:	2500      	movs	r5, #0
 800c96c:	f104 0619 	add.w	r6, r4, #25
 800c970:	e7f5      	b.n	800c95e <_printf_i+0x222>
 800c972:	bf00      	nop
 800c974:	08014182 	.word	0x08014182
 800c978:	08014193 	.word	0x08014193

0800c97c <_scanf_float>:
 800c97c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c980:	b087      	sub	sp, #28
 800c982:	4617      	mov	r7, r2
 800c984:	9303      	str	r3, [sp, #12]
 800c986:	688b      	ldr	r3, [r1, #8]
 800c988:	1e5a      	subs	r2, r3, #1
 800c98a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c98e:	bf81      	itttt	hi
 800c990:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c994:	eb03 0b05 	addhi.w	fp, r3, r5
 800c998:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c99c:	608b      	strhi	r3, [r1, #8]
 800c99e:	680b      	ldr	r3, [r1, #0]
 800c9a0:	460a      	mov	r2, r1
 800c9a2:	f04f 0500 	mov.w	r5, #0
 800c9a6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800c9aa:	f842 3b1c 	str.w	r3, [r2], #28
 800c9ae:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c9b2:	4680      	mov	r8, r0
 800c9b4:	460c      	mov	r4, r1
 800c9b6:	bf98      	it	ls
 800c9b8:	f04f 0b00 	movls.w	fp, #0
 800c9bc:	9201      	str	r2, [sp, #4]
 800c9be:	4616      	mov	r6, r2
 800c9c0:	46aa      	mov	sl, r5
 800c9c2:	46a9      	mov	r9, r5
 800c9c4:	9502      	str	r5, [sp, #8]
 800c9c6:	68a2      	ldr	r2, [r4, #8]
 800c9c8:	b152      	cbz	r2, 800c9e0 <_scanf_float+0x64>
 800c9ca:	683b      	ldr	r3, [r7, #0]
 800c9cc:	781b      	ldrb	r3, [r3, #0]
 800c9ce:	2b4e      	cmp	r3, #78	@ 0x4e
 800c9d0:	d864      	bhi.n	800ca9c <_scanf_float+0x120>
 800c9d2:	2b40      	cmp	r3, #64	@ 0x40
 800c9d4:	d83c      	bhi.n	800ca50 <_scanf_float+0xd4>
 800c9d6:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800c9da:	b2c8      	uxtb	r0, r1
 800c9dc:	280e      	cmp	r0, #14
 800c9de:	d93a      	bls.n	800ca56 <_scanf_float+0xda>
 800c9e0:	f1b9 0f00 	cmp.w	r9, #0
 800c9e4:	d003      	beq.n	800c9ee <_scanf_float+0x72>
 800c9e6:	6823      	ldr	r3, [r4, #0]
 800c9e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c9ec:	6023      	str	r3, [r4, #0]
 800c9ee:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800c9f2:	f1ba 0f01 	cmp.w	sl, #1
 800c9f6:	f200 8117 	bhi.w	800cc28 <_scanf_float+0x2ac>
 800c9fa:	9b01      	ldr	r3, [sp, #4]
 800c9fc:	429e      	cmp	r6, r3
 800c9fe:	f200 8108 	bhi.w	800cc12 <_scanf_float+0x296>
 800ca02:	2001      	movs	r0, #1
 800ca04:	b007      	add	sp, #28
 800ca06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca0a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800ca0e:	2a0d      	cmp	r2, #13
 800ca10:	d8e6      	bhi.n	800c9e0 <_scanf_float+0x64>
 800ca12:	a101      	add	r1, pc, #4	@ (adr r1, 800ca18 <_scanf_float+0x9c>)
 800ca14:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ca18:	0800cb5f 	.word	0x0800cb5f
 800ca1c:	0800c9e1 	.word	0x0800c9e1
 800ca20:	0800c9e1 	.word	0x0800c9e1
 800ca24:	0800c9e1 	.word	0x0800c9e1
 800ca28:	0800cbbf 	.word	0x0800cbbf
 800ca2c:	0800cb97 	.word	0x0800cb97
 800ca30:	0800c9e1 	.word	0x0800c9e1
 800ca34:	0800c9e1 	.word	0x0800c9e1
 800ca38:	0800cb6d 	.word	0x0800cb6d
 800ca3c:	0800c9e1 	.word	0x0800c9e1
 800ca40:	0800c9e1 	.word	0x0800c9e1
 800ca44:	0800c9e1 	.word	0x0800c9e1
 800ca48:	0800c9e1 	.word	0x0800c9e1
 800ca4c:	0800cb25 	.word	0x0800cb25
 800ca50:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800ca54:	e7db      	b.n	800ca0e <_scanf_float+0x92>
 800ca56:	290e      	cmp	r1, #14
 800ca58:	d8c2      	bhi.n	800c9e0 <_scanf_float+0x64>
 800ca5a:	a001      	add	r0, pc, #4	@ (adr r0, 800ca60 <_scanf_float+0xe4>)
 800ca5c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800ca60:	0800cb15 	.word	0x0800cb15
 800ca64:	0800c9e1 	.word	0x0800c9e1
 800ca68:	0800cb15 	.word	0x0800cb15
 800ca6c:	0800cbab 	.word	0x0800cbab
 800ca70:	0800c9e1 	.word	0x0800c9e1
 800ca74:	0800cabd 	.word	0x0800cabd
 800ca78:	0800cafb 	.word	0x0800cafb
 800ca7c:	0800cafb 	.word	0x0800cafb
 800ca80:	0800cafb 	.word	0x0800cafb
 800ca84:	0800cafb 	.word	0x0800cafb
 800ca88:	0800cafb 	.word	0x0800cafb
 800ca8c:	0800cafb 	.word	0x0800cafb
 800ca90:	0800cafb 	.word	0x0800cafb
 800ca94:	0800cafb 	.word	0x0800cafb
 800ca98:	0800cafb 	.word	0x0800cafb
 800ca9c:	2b6e      	cmp	r3, #110	@ 0x6e
 800ca9e:	d809      	bhi.n	800cab4 <_scanf_float+0x138>
 800caa0:	2b60      	cmp	r3, #96	@ 0x60
 800caa2:	d8b2      	bhi.n	800ca0a <_scanf_float+0x8e>
 800caa4:	2b54      	cmp	r3, #84	@ 0x54
 800caa6:	d07b      	beq.n	800cba0 <_scanf_float+0x224>
 800caa8:	2b59      	cmp	r3, #89	@ 0x59
 800caaa:	d199      	bne.n	800c9e0 <_scanf_float+0x64>
 800caac:	2d07      	cmp	r5, #7
 800caae:	d197      	bne.n	800c9e0 <_scanf_float+0x64>
 800cab0:	2508      	movs	r5, #8
 800cab2:	e02c      	b.n	800cb0e <_scanf_float+0x192>
 800cab4:	2b74      	cmp	r3, #116	@ 0x74
 800cab6:	d073      	beq.n	800cba0 <_scanf_float+0x224>
 800cab8:	2b79      	cmp	r3, #121	@ 0x79
 800caba:	e7f6      	b.n	800caaa <_scanf_float+0x12e>
 800cabc:	6821      	ldr	r1, [r4, #0]
 800cabe:	05c8      	lsls	r0, r1, #23
 800cac0:	d51b      	bpl.n	800cafa <_scanf_float+0x17e>
 800cac2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800cac6:	6021      	str	r1, [r4, #0]
 800cac8:	f109 0901 	add.w	r9, r9, #1
 800cacc:	f1bb 0f00 	cmp.w	fp, #0
 800cad0:	d003      	beq.n	800cada <_scanf_float+0x15e>
 800cad2:	3201      	adds	r2, #1
 800cad4:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800cad8:	60a2      	str	r2, [r4, #8]
 800cada:	68a3      	ldr	r3, [r4, #8]
 800cadc:	3b01      	subs	r3, #1
 800cade:	60a3      	str	r3, [r4, #8]
 800cae0:	6923      	ldr	r3, [r4, #16]
 800cae2:	3301      	adds	r3, #1
 800cae4:	6123      	str	r3, [r4, #16]
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	3b01      	subs	r3, #1
 800caea:	2b00      	cmp	r3, #0
 800caec:	607b      	str	r3, [r7, #4]
 800caee:	f340 8087 	ble.w	800cc00 <_scanf_float+0x284>
 800caf2:	683b      	ldr	r3, [r7, #0]
 800caf4:	3301      	adds	r3, #1
 800caf6:	603b      	str	r3, [r7, #0]
 800caf8:	e765      	b.n	800c9c6 <_scanf_float+0x4a>
 800cafa:	eb1a 0105 	adds.w	r1, sl, r5
 800cafe:	f47f af6f 	bne.w	800c9e0 <_scanf_float+0x64>
 800cb02:	6822      	ldr	r2, [r4, #0]
 800cb04:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800cb08:	6022      	str	r2, [r4, #0]
 800cb0a:	460d      	mov	r5, r1
 800cb0c:	468a      	mov	sl, r1
 800cb0e:	f806 3b01 	strb.w	r3, [r6], #1
 800cb12:	e7e2      	b.n	800cada <_scanf_float+0x15e>
 800cb14:	6822      	ldr	r2, [r4, #0]
 800cb16:	0610      	lsls	r0, r2, #24
 800cb18:	f57f af62 	bpl.w	800c9e0 <_scanf_float+0x64>
 800cb1c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800cb20:	6022      	str	r2, [r4, #0]
 800cb22:	e7f4      	b.n	800cb0e <_scanf_float+0x192>
 800cb24:	f1ba 0f00 	cmp.w	sl, #0
 800cb28:	d10e      	bne.n	800cb48 <_scanf_float+0x1cc>
 800cb2a:	f1b9 0f00 	cmp.w	r9, #0
 800cb2e:	d10e      	bne.n	800cb4e <_scanf_float+0x1d2>
 800cb30:	6822      	ldr	r2, [r4, #0]
 800cb32:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800cb36:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800cb3a:	d108      	bne.n	800cb4e <_scanf_float+0x1d2>
 800cb3c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800cb40:	6022      	str	r2, [r4, #0]
 800cb42:	f04f 0a01 	mov.w	sl, #1
 800cb46:	e7e2      	b.n	800cb0e <_scanf_float+0x192>
 800cb48:	f1ba 0f02 	cmp.w	sl, #2
 800cb4c:	d055      	beq.n	800cbfa <_scanf_float+0x27e>
 800cb4e:	2d01      	cmp	r5, #1
 800cb50:	d002      	beq.n	800cb58 <_scanf_float+0x1dc>
 800cb52:	2d04      	cmp	r5, #4
 800cb54:	f47f af44 	bne.w	800c9e0 <_scanf_float+0x64>
 800cb58:	3501      	adds	r5, #1
 800cb5a:	b2ed      	uxtb	r5, r5
 800cb5c:	e7d7      	b.n	800cb0e <_scanf_float+0x192>
 800cb5e:	f1ba 0f01 	cmp.w	sl, #1
 800cb62:	f47f af3d 	bne.w	800c9e0 <_scanf_float+0x64>
 800cb66:	f04f 0a02 	mov.w	sl, #2
 800cb6a:	e7d0      	b.n	800cb0e <_scanf_float+0x192>
 800cb6c:	b97d      	cbnz	r5, 800cb8e <_scanf_float+0x212>
 800cb6e:	f1b9 0f00 	cmp.w	r9, #0
 800cb72:	f47f af38 	bne.w	800c9e6 <_scanf_float+0x6a>
 800cb76:	6822      	ldr	r2, [r4, #0]
 800cb78:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800cb7c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800cb80:	f040 8108 	bne.w	800cd94 <_scanf_float+0x418>
 800cb84:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800cb88:	6022      	str	r2, [r4, #0]
 800cb8a:	2501      	movs	r5, #1
 800cb8c:	e7bf      	b.n	800cb0e <_scanf_float+0x192>
 800cb8e:	2d03      	cmp	r5, #3
 800cb90:	d0e2      	beq.n	800cb58 <_scanf_float+0x1dc>
 800cb92:	2d05      	cmp	r5, #5
 800cb94:	e7de      	b.n	800cb54 <_scanf_float+0x1d8>
 800cb96:	2d02      	cmp	r5, #2
 800cb98:	f47f af22 	bne.w	800c9e0 <_scanf_float+0x64>
 800cb9c:	2503      	movs	r5, #3
 800cb9e:	e7b6      	b.n	800cb0e <_scanf_float+0x192>
 800cba0:	2d06      	cmp	r5, #6
 800cba2:	f47f af1d 	bne.w	800c9e0 <_scanf_float+0x64>
 800cba6:	2507      	movs	r5, #7
 800cba8:	e7b1      	b.n	800cb0e <_scanf_float+0x192>
 800cbaa:	6822      	ldr	r2, [r4, #0]
 800cbac:	0591      	lsls	r1, r2, #22
 800cbae:	f57f af17 	bpl.w	800c9e0 <_scanf_float+0x64>
 800cbb2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800cbb6:	6022      	str	r2, [r4, #0]
 800cbb8:	f8cd 9008 	str.w	r9, [sp, #8]
 800cbbc:	e7a7      	b.n	800cb0e <_scanf_float+0x192>
 800cbbe:	6822      	ldr	r2, [r4, #0]
 800cbc0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800cbc4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800cbc8:	d006      	beq.n	800cbd8 <_scanf_float+0x25c>
 800cbca:	0550      	lsls	r0, r2, #21
 800cbcc:	f57f af08 	bpl.w	800c9e0 <_scanf_float+0x64>
 800cbd0:	f1b9 0f00 	cmp.w	r9, #0
 800cbd4:	f000 80de 	beq.w	800cd94 <_scanf_float+0x418>
 800cbd8:	0591      	lsls	r1, r2, #22
 800cbda:	bf58      	it	pl
 800cbdc:	9902      	ldrpl	r1, [sp, #8]
 800cbde:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800cbe2:	bf58      	it	pl
 800cbe4:	eba9 0101 	subpl.w	r1, r9, r1
 800cbe8:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800cbec:	bf58      	it	pl
 800cbee:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800cbf2:	6022      	str	r2, [r4, #0]
 800cbf4:	f04f 0900 	mov.w	r9, #0
 800cbf8:	e789      	b.n	800cb0e <_scanf_float+0x192>
 800cbfa:	f04f 0a03 	mov.w	sl, #3
 800cbfe:	e786      	b.n	800cb0e <_scanf_float+0x192>
 800cc00:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800cc04:	4639      	mov	r1, r7
 800cc06:	4640      	mov	r0, r8
 800cc08:	4798      	blx	r3
 800cc0a:	2800      	cmp	r0, #0
 800cc0c:	f43f aedb 	beq.w	800c9c6 <_scanf_float+0x4a>
 800cc10:	e6e6      	b.n	800c9e0 <_scanf_float+0x64>
 800cc12:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cc16:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800cc1a:	463a      	mov	r2, r7
 800cc1c:	4640      	mov	r0, r8
 800cc1e:	4798      	blx	r3
 800cc20:	6923      	ldr	r3, [r4, #16]
 800cc22:	3b01      	subs	r3, #1
 800cc24:	6123      	str	r3, [r4, #16]
 800cc26:	e6e8      	b.n	800c9fa <_scanf_float+0x7e>
 800cc28:	1e6b      	subs	r3, r5, #1
 800cc2a:	2b06      	cmp	r3, #6
 800cc2c:	d824      	bhi.n	800cc78 <_scanf_float+0x2fc>
 800cc2e:	2d02      	cmp	r5, #2
 800cc30:	d836      	bhi.n	800cca0 <_scanf_float+0x324>
 800cc32:	9b01      	ldr	r3, [sp, #4]
 800cc34:	429e      	cmp	r6, r3
 800cc36:	f67f aee4 	bls.w	800ca02 <_scanf_float+0x86>
 800cc3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cc3e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800cc42:	463a      	mov	r2, r7
 800cc44:	4640      	mov	r0, r8
 800cc46:	4798      	blx	r3
 800cc48:	6923      	ldr	r3, [r4, #16]
 800cc4a:	3b01      	subs	r3, #1
 800cc4c:	6123      	str	r3, [r4, #16]
 800cc4e:	e7f0      	b.n	800cc32 <_scanf_float+0x2b6>
 800cc50:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cc54:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800cc58:	463a      	mov	r2, r7
 800cc5a:	4640      	mov	r0, r8
 800cc5c:	4798      	blx	r3
 800cc5e:	6923      	ldr	r3, [r4, #16]
 800cc60:	3b01      	subs	r3, #1
 800cc62:	6123      	str	r3, [r4, #16]
 800cc64:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800cc68:	fa5f fa8a 	uxtb.w	sl, sl
 800cc6c:	f1ba 0f02 	cmp.w	sl, #2
 800cc70:	d1ee      	bne.n	800cc50 <_scanf_float+0x2d4>
 800cc72:	3d03      	subs	r5, #3
 800cc74:	b2ed      	uxtb	r5, r5
 800cc76:	1b76      	subs	r6, r6, r5
 800cc78:	6823      	ldr	r3, [r4, #0]
 800cc7a:	05da      	lsls	r2, r3, #23
 800cc7c:	d530      	bpl.n	800cce0 <_scanf_float+0x364>
 800cc7e:	055b      	lsls	r3, r3, #21
 800cc80:	d511      	bpl.n	800cca6 <_scanf_float+0x32a>
 800cc82:	9b01      	ldr	r3, [sp, #4]
 800cc84:	429e      	cmp	r6, r3
 800cc86:	f67f aebc 	bls.w	800ca02 <_scanf_float+0x86>
 800cc8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cc8e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800cc92:	463a      	mov	r2, r7
 800cc94:	4640      	mov	r0, r8
 800cc96:	4798      	blx	r3
 800cc98:	6923      	ldr	r3, [r4, #16]
 800cc9a:	3b01      	subs	r3, #1
 800cc9c:	6123      	str	r3, [r4, #16]
 800cc9e:	e7f0      	b.n	800cc82 <_scanf_float+0x306>
 800cca0:	46aa      	mov	sl, r5
 800cca2:	46b3      	mov	fp, r6
 800cca4:	e7de      	b.n	800cc64 <_scanf_float+0x2e8>
 800cca6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ccaa:	6923      	ldr	r3, [r4, #16]
 800ccac:	2965      	cmp	r1, #101	@ 0x65
 800ccae:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800ccb2:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800ccb6:	6123      	str	r3, [r4, #16]
 800ccb8:	d00c      	beq.n	800ccd4 <_scanf_float+0x358>
 800ccba:	2945      	cmp	r1, #69	@ 0x45
 800ccbc:	d00a      	beq.n	800ccd4 <_scanf_float+0x358>
 800ccbe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ccc2:	463a      	mov	r2, r7
 800ccc4:	4640      	mov	r0, r8
 800ccc6:	4798      	blx	r3
 800ccc8:	6923      	ldr	r3, [r4, #16]
 800ccca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800ccce:	3b01      	subs	r3, #1
 800ccd0:	1eb5      	subs	r5, r6, #2
 800ccd2:	6123      	str	r3, [r4, #16]
 800ccd4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ccd8:	463a      	mov	r2, r7
 800ccda:	4640      	mov	r0, r8
 800ccdc:	4798      	blx	r3
 800ccde:	462e      	mov	r6, r5
 800cce0:	6822      	ldr	r2, [r4, #0]
 800cce2:	f012 0210 	ands.w	r2, r2, #16
 800cce6:	d001      	beq.n	800ccec <_scanf_float+0x370>
 800cce8:	2000      	movs	r0, #0
 800ccea:	e68b      	b.n	800ca04 <_scanf_float+0x88>
 800ccec:	7032      	strb	r2, [r6, #0]
 800ccee:	6823      	ldr	r3, [r4, #0]
 800ccf0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ccf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ccf8:	d11c      	bne.n	800cd34 <_scanf_float+0x3b8>
 800ccfa:	9b02      	ldr	r3, [sp, #8]
 800ccfc:	454b      	cmp	r3, r9
 800ccfe:	eba3 0209 	sub.w	r2, r3, r9
 800cd02:	d123      	bne.n	800cd4c <_scanf_float+0x3d0>
 800cd04:	9901      	ldr	r1, [sp, #4]
 800cd06:	2200      	movs	r2, #0
 800cd08:	4640      	mov	r0, r8
 800cd0a:	f002 fc75 	bl	800f5f8 <_strtod_r>
 800cd0e:	9b03      	ldr	r3, [sp, #12]
 800cd10:	6821      	ldr	r1, [r4, #0]
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	f011 0f02 	tst.w	r1, #2
 800cd18:	ec57 6b10 	vmov	r6, r7, d0
 800cd1c:	f103 0204 	add.w	r2, r3, #4
 800cd20:	d01f      	beq.n	800cd62 <_scanf_float+0x3e6>
 800cd22:	9903      	ldr	r1, [sp, #12]
 800cd24:	600a      	str	r2, [r1, #0]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	e9c3 6700 	strd	r6, r7, [r3]
 800cd2c:	68e3      	ldr	r3, [r4, #12]
 800cd2e:	3301      	adds	r3, #1
 800cd30:	60e3      	str	r3, [r4, #12]
 800cd32:	e7d9      	b.n	800cce8 <_scanf_float+0x36c>
 800cd34:	9b04      	ldr	r3, [sp, #16]
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d0e4      	beq.n	800cd04 <_scanf_float+0x388>
 800cd3a:	9905      	ldr	r1, [sp, #20]
 800cd3c:	230a      	movs	r3, #10
 800cd3e:	3101      	adds	r1, #1
 800cd40:	4640      	mov	r0, r8
 800cd42:	f002 fcd9 	bl	800f6f8 <_strtol_r>
 800cd46:	9b04      	ldr	r3, [sp, #16]
 800cd48:	9e05      	ldr	r6, [sp, #20]
 800cd4a:	1ac2      	subs	r2, r0, r3
 800cd4c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800cd50:	429e      	cmp	r6, r3
 800cd52:	bf28      	it	cs
 800cd54:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800cd58:	4910      	ldr	r1, [pc, #64]	@ (800cd9c <_scanf_float+0x420>)
 800cd5a:	4630      	mov	r0, r6
 800cd5c:	f000 f8e4 	bl	800cf28 <siprintf>
 800cd60:	e7d0      	b.n	800cd04 <_scanf_float+0x388>
 800cd62:	f011 0f04 	tst.w	r1, #4
 800cd66:	9903      	ldr	r1, [sp, #12]
 800cd68:	600a      	str	r2, [r1, #0]
 800cd6a:	d1dc      	bne.n	800cd26 <_scanf_float+0x3aa>
 800cd6c:	681d      	ldr	r5, [r3, #0]
 800cd6e:	4632      	mov	r2, r6
 800cd70:	463b      	mov	r3, r7
 800cd72:	4630      	mov	r0, r6
 800cd74:	4639      	mov	r1, r7
 800cd76:	f7f3 fee1 	bl	8000b3c <__aeabi_dcmpun>
 800cd7a:	b128      	cbz	r0, 800cd88 <_scanf_float+0x40c>
 800cd7c:	4808      	ldr	r0, [pc, #32]	@ (800cda0 <_scanf_float+0x424>)
 800cd7e:	f000 fa35 	bl	800d1ec <nanf>
 800cd82:	ed85 0a00 	vstr	s0, [r5]
 800cd86:	e7d1      	b.n	800cd2c <_scanf_float+0x3b0>
 800cd88:	4630      	mov	r0, r6
 800cd8a:	4639      	mov	r1, r7
 800cd8c:	f7f3 ff34 	bl	8000bf8 <__aeabi_d2f>
 800cd90:	6028      	str	r0, [r5, #0]
 800cd92:	e7cb      	b.n	800cd2c <_scanf_float+0x3b0>
 800cd94:	f04f 0900 	mov.w	r9, #0
 800cd98:	e629      	b.n	800c9ee <_scanf_float+0x72>
 800cd9a:	bf00      	nop
 800cd9c:	080141a4 	.word	0x080141a4
 800cda0:	0801453d 	.word	0x0801453d

0800cda4 <std>:
 800cda4:	2300      	movs	r3, #0
 800cda6:	b510      	push	{r4, lr}
 800cda8:	4604      	mov	r4, r0
 800cdaa:	e9c0 3300 	strd	r3, r3, [r0]
 800cdae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cdb2:	6083      	str	r3, [r0, #8]
 800cdb4:	8181      	strh	r1, [r0, #12]
 800cdb6:	6643      	str	r3, [r0, #100]	@ 0x64
 800cdb8:	81c2      	strh	r2, [r0, #14]
 800cdba:	6183      	str	r3, [r0, #24]
 800cdbc:	4619      	mov	r1, r3
 800cdbe:	2208      	movs	r2, #8
 800cdc0:	305c      	adds	r0, #92	@ 0x5c
 800cdc2:	f000 f92e 	bl	800d022 <memset>
 800cdc6:	4b0d      	ldr	r3, [pc, #52]	@ (800cdfc <std+0x58>)
 800cdc8:	6263      	str	r3, [r4, #36]	@ 0x24
 800cdca:	4b0d      	ldr	r3, [pc, #52]	@ (800ce00 <std+0x5c>)
 800cdcc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cdce:	4b0d      	ldr	r3, [pc, #52]	@ (800ce04 <std+0x60>)
 800cdd0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cdd2:	4b0d      	ldr	r3, [pc, #52]	@ (800ce08 <std+0x64>)
 800cdd4:	6323      	str	r3, [r4, #48]	@ 0x30
 800cdd6:	4b0d      	ldr	r3, [pc, #52]	@ (800ce0c <std+0x68>)
 800cdd8:	6224      	str	r4, [r4, #32]
 800cdda:	429c      	cmp	r4, r3
 800cddc:	d006      	beq.n	800cdec <std+0x48>
 800cdde:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cde2:	4294      	cmp	r4, r2
 800cde4:	d002      	beq.n	800cdec <std+0x48>
 800cde6:	33d0      	adds	r3, #208	@ 0xd0
 800cde8:	429c      	cmp	r4, r3
 800cdea:	d105      	bne.n	800cdf8 <std+0x54>
 800cdec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cdf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cdf4:	f000 b9e8 	b.w	800d1c8 <__retarget_lock_init_recursive>
 800cdf8:	bd10      	pop	{r4, pc}
 800cdfa:	bf00      	nop
 800cdfc:	0800cf69 	.word	0x0800cf69
 800ce00:	0800cf8b 	.word	0x0800cf8b
 800ce04:	0800cfc3 	.word	0x0800cfc3
 800ce08:	0800cfe7 	.word	0x0800cfe7
 800ce0c:	200034a0 	.word	0x200034a0

0800ce10 <stdio_exit_handler>:
 800ce10:	4a02      	ldr	r2, [pc, #8]	@ (800ce1c <stdio_exit_handler+0xc>)
 800ce12:	4903      	ldr	r1, [pc, #12]	@ (800ce20 <stdio_exit_handler+0x10>)
 800ce14:	4803      	ldr	r0, [pc, #12]	@ (800ce24 <stdio_exit_handler+0x14>)
 800ce16:	f000 b869 	b.w	800ceec <_fwalk_sglue>
 800ce1a:	bf00      	nop
 800ce1c:	20000014 	.word	0x20000014
 800ce20:	0800fab5 	.word	0x0800fab5
 800ce24:	20000024 	.word	0x20000024

0800ce28 <cleanup_stdio>:
 800ce28:	6841      	ldr	r1, [r0, #4]
 800ce2a:	4b0c      	ldr	r3, [pc, #48]	@ (800ce5c <cleanup_stdio+0x34>)
 800ce2c:	4299      	cmp	r1, r3
 800ce2e:	b510      	push	{r4, lr}
 800ce30:	4604      	mov	r4, r0
 800ce32:	d001      	beq.n	800ce38 <cleanup_stdio+0x10>
 800ce34:	f002 fe3e 	bl	800fab4 <_fflush_r>
 800ce38:	68a1      	ldr	r1, [r4, #8]
 800ce3a:	4b09      	ldr	r3, [pc, #36]	@ (800ce60 <cleanup_stdio+0x38>)
 800ce3c:	4299      	cmp	r1, r3
 800ce3e:	d002      	beq.n	800ce46 <cleanup_stdio+0x1e>
 800ce40:	4620      	mov	r0, r4
 800ce42:	f002 fe37 	bl	800fab4 <_fflush_r>
 800ce46:	68e1      	ldr	r1, [r4, #12]
 800ce48:	4b06      	ldr	r3, [pc, #24]	@ (800ce64 <cleanup_stdio+0x3c>)
 800ce4a:	4299      	cmp	r1, r3
 800ce4c:	d004      	beq.n	800ce58 <cleanup_stdio+0x30>
 800ce4e:	4620      	mov	r0, r4
 800ce50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ce54:	f002 be2e 	b.w	800fab4 <_fflush_r>
 800ce58:	bd10      	pop	{r4, pc}
 800ce5a:	bf00      	nop
 800ce5c:	200034a0 	.word	0x200034a0
 800ce60:	20003508 	.word	0x20003508
 800ce64:	20003570 	.word	0x20003570

0800ce68 <global_stdio_init.part.0>:
 800ce68:	b510      	push	{r4, lr}
 800ce6a:	4b0b      	ldr	r3, [pc, #44]	@ (800ce98 <global_stdio_init.part.0+0x30>)
 800ce6c:	4c0b      	ldr	r4, [pc, #44]	@ (800ce9c <global_stdio_init.part.0+0x34>)
 800ce6e:	4a0c      	ldr	r2, [pc, #48]	@ (800cea0 <global_stdio_init.part.0+0x38>)
 800ce70:	601a      	str	r2, [r3, #0]
 800ce72:	4620      	mov	r0, r4
 800ce74:	2200      	movs	r2, #0
 800ce76:	2104      	movs	r1, #4
 800ce78:	f7ff ff94 	bl	800cda4 <std>
 800ce7c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ce80:	2201      	movs	r2, #1
 800ce82:	2109      	movs	r1, #9
 800ce84:	f7ff ff8e 	bl	800cda4 <std>
 800ce88:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ce8c:	2202      	movs	r2, #2
 800ce8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ce92:	2112      	movs	r1, #18
 800ce94:	f7ff bf86 	b.w	800cda4 <std>
 800ce98:	200035d8 	.word	0x200035d8
 800ce9c:	200034a0 	.word	0x200034a0
 800cea0:	0800ce11 	.word	0x0800ce11

0800cea4 <__sfp_lock_acquire>:
 800cea4:	4801      	ldr	r0, [pc, #4]	@ (800ceac <__sfp_lock_acquire+0x8>)
 800cea6:	f000 b990 	b.w	800d1ca <__retarget_lock_acquire_recursive>
 800ceaa:	bf00      	nop
 800ceac:	200035e1 	.word	0x200035e1

0800ceb0 <__sfp_lock_release>:
 800ceb0:	4801      	ldr	r0, [pc, #4]	@ (800ceb8 <__sfp_lock_release+0x8>)
 800ceb2:	f000 b98b 	b.w	800d1cc <__retarget_lock_release_recursive>
 800ceb6:	bf00      	nop
 800ceb8:	200035e1 	.word	0x200035e1

0800cebc <__sinit>:
 800cebc:	b510      	push	{r4, lr}
 800cebe:	4604      	mov	r4, r0
 800cec0:	f7ff fff0 	bl	800cea4 <__sfp_lock_acquire>
 800cec4:	6a23      	ldr	r3, [r4, #32]
 800cec6:	b11b      	cbz	r3, 800ced0 <__sinit+0x14>
 800cec8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cecc:	f7ff bff0 	b.w	800ceb0 <__sfp_lock_release>
 800ced0:	4b04      	ldr	r3, [pc, #16]	@ (800cee4 <__sinit+0x28>)
 800ced2:	6223      	str	r3, [r4, #32]
 800ced4:	4b04      	ldr	r3, [pc, #16]	@ (800cee8 <__sinit+0x2c>)
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d1f5      	bne.n	800cec8 <__sinit+0xc>
 800cedc:	f7ff ffc4 	bl	800ce68 <global_stdio_init.part.0>
 800cee0:	e7f2      	b.n	800cec8 <__sinit+0xc>
 800cee2:	bf00      	nop
 800cee4:	0800ce29 	.word	0x0800ce29
 800cee8:	200035d8 	.word	0x200035d8

0800ceec <_fwalk_sglue>:
 800ceec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cef0:	4607      	mov	r7, r0
 800cef2:	4688      	mov	r8, r1
 800cef4:	4614      	mov	r4, r2
 800cef6:	2600      	movs	r6, #0
 800cef8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cefc:	f1b9 0901 	subs.w	r9, r9, #1
 800cf00:	d505      	bpl.n	800cf0e <_fwalk_sglue+0x22>
 800cf02:	6824      	ldr	r4, [r4, #0]
 800cf04:	2c00      	cmp	r4, #0
 800cf06:	d1f7      	bne.n	800cef8 <_fwalk_sglue+0xc>
 800cf08:	4630      	mov	r0, r6
 800cf0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf0e:	89ab      	ldrh	r3, [r5, #12]
 800cf10:	2b01      	cmp	r3, #1
 800cf12:	d907      	bls.n	800cf24 <_fwalk_sglue+0x38>
 800cf14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cf18:	3301      	adds	r3, #1
 800cf1a:	d003      	beq.n	800cf24 <_fwalk_sglue+0x38>
 800cf1c:	4629      	mov	r1, r5
 800cf1e:	4638      	mov	r0, r7
 800cf20:	47c0      	blx	r8
 800cf22:	4306      	orrs	r6, r0
 800cf24:	3568      	adds	r5, #104	@ 0x68
 800cf26:	e7e9      	b.n	800cefc <_fwalk_sglue+0x10>

0800cf28 <siprintf>:
 800cf28:	b40e      	push	{r1, r2, r3}
 800cf2a:	b500      	push	{lr}
 800cf2c:	b09c      	sub	sp, #112	@ 0x70
 800cf2e:	ab1d      	add	r3, sp, #116	@ 0x74
 800cf30:	9002      	str	r0, [sp, #8]
 800cf32:	9006      	str	r0, [sp, #24]
 800cf34:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800cf38:	4809      	ldr	r0, [pc, #36]	@ (800cf60 <siprintf+0x38>)
 800cf3a:	9107      	str	r1, [sp, #28]
 800cf3c:	9104      	str	r1, [sp, #16]
 800cf3e:	4909      	ldr	r1, [pc, #36]	@ (800cf64 <siprintf+0x3c>)
 800cf40:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf44:	9105      	str	r1, [sp, #20]
 800cf46:	6800      	ldr	r0, [r0, #0]
 800cf48:	9301      	str	r3, [sp, #4]
 800cf4a:	a902      	add	r1, sp, #8
 800cf4c:	f002 fc32 	bl	800f7b4 <_svfiprintf_r>
 800cf50:	9b02      	ldr	r3, [sp, #8]
 800cf52:	2200      	movs	r2, #0
 800cf54:	701a      	strb	r2, [r3, #0]
 800cf56:	b01c      	add	sp, #112	@ 0x70
 800cf58:	f85d eb04 	ldr.w	lr, [sp], #4
 800cf5c:	b003      	add	sp, #12
 800cf5e:	4770      	bx	lr
 800cf60:	20000020 	.word	0x20000020
 800cf64:	ffff0208 	.word	0xffff0208

0800cf68 <__sread>:
 800cf68:	b510      	push	{r4, lr}
 800cf6a:	460c      	mov	r4, r1
 800cf6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf70:	f000 f8dc 	bl	800d12c <_read_r>
 800cf74:	2800      	cmp	r0, #0
 800cf76:	bfab      	itete	ge
 800cf78:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cf7a:	89a3      	ldrhlt	r3, [r4, #12]
 800cf7c:	181b      	addge	r3, r3, r0
 800cf7e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cf82:	bfac      	ite	ge
 800cf84:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cf86:	81a3      	strhlt	r3, [r4, #12]
 800cf88:	bd10      	pop	{r4, pc}

0800cf8a <__swrite>:
 800cf8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf8e:	461f      	mov	r7, r3
 800cf90:	898b      	ldrh	r3, [r1, #12]
 800cf92:	05db      	lsls	r3, r3, #23
 800cf94:	4605      	mov	r5, r0
 800cf96:	460c      	mov	r4, r1
 800cf98:	4616      	mov	r6, r2
 800cf9a:	d505      	bpl.n	800cfa8 <__swrite+0x1e>
 800cf9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cfa0:	2302      	movs	r3, #2
 800cfa2:	2200      	movs	r2, #0
 800cfa4:	f000 f8b0 	bl	800d108 <_lseek_r>
 800cfa8:	89a3      	ldrh	r3, [r4, #12]
 800cfaa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cfae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cfb2:	81a3      	strh	r3, [r4, #12]
 800cfb4:	4632      	mov	r2, r6
 800cfb6:	463b      	mov	r3, r7
 800cfb8:	4628      	mov	r0, r5
 800cfba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cfbe:	f000 b8c7 	b.w	800d150 <_write_r>

0800cfc2 <__sseek>:
 800cfc2:	b510      	push	{r4, lr}
 800cfc4:	460c      	mov	r4, r1
 800cfc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cfca:	f000 f89d 	bl	800d108 <_lseek_r>
 800cfce:	1c43      	adds	r3, r0, #1
 800cfd0:	89a3      	ldrh	r3, [r4, #12]
 800cfd2:	bf15      	itete	ne
 800cfd4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cfd6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cfda:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cfde:	81a3      	strheq	r3, [r4, #12]
 800cfe0:	bf18      	it	ne
 800cfe2:	81a3      	strhne	r3, [r4, #12]
 800cfe4:	bd10      	pop	{r4, pc}

0800cfe6 <__sclose>:
 800cfe6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cfea:	f000 b827 	b.w	800d03c <_close_r>

0800cfee <memmove>:
 800cfee:	4288      	cmp	r0, r1
 800cff0:	b510      	push	{r4, lr}
 800cff2:	eb01 0402 	add.w	r4, r1, r2
 800cff6:	d902      	bls.n	800cffe <memmove+0x10>
 800cff8:	4284      	cmp	r4, r0
 800cffa:	4623      	mov	r3, r4
 800cffc:	d807      	bhi.n	800d00e <memmove+0x20>
 800cffe:	1e43      	subs	r3, r0, #1
 800d000:	42a1      	cmp	r1, r4
 800d002:	d008      	beq.n	800d016 <memmove+0x28>
 800d004:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d008:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d00c:	e7f8      	b.n	800d000 <memmove+0x12>
 800d00e:	4402      	add	r2, r0
 800d010:	4601      	mov	r1, r0
 800d012:	428a      	cmp	r2, r1
 800d014:	d100      	bne.n	800d018 <memmove+0x2a>
 800d016:	bd10      	pop	{r4, pc}
 800d018:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d01c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d020:	e7f7      	b.n	800d012 <memmove+0x24>

0800d022 <memset>:
 800d022:	4402      	add	r2, r0
 800d024:	4603      	mov	r3, r0
 800d026:	4293      	cmp	r3, r2
 800d028:	d100      	bne.n	800d02c <memset+0xa>
 800d02a:	4770      	bx	lr
 800d02c:	f803 1b01 	strb.w	r1, [r3], #1
 800d030:	e7f9      	b.n	800d026 <memset+0x4>
	...

0800d034 <_localeconv_r>:
 800d034:	4800      	ldr	r0, [pc, #0]	@ (800d038 <_localeconv_r+0x4>)
 800d036:	4770      	bx	lr
 800d038:	20000160 	.word	0x20000160

0800d03c <_close_r>:
 800d03c:	b538      	push	{r3, r4, r5, lr}
 800d03e:	4d06      	ldr	r5, [pc, #24]	@ (800d058 <_close_r+0x1c>)
 800d040:	2300      	movs	r3, #0
 800d042:	4604      	mov	r4, r0
 800d044:	4608      	mov	r0, r1
 800d046:	602b      	str	r3, [r5, #0]
 800d048:	f7f6 f8d8 	bl	80031fc <_close>
 800d04c:	1c43      	adds	r3, r0, #1
 800d04e:	d102      	bne.n	800d056 <_close_r+0x1a>
 800d050:	682b      	ldr	r3, [r5, #0]
 800d052:	b103      	cbz	r3, 800d056 <_close_r+0x1a>
 800d054:	6023      	str	r3, [r4, #0]
 800d056:	bd38      	pop	{r3, r4, r5, pc}
 800d058:	200035dc 	.word	0x200035dc

0800d05c <_reclaim_reent>:
 800d05c:	4b29      	ldr	r3, [pc, #164]	@ (800d104 <_reclaim_reent+0xa8>)
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	4283      	cmp	r3, r0
 800d062:	b570      	push	{r4, r5, r6, lr}
 800d064:	4604      	mov	r4, r0
 800d066:	d04b      	beq.n	800d100 <_reclaim_reent+0xa4>
 800d068:	69c3      	ldr	r3, [r0, #28]
 800d06a:	b1ab      	cbz	r3, 800d098 <_reclaim_reent+0x3c>
 800d06c:	68db      	ldr	r3, [r3, #12]
 800d06e:	b16b      	cbz	r3, 800d08c <_reclaim_reent+0x30>
 800d070:	2500      	movs	r5, #0
 800d072:	69e3      	ldr	r3, [r4, #28]
 800d074:	68db      	ldr	r3, [r3, #12]
 800d076:	5959      	ldr	r1, [r3, r5]
 800d078:	2900      	cmp	r1, #0
 800d07a:	d13b      	bne.n	800d0f4 <_reclaim_reent+0x98>
 800d07c:	3504      	adds	r5, #4
 800d07e:	2d80      	cmp	r5, #128	@ 0x80
 800d080:	d1f7      	bne.n	800d072 <_reclaim_reent+0x16>
 800d082:	69e3      	ldr	r3, [r4, #28]
 800d084:	4620      	mov	r0, r4
 800d086:	68d9      	ldr	r1, [r3, #12]
 800d088:	f000 ff02 	bl	800de90 <_free_r>
 800d08c:	69e3      	ldr	r3, [r4, #28]
 800d08e:	6819      	ldr	r1, [r3, #0]
 800d090:	b111      	cbz	r1, 800d098 <_reclaim_reent+0x3c>
 800d092:	4620      	mov	r0, r4
 800d094:	f000 fefc 	bl	800de90 <_free_r>
 800d098:	6961      	ldr	r1, [r4, #20]
 800d09a:	b111      	cbz	r1, 800d0a2 <_reclaim_reent+0x46>
 800d09c:	4620      	mov	r0, r4
 800d09e:	f000 fef7 	bl	800de90 <_free_r>
 800d0a2:	69e1      	ldr	r1, [r4, #28]
 800d0a4:	b111      	cbz	r1, 800d0ac <_reclaim_reent+0x50>
 800d0a6:	4620      	mov	r0, r4
 800d0a8:	f000 fef2 	bl	800de90 <_free_r>
 800d0ac:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d0ae:	b111      	cbz	r1, 800d0b6 <_reclaim_reent+0x5a>
 800d0b0:	4620      	mov	r0, r4
 800d0b2:	f000 feed 	bl	800de90 <_free_r>
 800d0b6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d0b8:	b111      	cbz	r1, 800d0c0 <_reclaim_reent+0x64>
 800d0ba:	4620      	mov	r0, r4
 800d0bc:	f000 fee8 	bl	800de90 <_free_r>
 800d0c0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800d0c2:	b111      	cbz	r1, 800d0ca <_reclaim_reent+0x6e>
 800d0c4:	4620      	mov	r0, r4
 800d0c6:	f000 fee3 	bl	800de90 <_free_r>
 800d0ca:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800d0cc:	b111      	cbz	r1, 800d0d4 <_reclaim_reent+0x78>
 800d0ce:	4620      	mov	r0, r4
 800d0d0:	f000 fede 	bl	800de90 <_free_r>
 800d0d4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800d0d6:	b111      	cbz	r1, 800d0de <_reclaim_reent+0x82>
 800d0d8:	4620      	mov	r0, r4
 800d0da:	f000 fed9 	bl	800de90 <_free_r>
 800d0de:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d0e0:	b111      	cbz	r1, 800d0e8 <_reclaim_reent+0x8c>
 800d0e2:	4620      	mov	r0, r4
 800d0e4:	f000 fed4 	bl	800de90 <_free_r>
 800d0e8:	6a23      	ldr	r3, [r4, #32]
 800d0ea:	b14b      	cbz	r3, 800d100 <_reclaim_reent+0xa4>
 800d0ec:	4620      	mov	r0, r4
 800d0ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d0f2:	4718      	bx	r3
 800d0f4:	680e      	ldr	r6, [r1, #0]
 800d0f6:	4620      	mov	r0, r4
 800d0f8:	f000 feca 	bl	800de90 <_free_r>
 800d0fc:	4631      	mov	r1, r6
 800d0fe:	e7bb      	b.n	800d078 <_reclaim_reent+0x1c>
 800d100:	bd70      	pop	{r4, r5, r6, pc}
 800d102:	bf00      	nop
 800d104:	20000020 	.word	0x20000020

0800d108 <_lseek_r>:
 800d108:	b538      	push	{r3, r4, r5, lr}
 800d10a:	4d07      	ldr	r5, [pc, #28]	@ (800d128 <_lseek_r+0x20>)
 800d10c:	4604      	mov	r4, r0
 800d10e:	4608      	mov	r0, r1
 800d110:	4611      	mov	r1, r2
 800d112:	2200      	movs	r2, #0
 800d114:	602a      	str	r2, [r5, #0]
 800d116:	461a      	mov	r2, r3
 800d118:	f7f6 f897 	bl	800324a <_lseek>
 800d11c:	1c43      	adds	r3, r0, #1
 800d11e:	d102      	bne.n	800d126 <_lseek_r+0x1e>
 800d120:	682b      	ldr	r3, [r5, #0]
 800d122:	b103      	cbz	r3, 800d126 <_lseek_r+0x1e>
 800d124:	6023      	str	r3, [r4, #0]
 800d126:	bd38      	pop	{r3, r4, r5, pc}
 800d128:	200035dc 	.word	0x200035dc

0800d12c <_read_r>:
 800d12c:	b538      	push	{r3, r4, r5, lr}
 800d12e:	4d07      	ldr	r5, [pc, #28]	@ (800d14c <_read_r+0x20>)
 800d130:	4604      	mov	r4, r0
 800d132:	4608      	mov	r0, r1
 800d134:	4611      	mov	r1, r2
 800d136:	2200      	movs	r2, #0
 800d138:	602a      	str	r2, [r5, #0]
 800d13a:	461a      	mov	r2, r3
 800d13c:	f7f6 f825 	bl	800318a <_read>
 800d140:	1c43      	adds	r3, r0, #1
 800d142:	d102      	bne.n	800d14a <_read_r+0x1e>
 800d144:	682b      	ldr	r3, [r5, #0]
 800d146:	b103      	cbz	r3, 800d14a <_read_r+0x1e>
 800d148:	6023      	str	r3, [r4, #0]
 800d14a:	bd38      	pop	{r3, r4, r5, pc}
 800d14c:	200035dc 	.word	0x200035dc

0800d150 <_write_r>:
 800d150:	b538      	push	{r3, r4, r5, lr}
 800d152:	4d07      	ldr	r5, [pc, #28]	@ (800d170 <_write_r+0x20>)
 800d154:	4604      	mov	r4, r0
 800d156:	4608      	mov	r0, r1
 800d158:	4611      	mov	r1, r2
 800d15a:	2200      	movs	r2, #0
 800d15c:	602a      	str	r2, [r5, #0]
 800d15e:	461a      	mov	r2, r3
 800d160:	f7f6 f830 	bl	80031c4 <_write>
 800d164:	1c43      	adds	r3, r0, #1
 800d166:	d102      	bne.n	800d16e <_write_r+0x1e>
 800d168:	682b      	ldr	r3, [r5, #0]
 800d16a:	b103      	cbz	r3, 800d16e <_write_r+0x1e>
 800d16c:	6023      	str	r3, [r4, #0]
 800d16e:	bd38      	pop	{r3, r4, r5, pc}
 800d170:	200035dc 	.word	0x200035dc

0800d174 <__errno>:
 800d174:	4b01      	ldr	r3, [pc, #4]	@ (800d17c <__errno+0x8>)
 800d176:	6818      	ldr	r0, [r3, #0]
 800d178:	4770      	bx	lr
 800d17a:	bf00      	nop
 800d17c:	20000020 	.word	0x20000020

0800d180 <__libc_init_array>:
 800d180:	b570      	push	{r4, r5, r6, lr}
 800d182:	4d0d      	ldr	r5, [pc, #52]	@ (800d1b8 <__libc_init_array+0x38>)
 800d184:	4c0d      	ldr	r4, [pc, #52]	@ (800d1bc <__libc_init_array+0x3c>)
 800d186:	1b64      	subs	r4, r4, r5
 800d188:	10a4      	asrs	r4, r4, #2
 800d18a:	2600      	movs	r6, #0
 800d18c:	42a6      	cmp	r6, r4
 800d18e:	d109      	bne.n	800d1a4 <__libc_init_array+0x24>
 800d190:	4d0b      	ldr	r5, [pc, #44]	@ (800d1c0 <__libc_init_array+0x40>)
 800d192:	4c0c      	ldr	r4, [pc, #48]	@ (800d1c4 <__libc_init_array+0x44>)
 800d194:	f004 fab6 	bl	8011704 <_init>
 800d198:	1b64      	subs	r4, r4, r5
 800d19a:	10a4      	asrs	r4, r4, #2
 800d19c:	2600      	movs	r6, #0
 800d19e:	42a6      	cmp	r6, r4
 800d1a0:	d105      	bne.n	800d1ae <__libc_init_array+0x2e>
 800d1a2:	bd70      	pop	{r4, r5, r6, pc}
 800d1a4:	f855 3b04 	ldr.w	r3, [r5], #4
 800d1a8:	4798      	blx	r3
 800d1aa:	3601      	adds	r6, #1
 800d1ac:	e7ee      	b.n	800d18c <__libc_init_array+0xc>
 800d1ae:	f855 3b04 	ldr.w	r3, [r5], #4
 800d1b2:	4798      	blx	r3
 800d1b4:	3601      	adds	r6, #1
 800d1b6:	e7f2      	b.n	800d19e <__libc_init_array+0x1e>
 800d1b8:	080145d8 	.word	0x080145d8
 800d1bc:	080145d8 	.word	0x080145d8
 800d1c0:	080145d8 	.word	0x080145d8
 800d1c4:	080145dc 	.word	0x080145dc

0800d1c8 <__retarget_lock_init_recursive>:
 800d1c8:	4770      	bx	lr

0800d1ca <__retarget_lock_acquire_recursive>:
 800d1ca:	4770      	bx	lr

0800d1cc <__retarget_lock_release_recursive>:
 800d1cc:	4770      	bx	lr

0800d1ce <memcpy>:
 800d1ce:	440a      	add	r2, r1
 800d1d0:	4291      	cmp	r1, r2
 800d1d2:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800d1d6:	d100      	bne.n	800d1da <memcpy+0xc>
 800d1d8:	4770      	bx	lr
 800d1da:	b510      	push	{r4, lr}
 800d1dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d1e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d1e4:	4291      	cmp	r1, r2
 800d1e6:	d1f9      	bne.n	800d1dc <memcpy+0xe>
 800d1e8:	bd10      	pop	{r4, pc}
	...

0800d1ec <nanf>:
 800d1ec:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d1f4 <nanf+0x8>
 800d1f0:	4770      	bx	lr
 800d1f2:	bf00      	nop
 800d1f4:	7fc00000 	.word	0x7fc00000

0800d1f8 <quorem>:
 800d1f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1fc:	6903      	ldr	r3, [r0, #16]
 800d1fe:	690c      	ldr	r4, [r1, #16]
 800d200:	42a3      	cmp	r3, r4
 800d202:	4607      	mov	r7, r0
 800d204:	db7e      	blt.n	800d304 <quorem+0x10c>
 800d206:	3c01      	subs	r4, #1
 800d208:	f101 0814 	add.w	r8, r1, #20
 800d20c:	00a3      	lsls	r3, r4, #2
 800d20e:	f100 0514 	add.w	r5, r0, #20
 800d212:	9300      	str	r3, [sp, #0]
 800d214:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d218:	9301      	str	r3, [sp, #4]
 800d21a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d21e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d222:	3301      	adds	r3, #1
 800d224:	429a      	cmp	r2, r3
 800d226:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d22a:	fbb2 f6f3 	udiv	r6, r2, r3
 800d22e:	d32e      	bcc.n	800d28e <quorem+0x96>
 800d230:	f04f 0a00 	mov.w	sl, #0
 800d234:	46c4      	mov	ip, r8
 800d236:	46ae      	mov	lr, r5
 800d238:	46d3      	mov	fp, sl
 800d23a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d23e:	b298      	uxth	r0, r3
 800d240:	fb06 a000 	mla	r0, r6, r0, sl
 800d244:	0c02      	lsrs	r2, r0, #16
 800d246:	0c1b      	lsrs	r3, r3, #16
 800d248:	fb06 2303 	mla	r3, r6, r3, r2
 800d24c:	f8de 2000 	ldr.w	r2, [lr]
 800d250:	b280      	uxth	r0, r0
 800d252:	b292      	uxth	r2, r2
 800d254:	1a12      	subs	r2, r2, r0
 800d256:	445a      	add	r2, fp
 800d258:	f8de 0000 	ldr.w	r0, [lr]
 800d25c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d260:	b29b      	uxth	r3, r3
 800d262:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d266:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d26a:	b292      	uxth	r2, r2
 800d26c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d270:	45e1      	cmp	r9, ip
 800d272:	f84e 2b04 	str.w	r2, [lr], #4
 800d276:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d27a:	d2de      	bcs.n	800d23a <quorem+0x42>
 800d27c:	9b00      	ldr	r3, [sp, #0]
 800d27e:	58eb      	ldr	r3, [r5, r3]
 800d280:	b92b      	cbnz	r3, 800d28e <quorem+0x96>
 800d282:	9b01      	ldr	r3, [sp, #4]
 800d284:	3b04      	subs	r3, #4
 800d286:	429d      	cmp	r5, r3
 800d288:	461a      	mov	r2, r3
 800d28a:	d32f      	bcc.n	800d2ec <quorem+0xf4>
 800d28c:	613c      	str	r4, [r7, #16]
 800d28e:	4638      	mov	r0, r7
 800d290:	f001 f9c2 	bl	800e618 <__mcmp>
 800d294:	2800      	cmp	r0, #0
 800d296:	db25      	blt.n	800d2e4 <quorem+0xec>
 800d298:	4629      	mov	r1, r5
 800d29a:	2000      	movs	r0, #0
 800d29c:	f858 2b04 	ldr.w	r2, [r8], #4
 800d2a0:	f8d1 c000 	ldr.w	ip, [r1]
 800d2a4:	fa1f fe82 	uxth.w	lr, r2
 800d2a8:	fa1f f38c 	uxth.w	r3, ip
 800d2ac:	eba3 030e 	sub.w	r3, r3, lr
 800d2b0:	4403      	add	r3, r0
 800d2b2:	0c12      	lsrs	r2, r2, #16
 800d2b4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d2b8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d2bc:	b29b      	uxth	r3, r3
 800d2be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d2c2:	45c1      	cmp	r9, r8
 800d2c4:	f841 3b04 	str.w	r3, [r1], #4
 800d2c8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d2cc:	d2e6      	bcs.n	800d29c <quorem+0xa4>
 800d2ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d2d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d2d6:	b922      	cbnz	r2, 800d2e2 <quorem+0xea>
 800d2d8:	3b04      	subs	r3, #4
 800d2da:	429d      	cmp	r5, r3
 800d2dc:	461a      	mov	r2, r3
 800d2de:	d30b      	bcc.n	800d2f8 <quorem+0x100>
 800d2e0:	613c      	str	r4, [r7, #16]
 800d2e2:	3601      	adds	r6, #1
 800d2e4:	4630      	mov	r0, r6
 800d2e6:	b003      	add	sp, #12
 800d2e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2ec:	6812      	ldr	r2, [r2, #0]
 800d2ee:	3b04      	subs	r3, #4
 800d2f0:	2a00      	cmp	r2, #0
 800d2f2:	d1cb      	bne.n	800d28c <quorem+0x94>
 800d2f4:	3c01      	subs	r4, #1
 800d2f6:	e7c6      	b.n	800d286 <quorem+0x8e>
 800d2f8:	6812      	ldr	r2, [r2, #0]
 800d2fa:	3b04      	subs	r3, #4
 800d2fc:	2a00      	cmp	r2, #0
 800d2fe:	d1ef      	bne.n	800d2e0 <quorem+0xe8>
 800d300:	3c01      	subs	r4, #1
 800d302:	e7ea      	b.n	800d2da <quorem+0xe2>
 800d304:	2000      	movs	r0, #0
 800d306:	e7ee      	b.n	800d2e6 <quorem+0xee>

0800d308 <_dtoa_r>:
 800d308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d30c:	69c7      	ldr	r7, [r0, #28]
 800d30e:	b099      	sub	sp, #100	@ 0x64
 800d310:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d314:	ec55 4b10 	vmov	r4, r5, d0
 800d318:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800d31a:	9109      	str	r1, [sp, #36]	@ 0x24
 800d31c:	4683      	mov	fp, r0
 800d31e:	920e      	str	r2, [sp, #56]	@ 0x38
 800d320:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d322:	b97f      	cbnz	r7, 800d344 <_dtoa_r+0x3c>
 800d324:	2010      	movs	r0, #16
 800d326:	f000 fdfd 	bl	800df24 <malloc>
 800d32a:	4602      	mov	r2, r0
 800d32c:	f8cb 001c 	str.w	r0, [fp, #28]
 800d330:	b920      	cbnz	r0, 800d33c <_dtoa_r+0x34>
 800d332:	4ba7      	ldr	r3, [pc, #668]	@ (800d5d0 <_dtoa_r+0x2c8>)
 800d334:	21ef      	movs	r1, #239	@ 0xef
 800d336:	48a7      	ldr	r0, [pc, #668]	@ (800d5d4 <_dtoa_r+0x2cc>)
 800d338:	f002 fc0e 	bl	800fb58 <__assert_func>
 800d33c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d340:	6007      	str	r7, [r0, #0]
 800d342:	60c7      	str	r7, [r0, #12]
 800d344:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d348:	6819      	ldr	r1, [r3, #0]
 800d34a:	b159      	cbz	r1, 800d364 <_dtoa_r+0x5c>
 800d34c:	685a      	ldr	r2, [r3, #4]
 800d34e:	604a      	str	r2, [r1, #4]
 800d350:	2301      	movs	r3, #1
 800d352:	4093      	lsls	r3, r2
 800d354:	608b      	str	r3, [r1, #8]
 800d356:	4658      	mov	r0, fp
 800d358:	f000 feda 	bl	800e110 <_Bfree>
 800d35c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d360:	2200      	movs	r2, #0
 800d362:	601a      	str	r2, [r3, #0]
 800d364:	1e2b      	subs	r3, r5, #0
 800d366:	bfb9      	ittee	lt
 800d368:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d36c:	9303      	strlt	r3, [sp, #12]
 800d36e:	2300      	movge	r3, #0
 800d370:	6033      	strge	r3, [r6, #0]
 800d372:	9f03      	ldr	r7, [sp, #12]
 800d374:	4b98      	ldr	r3, [pc, #608]	@ (800d5d8 <_dtoa_r+0x2d0>)
 800d376:	bfbc      	itt	lt
 800d378:	2201      	movlt	r2, #1
 800d37a:	6032      	strlt	r2, [r6, #0]
 800d37c:	43bb      	bics	r3, r7
 800d37e:	d112      	bne.n	800d3a6 <_dtoa_r+0x9e>
 800d380:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d382:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d386:	6013      	str	r3, [r2, #0]
 800d388:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d38c:	4323      	orrs	r3, r4
 800d38e:	f000 854d 	beq.w	800de2c <_dtoa_r+0xb24>
 800d392:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d394:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800d5ec <_dtoa_r+0x2e4>
 800d398:	2b00      	cmp	r3, #0
 800d39a:	f000 854f 	beq.w	800de3c <_dtoa_r+0xb34>
 800d39e:	f10a 0303 	add.w	r3, sl, #3
 800d3a2:	f000 bd49 	b.w	800de38 <_dtoa_r+0xb30>
 800d3a6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d3aa:	2200      	movs	r2, #0
 800d3ac:	ec51 0b17 	vmov	r0, r1, d7
 800d3b0:	2300      	movs	r3, #0
 800d3b2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800d3b6:	f7f3 fb8f 	bl	8000ad8 <__aeabi_dcmpeq>
 800d3ba:	4680      	mov	r8, r0
 800d3bc:	b158      	cbz	r0, 800d3d6 <_dtoa_r+0xce>
 800d3be:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d3c0:	2301      	movs	r3, #1
 800d3c2:	6013      	str	r3, [r2, #0]
 800d3c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d3c6:	b113      	cbz	r3, 800d3ce <_dtoa_r+0xc6>
 800d3c8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d3ca:	4b84      	ldr	r3, [pc, #528]	@ (800d5dc <_dtoa_r+0x2d4>)
 800d3cc:	6013      	str	r3, [r2, #0]
 800d3ce:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800d5f0 <_dtoa_r+0x2e8>
 800d3d2:	f000 bd33 	b.w	800de3c <_dtoa_r+0xb34>
 800d3d6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d3da:	aa16      	add	r2, sp, #88	@ 0x58
 800d3dc:	a917      	add	r1, sp, #92	@ 0x5c
 800d3de:	4658      	mov	r0, fp
 800d3e0:	f001 fa3a 	bl	800e858 <__d2b>
 800d3e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d3e8:	4681      	mov	r9, r0
 800d3ea:	2e00      	cmp	r6, #0
 800d3ec:	d077      	beq.n	800d4de <_dtoa_r+0x1d6>
 800d3ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d3f0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800d3f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d3f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d3fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d400:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d404:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d408:	4619      	mov	r1, r3
 800d40a:	2200      	movs	r2, #0
 800d40c:	4b74      	ldr	r3, [pc, #464]	@ (800d5e0 <_dtoa_r+0x2d8>)
 800d40e:	f7f2 ff43 	bl	8000298 <__aeabi_dsub>
 800d412:	a369      	add	r3, pc, #420	@ (adr r3, 800d5b8 <_dtoa_r+0x2b0>)
 800d414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d418:	f7f3 f8f6 	bl	8000608 <__aeabi_dmul>
 800d41c:	a368      	add	r3, pc, #416	@ (adr r3, 800d5c0 <_dtoa_r+0x2b8>)
 800d41e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d422:	f7f2 ff3b 	bl	800029c <__adddf3>
 800d426:	4604      	mov	r4, r0
 800d428:	4630      	mov	r0, r6
 800d42a:	460d      	mov	r5, r1
 800d42c:	f7f3 f882 	bl	8000534 <__aeabi_i2d>
 800d430:	a365      	add	r3, pc, #404	@ (adr r3, 800d5c8 <_dtoa_r+0x2c0>)
 800d432:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d436:	f7f3 f8e7 	bl	8000608 <__aeabi_dmul>
 800d43a:	4602      	mov	r2, r0
 800d43c:	460b      	mov	r3, r1
 800d43e:	4620      	mov	r0, r4
 800d440:	4629      	mov	r1, r5
 800d442:	f7f2 ff2b 	bl	800029c <__adddf3>
 800d446:	4604      	mov	r4, r0
 800d448:	460d      	mov	r5, r1
 800d44a:	f7f3 fb8d 	bl	8000b68 <__aeabi_d2iz>
 800d44e:	2200      	movs	r2, #0
 800d450:	4607      	mov	r7, r0
 800d452:	2300      	movs	r3, #0
 800d454:	4620      	mov	r0, r4
 800d456:	4629      	mov	r1, r5
 800d458:	f7f3 fb48 	bl	8000aec <__aeabi_dcmplt>
 800d45c:	b140      	cbz	r0, 800d470 <_dtoa_r+0x168>
 800d45e:	4638      	mov	r0, r7
 800d460:	f7f3 f868 	bl	8000534 <__aeabi_i2d>
 800d464:	4622      	mov	r2, r4
 800d466:	462b      	mov	r3, r5
 800d468:	f7f3 fb36 	bl	8000ad8 <__aeabi_dcmpeq>
 800d46c:	b900      	cbnz	r0, 800d470 <_dtoa_r+0x168>
 800d46e:	3f01      	subs	r7, #1
 800d470:	2f16      	cmp	r7, #22
 800d472:	d851      	bhi.n	800d518 <_dtoa_r+0x210>
 800d474:	4b5b      	ldr	r3, [pc, #364]	@ (800d5e4 <_dtoa_r+0x2dc>)
 800d476:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d47a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d47e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d482:	f7f3 fb33 	bl	8000aec <__aeabi_dcmplt>
 800d486:	2800      	cmp	r0, #0
 800d488:	d048      	beq.n	800d51c <_dtoa_r+0x214>
 800d48a:	3f01      	subs	r7, #1
 800d48c:	2300      	movs	r3, #0
 800d48e:	9312      	str	r3, [sp, #72]	@ 0x48
 800d490:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d492:	1b9b      	subs	r3, r3, r6
 800d494:	1e5a      	subs	r2, r3, #1
 800d496:	bf44      	itt	mi
 800d498:	f1c3 0801 	rsbmi	r8, r3, #1
 800d49c:	2300      	movmi	r3, #0
 800d49e:	9208      	str	r2, [sp, #32]
 800d4a0:	bf54      	ite	pl
 800d4a2:	f04f 0800 	movpl.w	r8, #0
 800d4a6:	9308      	strmi	r3, [sp, #32]
 800d4a8:	2f00      	cmp	r7, #0
 800d4aa:	db39      	blt.n	800d520 <_dtoa_r+0x218>
 800d4ac:	9b08      	ldr	r3, [sp, #32]
 800d4ae:	970f      	str	r7, [sp, #60]	@ 0x3c
 800d4b0:	443b      	add	r3, r7
 800d4b2:	9308      	str	r3, [sp, #32]
 800d4b4:	2300      	movs	r3, #0
 800d4b6:	930a      	str	r3, [sp, #40]	@ 0x28
 800d4b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d4ba:	2b09      	cmp	r3, #9
 800d4bc:	d864      	bhi.n	800d588 <_dtoa_r+0x280>
 800d4be:	2b05      	cmp	r3, #5
 800d4c0:	bfc4      	itt	gt
 800d4c2:	3b04      	subgt	r3, #4
 800d4c4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800d4c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d4c8:	f1a3 0302 	sub.w	r3, r3, #2
 800d4cc:	bfcc      	ite	gt
 800d4ce:	2400      	movgt	r4, #0
 800d4d0:	2401      	movle	r4, #1
 800d4d2:	2b03      	cmp	r3, #3
 800d4d4:	d863      	bhi.n	800d59e <_dtoa_r+0x296>
 800d4d6:	e8df f003 	tbb	[pc, r3]
 800d4da:	372a      	.short	0x372a
 800d4dc:	5535      	.short	0x5535
 800d4de:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800d4e2:	441e      	add	r6, r3
 800d4e4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d4e8:	2b20      	cmp	r3, #32
 800d4ea:	bfc1      	itttt	gt
 800d4ec:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d4f0:	409f      	lslgt	r7, r3
 800d4f2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d4f6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d4fa:	bfd6      	itet	le
 800d4fc:	f1c3 0320 	rsble	r3, r3, #32
 800d500:	ea47 0003 	orrgt.w	r0, r7, r3
 800d504:	fa04 f003 	lslle.w	r0, r4, r3
 800d508:	f7f3 f804 	bl	8000514 <__aeabi_ui2d>
 800d50c:	2201      	movs	r2, #1
 800d50e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d512:	3e01      	subs	r6, #1
 800d514:	9214      	str	r2, [sp, #80]	@ 0x50
 800d516:	e777      	b.n	800d408 <_dtoa_r+0x100>
 800d518:	2301      	movs	r3, #1
 800d51a:	e7b8      	b.n	800d48e <_dtoa_r+0x186>
 800d51c:	9012      	str	r0, [sp, #72]	@ 0x48
 800d51e:	e7b7      	b.n	800d490 <_dtoa_r+0x188>
 800d520:	427b      	negs	r3, r7
 800d522:	930a      	str	r3, [sp, #40]	@ 0x28
 800d524:	2300      	movs	r3, #0
 800d526:	eba8 0807 	sub.w	r8, r8, r7
 800d52a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d52c:	e7c4      	b.n	800d4b8 <_dtoa_r+0x1b0>
 800d52e:	2300      	movs	r3, #0
 800d530:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d532:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d534:	2b00      	cmp	r3, #0
 800d536:	dc35      	bgt.n	800d5a4 <_dtoa_r+0x29c>
 800d538:	2301      	movs	r3, #1
 800d53a:	9300      	str	r3, [sp, #0]
 800d53c:	9307      	str	r3, [sp, #28]
 800d53e:	461a      	mov	r2, r3
 800d540:	920e      	str	r2, [sp, #56]	@ 0x38
 800d542:	e00b      	b.n	800d55c <_dtoa_r+0x254>
 800d544:	2301      	movs	r3, #1
 800d546:	e7f3      	b.n	800d530 <_dtoa_r+0x228>
 800d548:	2300      	movs	r3, #0
 800d54a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d54c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d54e:	18fb      	adds	r3, r7, r3
 800d550:	9300      	str	r3, [sp, #0]
 800d552:	3301      	adds	r3, #1
 800d554:	2b01      	cmp	r3, #1
 800d556:	9307      	str	r3, [sp, #28]
 800d558:	bfb8      	it	lt
 800d55a:	2301      	movlt	r3, #1
 800d55c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800d560:	2100      	movs	r1, #0
 800d562:	2204      	movs	r2, #4
 800d564:	f102 0514 	add.w	r5, r2, #20
 800d568:	429d      	cmp	r5, r3
 800d56a:	d91f      	bls.n	800d5ac <_dtoa_r+0x2a4>
 800d56c:	6041      	str	r1, [r0, #4]
 800d56e:	4658      	mov	r0, fp
 800d570:	f000 fd8e 	bl	800e090 <_Balloc>
 800d574:	4682      	mov	sl, r0
 800d576:	2800      	cmp	r0, #0
 800d578:	d13c      	bne.n	800d5f4 <_dtoa_r+0x2ec>
 800d57a:	4b1b      	ldr	r3, [pc, #108]	@ (800d5e8 <_dtoa_r+0x2e0>)
 800d57c:	4602      	mov	r2, r0
 800d57e:	f240 11af 	movw	r1, #431	@ 0x1af
 800d582:	e6d8      	b.n	800d336 <_dtoa_r+0x2e>
 800d584:	2301      	movs	r3, #1
 800d586:	e7e0      	b.n	800d54a <_dtoa_r+0x242>
 800d588:	2401      	movs	r4, #1
 800d58a:	2300      	movs	r3, #0
 800d58c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d58e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d590:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d594:	9300      	str	r3, [sp, #0]
 800d596:	9307      	str	r3, [sp, #28]
 800d598:	2200      	movs	r2, #0
 800d59a:	2312      	movs	r3, #18
 800d59c:	e7d0      	b.n	800d540 <_dtoa_r+0x238>
 800d59e:	2301      	movs	r3, #1
 800d5a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d5a2:	e7f5      	b.n	800d590 <_dtoa_r+0x288>
 800d5a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d5a6:	9300      	str	r3, [sp, #0]
 800d5a8:	9307      	str	r3, [sp, #28]
 800d5aa:	e7d7      	b.n	800d55c <_dtoa_r+0x254>
 800d5ac:	3101      	adds	r1, #1
 800d5ae:	0052      	lsls	r2, r2, #1
 800d5b0:	e7d8      	b.n	800d564 <_dtoa_r+0x25c>
 800d5b2:	bf00      	nop
 800d5b4:	f3af 8000 	nop.w
 800d5b8:	636f4361 	.word	0x636f4361
 800d5bc:	3fd287a7 	.word	0x3fd287a7
 800d5c0:	8b60c8b3 	.word	0x8b60c8b3
 800d5c4:	3fc68a28 	.word	0x3fc68a28
 800d5c8:	509f79fb 	.word	0x509f79fb
 800d5cc:	3fd34413 	.word	0x3fd34413
 800d5d0:	080141b6 	.word	0x080141b6
 800d5d4:	080141cd 	.word	0x080141cd
 800d5d8:	7ff00000 	.word	0x7ff00000
 800d5dc:	08014181 	.word	0x08014181
 800d5e0:	3ff80000 	.word	0x3ff80000
 800d5e4:	080142c8 	.word	0x080142c8
 800d5e8:	08014225 	.word	0x08014225
 800d5ec:	080141b2 	.word	0x080141b2
 800d5f0:	08014180 	.word	0x08014180
 800d5f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d5f8:	6018      	str	r0, [r3, #0]
 800d5fa:	9b07      	ldr	r3, [sp, #28]
 800d5fc:	2b0e      	cmp	r3, #14
 800d5fe:	f200 80a4 	bhi.w	800d74a <_dtoa_r+0x442>
 800d602:	2c00      	cmp	r4, #0
 800d604:	f000 80a1 	beq.w	800d74a <_dtoa_r+0x442>
 800d608:	2f00      	cmp	r7, #0
 800d60a:	dd33      	ble.n	800d674 <_dtoa_r+0x36c>
 800d60c:	4bad      	ldr	r3, [pc, #692]	@ (800d8c4 <_dtoa_r+0x5bc>)
 800d60e:	f007 020f 	and.w	r2, r7, #15
 800d612:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d616:	ed93 7b00 	vldr	d7, [r3]
 800d61a:	05f8      	lsls	r0, r7, #23
 800d61c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800d620:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d624:	d516      	bpl.n	800d654 <_dtoa_r+0x34c>
 800d626:	4ba8      	ldr	r3, [pc, #672]	@ (800d8c8 <_dtoa_r+0x5c0>)
 800d628:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d62c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d630:	f7f3 f914 	bl	800085c <__aeabi_ddiv>
 800d634:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d638:	f004 040f 	and.w	r4, r4, #15
 800d63c:	2603      	movs	r6, #3
 800d63e:	4da2      	ldr	r5, [pc, #648]	@ (800d8c8 <_dtoa_r+0x5c0>)
 800d640:	b954      	cbnz	r4, 800d658 <_dtoa_r+0x350>
 800d642:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d646:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d64a:	f7f3 f907 	bl	800085c <__aeabi_ddiv>
 800d64e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d652:	e028      	b.n	800d6a6 <_dtoa_r+0x39e>
 800d654:	2602      	movs	r6, #2
 800d656:	e7f2      	b.n	800d63e <_dtoa_r+0x336>
 800d658:	07e1      	lsls	r1, r4, #31
 800d65a:	d508      	bpl.n	800d66e <_dtoa_r+0x366>
 800d65c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d660:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d664:	f7f2 ffd0 	bl	8000608 <__aeabi_dmul>
 800d668:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d66c:	3601      	adds	r6, #1
 800d66e:	1064      	asrs	r4, r4, #1
 800d670:	3508      	adds	r5, #8
 800d672:	e7e5      	b.n	800d640 <_dtoa_r+0x338>
 800d674:	f000 80d2 	beq.w	800d81c <_dtoa_r+0x514>
 800d678:	427c      	negs	r4, r7
 800d67a:	4b92      	ldr	r3, [pc, #584]	@ (800d8c4 <_dtoa_r+0x5bc>)
 800d67c:	4d92      	ldr	r5, [pc, #584]	@ (800d8c8 <_dtoa_r+0x5c0>)
 800d67e:	f004 020f 	and.w	r2, r4, #15
 800d682:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d68a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d68e:	f7f2 ffbb 	bl	8000608 <__aeabi_dmul>
 800d692:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d696:	1124      	asrs	r4, r4, #4
 800d698:	2300      	movs	r3, #0
 800d69a:	2602      	movs	r6, #2
 800d69c:	2c00      	cmp	r4, #0
 800d69e:	f040 80b2 	bne.w	800d806 <_dtoa_r+0x4fe>
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d1d3      	bne.n	800d64e <_dtoa_r+0x346>
 800d6a6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d6a8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	f000 80b7 	beq.w	800d820 <_dtoa_r+0x518>
 800d6b2:	4b86      	ldr	r3, [pc, #536]	@ (800d8cc <_dtoa_r+0x5c4>)
 800d6b4:	2200      	movs	r2, #0
 800d6b6:	4620      	mov	r0, r4
 800d6b8:	4629      	mov	r1, r5
 800d6ba:	f7f3 fa17 	bl	8000aec <__aeabi_dcmplt>
 800d6be:	2800      	cmp	r0, #0
 800d6c0:	f000 80ae 	beq.w	800d820 <_dtoa_r+0x518>
 800d6c4:	9b07      	ldr	r3, [sp, #28]
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	f000 80aa 	beq.w	800d820 <_dtoa_r+0x518>
 800d6cc:	9b00      	ldr	r3, [sp, #0]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	dd37      	ble.n	800d742 <_dtoa_r+0x43a>
 800d6d2:	1e7b      	subs	r3, r7, #1
 800d6d4:	9304      	str	r3, [sp, #16]
 800d6d6:	4620      	mov	r0, r4
 800d6d8:	4b7d      	ldr	r3, [pc, #500]	@ (800d8d0 <_dtoa_r+0x5c8>)
 800d6da:	2200      	movs	r2, #0
 800d6dc:	4629      	mov	r1, r5
 800d6de:	f7f2 ff93 	bl	8000608 <__aeabi_dmul>
 800d6e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d6e6:	9c00      	ldr	r4, [sp, #0]
 800d6e8:	3601      	adds	r6, #1
 800d6ea:	4630      	mov	r0, r6
 800d6ec:	f7f2 ff22 	bl	8000534 <__aeabi_i2d>
 800d6f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d6f4:	f7f2 ff88 	bl	8000608 <__aeabi_dmul>
 800d6f8:	4b76      	ldr	r3, [pc, #472]	@ (800d8d4 <_dtoa_r+0x5cc>)
 800d6fa:	2200      	movs	r2, #0
 800d6fc:	f7f2 fdce 	bl	800029c <__adddf3>
 800d700:	4605      	mov	r5, r0
 800d702:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d706:	2c00      	cmp	r4, #0
 800d708:	f040 808d 	bne.w	800d826 <_dtoa_r+0x51e>
 800d70c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d710:	4b71      	ldr	r3, [pc, #452]	@ (800d8d8 <_dtoa_r+0x5d0>)
 800d712:	2200      	movs	r2, #0
 800d714:	f7f2 fdc0 	bl	8000298 <__aeabi_dsub>
 800d718:	4602      	mov	r2, r0
 800d71a:	460b      	mov	r3, r1
 800d71c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d720:	462a      	mov	r2, r5
 800d722:	4633      	mov	r3, r6
 800d724:	f7f3 fa00 	bl	8000b28 <__aeabi_dcmpgt>
 800d728:	2800      	cmp	r0, #0
 800d72a:	f040 828b 	bne.w	800dc44 <_dtoa_r+0x93c>
 800d72e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d732:	462a      	mov	r2, r5
 800d734:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d738:	f7f3 f9d8 	bl	8000aec <__aeabi_dcmplt>
 800d73c:	2800      	cmp	r0, #0
 800d73e:	f040 8128 	bne.w	800d992 <_dtoa_r+0x68a>
 800d742:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800d746:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800d74a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	f2c0 815a 	blt.w	800da06 <_dtoa_r+0x6fe>
 800d752:	2f0e      	cmp	r7, #14
 800d754:	f300 8157 	bgt.w	800da06 <_dtoa_r+0x6fe>
 800d758:	4b5a      	ldr	r3, [pc, #360]	@ (800d8c4 <_dtoa_r+0x5bc>)
 800d75a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d75e:	ed93 7b00 	vldr	d7, [r3]
 800d762:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d764:	2b00      	cmp	r3, #0
 800d766:	ed8d 7b00 	vstr	d7, [sp]
 800d76a:	da03      	bge.n	800d774 <_dtoa_r+0x46c>
 800d76c:	9b07      	ldr	r3, [sp, #28]
 800d76e:	2b00      	cmp	r3, #0
 800d770:	f340 8101 	ble.w	800d976 <_dtoa_r+0x66e>
 800d774:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d778:	4656      	mov	r6, sl
 800d77a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d77e:	4620      	mov	r0, r4
 800d780:	4629      	mov	r1, r5
 800d782:	f7f3 f86b 	bl	800085c <__aeabi_ddiv>
 800d786:	f7f3 f9ef 	bl	8000b68 <__aeabi_d2iz>
 800d78a:	4680      	mov	r8, r0
 800d78c:	f7f2 fed2 	bl	8000534 <__aeabi_i2d>
 800d790:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d794:	f7f2 ff38 	bl	8000608 <__aeabi_dmul>
 800d798:	4602      	mov	r2, r0
 800d79a:	460b      	mov	r3, r1
 800d79c:	4620      	mov	r0, r4
 800d79e:	4629      	mov	r1, r5
 800d7a0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d7a4:	f7f2 fd78 	bl	8000298 <__aeabi_dsub>
 800d7a8:	f806 4b01 	strb.w	r4, [r6], #1
 800d7ac:	9d07      	ldr	r5, [sp, #28]
 800d7ae:	eba6 040a 	sub.w	r4, r6, sl
 800d7b2:	42a5      	cmp	r5, r4
 800d7b4:	4602      	mov	r2, r0
 800d7b6:	460b      	mov	r3, r1
 800d7b8:	f040 8117 	bne.w	800d9ea <_dtoa_r+0x6e2>
 800d7bc:	f7f2 fd6e 	bl	800029c <__adddf3>
 800d7c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d7c4:	4604      	mov	r4, r0
 800d7c6:	460d      	mov	r5, r1
 800d7c8:	f7f3 f9ae 	bl	8000b28 <__aeabi_dcmpgt>
 800d7cc:	2800      	cmp	r0, #0
 800d7ce:	f040 80f9 	bne.w	800d9c4 <_dtoa_r+0x6bc>
 800d7d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d7d6:	4620      	mov	r0, r4
 800d7d8:	4629      	mov	r1, r5
 800d7da:	f7f3 f97d 	bl	8000ad8 <__aeabi_dcmpeq>
 800d7de:	b118      	cbz	r0, 800d7e8 <_dtoa_r+0x4e0>
 800d7e0:	f018 0f01 	tst.w	r8, #1
 800d7e4:	f040 80ee 	bne.w	800d9c4 <_dtoa_r+0x6bc>
 800d7e8:	4649      	mov	r1, r9
 800d7ea:	4658      	mov	r0, fp
 800d7ec:	f000 fc90 	bl	800e110 <_Bfree>
 800d7f0:	2300      	movs	r3, #0
 800d7f2:	7033      	strb	r3, [r6, #0]
 800d7f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d7f6:	3701      	adds	r7, #1
 800d7f8:	601f      	str	r7, [r3, #0]
 800d7fa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	f000 831d 	beq.w	800de3c <_dtoa_r+0xb34>
 800d802:	601e      	str	r6, [r3, #0]
 800d804:	e31a      	b.n	800de3c <_dtoa_r+0xb34>
 800d806:	07e2      	lsls	r2, r4, #31
 800d808:	d505      	bpl.n	800d816 <_dtoa_r+0x50e>
 800d80a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d80e:	f7f2 fefb 	bl	8000608 <__aeabi_dmul>
 800d812:	3601      	adds	r6, #1
 800d814:	2301      	movs	r3, #1
 800d816:	1064      	asrs	r4, r4, #1
 800d818:	3508      	adds	r5, #8
 800d81a:	e73f      	b.n	800d69c <_dtoa_r+0x394>
 800d81c:	2602      	movs	r6, #2
 800d81e:	e742      	b.n	800d6a6 <_dtoa_r+0x39e>
 800d820:	9c07      	ldr	r4, [sp, #28]
 800d822:	9704      	str	r7, [sp, #16]
 800d824:	e761      	b.n	800d6ea <_dtoa_r+0x3e2>
 800d826:	4b27      	ldr	r3, [pc, #156]	@ (800d8c4 <_dtoa_r+0x5bc>)
 800d828:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d82a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d82e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d832:	4454      	add	r4, sl
 800d834:	2900      	cmp	r1, #0
 800d836:	d053      	beq.n	800d8e0 <_dtoa_r+0x5d8>
 800d838:	4928      	ldr	r1, [pc, #160]	@ (800d8dc <_dtoa_r+0x5d4>)
 800d83a:	2000      	movs	r0, #0
 800d83c:	f7f3 f80e 	bl	800085c <__aeabi_ddiv>
 800d840:	4633      	mov	r3, r6
 800d842:	462a      	mov	r2, r5
 800d844:	f7f2 fd28 	bl	8000298 <__aeabi_dsub>
 800d848:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d84c:	4656      	mov	r6, sl
 800d84e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d852:	f7f3 f989 	bl	8000b68 <__aeabi_d2iz>
 800d856:	4605      	mov	r5, r0
 800d858:	f7f2 fe6c 	bl	8000534 <__aeabi_i2d>
 800d85c:	4602      	mov	r2, r0
 800d85e:	460b      	mov	r3, r1
 800d860:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d864:	f7f2 fd18 	bl	8000298 <__aeabi_dsub>
 800d868:	3530      	adds	r5, #48	@ 0x30
 800d86a:	4602      	mov	r2, r0
 800d86c:	460b      	mov	r3, r1
 800d86e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d872:	f806 5b01 	strb.w	r5, [r6], #1
 800d876:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d87a:	f7f3 f937 	bl	8000aec <__aeabi_dcmplt>
 800d87e:	2800      	cmp	r0, #0
 800d880:	d171      	bne.n	800d966 <_dtoa_r+0x65e>
 800d882:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d886:	4911      	ldr	r1, [pc, #68]	@ (800d8cc <_dtoa_r+0x5c4>)
 800d888:	2000      	movs	r0, #0
 800d88a:	f7f2 fd05 	bl	8000298 <__aeabi_dsub>
 800d88e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d892:	f7f3 f92b 	bl	8000aec <__aeabi_dcmplt>
 800d896:	2800      	cmp	r0, #0
 800d898:	f040 8095 	bne.w	800d9c6 <_dtoa_r+0x6be>
 800d89c:	42a6      	cmp	r6, r4
 800d89e:	f43f af50 	beq.w	800d742 <_dtoa_r+0x43a>
 800d8a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d8a6:	4b0a      	ldr	r3, [pc, #40]	@ (800d8d0 <_dtoa_r+0x5c8>)
 800d8a8:	2200      	movs	r2, #0
 800d8aa:	f7f2 fead 	bl	8000608 <__aeabi_dmul>
 800d8ae:	4b08      	ldr	r3, [pc, #32]	@ (800d8d0 <_dtoa_r+0x5c8>)
 800d8b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d8b4:	2200      	movs	r2, #0
 800d8b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d8ba:	f7f2 fea5 	bl	8000608 <__aeabi_dmul>
 800d8be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d8c2:	e7c4      	b.n	800d84e <_dtoa_r+0x546>
 800d8c4:	080142c8 	.word	0x080142c8
 800d8c8:	080142a0 	.word	0x080142a0
 800d8cc:	3ff00000 	.word	0x3ff00000
 800d8d0:	40240000 	.word	0x40240000
 800d8d4:	401c0000 	.word	0x401c0000
 800d8d8:	40140000 	.word	0x40140000
 800d8dc:	3fe00000 	.word	0x3fe00000
 800d8e0:	4631      	mov	r1, r6
 800d8e2:	4628      	mov	r0, r5
 800d8e4:	f7f2 fe90 	bl	8000608 <__aeabi_dmul>
 800d8e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d8ec:	9415      	str	r4, [sp, #84]	@ 0x54
 800d8ee:	4656      	mov	r6, sl
 800d8f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d8f4:	f7f3 f938 	bl	8000b68 <__aeabi_d2iz>
 800d8f8:	4605      	mov	r5, r0
 800d8fa:	f7f2 fe1b 	bl	8000534 <__aeabi_i2d>
 800d8fe:	4602      	mov	r2, r0
 800d900:	460b      	mov	r3, r1
 800d902:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d906:	f7f2 fcc7 	bl	8000298 <__aeabi_dsub>
 800d90a:	3530      	adds	r5, #48	@ 0x30
 800d90c:	f806 5b01 	strb.w	r5, [r6], #1
 800d910:	4602      	mov	r2, r0
 800d912:	460b      	mov	r3, r1
 800d914:	42a6      	cmp	r6, r4
 800d916:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d91a:	f04f 0200 	mov.w	r2, #0
 800d91e:	d124      	bne.n	800d96a <_dtoa_r+0x662>
 800d920:	4bac      	ldr	r3, [pc, #688]	@ (800dbd4 <_dtoa_r+0x8cc>)
 800d922:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d926:	f7f2 fcb9 	bl	800029c <__adddf3>
 800d92a:	4602      	mov	r2, r0
 800d92c:	460b      	mov	r3, r1
 800d92e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d932:	f7f3 f8f9 	bl	8000b28 <__aeabi_dcmpgt>
 800d936:	2800      	cmp	r0, #0
 800d938:	d145      	bne.n	800d9c6 <_dtoa_r+0x6be>
 800d93a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d93e:	49a5      	ldr	r1, [pc, #660]	@ (800dbd4 <_dtoa_r+0x8cc>)
 800d940:	2000      	movs	r0, #0
 800d942:	f7f2 fca9 	bl	8000298 <__aeabi_dsub>
 800d946:	4602      	mov	r2, r0
 800d948:	460b      	mov	r3, r1
 800d94a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d94e:	f7f3 f8cd 	bl	8000aec <__aeabi_dcmplt>
 800d952:	2800      	cmp	r0, #0
 800d954:	f43f aef5 	beq.w	800d742 <_dtoa_r+0x43a>
 800d958:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800d95a:	1e73      	subs	r3, r6, #1
 800d95c:	9315      	str	r3, [sp, #84]	@ 0x54
 800d95e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d962:	2b30      	cmp	r3, #48	@ 0x30
 800d964:	d0f8      	beq.n	800d958 <_dtoa_r+0x650>
 800d966:	9f04      	ldr	r7, [sp, #16]
 800d968:	e73e      	b.n	800d7e8 <_dtoa_r+0x4e0>
 800d96a:	4b9b      	ldr	r3, [pc, #620]	@ (800dbd8 <_dtoa_r+0x8d0>)
 800d96c:	f7f2 fe4c 	bl	8000608 <__aeabi_dmul>
 800d970:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d974:	e7bc      	b.n	800d8f0 <_dtoa_r+0x5e8>
 800d976:	d10c      	bne.n	800d992 <_dtoa_r+0x68a>
 800d978:	4b98      	ldr	r3, [pc, #608]	@ (800dbdc <_dtoa_r+0x8d4>)
 800d97a:	2200      	movs	r2, #0
 800d97c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d980:	f7f2 fe42 	bl	8000608 <__aeabi_dmul>
 800d984:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d988:	f7f3 f8c4 	bl	8000b14 <__aeabi_dcmpge>
 800d98c:	2800      	cmp	r0, #0
 800d98e:	f000 8157 	beq.w	800dc40 <_dtoa_r+0x938>
 800d992:	2400      	movs	r4, #0
 800d994:	4625      	mov	r5, r4
 800d996:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d998:	43db      	mvns	r3, r3
 800d99a:	9304      	str	r3, [sp, #16]
 800d99c:	4656      	mov	r6, sl
 800d99e:	2700      	movs	r7, #0
 800d9a0:	4621      	mov	r1, r4
 800d9a2:	4658      	mov	r0, fp
 800d9a4:	f000 fbb4 	bl	800e110 <_Bfree>
 800d9a8:	2d00      	cmp	r5, #0
 800d9aa:	d0dc      	beq.n	800d966 <_dtoa_r+0x65e>
 800d9ac:	b12f      	cbz	r7, 800d9ba <_dtoa_r+0x6b2>
 800d9ae:	42af      	cmp	r7, r5
 800d9b0:	d003      	beq.n	800d9ba <_dtoa_r+0x6b2>
 800d9b2:	4639      	mov	r1, r7
 800d9b4:	4658      	mov	r0, fp
 800d9b6:	f000 fbab 	bl	800e110 <_Bfree>
 800d9ba:	4629      	mov	r1, r5
 800d9bc:	4658      	mov	r0, fp
 800d9be:	f000 fba7 	bl	800e110 <_Bfree>
 800d9c2:	e7d0      	b.n	800d966 <_dtoa_r+0x65e>
 800d9c4:	9704      	str	r7, [sp, #16]
 800d9c6:	4633      	mov	r3, r6
 800d9c8:	461e      	mov	r6, r3
 800d9ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d9ce:	2a39      	cmp	r2, #57	@ 0x39
 800d9d0:	d107      	bne.n	800d9e2 <_dtoa_r+0x6da>
 800d9d2:	459a      	cmp	sl, r3
 800d9d4:	d1f8      	bne.n	800d9c8 <_dtoa_r+0x6c0>
 800d9d6:	9a04      	ldr	r2, [sp, #16]
 800d9d8:	3201      	adds	r2, #1
 800d9da:	9204      	str	r2, [sp, #16]
 800d9dc:	2230      	movs	r2, #48	@ 0x30
 800d9de:	f88a 2000 	strb.w	r2, [sl]
 800d9e2:	781a      	ldrb	r2, [r3, #0]
 800d9e4:	3201      	adds	r2, #1
 800d9e6:	701a      	strb	r2, [r3, #0]
 800d9e8:	e7bd      	b.n	800d966 <_dtoa_r+0x65e>
 800d9ea:	4b7b      	ldr	r3, [pc, #492]	@ (800dbd8 <_dtoa_r+0x8d0>)
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	f7f2 fe0b 	bl	8000608 <__aeabi_dmul>
 800d9f2:	2200      	movs	r2, #0
 800d9f4:	2300      	movs	r3, #0
 800d9f6:	4604      	mov	r4, r0
 800d9f8:	460d      	mov	r5, r1
 800d9fa:	f7f3 f86d 	bl	8000ad8 <__aeabi_dcmpeq>
 800d9fe:	2800      	cmp	r0, #0
 800da00:	f43f aebb 	beq.w	800d77a <_dtoa_r+0x472>
 800da04:	e6f0      	b.n	800d7e8 <_dtoa_r+0x4e0>
 800da06:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800da08:	2a00      	cmp	r2, #0
 800da0a:	f000 80db 	beq.w	800dbc4 <_dtoa_r+0x8bc>
 800da0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800da10:	2a01      	cmp	r2, #1
 800da12:	f300 80bf 	bgt.w	800db94 <_dtoa_r+0x88c>
 800da16:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800da18:	2a00      	cmp	r2, #0
 800da1a:	f000 80b7 	beq.w	800db8c <_dtoa_r+0x884>
 800da1e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800da22:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800da24:	4646      	mov	r6, r8
 800da26:	9a08      	ldr	r2, [sp, #32]
 800da28:	2101      	movs	r1, #1
 800da2a:	441a      	add	r2, r3
 800da2c:	4658      	mov	r0, fp
 800da2e:	4498      	add	r8, r3
 800da30:	9208      	str	r2, [sp, #32]
 800da32:	f000 fc6b 	bl	800e30c <__i2b>
 800da36:	4605      	mov	r5, r0
 800da38:	b15e      	cbz	r6, 800da52 <_dtoa_r+0x74a>
 800da3a:	9b08      	ldr	r3, [sp, #32]
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	dd08      	ble.n	800da52 <_dtoa_r+0x74a>
 800da40:	42b3      	cmp	r3, r6
 800da42:	9a08      	ldr	r2, [sp, #32]
 800da44:	bfa8      	it	ge
 800da46:	4633      	movge	r3, r6
 800da48:	eba8 0803 	sub.w	r8, r8, r3
 800da4c:	1af6      	subs	r6, r6, r3
 800da4e:	1ad3      	subs	r3, r2, r3
 800da50:	9308      	str	r3, [sp, #32]
 800da52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da54:	b1f3      	cbz	r3, 800da94 <_dtoa_r+0x78c>
 800da56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800da58:	2b00      	cmp	r3, #0
 800da5a:	f000 80b7 	beq.w	800dbcc <_dtoa_r+0x8c4>
 800da5e:	b18c      	cbz	r4, 800da84 <_dtoa_r+0x77c>
 800da60:	4629      	mov	r1, r5
 800da62:	4622      	mov	r2, r4
 800da64:	4658      	mov	r0, fp
 800da66:	f000 fd11 	bl	800e48c <__pow5mult>
 800da6a:	464a      	mov	r2, r9
 800da6c:	4601      	mov	r1, r0
 800da6e:	4605      	mov	r5, r0
 800da70:	4658      	mov	r0, fp
 800da72:	f000 fc61 	bl	800e338 <__multiply>
 800da76:	4649      	mov	r1, r9
 800da78:	9004      	str	r0, [sp, #16]
 800da7a:	4658      	mov	r0, fp
 800da7c:	f000 fb48 	bl	800e110 <_Bfree>
 800da80:	9b04      	ldr	r3, [sp, #16]
 800da82:	4699      	mov	r9, r3
 800da84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da86:	1b1a      	subs	r2, r3, r4
 800da88:	d004      	beq.n	800da94 <_dtoa_r+0x78c>
 800da8a:	4649      	mov	r1, r9
 800da8c:	4658      	mov	r0, fp
 800da8e:	f000 fcfd 	bl	800e48c <__pow5mult>
 800da92:	4681      	mov	r9, r0
 800da94:	2101      	movs	r1, #1
 800da96:	4658      	mov	r0, fp
 800da98:	f000 fc38 	bl	800e30c <__i2b>
 800da9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800da9e:	4604      	mov	r4, r0
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	f000 81cf 	beq.w	800de44 <_dtoa_r+0xb3c>
 800daa6:	461a      	mov	r2, r3
 800daa8:	4601      	mov	r1, r0
 800daaa:	4658      	mov	r0, fp
 800daac:	f000 fcee 	bl	800e48c <__pow5mult>
 800dab0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dab2:	2b01      	cmp	r3, #1
 800dab4:	4604      	mov	r4, r0
 800dab6:	f300 8095 	bgt.w	800dbe4 <_dtoa_r+0x8dc>
 800daba:	9b02      	ldr	r3, [sp, #8]
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	f040 8087 	bne.w	800dbd0 <_dtoa_r+0x8c8>
 800dac2:	9b03      	ldr	r3, [sp, #12]
 800dac4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dac8:	2b00      	cmp	r3, #0
 800daca:	f040 8089 	bne.w	800dbe0 <_dtoa_r+0x8d8>
 800dace:	9b03      	ldr	r3, [sp, #12]
 800dad0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800dad4:	0d1b      	lsrs	r3, r3, #20
 800dad6:	051b      	lsls	r3, r3, #20
 800dad8:	b12b      	cbz	r3, 800dae6 <_dtoa_r+0x7de>
 800dada:	9b08      	ldr	r3, [sp, #32]
 800dadc:	3301      	adds	r3, #1
 800dade:	9308      	str	r3, [sp, #32]
 800dae0:	f108 0801 	add.w	r8, r8, #1
 800dae4:	2301      	movs	r3, #1
 800dae6:	930a      	str	r3, [sp, #40]	@ 0x28
 800dae8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800daea:	2b00      	cmp	r3, #0
 800daec:	f000 81b0 	beq.w	800de50 <_dtoa_r+0xb48>
 800daf0:	6923      	ldr	r3, [r4, #16]
 800daf2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800daf6:	6918      	ldr	r0, [r3, #16]
 800daf8:	f000 fbbc 	bl	800e274 <__hi0bits>
 800dafc:	f1c0 0020 	rsb	r0, r0, #32
 800db00:	9b08      	ldr	r3, [sp, #32]
 800db02:	4418      	add	r0, r3
 800db04:	f010 001f 	ands.w	r0, r0, #31
 800db08:	d077      	beq.n	800dbfa <_dtoa_r+0x8f2>
 800db0a:	f1c0 0320 	rsb	r3, r0, #32
 800db0e:	2b04      	cmp	r3, #4
 800db10:	dd6b      	ble.n	800dbea <_dtoa_r+0x8e2>
 800db12:	9b08      	ldr	r3, [sp, #32]
 800db14:	f1c0 001c 	rsb	r0, r0, #28
 800db18:	4403      	add	r3, r0
 800db1a:	4480      	add	r8, r0
 800db1c:	4406      	add	r6, r0
 800db1e:	9308      	str	r3, [sp, #32]
 800db20:	f1b8 0f00 	cmp.w	r8, #0
 800db24:	dd05      	ble.n	800db32 <_dtoa_r+0x82a>
 800db26:	4649      	mov	r1, r9
 800db28:	4642      	mov	r2, r8
 800db2a:	4658      	mov	r0, fp
 800db2c:	f000 fd08 	bl	800e540 <__lshift>
 800db30:	4681      	mov	r9, r0
 800db32:	9b08      	ldr	r3, [sp, #32]
 800db34:	2b00      	cmp	r3, #0
 800db36:	dd05      	ble.n	800db44 <_dtoa_r+0x83c>
 800db38:	4621      	mov	r1, r4
 800db3a:	461a      	mov	r2, r3
 800db3c:	4658      	mov	r0, fp
 800db3e:	f000 fcff 	bl	800e540 <__lshift>
 800db42:	4604      	mov	r4, r0
 800db44:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800db46:	2b00      	cmp	r3, #0
 800db48:	d059      	beq.n	800dbfe <_dtoa_r+0x8f6>
 800db4a:	4621      	mov	r1, r4
 800db4c:	4648      	mov	r0, r9
 800db4e:	f000 fd63 	bl	800e618 <__mcmp>
 800db52:	2800      	cmp	r0, #0
 800db54:	da53      	bge.n	800dbfe <_dtoa_r+0x8f6>
 800db56:	1e7b      	subs	r3, r7, #1
 800db58:	9304      	str	r3, [sp, #16]
 800db5a:	4649      	mov	r1, r9
 800db5c:	2300      	movs	r3, #0
 800db5e:	220a      	movs	r2, #10
 800db60:	4658      	mov	r0, fp
 800db62:	f000 faf7 	bl	800e154 <__multadd>
 800db66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800db68:	4681      	mov	r9, r0
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	f000 8172 	beq.w	800de54 <_dtoa_r+0xb4c>
 800db70:	2300      	movs	r3, #0
 800db72:	4629      	mov	r1, r5
 800db74:	220a      	movs	r2, #10
 800db76:	4658      	mov	r0, fp
 800db78:	f000 faec 	bl	800e154 <__multadd>
 800db7c:	9b00      	ldr	r3, [sp, #0]
 800db7e:	2b00      	cmp	r3, #0
 800db80:	4605      	mov	r5, r0
 800db82:	dc67      	bgt.n	800dc54 <_dtoa_r+0x94c>
 800db84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db86:	2b02      	cmp	r3, #2
 800db88:	dc41      	bgt.n	800dc0e <_dtoa_r+0x906>
 800db8a:	e063      	b.n	800dc54 <_dtoa_r+0x94c>
 800db8c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800db8e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800db92:	e746      	b.n	800da22 <_dtoa_r+0x71a>
 800db94:	9b07      	ldr	r3, [sp, #28]
 800db96:	1e5c      	subs	r4, r3, #1
 800db98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db9a:	42a3      	cmp	r3, r4
 800db9c:	bfbf      	itttt	lt
 800db9e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800dba0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800dba2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800dba4:	1ae3      	sublt	r3, r4, r3
 800dba6:	bfb4      	ite	lt
 800dba8:	18d2      	addlt	r2, r2, r3
 800dbaa:	1b1c      	subge	r4, r3, r4
 800dbac:	9b07      	ldr	r3, [sp, #28]
 800dbae:	bfbc      	itt	lt
 800dbb0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800dbb2:	2400      	movlt	r4, #0
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	bfb5      	itete	lt
 800dbb8:	eba8 0603 	sublt.w	r6, r8, r3
 800dbbc:	9b07      	ldrge	r3, [sp, #28]
 800dbbe:	2300      	movlt	r3, #0
 800dbc0:	4646      	movge	r6, r8
 800dbc2:	e730      	b.n	800da26 <_dtoa_r+0x71e>
 800dbc4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800dbc6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800dbc8:	4646      	mov	r6, r8
 800dbca:	e735      	b.n	800da38 <_dtoa_r+0x730>
 800dbcc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dbce:	e75c      	b.n	800da8a <_dtoa_r+0x782>
 800dbd0:	2300      	movs	r3, #0
 800dbd2:	e788      	b.n	800dae6 <_dtoa_r+0x7de>
 800dbd4:	3fe00000 	.word	0x3fe00000
 800dbd8:	40240000 	.word	0x40240000
 800dbdc:	40140000 	.word	0x40140000
 800dbe0:	9b02      	ldr	r3, [sp, #8]
 800dbe2:	e780      	b.n	800dae6 <_dtoa_r+0x7de>
 800dbe4:	2300      	movs	r3, #0
 800dbe6:	930a      	str	r3, [sp, #40]	@ 0x28
 800dbe8:	e782      	b.n	800daf0 <_dtoa_r+0x7e8>
 800dbea:	d099      	beq.n	800db20 <_dtoa_r+0x818>
 800dbec:	9a08      	ldr	r2, [sp, #32]
 800dbee:	331c      	adds	r3, #28
 800dbf0:	441a      	add	r2, r3
 800dbf2:	4498      	add	r8, r3
 800dbf4:	441e      	add	r6, r3
 800dbf6:	9208      	str	r2, [sp, #32]
 800dbf8:	e792      	b.n	800db20 <_dtoa_r+0x818>
 800dbfa:	4603      	mov	r3, r0
 800dbfc:	e7f6      	b.n	800dbec <_dtoa_r+0x8e4>
 800dbfe:	9b07      	ldr	r3, [sp, #28]
 800dc00:	9704      	str	r7, [sp, #16]
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	dc20      	bgt.n	800dc48 <_dtoa_r+0x940>
 800dc06:	9300      	str	r3, [sp, #0]
 800dc08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc0a:	2b02      	cmp	r3, #2
 800dc0c:	dd1e      	ble.n	800dc4c <_dtoa_r+0x944>
 800dc0e:	9b00      	ldr	r3, [sp, #0]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	f47f aec0 	bne.w	800d996 <_dtoa_r+0x68e>
 800dc16:	4621      	mov	r1, r4
 800dc18:	2205      	movs	r2, #5
 800dc1a:	4658      	mov	r0, fp
 800dc1c:	f000 fa9a 	bl	800e154 <__multadd>
 800dc20:	4601      	mov	r1, r0
 800dc22:	4604      	mov	r4, r0
 800dc24:	4648      	mov	r0, r9
 800dc26:	f000 fcf7 	bl	800e618 <__mcmp>
 800dc2a:	2800      	cmp	r0, #0
 800dc2c:	f77f aeb3 	ble.w	800d996 <_dtoa_r+0x68e>
 800dc30:	4656      	mov	r6, sl
 800dc32:	2331      	movs	r3, #49	@ 0x31
 800dc34:	f806 3b01 	strb.w	r3, [r6], #1
 800dc38:	9b04      	ldr	r3, [sp, #16]
 800dc3a:	3301      	adds	r3, #1
 800dc3c:	9304      	str	r3, [sp, #16]
 800dc3e:	e6ae      	b.n	800d99e <_dtoa_r+0x696>
 800dc40:	9c07      	ldr	r4, [sp, #28]
 800dc42:	9704      	str	r7, [sp, #16]
 800dc44:	4625      	mov	r5, r4
 800dc46:	e7f3      	b.n	800dc30 <_dtoa_r+0x928>
 800dc48:	9b07      	ldr	r3, [sp, #28]
 800dc4a:	9300      	str	r3, [sp, #0]
 800dc4c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	f000 8104 	beq.w	800de5c <_dtoa_r+0xb54>
 800dc54:	2e00      	cmp	r6, #0
 800dc56:	dd05      	ble.n	800dc64 <_dtoa_r+0x95c>
 800dc58:	4629      	mov	r1, r5
 800dc5a:	4632      	mov	r2, r6
 800dc5c:	4658      	mov	r0, fp
 800dc5e:	f000 fc6f 	bl	800e540 <__lshift>
 800dc62:	4605      	mov	r5, r0
 800dc64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d05a      	beq.n	800dd20 <_dtoa_r+0xa18>
 800dc6a:	6869      	ldr	r1, [r5, #4]
 800dc6c:	4658      	mov	r0, fp
 800dc6e:	f000 fa0f 	bl	800e090 <_Balloc>
 800dc72:	4606      	mov	r6, r0
 800dc74:	b928      	cbnz	r0, 800dc82 <_dtoa_r+0x97a>
 800dc76:	4b84      	ldr	r3, [pc, #528]	@ (800de88 <_dtoa_r+0xb80>)
 800dc78:	4602      	mov	r2, r0
 800dc7a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800dc7e:	f7ff bb5a 	b.w	800d336 <_dtoa_r+0x2e>
 800dc82:	692a      	ldr	r2, [r5, #16]
 800dc84:	3202      	adds	r2, #2
 800dc86:	0092      	lsls	r2, r2, #2
 800dc88:	f105 010c 	add.w	r1, r5, #12
 800dc8c:	300c      	adds	r0, #12
 800dc8e:	f7ff fa9e 	bl	800d1ce <memcpy>
 800dc92:	2201      	movs	r2, #1
 800dc94:	4631      	mov	r1, r6
 800dc96:	4658      	mov	r0, fp
 800dc98:	f000 fc52 	bl	800e540 <__lshift>
 800dc9c:	f10a 0301 	add.w	r3, sl, #1
 800dca0:	9307      	str	r3, [sp, #28]
 800dca2:	9b00      	ldr	r3, [sp, #0]
 800dca4:	4453      	add	r3, sl
 800dca6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dca8:	9b02      	ldr	r3, [sp, #8]
 800dcaa:	f003 0301 	and.w	r3, r3, #1
 800dcae:	462f      	mov	r7, r5
 800dcb0:	930a      	str	r3, [sp, #40]	@ 0x28
 800dcb2:	4605      	mov	r5, r0
 800dcb4:	9b07      	ldr	r3, [sp, #28]
 800dcb6:	4621      	mov	r1, r4
 800dcb8:	3b01      	subs	r3, #1
 800dcba:	4648      	mov	r0, r9
 800dcbc:	9300      	str	r3, [sp, #0]
 800dcbe:	f7ff fa9b 	bl	800d1f8 <quorem>
 800dcc2:	4639      	mov	r1, r7
 800dcc4:	9002      	str	r0, [sp, #8]
 800dcc6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800dcca:	4648      	mov	r0, r9
 800dccc:	f000 fca4 	bl	800e618 <__mcmp>
 800dcd0:	462a      	mov	r2, r5
 800dcd2:	9008      	str	r0, [sp, #32]
 800dcd4:	4621      	mov	r1, r4
 800dcd6:	4658      	mov	r0, fp
 800dcd8:	f000 fcba 	bl	800e650 <__mdiff>
 800dcdc:	68c2      	ldr	r2, [r0, #12]
 800dcde:	4606      	mov	r6, r0
 800dce0:	bb02      	cbnz	r2, 800dd24 <_dtoa_r+0xa1c>
 800dce2:	4601      	mov	r1, r0
 800dce4:	4648      	mov	r0, r9
 800dce6:	f000 fc97 	bl	800e618 <__mcmp>
 800dcea:	4602      	mov	r2, r0
 800dcec:	4631      	mov	r1, r6
 800dcee:	4658      	mov	r0, fp
 800dcf0:	920e      	str	r2, [sp, #56]	@ 0x38
 800dcf2:	f000 fa0d 	bl	800e110 <_Bfree>
 800dcf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcf8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dcfa:	9e07      	ldr	r6, [sp, #28]
 800dcfc:	ea43 0102 	orr.w	r1, r3, r2
 800dd00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dd02:	4319      	orrs	r1, r3
 800dd04:	d110      	bne.n	800dd28 <_dtoa_r+0xa20>
 800dd06:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800dd0a:	d029      	beq.n	800dd60 <_dtoa_r+0xa58>
 800dd0c:	9b08      	ldr	r3, [sp, #32]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	dd02      	ble.n	800dd18 <_dtoa_r+0xa10>
 800dd12:	9b02      	ldr	r3, [sp, #8]
 800dd14:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800dd18:	9b00      	ldr	r3, [sp, #0]
 800dd1a:	f883 8000 	strb.w	r8, [r3]
 800dd1e:	e63f      	b.n	800d9a0 <_dtoa_r+0x698>
 800dd20:	4628      	mov	r0, r5
 800dd22:	e7bb      	b.n	800dc9c <_dtoa_r+0x994>
 800dd24:	2201      	movs	r2, #1
 800dd26:	e7e1      	b.n	800dcec <_dtoa_r+0x9e4>
 800dd28:	9b08      	ldr	r3, [sp, #32]
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	db04      	blt.n	800dd38 <_dtoa_r+0xa30>
 800dd2e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dd30:	430b      	orrs	r3, r1
 800dd32:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800dd34:	430b      	orrs	r3, r1
 800dd36:	d120      	bne.n	800dd7a <_dtoa_r+0xa72>
 800dd38:	2a00      	cmp	r2, #0
 800dd3a:	dded      	ble.n	800dd18 <_dtoa_r+0xa10>
 800dd3c:	4649      	mov	r1, r9
 800dd3e:	2201      	movs	r2, #1
 800dd40:	4658      	mov	r0, fp
 800dd42:	f000 fbfd 	bl	800e540 <__lshift>
 800dd46:	4621      	mov	r1, r4
 800dd48:	4681      	mov	r9, r0
 800dd4a:	f000 fc65 	bl	800e618 <__mcmp>
 800dd4e:	2800      	cmp	r0, #0
 800dd50:	dc03      	bgt.n	800dd5a <_dtoa_r+0xa52>
 800dd52:	d1e1      	bne.n	800dd18 <_dtoa_r+0xa10>
 800dd54:	f018 0f01 	tst.w	r8, #1
 800dd58:	d0de      	beq.n	800dd18 <_dtoa_r+0xa10>
 800dd5a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800dd5e:	d1d8      	bne.n	800dd12 <_dtoa_r+0xa0a>
 800dd60:	9a00      	ldr	r2, [sp, #0]
 800dd62:	2339      	movs	r3, #57	@ 0x39
 800dd64:	7013      	strb	r3, [r2, #0]
 800dd66:	4633      	mov	r3, r6
 800dd68:	461e      	mov	r6, r3
 800dd6a:	3b01      	subs	r3, #1
 800dd6c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800dd70:	2a39      	cmp	r2, #57	@ 0x39
 800dd72:	d052      	beq.n	800de1a <_dtoa_r+0xb12>
 800dd74:	3201      	adds	r2, #1
 800dd76:	701a      	strb	r2, [r3, #0]
 800dd78:	e612      	b.n	800d9a0 <_dtoa_r+0x698>
 800dd7a:	2a00      	cmp	r2, #0
 800dd7c:	dd07      	ble.n	800dd8e <_dtoa_r+0xa86>
 800dd7e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800dd82:	d0ed      	beq.n	800dd60 <_dtoa_r+0xa58>
 800dd84:	9a00      	ldr	r2, [sp, #0]
 800dd86:	f108 0301 	add.w	r3, r8, #1
 800dd8a:	7013      	strb	r3, [r2, #0]
 800dd8c:	e608      	b.n	800d9a0 <_dtoa_r+0x698>
 800dd8e:	9b07      	ldr	r3, [sp, #28]
 800dd90:	9a07      	ldr	r2, [sp, #28]
 800dd92:	f803 8c01 	strb.w	r8, [r3, #-1]
 800dd96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd98:	4293      	cmp	r3, r2
 800dd9a:	d028      	beq.n	800ddee <_dtoa_r+0xae6>
 800dd9c:	4649      	mov	r1, r9
 800dd9e:	2300      	movs	r3, #0
 800dda0:	220a      	movs	r2, #10
 800dda2:	4658      	mov	r0, fp
 800dda4:	f000 f9d6 	bl	800e154 <__multadd>
 800dda8:	42af      	cmp	r7, r5
 800ddaa:	4681      	mov	r9, r0
 800ddac:	f04f 0300 	mov.w	r3, #0
 800ddb0:	f04f 020a 	mov.w	r2, #10
 800ddb4:	4639      	mov	r1, r7
 800ddb6:	4658      	mov	r0, fp
 800ddb8:	d107      	bne.n	800ddca <_dtoa_r+0xac2>
 800ddba:	f000 f9cb 	bl	800e154 <__multadd>
 800ddbe:	4607      	mov	r7, r0
 800ddc0:	4605      	mov	r5, r0
 800ddc2:	9b07      	ldr	r3, [sp, #28]
 800ddc4:	3301      	adds	r3, #1
 800ddc6:	9307      	str	r3, [sp, #28]
 800ddc8:	e774      	b.n	800dcb4 <_dtoa_r+0x9ac>
 800ddca:	f000 f9c3 	bl	800e154 <__multadd>
 800ddce:	4629      	mov	r1, r5
 800ddd0:	4607      	mov	r7, r0
 800ddd2:	2300      	movs	r3, #0
 800ddd4:	220a      	movs	r2, #10
 800ddd6:	4658      	mov	r0, fp
 800ddd8:	f000 f9bc 	bl	800e154 <__multadd>
 800dddc:	4605      	mov	r5, r0
 800ddde:	e7f0      	b.n	800ddc2 <_dtoa_r+0xaba>
 800dde0:	9b00      	ldr	r3, [sp, #0]
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	bfcc      	ite	gt
 800dde6:	461e      	movgt	r6, r3
 800dde8:	2601      	movle	r6, #1
 800ddea:	4456      	add	r6, sl
 800ddec:	2700      	movs	r7, #0
 800ddee:	4649      	mov	r1, r9
 800ddf0:	2201      	movs	r2, #1
 800ddf2:	4658      	mov	r0, fp
 800ddf4:	f000 fba4 	bl	800e540 <__lshift>
 800ddf8:	4621      	mov	r1, r4
 800ddfa:	4681      	mov	r9, r0
 800ddfc:	f000 fc0c 	bl	800e618 <__mcmp>
 800de00:	2800      	cmp	r0, #0
 800de02:	dcb0      	bgt.n	800dd66 <_dtoa_r+0xa5e>
 800de04:	d102      	bne.n	800de0c <_dtoa_r+0xb04>
 800de06:	f018 0f01 	tst.w	r8, #1
 800de0a:	d1ac      	bne.n	800dd66 <_dtoa_r+0xa5e>
 800de0c:	4633      	mov	r3, r6
 800de0e:	461e      	mov	r6, r3
 800de10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800de14:	2a30      	cmp	r2, #48	@ 0x30
 800de16:	d0fa      	beq.n	800de0e <_dtoa_r+0xb06>
 800de18:	e5c2      	b.n	800d9a0 <_dtoa_r+0x698>
 800de1a:	459a      	cmp	sl, r3
 800de1c:	d1a4      	bne.n	800dd68 <_dtoa_r+0xa60>
 800de1e:	9b04      	ldr	r3, [sp, #16]
 800de20:	3301      	adds	r3, #1
 800de22:	9304      	str	r3, [sp, #16]
 800de24:	2331      	movs	r3, #49	@ 0x31
 800de26:	f88a 3000 	strb.w	r3, [sl]
 800de2a:	e5b9      	b.n	800d9a0 <_dtoa_r+0x698>
 800de2c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800de2e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800de8c <_dtoa_r+0xb84>
 800de32:	b11b      	cbz	r3, 800de3c <_dtoa_r+0xb34>
 800de34:	f10a 0308 	add.w	r3, sl, #8
 800de38:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800de3a:	6013      	str	r3, [r2, #0]
 800de3c:	4650      	mov	r0, sl
 800de3e:	b019      	add	sp, #100	@ 0x64
 800de40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de46:	2b01      	cmp	r3, #1
 800de48:	f77f ae37 	ble.w	800daba <_dtoa_r+0x7b2>
 800de4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800de4e:	930a      	str	r3, [sp, #40]	@ 0x28
 800de50:	2001      	movs	r0, #1
 800de52:	e655      	b.n	800db00 <_dtoa_r+0x7f8>
 800de54:	9b00      	ldr	r3, [sp, #0]
 800de56:	2b00      	cmp	r3, #0
 800de58:	f77f aed6 	ble.w	800dc08 <_dtoa_r+0x900>
 800de5c:	4656      	mov	r6, sl
 800de5e:	4621      	mov	r1, r4
 800de60:	4648      	mov	r0, r9
 800de62:	f7ff f9c9 	bl	800d1f8 <quorem>
 800de66:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800de6a:	f806 8b01 	strb.w	r8, [r6], #1
 800de6e:	9b00      	ldr	r3, [sp, #0]
 800de70:	eba6 020a 	sub.w	r2, r6, sl
 800de74:	4293      	cmp	r3, r2
 800de76:	ddb3      	ble.n	800dde0 <_dtoa_r+0xad8>
 800de78:	4649      	mov	r1, r9
 800de7a:	2300      	movs	r3, #0
 800de7c:	220a      	movs	r2, #10
 800de7e:	4658      	mov	r0, fp
 800de80:	f000 f968 	bl	800e154 <__multadd>
 800de84:	4681      	mov	r9, r0
 800de86:	e7ea      	b.n	800de5e <_dtoa_r+0xb56>
 800de88:	08014225 	.word	0x08014225
 800de8c:	080141a9 	.word	0x080141a9

0800de90 <_free_r>:
 800de90:	b538      	push	{r3, r4, r5, lr}
 800de92:	4605      	mov	r5, r0
 800de94:	2900      	cmp	r1, #0
 800de96:	d041      	beq.n	800df1c <_free_r+0x8c>
 800de98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800de9c:	1f0c      	subs	r4, r1, #4
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	bfb8      	it	lt
 800dea2:	18e4      	addlt	r4, r4, r3
 800dea4:	f000 f8e8 	bl	800e078 <__malloc_lock>
 800dea8:	4a1d      	ldr	r2, [pc, #116]	@ (800df20 <_free_r+0x90>)
 800deaa:	6813      	ldr	r3, [r2, #0]
 800deac:	b933      	cbnz	r3, 800debc <_free_r+0x2c>
 800deae:	6063      	str	r3, [r4, #4]
 800deb0:	6014      	str	r4, [r2, #0]
 800deb2:	4628      	mov	r0, r5
 800deb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800deb8:	f000 b8e4 	b.w	800e084 <__malloc_unlock>
 800debc:	42a3      	cmp	r3, r4
 800debe:	d908      	bls.n	800ded2 <_free_r+0x42>
 800dec0:	6820      	ldr	r0, [r4, #0]
 800dec2:	1821      	adds	r1, r4, r0
 800dec4:	428b      	cmp	r3, r1
 800dec6:	bf01      	itttt	eq
 800dec8:	6819      	ldreq	r1, [r3, #0]
 800deca:	685b      	ldreq	r3, [r3, #4]
 800decc:	1809      	addeq	r1, r1, r0
 800dece:	6021      	streq	r1, [r4, #0]
 800ded0:	e7ed      	b.n	800deae <_free_r+0x1e>
 800ded2:	461a      	mov	r2, r3
 800ded4:	685b      	ldr	r3, [r3, #4]
 800ded6:	b10b      	cbz	r3, 800dedc <_free_r+0x4c>
 800ded8:	42a3      	cmp	r3, r4
 800deda:	d9fa      	bls.n	800ded2 <_free_r+0x42>
 800dedc:	6811      	ldr	r1, [r2, #0]
 800dede:	1850      	adds	r0, r2, r1
 800dee0:	42a0      	cmp	r0, r4
 800dee2:	d10b      	bne.n	800defc <_free_r+0x6c>
 800dee4:	6820      	ldr	r0, [r4, #0]
 800dee6:	4401      	add	r1, r0
 800dee8:	1850      	adds	r0, r2, r1
 800deea:	4283      	cmp	r3, r0
 800deec:	6011      	str	r1, [r2, #0]
 800deee:	d1e0      	bne.n	800deb2 <_free_r+0x22>
 800def0:	6818      	ldr	r0, [r3, #0]
 800def2:	685b      	ldr	r3, [r3, #4]
 800def4:	6053      	str	r3, [r2, #4]
 800def6:	4408      	add	r0, r1
 800def8:	6010      	str	r0, [r2, #0]
 800defa:	e7da      	b.n	800deb2 <_free_r+0x22>
 800defc:	d902      	bls.n	800df04 <_free_r+0x74>
 800defe:	230c      	movs	r3, #12
 800df00:	602b      	str	r3, [r5, #0]
 800df02:	e7d6      	b.n	800deb2 <_free_r+0x22>
 800df04:	6820      	ldr	r0, [r4, #0]
 800df06:	1821      	adds	r1, r4, r0
 800df08:	428b      	cmp	r3, r1
 800df0a:	bf04      	itt	eq
 800df0c:	6819      	ldreq	r1, [r3, #0]
 800df0e:	685b      	ldreq	r3, [r3, #4]
 800df10:	6063      	str	r3, [r4, #4]
 800df12:	bf04      	itt	eq
 800df14:	1809      	addeq	r1, r1, r0
 800df16:	6021      	streq	r1, [r4, #0]
 800df18:	6054      	str	r4, [r2, #4]
 800df1a:	e7ca      	b.n	800deb2 <_free_r+0x22>
 800df1c:	bd38      	pop	{r3, r4, r5, pc}
 800df1e:	bf00      	nop
 800df20:	200035e8 	.word	0x200035e8

0800df24 <malloc>:
 800df24:	4b02      	ldr	r3, [pc, #8]	@ (800df30 <malloc+0xc>)
 800df26:	4601      	mov	r1, r0
 800df28:	6818      	ldr	r0, [r3, #0]
 800df2a:	f000 b825 	b.w	800df78 <_malloc_r>
 800df2e:	bf00      	nop
 800df30:	20000020 	.word	0x20000020

0800df34 <sbrk_aligned>:
 800df34:	b570      	push	{r4, r5, r6, lr}
 800df36:	4e0f      	ldr	r6, [pc, #60]	@ (800df74 <sbrk_aligned+0x40>)
 800df38:	460c      	mov	r4, r1
 800df3a:	6831      	ldr	r1, [r6, #0]
 800df3c:	4605      	mov	r5, r0
 800df3e:	b911      	cbnz	r1, 800df46 <sbrk_aligned+0x12>
 800df40:	f001 fdf2 	bl	800fb28 <_sbrk_r>
 800df44:	6030      	str	r0, [r6, #0]
 800df46:	4621      	mov	r1, r4
 800df48:	4628      	mov	r0, r5
 800df4a:	f001 fded 	bl	800fb28 <_sbrk_r>
 800df4e:	1c43      	adds	r3, r0, #1
 800df50:	d103      	bne.n	800df5a <sbrk_aligned+0x26>
 800df52:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800df56:	4620      	mov	r0, r4
 800df58:	bd70      	pop	{r4, r5, r6, pc}
 800df5a:	1cc4      	adds	r4, r0, #3
 800df5c:	f024 0403 	bic.w	r4, r4, #3
 800df60:	42a0      	cmp	r0, r4
 800df62:	d0f8      	beq.n	800df56 <sbrk_aligned+0x22>
 800df64:	1a21      	subs	r1, r4, r0
 800df66:	4628      	mov	r0, r5
 800df68:	f001 fdde 	bl	800fb28 <_sbrk_r>
 800df6c:	3001      	adds	r0, #1
 800df6e:	d1f2      	bne.n	800df56 <sbrk_aligned+0x22>
 800df70:	e7ef      	b.n	800df52 <sbrk_aligned+0x1e>
 800df72:	bf00      	nop
 800df74:	200035e4 	.word	0x200035e4

0800df78 <_malloc_r>:
 800df78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df7c:	1ccd      	adds	r5, r1, #3
 800df7e:	f025 0503 	bic.w	r5, r5, #3
 800df82:	3508      	adds	r5, #8
 800df84:	2d0c      	cmp	r5, #12
 800df86:	bf38      	it	cc
 800df88:	250c      	movcc	r5, #12
 800df8a:	2d00      	cmp	r5, #0
 800df8c:	4606      	mov	r6, r0
 800df8e:	db01      	blt.n	800df94 <_malloc_r+0x1c>
 800df90:	42a9      	cmp	r1, r5
 800df92:	d904      	bls.n	800df9e <_malloc_r+0x26>
 800df94:	230c      	movs	r3, #12
 800df96:	6033      	str	r3, [r6, #0]
 800df98:	2000      	movs	r0, #0
 800df9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e074 <_malloc_r+0xfc>
 800dfa2:	f000 f869 	bl	800e078 <__malloc_lock>
 800dfa6:	f8d8 3000 	ldr.w	r3, [r8]
 800dfaa:	461c      	mov	r4, r3
 800dfac:	bb44      	cbnz	r4, 800e000 <_malloc_r+0x88>
 800dfae:	4629      	mov	r1, r5
 800dfb0:	4630      	mov	r0, r6
 800dfb2:	f7ff ffbf 	bl	800df34 <sbrk_aligned>
 800dfb6:	1c43      	adds	r3, r0, #1
 800dfb8:	4604      	mov	r4, r0
 800dfba:	d158      	bne.n	800e06e <_malloc_r+0xf6>
 800dfbc:	f8d8 4000 	ldr.w	r4, [r8]
 800dfc0:	4627      	mov	r7, r4
 800dfc2:	2f00      	cmp	r7, #0
 800dfc4:	d143      	bne.n	800e04e <_malloc_r+0xd6>
 800dfc6:	2c00      	cmp	r4, #0
 800dfc8:	d04b      	beq.n	800e062 <_malloc_r+0xea>
 800dfca:	6823      	ldr	r3, [r4, #0]
 800dfcc:	4639      	mov	r1, r7
 800dfce:	4630      	mov	r0, r6
 800dfd0:	eb04 0903 	add.w	r9, r4, r3
 800dfd4:	f001 fda8 	bl	800fb28 <_sbrk_r>
 800dfd8:	4581      	cmp	r9, r0
 800dfda:	d142      	bne.n	800e062 <_malloc_r+0xea>
 800dfdc:	6821      	ldr	r1, [r4, #0]
 800dfde:	1a6d      	subs	r5, r5, r1
 800dfe0:	4629      	mov	r1, r5
 800dfe2:	4630      	mov	r0, r6
 800dfe4:	f7ff ffa6 	bl	800df34 <sbrk_aligned>
 800dfe8:	3001      	adds	r0, #1
 800dfea:	d03a      	beq.n	800e062 <_malloc_r+0xea>
 800dfec:	6823      	ldr	r3, [r4, #0]
 800dfee:	442b      	add	r3, r5
 800dff0:	6023      	str	r3, [r4, #0]
 800dff2:	f8d8 3000 	ldr.w	r3, [r8]
 800dff6:	685a      	ldr	r2, [r3, #4]
 800dff8:	bb62      	cbnz	r2, 800e054 <_malloc_r+0xdc>
 800dffa:	f8c8 7000 	str.w	r7, [r8]
 800dffe:	e00f      	b.n	800e020 <_malloc_r+0xa8>
 800e000:	6822      	ldr	r2, [r4, #0]
 800e002:	1b52      	subs	r2, r2, r5
 800e004:	d420      	bmi.n	800e048 <_malloc_r+0xd0>
 800e006:	2a0b      	cmp	r2, #11
 800e008:	d917      	bls.n	800e03a <_malloc_r+0xc2>
 800e00a:	1961      	adds	r1, r4, r5
 800e00c:	42a3      	cmp	r3, r4
 800e00e:	6025      	str	r5, [r4, #0]
 800e010:	bf18      	it	ne
 800e012:	6059      	strne	r1, [r3, #4]
 800e014:	6863      	ldr	r3, [r4, #4]
 800e016:	bf08      	it	eq
 800e018:	f8c8 1000 	streq.w	r1, [r8]
 800e01c:	5162      	str	r2, [r4, r5]
 800e01e:	604b      	str	r3, [r1, #4]
 800e020:	4630      	mov	r0, r6
 800e022:	f000 f82f 	bl	800e084 <__malloc_unlock>
 800e026:	f104 000b 	add.w	r0, r4, #11
 800e02a:	1d23      	adds	r3, r4, #4
 800e02c:	f020 0007 	bic.w	r0, r0, #7
 800e030:	1ac2      	subs	r2, r0, r3
 800e032:	bf1c      	itt	ne
 800e034:	1a1b      	subne	r3, r3, r0
 800e036:	50a3      	strne	r3, [r4, r2]
 800e038:	e7af      	b.n	800df9a <_malloc_r+0x22>
 800e03a:	6862      	ldr	r2, [r4, #4]
 800e03c:	42a3      	cmp	r3, r4
 800e03e:	bf0c      	ite	eq
 800e040:	f8c8 2000 	streq.w	r2, [r8]
 800e044:	605a      	strne	r2, [r3, #4]
 800e046:	e7eb      	b.n	800e020 <_malloc_r+0xa8>
 800e048:	4623      	mov	r3, r4
 800e04a:	6864      	ldr	r4, [r4, #4]
 800e04c:	e7ae      	b.n	800dfac <_malloc_r+0x34>
 800e04e:	463c      	mov	r4, r7
 800e050:	687f      	ldr	r7, [r7, #4]
 800e052:	e7b6      	b.n	800dfc2 <_malloc_r+0x4a>
 800e054:	461a      	mov	r2, r3
 800e056:	685b      	ldr	r3, [r3, #4]
 800e058:	42a3      	cmp	r3, r4
 800e05a:	d1fb      	bne.n	800e054 <_malloc_r+0xdc>
 800e05c:	2300      	movs	r3, #0
 800e05e:	6053      	str	r3, [r2, #4]
 800e060:	e7de      	b.n	800e020 <_malloc_r+0xa8>
 800e062:	230c      	movs	r3, #12
 800e064:	6033      	str	r3, [r6, #0]
 800e066:	4630      	mov	r0, r6
 800e068:	f000 f80c 	bl	800e084 <__malloc_unlock>
 800e06c:	e794      	b.n	800df98 <_malloc_r+0x20>
 800e06e:	6005      	str	r5, [r0, #0]
 800e070:	e7d6      	b.n	800e020 <_malloc_r+0xa8>
 800e072:	bf00      	nop
 800e074:	200035e8 	.word	0x200035e8

0800e078 <__malloc_lock>:
 800e078:	4801      	ldr	r0, [pc, #4]	@ (800e080 <__malloc_lock+0x8>)
 800e07a:	f7ff b8a6 	b.w	800d1ca <__retarget_lock_acquire_recursive>
 800e07e:	bf00      	nop
 800e080:	200035e0 	.word	0x200035e0

0800e084 <__malloc_unlock>:
 800e084:	4801      	ldr	r0, [pc, #4]	@ (800e08c <__malloc_unlock+0x8>)
 800e086:	f7ff b8a1 	b.w	800d1cc <__retarget_lock_release_recursive>
 800e08a:	bf00      	nop
 800e08c:	200035e0 	.word	0x200035e0

0800e090 <_Balloc>:
 800e090:	b570      	push	{r4, r5, r6, lr}
 800e092:	69c6      	ldr	r6, [r0, #28]
 800e094:	4604      	mov	r4, r0
 800e096:	460d      	mov	r5, r1
 800e098:	b976      	cbnz	r6, 800e0b8 <_Balloc+0x28>
 800e09a:	2010      	movs	r0, #16
 800e09c:	f7ff ff42 	bl	800df24 <malloc>
 800e0a0:	4602      	mov	r2, r0
 800e0a2:	61e0      	str	r0, [r4, #28]
 800e0a4:	b920      	cbnz	r0, 800e0b0 <_Balloc+0x20>
 800e0a6:	4b18      	ldr	r3, [pc, #96]	@ (800e108 <_Balloc+0x78>)
 800e0a8:	4818      	ldr	r0, [pc, #96]	@ (800e10c <_Balloc+0x7c>)
 800e0aa:	216b      	movs	r1, #107	@ 0x6b
 800e0ac:	f001 fd54 	bl	800fb58 <__assert_func>
 800e0b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e0b4:	6006      	str	r6, [r0, #0]
 800e0b6:	60c6      	str	r6, [r0, #12]
 800e0b8:	69e6      	ldr	r6, [r4, #28]
 800e0ba:	68f3      	ldr	r3, [r6, #12]
 800e0bc:	b183      	cbz	r3, 800e0e0 <_Balloc+0x50>
 800e0be:	69e3      	ldr	r3, [r4, #28]
 800e0c0:	68db      	ldr	r3, [r3, #12]
 800e0c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e0c6:	b9b8      	cbnz	r0, 800e0f8 <_Balloc+0x68>
 800e0c8:	2101      	movs	r1, #1
 800e0ca:	fa01 f605 	lsl.w	r6, r1, r5
 800e0ce:	1d72      	adds	r2, r6, #5
 800e0d0:	0092      	lsls	r2, r2, #2
 800e0d2:	4620      	mov	r0, r4
 800e0d4:	f001 fd5e 	bl	800fb94 <_calloc_r>
 800e0d8:	b160      	cbz	r0, 800e0f4 <_Balloc+0x64>
 800e0da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e0de:	e00e      	b.n	800e0fe <_Balloc+0x6e>
 800e0e0:	2221      	movs	r2, #33	@ 0x21
 800e0e2:	2104      	movs	r1, #4
 800e0e4:	4620      	mov	r0, r4
 800e0e6:	f001 fd55 	bl	800fb94 <_calloc_r>
 800e0ea:	69e3      	ldr	r3, [r4, #28]
 800e0ec:	60f0      	str	r0, [r6, #12]
 800e0ee:	68db      	ldr	r3, [r3, #12]
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d1e4      	bne.n	800e0be <_Balloc+0x2e>
 800e0f4:	2000      	movs	r0, #0
 800e0f6:	bd70      	pop	{r4, r5, r6, pc}
 800e0f8:	6802      	ldr	r2, [r0, #0]
 800e0fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e0fe:	2300      	movs	r3, #0
 800e100:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e104:	e7f7      	b.n	800e0f6 <_Balloc+0x66>
 800e106:	bf00      	nop
 800e108:	080141b6 	.word	0x080141b6
 800e10c:	08014236 	.word	0x08014236

0800e110 <_Bfree>:
 800e110:	b570      	push	{r4, r5, r6, lr}
 800e112:	69c6      	ldr	r6, [r0, #28]
 800e114:	4605      	mov	r5, r0
 800e116:	460c      	mov	r4, r1
 800e118:	b976      	cbnz	r6, 800e138 <_Bfree+0x28>
 800e11a:	2010      	movs	r0, #16
 800e11c:	f7ff ff02 	bl	800df24 <malloc>
 800e120:	4602      	mov	r2, r0
 800e122:	61e8      	str	r0, [r5, #28]
 800e124:	b920      	cbnz	r0, 800e130 <_Bfree+0x20>
 800e126:	4b09      	ldr	r3, [pc, #36]	@ (800e14c <_Bfree+0x3c>)
 800e128:	4809      	ldr	r0, [pc, #36]	@ (800e150 <_Bfree+0x40>)
 800e12a:	218f      	movs	r1, #143	@ 0x8f
 800e12c:	f001 fd14 	bl	800fb58 <__assert_func>
 800e130:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e134:	6006      	str	r6, [r0, #0]
 800e136:	60c6      	str	r6, [r0, #12]
 800e138:	b13c      	cbz	r4, 800e14a <_Bfree+0x3a>
 800e13a:	69eb      	ldr	r3, [r5, #28]
 800e13c:	6862      	ldr	r2, [r4, #4]
 800e13e:	68db      	ldr	r3, [r3, #12]
 800e140:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e144:	6021      	str	r1, [r4, #0]
 800e146:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e14a:	bd70      	pop	{r4, r5, r6, pc}
 800e14c:	080141b6 	.word	0x080141b6
 800e150:	08014236 	.word	0x08014236

0800e154 <__multadd>:
 800e154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e158:	690d      	ldr	r5, [r1, #16]
 800e15a:	4607      	mov	r7, r0
 800e15c:	460c      	mov	r4, r1
 800e15e:	461e      	mov	r6, r3
 800e160:	f101 0c14 	add.w	ip, r1, #20
 800e164:	2000      	movs	r0, #0
 800e166:	f8dc 3000 	ldr.w	r3, [ip]
 800e16a:	b299      	uxth	r1, r3
 800e16c:	fb02 6101 	mla	r1, r2, r1, r6
 800e170:	0c1e      	lsrs	r6, r3, #16
 800e172:	0c0b      	lsrs	r3, r1, #16
 800e174:	fb02 3306 	mla	r3, r2, r6, r3
 800e178:	b289      	uxth	r1, r1
 800e17a:	3001      	adds	r0, #1
 800e17c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e180:	4285      	cmp	r5, r0
 800e182:	f84c 1b04 	str.w	r1, [ip], #4
 800e186:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e18a:	dcec      	bgt.n	800e166 <__multadd+0x12>
 800e18c:	b30e      	cbz	r6, 800e1d2 <__multadd+0x7e>
 800e18e:	68a3      	ldr	r3, [r4, #8]
 800e190:	42ab      	cmp	r3, r5
 800e192:	dc19      	bgt.n	800e1c8 <__multadd+0x74>
 800e194:	6861      	ldr	r1, [r4, #4]
 800e196:	4638      	mov	r0, r7
 800e198:	3101      	adds	r1, #1
 800e19a:	f7ff ff79 	bl	800e090 <_Balloc>
 800e19e:	4680      	mov	r8, r0
 800e1a0:	b928      	cbnz	r0, 800e1ae <__multadd+0x5a>
 800e1a2:	4602      	mov	r2, r0
 800e1a4:	4b0c      	ldr	r3, [pc, #48]	@ (800e1d8 <__multadd+0x84>)
 800e1a6:	480d      	ldr	r0, [pc, #52]	@ (800e1dc <__multadd+0x88>)
 800e1a8:	21ba      	movs	r1, #186	@ 0xba
 800e1aa:	f001 fcd5 	bl	800fb58 <__assert_func>
 800e1ae:	6922      	ldr	r2, [r4, #16]
 800e1b0:	3202      	adds	r2, #2
 800e1b2:	f104 010c 	add.w	r1, r4, #12
 800e1b6:	0092      	lsls	r2, r2, #2
 800e1b8:	300c      	adds	r0, #12
 800e1ba:	f7ff f808 	bl	800d1ce <memcpy>
 800e1be:	4621      	mov	r1, r4
 800e1c0:	4638      	mov	r0, r7
 800e1c2:	f7ff ffa5 	bl	800e110 <_Bfree>
 800e1c6:	4644      	mov	r4, r8
 800e1c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e1cc:	3501      	adds	r5, #1
 800e1ce:	615e      	str	r6, [r3, #20]
 800e1d0:	6125      	str	r5, [r4, #16]
 800e1d2:	4620      	mov	r0, r4
 800e1d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e1d8:	08014225 	.word	0x08014225
 800e1dc:	08014236 	.word	0x08014236

0800e1e0 <__s2b>:
 800e1e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e1e4:	460c      	mov	r4, r1
 800e1e6:	4615      	mov	r5, r2
 800e1e8:	461f      	mov	r7, r3
 800e1ea:	2209      	movs	r2, #9
 800e1ec:	3308      	adds	r3, #8
 800e1ee:	4606      	mov	r6, r0
 800e1f0:	fb93 f3f2 	sdiv	r3, r3, r2
 800e1f4:	2100      	movs	r1, #0
 800e1f6:	2201      	movs	r2, #1
 800e1f8:	429a      	cmp	r2, r3
 800e1fa:	db09      	blt.n	800e210 <__s2b+0x30>
 800e1fc:	4630      	mov	r0, r6
 800e1fe:	f7ff ff47 	bl	800e090 <_Balloc>
 800e202:	b940      	cbnz	r0, 800e216 <__s2b+0x36>
 800e204:	4602      	mov	r2, r0
 800e206:	4b19      	ldr	r3, [pc, #100]	@ (800e26c <__s2b+0x8c>)
 800e208:	4819      	ldr	r0, [pc, #100]	@ (800e270 <__s2b+0x90>)
 800e20a:	21d3      	movs	r1, #211	@ 0xd3
 800e20c:	f001 fca4 	bl	800fb58 <__assert_func>
 800e210:	0052      	lsls	r2, r2, #1
 800e212:	3101      	adds	r1, #1
 800e214:	e7f0      	b.n	800e1f8 <__s2b+0x18>
 800e216:	9b08      	ldr	r3, [sp, #32]
 800e218:	6143      	str	r3, [r0, #20]
 800e21a:	2d09      	cmp	r5, #9
 800e21c:	f04f 0301 	mov.w	r3, #1
 800e220:	6103      	str	r3, [r0, #16]
 800e222:	dd16      	ble.n	800e252 <__s2b+0x72>
 800e224:	f104 0909 	add.w	r9, r4, #9
 800e228:	46c8      	mov	r8, r9
 800e22a:	442c      	add	r4, r5
 800e22c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e230:	4601      	mov	r1, r0
 800e232:	3b30      	subs	r3, #48	@ 0x30
 800e234:	220a      	movs	r2, #10
 800e236:	4630      	mov	r0, r6
 800e238:	f7ff ff8c 	bl	800e154 <__multadd>
 800e23c:	45a0      	cmp	r8, r4
 800e23e:	d1f5      	bne.n	800e22c <__s2b+0x4c>
 800e240:	f1a5 0408 	sub.w	r4, r5, #8
 800e244:	444c      	add	r4, r9
 800e246:	1b2d      	subs	r5, r5, r4
 800e248:	1963      	adds	r3, r4, r5
 800e24a:	42bb      	cmp	r3, r7
 800e24c:	db04      	blt.n	800e258 <__s2b+0x78>
 800e24e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e252:	340a      	adds	r4, #10
 800e254:	2509      	movs	r5, #9
 800e256:	e7f6      	b.n	800e246 <__s2b+0x66>
 800e258:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e25c:	4601      	mov	r1, r0
 800e25e:	3b30      	subs	r3, #48	@ 0x30
 800e260:	220a      	movs	r2, #10
 800e262:	4630      	mov	r0, r6
 800e264:	f7ff ff76 	bl	800e154 <__multadd>
 800e268:	e7ee      	b.n	800e248 <__s2b+0x68>
 800e26a:	bf00      	nop
 800e26c:	08014225 	.word	0x08014225
 800e270:	08014236 	.word	0x08014236

0800e274 <__hi0bits>:
 800e274:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e278:	4603      	mov	r3, r0
 800e27a:	bf36      	itet	cc
 800e27c:	0403      	lslcc	r3, r0, #16
 800e27e:	2000      	movcs	r0, #0
 800e280:	2010      	movcc	r0, #16
 800e282:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e286:	bf3c      	itt	cc
 800e288:	021b      	lslcc	r3, r3, #8
 800e28a:	3008      	addcc	r0, #8
 800e28c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e290:	bf3c      	itt	cc
 800e292:	011b      	lslcc	r3, r3, #4
 800e294:	3004      	addcc	r0, #4
 800e296:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e29a:	bf3c      	itt	cc
 800e29c:	009b      	lslcc	r3, r3, #2
 800e29e:	3002      	addcc	r0, #2
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	db05      	blt.n	800e2b0 <__hi0bits+0x3c>
 800e2a4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e2a8:	f100 0001 	add.w	r0, r0, #1
 800e2ac:	bf08      	it	eq
 800e2ae:	2020      	moveq	r0, #32
 800e2b0:	4770      	bx	lr

0800e2b2 <__lo0bits>:
 800e2b2:	6803      	ldr	r3, [r0, #0]
 800e2b4:	4602      	mov	r2, r0
 800e2b6:	f013 0007 	ands.w	r0, r3, #7
 800e2ba:	d00b      	beq.n	800e2d4 <__lo0bits+0x22>
 800e2bc:	07d9      	lsls	r1, r3, #31
 800e2be:	d421      	bmi.n	800e304 <__lo0bits+0x52>
 800e2c0:	0798      	lsls	r0, r3, #30
 800e2c2:	bf49      	itett	mi
 800e2c4:	085b      	lsrmi	r3, r3, #1
 800e2c6:	089b      	lsrpl	r3, r3, #2
 800e2c8:	2001      	movmi	r0, #1
 800e2ca:	6013      	strmi	r3, [r2, #0]
 800e2cc:	bf5c      	itt	pl
 800e2ce:	6013      	strpl	r3, [r2, #0]
 800e2d0:	2002      	movpl	r0, #2
 800e2d2:	4770      	bx	lr
 800e2d4:	b299      	uxth	r1, r3
 800e2d6:	b909      	cbnz	r1, 800e2dc <__lo0bits+0x2a>
 800e2d8:	0c1b      	lsrs	r3, r3, #16
 800e2da:	2010      	movs	r0, #16
 800e2dc:	b2d9      	uxtb	r1, r3
 800e2de:	b909      	cbnz	r1, 800e2e4 <__lo0bits+0x32>
 800e2e0:	3008      	adds	r0, #8
 800e2e2:	0a1b      	lsrs	r3, r3, #8
 800e2e4:	0719      	lsls	r1, r3, #28
 800e2e6:	bf04      	itt	eq
 800e2e8:	091b      	lsreq	r3, r3, #4
 800e2ea:	3004      	addeq	r0, #4
 800e2ec:	0799      	lsls	r1, r3, #30
 800e2ee:	bf04      	itt	eq
 800e2f0:	089b      	lsreq	r3, r3, #2
 800e2f2:	3002      	addeq	r0, #2
 800e2f4:	07d9      	lsls	r1, r3, #31
 800e2f6:	d403      	bmi.n	800e300 <__lo0bits+0x4e>
 800e2f8:	085b      	lsrs	r3, r3, #1
 800e2fa:	f100 0001 	add.w	r0, r0, #1
 800e2fe:	d003      	beq.n	800e308 <__lo0bits+0x56>
 800e300:	6013      	str	r3, [r2, #0]
 800e302:	4770      	bx	lr
 800e304:	2000      	movs	r0, #0
 800e306:	4770      	bx	lr
 800e308:	2020      	movs	r0, #32
 800e30a:	4770      	bx	lr

0800e30c <__i2b>:
 800e30c:	b510      	push	{r4, lr}
 800e30e:	460c      	mov	r4, r1
 800e310:	2101      	movs	r1, #1
 800e312:	f7ff febd 	bl	800e090 <_Balloc>
 800e316:	4602      	mov	r2, r0
 800e318:	b928      	cbnz	r0, 800e326 <__i2b+0x1a>
 800e31a:	4b05      	ldr	r3, [pc, #20]	@ (800e330 <__i2b+0x24>)
 800e31c:	4805      	ldr	r0, [pc, #20]	@ (800e334 <__i2b+0x28>)
 800e31e:	f240 1145 	movw	r1, #325	@ 0x145
 800e322:	f001 fc19 	bl	800fb58 <__assert_func>
 800e326:	2301      	movs	r3, #1
 800e328:	6144      	str	r4, [r0, #20]
 800e32a:	6103      	str	r3, [r0, #16]
 800e32c:	bd10      	pop	{r4, pc}
 800e32e:	bf00      	nop
 800e330:	08014225 	.word	0x08014225
 800e334:	08014236 	.word	0x08014236

0800e338 <__multiply>:
 800e338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e33c:	4614      	mov	r4, r2
 800e33e:	690a      	ldr	r2, [r1, #16]
 800e340:	6923      	ldr	r3, [r4, #16]
 800e342:	429a      	cmp	r2, r3
 800e344:	bfa8      	it	ge
 800e346:	4623      	movge	r3, r4
 800e348:	460f      	mov	r7, r1
 800e34a:	bfa4      	itt	ge
 800e34c:	460c      	movge	r4, r1
 800e34e:	461f      	movge	r7, r3
 800e350:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800e354:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800e358:	68a3      	ldr	r3, [r4, #8]
 800e35a:	6861      	ldr	r1, [r4, #4]
 800e35c:	eb0a 0609 	add.w	r6, sl, r9
 800e360:	42b3      	cmp	r3, r6
 800e362:	b085      	sub	sp, #20
 800e364:	bfb8      	it	lt
 800e366:	3101      	addlt	r1, #1
 800e368:	f7ff fe92 	bl	800e090 <_Balloc>
 800e36c:	b930      	cbnz	r0, 800e37c <__multiply+0x44>
 800e36e:	4602      	mov	r2, r0
 800e370:	4b44      	ldr	r3, [pc, #272]	@ (800e484 <__multiply+0x14c>)
 800e372:	4845      	ldr	r0, [pc, #276]	@ (800e488 <__multiply+0x150>)
 800e374:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e378:	f001 fbee 	bl	800fb58 <__assert_func>
 800e37c:	f100 0514 	add.w	r5, r0, #20
 800e380:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e384:	462b      	mov	r3, r5
 800e386:	2200      	movs	r2, #0
 800e388:	4543      	cmp	r3, r8
 800e38a:	d321      	bcc.n	800e3d0 <__multiply+0x98>
 800e38c:	f107 0114 	add.w	r1, r7, #20
 800e390:	f104 0214 	add.w	r2, r4, #20
 800e394:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800e398:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800e39c:	9302      	str	r3, [sp, #8]
 800e39e:	1b13      	subs	r3, r2, r4
 800e3a0:	3b15      	subs	r3, #21
 800e3a2:	f023 0303 	bic.w	r3, r3, #3
 800e3a6:	3304      	adds	r3, #4
 800e3a8:	f104 0715 	add.w	r7, r4, #21
 800e3ac:	42ba      	cmp	r2, r7
 800e3ae:	bf38      	it	cc
 800e3b0:	2304      	movcc	r3, #4
 800e3b2:	9301      	str	r3, [sp, #4]
 800e3b4:	9b02      	ldr	r3, [sp, #8]
 800e3b6:	9103      	str	r1, [sp, #12]
 800e3b8:	428b      	cmp	r3, r1
 800e3ba:	d80c      	bhi.n	800e3d6 <__multiply+0x9e>
 800e3bc:	2e00      	cmp	r6, #0
 800e3be:	dd03      	ble.n	800e3c8 <__multiply+0x90>
 800e3c0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d05b      	beq.n	800e480 <__multiply+0x148>
 800e3c8:	6106      	str	r6, [r0, #16]
 800e3ca:	b005      	add	sp, #20
 800e3cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3d0:	f843 2b04 	str.w	r2, [r3], #4
 800e3d4:	e7d8      	b.n	800e388 <__multiply+0x50>
 800e3d6:	f8b1 a000 	ldrh.w	sl, [r1]
 800e3da:	f1ba 0f00 	cmp.w	sl, #0
 800e3de:	d024      	beq.n	800e42a <__multiply+0xf2>
 800e3e0:	f104 0e14 	add.w	lr, r4, #20
 800e3e4:	46a9      	mov	r9, r5
 800e3e6:	f04f 0c00 	mov.w	ip, #0
 800e3ea:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e3ee:	f8d9 3000 	ldr.w	r3, [r9]
 800e3f2:	fa1f fb87 	uxth.w	fp, r7
 800e3f6:	b29b      	uxth	r3, r3
 800e3f8:	fb0a 330b 	mla	r3, sl, fp, r3
 800e3fc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800e400:	f8d9 7000 	ldr.w	r7, [r9]
 800e404:	4463      	add	r3, ip
 800e406:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e40a:	fb0a c70b 	mla	r7, sl, fp, ip
 800e40e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800e412:	b29b      	uxth	r3, r3
 800e414:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e418:	4572      	cmp	r2, lr
 800e41a:	f849 3b04 	str.w	r3, [r9], #4
 800e41e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e422:	d8e2      	bhi.n	800e3ea <__multiply+0xb2>
 800e424:	9b01      	ldr	r3, [sp, #4]
 800e426:	f845 c003 	str.w	ip, [r5, r3]
 800e42a:	9b03      	ldr	r3, [sp, #12]
 800e42c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e430:	3104      	adds	r1, #4
 800e432:	f1b9 0f00 	cmp.w	r9, #0
 800e436:	d021      	beq.n	800e47c <__multiply+0x144>
 800e438:	682b      	ldr	r3, [r5, #0]
 800e43a:	f104 0c14 	add.w	ip, r4, #20
 800e43e:	46ae      	mov	lr, r5
 800e440:	f04f 0a00 	mov.w	sl, #0
 800e444:	f8bc b000 	ldrh.w	fp, [ip]
 800e448:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800e44c:	fb09 770b 	mla	r7, r9, fp, r7
 800e450:	4457      	add	r7, sl
 800e452:	b29b      	uxth	r3, r3
 800e454:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e458:	f84e 3b04 	str.w	r3, [lr], #4
 800e45c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e460:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e464:	f8be 3000 	ldrh.w	r3, [lr]
 800e468:	fb09 330a 	mla	r3, r9, sl, r3
 800e46c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800e470:	4562      	cmp	r2, ip
 800e472:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e476:	d8e5      	bhi.n	800e444 <__multiply+0x10c>
 800e478:	9f01      	ldr	r7, [sp, #4]
 800e47a:	51eb      	str	r3, [r5, r7]
 800e47c:	3504      	adds	r5, #4
 800e47e:	e799      	b.n	800e3b4 <__multiply+0x7c>
 800e480:	3e01      	subs	r6, #1
 800e482:	e79b      	b.n	800e3bc <__multiply+0x84>
 800e484:	08014225 	.word	0x08014225
 800e488:	08014236 	.word	0x08014236

0800e48c <__pow5mult>:
 800e48c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e490:	4615      	mov	r5, r2
 800e492:	f012 0203 	ands.w	r2, r2, #3
 800e496:	4607      	mov	r7, r0
 800e498:	460e      	mov	r6, r1
 800e49a:	d007      	beq.n	800e4ac <__pow5mult+0x20>
 800e49c:	4c25      	ldr	r4, [pc, #148]	@ (800e534 <__pow5mult+0xa8>)
 800e49e:	3a01      	subs	r2, #1
 800e4a0:	2300      	movs	r3, #0
 800e4a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e4a6:	f7ff fe55 	bl	800e154 <__multadd>
 800e4aa:	4606      	mov	r6, r0
 800e4ac:	10ad      	asrs	r5, r5, #2
 800e4ae:	d03d      	beq.n	800e52c <__pow5mult+0xa0>
 800e4b0:	69fc      	ldr	r4, [r7, #28]
 800e4b2:	b97c      	cbnz	r4, 800e4d4 <__pow5mult+0x48>
 800e4b4:	2010      	movs	r0, #16
 800e4b6:	f7ff fd35 	bl	800df24 <malloc>
 800e4ba:	4602      	mov	r2, r0
 800e4bc:	61f8      	str	r0, [r7, #28]
 800e4be:	b928      	cbnz	r0, 800e4cc <__pow5mult+0x40>
 800e4c0:	4b1d      	ldr	r3, [pc, #116]	@ (800e538 <__pow5mult+0xac>)
 800e4c2:	481e      	ldr	r0, [pc, #120]	@ (800e53c <__pow5mult+0xb0>)
 800e4c4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e4c8:	f001 fb46 	bl	800fb58 <__assert_func>
 800e4cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e4d0:	6004      	str	r4, [r0, #0]
 800e4d2:	60c4      	str	r4, [r0, #12]
 800e4d4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e4d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e4dc:	b94c      	cbnz	r4, 800e4f2 <__pow5mult+0x66>
 800e4de:	f240 2171 	movw	r1, #625	@ 0x271
 800e4e2:	4638      	mov	r0, r7
 800e4e4:	f7ff ff12 	bl	800e30c <__i2b>
 800e4e8:	2300      	movs	r3, #0
 800e4ea:	f8c8 0008 	str.w	r0, [r8, #8]
 800e4ee:	4604      	mov	r4, r0
 800e4f0:	6003      	str	r3, [r0, #0]
 800e4f2:	f04f 0900 	mov.w	r9, #0
 800e4f6:	07eb      	lsls	r3, r5, #31
 800e4f8:	d50a      	bpl.n	800e510 <__pow5mult+0x84>
 800e4fa:	4631      	mov	r1, r6
 800e4fc:	4622      	mov	r2, r4
 800e4fe:	4638      	mov	r0, r7
 800e500:	f7ff ff1a 	bl	800e338 <__multiply>
 800e504:	4631      	mov	r1, r6
 800e506:	4680      	mov	r8, r0
 800e508:	4638      	mov	r0, r7
 800e50a:	f7ff fe01 	bl	800e110 <_Bfree>
 800e50e:	4646      	mov	r6, r8
 800e510:	106d      	asrs	r5, r5, #1
 800e512:	d00b      	beq.n	800e52c <__pow5mult+0xa0>
 800e514:	6820      	ldr	r0, [r4, #0]
 800e516:	b938      	cbnz	r0, 800e528 <__pow5mult+0x9c>
 800e518:	4622      	mov	r2, r4
 800e51a:	4621      	mov	r1, r4
 800e51c:	4638      	mov	r0, r7
 800e51e:	f7ff ff0b 	bl	800e338 <__multiply>
 800e522:	6020      	str	r0, [r4, #0]
 800e524:	f8c0 9000 	str.w	r9, [r0]
 800e528:	4604      	mov	r4, r0
 800e52a:	e7e4      	b.n	800e4f6 <__pow5mult+0x6a>
 800e52c:	4630      	mov	r0, r6
 800e52e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e532:	bf00      	nop
 800e534:	08014290 	.word	0x08014290
 800e538:	080141b6 	.word	0x080141b6
 800e53c:	08014236 	.word	0x08014236

0800e540 <__lshift>:
 800e540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e544:	460c      	mov	r4, r1
 800e546:	6849      	ldr	r1, [r1, #4]
 800e548:	6923      	ldr	r3, [r4, #16]
 800e54a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e54e:	68a3      	ldr	r3, [r4, #8]
 800e550:	4607      	mov	r7, r0
 800e552:	4691      	mov	r9, r2
 800e554:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e558:	f108 0601 	add.w	r6, r8, #1
 800e55c:	42b3      	cmp	r3, r6
 800e55e:	db0b      	blt.n	800e578 <__lshift+0x38>
 800e560:	4638      	mov	r0, r7
 800e562:	f7ff fd95 	bl	800e090 <_Balloc>
 800e566:	4605      	mov	r5, r0
 800e568:	b948      	cbnz	r0, 800e57e <__lshift+0x3e>
 800e56a:	4602      	mov	r2, r0
 800e56c:	4b28      	ldr	r3, [pc, #160]	@ (800e610 <__lshift+0xd0>)
 800e56e:	4829      	ldr	r0, [pc, #164]	@ (800e614 <__lshift+0xd4>)
 800e570:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e574:	f001 faf0 	bl	800fb58 <__assert_func>
 800e578:	3101      	adds	r1, #1
 800e57a:	005b      	lsls	r3, r3, #1
 800e57c:	e7ee      	b.n	800e55c <__lshift+0x1c>
 800e57e:	2300      	movs	r3, #0
 800e580:	f100 0114 	add.w	r1, r0, #20
 800e584:	f100 0210 	add.w	r2, r0, #16
 800e588:	4618      	mov	r0, r3
 800e58a:	4553      	cmp	r3, sl
 800e58c:	db33      	blt.n	800e5f6 <__lshift+0xb6>
 800e58e:	6920      	ldr	r0, [r4, #16]
 800e590:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e594:	f104 0314 	add.w	r3, r4, #20
 800e598:	f019 091f 	ands.w	r9, r9, #31
 800e59c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e5a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e5a4:	d02b      	beq.n	800e5fe <__lshift+0xbe>
 800e5a6:	f1c9 0e20 	rsb	lr, r9, #32
 800e5aa:	468a      	mov	sl, r1
 800e5ac:	2200      	movs	r2, #0
 800e5ae:	6818      	ldr	r0, [r3, #0]
 800e5b0:	fa00 f009 	lsl.w	r0, r0, r9
 800e5b4:	4310      	orrs	r0, r2
 800e5b6:	f84a 0b04 	str.w	r0, [sl], #4
 800e5ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800e5be:	459c      	cmp	ip, r3
 800e5c0:	fa22 f20e 	lsr.w	r2, r2, lr
 800e5c4:	d8f3      	bhi.n	800e5ae <__lshift+0x6e>
 800e5c6:	ebac 0304 	sub.w	r3, ip, r4
 800e5ca:	3b15      	subs	r3, #21
 800e5cc:	f023 0303 	bic.w	r3, r3, #3
 800e5d0:	3304      	adds	r3, #4
 800e5d2:	f104 0015 	add.w	r0, r4, #21
 800e5d6:	4584      	cmp	ip, r0
 800e5d8:	bf38      	it	cc
 800e5da:	2304      	movcc	r3, #4
 800e5dc:	50ca      	str	r2, [r1, r3]
 800e5de:	b10a      	cbz	r2, 800e5e4 <__lshift+0xa4>
 800e5e0:	f108 0602 	add.w	r6, r8, #2
 800e5e4:	3e01      	subs	r6, #1
 800e5e6:	4638      	mov	r0, r7
 800e5e8:	612e      	str	r6, [r5, #16]
 800e5ea:	4621      	mov	r1, r4
 800e5ec:	f7ff fd90 	bl	800e110 <_Bfree>
 800e5f0:	4628      	mov	r0, r5
 800e5f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5f6:	f842 0f04 	str.w	r0, [r2, #4]!
 800e5fa:	3301      	adds	r3, #1
 800e5fc:	e7c5      	b.n	800e58a <__lshift+0x4a>
 800e5fe:	3904      	subs	r1, #4
 800e600:	f853 2b04 	ldr.w	r2, [r3], #4
 800e604:	f841 2f04 	str.w	r2, [r1, #4]!
 800e608:	459c      	cmp	ip, r3
 800e60a:	d8f9      	bhi.n	800e600 <__lshift+0xc0>
 800e60c:	e7ea      	b.n	800e5e4 <__lshift+0xa4>
 800e60e:	bf00      	nop
 800e610:	08014225 	.word	0x08014225
 800e614:	08014236 	.word	0x08014236

0800e618 <__mcmp>:
 800e618:	690a      	ldr	r2, [r1, #16]
 800e61a:	4603      	mov	r3, r0
 800e61c:	6900      	ldr	r0, [r0, #16]
 800e61e:	1a80      	subs	r0, r0, r2
 800e620:	b530      	push	{r4, r5, lr}
 800e622:	d10e      	bne.n	800e642 <__mcmp+0x2a>
 800e624:	3314      	adds	r3, #20
 800e626:	3114      	adds	r1, #20
 800e628:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e62c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e630:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e634:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e638:	4295      	cmp	r5, r2
 800e63a:	d003      	beq.n	800e644 <__mcmp+0x2c>
 800e63c:	d205      	bcs.n	800e64a <__mcmp+0x32>
 800e63e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e642:	bd30      	pop	{r4, r5, pc}
 800e644:	42a3      	cmp	r3, r4
 800e646:	d3f3      	bcc.n	800e630 <__mcmp+0x18>
 800e648:	e7fb      	b.n	800e642 <__mcmp+0x2a>
 800e64a:	2001      	movs	r0, #1
 800e64c:	e7f9      	b.n	800e642 <__mcmp+0x2a>
	...

0800e650 <__mdiff>:
 800e650:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e654:	4689      	mov	r9, r1
 800e656:	4606      	mov	r6, r0
 800e658:	4611      	mov	r1, r2
 800e65a:	4648      	mov	r0, r9
 800e65c:	4614      	mov	r4, r2
 800e65e:	f7ff ffdb 	bl	800e618 <__mcmp>
 800e662:	1e05      	subs	r5, r0, #0
 800e664:	d112      	bne.n	800e68c <__mdiff+0x3c>
 800e666:	4629      	mov	r1, r5
 800e668:	4630      	mov	r0, r6
 800e66a:	f7ff fd11 	bl	800e090 <_Balloc>
 800e66e:	4602      	mov	r2, r0
 800e670:	b928      	cbnz	r0, 800e67e <__mdiff+0x2e>
 800e672:	4b3f      	ldr	r3, [pc, #252]	@ (800e770 <__mdiff+0x120>)
 800e674:	f240 2137 	movw	r1, #567	@ 0x237
 800e678:	483e      	ldr	r0, [pc, #248]	@ (800e774 <__mdiff+0x124>)
 800e67a:	f001 fa6d 	bl	800fb58 <__assert_func>
 800e67e:	2301      	movs	r3, #1
 800e680:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e684:	4610      	mov	r0, r2
 800e686:	b003      	add	sp, #12
 800e688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e68c:	bfbc      	itt	lt
 800e68e:	464b      	movlt	r3, r9
 800e690:	46a1      	movlt	r9, r4
 800e692:	4630      	mov	r0, r6
 800e694:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e698:	bfba      	itte	lt
 800e69a:	461c      	movlt	r4, r3
 800e69c:	2501      	movlt	r5, #1
 800e69e:	2500      	movge	r5, #0
 800e6a0:	f7ff fcf6 	bl	800e090 <_Balloc>
 800e6a4:	4602      	mov	r2, r0
 800e6a6:	b918      	cbnz	r0, 800e6b0 <__mdiff+0x60>
 800e6a8:	4b31      	ldr	r3, [pc, #196]	@ (800e770 <__mdiff+0x120>)
 800e6aa:	f240 2145 	movw	r1, #581	@ 0x245
 800e6ae:	e7e3      	b.n	800e678 <__mdiff+0x28>
 800e6b0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e6b4:	6926      	ldr	r6, [r4, #16]
 800e6b6:	60c5      	str	r5, [r0, #12]
 800e6b8:	f109 0310 	add.w	r3, r9, #16
 800e6bc:	f109 0514 	add.w	r5, r9, #20
 800e6c0:	f104 0e14 	add.w	lr, r4, #20
 800e6c4:	f100 0b14 	add.w	fp, r0, #20
 800e6c8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e6cc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e6d0:	9301      	str	r3, [sp, #4]
 800e6d2:	46d9      	mov	r9, fp
 800e6d4:	f04f 0c00 	mov.w	ip, #0
 800e6d8:	9b01      	ldr	r3, [sp, #4]
 800e6da:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e6de:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e6e2:	9301      	str	r3, [sp, #4]
 800e6e4:	fa1f f38a 	uxth.w	r3, sl
 800e6e8:	4619      	mov	r1, r3
 800e6ea:	b283      	uxth	r3, r0
 800e6ec:	1acb      	subs	r3, r1, r3
 800e6ee:	0c00      	lsrs	r0, r0, #16
 800e6f0:	4463      	add	r3, ip
 800e6f2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e6f6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e6fa:	b29b      	uxth	r3, r3
 800e6fc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e700:	4576      	cmp	r6, lr
 800e702:	f849 3b04 	str.w	r3, [r9], #4
 800e706:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e70a:	d8e5      	bhi.n	800e6d8 <__mdiff+0x88>
 800e70c:	1b33      	subs	r3, r6, r4
 800e70e:	3b15      	subs	r3, #21
 800e710:	f023 0303 	bic.w	r3, r3, #3
 800e714:	3415      	adds	r4, #21
 800e716:	3304      	adds	r3, #4
 800e718:	42a6      	cmp	r6, r4
 800e71a:	bf38      	it	cc
 800e71c:	2304      	movcc	r3, #4
 800e71e:	441d      	add	r5, r3
 800e720:	445b      	add	r3, fp
 800e722:	461e      	mov	r6, r3
 800e724:	462c      	mov	r4, r5
 800e726:	4544      	cmp	r4, r8
 800e728:	d30e      	bcc.n	800e748 <__mdiff+0xf8>
 800e72a:	f108 0103 	add.w	r1, r8, #3
 800e72e:	1b49      	subs	r1, r1, r5
 800e730:	f021 0103 	bic.w	r1, r1, #3
 800e734:	3d03      	subs	r5, #3
 800e736:	45a8      	cmp	r8, r5
 800e738:	bf38      	it	cc
 800e73a:	2100      	movcc	r1, #0
 800e73c:	440b      	add	r3, r1
 800e73e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e742:	b191      	cbz	r1, 800e76a <__mdiff+0x11a>
 800e744:	6117      	str	r7, [r2, #16]
 800e746:	e79d      	b.n	800e684 <__mdiff+0x34>
 800e748:	f854 1b04 	ldr.w	r1, [r4], #4
 800e74c:	46e6      	mov	lr, ip
 800e74e:	0c08      	lsrs	r0, r1, #16
 800e750:	fa1c fc81 	uxtah	ip, ip, r1
 800e754:	4471      	add	r1, lr
 800e756:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e75a:	b289      	uxth	r1, r1
 800e75c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e760:	f846 1b04 	str.w	r1, [r6], #4
 800e764:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e768:	e7dd      	b.n	800e726 <__mdiff+0xd6>
 800e76a:	3f01      	subs	r7, #1
 800e76c:	e7e7      	b.n	800e73e <__mdiff+0xee>
 800e76e:	bf00      	nop
 800e770:	08014225 	.word	0x08014225
 800e774:	08014236 	.word	0x08014236

0800e778 <__ulp>:
 800e778:	b082      	sub	sp, #8
 800e77a:	ed8d 0b00 	vstr	d0, [sp]
 800e77e:	9a01      	ldr	r2, [sp, #4]
 800e780:	4b0f      	ldr	r3, [pc, #60]	@ (800e7c0 <__ulp+0x48>)
 800e782:	4013      	ands	r3, r2
 800e784:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800e788:	2b00      	cmp	r3, #0
 800e78a:	dc08      	bgt.n	800e79e <__ulp+0x26>
 800e78c:	425b      	negs	r3, r3
 800e78e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800e792:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e796:	da04      	bge.n	800e7a2 <__ulp+0x2a>
 800e798:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e79c:	4113      	asrs	r3, r2
 800e79e:	2200      	movs	r2, #0
 800e7a0:	e008      	b.n	800e7b4 <__ulp+0x3c>
 800e7a2:	f1a2 0314 	sub.w	r3, r2, #20
 800e7a6:	2b1e      	cmp	r3, #30
 800e7a8:	bfda      	itte	le
 800e7aa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800e7ae:	40da      	lsrle	r2, r3
 800e7b0:	2201      	movgt	r2, #1
 800e7b2:	2300      	movs	r3, #0
 800e7b4:	4619      	mov	r1, r3
 800e7b6:	4610      	mov	r0, r2
 800e7b8:	ec41 0b10 	vmov	d0, r0, r1
 800e7bc:	b002      	add	sp, #8
 800e7be:	4770      	bx	lr
 800e7c0:	7ff00000 	.word	0x7ff00000

0800e7c4 <__b2d>:
 800e7c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7c8:	6906      	ldr	r6, [r0, #16]
 800e7ca:	f100 0814 	add.w	r8, r0, #20
 800e7ce:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800e7d2:	1f37      	subs	r7, r6, #4
 800e7d4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e7d8:	4610      	mov	r0, r2
 800e7da:	f7ff fd4b 	bl	800e274 <__hi0bits>
 800e7de:	f1c0 0320 	rsb	r3, r0, #32
 800e7e2:	280a      	cmp	r0, #10
 800e7e4:	600b      	str	r3, [r1, #0]
 800e7e6:	491b      	ldr	r1, [pc, #108]	@ (800e854 <__b2d+0x90>)
 800e7e8:	dc15      	bgt.n	800e816 <__b2d+0x52>
 800e7ea:	f1c0 0c0b 	rsb	ip, r0, #11
 800e7ee:	fa22 f30c 	lsr.w	r3, r2, ip
 800e7f2:	45b8      	cmp	r8, r7
 800e7f4:	ea43 0501 	orr.w	r5, r3, r1
 800e7f8:	bf34      	ite	cc
 800e7fa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e7fe:	2300      	movcs	r3, #0
 800e800:	3015      	adds	r0, #21
 800e802:	fa02 f000 	lsl.w	r0, r2, r0
 800e806:	fa23 f30c 	lsr.w	r3, r3, ip
 800e80a:	4303      	orrs	r3, r0
 800e80c:	461c      	mov	r4, r3
 800e80e:	ec45 4b10 	vmov	d0, r4, r5
 800e812:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e816:	45b8      	cmp	r8, r7
 800e818:	bf3a      	itte	cc
 800e81a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e81e:	f1a6 0708 	subcc.w	r7, r6, #8
 800e822:	2300      	movcs	r3, #0
 800e824:	380b      	subs	r0, #11
 800e826:	d012      	beq.n	800e84e <__b2d+0x8a>
 800e828:	f1c0 0120 	rsb	r1, r0, #32
 800e82c:	fa23 f401 	lsr.w	r4, r3, r1
 800e830:	4082      	lsls	r2, r0
 800e832:	4322      	orrs	r2, r4
 800e834:	4547      	cmp	r7, r8
 800e836:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800e83a:	bf8c      	ite	hi
 800e83c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800e840:	2200      	movls	r2, #0
 800e842:	4083      	lsls	r3, r0
 800e844:	40ca      	lsrs	r2, r1
 800e846:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800e84a:	4313      	orrs	r3, r2
 800e84c:	e7de      	b.n	800e80c <__b2d+0x48>
 800e84e:	ea42 0501 	orr.w	r5, r2, r1
 800e852:	e7db      	b.n	800e80c <__b2d+0x48>
 800e854:	3ff00000 	.word	0x3ff00000

0800e858 <__d2b>:
 800e858:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e85c:	460f      	mov	r7, r1
 800e85e:	2101      	movs	r1, #1
 800e860:	ec59 8b10 	vmov	r8, r9, d0
 800e864:	4616      	mov	r6, r2
 800e866:	f7ff fc13 	bl	800e090 <_Balloc>
 800e86a:	4604      	mov	r4, r0
 800e86c:	b930      	cbnz	r0, 800e87c <__d2b+0x24>
 800e86e:	4602      	mov	r2, r0
 800e870:	4b23      	ldr	r3, [pc, #140]	@ (800e900 <__d2b+0xa8>)
 800e872:	4824      	ldr	r0, [pc, #144]	@ (800e904 <__d2b+0xac>)
 800e874:	f240 310f 	movw	r1, #783	@ 0x30f
 800e878:	f001 f96e 	bl	800fb58 <__assert_func>
 800e87c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e880:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e884:	b10d      	cbz	r5, 800e88a <__d2b+0x32>
 800e886:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e88a:	9301      	str	r3, [sp, #4]
 800e88c:	f1b8 0300 	subs.w	r3, r8, #0
 800e890:	d023      	beq.n	800e8da <__d2b+0x82>
 800e892:	4668      	mov	r0, sp
 800e894:	9300      	str	r3, [sp, #0]
 800e896:	f7ff fd0c 	bl	800e2b2 <__lo0bits>
 800e89a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e89e:	b1d0      	cbz	r0, 800e8d6 <__d2b+0x7e>
 800e8a0:	f1c0 0320 	rsb	r3, r0, #32
 800e8a4:	fa02 f303 	lsl.w	r3, r2, r3
 800e8a8:	430b      	orrs	r3, r1
 800e8aa:	40c2      	lsrs	r2, r0
 800e8ac:	6163      	str	r3, [r4, #20]
 800e8ae:	9201      	str	r2, [sp, #4]
 800e8b0:	9b01      	ldr	r3, [sp, #4]
 800e8b2:	61a3      	str	r3, [r4, #24]
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	bf0c      	ite	eq
 800e8b8:	2201      	moveq	r2, #1
 800e8ba:	2202      	movne	r2, #2
 800e8bc:	6122      	str	r2, [r4, #16]
 800e8be:	b1a5      	cbz	r5, 800e8ea <__d2b+0x92>
 800e8c0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e8c4:	4405      	add	r5, r0
 800e8c6:	603d      	str	r5, [r7, #0]
 800e8c8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e8cc:	6030      	str	r0, [r6, #0]
 800e8ce:	4620      	mov	r0, r4
 800e8d0:	b003      	add	sp, #12
 800e8d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e8d6:	6161      	str	r1, [r4, #20]
 800e8d8:	e7ea      	b.n	800e8b0 <__d2b+0x58>
 800e8da:	a801      	add	r0, sp, #4
 800e8dc:	f7ff fce9 	bl	800e2b2 <__lo0bits>
 800e8e0:	9b01      	ldr	r3, [sp, #4]
 800e8e2:	6163      	str	r3, [r4, #20]
 800e8e4:	3020      	adds	r0, #32
 800e8e6:	2201      	movs	r2, #1
 800e8e8:	e7e8      	b.n	800e8bc <__d2b+0x64>
 800e8ea:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e8ee:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e8f2:	6038      	str	r0, [r7, #0]
 800e8f4:	6918      	ldr	r0, [r3, #16]
 800e8f6:	f7ff fcbd 	bl	800e274 <__hi0bits>
 800e8fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e8fe:	e7e5      	b.n	800e8cc <__d2b+0x74>
 800e900:	08014225 	.word	0x08014225
 800e904:	08014236 	.word	0x08014236

0800e908 <__ratio>:
 800e908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e90c:	b085      	sub	sp, #20
 800e90e:	e9cd 1000 	strd	r1, r0, [sp]
 800e912:	a902      	add	r1, sp, #8
 800e914:	f7ff ff56 	bl	800e7c4 <__b2d>
 800e918:	9800      	ldr	r0, [sp, #0]
 800e91a:	a903      	add	r1, sp, #12
 800e91c:	ec55 4b10 	vmov	r4, r5, d0
 800e920:	f7ff ff50 	bl	800e7c4 <__b2d>
 800e924:	9b01      	ldr	r3, [sp, #4]
 800e926:	6919      	ldr	r1, [r3, #16]
 800e928:	9b00      	ldr	r3, [sp, #0]
 800e92a:	691b      	ldr	r3, [r3, #16]
 800e92c:	1ac9      	subs	r1, r1, r3
 800e92e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800e932:	1a9b      	subs	r3, r3, r2
 800e934:	ec5b ab10 	vmov	sl, fp, d0
 800e938:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	bfce      	itee	gt
 800e940:	462a      	movgt	r2, r5
 800e942:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e946:	465a      	movle	r2, fp
 800e948:	462f      	mov	r7, r5
 800e94a:	46d9      	mov	r9, fp
 800e94c:	bfcc      	ite	gt
 800e94e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e952:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800e956:	464b      	mov	r3, r9
 800e958:	4652      	mov	r2, sl
 800e95a:	4620      	mov	r0, r4
 800e95c:	4639      	mov	r1, r7
 800e95e:	f7f1 ff7d 	bl	800085c <__aeabi_ddiv>
 800e962:	ec41 0b10 	vmov	d0, r0, r1
 800e966:	b005      	add	sp, #20
 800e968:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e96c <__copybits>:
 800e96c:	3901      	subs	r1, #1
 800e96e:	b570      	push	{r4, r5, r6, lr}
 800e970:	1149      	asrs	r1, r1, #5
 800e972:	6914      	ldr	r4, [r2, #16]
 800e974:	3101      	adds	r1, #1
 800e976:	f102 0314 	add.w	r3, r2, #20
 800e97a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e97e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e982:	1f05      	subs	r5, r0, #4
 800e984:	42a3      	cmp	r3, r4
 800e986:	d30c      	bcc.n	800e9a2 <__copybits+0x36>
 800e988:	1aa3      	subs	r3, r4, r2
 800e98a:	3b11      	subs	r3, #17
 800e98c:	f023 0303 	bic.w	r3, r3, #3
 800e990:	3211      	adds	r2, #17
 800e992:	42a2      	cmp	r2, r4
 800e994:	bf88      	it	hi
 800e996:	2300      	movhi	r3, #0
 800e998:	4418      	add	r0, r3
 800e99a:	2300      	movs	r3, #0
 800e99c:	4288      	cmp	r0, r1
 800e99e:	d305      	bcc.n	800e9ac <__copybits+0x40>
 800e9a0:	bd70      	pop	{r4, r5, r6, pc}
 800e9a2:	f853 6b04 	ldr.w	r6, [r3], #4
 800e9a6:	f845 6f04 	str.w	r6, [r5, #4]!
 800e9aa:	e7eb      	b.n	800e984 <__copybits+0x18>
 800e9ac:	f840 3b04 	str.w	r3, [r0], #4
 800e9b0:	e7f4      	b.n	800e99c <__copybits+0x30>

0800e9b2 <__any_on>:
 800e9b2:	f100 0214 	add.w	r2, r0, #20
 800e9b6:	6900      	ldr	r0, [r0, #16]
 800e9b8:	114b      	asrs	r3, r1, #5
 800e9ba:	4298      	cmp	r0, r3
 800e9bc:	b510      	push	{r4, lr}
 800e9be:	db11      	blt.n	800e9e4 <__any_on+0x32>
 800e9c0:	dd0a      	ble.n	800e9d8 <__any_on+0x26>
 800e9c2:	f011 011f 	ands.w	r1, r1, #31
 800e9c6:	d007      	beq.n	800e9d8 <__any_on+0x26>
 800e9c8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e9cc:	fa24 f001 	lsr.w	r0, r4, r1
 800e9d0:	fa00 f101 	lsl.w	r1, r0, r1
 800e9d4:	428c      	cmp	r4, r1
 800e9d6:	d10b      	bne.n	800e9f0 <__any_on+0x3e>
 800e9d8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e9dc:	4293      	cmp	r3, r2
 800e9de:	d803      	bhi.n	800e9e8 <__any_on+0x36>
 800e9e0:	2000      	movs	r0, #0
 800e9e2:	bd10      	pop	{r4, pc}
 800e9e4:	4603      	mov	r3, r0
 800e9e6:	e7f7      	b.n	800e9d8 <__any_on+0x26>
 800e9e8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e9ec:	2900      	cmp	r1, #0
 800e9ee:	d0f5      	beq.n	800e9dc <__any_on+0x2a>
 800e9f0:	2001      	movs	r0, #1
 800e9f2:	e7f6      	b.n	800e9e2 <__any_on+0x30>

0800e9f4 <sulp>:
 800e9f4:	b570      	push	{r4, r5, r6, lr}
 800e9f6:	4604      	mov	r4, r0
 800e9f8:	460d      	mov	r5, r1
 800e9fa:	ec45 4b10 	vmov	d0, r4, r5
 800e9fe:	4616      	mov	r6, r2
 800ea00:	f7ff feba 	bl	800e778 <__ulp>
 800ea04:	ec51 0b10 	vmov	r0, r1, d0
 800ea08:	b17e      	cbz	r6, 800ea2a <sulp+0x36>
 800ea0a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ea0e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	dd09      	ble.n	800ea2a <sulp+0x36>
 800ea16:	051b      	lsls	r3, r3, #20
 800ea18:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ea1c:	2400      	movs	r4, #0
 800ea1e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ea22:	4622      	mov	r2, r4
 800ea24:	462b      	mov	r3, r5
 800ea26:	f7f1 fdef 	bl	8000608 <__aeabi_dmul>
 800ea2a:	ec41 0b10 	vmov	d0, r0, r1
 800ea2e:	bd70      	pop	{r4, r5, r6, pc}

0800ea30 <_strtod_l>:
 800ea30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea34:	b09f      	sub	sp, #124	@ 0x7c
 800ea36:	460c      	mov	r4, r1
 800ea38:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ea3a:	2200      	movs	r2, #0
 800ea3c:	921a      	str	r2, [sp, #104]	@ 0x68
 800ea3e:	9005      	str	r0, [sp, #20]
 800ea40:	f04f 0a00 	mov.w	sl, #0
 800ea44:	f04f 0b00 	mov.w	fp, #0
 800ea48:	460a      	mov	r2, r1
 800ea4a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ea4c:	7811      	ldrb	r1, [r2, #0]
 800ea4e:	292b      	cmp	r1, #43	@ 0x2b
 800ea50:	d04a      	beq.n	800eae8 <_strtod_l+0xb8>
 800ea52:	d838      	bhi.n	800eac6 <_strtod_l+0x96>
 800ea54:	290d      	cmp	r1, #13
 800ea56:	d832      	bhi.n	800eabe <_strtod_l+0x8e>
 800ea58:	2908      	cmp	r1, #8
 800ea5a:	d832      	bhi.n	800eac2 <_strtod_l+0x92>
 800ea5c:	2900      	cmp	r1, #0
 800ea5e:	d03b      	beq.n	800ead8 <_strtod_l+0xa8>
 800ea60:	2200      	movs	r2, #0
 800ea62:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ea64:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800ea66:	782a      	ldrb	r2, [r5, #0]
 800ea68:	2a30      	cmp	r2, #48	@ 0x30
 800ea6a:	f040 80b3 	bne.w	800ebd4 <_strtod_l+0x1a4>
 800ea6e:	786a      	ldrb	r2, [r5, #1]
 800ea70:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ea74:	2a58      	cmp	r2, #88	@ 0x58
 800ea76:	d16e      	bne.n	800eb56 <_strtod_l+0x126>
 800ea78:	9302      	str	r3, [sp, #8]
 800ea7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ea7c:	9301      	str	r3, [sp, #4]
 800ea7e:	ab1a      	add	r3, sp, #104	@ 0x68
 800ea80:	9300      	str	r3, [sp, #0]
 800ea82:	4a8e      	ldr	r2, [pc, #568]	@ (800ecbc <_strtod_l+0x28c>)
 800ea84:	9805      	ldr	r0, [sp, #20]
 800ea86:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ea88:	a919      	add	r1, sp, #100	@ 0x64
 800ea8a:	f001 f8ff 	bl	800fc8c <__gethex>
 800ea8e:	f010 060f 	ands.w	r6, r0, #15
 800ea92:	4604      	mov	r4, r0
 800ea94:	d005      	beq.n	800eaa2 <_strtod_l+0x72>
 800ea96:	2e06      	cmp	r6, #6
 800ea98:	d128      	bne.n	800eaec <_strtod_l+0xbc>
 800ea9a:	3501      	adds	r5, #1
 800ea9c:	2300      	movs	r3, #0
 800ea9e:	9519      	str	r5, [sp, #100]	@ 0x64
 800eaa0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800eaa2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	f040 858e 	bne.w	800f5c6 <_strtod_l+0xb96>
 800eaaa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eaac:	b1cb      	cbz	r3, 800eae2 <_strtod_l+0xb2>
 800eaae:	4652      	mov	r2, sl
 800eab0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800eab4:	ec43 2b10 	vmov	d0, r2, r3
 800eab8:	b01f      	add	sp, #124	@ 0x7c
 800eaba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eabe:	2920      	cmp	r1, #32
 800eac0:	d1ce      	bne.n	800ea60 <_strtod_l+0x30>
 800eac2:	3201      	adds	r2, #1
 800eac4:	e7c1      	b.n	800ea4a <_strtod_l+0x1a>
 800eac6:	292d      	cmp	r1, #45	@ 0x2d
 800eac8:	d1ca      	bne.n	800ea60 <_strtod_l+0x30>
 800eaca:	2101      	movs	r1, #1
 800eacc:	910b      	str	r1, [sp, #44]	@ 0x2c
 800eace:	1c51      	adds	r1, r2, #1
 800ead0:	9119      	str	r1, [sp, #100]	@ 0x64
 800ead2:	7852      	ldrb	r2, [r2, #1]
 800ead4:	2a00      	cmp	r2, #0
 800ead6:	d1c5      	bne.n	800ea64 <_strtod_l+0x34>
 800ead8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800eada:	9419      	str	r4, [sp, #100]	@ 0x64
 800eadc:	2b00      	cmp	r3, #0
 800eade:	f040 8570 	bne.w	800f5c2 <_strtod_l+0xb92>
 800eae2:	4652      	mov	r2, sl
 800eae4:	465b      	mov	r3, fp
 800eae6:	e7e5      	b.n	800eab4 <_strtod_l+0x84>
 800eae8:	2100      	movs	r1, #0
 800eaea:	e7ef      	b.n	800eacc <_strtod_l+0x9c>
 800eaec:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800eaee:	b13a      	cbz	r2, 800eb00 <_strtod_l+0xd0>
 800eaf0:	2135      	movs	r1, #53	@ 0x35
 800eaf2:	a81c      	add	r0, sp, #112	@ 0x70
 800eaf4:	f7ff ff3a 	bl	800e96c <__copybits>
 800eaf8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800eafa:	9805      	ldr	r0, [sp, #20]
 800eafc:	f7ff fb08 	bl	800e110 <_Bfree>
 800eb00:	3e01      	subs	r6, #1
 800eb02:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800eb04:	2e04      	cmp	r6, #4
 800eb06:	d806      	bhi.n	800eb16 <_strtod_l+0xe6>
 800eb08:	e8df f006 	tbb	[pc, r6]
 800eb0c:	201d0314 	.word	0x201d0314
 800eb10:	14          	.byte	0x14
 800eb11:	00          	.byte	0x00
 800eb12:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800eb16:	05e1      	lsls	r1, r4, #23
 800eb18:	bf48      	it	mi
 800eb1a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800eb1e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800eb22:	0d1b      	lsrs	r3, r3, #20
 800eb24:	051b      	lsls	r3, r3, #20
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d1bb      	bne.n	800eaa2 <_strtod_l+0x72>
 800eb2a:	f7fe fb23 	bl	800d174 <__errno>
 800eb2e:	2322      	movs	r3, #34	@ 0x22
 800eb30:	6003      	str	r3, [r0, #0]
 800eb32:	e7b6      	b.n	800eaa2 <_strtod_l+0x72>
 800eb34:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800eb38:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800eb3c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800eb40:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800eb44:	e7e7      	b.n	800eb16 <_strtod_l+0xe6>
 800eb46:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800ecc4 <_strtod_l+0x294>
 800eb4a:	e7e4      	b.n	800eb16 <_strtod_l+0xe6>
 800eb4c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800eb50:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800eb54:	e7df      	b.n	800eb16 <_strtod_l+0xe6>
 800eb56:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eb58:	1c5a      	adds	r2, r3, #1
 800eb5a:	9219      	str	r2, [sp, #100]	@ 0x64
 800eb5c:	785b      	ldrb	r3, [r3, #1]
 800eb5e:	2b30      	cmp	r3, #48	@ 0x30
 800eb60:	d0f9      	beq.n	800eb56 <_strtod_l+0x126>
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d09d      	beq.n	800eaa2 <_strtod_l+0x72>
 800eb66:	2301      	movs	r3, #1
 800eb68:	9309      	str	r3, [sp, #36]	@ 0x24
 800eb6a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eb6c:	930c      	str	r3, [sp, #48]	@ 0x30
 800eb6e:	2300      	movs	r3, #0
 800eb70:	9308      	str	r3, [sp, #32]
 800eb72:	930a      	str	r3, [sp, #40]	@ 0x28
 800eb74:	461f      	mov	r7, r3
 800eb76:	220a      	movs	r2, #10
 800eb78:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800eb7a:	7805      	ldrb	r5, [r0, #0]
 800eb7c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800eb80:	b2d9      	uxtb	r1, r3
 800eb82:	2909      	cmp	r1, #9
 800eb84:	d928      	bls.n	800ebd8 <_strtod_l+0x1a8>
 800eb86:	494e      	ldr	r1, [pc, #312]	@ (800ecc0 <_strtod_l+0x290>)
 800eb88:	2201      	movs	r2, #1
 800eb8a:	f000 ffbb 	bl	800fb04 <strncmp>
 800eb8e:	2800      	cmp	r0, #0
 800eb90:	d032      	beq.n	800ebf8 <_strtod_l+0x1c8>
 800eb92:	2000      	movs	r0, #0
 800eb94:	462a      	mov	r2, r5
 800eb96:	4681      	mov	r9, r0
 800eb98:	463d      	mov	r5, r7
 800eb9a:	4603      	mov	r3, r0
 800eb9c:	2a65      	cmp	r2, #101	@ 0x65
 800eb9e:	d001      	beq.n	800eba4 <_strtod_l+0x174>
 800eba0:	2a45      	cmp	r2, #69	@ 0x45
 800eba2:	d114      	bne.n	800ebce <_strtod_l+0x19e>
 800eba4:	b91d      	cbnz	r5, 800ebae <_strtod_l+0x17e>
 800eba6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eba8:	4302      	orrs	r2, r0
 800ebaa:	d095      	beq.n	800ead8 <_strtod_l+0xa8>
 800ebac:	2500      	movs	r5, #0
 800ebae:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800ebb0:	1c62      	adds	r2, r4, #1
 800ebb2:	9219      	str	r2, [sp, #100]	@ 0x64
 800ebb4:	7862      	ldrb	r2, [r4, #1]
 800ebb6:	2a2b      	cmp	r2, #43	@ 0x2b
 800ebb8:	d077      	beq.n	800ecaa <_strtod_l+0x27a>
 800ebba:	2a2d      	cmp	r2, #45	@ 0x2d
 800ebbc:	d07b      	beq.n	800ecb6 <_strtod_l+0x286>
 800ebbe:	f04f 0c00 	mov.w	ip, #0
 800ebc2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800ebc6:	2909      	cmp	r1, #9
 800ebc8:	f240 8082 	bls.w	800ecd0 <_strtod_l+0x2a0>
 800ebcc:	9419      	str	r4, [sp, #100]	@ 0x64
 800ebce:	f04f 0800 	mov.w	r8, #0
 800ebd2:	e0a2      	b.n	800ed1a <_strtod_l+0x2ea>
 800ebd4:	2300      	movs	r3, #0
 800ebd6:	e7c7      	b.n	800eb68 <_strtod_l+0x138>
 800ebd8:	2f08      	cmp	r7, #8
 800ebda:	bfd5      	itete	le
 800ebdc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800ebde:	9908      	ldrgt	r1, [sp, #32]
 800ebe0:	fb02 3301 	mlale	r3, r2, r1, r3
 800ebe4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800ebe8:	f100 0001 	add.w	r0, r0, #1
 800ebec:	bfd4      	ite	le
 800ebee:	930a      	strle	r3, [sp, #40]	@ 0x28
 800ebf0:	9308      	strgt	r3, [sp, #32]
 800ebf2:	3701      	adds	r7, #1
 800ebf4:	9019      	str	r0, [sp, #100]	@ 0x64
 800ebf6:	e7bf      	b.n	800eb78 <_strtod_l+0x148>
 800ebf8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ebfa:	1c5a      	adds	r2, r3, #1
 800ebfc:	9219      	str	r2, [sp, #100]	@ 0x64
 800ebfe:	785a      	ldrb	r2, [r3, #1]
 800ec00:	b37f      	cbz	r7, 800ec62 <_strtod_l+0x232>
 800ec02:	4681      	mov	r9, r0
 800ec04:	463d      	mov	r5, r7
 800ec06:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800ec0a:	2b09      	cmp	r3, #9
 800ec0c:	d912      	bls.n	800ec34 <_strtod_l+0x204>
 800ec0e:	2301      	movs	r3, #1
 800ec10:	e7c4      	b.n	800eb9c <_strtod_l+0x16c>
 800ec12:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ec14:	1c5a      	adds	r2, r3, #1
 800ec16:	9219      	str	r2, [sp, #100]	@ 0x64
 800ec18:	785a      	ldrb	r2, [r3, #1]
 800ec1a:	3001      	adds	r0, #1
 800ec1c:	2a30      	cmp	r2, #48	@ 0x30
 800ec1e:	d0f8      	beq.n	800ec12 <_strtod_l+0x1e2>
 800ec20:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800ec24:	2b08      	cmp	r3, #8
 800ec26:	f200 84d3 	bhi.w	800f5d0 <_strtod_l+0xba0>
 800ec2a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ec2c:	930c      	str	r3, [sp, #48]	@ 0x30
 800ec2e:	4681      	mov	r9, r0
 800ec30:	2000      	movs	r0, #0
 800ec32:	4605      	mov	r5, r0
 800ec34:	3a30      	subs	r2, #48	@ 0x30
 800ec36:	f100 0301 	add.w	r3, r0, #1
 800ec3a:	d02a      	beq.n	800ec92 <_strtod_l+0x262>
 800ec3c:	4499      	add	r9, r3
 800ec3e:	eb00 0c05 	add.w	ip, r0, r5
 800ec42:	462b      	mov	r3, r5
 800ec44:	210a      	movs	r1, #10
 800ec46:	4563      	cmp	r3, ip
 800ec48:	d10d      	bne.n	800ec66 <_strtod_l+0x236>
 800ec4a:	1c69      	adds	r1, r5, #1
 800ec4c:	4401      	add	r1, r0
 800ec4e:	4428      	add	r0, r5
 800ec50:	2808      	cmp	r0, #8
 800ec52:	dc16      	bgt.n	800ec82 <_strtod_l+0x252>
 800ec54:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ec56:	230a      	movs	r3, #10
 800ec58:	fb03 2300 	mla	r3, r3, r0, r2
 800ec5c:	930a      	str	r3, [sp, #40]	@ 0x28
 800ec5e:	2300      	movs	r3, #0
 800ec60:	e018      	b.n	800ec94 <_strtod_l+0x264>
 800ec62:	4638      	mov	r0, r7
 800ec64:	e7da      	b.n	800ec1c <_strtod_l+0x1ec>
 800ec66:	2b08      	cmp	r3, #8
 800ec68:	f103 0301 	add.w	r3, r3, #1
 800ec6c:	dc03      	bgt.n	800ec76 <_strtod_l+0x246>
 800ec6e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800ec70:	434e      	muls	r6, r1
 800ec72:	960a      	str	r6, [sp, #40]	@ 0x28
 800ec74:	e7e7      	b.n	800ec46 <_strtod_l+0x216>
 800ec76:	2b10      	cmp	r3, #16
 800ec78:	bfde      	ittt	le
 800ec7a:	9e08      	ldrle	r6, [sp, #32]
 800ec7c:	434e      	mulle	r6, r1
 800ec7e:	9608      	strle	r6, [sp, #32]
 800ec80:	e7e1      	b.n	800ec46 <_strtod_l+0x216>
 800ec82:	280f      	cmp	r0, #15
 800ec84:	dceb      	bgt.n	800ec5e <_strtod_l+0x22e>
 800ec86:	9808      	ldr	r0, [sp, #32]
 800ec88:	230a      	movs	r3, #10
 800ec8a:	fb03 2300 	mla	r3, r3, r0, r2
 800ec8e:	9308      	str	r3, [sp, #32]
 800ec90:	e7e5      	b.n	800ec5e <_strtod_l+0x22e>
 800ec92:	4629      	mov	r1, r5
 800ec94:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ec96:	1c50      	adds	r0, r2, #1
 800ec98:	9019      	str	r0, [sp, #100]	@ 0x64
 800ec9a:	7852      	ldrb	r2, [r2, #1]
 800ec9c:	4618      	mov	r0, r3
 800ec9e:	460d      	mov	r5, r1
 800eca0:	e7b1      	b.n	800ec06 <_strtod_l+0x1d6>
 800eca2:	f04f 0900 	mov.w	r9, #0
 800eca6:	2301      	movs	r3, #1
 800eca8:	e77d      	b.n	800eba6 <_strtod_l+0x176>
 800ecaa:	f04f 0c00 	mov.w	ip, #0
 800ecae:	1ca2      	adds	r2, r4, #2
 800ecb0:	9219      	str	r2, [sp, #100]	@ 0x64
 800ecb2:	78a2      	ldrb	r2, [r4, #2]
 800ecb4:	e785      	b.n	800ebc2 <_strtod_l+0x192>
 800ecb6:	f04f 0c01 	mov.w	ip, #1
 800ecba:	e7f8      	b.n	800ecae <_strtod_l+0x27e>
 800ecbc:	080143a8 	.word	0x080143a8
 800ecc0:	08014390 	.word	0x08014390
 800ecc4:	7ff00000 	.word	0x7ff00000
 800ecc8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ecca:	1c51      	adds	r1, r2, #1
 800eccc:	9119      	str	r1, [sp, #100]	@ 0x64
 800ecce:	7852      	ldrb	r2, [r2, #1]
 800ecd0:	2a30      	cmp	r2, #48	@ 0x30
 800ecd2:	d0f9      	beq.n	800ecc8 <_strtod_l+0x298>
 800ecd4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800ecd8:	2908      	cmp	r1, #8
 800ecda:	f63f af78 	bhi.w	800ebce <_strtod_l+0x19e>
 800ecde:	3a30      	subs	r2, #48	@ 0x30
 800ece0:	920e      	str	r2, [sp, #56]	@ 0x38
 800ece2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ece4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ece6:	f04f 080a 	mov.w	r8, #10
 800ecea:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ecec:	1c56      	adds	r6, r2, #1
 800ecee:	9619      	str	r6, [sp, #100]	@ 0x64
 800ecf0:	7852      	ldrb	r2, [r2, #1]
 800ecf2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800ecf6:	f1be 0f09 	cmp.w	lr, #9
 800ecfa:	d939      	bls.n	800ed70 <_strtod_l+0x340>
 800ecfc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ecfe:	1a76      	subs	r6, r6, r1
 800ed00:	2e08      	cmp	r6, #8
 800ed02:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800ed06:	dc03      	bgt.n	800ed10 <_strtod_l+0x2e0>
 800ed08:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ed0a:	4588      	cmp	r8, r1
 800ed0c:	bfa8      	it	ge
 800ed0e:	4688      	movge	r8, r1
 800ed10:	f1bc 0f00 	cmp.w	ip, #0
 800ed14:	d001      	beq.n	800ed1a <_strtod_l+0x2ea>
 800ed16:	f1c8 0800 	rsb	r8, r8, #0
 800ed1a:	2d00      	cmp	r5, #0
 800ed1c:	d14e      	bne.n	800edbc <_strtod_l+0x38c>
 800ed1e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ed20:	4308      	orrs	r0, r1
 800ed22:	f47f aebe 	bne.w	800eaa2 <_strtod_l+0x72>
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	f47f aed6 	bne.w	800ead8 <_strtod_l+0xa8>
 800ed2c:	2a69      	cmp	r2, #105	@ 0x69
 800ed2e:	d028      	beq.n	800ed82 <_strtod_l+0x352>
 800ed30:	dc25      	bgt.n	800ed7e <_strtod_l+0x34e>
 800ed32:	2a49      	cmp	r2, #73	@ 0x49
 800ed34:	d025      	beq.n	800ed82 <_strtod_l+0x352>
 800ed36:	2a4e      	cmp	r2, #78	@ 0x4e
 800ed38:	f47f aece 	bne.w	800ead8 <_strtod_l+0xa8>
 800ed3c:	499b      	ldr	r1, [pc, #620]	@ (800efac <_strtod_l+0x57c>)
 800ed3e:	a819      	add	r0, sp, #100	@ 0x64
 800ed40:	f001 f9c6 	bl	80100d0 <__match>
 800ed44:	2800      	cmp	r0, #0
 800ed46:	f43f aec7 	beq.w	800ead8 <_strtod_l+0xa8>
 800ed4a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ed4c:	781b      	ldrb	r3, [r3, #0]
 800ed4e:	2b28      	cmp	r3, #40	@ 0x28
 800ed50:	d12e      	bne.n	800edb0 <_strtod_l+0x380>
 800ed52:	4997      	ldr	r1, [pc, #604]	@ (800efb0 <_strtod_l+0x580>)
 800ed54:	aa1c      	add	r2, sp, #112	@ 0x70
 800ed56:	a819      	add	r0, sp, #100	@ 0x64
 800ed58:	f001 f9ce 	bl	80100f8 <__hexnan>
 800ed5c:	2805      	cmp	r0, #5
 800ed5e:	d127      	bne.n	800edb0 <_strtod_l+0x380>
 800ed60:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ed62:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800ed66:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800ed6a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ed6e:	e698      	b.n	800eaa2 <_strtod_l+0x72>
 800ed70:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ed72:	fb08 2101 	mla	r1, r8, r1, r2
 800ed76:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800ed7a:	920e      	str	r2, [sp, #56]	@ 0x38
 800ed7c:	e7b5      	b.n	800ecea <_strtod_l+0x2ba>
 800ed7e:	2a6e      	cmp	r2, #110	@ 0x6e
 800ed80:	e7da      	b.n	800ed38 <_strtod_l+0x308>
 800ed82:	498c      	ldr	r1, [pc, #560]	@ (800efb4 <_strtod_l+0x584>)
 800ed84:	a819      	add	r0, sp, #100	@ 0x64
 800ed86:	f001 f9a3 	bl	80100d0 <__match>
 800ed8a:	2800      	cmp	r0, #0
 800ed8c:	f43f aea4 	beq.w	800ead8 <_strtod_l+0xa8>
 800ed90:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ed92:	4989      	ldr	r1, [pc, #548]	@ (800efb8 <_strtod_l+0x588>)
 800ed94:	3b01      	subs	r3, #1
 800ed96:	a819      	add	r0, sp, #100	@ 0x64
 800ed98:	9319      	str	r3, [sp, #100]	@ 0x64
 800ed9a:	f001 f999 	bl	80100d0 <__match>
 800ed9e:	b910      	cbnz	r0, 800eda6 <_strtod_l+0x376>
 800eda0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eda2:	3301      	adds	r3, #1
 800eda4:	9319      	str	r3, [sp, #100]	@ 0x64
 800eda6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800efc8 <_strtod_l+0x598>
 800edaa:	f04f 0a00 	mov.w	sl, #0
 800edae:	e678      	b.n	800eaa2 <_strtod_l+0x72>
 800edb0:	4882      	ldr	r0, [pc, #520]	@ (800efbc <_strtod_l+0x58c>)
 800edb2:	f000 fec9 	bl	800fb48 <nan>
 800edb6:	ec5b ab10 	vmov	sl, fp, d0
 800edba:	e672      	b.n	800eaa2 <_strtod_l+0x72>
 800edbc:	eba8 0309 	sub.w	r3, r8, r9
 800edc0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800edc2:	9309      	str	r3, [sp, #36]	@ 0x24
 800edc4:	2f00      	cmp	r7, #0
 800edc6:	bf08      	it	eq
 800edc8:	462f      	moveq	r7, r5
 800edca:	2d10      	cmp	r5, #16
 800edcc:	462c      	mov	r4, r5
 800edce:	bfa8      	it	ge
 800edd0:	2410      	movge	r4, #16
 800edd2:	f7f1 fb9f 	bl	8000514 <__aeabi_ui2d>
 800edd6:	2d09      	cmp	r5, #9
 800edd8:	4682      	mov	sl, r0
 800edda:	468b      	mov	fp, r1
 800eddc:	dc13      	bgt.n	800ee06 <_strtod_l+0x3d6>
 800edde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	f43f ae5e 	beq.w	800eaa2 <_strtod_l+0x72>
 800ede6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ede8:	dd78      	ble.n	800eedc <_strtod_l+0x4ac>
 800edea:	2b16      	cmp	r3, #22
 800edec:	dc5f      	bgt.n	800eeae <_strtod_l+0x47e>
 800edee:	4974      	ldr	r1, [pc, #464]	@ (800efc0 <_strtod_l+0x590>)
 800edf0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800edf4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800edf8:	4652      	mov	r2, sl
 800edfa:	465b      	mov	r3, fp
 800edfc:	f7f1 fc04 	bl	8000608 <__aeabi_dmul>
 800ee00:	4682      	mov	sl, r0
 800ee02:	468b      	mov	fp, r1
 800ee04:	e64d      	b.n	800eaa2 <_strtod_l+0x72>
 800ee06:	4b6e      	ldr	r3, [pc, #440]	@ (800efc0 <_strtod_l+0x590>)
 800ee08:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ee0c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ee10:	f7f1 fbfa 	bl	8000608 <__aeabi_dmul>
 800ee14:	4682      	mov	sl, r0
 800ee16:	9808      	ldr	r0, [sp, #32]
 800ee18:	468b      	mov	fp, r1
 800ee1a:	f7f1 fb7b 	bl	8000514 <__aeabi_ui2d>
 800ee1e:	4602      	mov	r2, r0
 800ee20:	460b      	mov	r3, r1
 800ee22:	4650      	mov	r0, sl
 800ee24:	4659      	mov	r1, fp
 800ee26:	f7f1 fa39 	bl	800029c <__adddf3>
 800ee2a:	2d0f      	cmp	r5, #15
 800ee2c:	4682      	mov	sl, r0
 800ee2e:	468b      	mov	fp, r1
 800ee30:	ddd5      	ble.n	800edde <_strtod_l+0x3ae>
 800ee32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee34:	1b2c      	subs	r4, r5, r4
 800ee36:	441c      	add	r4, r3
 800ee38:	2c00      	cmp	r4, #0
 800ee3a:	f340 8096 	ble.w	800ef6a <_strtod_l+0x53a>
 800ee3e:	f014 030f 	ands.w	r3, r4, #15
 800ee42:	d00a      	beq.n	800ee5a <_strtod_l+0x42a>
 800ee44:	495e      	ldr	r1, [pc, #376]	@ (800efc0 <_strtod_l+0x590>)
 800ee46:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ee4a:	4652      	mov	r2, sl
 800ee4c:	465b      	mov	r3, fp
 800ee4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee52:	f7f1 fbd9 	bl	8000608 <__aeabi_dmul>
 800ee56:	4682      	mov	sl, r0
 800ee58:	468b      	mov	fp, r1
 800ee5a:	f034 040f 	bics.w	r4, r4, #15
 800ee5e:	d073      	beq.n	800ef48 <_strtod_l+0x518>
 800ee60:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800ee64:	dd48      	ble.n	800eef8 <_strtod_l+0x4c8>
 800ee66:	2400      	movs	r4, #0
 800ee68:	46a0      	mov	r8, r4
 800ee6a:	940a      	str	r4, [sp, #40]	@ 0x28
 800ee6c:	46a1      	mov	r9, r4
 800ee6e:	9a05      	ldr	r2, [sp, #20]
 800ee70:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800efc8 <_strtod_l+0x598>
 800ee74:	2322      	movs	r3, #34	@ 0x22
 800ee76:	6013      	str	r3, [r2, #0]
 800ee78:	f04f 0a00 	mov.w	sl, #0
 800ee7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	f43f ae0f 	beq.w	800eaa2 <_strtod_l+0x72>
 800ee84:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ee86:	9805      	ldr	r0, [sp, #20]
 800ee88:	f7ff f942 	bl	800e110 <_Bfree>
 800ee8c:	9805      	ldr	r0, [sp, #20]
 800ee8e:	4649      	mov	r1, r9
 800ee90:	f7ff f93e 	bl	800e110 <_Bfree>
 800ee94:	9805      	ldr	r0, [sp, #20]
 800ee96:	4641      	mov	r1, r8
 800ee98:	f7ff f93a 	bl	800e110 <_Bfree>
 800ee9c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ee9e:	9805      	ldr	r0, [sp, #20]
 800eea0:	f7ff f936 	bl	800e110 <_Bfree>
 800eea4:	9805      	ldr	r0, [sp, #20]
 800eea6:	4621      	mov	r1, r4
 800eea8:	f7ff f932 	bl	800e110 <_Bfree>
 800eeac:	e5f9      	b.n	800eaa2 <_strtod_l+0x72>
 800eeae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eeb0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800eeb4:	4293      	cmp	r3, r2
 800eeb6:	dbbc      	blt.n	800ee32 <_strtod_l+0x402>
 800eeb8:	4c41      	ldr	r4, [pc, #260]	@ (800efc0 <_strtod_l+0x590>)
 800eeba:	f1c5 050f 	rsb	r5, r5, #15
 800eebe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800eec2:	4652      	mov	r2, sl
 800eec4:	465b      	mov	r3, fp
 800eec6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eeca:	f7f1 fb9d 	bl	8000608 <__aeabi_dmul>
 800eece:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eed0:	1b5d      	subs	r5, r3, r5
 800eed2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800eed6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800eeda:	e78f      	b.n	800edfc <_strtod_l+0x3cc>
 800eedc:	3316      	adds	r3, #22
 800eede:	dba8      	blt.n	800ee32 <_strtod_l+0x402>
 800eee0:	4b37      	ldr	r3, [pc, #220]	@ (800efc0 <_strtod_l+0x590>)
 800eee2:	eba9 0808 	sub.w	r8, r9, r8
 800eee6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800eeea:	e9d8 2300 	ldrd	r2, r3, [r8]
 800eeee:	4650      	mov	r0, sl
 800eef0:	4659      	mov	r1, fp
 800eef2:	f7f1 fcb3 	bl	800085c <__aeabi_ddiv>
 800eef6:	e783      	b.n	800ee00 <_strtod_l+0x3d0>
 800eef8:	4b32      	ldr	r3, [pc, #200]	@ (800efc4 <_strtod_l+0x594>)
 800eefa:	9308      	str	r3, [sp, #32]
 800eefc:	2300      	movs	r3, #0
 800eefe:	1124      	asrs	r4, r4, #4
 800ef00:	4650      	mov	r0, sl
 800ef02:	4659      	mov	r1, fp
 800ef04:	461e      	mov	r6, r3
 800ef06:	2c01      	cmp	r4, #1
 800ef08:	dc21      	bgt.n	800ef4e <_strtod_l+0x51e>
 800ef0a:	b10b      	cbz	r3, 800ef10 <_strtod_l+0x4e0>
 800ef0c:	4682      	mov	sl, r0
 800ef0e:	468b      	mov	fp, r1
 800ef10:	492c      	ldr	r1, [pc, #176]	@ (800efc4 <_strtod_l+0x594>)
 800ef12:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ef16:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ef1a:	4652      	mov	r2, sl
 800ef1c:	465b      	mov	r3, fp
 800ef1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ef22:	f7f1 fb71 	bl	8000608 <__aeabi_dmul>
 800ef26:	4b28      	ldr	r3, [pc, #160]	@ (800efc8 <_strtod_l+0x598>)
 800ef28:	460a      	mov	r2, r1
 800ef2a:	400b      	ands	r3, r1
 800ef2c:	4927      	ldr	r1, [pc, #156]	@ (800efcc <_strtod_l+0x59c>)
 800ef2e:	428b      	cmp	r3, r1
 800ef30:	4682      	mov	sl, r0
 800ef32:	d898      	bhi.n	800ee66 <_strtod_l+0x436>
 800ef34:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ef38:	428b      	cmp	r3, r1
 800ef3a:	bf86      	itte	hi
 800ef3c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800efd0 <_strtod_l+0x5a0>
 800ef40:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800ef44:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ef48:	2300      	movs	r3, #0
 800ef4a:	9308      	str	r3, [sp, #32]
 800ef4c:	e07a      	b.n	800f044 <_strtod_l+0x614>
 800ef4e:	07e2      	lsls	r2, r4, #31
 800ef50:	d505      	bpl.n	800ef5e <_strtod_l+0x52e>
 800ef52:	9b08      	ldr	r3, [sp, #32]
 800ef54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef58:	f7f1 fb56 	bl	8000608 <__aeabi_dmul>
 800ef5c:	2301      	movs	r3, #1
 800ef5e:	9a08      	ldr	r2, [sp, #32]
 800ef60:	3208      	adds	r2, #8
 800ef62:	3601      	adds	r6, #1
 800ef64:	1064      	asrs	r4, r4, #1
 800ef66:	9208      	str	r2, [sp, #32]
 800ef68:	e7cd      	b.n	800ef06 <_strtod_l+0x4d6>
 800ef6a:	d0ed      	beq.n	800ef48 <_strtod_l+0x518>
 800ef6c:	4264      	negs	r4, r4
 800ef6e:	f014 020f 	ands.w	r2, r4, #15
 800ef72:	d00a      	beq.n	800ef8a <_strtod_l+0x55a>
 800ef74:	4b12      	ldr	r3, [pc, #72]	@ (800efc0 <_strtod_l+0x590>)
 800ef76:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ef7a:	4650      	mov	r0, sl
 800ef7c:	4659      	mov	r1, fp
 800ef7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef82:	f7f1 fc6b 	bl	800085c <__aeabi_ddiv>
 800ef86:	4682      	mov	sl, r0
 800ef88:	468b      	mov	fp, r1
 800ef8a:	1124      	asrs	r4, r4, #4
 800ef8c:	d0dc      	beq.n	800ef48 <_strtod_l+0x518>
 800ef8e:	2c1f      	cmp	r4, #31
 800ef90:	dd20      	ble.n	800efd4 <_strtod_l+0x5a4>
 800ef92:	2400      	movs	r4, #0
 800ef94:	46a0      	mov	r8, r4
 800ef96:	940a      	str	r4, [sp, #40]	@ 0x28
 800ef98:	46a1      	mov	r9, r4
 800ef9a:	9a05      	ldr	r2, [sp, #20]
 800ef9c:	2322      	movs	r3, #34	@ 0x22
 800ef9e:	f04f 0a00 	mov.w	sl, #0
 800efa2:	f04f 0b00 	mov.w	fp, #0
 800efa6:	6013      	str	r3, [r2, #0]
 800efa8:	e768      	b.n	800ee7c <_strtod_l+0x44c>
 800efaa:	bf00      	nop
 800efac:	0801417d 	.word	0x0801417d
 800efb0:	08014394 	.word	0x08014394
 800efb4:	08014175 	.word	0x08014175
 800efb8:	080141ac 	.word	0x080141ac
 800efbc:	0801453d 	.word	0x0801453d
 800efc0:	080142c8 	.word	0x080142c8
 800efc4:	080142a0 	.word	0x080142a0
 800efc8:	7ff00000 	.word	0x7ff00000
 800efcc:	7ca00000 	.word	0x7ca00000
 800efd0:	7fefffff 	.word	0x7fefffff
 800efd4:	f014 0310 	ands.w	r3, r4, #16
 800efd8:	bf18      	it	ne
 800efda:	236a      	movne	r3, #106	@ 0x6a
 800efdc:	4ea9      	ldr	r6, [pc, #676]	@ (800f284 <_strtod_l+0x854>)
 800efde:	9308      	str	r3, [sp, #32]
 800efe0:	4650      	mov	r0, sl
 800efe2:	4659      	mov	r1, fp
 800efe4:	2300      	movs	r3, #0
 800efe6:	07e2      	lsls	r2, r4, #31
 800efe8:	d504      	bpl.n	800eff4 <_strtod_l+0x5c4>
 800efea:	e9d6 2300 	ldrd	r2, r3, [r6]
 800efee:	f7f1 fb0b 	bl	8000608 <__aeabi_dmul>
 800eff2:	2301      	movs	r3, #1
 800eff4:	1064      	asrs	r4, r4, #1
 800eff6:	f106 0608 	add.w	r6, r6, #8
 800effa:	d1f4      	bne.n	800efe6 <_strtod_l+0x5b6>
 800effc:	b10b      	cbz	r3, 800f002 <_strtod_l+0x5d2>
 800effe:	4682      	mov	sl, r0
 800f000:	468b      	mov	fp, r1
 800f002:	9b08      	ldr	r3, [sp, #32]
 800f004:	b1b3      	cbz	r3, 800f034 <_strtod_l+0x604>
 800f006:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800f00a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800f00e:	2b00      	cmp	r3, #0
 800f010:	4659      	mov	r1, fp
 800f012:	dd0f      	ble.n	800f034 <_strtod_l+0x604>
 800f014:	2b1f      	cmp	r3, #31
 800f016:	dd55      	ble.n	800f0c4 <_strtod_l+0x694>
 800f018:	2b34      	cmp	r3, #52	@ 0x34
 800f01a:	bfde      	ittt	le
 800f01c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800f020:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800f024:	4093      	lslle	r3, r2
 800f026:	f04f 0a00 	mov.w	sl, #0
 800f02a:	bfcc      	ite	gt
 800f02c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800f030:	ea03 0b01 	andle.w	fp, r3, r1
 800f034:	2200      	movs	r2, #0
 800f036:	2300      	movs	r3, #0
 800f038:	4650      	mov	r0, sl
 800f03a:	4659      	mov	r1, fp
 800f03c:	f7f1 fd4c 	bl	8000ad8 <__aeabi_dcmpeq>
 800f040:	2800      	cmp	r0, #0
 800f042:	d1a6      	bne.n	800ef92 <_strtod_l+0x562>
 800f044:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f046:	9300      	str	r3, [sp, #0]
 800f048:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f04a:	9805      	ldr	r0, [sp, #20]
 800f04c:	462b      	mov	r3, r5
 800f04e:	463a      	mov	r2, r7
 800f050:	f7ff f8c6 	bl	800e1e0 <__s2b>
 800f054:	900a      	str	r0, [sp, #40]	@ 0x28
 800f056:	2800      	cmp	r0, #0
 800f058:	f43f af05 	beq.w	800ee66 <_strtod_l+0x436>
 800f05c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f05e:	2a00      	cmp	r2, #0
 800f060:	eba9 0308 	sub.w	r3, r9, r8
 800f064:	bfa8      	it	ge
 800f066:	2300      	movge	r3, #0
 800f068:	9312      	str	r3, [sp, #72]	@ 0x48
 800f06a:	2400      	movs	r4, #0
 800f06c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f070:	9316      	str	r3, [sp, #88]	@ 0x58
 800f072:	46a0      	mov	r8, r4
 800f074:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f076:	9805      	ldr	r0, [sp, #20]
 800f078:	6859      	ldr	r1, [r3, #4]
 800f07a:	f7ff f809 	bl	800e090 <_Balloc>
 800f07e:	4681      	mov	r9, r0
 800f080:	2800      	cmp	r0, #0
 800f082:	f43f aef4 	beq.w	800ee6e <_strtod_l+0x43e>
 800f086:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f088:	691a      	ldr	r2, [r3, #16]
 800f08a:	3202      	adds	r2, #2
 800f08c:	f103 010c 	add.w	r1, r3, #12
 800f090:	0092      	lsls	r2, r2, #2
 800f092:	300c      	adds	r0, #12
 800f094:	f7fe f89b 	bl	800d1ce <memcpy>
 800f098:	ec4b ab10 	vmov	d0, sl, fp
 800f09c:	9805      	ldr	r0, [sp, #20]
 800f09e:	aa1c      	add	r2, sp, #112	@ 0x70
 800f0a0:	a91b      	add	r1, sp, #108	@ 0x6c
 800f0a2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800f0a6:	f7ff fbd7 	bl	800e858 <__d2b>
 800f0aa:	901a      	str	r0, [sp, #104]	@ 0x68
 800f0ac:	2800      	cmp	r0, #0
 800f0ae:	f43f aede 	beq.w	800ee6e <_strtod_l+0x43e>
 800f0b2:	9805      	ldr	r0, [sp, #20]
 800f0b4:	2101      	movs	r1, #1
 800f0b6:	f7ff f929 	bl	800e30c <__i2b>
 800f0ba:	4680      	mov	r8, r0
 800f0bc:	b948      	cbnz	r0, 800f0d2 <_strtod_l+0x6a2>
 800f0be:	f04f 0800 	mov.w	r8, #0
 800f0c2:	e6d4      	b.n	800ee6e <_strtod_l+0x43e>
 800f0c4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f0c8:	fa02 f303 	lsl.w	r3, r2, r3
 800f0cc:	ea03 0a0a 	and.w	sl, r3, sl
 800f0d0:	e7b0      	b.n	800f034 <_strtod_l+0x604>
 800f0d2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800f0d4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f0d6:	2d00      	cmp	r5, #0
 800f0d8:	bfab      	itete	ge
 800f0da:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800f0dc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800f0de:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800f0e0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800f0e2:	bfac      	ite	ge
 800f0e4:	18ef      	addge	r7, r5, r3
 800f0e6:	1b5e      	sublt	r6, r3, r5
 800f0e8:	9b08      	ldr	r3, [sp, #32]
 800f0ea:	1aed      	subs	r5, r5, r3
 800f0ec:	4415      	add	r5, r2
 800f0ee:	4b66      	ldr	r3, [pc, #408]	@ (800f288 <_strtod_l+0x858>)
 800f0f0:	3d01      	subs	r5, #1
 800f0f2:	429d      	cmp	r5, r3
 800f0f4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f0f8:	da50      	bge.n	800f19c <_strtod_l+0x76c>
 800f0fa:	1b5b      	subs	r3, r3, r5
 800f0fc:	2b1f      	cmp	r3, #31
 800f0fe:	eba2 0203 	sub.w	r2, r2, r3
 800f102:	f04f 0101 	mov.w	r1, #1
 800f106:	dc3d      	bgt.n	800f184 <_strtod_l+0x754>
 800f108:	fa01 f303 	lsl.w	r3, r1, r3
 800f10c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f10e:	2300      	movs	r3, #0
 800f110:	9310      	str	r3, [sp, #64]	@ 0x40
 800f112:	18bd      	adds	r5, r7, r2
 800f114:	9b08      	ldr	r3, [sp, #32]
 800f116:	42af      	cmp	r7, r5
 800f118:	4416      	add	r6, r2
 800f11a:	441e      	add	r6, r3
 800f11c:	463b      	mov	r3, r7
 800f11e:	bfa8      	it	ge
 800f120:	462b      	movge	r3, r5
 800f122:	42b3      	cmp	r3, r6
 800f124:	bfa8      	it	ge
 800f126:	4633      	movge	r3, r6
 800f128:	2b00      	cmp	r3, #0
 800f12a:	bfc2      	ittt	gt
 800f12c:	1aed      	subgt	r5, r5, r3
 800f12e:	1af6      	subgt	r6, r6, r3
 800f130:	1aff      	subgt	r7, r7, r3
 800f132:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f134:	2b00      	cmp	r3, #0
 800f136:	dd16      	ble.n	800f166 <_strtod_l+0x736>
 800f138:	4641      	mov	r1, r8
 800f13a:	9805      	ldr	r0, [sp, #20]
 800f13c:	461a      	mov	r2, r3
 800f13e:	f7ff f9a5 	bl	800e48c <__pow5mult>
 800f142:	4680      	mov	r8, r0
 800f144:	2800      	cmp	r0, #0
 800f146:	d0ba      	beq.n	800f0be <_strtod_l+0x68e>
 800f148:	4601      	mov	r1, r0
 800f14a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f14c:	9805      	ldr	r0, [sp, #20]
 800f14e:	f7ff f8f3 	bl	800e338 <__multiply>
 800f152:	900e      	str	r0, [sp, #56]	@ 0x38
 800f154:	2800      	cmp	r0, #0
 800f156:	f43f ae8a 	beq.w	800ee6e <_strtod_l+0x43e>
 800f15a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f15c:	9805      	ldr	r0, [sp, #20]
 800f15e:	f7fe ffd7 	bl	800e110 <_Bfree>
 800f162:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f164:	931a      	str	r3, [sp, #104]	@ 0x68
 800f166:	2d00      	cmp	r5, #0
 800f168:	dc1d      	bgt.n	800f1a6 <_strtod_l+0x776>
 800f16a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	dd23      	ble.n	800f1b8 <_strtod_l+0x788>
 800f170:	4649      	mov	r1, r9
 800f172:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800f174:	9805      	ldr	r0, [sp, #20]
 800f176:	f7ff f989 	bl	800e48c <__pow5mult>
 800f17a:	4681      	mov	r9, r0
 800f17c:	b9e0      	cbnz	r0, 800f1b8 <_strtod_l+0x788>
 800f17e:	f04f 0900 	mov.w	r9, #0
 800f182:	e674      	b.n	800ee6e <_strtod_l+0x43e>
 800f184:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800f188:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800f18c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800f190:	35e2      	adds	r5, #226	@ 0xe2
 800f192:	fa01 f305 	lsl.w	r3, r1, r5
 800f196:	9310      	str	r3, [sp, #64]	@ 0x40
 800f198:	9113      	str	r1, [sp, #76]	@ 0x4c
 800f19a:	e7ba      	b.n	800f112 <_strtod_l+0x6e2>
 800f19c:	2300      	movs	r3, #0
 800f19e:	9310      	str	r3, [sp, #64]	@ 0x40
 800f1a0:	2301      	movs	r3, #1
 800f1a2:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f1a4:	e7b5      	b.n	800f112 <_strtod_l+0x6e2>
 800f1a6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f1a8:	9805      	ldr	r0, [sp, #20]
 800f1aa:	462a      	mov	r2, r5
 800f1ac:	f7ff f9c8 	bl	800e540 <__lshift>
 800f1b0:	901a      	str	r0, [sp, #104]	@ 0x68
 800f1b2:	2800      	cmp	r0, #0
 800f1b4:	d1d9      	bne.n	800f16a <_strtod_l+0x73a>
 800f1b6:	e65a      	b.n	800ee6e <_strtod_l+0x43e>
 800f1b8:	2e00      	cmp	r6, #0
 800f1ba:	dd07      	ble.n	800f1cc <_strtod_l+0x79c>
 800f1bc:	4649      	mov	r1, r9
 800f1be:	9805      	ldr	r0, [sp, #20]
 800f1c0:	4632      	mov	r2, r6
 800f1c2:	f7ff f9bd 	bl	800e540 <__lshift>
 800f1c6:	4681      	mov	r9, r0
 800f1c8:	2800      	cmp	r0, #0
 800f1ca:	d0d8      	beq.n	800f17e <_strtod_l+0x74e>
 800f1cc:	2f00      	cmp	r7, #0
 800f1ce:	dd08      	ble.n	800f1e2 <_strtod_l+0x7b2>
 800f1d0:	4641      	mov	r1, r8
 800f1d2:	9805      	ldr	r0, [sp, #20]
 800f1d4:	463a      	mov	r2, r7
 800f1d6:	f7ff f9b3 	bl	800e540 <__lshift>
 800f1da:	4680      	mov	r8, r0
 800f1dc:	2800      	cmp	r0, #0
 800f1de:	f43f ae46 	beq.w	800ee6e <_strtod_l+0x43e>
 800f1e2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f1e4:	9805      	ldr	r0, [sp, #20]
 800f1e6:	464a      	mov	r2, r9
 800f1e8:	f7ff fa32 	bl	800e650 <__mdiff>
 800f1ec:	4604      	mov	r4, r0
 800f1ee:	2800      	cmp	r0, #0
 800f1f0:	f43f ae3d 	beq.w	800ee6e <_strtod_l+0x43e>
 800f1f4:	68c3      	ldr	r3, [r0, #12]
 800f1f6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f1f8:	2300      	movs	r3, #0
 800f1fa:	60c3      	str	r3, [r0, #12]
 800f1fc:	4641      	mov	r1, r8
 800f1fe:	f7ff fa0b 	bl	800e618 <__mcmp>
 800f202:	2800      	cmp	r0, #0
 800f204:	da46      	bge.n	800f294 <_strtod_l+0x864>
 800f206:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f208:	ea53 030a 	orrs.w	r3, r3, sl
 800f20c:	d16c      	bne.n	800f2e8 <_strtod_l+0x8b8>
 800f20e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f212:	2b00      	cmp	r3, #0
 800f214:	d168      	bne.n	800f2e8 <_strtod_l+0x8b8>
 800f216:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f21a:	0d1b      	lsrs	r3, r3, #20
 800f21c:	051b      	lsls	r3, r3, #20
 800f21e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f222:	d961      	bls.n	800f2e8 <_strtod_l+0x8b8>
 800f224:	6963      	ldr	r3, [r4, #20]
 800f226:	b913      	cbnz	r3, 800f22e <_strtod_l+0x7fe>
 800f228:	6923      	ldr	r3, [r4, #16]
 800f22a:	2b01      	cmp	r3, #1
 800f22c:	dd5c      	ble.n	800f2e8 <_strtod_l+0x8b8>
 800f22e:	4621      	mov	r1, r4
 800f230:	2201      	movs	r2, #1
 800f232:	9805      	ldr	r0, [sp, #20]
 800f234:	f7ff f984 	bl	800e540 <__lshift>
 800f238:	4641      	mov	r1, r8
 800f23a:	4604      	mov	r4, r0
 800f23c:	f7ff f9ec 	bl	800e618 <__mcmp>
 800f240:	2800      	cmp	r0, #0
 800f242:	dd51      	ble.n	800f2e8 <_strtod_l+0x8b8>
 800f244:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f248:	9a08      	ldr	r2, [sp, #32]
 800f24a:	0d1b      	lsrs	r3, r3, #20
 800f24c:	051b      	lsls	r3, r3, #20
 800f24e:	2a00      	cmp	r2, #0
 800f250:	d06b      	beq.n	800f32a <_strtod_l+0x8fa>
 800f252:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f256:	d868      	bhi.n	800f32a <_strtod_l+0x8fa>
 800f258:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f25c:	f67f ae9d 	bls.w	800ef9a <_strtod_l+0x56a>
 800f260:	4b0a      	ldr	r3, [pc, #40]	@ (800f28c <_strtod_l+0x85c>)
 800f262:	4650      	mov	r0, sl
 800f264:	4659      	mov	r1, fp
 800f266:	2200      	movs	r2, #0
 800f268:	f7f1 f9ce 	bl	8000608 <__aeabi_dmul>
 800f26c:	4b08      	ldr	r3, [pc, #32]	@ (800f290 <_strtod_l+0x860>)
 800f26e:	400b      	ands	r3, r1
 800f270:	4682      	mov	sl, r0
 800f272:	468b      	mov	fp, r1
 800f274:	2b00      	cmp	r3, #0
 800f276:	f47f ae05 	bne.w	800ee84 <_strtod_l+0x454>
 800f27a:	9a05      	ldr	r2, [sp, #20]
 800f27c:	2322      	movs	r3, #34	@ 0x22
 800f27e:	6013      	str	r3, [r2, #0]
 800f280:	e600      	b.n	800ee84 <_strtod_l+0x454>
 800f282:	bf00      	nop
 800f284:	080143c0 	.word	0x080143c0
 800f288:	fffffc02 	.word	0xfffffc02
 800f28c:	39500000 	.word	0x39500000
 800f290:	7ff00000 	.word	0x7ff00000
 800f294:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800f298:	d165      	bne.n	800f366 <_strtod_l+0x936>
 800f29a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f29c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f2a0:	b35a      	cbz	r2, 800f2fa <_strtod_l+0x8ca>
 800f2a2:	4a9f      	ldr	r2, [pc, #636]	@ (800f520 <_strtod_l+0xaf0>)
 800f2a4:	4293      	cmp	r3, r2
 800f2a6:	d12b      	bne.n	800f300 <_strtod_l+0x8d0>
 800f2a8:	9b08      	ldr	r3, [sp, #32]
 800f2aa:	4651      	mov	r1, sl
 800f2ac:	b303      	cbz	r3, 800f2f0 <_strtod_l+0x8c0>
 800f2ae:	4b9d      	ldr	r3, [pc, #628]	@ (800f524 <_strtod_l+0xaf4>)
 800f2b0:	465a      	mov	r2, fp
 800f2b2:	4013      	ands	r3, r2
 800f2b4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800f2b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f2bc:	d81b      	bhi.n	800f2f6 <_strtod_l+0x8c6>
 800f2be:	0d1b      	lsrs	r3, r3, #20
 800f2c0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f2c4:	fa02 f303 	lsl.w	r3, r2, r3
 800f2c8:	4299      	cmp	r1, r3
 800f2ca:	d119      	bne.n	800f300 <_strtod_l+0x8d0>
 800f2cc:	4b96      	ldr	r3, [pc, #600]	@ (800f528 <_strtod_l+0xaf8>)
 800f2ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f2d0:	429a      	cmp	r2, r3
 800f2d2:	d102      	bne.n	800f2da <_strtod_l+0x8aa>
 800f2d4:	3101      	adds	r1, #1
 800f2d6:	f43f adca 	beq.w	800ee6e <_strtod_l+0x43e>
 800f2da:	4b92      	ldr	r3, [pc, #584]	@ (800f524 <_strtod_l+0xaf4>)
 800f2dc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f2de:	401a      	ands	r2, r3
 800f2e0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800f2e4:	f04f 0a00 	mov.w	sl, #0
 800f2e8:	9b08      	ldr	r3, [sp, #32]
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d1b8      	bne.n	800f260 <_strtod_l+0x830>
 800f2ee:	e5c9      	b.n	800ee84 <_strtod_l+0x454>
 800f2f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f2f4:	e7e8      	b.n	800f2c8 <_strtod_l+0x898>
 800f2f6:	4613      	mov	r3, r2
 800f2f8:	e7e6      	b.n	800f2c8 <_strtod_l+0x898>
 800f2fa:	ea53 030a 	orrs.w	r3, r3, sl
 800f2fe:	d0a1      	beq.n	800f244 <_strtod_l+0x814>
 800f300:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f302:	b1db      	cbz	r3, 800f33c <_strtod_l+0x90c>
 800f304:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f306:	4213      	tst	r3, r2
 800f308:	d0ee      	beq.n	800f2e8 <_strtod_l+0x8b8>
 800f30a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f30c:	9a08      	ldr	r2, [sp, #32]
 800f30e:	4650      	mov	r0, sl
 800f310:	4659      	mov	r1, fp
 800f312:	b1bb      	cbz	r3, 800f344 <_strtod_l+0x914>
 800f314:	f7ff fb6e 	bl	800e9f4 <sulp>
 800f318:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f31c:	ec53 2b10 	vmov	r2, r3, d0
 800f320:	f7f0 ffbc 	bl	800029c <__adddf3>
 800f324:	4682      	mov	sl, r0
 800f326:	468b      	mov	fp, r1
 800f328:	e7de      	b.n	800f2e8 <_strtod_l+0x8b8>
 800f32a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800f32e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f332:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f336:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800f33a:	e7d5      	b.n	800f2e8 <_strtod_l+0x8b8>
 800f33c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f33e:	ea13 0f0a 	tst.w	r3, sl
 800f342:	e7e1      	b.n	800f308 <_strtod_l+0x8d8>
 800f344:	f7ff fb56 	bl	800e9f4 <sulp>
 800f348:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f34c:	ec53 2b10 	vmov	r2, r3, d0
 800f350:	f7f0 ffa2 	bl	8000298 <__aeabi_dsub>
 800f354:	2200      	movs	r2, #0
 800f356:	2300      	movs	r3, #0
 800f358:	4682      	mov	sl, r0
 800f35a:	468b      	mov	fp, r1
 800f35c:	f7f1 fbbc 	bl	8000ad8 <__aeabi_dcmpeq>
 800f360:	2800      	cmp	r0, #0
 800f362:	d0c1      	beq.n	800f2e8 <_strtod_l+0x8b8>
 800f364:	e619      	b.n	800ef9a <_strtod_l+0x56a>
 800f366:	4641      	mov	r1, r8
 800f368:	4620      	mov	r0, r4
 800f36a:	f7ff facd 	bl	800e908 <__ratio>
 800f36e:	ec57 6b10 	vmov	r6, r7, d0
 800f372:	2200      	movs	r2, #0
 800f374:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f378:	4630      	mov	r0, r6
 800f37a:	4639      	mov	r1, r7
 800f37c:	f7f1 fbc0 	bl	8000b00 <__aeabi_dcmple>
 800f380:	2800      	cmp	r0, #0
 800f382:	d06f      	beq.n	800f464 <_strtod_l+0xa34>
 800f384:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f386:	2b00      	cmp	r3, #0
 800f388:	d17a      	bne.n	800f480 <_strtod_l+0xa50>
 800f38a:	f1ba 0f00 	cmp.w	sl, #0
 800f38e:	d158      	bne.n	800f442 <_strtod_l+0xa12>
 800f390:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f392:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f396:	2b00      	cmp	r3, #0
 800f398:	d15a      	bne.n	800f450 <_strtod_l+0xa20>
 800f39a:	4b64      	ldr	r3, [pc, #400]	@ (800f52c <_strtod_l+0xafc>)
 800f39c:	2200      	movs	r2, #0
 800f39e:	4630      	mov	r0, r6
 800f3a0:	4639      	mov	r1, r7
 800f3a2:	f7f1 fba3 	bl	8000aec <__aeabi_dcmplt>
 800f3a6:	2800      	cmp	r0, #0
 800f3a8:	d159      	bne.n	800f45e <_strtod_l+0xa2e>
 800f3aa:	4630      	mov	r0, r6
 800f3ac:	4639      	mov	r1, r7
 800f3ae:	4b60      	ldr	r3, [pc, #384]	@ (800f530 <_strtod_l+0xb00>)
 800f3b0:	2200      	movs	r2, #0
 800f3b2:	f7f1 f929 	bl	8000608 <__aeabi_dmul>
 800f3b6:	4606      	mov	r6, r0
 800f3b8:	460f      	mov	r7, r1
 800f3ba:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800f3be:	9606      	str	r6, [sp, #24]
 800f3c0:	9307      	str	r3, [sp, #28]
 800f3c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f3c6:	4d57      	ldr	r5, [pc, #348]	@ (800f524 <_strtod_l+0xaf4>)
 800f3c8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f3cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f3ce:	401d      	ands	r5, r3
 800f3d0:	4b58      	ldr	r3, [pc, #352]	@ (800f534 <_strtod_l+0xb04>)
 800f3d2:	429d      	cmp	r5, r3
 800f3d4:	f040 80b2 	bne.w	800f53c <_strtod_l+0xb0c>
 800f3d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f3da:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800f3de:	ec4b ab10 	vmov	d0, sl, fp
 800f3e2:	f7ff f9c9 	bl	800e778 <__ulp>
 800f3e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f3ea:	ec51 0b10 	vmov	r0, r1, d0
 800f3ee:	f7f1 f90b 	bl	8000608 <__aeabi_dmul>
 800f3f2:	4652      	mov	r2, sl
 800f3f4:	465b      	mov	r3, fp
 800f3f6:	f7f0 ff51 	bl	800029c <__adddf3>
 800f3fa:	460b      	mov	r3, r1
 800f3fc:	4949      	ldr	r1, [pc, #292]	@ (800f524 <_strtod_l+0xaf4>)
 800f3fe:	4a4e      	ldr	r2, [pc, #312]	@ (800f538 <_strtod_l+0xb08>)
 800f400:	4019      	ands	r1, r3
 800f402:	4291      	cmp	r1, r2
 800f404:	4682      	mov	sl, r0
 800f406:	d942      	bls.n	800f48e <_strtod_l+0xa5e>
 800f408:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f40a:	4b47      	ldr	r3, [pc, #284]	@ (800f528 <_strtod_l+0xaf8>)
 800f40c:	429a      	cmp	r2, r3
 800f40e:	d103      	bne.n	800f418 <_strtod_l+0x9e8>
 800f410:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f412:	3301      	adds	r3, #1
 800f414:	f43f ad2b 	beq.w	800ee6e <_strtod_l+0x43e>
 800f418:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800f528 <_strtod_l+0xaf8>
 800f41c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800f420:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f422:	9805      	ldr	r0, [sp, #20]
 800f424:	f7fe fe74 	bl	800e110 <_Bfree>
 800f428:	9805      	ldr	r0, [sp, #20]
 800f42a:	4649      	mov	r1, r9
 800f42c:	f7fe fe70 	bl	800e110 <_Bfree>
 800f430:	9805      	ldr	r0, [sp, #20]
 800f432:	4641      	mov	r1, r8
 800f434:	f7fe fe6c 	bl	800e110 <_Bfree>
 800f438:	9805      	ldr	r0, [sp, #20]
 800f43a:	4621      	mov	r1, r4
 800f43c:	f7fe fe68 	bl	800e110 <_Bfree>
 800f440:	e618      	b.n	800f074 <_strtod_l+0x644>
 800f442:	f1ba 0f01 	cmp.w	sl, #1
 800f446:	d103      	bne.n	800f450 <_strtod_l+0xa20>
 800f448:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	f43f ada5 	beq.w	800ef9a <_strtod_l+0x56a>
 800f450:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800f500 <_strtod_l+0xad0>
 800f454:	4f35      	ldr	r7, [pc, #212]	@ (800f52c <_strtod_l+0xafc>)
 800f456:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f45a:	2600      	movs	r6, #0
 800f45c:	e7b1      	b.n	800f3c2 <_strtod_l+0x992>
 800f45e:	4f34      	ldr	r7, [pc, #208]	@ (800f530 <_strtod_l+0xb00>)
 800f460:	2600      	movs	r6, #0
 800f462:	e7aa      	b.n	800f3ba <_strtod_l+0x98a>
 800f464:	4b32      	ldr	r3, [pc, #200]	@ (800f530 <_strtod_l+0xb00>)
 800f466:	4630      	mov	r0, r6
 800f468:	4639      	mov	r1, r7
 800f46a:	2200      	movs	r2, #0
 800f46c:	f7f1 f8cc 	bl	8000608 <__aeabi_dmul>
 800f470:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f472:	4606      	mov	r6, r0
 800f474:	460f      	mov	r7, r1
 800f476:	2b00      	cmp	r3, #0
 800f478:	d09f      	beq.n	800f3ba <_strtod_l+0x98a>
 800f47a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800f47e:	e7a0      	b.n	800f3c2 <_strtod_l+0x992>
 800f480:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800f508 <_strtod_l+0xad8>
 800f484:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f488:	ec57 6b17 	vmov	r6, r7, d7
 800f48c:	e799      	b.n	800f3c2 <_strtod_l+0x992>
 800f48e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800f492:	9b08      	ldr	r3, [sp, #32]
 800f494:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d1c1      	bne.n	800f420 <_strtod_l+0x9f0>
 800f49c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f4a0:	0d1b      	lsrs	r3, r3, #20
 800f4a2:	051b      	lsls	r3, r3, #20
 800f4a4:	429d      	cmp	r5, r3
 800f4a6:	d1bb      	bne.n	800f420 <_strtod_l+0x9f0>
 800f4a8:	4630      	mov	r0, r6
 800f4aa:	4639      	mov	r1, r7
 800f4ac:	f7f1 fc44 	bl	8000d38 <__aeabi_d2lz>
 800f4b0:	f7f1 f87c 	bl	80005ac <__aeabi_l2d>
 800f4b4:	4602      	mov	r2, r0
 800f4b6:	460b      	mov	r3, r1
 800f4b8:	4630      	mov	r0, r6
 800f4ba:	4639      	mov	r1, r7
 800f4bc:	f7f0 feec 	bl	8000298 <__aeabi_dsub>
 800f4c0:	460b      	mov	r3, r1
 800f4c2:	4602      	mov	r2, r0
 800f4c4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800f4c8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800f4cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f4ce:	ea46 060a 	orr.w	r6, r6, sl
 800f4d2:	431e      	orrs	r6, r3
 800f4d4:	d06f      	beq.n	800f5b6 <_strtod_l+0xb86>
 800f4d6:	a30e      	add	r3, pc, #56	@ (adr r3, 800f510 <_strtod_l+0xae0>)
 800f4d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4dc:	f7f1 fb06 	bl	8000aec <__aeabi_dcmplt>
 800f4e0:	2800      	cmp	r0, #0
 800f4e2:	f47f accf 	bne.w	800ee84 <_strtod_l+0x454>
 800f4e6:	a30c      	add	r3, pc, #48	@ (adr r3, 800f518 <_strtod_l+0xae8>)
 800f4e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f4f0:	f7f1 fb1a 	bl	8000b28 <__aeabi_dcmpgt>
 800f4f4:	2800      	cmp	r0, #0
 800f4f6:	d093      	beq.n	800f420 <_strtod_l+0x9f0>
 800f4f8:	e4c4      	b.n	800ee84 <_strtod_l+0x454>
 800f4fa:	bf00      	nop
 800f4fc:	f3af 8000 	nop.w
 800f500:	00000000 	.word	0x00000000
 800f504:	bff00000 	.word	0xbff00000
 800f508:	00000000 	.word	0x00000000
 800f50c:	3ff00000 	.word	0x3ff00000
 800f510:	94a03595 	.word	0x94a03595
 800f514:	3fdfffff 	.word	0x3fdfffff
 800f518:	35afe535 	.word	0x35afe535
 800f51c:	3fe00000 	.word	0x3fe00000
 800f520:	000fffff 	.word	0x000fffff
 800f524:	7ff00000 	.word	0x7ff00000
 800f528:	7fefffff 	.word	0x7fefffff
 800f52c:	3ff00000 	.word	0x3ff00000
 800f530:	3fe00000 	.word	0x3fe00000
 800f534:	7fe00000 	.word	0x7fe00000
 800f538:	7c9fffff 	.word	0x7c9fffff
 800f53c:	9b08      	ldr	r3, [sp, #32]
 800f53e:	b323      	cbz	r3, 800f58a <_strtod_l+0xb5a>
 800f540:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800f544:	d821      	bhi.n	800f58a <_strtod_l+0xb5a>
 800f546:	a328      	add	r3, pc, #160	@ (adr r3, 800f5e8 <_strtod_l+0xbb8>)
 800f548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f54c:	4630      	mov	r0, r6
 800f54e:	4639      	mov	r1, r7
 800f550:	f7f1 fad6 	bl	8000b00 <__aeabi_dcmple>
 800f554:	b1a0      	cbz	r0, 800f580 <_strtod_l+0xb50>
 800f556:	4639      	mov	r1, r7
 800f558:	4630      	mov	r0, r6
 800f55a:	f7f1 fb2d 	bl	8000bb8 <__aeabi_d2uiz>
 800f55e:	2801      	cmp	r0, #1
 800f560:	bf38      	it	cc
 800f562:	2001      	movcc	r0, #1
 800f564:	f7f0 ffd6 	bl	8000514 <__aeabi_ui2d>
 800f568:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f56a:	4606      	mov	r6, r0
 800f56c:	460f      	mov	r7, r1
 800f56e:	b9fb      	cbnz	r3, 800f5b0 <_strtod_l+0xb80>
 800f570:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f574:	9014      	str	r0, [sp, #80]	@ 0x50
 800f576:	9315      	str	r3, [sp, #84]	@ 0x54
 800f578:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800f57c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f580:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f582:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800f586:	1b5b      	subs	r3, r3, r5
 800f588:	9311      	str	r3, [sp, #68]	@ 0x44
 800f58a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f58e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800f592:	f7ff f8f1 	bl	800e778 <__ulp>
 800f596:	4650      	mov	r0, sl
 800f598:	ec53 2b10 	vmov	r2, r3, d0
 800f59c:	4659      	mov	r1, fp
 800f59e:	f7f1 f833 	bl	8000608 <__aeabi_dmul>
 800f5a2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f5a6:	f7f0 fe79 	bl	800029c <__adddf3>
 800f5aa:	4682      	mov	sl, r0
 800f5ac:	468b      	mov	fp, r1
 800f5ae:	e770      	b.n	800f492 <_strtod_l+0xa62>
 800f5b0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800f5b4:	e7e0      	b.n	800f578 <_strtod_l+0xb48>
 800f5b6:	a30e      	add	r3, pc, #56	@ (adr r3, 800f5f0 <_strtod_l+0xbc0>)
 800f5b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5bc:	f7f1 fa96 	bl	8000aec <__aeabi_dcmplt>
 800f5c0:	e798      	b.n	800f4f4 <_strtod_l+0xac4>
 800f5c2:	2300      	movs	r3, #0
 800f5c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f5c6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800f5c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f5ca:	6013      	str	r3, [r2, #0]
 800f5cc:	f7ff ba6d 	b.w	800eaaa <_strtod_l+0x7a>
 800f5d0:	2a65      	cmp	r2, #101	@ 0x65
 800f5d2:	f43f ab66 	beq.w	800eca2 <_strtod_l+0x272>
 800f5d6:	2a45      	cmp	r2, #69	@ 0x45
 800f5d8:	f43f ab63 	beq.w	800eca2 <_strtod_l+0x272>
 800f5dc:	2301      	movs	r3, #1
 800f5de:	f7ff bb9e 	b.w	800ed1e <_strtod_l+0x2ee>
 800f5e2:	bf00      	nop
 800f5e4:	f3af 8000 	nop.w
 800f5e8:	ffc00000 	.word	0xffc00000
 800f5ec:	41dfffff 	.word	0x41dfffff
 800f5f0:	94a03595 	.word	0x94a03595
 800f5f4:	3fcfffff 	.word	0x3fcfffff

0800f5f8 <_strtod_r>:
 800f5f8:	4b01      	ldr	r3, [pc, #4]	@ (800f600 <_strtod_r+0x8>)
 800f5fa:	f7ff ba19 	b.w	800ea30 <_strtod_l>
 800f5fe:	bf00      	nop
 800f600:	20000070 	.word	0x20000070

0800f604 <_strtol_l.constprop.0>:
 800f604:	2b24      	cmp	r3, #36	@ 0x24
 800f606:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f60a:	4686      	mov	lr, r0
 800f60c:	4690      	mov	r8, r2
 800f60e:	d801      	bhi.n	800f614 <_strtol_l.constprop.0+0x10>
 800f610:	2b01      	cmp	r3, #1
 800f612:	d106      	bne.n	800f622 <_strtol_l.constprop.0+0x1e>
 800f614:	f7fd fdae 	bl	800d174 <__errno>
 800f618:	2316      	movs	r3, #22
 800f61a:	6003      	str	r3, [r0, #0]
 800f61c:	2000      	movs	r0, #0
 800f61e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f622:	4834      	ldr	r0, [pc, #208]	@ (800f6f4 <_strtol_l.constprop.0+0xf0>)
 800f624:	460d      	mov	r5, r1
 800f626:	462a      	mov	r2, r5
 800f628:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f62c:	5d06      	ldrb	r6, [r0, r4]
 800f62e:	f016 0608 	ands.w	r6, r6, #8
 800f632:	d1f8      	bne.n	800f626 <_strtol_l.constprop.0+0x22>
 800f634:	2c2d      	cmp	r4, #45	@ 0x2d
 800f636:	d12d      	bne.n	800f694 <_strtol_l.constprop.0+0x90>
 800f638:	782c      	ldrb	r4, [r5, #0]
 800f63a:	2601      	movs	r6, #1
 800f63c:	1c95      	adds	r5, r2, #2
 800f63e:	f033 0210 	bics.w	r2, r3, #16
 800f642:	d109      	bne.n	800f658 <_strtol_l.constprop.0+0x54>
 800f644:	2c30      	cmp	r4, #48	@ 0x30
 800f646:	d12a      	bne.n	800f69e <_strtol_l.constprop.0+0x9a>
 800f648:	782a      	ldrb	r2, [r5, #0]
 800f64a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f64e:	2a58      	cmp	r2, #88	@ 0x58
 800f650:	d125      	bne.n	800f69e <_strtol_l.constprop.0+0x9a>
 800f652:	786c      	ldrb	r4, [r5, #1]
 800f654:	2310      	movs	r3, #16
 800f656:	3502      	adds	r5, #2
 800f658:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800f65c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800f660:	2200      	movs	r2, #0
 800f662:	fbbc f9f3 	udiv	r9, ip, r3
 800f666:	4610      	mov	r0, r2
 800f668:	fb03 ca19 	mls	sl, r3, r9, ip
 800f66c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800f670:	2f09      	cmp	r7, #9
 800f672:	d81b      	bhi.n	800f6ac <_strtol_l.constprop.0+0xa8>
 800f674:	463c      	mov	r4, r7
 800f676:	42a3      	cmp	r3, r4
 800f678:	dd27      	ble.n	800f6ca <_strtol_l.constprop.0+0xc6>
 800f67a:	1c57      	adds	r7, r2, #1
 800f67c:	d007      	beq.n	800f68e <_strtol_l.constprop.0+0x8a>
 800f67e:	4581      	cmp	r9, r0
 800f680:	d320      	bcc.n	800f6c4 <_strtol_l.constprop.0+0xc0>
 800f682:	d101      	bne.n	800f688 <_strtol_l.constprop.0+0x84>
 800f684:	45a2      	cmp	sl, r4
 800f686:	db1d      	blt.n	800f6c4 <_strtol_l.constprop.0+0xc0>
 800f688:	fb00 4003 	mla	r0, r0, r3, r4
 800f68c:	2201      	movs	r2, #1
 800f68e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f692:	e7eb      	b.n	800f66c <_strtol_l.constprop.0+0x68>
 800f694:	2c2b      	cmp	r4, #43	@ 0x2b
 800f696:	bf04      	itt	eq
 800f698:	782c      	ldrbeq	r4, [r5, #0]
 800f69a:	1c95      	addeq	r5, r2, #2
 800f69c:	e7cf      	b.n	800f63e <_strtol_l.constprop.0+0x3a>
 800f69e:	2b00      	cmp	r3, #0
 800f6a0:	d1da      	bne.n	800f658 <_strtol_l.constprop.0+0x54>
 800f6a2:	2c30      	cmp	r4, #48	@ 0x30
 800f6a4:	bf0c      	ite	eq
 800f6a6:	2308      	moveq	r3, #8
 800f6a8:	230a      	movne	r3, #10
 800f6aa:	e7d5      	b.n	800f658 <_strtol_l.constprop.0+0x54>
 800f6ac:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800f6b0:	2f19      	cmp	r7, #25
 800f6b2:	d801      	bhi.n	800f6b8 <_strtol_l.constprop.0+0xb4>
 800f6b4:	3c37      	subs	r4, #55	@ 0x37
 800f6b6:	e7de      	b.n	800f676 <_strtol_l.constprop.0+0x72>
 800f6b8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800f6bc:	2f19      	cmp	r7, #25
 800f6be:	d804      	bhi.n	800f6ca <_strtol_l.constprop.0+0xc6>
 800f6c0:	3c57      	subs	r4, #87	@ 0x57
 800f6c2:	e7d8      	b.n	800f676 <_strtol_l.constprop.0+0x72>
 800f6c4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f6c8:	e7e1      	b.n	800f68e <_strtol_l.constprop.0+0x8a>
 800f6ca:	1c53      	adds	r3, r2, #1
 800f6cc:	d108      	bne.n	800f6e0 <_strtol_l.constprop.0+0xdc>
 800f6ce:	2322      	movs	r3, #34	@ 0x22
 800f6d0:	f8ce 3000 	str.w	r3, [lr]
 800f6d4:	4660      	mov	r0, ip
 800f6d6:	f1b8 0f00 	cmp.w	r8, #0
 800f6da:	d0a0      	beq.n	800f61e <_strtol_l.constprop.0+0x1a>
 800f6dc:	1e69      	subs	r1, r5, #1
 800f6de:	e006      	b.n	800f6ee <_strtol_l.constprop.0+0xea>
 800f6e0:	b106      	cbz	r6, 800f6e4 <_strtol_l.constprop.0+0xe0>
 800f6e2:	4240      	negs	r0, r0
 800f6e4:	f1b8 0f00 	cmp.w	r8, #0
 800f6e8:	d099      	beq.n	800f61e <_strtol_l.constprop.0+0x1a>
 800f6ea:	2a00      	cmp	r2, #0
 800f6ec:	d1f6      	bne.n	800f6dc <_strtol_l.constprop.0+0xd8>
 800f6ee:	f8c8 1000 	str.w	r1, [r8]
 800f6f2:	e794      	b.n	800f61e <_strtol_l.constprop.0+0x1a>
 800f6f4:	080143e9 	.word	0x080143e9

0800f6f8 <_strtol_r>:
 800f6f8:	f7ff bf84 	b.w	800f604 <_strtol_l.constprop.0>

0800f6fc <__ssputs_r>:
 800f6fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f700:	688e      	ldr	r6, [r1, #8]
 800f702:	461f      	mov	r7, r3
 800f704:	42be      	cmp	r6, r7
 800f706:	680b      	ldr	r3, [r1, #0]
 800f708:	4682      	mov	sl, r0
 800f70a:	460c      	mov	r4, r1
 800f70c:	4690      	mov	r8, r2
 800f70e:	d82d      	bhi.n	800f76c <__ssputs_r+0x70>
 800f710:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f714:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f718:	d026      	beq.n	800f768 <__ssputs_r+0x6c>
 800f71a:	6965      	ldr	r5, [r4, #20]
 800f71c:	6909      	ldr	r1, [r1, #16]
 800f71e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f722:	eba3 0901 	sub.w	r9, r3, r1
 800f726:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f72a:	1c7b      	adds	r3, r7, #1
 800f72c:	444b      	add	r3, r9
 800f72e:	106d      	asrs	r5, r5, #1
 800f730:	429d      	cmp	r5, r3
 800f732:	bf38      	it	cc
 800f734:	461d      	movcc	r5, r3
 800f736:	0553      	lsls	r3, r2, #21
 800f738:	d527      	bpl.n	800f78a <__ssputs_r+0x8e>
 800f73a:	4629      	mov	r1, r5
 800f73c:	f7fe fc1c 	bl	800df78 <_malloc_r>
 800f740:	4606      	mov	r6, r0
 800f742:	b360      	cbz	r0, 800f79e <__ssputs_r+0xa2>
 800f744:	6921      	ldr	r1, [r4, #16]
 800f746:	464a      	mov	r2, r9
 800f748:	f7fd fd41 	bl	800d1ce <memcpy>
 800f74c:	89a3      	ldrh	r3, [r4, #12]
 800f74e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f752:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f756:	81a3      	strh	r3, [r4, #12]
 800f758:	6126      	str	r6, [r4, #16]
 800f75a:	6165      	str	r5, [r4, #20]
 800f75c:	444e      	add	r6, r9
 800f75e:	eba5 0509 	sub.w	r5, r5, r9
 800f762:	6026      	str	r6, [r4, #0]
 800f764:	60a5      	str	r5, [r4, #8]
 800f766:	463e      	mov	r6, r7
 800f768:	42be      	cmp	r6, r7
 800f76a:	d900      	bls.n	800f76e <__ssputs_r+0x72>
 800f76c:	463e      	mov	r6, r7
 800f76e:	6820      	ldr	r0, [r4, #0]
 800f770:	4632      	mov	r2, r6
 800f772:	4641      	mov	r1, r8
 800f774:	f7fd fc3b 	bl	800cfee <memmove>
 800f778:	68a3      	ldr	r3, [r4, #8]
 800f77a:	1b9b      	subs	r3, r3, r6
 800f77c:	60a3      	str	r3, [r4, #8]
 800f77e:	6823      	ldr	r3, [r4, #0]
 800f780:	4433      	add	r3, r6
 800f782:	6023      	str	r3, [r4, #0]
 800f784:	2000      	movs	r0, #0
 800f786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f78a:	462a      	mov	r2, r5
 800f78c:	f000 fd61 	bl	8010252 <_realloc_r>
 800f790:	4606      	mov	r6, r0
 800f792:	2800      	cmp	r0, #0
 800f794:	d1e0      	bne.n	800f758 <__ssputs_r+0x5c>
 800f796:	6921      	ldr	r1, [r4, #16]
 800f798:	4650      	mov	r0, sl
 800f79a:	f7fe fb79 	bl	800de90 <_free_r>
 800f79e:	230c      	movs	r3, #12
 800f7a0:	f8ca 3000 	str.w	r3, [sl]
 800f7a4:	89a3      	ldrh	r3, [r4, #12]
 800f7a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f7aa:	81a3      	strh	r3, [r4, #12]
 800f7ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f7b0:	e7e9      	b.n	800f786 <__ssputs_r+0x8a>
	...

0800f7b4 <_svfiprintf_r>:
 800f7b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7b8:	4698      	mov	r8, r3
 800f7ba:	898b      	ldrh	r3, [r1, #12]
 800f7bc:	061b      	lsls	r3, r3, #24
 800f7be:	b09d      	sub	sp, #116	@ 0x74
 800f7c0:	4607      	mov	r7, r0
 800f7c2:	460d      	mov	r5, r1
 800f7c4:	4614      	mov	r4, r2
 800f7c6:	d510      	bpl.n	800f7ea <_svfiprintf_r+0x36>
 800f7c8:	690b      	ldr	r3, [r1, #16]
 800f7ca:	b973      	cbnz	r3, 800f7ea <_svfiprintf_r+0x36>
 800f7cc:	2140      	movs	r1, #64	@ 0x40
 800f7ce:	f7fe fbd3 	bl	800df78 <_malloc_r>
 800f7d2:	6028      	str	r0, [r5, #0]
 800f7d4:	6128      	str	r0, [r5, #16]
 800f7d6:	b930      	cbnz	r0, 800f7e6 <_svfiprintf_r+0x32>
 800f7d8:	230c      	movs	r3, #12
 800f7da:	603b      	str	r3, [r7, #0]
 800f7dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f7e0:	b01d      	add	sp, #116	@ 0x74
 800f7e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f7e6:	2340      	movs	r3, #64	@ 0x40
 800f7e8:	616b      	str	r3, [r5, #20]
 800f7ea:	2300      	movs	r3, #0
 800f7ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800f7ee:	2320      	movs	r3, #32
 800f7f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f7f4:	f8cd 800c 	str.w	r8, [sp, #12]
 800f7f8:	2330      	movs	r3, #48	@ 0x30
 800f7fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f998 <_svfiprintf_r+0x1e4>
 800f7fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f802:	f04f 0901 	mov.w	r9, #1
 800f806:	4623      	mov	r3, r4
 800f808:	469a      	mov	sl, r3
 800f80a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f80e:	b10a      	cbz	r2, 800f814 <_svfiprintf_r+0x60>
 800f810:	2a25      	cmp	r2, #37	@ 0x25
 800f812:	d1f9      	bne.n	800f808 <_svfiprintf_r+0x54>
 800f814:	ebba 0b04 	subs.w	fp, sl, r4
 800f818:	d00b      	beq.n	800f832 <_svfiprintf_r+0x7e>
 800f81a:	465b      	mov	r3, fp
 800f81c:	4622      	mov	r2, r4
 800f81e:	4629      	mov	r1, r5
 800f820:	4638      	mov	r0, r7
 800f822:	f7ff ff6b 	bl	800f6fc <__ssputs_r>
 800f826:	3001      	adds	r0, #1
 800f828:	f000 80a7 	beq.w	800f97a <_svfiprintf_r+0x1c6>
 800f82c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f82e:	445a      	add	r2, fp
 800f830:	9209      	str	r2, [sp, #36]	@ 0x24
 800f832:	f89a 3000 	ldrb.w	r3, [sl]
 800f836:	2b00      	cmp	r3, #0
 800f838:	f000 809f 	beq.w	800f97a <_svfiprintf_r+0x1c6>
 800f83c:	2300      	movs	r3, #0
 800f83e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f842:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f846:	f10a 0a01 	add.w	sl, sl, #1
 800f84a:	9304      	str	r3, [sp, #16]
 800f84c:	9307      	str	r3, [sp, #28]
 800f84e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f852:	931a      	str	r3, [sp, #104]	@ 0x68
 800f854:	4654      	mov	r4, sl
 800f856:	2205      	movs	r2, #5
 800f858:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f85c:	484e      	ldr	r0, [pc, #312]	@ (800f998 <_svfiprintf_r+0x1e4>)
 800f85e:	f7f0 fcbf 	bl	80001e0 <memchr>
 800f862:	9a04      	ldr	r2, [sp, #16]
 800f864:	b9d8      	cbnz	r0, 800f89e <_svfiprintf_r+0xea>
 800f866:	06d0      	lsls	r0, r2, #27
 800f868:	bf44      	itt	mi
 800f86a:	2320      	movmi	r3, #32
 800f86c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f870:	0711      	lsls	r1, r2, #28
 800f872:	bf44      	itt	mi
 800f874:	232b      	movmi	r3, #43	@ 0x2b
 800f876:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f87a:	f89a 3000 	ldrb.w	r3, [sl]
 800f87e:	2b2a      	cmp	r3, #42	@ 0x2a
 800f880:	d015      	beq.n	800f8ae <_svfiprintf_r+0xfa>
 800f882:	9a07      	ldr	r2, [sp, #28]
 800f884:	4654      	mov	r4, sl
 800f886:	2000      	movs	r0, #0
 800f888:	f04f 0c0a 	mov.w	ip, #10
 800f88c:	4621      	mov	r1, r4
 800f88e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f892:	3b30      	subs	r3, #48	@ 0x30
 800f894:	2b09      	cmp	r3, #9
 800f896:	d94b      	bls.n	800f930 <_svfiprintf_r+0x17c>
 800f898:	b1b0      	cbz	r0, 800f8c8 <_svfiprintf_r+0x114>
 800f89a:	9207      	str	r2, [sp, #28]
 800f89c:	e014      	b.n	800f8c8 <_svfiprintf_r+0x114>
 800f89e:	eba0 0308 	sub.w	r3, r0, r8
 800f8a2:	fa09 f303 	lsl.w	r3, r9, r3
 800f8a6:	4313      	orrs	r3, r2
 800f8a8:	9304      	str	r3, [sp, #16]
 800f8aa:	46a2      	mov	sl, r4
 800f8ac:	e7d2      	b.n	800f854 <_svfiprintf_r+0xa0>
 800f8ae:	9b03      	ldr	r3, [sp, #12]
 800f8b0:	1d19      	adds	r1, r3, #4
 800f8b2:	681b      	ldr	r3, [r3, #0]
 800f8b4:	9103      	str	r1, [sp, #12]
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	bfbb      	ittet	lt
 800f8ba:	425b      	neglt	r3, r3
 800f8bc:	f042 0202 	orrlt.w	r2, r2, #2
 800f8c0:	9307      	strge	r3, [sp, #28]
 800f8c2:	9307      	strlt	r3, [sp, #28]
 800f8c4:	bfb8      	it	lt
 800f8c6:	9204      	strlt	r2, [sp, #16]
 800f8c8:	7823      	ldrb	r3, [r4, #0]
 800f8ca:	2b2e      	cmp	r3, #46	@ 0x2e
 800f8cc:	d10a      	bne.n	800f8e4 <_svfiprintf_r+0x130>
 800f8ce:	7863      	ldrb	r3, [r4, #1]
 800f8d0:	2b2a      	cmp	r3, #42	@ 0x2a
 800f8d2:	d132      	bne.n	800f93a <_svfiprintf_r+0x186>
 800f8d4:	9b03      	ldr	r3, [sp, #12]
 800f8d6:	1d1a      	adds	r2, r3, #4
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	9203      	str	r2, [sp, #12]
 800f8dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f8e0:	3402      	adds	r4, #2
 800f8e2:	9305      	str	r3, [sp, #20]
 800f8e4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f9a8 <_svfiprintf_r+0x1f4>
 800f8e8:	7821      	ldrb	r1, [r4, #0]
 800f8ea:	2203      	movs	r2, #3
 800f8ec:	4650      	mov	r0, sl
 800f8ee:	f7f0 fc77 	bl	80001e0 <memchr>
 800f8f2:	b138      	cbz	r0, 800f904 <_svfiprintf_r+0x150>
 800f8f4:	9b04      	ldr	r3, [sp, #16]
 800f8f6:	eba0 000a 	sub.w	r0, r0, sl
 800f8fa:	2240      	movs	r2, #64	@ 0x40
 800f8fc:	4082      	lsls	r2, r0
 800f8fe:	4313      	orrs	r3, r2
 800f900:	3401      	adds	r4, #1
 800f902:	9304      	str	r3, [sp, #16]
 800f904:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f908:	4824      	ldr	r0, [pc, #144]	@ (800f99c <_svfiprintf_r+0x1e8>)
 800f90a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f90e:	2206      	movs	r2, #6
 800f910:	f7f0 fc66 	bl	80001e0 <memchr>
 800f914:	2800      	cmp	r0, #0
 800f916:	d036      	beq.n	800f986 <_svfiprintf_r+0x1d2>
 800f918:	4b21      	ldr	r3, [pc, #132]	@ (800f9a0 <_svfiprintf_r+0x1ec>)
 800f91a:	bb1b      	cbnz	r3, 800f964 <_svfiprintf_r+0x1b0>
 800f91c:	9b03      	ldr	r3, [sp, #12]
 800f91e:	3307      	adds	r3, #7
 800f920:	f023 0307 	bic.w	r3, r3, #7
 800f924:	3308      	adds	r3, #8
 800f926:	9303      	str	r3, [sp, #12]
 800f928:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f92a:	4433      	add	r3, r6
 800f92c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f92e:	e76a      	b.n	800f806 <_svfiprintf_r+0x52>
 800f930:	fb0c 3202 	mla	r2, ip, r2, r3
 800f934:	460c      	mov	r4, r1
 800f936:	2001      	movs	r0, #1
 800f938:	e7a8      	b.n	800f88c <_svfiprintf_r+0xd8>
 800f93a:	2300      	movs	r3, #0
 800f93c:	3401      	adds	r4, #1
 800f93e:	9305      	str	r3, [sp, #20]
 800f940:	4619      	mov	r1, r3
 800f942:	f04f 0c0a 	mov.w	ip, #10
 800f946:	4620      	mov	r0, r4
 800f948:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f94c:	3a30      	subs	r2, #48	@ 0x30
 800f94e:	2a09      	cmp	r2, #9
 800f950:	d903      	bls.n	800f95a <_svfiprintf_r+0x1a6>
 800f952:	2b00      	cmp	r3, #0
 800f954:	d0c6      	beq.n	800f8e4 <_svfiprintf_r+0x130>
 800f956:	9105      	str	r1, [sp, #20]
 800f958:	e7c4      	b.n	800f8e4 <_svfiprintf_r+0x130>
 800f95a:	fb0c 2101 	mla	r1, ip, r1, r2
 800f95e:	4604      	mov	r4, r0
 800f960:	2301      	movs	r3, #1
 800f962:	e7f0      	b.n	800f946 <_svfiprintf_r+0x192>
 800f964:	ab03      	add	r3, sp, #12
 800f966:	9300      	str	r3, [sp, #0]
 800f968:	462a      	mov	r2, r5
 800f96a:	4b0e      	ldr	r3, [pc, #56]	@ (800f9a4 <_svfiprintf_r+0x1f0>)
 800f96c:	a904      	add	r1, sp, #16
 800f96e:	4638      	mov	r0, r7
 800f970:	f7fc fc4c 	bl	800c20c <_printf_float>
 800f974:	1c42      	adds	r2, r0, #1
 800f976:	4606      	mov	r6, r0
 800f978:	d1d6      	bne.n	800f928 <_svfiprintf_r+0x174>
 800f97a:	89ab      	ldrh	r3, [r5, #12]
 800f97c:	065b      	lsls	r3, r3, #25
 800f97e:	f53f af2d 	bmi.w	800f7dc <_svfiprintf_r+0x28>
 800f982:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f984:	e72c      	b.n	800f7e0 <_svfiprintf_r+0x2c>
 800f986:	ab03      	add	r3, sp, #12
 800f988:	9300      	str	r3, [sp, #0]
 800f98a:	462a      	mov	r2, r5
 800f98c:	4b05      	ldr	r3, [pc, #20]	@ (800f9a4 <_svfiprintf_r+0x1f0>)
 800f98e:	a904      	add	r1, sp, #16
 800f990:	4638      	mov	r0, r7
 800f992:	f7fc fed3 	bl	800c73c <_printf_i>
 800f996:	e7ed      	b.n	800f974 <_svfiprintf_r+0x1c0>
 800f998:	080144e9 	.word	0x080144e9
 800f99c:	080144f3 	.word	0x080144f3
 800f9a0:	0800c20d 	.word	0x0800c20d
 800f9a4:	0800f6fd 	.word	0x0800f6fd
 800f9a8:	080144ef 	.word	0x080144ef

0800f9ac <__sflush_r>:
 800f9ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f9b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f9b4:	0716      	lsls	r6, r2, #28
 800f9b6:	4605      	mov	r5, r0
 800f9b8:	460c      	mov	r4, r1
 800f9ba:	d454      	bmi.n	800fa66 <__sflush_r+0xba>
 800f9bc:	684b      	ldr	r3, [r1, #4]
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	dc02      	bgt.n	800f9c8 <__sflush_r+0x1c>
 800f9c2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	dd48      	ble.n	800fa5a <__sflush_r+0xae>
 800f9c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f9ca:	2e00      	cmp	r6, #0
 800f9cc:	d045      	beq.n	800fa5a <__sflush_r+0xae>
 800f9ce:	2300      	movs	r3, #0
 800f9d0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f9d4:	682f      	ldr	r7, [r5, #0]
 800f9d6:	6a21      	ldr	r1, [r4, #32]
 800f9d8:	602b      	str	r3, [r5, #0]
 800f9da:	d030      	beq.n	800fa3e <__sflush_r+0x92>
 800f9dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f9de:	89a3      	ldrh	r3, [r4, #12]
 800f9e0:	0759      	lsls	r1, r3, #29
 800f9e2:	d505      	bpl.n	800f9f0 <__sflush_r+0x44>
 800f9e4:	6863      	ldr	r3, [r4, #4]
 800f9e6:	1ad2      	subs	r2, r2, r3
 800f9e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f9ea:	b10b      	cbz	r3, 800f9f0 <__sflush_r+0x44>
 800f9ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f9ee:	1ad2      	subs	r2, r2, r3
 800f9f0:	2300      	movs	r3, #0
 800f9f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f9f4:	6a21      	ldr	r1, [r4, #32]
 800f9f6:	4628      	mov	r0, r5
 800f9f8:	47b0      	blx	r6
 800f9fa:	1c43      	adds	r3, r0, #1
 800f9fc:	89a3      	ldrh	r3, [r4, #12]
 800f9fe:	d106      	bne.n	800fa0e <__sflush_r+0x62>
 800fa00:	6829      	ldr	r1, [r5, #0]
 800fa02:	291d      	cmp	r1, #29
 800fa04:	d82b      	bhi.n	800fa5e <__sflush_r+0xb2>
 800fa06:	4a2a      	ldr	r2, [pc, #168]	@ (800fab0 <__sflush_r+0x104>)
 800fa08:	410a      	asrs	r2, r1
 800fa0a:	07d6      	lsls	r6, r2, #31
 800fa0c:	d427      	bmi.n	800fa5e <__sflush_r+0xb2>
 800fa0e:	2200      	movs	r2, #0
 800fa10:	6062      	str	r2, [r4, #4]
 800fa12:	04d9      	lsls	r1, r3, #19
 800fa14:	6922      	ldr	r2, [r4, #16]
 800fa16:	6022      	str	r2, [r4, #0]
 800fa18:	d504      	bpl.n	800fa24 <__sflush_r+0x78>
 800fa1a:	1c42      	adds	r2, r0, #1
 800fa1c:	d101      	bne.n	800fa22 <__sflush_r+0x76>
 800fa1e:	682b      	ldr	r3, [r5, #0]
 800fa20:	b903      	cbnz	r3, 800fa24 <__sflush_r+0x78>
 800fa22:	6560      	str	r0, [r4, #84]	@ 0x54
 800fa24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fa26:	602f      	str	r7, [r5, #0]
 800fa28:	b1b9      	cbz	r1, 800fa5a <__sflush_r+0xae>
 800fa2a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fa2e:	4299      	cmp	r1, r3
 800fa30:	d002      	beq.n	800fa38 <__sflush_r+0x8c>
 800fa32:	4628      	mov	r0, r5
 800fa34:	f7fe fa2c 	bl	800de90 <_free_r>
 800fa38:	2300      	movs	r3, #0
 800fa3a:	6363      	str	r3, [r4, #52]	@ 0x34
 800fa3c:	e00d      	b.n	800fa5a <__sflush_r+0xae>
 800fa3e:	2301      	movs	r3, #1
 800fa40:	4628      	mov	r0, r5
 800fa42:	47b0      	blx	r6
 800fa44:	4602      	mov	r2, r0
 800fa46:	1c50      	adds	r0, r2, #1
 800fa48:	d1c9      	bne.n	800f9de <__sflush_r+0x32>
 800fa4a:	682b      	ldr	r3, [r5, #0]
 800fa4c:	2b00      	cmp	r3, #0
 800fa4e:	d0c6      	beq.n	800f9de <__sflush_r+0x32>
 800fa50:	2b1d      	cmp	r3, #29
 800fa52:	d001      	beq.n	800fa58 <__sflush_r+0xac>
 800fa54:	2b16      	cmp	r3, #22
 800fa56:	d11e      	bne.n	800fa96 <__sflush_r+0xea>
 800fa58:	602f      	str	r7, [r5, #0]
 800fa5a:	2000      	movs	r0, #0
 800fa5c:	e022      	b.n	800faa4 <__sflush_r+0xf8>
 800fa5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fa62:	b21b      	sxth	r3, r3
 800fa64:	e01b      	b.n	800fa9e <__sflush_r+0xf2>
 800fa66:	690f      	ldr	r7, [r1, #16]
 800fa68:	2f00      	cmp	r7, #0
 800fa6a:	d0f6      	beq.n	800fa5a <__sflush_r+0xae>
 800fa6c:	0793      	lsls	r3, r2, #30
 800fa6e:	680e      	ldr	r6, [r1, #0]
 800fa70:	bf08      	it	eq
 800fa72:	694b      	ldreq	r3, [r1, #20]
 800fa74:	600f      	str	r7, [r1, #0]
 800fa76:	bf18      	it	ne
 800fa78:	2300      	movne	r3, #0
 800fa7a:	eba6 0807 	sub.w	r8, r6, r7
 800fa7e:	608b      	str	r3, [r1, #8]
 800fa80:	f1b8 0f00 	cmp.w	r8, #0
 800fa84:	dde9      	ble.n	800fa5a <__sflush_r+0xae>
 800fa86:	6a21      	ldr	r1, [r4, #32]
 800fa88:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800fa8a:	4643      	mov	r3, r8
 800fa8c:	463a      	mov	r2, r7
 800fa8e:	4628      	mov	r0, r5
 800fa90:	47b0      	blx	r6
 800fa92:	2800      	cmp	r0, #0
 800fa94:	dc08      	bgt.n	800faa8 <__sflush_r+0xfc>
 800fa96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fa9e:	81a3      	strh	r3, [r4, #12]
 800faa0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800faa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800faa8:	4407      	add	r7, r0
 800faaa:	eba8 0800 	sub.w	r8, r8, r0
 800faae:	e7e7      	b.n	800fa80 <__sflush_r+0xd4>
 800fab0:	dfbffffe 	.word	0xdfbffffe

0800fab4 <_fflush_r>:
 800fab4:	b538      	push	{r3, r4, r5, lr}
 800fab6:	690b      	ldr	r3, [r1, #16]
 800fab8:	4605      	mov	r5, r0
 800faba:	460c      	mov	r4, r1
 800fabc:	b913      	cbnz	r3, 800fac4 <_fflush_r+0x10>
 800fabe:	2500      	movs	r5, #0
 800fac0:	4628      	mov	r0, r5
 800fac2:	bd38      	pop	{r3, r4, r5, pc}
 800fac4:	b118      	cbz	r0, 800face <_fflush_r+0x1a>
 800fac6:	6a03      	ldr	r3, [r0, #32]
 800fac8:	b90b      	cbnz	r3, 800face <_fflush_r+0x1a>
 800faca:	f7fd f9f7 	bl	800cebc <__sinit>
 800face:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fad2:	2b00      	cmp	r3, #0
 800fad4:	d0f3      	beq.n	800fabe <_fflush_r+0xa>
 800fad6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fad8:	07d0      	lsls	r0, r2, #31
 800fada:	d404      	bmi.n	800fae6 <_fflush_r+0x32>
 800fadc:	0599      	lsls	r1, r3, #22
 800fade:	d402      	bmi.n	800fae6 <_fflush_r+0x32>
 800fae0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fae2:	f7fd fb72 	bl	800d1ca <__retarget_lock_acquire_recursive>
 800fae6:	4628      	mov	r0, r5
 800fae8:	4621      	mov	r1, r4
 800faea:	f7ff ff5f 	bl	800f9ac <__sflush_r>
 800faee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800faf0:	07da      	lsls	r2, r3, #31
 800faf2:	4605      	mov	r5, r0
 800faf4:	d4e4      	bmi.n	800fac0 <_fflush_r+0xc>
 800faf6:	89a3      	ldrh	r3, [r4, #12]
 800faf8:	059b      	lsls	r3, r3, #22
 800fafa:	d4e1      	bmi.n	800fac0 <_fflush_r+0xc>
 800fafc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fafe:	f7fd fb65 	bl	800d1cc <__retarget_lock_release_recursive>
 800fb02:	e7dd      	b.n	800fac0 <_fflush_r+0xc>

0800fb04 <strncmp>:
 800fb04:	b510      	push	{r4, lr}
 800fb06:	b16a      	cbz	r2, 800fb24 <strncmp+0x20>
 800fb08:	3901      	subs	r1, #1
 800fb0a:	1884      	adds	r4, r0, r2
 800fb0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fb10:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800fb14:	429a      	cmp	r2, r3
 800fb16:	d103      	bne.n	800fb20 <strncmp+0x1c>
 800fb18:	42a0      	cmp	r0, r4
 800fb1a:	d001      	beq.n	800fb20 <strncmp+0x1c>
 800fb1c:	2a00      	cmp	r2, #0
 800fb1e:	d1f5      	bne.n	800fb0c <strncmp+0x8>
 800fb20:	1ad0      	subs	r0, r2, r3
 800fb22:	bd10      	pop	{r4, pc}
 800fb24:	4610      	mov	r0, r2
 800fb26:	e7fc      	b.n	800fb22 <strncmp+0x1e>

0800fb28 <_sbrk_r>:
 800fb28:	b538      	push	{r3, r4, r5, lr}
 800fb2a:	4d06      	ldr	r5, [pc, #24]	@ (800fb44 <_sbrk_r+0x1c>)
 800fb2c:	2300      	movs	r3, #0
 800fb2e:	4604      	mov	r4, r0
 800fb30:	4608      	mov	r0, r1
 800fb32:	602b      	str	r3, [r5, #0]
 800fb34:	f7f3 fb96 	bl	8003264 <_sbrk>
 800fb38:	1c43      	adds	r3, r0, #1
 800fb3a:	d102      	bne.n	800fb42 <_sbrk_r+0x1a>
 800fb3c:	682b      	ldr	r3, [r5, #0]
 800fb3e:	b103      	cbz	r3, 800fb42 <_sbrk_r+0x1a>
 800fb40:	6023      	str	r3, [r4, #0]
 800fb42:	bd38      	pop	{r3, r4, r5, pc}
 800fb44:	200035dc 	.word	0x200035dc

0800fb48 <nan>:
 800fb48:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800fb50 <nan+0x8>
 800fb4c:	4770      	bx	lr
 800fb4e:	bf00      	nop
 800fb50:	00000000 	.word	0x00000000
 800fb54:	7ff80000 	.word	0x7ff80000

0800fb58 <__assert_func>:
 800fb58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fb5a:	4614      	mov	r4, r2
 800fb5c:	461a      	mov	r2, r3
 800fb5e:	4b09      	ldr	r3, [pc, #36]	@ (800fb84 <__assert_func+0x2c>)
 800fb60:	681b      	ldr	r3, [r3, #0]
 800fb62:	4605      	mov	r5, r0
 800fb64:	68d8      	ldr	r0, [r3, #12]
 800fb66:	b954      	cbnz	r4, 800fb7e <__assert_func+0x26>
 800fb68:	4b07      	ldr	r3, [pc, #28]	@ (800fb88 <__assert_func+0x30>)
 800fb6a:	461c      	mov	r4, r3
 800fb6c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fb70:	9100      	str	r1, [sp, #0]
 800fb72:	462b      	mov	r3, r5
 800fb74:	4905      	ldr	r1, [pc, #20]	@ (800fb8c <__assert_func+0x34>)
 800fb76:	f000 fba7 	bl	80102c8 <fiprintf>
 800fb7a:	f000 fbb7 	bl	80102ec <abort>
 800fb7e:	4b04      	ldr	r3, [pc, #16]	@ (800fb90 <__assert_func+0x38>)
 800fb80:	e7f4      	b.n	800fb6c <__assert_func+0x14>
 800fb82:	bf00      	nop
 800fb84:	20000020 	.word	0x20000020
 800fb88:	0801453d 	.word	0x0801453d
 800fb8c:	0801450f 	.word	0x0801450f
 800fb90:	08014502 	.word	0x08014502

0800fb94 <_calloc_r>:
 800fb94:	b570      	push	{r4, r5, r6, lr}
 800fb96:	fba1 5402 	umull	r5, r4, r1, r2
 800fb9a:	b93c      	cbnz	r4, 800fbac <_calloc_r+0x18>
 800fb9c:	4629      	mov	r1, r5
 800fb9e:	f7fe f9eb 	bl	800df78 <_malloc_r>
 800fba2:	4606      	mov	r6, r0
 800fba4:	b928      	cbnz	r0, 800fbb2 <_calloc_r+0x1e>
 800fba6:	2600      	movs	r6, #0
 800fba8:	4630      	mov	r0, r6
 800fbaa:	bd70      	pop	{r4, r5, r6, pc}
 800fbac:	220c      	movs	r2, #12
 800fbae:	6002      	str	r2, [r0, #0]
 800fbb0:	e7f9      	b.n	800fba6 <_calloc_r+0x12>
 800fbb2:	462a      	mov	r2, r5
 800fbb4:	4621      	mov	r1, r4
 800fbb6:	f7fd fa34 	bl	800d022 <memset>
 800fbba:	e7f5      	b.n	800fba8 <_calloc_r+0x14>

0800fbbc <rshift>:
 800fbbc:	6903      	ldr	r3, [r0, #16]
 800fbbe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800fbc2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fbc6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800fbca:	f100 0414 	add.w	r4, r0, #20
 800fbce:	dd45      	ble.n	800fc5c <rshift+0xa0>
 800fbd0:	f011 011f 	ands.w	r1, r1, #31
 800fbd4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800fbd8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800fbdc:	d10c      	bne.n	800fbf8 <rshift+0x3c>
 800fbde:	f100 0710 	add.w	r7, r0, #16
 800fbe2:	4629      	mov	r1, r5
 800fbe4:	42b1      	cmp	r1, r6
 800fbe6:	d334      	bcc.n	800fc52 <rshift+0x96>
 800fbe8:	1a9b      	subs	r3, r3, r2
 800fbea:	009b      	lsls	r3, r3, #2
 800fbec:	1eea      	subs	r2, r5, #3
 800fbee:	4296      	cmp	r6, r2
 800fbf0:	bf38      	it	cc
 800fbf2:	2300      	movcc	r3, #0
 800fbf4:	4423      	add	r3, r4
 800fbf6:	e015      	b.n	800fc24 <rshift+0x68>
 800fbf8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800fbfc:	f1c1 0820 	rsb	r8, r1, #32
 800fc00:	40cf      	lsrs	r7, r1
 800fc02:	f105 0e04 	add.w	lr, r5, #4
 800fc06:	46a1      	mov	r9, r4
 800fc08:	4576      	cmp	r6, lr
 800fc0a:	46f4      	mov	ip, lr
 800fc0c:	d815      	bhi.n	800fc3a <rshift+0x7e>
 800fc0e:	1a9a      	subs	r2, r3, r2
 800fc10:	0092      	lsls	r2, r2, #2
 800fc12:	3a04      	subs	r2, #4
 800fc14:	3501      	adds	r5, #1
 800fc16:	42ae      	cmp	r6, r5
 800fc18:	bf38      	it	cc
 800fc1a:	2200      	movcc	r2, #0
 800fc1c:	18a3      	adds	r3, r4, r2
 800fc1e:	50a7      	str	r7, [r4, r2]
 800fc20:	b107      	cbz	r7, 800fc24 <rshift+0x68>
 800fc22:	3304      	adds	r3, #4
 800fc24:	1b1a      	subs	r2, r3, r4
 800fc26:	42a3      	cmp	r3, r4
 800fc28:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800fc2c:	bf08      	it	eq
 800fc2e:	2300      	moveq	r3, #0
 800fc30:	6102      	str	r2, [r0, #16]
 800fc32:	bf08      	it	eq
 800fc34:	6143      	streq	r3, [r0, #20]
 800fc36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fc3a:	f8dc c000 	ldr.w	ip, [ip]
 800fc3e:	fa0c fc08 	lsl.w	ip, ip, r8
 800fc42:	ea4c 0707 	orr.w	r7, ip, r7
 800fc46:	f849 7b04 	str.w	r7, [r9], #4
 800fc4a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800fc4e:	40cf      	lsrs	r7, r1
 800fc50:	e7da      	b.n	800fc08 <rshift+0x4c>
 800fc52:	f851 cb04 	ldr.w	ip, [r1], #4
 800fc56:	f847 cf04 	str.w	ip, [r7, #4]!
 800fc5a:	e7c3      	b.n	800fbe4 <rshift+0x28>
 800fc5c:	4623      	mov	r3, r4
 800fc5e:	e7e1      	b.n	800fc24 <rshift+0x68>

0800fc60 <__hexdig_fun>:
 800fc60:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800fc64:	2b09      	cmp	r3, #9
 800fc66:	d802      	bhi.n	800fc6e <__hexdig_fun+0xe>
 800fc68:	3820      	subs	r0, #32
 800fc6a:	b2c0      	uxtb	r0, r0
 800fc6c:	4770      	bx	lr
 800fc6e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800fc72:	2b05      	cmp	r3, #5
 800fc74:	d801      	bhi.n	800fc7a <__hexdig_fun+0x1a>
 800fc76:	3847      	subs	r0, #71	@ 0x47
 800fc78:	e7f7      	b.n	800fc6a <__hexdig_fun+0xa>
 800fc7a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800fc7e:	2b05      	cmp	r3, #5
 800fc80:	d801      	bhi.n	800fc86 <__hexdig_fun+0x26>
 800fc82:	3827      	subs	r0, #39	@ 0x27
 800fc84:	e7f1      	b.n	800fc6a <__hexdig_fun+0xa>
 800fc86:	2000      	movs	r0, #0
 800fc88:	4770      	bx	lr
	...

0800fc8c <__gethex>:
 800fc8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc90:	b085      	sub	sp, #20
 800fc92:	468a      	mov	sl, r1
 800fc94:	9302      	str	r3, [sp, #8]
 800fc96:	680b      	ldr	r3, [r1, #0]
 800fc98:	9001      	str	r0, [sp, #4]
 800fc9a:	4690      	mov	r8, r2
 800fc9c:	1c9c      	adds	r4, r3, #2
 800fc9e:	46a1      	mov	r9, r4
 800fca0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800fca4:	2830      	cmp	r0, #48	@ 0x30
 800fca6:	d0fa      	beq.n	800fc9e <__gethex+0x12>
 800fca8:	eba9 0303 	sub.w	r3, r9, r3
 800fcac:	f1a3 0b02 	sub.w	fp, r3, #2
 800fcb0:	f7ff ffd6 	bl	800fc60 <__hexdig_fun>
 800fcb4:	4605      	mov	r5, r0
 800fcb6:	2800      	cmp	r0, #0
 800fcb8:	d168      	bne.n	800fd8c <__gethex+0x100>
 800fcba:	49a0      	ldr	r1, [pc, #640]	@ (800ff3c <__gethex+0x2b0>)
 800fcbc:	2201      	movs	r2, #1
 800fcbe:	4648      	mov	r0, r9
 800fcc0:	f7ff ff20 	bl	800fb04 <strncmp>
 800fcc4:	4607      	mov	r7, r0
 800fcc6:	2800      	cmp	r0, #0
 800fcc8:	d167      	bne.n	800fd9a <__gethex+0x10e>
 800fcca:	f899 0001 	ldrb.w	r0, [r9, #1]
 800fcce:	4626      	mov	r6, r4
 800fcd0:	f7ff ffc6 	bl	800fc60 <__hexdig_fun>
 800fcd4:	2800      	cmp	r0, #0
 800fcd6:	d062      	beq.n	800fd9e <__gethex+0x112>
 800fcd8:	4623      	mov	r3, r4
 800fcda:	7818      	ldrb	r0, [r3, #0]
 800fcdc:	2830      	cmp	r0, #48	@ 0x30
 800fcde:	4699      	mov	r9, r3
 800fce0:	f103 0301 	add.w	r3, r3, #1
 800fce4:	d0f9      	beq.n	800fcda <__gethex+0x4e>
 800fce6:	f7ff ffbb 	bl	800fc60 <__hexdig_fun>
 800fcea:	fab0 f580 	clz	r5, r0
 800fcee:	096d      	lsrs	r5, r5, #5
 800fcf0:	f04f 0b01 	mov.w	fp, #1
 800fcf4:	464a      	mov	r2, r9
 800fcf6:	4616      	mov	r6, r2
 800fcf8:	3201      	adds	r2, #1
 800fcfa:	7830      	ldrb	r0, [r6, #0]
 800fcfc:	f7ff ffb0 	bl	800fc60 <__hexdig_fun>
 800fd00:	2800      	cmp	r0, #0
 800fd02:	d1f8      	bne.n	800fcf6 <__gethex+0x6a>
 800fd04:	498d      	ldr	r1, [pc, #564]	@ (800ff3c <__gethex+0x2b0>)
 800fd06:	2201      	movs	r2, #1
 800fd08:	4630      	mov	r0, r6
 800fd0a:	f7ff fefb 	bl	800fb04 <strncmp>
 800fd0e:	2800      	cmp	r0, #0
 800fd10:	d13f      	bne.n	800fd92 <__gethex+0x106>
 800fd12:	b944      	cbnz	r4, 800fd26 <__gethex+0x9a>
 800fd14:	1c74      	adds	r4, r6, #1
 800fd16:	4622      	mov	r2, r4
 800fd18:	4616      	mov	r6, r2
 800fd1a:	3201      	adds	r2, #1
 800fd1c:	7830      	ldrb	r0, [r6, #0]
 800fd1e:	f7ff ff9f 	bl	800fc60 <__hexdig_fun>
 800fd22:	2800      	cmp	r0, #0
 800fd24:	d1f8      	bne.n	800fd18 <__gethex+0x8c>
 800fd26:	1ba4      	subs	r4, r4, r6
 800fd28:	00a7      	lsls	r7, r4, #2
 800fd2a:	7833      	ldrb	r3, [r6, #0]
 800fd2c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800fd30:	2b50      	cmp	r3, #80	@ 0x50
 800fd32:	d13e      	bne.n	800fdb2 <__gethex+0x126>
 800fd34:	7873      	ldrb	r3, [r6, #1]
 800fd36:	2b2b      	cmp	r3, #43	@ 0x2b
 800fd38:	d033      	beq.n	800fda2 <__gethex+0x116>
 800fd3a:	2b2d      	cmp	r3, #45	@ 0x2d
 800fd3c:	d034      	beq.n	800fda8 <__gethex+0x11c>
 800fd3e:	1c71      	adds	r1, r6, #1
 800fd40:	2400      	movs	r4, #0
 800fd42:	7808      	ldrb	r0, [r1, #0]
 800fd44:	f7ff ff8c 	bl	800fc60 <__hexdig_fun>
 800fd48:	1e43      	subs	r3, r0, #1
 800fd4a:	b2db      	uxtb	r3, r3
 800fd4c:	2b18      	cmp	r3, #24
 800fd4e:	d830      	bhi.n	800fdb2 <__gethex+0x126>
 800fd50:	f1a0 0210 	sub.w	r2, r0, #16
 800fd54:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800fd58:	f7ff ff82 	bl	800fc60 <__hexdig_fun>
 800fd5c:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800fd60:	fa5f fc8c 	uxtb.w	ip, ip
 800fd64:	f1bc 0f18 	cmp.w	ip, #24
 800fd68:	f04f 030a 	mov.w	r3, #10
 800fd6c:	d91e      	bls.n	800fdac <__gethex+0x120>
 800fd6e:	b104      	cbz	r4, 800fd72 <__gethex+0xe6>
 800fd70:	4252      	negs	r2, r2
 800fd72:	4417      	add	r7, r2
 800fd74:	f8ca 1000 	str.w	r1, [sl]
 800fd78:	b1ed      	cbz	r5, 800fdb6 <__gethex+0x12a>
 800fd7a:	f1bb 0f00 	cmp.w	fp, #0
 800fd7e:	bf0c      	ite	eq
 800fd80:	2506      	moveq	r5, #6
 800fd82:	2500      	movne	r5, #0
 800fd84:	4628      	mov	r0, r5
 800fd86:	b005      	add	sp, #20
 800fd88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd8c:	2500      	movs	r5, #0
 800fd8e:	462c      	mov	r4, r5
 800fd90:	e7b0      	b.n	800fcf4 <__gethex+0x68>
 800fd92:	2c00      	cmp	r4, #0
 800fd94:	d1c7      	bne.n	800fd26 <__gethex+0x9a>
 800fd96:	4627      	mov	r7, r4
 800fd98:	e7c7      	b.n	800fd2a <__gethex+0x9e>
 800fd9a:	464e      	mov	r6, r9
 800fd9c:	462f      	mov	r7, r5
 800fd9e:	2501      	movs	r5, #1
 800fda0:	e7c3      	b.n	800fd2a <__gethex+0x9e>
 800fda2:	2400      	movs	r4, #0
 800fda4:	1cb1      	adds	r1, r6, #2
 800fda6:	e7cc      	b.n	800fd42 <__gethex+0xb6>
 800fda8:	2401      	movs	r4, #1
 800fdaa:	e7fb      	b.n	800fda4 <__gethex+0x118>
 800fdac:	fb03 0002 	mla	r0, r3, r2, r0
 800fdb0:	e7ce      	b.n	800fd50 <__gethex+0xc4>
 800fdb2:	4631      	mov	r1, r6
 800fdb4:	e7de      	b.n	800fd74 <__gethex+0xe8>
 800fdb6:	eba6 0309 	sub.w	r3, r6, r9
 800fdba:	3b01      	subs	r3, #1
 800fdbc:	4629      	mov	r1, r5
 800fdbe:	2b07      	cmp	r3, #7
 800fdc0:	dc0a      	bgt.n	800fdd8 <__gethex+0x14c>
 800fdc2:	9801      	ldr	r0, [sp, #4]
 800fdc4:	f7fe f964 	bl	800e090 <_Balloc>
 800fdc8:	4604      	mov	r4, r0
 800fdca:	b940      	cbnz	r0, 800fdde <__gethex+0x152>
 800fdcc:	4b5c      	ldr	r3, [pc, #368]	@ (800ff40 <__gethex+0x2b4>)
 800fdce:	4602      	mov	r2, r0
 800fdd0:	21e4      	movs	r1, #228	@ 0xe4
 800fdd2:	485c      	ldr	r0, [pc, #368]	@ (800ff44 <__gethex+0x2b8>)
 800fdd4:	f7ff fec0 	bl	800fb58 <__assert_func>
 800fdd8:	3101      	adds	r1, #1
 800fdda:	105b      	asrs	r3, r3, #1
 800fddc:	e7ef      	b.n	800fdbe <__gethex+0x132>
 800fdde:	f100 0a14 	add.w	sl, r0, #20
 800fde2:	2300      	movs	r3, #0
 800fde4:	4655      	mov	r5, sl
 800fde6:	469b      	mov	fp, r3
 800fde8:	45b1      	cmp	r9, r6
 800fdea:	d337      	bcc.n	800fe5c <__gethex+0x1d0>
 800fdec:	f845 bb04 	str.w	fp, [r5], #4
 800fdf0:	eba5 050a 	sub.w	r5, r5, sl
 800fdf4:	10ad      	asrs	r5, r5, #2
 800fdf6:	6125      	str	r5, [r4, #16]
 800fdf8:	4658      	mov	r0, fp
 800fdfa:	f7fe fa3b 	bl	800e274 <__hi0bits>
 800fdfe:	016d      	lsls	r5, r5, #5
 800fe00:	f8d8 6000 	ldr.w	r6, [r8]
 800fe04:	1a2d      	subs	r5, r5, r0
 800fe06:	42b5      	cmp	r5, r6
 800fe08:	dd54      	ble.n	800feb4 <__gethex+0x228>
 800fe0a:	1bad      	subs	r5, r5, r6
 800fe0c:	4629      	mov	r1, r5
 800fe0e:	4620      	mov	r0, r4
 800fe10:	f7fe fdcf 	bl	800e9b2 <__any_on>
 800fe14:	4681      	mov	r9, r0
 800fe16:	b178      	cbz	r0, 800fe38 <__gethex+0x1ac>
 800fe18:	1e6b      	subs	r3, r5, #1
 800fe1a:	1159      	asrs	r1, r3, #5
 800fe1c:	f003 021f 	and.w	r2, r3, #31
 800fe20:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800fe24:	f04f 0901 	mov.w	r9, #1
 800fe28:	fa09 f202 	lsl.w	r2, r9, r2
 800fe2c:	420a      	tst	r2, r1
 800fe2e:	d003      	beq.n	800fe38 <__gethex+0x1ac>
 800fe30:	454b      	cmp	r3, r9
 800fe32:	dc36      	bgt.n	800fea2 <__gethex+0x216>
 800fe34:	f04f 0902 	mov.w	r9, #2
 800fe38:	4629      	mov	r1, r5
 800fe3a:	4620      	mov	r0, r4
 800fe3c:	f7ff febe 	bl	800fbbc <rshift>
 800fe40:	442f      	add	r7, r5
 800fe42:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fe46:	42bb      	cmp	r3, r7
 800fe48:	da42      	bge.n	800fed0 <__gethex+0x244>
 800fe4a:	9801      	ldr	r0, [sp, #4]
 800fe4c:	4621      	mov	r1, r4
 800fe4e:	f7fe f95f 	bl	800e110 <_Bfree>
 800fe52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fe54:	2300      	movs	r3, #0
 800fe56:	6013      	str	r3, [r2, #0]
 800fe58:	25a3      	movs	r5, #163	@ 0xa3
 800fe5a:	e793      	b.n	800fd84 <__gethex+0xf8>
 800fe5c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800fe60:	2a2e      	cmp	r2, #46	@ 0x2e
 800fe62:	d012      	beq.n	800fe8a <__gethex+0x1fe>
 800fe64:	2b20      	cmp	r3, #32
 800fe66:	d104      	bne.n	800fe72 <__gethex+0x1e6>
 800fe68:	f845 bb04 	str.w	fp, [r5], #4
 800fe6c:	f04f 0b00 	mov.w	fp, #0
 800fe70:	465b      	mov	r3, fp
 800fe72:	7830      	ldrb	r0, [r6, #0]
 800fe74:	9303      	str	r3, [sp, #12]
 800fe76:	f7ff fef3 	bl	800fc60 <__hexdig_fun>
 800fe7a:	9b03      	ldr	r3, [sp, #12]
 800fe7c:	f000 000f 	and.w	r0, r0, #15
 800fe80:	4098      	lsls	r0, r3
 800fe82:	ea4b 0b00 	orr.w	fp, fp, r0
 800fe86:	3304      	adds	r3, #4
 800fe88:	e7ae      	b.n	800fde8 <__gethex+0x15c>
 800fe8a:	45b1      	cmp	r9, r6
 800fe8c:	d8ea      	bhi.n	800fe64 <__gethex+0x1d8>
 800fe8e:	492b      	ldr	r1, [pc, #172]	@ (800ff3c <__gethex+0x2b0>)
 800fe90:	9303      	str	r3, [sp, #12]
 800fe92:	2201      	movs	r2, #1
 800fe94:	4630      	mov	r0, r6
 800fe96:	f7ff fe35 	bl	800fb04 <strncmp>
 800fe9a:	9b03      	ldr	r3, [sp, #12]
 800fe9c:	2800      	cmp	r0, #0
 800fe9e:	d1e1      	bne.n	800fe64 <__gethex+0x1d8>
 800fea0:	e7a2      	b.n	800fde8 <__gethex+0x15c>
 800fea2:	1ea9      	subs	r1, r5, #2
 800fea4:	4620      	mov	r0, r4
 800fea6:	f7fe fd84 	bl	800e9b2 <__any_on>
 800feaa:	2800      	cmp	r0, #0
 800feac:	d0c2      	beq.n	800fe34 <__gethex+0x1a8>
 800feae:	f04f 0903 	mov.w	r9, #3
 800feb2:	e7c1      	b.n	800fe38 <__gethex+0x1ac>
 800feb4:	da09      	bge.n	800feca <__gethex+0x23e>
 800feb6:	1b75      	subs	r5, r6, r5
 800feb8:	4621      	mov	r1, r4
 800feba:	9801      	ldr	r0, [sp, #4]
 800febc:	462a      	mov	r2, r5
 800febe:	f7fe fb3f 	bl	800e540 <__lshift>
 800fec2:	1b7f      	subs	r7, r7, r5
 800fec4:	4604      	mov	r4, r0
 800fec6:	f100 0a14 	add.w	sl, r0, #20
 800feca:	f04f 0900 	mov.w	r9, #0
 800fece:	e7b8      	b.n	800fe42 <__gethex+0x1b6>
 800fed0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800fed4:	42bd      	cmp	r5, r7
 800fed6:	dd6f      	ble.n	800ffb8 <__gethex+0x32c>
 800fed8:	1bed      	subs	r5, r5, r7
 800feda:	42ae      	cmp	r6, r5
 800fedc:	dc34      	bgt.n	800ff48 <__gethex+0x2bc>
 800fede:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fee2:	2b02      	cmp	r3, #2
 800fee4:	d022      	beq.n	800ff2c <__gethex+0x2a0>
 800fee6:	2b03      	cmp	r3, #3
 800fee8:	d024      	beq.n	800ff34 <__gethex+0x2a8>
 800feea:	2b01      	cmp	r3, #1
 800feec:	d115      	bne.n	800ff1a <__gethex+0x28e>
 800feee:	42ae      	cmp	r6, r5
 800fef0:	d113      	bne.n	800ff1a <__gethex+0x28e>
 800fef2:	2e01      	cmp	r6, #1
 800fef4:	d10b      	bne.n	800ff0e <__gethex+0x282>
 800fef6:	9a02      	ldr	r2, [sp, #8]
 800fef8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800fefc:	6013      	str	r3, [r2, #0]
 800fefe:	2301      	movs	r3, #1
 800ff00:	6123      	str	r3, [r4, #16]
 800ff02:	f8ca 3000 	str.w	r3, [sl]
 800ff06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ff08:	2562      	movs	r5, #98	@ 0x62
 800ff0a:	601c      	str	r4, [r3, #0]
 800ff0c:	e73a      	b.n	800fd84 <__gethex+0xf8>
 800ff0e:	1e71      	subs	r1, r6, #1
 800ff10:	4620      	mov	r0, r4
 800ff12:	f7fe fd4e 	bl	800e9b2 <__any_on>
 800ff16:	2800      	cmp	r0, #0
 800ff18:	d1ed      	bne.n	800fef6 <__gethex+0x26a>
 800ff1a:	9801      	ldr	r0, [sp, #4]
 800ff1c:	4621      	mov	r1, r4
 800ff1e:	f7fe f8f7 	bl	800e110 <_Bfree>
 800ff22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ff24:	2300      	movs	r3, #0
 800ff26:	6013      	str	r3, [r2, #0]
 800ff28:	2550      	movs	r5, #80	@ 0x50
 800ff2a:	e72b      	b.n	800fd84 <__gethex+0xf8>
 800ff2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ff2e:	2b00      	cmp	r3, #0
 800ff30:	d1f3      	bne.n	800ff1a <__gethex+0x28e>
 800ff32:	e7e0      	b.n	800fef6 <__gethex+0x26a>
 800ff34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	d1dd      	bne.n	800fef6 <__gethex+0x26a>
 800ff3a:	e7ee      	b.n	800ff1a <__gethex+0x28e>
 800ff3c:	08014390 	.word	0x08014390
 800ff40:	08014225 	.word	0x08014225
 800ff44:	0801453e 	.word	0x0801453e
 800ff48:	1e6f      	subs	r7, r5, #1
 800ff4a:	f1b9 0f00 	cmp.w	r9, #0
 800ff4e:	d130      	bne.n	800ffb2 <__gethex+0x326>
 800ff50:	b127      	cbz	r7, 800ff5c <__gethex+0x2d0>
 800ff52:	4639      	mov	r1, r7
 800ff54:	4620      	mov	r0, r4
 800ff56:	f7fe fd2c 	bl	800e9b2 <__any_on>
 800ff5a:	4681      	mov	r9, r0
 800ff5c:	117a      	asrs	r2, r7, #5
 800ff5e:	2301      	movs	r3, #1
 800ff60:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ff64:	f007 071f 	and.w	r7, r7, #31
 800ff68:	40bb      	lsls	r3, r7
 800ff6a:	4213      	tst	r3, r2
 800ff6c:	4629      	mov	r1, r5
 800ff6e:	4620      	mov	r0, r4
 800ff70:	bf18      	it	ne
 800ff72:	f049 0902 	orrne.w	r9, r9, #2
 800ff76:	f7ff fe21 	bl	800fbbc <rshift>
 800ff7a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ff7e:	1b76      	subs	r6, r6, r5
 800ff80:	2502      	movs	r5, #2
 800ff82:	f1b9 0f00 	cmp.w	r9, #0
 800ff86:	d047      	beq.n	8010018 <__gethex+0x38c>
 800ff88:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ff8c:	2b02      	cmp	r3, #2
 800ff8e:	d015      	beq.n	800ffbc <__gethex+0x330>
 800ff90:	2b03      	cmp	r3, #3
 800ff92:	d017      	beq.n	800ffc4 <__gethex+0x338>
 800ff94:	2b01      	cmp	r3, #1
 800ff96:	d109      	bne.n	800ffac <__gethex+0x320>
 800ff98:	f019 0f02 	tst.w	r9, #2
 800ff9c:	d006      	beq.n	800ffac <__gethex+0x320>
 800ff9e:	f8da 3000 	ldr.w	r3, [sl]
 800ffa2:	ea49 0903 	orr.w	r9, r9, r3
 800ffa6:	f019 0f01 	tst.w	r9, #1
 800ffaa:	d10e      	bne.n	800ffca <__gethex+0x33e>
 800ffac:	f045 0510 	orr.w	r5, r5, #16
 800ffb0:	e032      	b.n	8010018 <__gethex+0x38c>
 800ffb2:	f04f 0901 	mov.w	r9, #1
 800ffb6:	e7d1      	b.n	800ff5c <__gethex+0x2d0>
 800ffb8:	2501      	movs	r5, #1
 800ffba:	e7e2      	b.n	800ff82 <__gethex+0x2f6>
 800ffbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ffbe:	f1c3 0301 	rsb	r3, r3, #1
 800ffc2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ffc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ffc6:	2b00      	cmp	r3, #0
 800ffc8:	d0f0      	beq.n	800ffac <__gethex+0x320>
 800ffca:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ffce:	f104 0314 	add.w	r3, r4, #20
 800ffd2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ffd6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ffda:	f04f 0c00 	mov.w	ip, #0
 800ffde:	4618      	mov	r0, r3
 800ffe0:	f853 2b04 	ldr.w	r2, [r3], #4
 800ffe4:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800ffe8:	d01b      	beq.n	8010022 <__gethex+0x396>
 800ffea:	3201      	adds	r2, #1
 800ffec:	6002      	str	r2, [r0, #0]
 800ffee:	2d02      	cmp	r5, #2
 800fff0:	f104 0314 	add.w	r3, r4, #20
 800fff4:	d13c      	bne.n	8010070 <__gethex+0x3e4>
 800fff6:	f8d8 2000 	ldr.w	r2, [r8]
 800fffa:	3a01      	subs	r2, #1
 800fffc:	42b2      	cmp	r2, r6
 800fffe:	d109      	bne.n	8010014 <__gethex+0x388>
 8010000:	1171      	asrs	r1, r6, #5
 8010002:	2201      	movs	r2, #1
 8010004:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010008:	f006 061f 	and.w	r6, r6, #31
 801000c:	fa02 f606 	lsl.w	r6, r2, r6
 8010010:	421e      	tst	r6, r3
 8010012:	d13a      	bne.n	801008a <__gethex+0x3fe>
 8010014:	f045 0520 	orr.w	r5, r5, #32
 8010018:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801001a:	601c      	str	r4, [r3, #0]
 801001c:	9b02      	ldr	r3, [sp, #8]
 801001e:	601f      	str	r7, [r3, #0]
 8010020:	e6b0      	b.n	800fd84 <__gethex+0xf8>
 8010022:	4299      	cmp	r1, r3
 8010024:	f843 cc04 	str.w	ip, [r3, #-4]
 8010028:	d8d9      	bhi.n	800ffde <__gethex+0x352>
 801002a:	68a3      	ldr	r3, [r4, #8]
 801002c:	459b      	cmp	fp, r3
 801002e:	db17      	blt.n	8010060 <__gethex+0x3d4>
 8010030:	6861      	ldr	r1, [r4, #4]
 8010032:	9801      	ldr	r0, [sp, #4]
 8010034:	3101      	adds	r1, #1
 8010036:	f7fe f82b 	bl	800e090 <_Balloc>
 801003a:	4681      	mov	r9, r0
 801003c:	b918      	cbnz	r0, 8010046 <__gethex+0x3ba>
 801003e:	4b1a      	ldr	r3, [pc, #104]	@ (80100a8 <__gethex+0x41c>)
 8010040:	4602      	mov	r2, r0
 8010042:	2184      	movs	r1, #132	@ 0x84
 8010044:	e6c5      	b.n	800fdd2 <__gethex+0x146>
 8010046:	6922      	ldr	r2, [r4, #16]
 8010048:	3202      	adds	r2, #2
 801004a:	f104 010c 	add.w	r1, r4, #12
 801004e:	0092      	lsls	r2, r2, #2
 8010050:	300c      	adds	r0, #12
 8010052:	f7fd f8bc 	bl	800d1ce <memcpy>
 8010056:	4621      	mov	r1, r4
 8010058:	9801      	ldr	r0, [sp, #4]
 801005a:	f7fe f859 	bl	800e110 <_Bfree>
 801005e:	464c      	mov	r4, r9
 8010060:	6923      	ldr	r3, [r4, #16]
 8010062:	1c5a      	adds	r2, r3, #1
 8010064:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010068:	6122      	str	r2, [r4, #16]
 801006a:	2201      	movs	r2, #1
 801006c:	615a      	str	r2, [r3, #20]
 801006e:	e7be      	b.n	800ffee <__gethex+0x362>
 8010070:	6922      	ldr	r2, [r4, #16]
 8010072:	455a      	cmp	r2, fp
 8010074:	dd0b      	ble.n	801008e <__gethex+0x402>
 8010076:	2101      	movs	r1, #1
 8010078:	4620      	mov	r0, r4
 801007a:	f7ff fd9f 	bl	800fbbc <rshift>
 801007e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010082:	3701      	adds	r7, #1
 8010084:	42bb      	cmp	r3, r7
 8010086:	f6ff aee0 	blt.w	800fe4a <__gethex+0x1be>
 801008a:	2501      	movs	r5, #1
 801008c:	e7c2      	b.n	8010014 <__gethex+0x388>
 801008e:	f016 061f 	ands.w	r6, r6, #31
 8010092:	d0fa      	beq.n	801008a <__gethex+0x3fe>
 8010094:	4453      	add	r3, sl
 8010096:	f1c6 0620 	rsb	r6, r6, #32
 801009a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801009e:	f7fe f8e9 	bl	800e274 <__hi0bits>
 80100a2:	42b0      	cmp	r0, r6
 80100a4:	dbe7      	blt.n	8010076 <__gethex+0x3ea>
 80100a6:	e7f0      	b.n	801008a <__gethex+0x3fe>
 80100a8:	08014225 	.word	0x08014225

080100ac <L_shift>:
 80100ac:	f1c2 0208 	rsb	r2, r2, #8
 80100b0:	0092      	lsls	r2, r2, #2
 80100b2:	b570      	push	{r4, r5, r6, lr}
 80100b4:	f1c2 0620 	rsb	r6, r2, #32
 80100b8:	6843      	ldr	r3, [r0, #4]
 80100ba:	6804      	ldr	r4, [r0, #0]
 80100bc:	fa03 f506 	lsl.w	r5, r3, r6
 80100c0:	432c      	orrs	r4, r5
 80100c2:	40d3      	lsrs	r3, r2
 80100c4:	6004      	str	r4, [r0, #0]
 80100c6:	f840 3f04 	str.w	r3, [r0, #4]!
 80100ca:	4288      	cmp	r0, r1
 80100cc:	d3f4      	bcc.n	80100b8 <L_shift+0xc>
 80100ce:	bd70      	pop	{r4, r5, r6, pc}

080100d0 <__match>:
 80100d0:	b530      	push	{r4, r5, lr}
 80100d2:	6803      	ldr	r3, [r0, #0]
 80100d4:	3301      	adds	r3, #1
 80100d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80100da:	b914      	cbnz	r4, 80100e2 <__match+0x12>
 80100dc:	6003      	str	r3, [r0, #0]
 80100de:	2001      	movs	r0, #1
 80100e0:	bd30      	pop	{r4, r5, pc}
 80100e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80100e6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80100ea:	2d19      	cmp	r5, #25
 80100ec:	bf98      	it	ls
 80100ee:	3220      	addls	r2, #32
 80100f0:	42a2      	cmp	r2, r4
 80100f2:	d0f0      	beq.n	80100d6 <__match+0x6>
 80100f4:	2000      	movs	r0, #0
 80100f6:	e7f3      	b.n	80100e0 <__match+0x10>

080100f8 <__hexnan>:
 80100f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100fc:	680b      	ldr	r3, [r1, #0]
 80100fe:	6801      	ldr	r1, [r0, #0]
 8010100:	115e      	asrs	r6, r3, #5
 8010102:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010106:	f013 031f 	ands.w	r3, r3, #31
 801010a:	b087      	sub	sp, #28
 801010c:	bf18      	it	ne
 801010e:	3604      	addne	r6, #4
 8010110:	2500      	movs	r5, #0
 8010112:	1f37      	subs	r7, r6, #4
 8010114:	4682      	mov	sl, r0
 8010116:	4690      	mov	r8, r2
 8010118:	9301      	str	r3, [sp, #4]
 801011a:	f846 5c04 	str.w	r5, [r6, #-4]
 801011e:	46b9      	mov	r9, r7
 8010120:	463c      	mov	r4, r7
 8010122:	9502      	str	r5, [sp, #8]
 8010124:	46ab      	mov	fp, r5
 8010126:	784a      	ldrb	r2, [r1, #1]
 8010128:	1c4b      	adds	r3, r1, #1
 801012a:	9303      	str	r3, [sp, #12]
 801012c:	b342      	cbz	r2, 8010180 <__hexnan+0x88>
 801012e:	4610      	mov	r0, r2
 8010130:	9105      	str	r1, [sp, #20]
 8010132:	9204      	str	r2, [sp, #16]
 8010134:	f7ff fd94 	bl	800fc60 <__hexdig_fun>
 8010138:	2800      	cmp	r0, #0
 801013a:	d151      	bne.n	80101e0 <__hexnan+0xe8>
 801013c:	9a04      	ldr	r2, [sp, #16]
 801013e:	9905      	ldr	r1, [sp, #20]
 8010140:	2a20      	cmp	r2, #32
 8010142:	d818      	bhi.n	8010176 <__hexnan+0x7e>
 8010144:	9b02      	ldr	r3, [sp, #8]
 8010146:	459b      	cmp	fp, r3
 8010148:	dd13      	ble.n	8010172 <__hexnan+0x7a>
 801014a:	454c      	cmp	r4, r9
 801014c:	d206      	bcs.n	801015c <__hexnan+0x64>
 801014e:	2d07      	cmp	r5, #7
 8010150:	dc04      	bgt.n	801015c <__hexnan+0x64>
 8010152:	462a      	mov	r2, r5
 8010154:	4649      	mov	r1, r9
 8010156:	4620      	mov	r0, r4
 8010158:	f7ff ffa8 	bl	80100ac <L_shift>
 801015c:	4544      	cmp	r4, r8
 801015e:	d952      	bls.n	8010206 <__hexnan+0x10e>
 8010160:	2300      	movs	r3, #0
 8010162:	f1a4 0904 	sub.w	r9, r4, #4
 8010166:	f844 3c04 	str.w	r3, [r4, #-4]
 801016a:	f8cd b008 	str.w	fp, [sp, #8]
 801016e:	464c      	mov	r4, r9
 8010170:	461d      	mov	r5, r3
 8010172:	9903      	ldr	r1, [sp, #12]
 8010174:	e7d7      	b.n	8010126 <__hexnan+0x2e>
 8010176:	2a29      	cmp	r2, #41	@ 0x29
 8010178:	d157      	bne.n	801022a <__hexnan+0x132>
 801017a:	3102      	adds	r1, #2
 801017c:	f8ca 1000 	str.w	r1, [sl]
 8010180:	f1bb 0f00 	cmp.w	fp, #0
 8010184:	d051      	beq.n	801022a <__hexnan+0x132>
 8010186:	454c      	cmp	r4, r9
 8010188:	d206      	bcs.n	8010198 <__hexnan+0xa0>
 801018a:	2d07      	cmp	r5, #7
 801018c:	dc04      	bgt.n	8010198 <__hexnan+0xa0>
 801018e:	462a      	mov	r2, r5
 8010190:	4649      	mov	r1, r9
 8010192:	4620      	mov	r0, r4
 8010194:	f7ff ff8a 	bl	80100ac <L_shift>
 8010198:	4544      	cmp	r4, r8
 801019a:	d936      	bls.n	801020a <__hexnan+0x112>
 801019c:	f1a8 0204 	sub.w	r2, r8, #4
 80101a0:	4623      	mov	r3, r4
 80101a2:	f853 1b04 	ldr.w	r1, [r3], #4
 80101a6:	f842 1f04 	str.w	r1, [r2, #4]!
 80101aa:	429f      	cmp	r7, r3
 80101ac:	d2f9      	bcs.n	80101a2 <__hexnan+0xaa>
 80101ae:	1b3b      	subs	r3, r7, r4
 80101b0:	f023 0303 	bic.w	r3, r3, #3
 80101b4:	3304      	adds	r3, #4
 80101b6:	3401      	adds	r4, #1
 80101b8:	3e03      	subs	r6, #3
 80101ba:	42b4      	cmp	r4, r6
 80101bc:	bf88      	it	hi
 80101be:	2304      	movhi	r3, #4
 80101c0:	4443      	add	r3, r8
 80101c2:	2200      	movs	r2, #0
 80101c4:	f843 2b04 	str.w	r2, [r3], #4
 80101c8:	429f      	cmp	r7, r3
 80101ca:	d2fb      	bcs.n	80101c4 <__hexnan+0xcc>
 80101cc:	683b      	ldr	r3, [r7, #0]
 80101ce:	b91b      	cbnz	r3, 80101d8 <__hexnan+0xe0>
 80101d0:	4547      	cmp	r7, r8
 80101d2:	d128      	bne.n	8010226 <__hexnan+0x12e>
 80101d4:	2301      	movs	r3, #1
 80101d6:	603b      	str	r3, [r7, #0]
 80101d8:	2005      	movs	r0, #5
 80101da:	b007      	add	sp, #28
 80101dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101e0:	3501      	adds	r5, #1
 80101e2:	2d08      	cmp	r5, #8
 80101e4:	f10b 0b01 	add.w	fp, fp, #1
 80101e8:	dd06      	ble.n	80101f8 <__hexnan+0x100>
 80101ea:	4544      	cmp	r4, r8
 80101ec:	d9c1      	bls.n	8010172 <__hexnan+0x7a>
 80101ee:	2300      	movs	r3, #0
 80101f0:	f844 3c04 	str.w	r3, [r4, #-4]
 80101f4:	2501      	movs	r5, #1
 80101f6:	3c04      	subs	r4, #4
 80101f8:	6822      	ldr	r2, [r4, #0]
 80101fa:	f000 000f 	and.w	r0, r0, #15
 80101fe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010202:	6020      	str	r0, [r4, #0]
 8010204:	e7b5      	b.n	8010172 <__hexnan+0x7a>
 8010206:	2508      	movs	r5, #8
 8010208:	e7b3      	b.n	8010172 <__hexnan+0x7a>
 801020a:	9b01      	ldr	r3, [sp, #4]
 801020c:	2b00      	cmp	r3, #0
 801020e:	d0dd      	beq.n	80101cc <__hexnan+0xd4>
 8010210:	f1c3 0320 	rsb	r3, r3, #32
 8010214:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010218:	40da      	lsrs	r2, r3
 801021a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801021e:	4013      	ands	r3, r2
 8010220:	f846 3c04 	str.w	r3, [r6, #-4]
 8010224:	e7d2      	b.n	80101cc <__hexnan+0xd4>
 8010226:	3f04      	subs	r7, #4
 8010228:	e7d0      	b.n	80101cc <__hexnan+0xd4>
 801022a:	2004      	movs	r0, #4
 801022c:	e7d5      	b.n	80101da <__hexnan+0xe2>

0801022e <__ascii_mbtowc>:
 801022e:	b082      	sub	sp, #8
 8010230:	b901      	cbnz	r1, 8010234 <__ascii_mbtowc+0x6>
 8010232:	a901      	add	r1, sp, #4
 8010234:	b142      	cbz	r2, 8010248 <__ascii_mbtowc+0x1a>
 8010236:	b14b      	cbz	r3, 801024c <__ascii_mbtowc+0x1e>
 8010238:	7813      	ldrb	r3, [r2, #0]
 801023a:	600b      	str	r3, [r1, #0]
 801023c:	7812      	ldrb	r2, [r2, #0]
 801023e:	1e10      	subs	r0, r2, #0
 8010240:	bf18      	it	ne
 8010242:	2001      	movne	r0, #1
 8010244:	b002      	add	sp, #8
 8010246:	4770      	bx	lr
 8010248:	4610      	mov	r0, r2
 801024a:	e7fb      	b.n	8010244 <__ascii_mbtowc+0x16>
 801024c:	f06f 0001 	mvn.w	r0, #1
 8010250:	e7f8      	b.n	8010244 <__ascii_mbtowc+0x16>

08010252 <_realloc_r>:
 8010252:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010256:	4680      	mov	r8, r0
 8010258:	4615      	mov	r5, r2
 801025a:	460c      	mov	r4, r1
 801025c:	b921      	cbnz	r1, 8010268 <_realloc_r+0x16>
 801025e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010262:	4611      	mov	r1, r2
 8010264:	f7fd be88 	b.w	800df78 <_malloc_r>
 8010268:	b92a      	cbnz	r2, 8010276 <_realloc_r+0x24>
 801026a:	f7fd fe11 	bl	800de90 <_free_r>
 801026e:	2400      	movs	r4, #0
 8010270:	4620      	mov	r0, r4
 8010272:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010276:	f000 f840 	bl	80102fa <_malloc_usable_size_r>
 801027a:	4285      	cmp	r5, r0
 801027c:	4606      	mov	r6, r0
 801027e:	d802      	bhi.n	8010286 <_realloc_r+0x34>
 8010280:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8010284:	d8f4      	bhi.n	8010270 <_realloc_r+0x1e>
 8010286:	4629      	mov	r1, r5
 8010288:	4640      	mov	r0, r8
 801028a:	f7fd fe75 	bl	800df78 <_malloc_r>
 801028e:	4607      	mov	r7, r0
 8010290:	2800      	cmp	r0, #0
 8010292:	d0ec      	beq.n	801026e <_realloc_r+0x1c>
 8010294:	42b5      	cmp	r5, r6
 8010296:	462a      	mov	r2, r5
 8010298:	4621      	mov	r1, r4
 801029a:	bf28      	it	cs
 801029c:	4632      	movcs	r2, r6
 801029e:	f7fc ff96 	bl	800d1ce <memcpy>
 80102a2:	4621      	mov	r1, r4
 80102a4:	4640      	mov	r0, r8
 80102a6:	f7fd fdf3 	bl	800de90 <_free_r>
 80102aa:	463c      	mov	r4, r7
 80102ac:	e7e0      	b.n	8010270 <_realloc_r+0x1e>

080102ae <__ascii_wctomb>:
 80102ae:	4603      	mov	r3, r0
 80102b0:	4608      	mov	r0, r1
 80102b2:	b141      	cbz	r1, 80102c6 <__ascii_wctomb+0x18>
 80102b4:	2aff      	cmp	r2, #255	@ 0xff
 80102b6:	d904      	bls.n	80102c2 <__ascii_wctomb+0x14>
 80102b8:	228a      	movs	r2, #138	@ 0x8a
 80102ba:	601a      	str	r2, [r3, #0]
 80102bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80102c0:	4770      	bx	lr
 80102c2:	700a      	strb	r2, [r1, #0]
 80102c4:	2001      	movs	r0, #1
 80102c6:	4770      	bx	lr

080102c8 <fiprintf>:
 80102c8:	b40e      	push	{r1, r2, r3}
 80102ca:	b503      	push	{r0, r1, lr}
 80102cc:	4601      	mov	r1, r0
 80102ce:	ab03      	add	r3, sp, #12
 80102d0:	4805      	ldr	r0, [pc, #20]	@ (80102e8 <fiprintf+0x20>)
 80102d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80102d6:	6800      	ldr	r0, [r0, #0]
 80102d8:	9301      	str	r3, [sp, #4]
 80102da:	f000 f83f 	bl	801035c <_vfiprintf_r>
 80102de:	b002      	add	sp, #8
 80102e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80102e4:	b003      	add	sp, #12
 80102e6:	4770      	bx	lr
 80102e8:	20000020 	.word	0x20000020

080102ec <abort>:
 80102ec:	b508      	push	{r3, lr}
 80102ee:	2006      	movs	r0, #6
 80102f0:	f000 fa08 	bl	8010704 <raise>
 80102f4:	2001      	movs	r0, #1
 80102f6:	f7f2 ff3d 	bl	8003174 <_exit>

080102fa <_malloc_usable_size_r>:
 80102fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80102fe:	1f18      	subs	r0, r3, #4
 8010300:	2b00      	cmp	r3, #0
 8010302:	bfbc      	itt	lt
 8010304:	580b      	ldrlt	r3, [r1, r0]
 8010306:	18c0      	addlt	r0, r0, r3
 8010308:	4770      	bx	lr

0801030a <__sfputc_r>:
 801030a:	6893      	ldr	r3, [r2, #8]
 801030c:	3b01      	subs	r3, #1
 801030e:	2b00      	cmp	r3, #0
 8010310:	b410      	push	{r4}
 8010312:	6093      	str	r3, [r2, #8]
 8010314:	da08      	bge.n	8010328 <__sfputc_r+0x1e>
 8010316:	6994      	ldr	r4, [r2, #24]
 8010318:	42a3      	cmp	r3, r4
 801031a:	db01      	blt.n	8010320 <__sfputc_r+0x16>
 801031c:	290a      	cmp	r1, #10
 801031e:	d103      	bne.n	8010328 <__sfputc_r+0x1e>
 8010320:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010324:	f000 b932 	b.w	801058c <__swbuf_r>
 8010328:	6813      	ldr	r3, [r2, #0]
 801032a:	1c58      	adds	r0, r3, #1
 801032c:	6010      	str	r0, [r2, #0]
 801032e:	7019      	strb	r1, [r3, #0]
 8010330:	4608      	mov	r0, r1
 8010332:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010336:	4770      	bx	lr

08010338 <__sfputs_r>:
 8010338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801033a:	4606      	mov	r6, r0
 801033c:	460f      	mov	r7, r1
 801033e:	4614      	mov	r4, r2
 8010340:	18d5      	adds	r5, r2, r3
 8010342:	42ac      	cmp	r4, r5
 8010344:	d101      	bne.n	801034a <__sfputs_r+0x12>
 8010346:	2000      	movs	r0, #0
 8010348:	e007      	b.n	801035a <__sfputs_r+0x22>
 801034a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801034e:	463a      	mov	r2, r7
 8010350:	4630      	mov	r0, r6
 8010352:	f7ff ffda 	bl	801030a <__sfputc_r>
 8010356:	1c43      	adds	r3, r0, #1
 8010358:	d1f3      	bne.n	8010342 <__sfputs_r+0xa>
 801035a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801035c <_vfiprintf_r>:
 801035c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010360:	460d      	mov	r5, r1
 8010362:	b09d      	sub	sp, #116	@ 0x74
 8010364:	4614      	mov	r4, r2
 8010366:	4698      	mov	r8, r3
 8010368:	4606      	mov	r6, r0
 801036a:	b118      	cbz	r0, 8010374 <_vfiprintf_r+0x18>
 801036c:	6a03      	ldr	r3, [r0, #32]
 801036e:	b90b      	cbnz	r3, 8010374 <_vfiprintf_r+0x18>
 8010370:	f7fc fda4 	bl	800cebc <__sinit>
 8010374:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010376:	07d9      	lsls	r1, r3, #31
 8010378:	d405      	bmi.n	8010386 <_vfiprintf_r+0x2a>
 801037a:	89ab      	ldrh	r3, [r5, #12]
 801037c:	059a      	lsls	r2, r3, #22
 801037e:	d402      	bmi.n	8010386 <_vfiprintf_r+0x2a>
 8010380:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010382:	f7fc ff22 	bl	800d1ca <__retarget_lock_acquire_recursive>
 8010386:	89ab      	ldrh	r3, [r5, #12]
 8010388:	071b      	lsls	r3, r3, #28
 801038a:	d501      	bpl.n	8010390 <_vfiprintf_r+0x34>
 801038c:	692b      	ldr	r3, [r5, #16]
 801038e:	b99b      	cbnz	r3, 80103b8 <_vfiprintf_r+0x5c>
 8010390:	4629      	mov	r1, r5
 8010392:	4630      	mov	r0, r6
 8010394:	f000 f938 	bl	8010608 <__swsetup_r>
 8010398:	b170      	cbz	r0, 80103b8 <_vfiprintf_r+0x5c>
 801039a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801039c:	07dc      	lsls	r4, r3, #31
 801039e:	d504      	bpl.n	80103aa <_vfiprintf_r+0x4e>
 80103a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80103a4:	b01d      	add	sp, #116	@ 0x74
 80103a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103aa:	89ab      	ldrh	r3, [r5, #12]
 80103ac:	0598      	lsls	r0, r3, #22
 80103ae:	d4f7      	bmi.n	80103a0 <_vfiprintf_r+0x44>
 80103b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80103b2:	f7fc ff0b 	bl	800d1cc <__retarget_lock_release_recursive>
 80103b6:	e7f3      	b.n	80103a0 <_vfiprintf_r+0x44>
 80103b8:	2300      	movs	r3, #0
 80103ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80103bc:	2320      	movs	r3, #32
 80103be:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80103c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80103c6:	2330      	movs	r3, #48	@ 0x30
 80103c8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010578 <_vfiprintf_r+0x21c>
 80103cc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80103d0:	f04f 0901 	mov.w	r9, #1
 80103d4:	4623      	mov	r3, r4
 80103d6:	469a      	mov	sl, r3
 80103d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80103dc:	b10a      	cbz	r2, 80103e2 <_vfiprintf_r+0x86>
 80103de:	2a25      	cmp	r2, #37	@ 0x25
 80103e0:	d1f9      	bne.n	80103d6 <_vfiprintf_r+0x7a>
 80103e2:	ebba 0b04 	subs.w	fp, sl, r4
 80103e6:	d00b      	beq.n	8010400 <_vfiprintf_r+0xa4>
 80103e8:	465b      	mov	r3, fp
 80103ea:	4622      	mov	r2, r4
 80103ec:	4629      	mov	r1, r5
 80103ee:	4630      	mov	r0, r6
 80103f0:	f7ff ffa2 	bl	8010338 <__sfputs_r>
 80103f4:	3001      	adds	r0, #1
 80103f6:	f000 80a7 	beq.w	8010548 <_vfiprintf_r+0x1ec>
 80103fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80103fc:	445a      	add	r2, fp
 80103fe:	9209      	str	r2, [sp, #36]	@ 0x24
 8010400:	f89a 3000 	ldrb.w	r3, [sl]
 8010404:	2b00      	cmp	r3, #0
 8010406:	f000 809f 	beq.w	8010548 <_vfiprintf_r+0x1ec>
 801040a:	2300      	movs	r3, #0
 801040c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010410:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010414:	f10a 0a01 	add.w	sl, sl, #1
 8010418:	9304      	str	r3, [sp, #16]
 801041a:	9307      	str	r3, [sp, #28]
 801041c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010420:	931a      	str	r3, [sp, #104]	@ 0x68
 8010422:	4654      	mov	r4, sl
 8010424:	2205      	movs	r2, #5
 8010426:	f814 1b01 	ldrb.w	r1, [r4], #1
 801042a:	4853      	ldr	r0, [pc, #332]	@ (8010578 <_vfiprintf_r+0x21c>)
 801042c:	f7ef fed8 	bl	80001e0 <memchr>
 8010430:	9a04      	ldr	r2, [sp, #16]
 8010432:	b9d8      	cbnz	r0, 801046c <_vfiprintf_r+0x110>
 8010434:	06d1      	lsls	r1, r2, #27
 8010436:	bf44      	itt	mi
 8010438:	2320      	movmi	r3, #32
 801043a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801043e:	0713      	lsls	r3, r2, #28
 8010440:	bf44      	itt	mi
 8010442:	232b      	movmi	r3, #43	@ 0x2b
 8010444:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010448:	f89a 3000 	ldrb.w	r3, [sl]
 801044c:	2b2a      	cmp	r3, #42	@ 0x2a
 801044e:	d015      	beq.n	801047c <_vfiprintf_r+0x120>
 8010450:	9a07      	ldr	r2, [sp, #28]
 8010452:	4654      	mov	r4, sl
 8010454:	2000      	movs	r0, #0
 8010456:	f04f 0c0a 	mov.w	ip, #10
 801045a:	4621      	mov	r1, r4
 801045c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010460:	3b30      	subs	r3, #48	@ 0x30
 8010462:	2b09      	cmp	r3, #9
 8010464:	d94b      	bls.n	80104fe <_vfiprintf_r+0x1a2>
 8010466:	b1b0      	cbz	r0, 8010496 <_vfiprintf_r+0x13a>
 8010468:	9207      	str	r2, [sp, #28]
 801046a:	e014      	b.n	8010496 <_vfiprintf_r+0x13a>
 801046c:	eba0 0308 	sub.w	r3, r0, r8
 8010470:	fa09 f303 	lsl.w	r3, r9, r3
 8010474:	4313      	orrs	r3, r2
 8010476:	9304      	str	r3, [sp, #16]
 8010478:	46a2      	mov	sl, r4
 801047a:	e7d2      	b.n	8010422 <_vfiprintf_r+0xc6>
 801047c:	9b03      	ldr	r3, [sp, #12]
 801047e:	1d19      	adds	r1, r3, #4
 8010480:	681b      	ldr	r3, [r3, #0]
 8010482:	9103      	str	r1, [sp, #12]
 8010484:	2b00      	cmp	r3, #0
 8010486:	bfbb      	ittet	lt
 8010488:	425b      	neglt	r3, r3
 801048a:	f042 0202 	orrlt.w	r2, r2, #2
 801048e:	9307      	strge	r3, [sp, #28]
 8010490:	9307      	strlt	r3, [sp, #28]
 8010492:	bfb8      	it	lt
 8010494:	9204      	strlt	r2, [sp, #16]
 8010496:	7823      	ldrb	r3, [r4, #0]
 8010498:	2b2e      	cmp	r3, #46	@ 0x2e
 801049a:	d10a      	bne.n	80104b2 <_vfiprintf_r+0x156>
 801049c:	7863      	ldrb	r3, [r4, #1]
 801049e:	2b2a      	cmp	r3, #42	@ 0x2a
 80104a0:	d132      	bne.n	8010508 <_vfiprintf_r+0x1ac>
 80104a2:	9b03      	ldr	r3, [sp, #12]
 80104a4:	1d1a      	adds	r2, r3, #4
 80104a6:	681b      	ldr	r3, [r3, #0]
 80104a8:	9203      	str	r2, [sp, #12]
 80104aa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80104ae:	3402      	adds	r4, #2
 80104b0:	9305      	str	r3, [sp, #20]
 80104b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010588 <_vfiprintf_r+0x22c>
 80104b6:	7821      	ldrb	r1, [r4, #0]
 80104b8:	2203      	movs	r2, #3
 80104ba:	4650      	mov	r0, sl
 80104bc:	f7ef fe90 	bl	80001e0 <memchr>
 80104c0:	b138      	cbz	r0, 80104d2 <_vfiprintf_r+0x176>
 80104c2:	9b04      	ldr	r3, [sp, #16]
 80104c4:	eba0 000a 	sub.w	r0, r0, sl
 80104c8:	2240      	movs	r2, #64	@ 0x40
 80104ca:	4082      	lsls	r2, r0
 80104cc:	4313      	orrs	r3, r2
 80104ce:	3401      	adds	r4, #1
 80104d0:	9304      	str	r3, [sp, #16]
 80104d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80104d6:	4829      	ldr	r0, [pc, #164]	@ (801057c <_vfiprintf_r+0x220>)
 80104d8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80104dc:	2206      	movs	r2, #6
 80104de:	f7ef fe7f 	bl	80001e0 <memchr>
 80104e2:	2800      	cmp	r0, #0
 80104e4:	d03f      	beq.n	8010566 <_vfiprintf_r+0x20a>
 80104e6:	4b26      	ldr	r3, [pc, #152]	@ (8010580 <_vfiprintf_r+0x224>)
 80104e8:	bb1b      	cbnz	r3, 8010532 <_vfiprintf_r+0x1d6>
 80104ea:	9b03      	ldr	r3, [sp, #12]
 80104ec:	3307      	adds	r3, #7
 80104ee:	f023 0307 	bic.w	r3, r3, #7
 80104f2:	3308      	adds	r3, #8
 80104f4:	9303      	str	r3, [sp, #12]
 80104f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80104f8:	443b      	add	r3, r7
 80104fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80104fc:	e76a      	b.n	80103d4 <_vfiprintf_r+0x78>
 80104fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8010502:	460c      	mov	r4, r1
 8010504:	2001      	movs	r0, #1
 8010506:	e7a8      	b.n	801045a <_vfiprintf_r+0xfe>
 8010508:	2300      	movs	r3, #0
 801050a:	3401      	adds	r4, #1
 801050c:	9305      	str	r3, [sp, #20]
 801050e:	4619      	mov	r1, r3
 8010510:	f04f 0c0a 	mov.w	ip, #10
 8010514:	4620      	mov	r0, r4
 8010516:	f810 2b01 	ldrb.w	r2, [r0], #1
 801051a:	3a30      	subs	r2, #48	@ 0x30
 801051c:	2a09      	cmp	r2, #9
 801051e:	d903      	bls.n	8010528 <_vfiprintf_r+0x1cc>
 8010520:	2b00      	cmp	r3, #0
 8010522:	d0c6      	beq.n	80104b2 <_vfiprintf_r+0x156>
 8010524:	9105      	str	r1, [sp, #20]
 8010526:	e7c4      	b.n	80104b2 <_vfiprintf_r+0x156>
 8010528:	fb0c 2101 	mla	r1, ip, r1, r2
 801052c:	4604      	mov	r4, r0
 801052e:	2301      	movs	r3, #1
 8010530:	e7f0      	b.n	8010514 <_vfiprintf_r+0x1b8>
 8010532:	ab03      	add	r3, sp, #12
 8010534:	9300      	str	r3, [sp, #0]
 8010536:	462a      	mov	r2, r5
 8010538:	4b12      	ldr	r3, [pc, #72]	@ (8010584 <_vfiprintf_r+0x228>)
 801053a:	a904      	add	r1, sp, #16
 801053c:	4630      	mov	r0, r6
 801053e:	f7fb fe65 	bl	800c20c <_printf_float>
 8010542:	4607      	mov	r7, r0
 8010544:	1c78      	adds	r0, r7, #1
 8010546:	d1d6      	bne.n	80104f6 <_vfiprintf_r+0x19a>
 8010548:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801054a:	07d9      	lsls	r1, r3, #31
 801054c:	d405      	bmi.n	801055a <_vfiprintf_r+0x1fe>
 801054e:	89ab      	ldrh	r3, [r5, #12]
 8010550:	059a      	lsls	r2, r3, #22
 8010552:	d402      	bmi.n	801055a <_vfiprintf_r+0x1fe>
 8010554:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010556:	f7fc fe39 	bl	800d1cc <__retarget_lock_release_recursive>
 801055a:	89ab      	ldrh	r3, [r5, #12]
 801055c:	065b      	lsls	r3, r3, #25
 801055e:	f53f af1f 	bmi.w	80103a0 <_vfiprintf_r+0x44>
 8010562:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010564:	e71e      	b.n	80103a4 <_vfiprintf_r+0x48>
 8010566:	ab03      	add	r3, sp, #12
 8010568:	9300      	str	r3, [sp, #0]
 801056a:	462a      	mov	r2, r5
 801056c:	4b05      	ldr	r3, [pc, #20]	@ (8010584 <_vfiprintf_r+0x228>)
 801056e:	a904      	add	r1, sp, #16
 8010570:	4630      	mov	r0, r6
 8010572:	f7fc f8e3 	bl	800c73c <_printf_i>
 8010576:	e7e4      	b.n	8010542 <_vfiprintf_r+0x1e6>
 8010578:	080144e9 	.word	0x080144e9
 801057c:	080144f3 	.word	0x080144f3
 8010580:	0800c20d 	.word	0x0800c20d
 8010584:	08010339 	.word	0x08010339
 8010588:	080144ef 	.word	0x080144ef

0801058c <__swbuf_r>:
 801058c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801058e:	460e      	mov	r6, r1
 8010590:	4614      	mov	r4, r2
 8010592:	4605      	mov	r5, r0
 8010594:	b118      	cbz	r0, 801059e <__swbuf_r+0x12>
 8010596:	6a03      	ldr	r3, [r0, #32]
 8010598:	b90b      	cbnz	r3, 801059e <__swbuf_r+0x12>
 801059a:	f7fc fc8f 	bl	800cebc <__sinit>
 801059e:	69a3      	ldr	r3, [r4, #24]
 80105a0:	60a3      	str	r3, [r4, #8]
 80105a2:	89a3      	ldrh	r3, [r4, #12]
 80105a4:	071a      	lsls	r2, r3, #28
 80105a6:	d501      	bpl.n	80105ac <__swbuf_r+0x20>
 80105a8:	6923      	ldr	r3, [r4, #16]
 80105aa:	b943      	cbnz	r3, 80105be <__swbuf_r+0x32>
 80105ac:	4621      	mov	r1, r4
 80105ae:	4628      	mov	r0, r5
 80105b0:	f000 f82a 	bl	8010608 <__swsetup_r>
 80105b4:	b118      	cbz	r0, 80105be <__swbuf_r+0x32>
 80105b6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80105ba:	4638      	mov	r0, r7
 80105bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80105be:	6823      	ldr	r3, [r4, #0]
 80105c0:	6922      	ldr	r2, [r4, #16]
 80105c2:	1a98      	subs	r0, r3, r2
 80105c4:	6963      	ldr	r3, [r4, #20]
 80105c6:	b2f6      	uxtb	r6, r6
 80105c8:	4283      	cmp	r3, r0
 80105ca:	4637      	mov	r7, r6
 80105cc:	dc05      	bgt.n	80105da <__swbuf_r+0x4e>
 80105ce:	4621      	mov	r1, r4
 80105d0:	4628      	mov	r0, r5
 80105d2:	f7ff fa6f 	bl	800fab4 <_fflush_r>
 80105d6:	2800      	cmp	r0, #0
 80105d8:	d1ed      	bne.n	80105b6 <__swbuf_r+0x2a>
 80105da:	68a3      	ldr	r3, [r4, #8]
 80105dc:	3b01      	subs	r3, #1
 80105de:	60a3      	str	r3, [r4, #8]
 80105e0:	6823      	ldr	r3, [r4, #0]
 80105e2:	1c5a      	adds	r2, r3, #1
 80105e4:	6022      	str	r2, [r4, #0]
 80105e6:	701e      	strb	r6, [r3, #0]
 80105e8:	6962      	ldr	r2, [r4, #20]
 80105ea:	1c43      	adds	r3, r0, #1
 80105ec:	429a      	cmp	r2, r3
 80105ee:	d004      	beq.n	80105fa <__swbuf_r+0x6e>
 80105f0:	89a3      	ldrh	r3, [r4, #12]
 80105f2:	07db      	lsls	r3, r3, #31
 80105f4:	d5e1      	bpl.n	80105ba <__swbuf_r+0x2e>
 80105f6:	2e0a      	cmp	r6, #10
 80105f8:	d1df      	bne.n	80105ba <__swbuf_r+0x2e>
 80105fa:	4621      	mov	r1, r4
 80105fc:	4628      	mov	r0, r5
 80105fe:	f7ff fa59 	bl	800fab4 <_fflush_r>
 8010602:	2800      	cmp	r0, #0
 8010604:	d0d9      	beq.n	80105ba <__swbuf_r+0x2e>
 8010606:	e7d6      	b.n	80105b6 <__swbuf_r+0x2a>

08010608 <__swsetup_r>:
 8010608:	b538      	push	{r3, r4, r5, lr}
 801060a:	4b29      	ldr	r3, [pc, #164]	@ (80106b0 <__swsetup_r+0xa8>)
 801060c:	4605      	mov	r5, r0
 801060e:	6818      	ldr	r0, [r3, #0]
 8010610:	460c      	mov	r4, r1
 8010612:	b118      	cbz	r0, 801061c <__swsetup_r+0x14>
 8010614:	6a03      	ldr	r3, [r0, #32]
 8010616:	b90b      	cbnz	r3, 801061c <__swsetup_r+0x14>
 8010618:	f7fc fc50 	bl	800cebc <__sinit>
 801061c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010620:	0719      	lsls	r1, r3, #28
 8010622:	d422      	bmi.n	801066a <__swsetup_r+0x62>
 8010624:	06da      	lsls	r2, r3, #27
 8010626:	d407      	bmi.n	8010638 <__swsetup_r+0x30>
 8010628:	2209      	movs	r2, #9
 801062a:	602a      	str	r2, [r5, #0]
 801062c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010630:	81a3      	strh	r3, [r4, #12]
 8010632:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010636:	e033      	b.n	80106a0 <__swsetup_r+0x98>
 8010638:	0758      	lsls	r0, r3, #29
 801063a:	d512      	bpl.n	8010662 <__swsetup_r+0x5a>
 801063c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801063e:	b141      	cbz	r1, 8010652 <__swsetup_r+0x4a>
 8010640:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010644:	4299      	cmp	r1, r3
 8010646:	d002      	beq.n	801064e <__swsetup_r+0x46>
 8010648:	4628      	mov	r0, r5
 801064a:	f7fd fc21 	bl	800de90 <_free_r>
 801064e:	2300      	movs	r3, #0
 8010650:	6363      	str	r3, [r4, #52]	@ 0x34
 8010652:	89a3      	ldrh	r3, [r4, #12]
 8010654:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010658:	81a3      	strh	r3, [r4, #12]
 801065a:	2300      	movs	r3, #0
 801065c:	6063      	str	r3, [r4, #4]
 801065e:	6923      	ldr	r3, [r4, #16]
 8010660:	6023      	str	r3, [r4, #0]
 8010662:	89a3      	ldrh	r3, [r4, #12]
 8010664:	f043 0308 	orr.w	r3, r3, #8
 8010668:	81a3      	strh	r3, [r4, #12]
 801066a:	6923      	ldr	r3, [r4, #16]
 801066c:	b94b      	cbnz	r3, 8010682 <__swsetup_r+0x7a>
 801066e:	89a3      	ldrh	r3, [r4, #12]
 8010670:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010674:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010678:	d003      	beq.n	8010682 <__swsetup_r+0x7a>
 801067a:	4621      	mov	r1, r4
 801067c:	4628      	mov	r0, r5
 801067e:	f000 f883 	bl	8010788 <__smakebuf_r>
 8010682:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010686:	f013 0201 	ands.w	r2, r3, #1
 801068a:	d00a      	beq.n	80106a2 <__swsetup_r+0x9a>
 801068c:	2200      	movs	r2, #0
 801068e:	60a2      	str	r2, [r4, #8]
 8010690:	6962      	ldr	r2, [r4, #20]
 8010692:	4252      	negs	r2, r2
 8010694:	61a2      	str	r2, [r4, #24]
 8010696:	6922      	ldr	r2, [r4, #16]
 8010698:	b942      	cbnz	r2, 80106ac <__swsetup_r+0xa4>
 801069a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801069e:	d1c5      	bne.n	801062c <__swsetup_r+0x24>
 80106a0:	bd38      	pop	{r3, r4, r5, pc}
 80106a2:	0799      	lsls	r1, r3, #30
 80106a4:	bf58      	it	pl
 80106a6:	6962      	ldrpl	r2, [r4, #20]
 80106a8:	60a2      	str	r2, [r4, #8]
 80106aa:	e7f4      	b.n	8010696 <__swsetup_r+0x8e>
 80106ac:	2000      	movs	r0, #0
 80106ae:	e7f7      	b.n	80106a0 <__swsetup_r+0x98>
 80106b0:	20000020 	.word	0x20000020

080106b4 <_raise_r>:
 80106b4:	291f      	cmp	r1, #31
 80106b6:	b538      	push	{r3, r4, r5, lr}
 80106b8:	4605      	mov	r5, r0
 80106ba:	460c      	mov	r4, r1
 80106bc:	d904      	bls.n	80106c8 <_raise_r+0x14>
 80106be:	2316      	movs	r3, #22
 80106c0:	6003      	str	r3, [r0, #0]
 80106c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80106c6:	bd38      	pop	{r3, r4, r5, pc}
 80106c8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80106ca:	b112      	cbz	r2, 80106d2 <_raise_r+0x1e>
 80106cc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80106d0:	b94b      	cbnz	r3, 80106e6 <_raise_r+0x32>
 80106d2:	4628      	mov	r0, r5
 80106d4:	f000 f830 	bl	8010738 <_getpid_r>
 80106d8:	4622      	mov	r2, r4
 80106da:	4601      	mov	r1, r0
 80106dc:	4628      	mov	r0, r5
 80106de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80106e2:	f000 b817 	b.w	8010714 <_kill_r>
 80106e6:	2b01      	cmp	r3, #1
 80106e8:	d00a      	beq.n	8010700 <_raise_r+0x4c>
 80106ea:	1c59      	adds	r1, r3, #1
 80106ec:	d103      	bne.n	80106f6 <_raise_r+0x42>
 80106ee:	2316      	movs	r3, #22
 80106f0:	6003      	str	r3, [r0, #0]
 80106f2:	2001      	movs	r0, #1
 80106f4:	e7e7      	b.n	80106c6 <_raise_r+0x12>
 80106f6:	2100      	movs	r1, #0
 80106f8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80106fc:	4620      	mov	r0, r4
 80106fe:	4798      	blx	r3
 8010700:	2000      	movs	r0, #0
 8010702:	e7e0      	b.n	80106c6 <_raise_r+0x12>

08010704 <raise>:
 8010704:	4b02      	ldr	r3, [pc, #8]	@ (8010710 <raise+0xc>)
 8010706:	4601      	mov	r1, r0
 8010708:	6818      	ldr	r0, [r3, #0]
 801070a:	f7ff bfd3 	b.w	80106b4 <_raise_r>
 801070e:	bf00      	nop
 8010710:	20000020 	.word	0x20000020

08010714 <_kill_r>:
 8010714:	b538      	push	{r3, r4, r5, lr}
 8010716:	4d07      	ldr	r5, [pc, #28]	@ (8010734 <_kill_r+0x20>)
 8010718:	2300      	movs	r3, #0
 801071a:	4604      	mov	r4, r0
 801071c:	4608      	mov	r0, r1
 801071e:	4611      	mov	r1, r2
 8010720:	602b      	str	r3, [r5, #0]
 8010722:	f7f2 fd17 	bl	8003154 <_kill>
 8010726:	1c43      	adds	r3, r0, #1
 8010728:	d102      	bne.n	8010730 <_kill_r+0x1c>
 801072a:	682b      	ldr	r3, [r5, #0]
 801072c:	b103      	cbz	r3, 8010730 <_kill_r+0x1c>
 801072e:	6023      	str	r3, [r4, #0]
 8010730:	bd38      	pop	{r3, r4, r5, pc}
 8010732:	bf00      	nop
 8010734:	200035dc 	.word	0x200035dc

08010738 <_getpid_r>:
 8010738:	f7f2 bd04 	b.w	8003144 <_getpid>

0801073c <__swhatbuf_r>:
 801073c:	b570      	push	{r4, r5, r6, lr}
 801073e:	460c      	mov	r4, r1
 8010740:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010744:	2900      	cmp	r1, #0
 8010746:	b096      	sub	sp, #88	@ 0x58
 8010748:	4615      	mov	r5, r2
 801074a:	461e      	mov	r6, r3
 801074c:	da0d      	bge.n	801076a <__swhatbuf_r+0x2e>
 801074e:	89a3      	ldrh	r3, [r4, #12]
 8010750:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010754:	f04f 0100 	mov.w	r1, #0
 8010758:	bf14      	ite	ne
 801075a:	2340      	movne	r3, #64	@ 0x40
 801075c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010760:	2000      	movs	r0, #0
 8010762:	6031      	str	r1, [r6, #0]
 8010764:	602b      	str	r3, [r5, #0]
 8010766:	b016      	add	sp, #88	@ 0x58
 8010768:	bd70      	pop	{r4, r5, r6, pc}
 801076a:	466a      	mov	r2, sp
 801076c:	f000 f848 	bl	8010800 <_fstat_r>
 8010770:	2800      	cmp	r0, #0
 8010772:	dbec      	blt.n	801074e <__swhatbuf_r+0x12>
 8010774:	9901      	ldr	r1, [sp, #4]
 8010776:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801077a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801077e:	4259      	negs	r1, r3
 8010780:	4159      	adcs	r1, r3
 8010782:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010786:	e7eb      	b.n	8010760 <__swhatbuf_r+0x24>

08010788 <__smakebuf_r>:
 8010788:	898b      	ldrh	r3, [r1, #12]
 801078a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801078c:	079d      	lsls	r5, r3, #30
 801078e:	4606      	mov	r6, r0
 8010790:	460c      	mov	r4, r1
 8010792:	d507      	bpl.n	80107a4 <__smakebuf_r+0x1c>
 8010794:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010798:	6023      	str	r3, [r4, #0]
 801079a:	6123      	str	r3, [r4, #16]
 801079c:	2301      	movs	r3, #1
 801079e:	6163      	str	r3, [r4, #20]
 80107a0:	b003      	add	sp, #12
 80107a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80107a4:	ab01      	add	r3, sp, #4
 80107a6:	466a      	mov	r2, sp
 80107a8:	f7ff ffc8 	bl	801073c <__swhatbuf_r>
 80107ac:	9f00      	ldr	r7, [sp, #0]
 80107ae:	4605      	mov	r5, r0
 80107b0:	4639      	mov	r1, r7
 80107b2:	4630      	mov	r0, r6
 80107b4:	f7fd fbe0 	bl	800df78 <_malloc_r>
 80107b8:	b948      	cbnz	r0, 80107ce <__smakebuf_r+0x46>
 80107ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80107be:	059a      	lsls	r2, r3, #22
 80107c0:	d4ee      	bmi.n	80107a0 <__smakebuf_r+0x18>
 80107c2:	f023 0303 	bic.w	r3, r3, #3
 80107c6:	f043 0302 	orr.w	r3, r3, #2
 80107ca:	81a3      	strh	r3, [r4, #12]
 80107cc:	e7e2      	b.n	8010794 <__smakebuf_r+0xc>
 80107ce:	89a3      	ldrh	r3, [r4, #12]
 80107d0:	6020      	str	r0, [r4, #0]
 80107d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80107d6:	81a3      	strh	r3, [r4, #12]
 80107d8:	9b01      	ldr	r3, [sp, #4]
 80107da:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80107de:	b15b      	cbz	r3, 80107f8 <__smakebuf_r+0x70>
 80107e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80107e4:	4630      	mov	r0, r6
 80107e6:	f000 f81d 	bl	8010824 <_isatty_r>
 80107ea:	b128      	cbz	r0, 80107f8 <__smakebuf_r+0x70>
 80107ec:	89a3      	ldrh	r3, [r4, #12]
 80107ee:	f023 0303 	bic.w	r3, r3, #3
 80107f2:	f043 0301 	orr.w	r3, r3, #1
 80107f6:	81a3      	strh	r3, [r4, #12]
 80107f8:	89a3      	ldrh	r3, [r4, #12]
 80107fa:	431d      	orrs	r5, r3
 80107fc:	81a5      	strh	r5, [r4, #12]
 80107fe:	e7cf      	b.n	80107a0 <__smakebuf_r+0x18>

08010800 <_fstat_r>:
 8010800:	b538      	push	{r3, r4, r5, lr}
 8010802:	4d07      	ldr	r5, [pc, #28]	@ (8010820 <_fstat_r+0x20>)
 8010804:	2300      	movs	r3, #0
 8010806:	4604      	mov	r4, r0
 8010808:	4608      	mov	r0, r1
 801080a:	4611      	mov	r1, r2
 801080c:	602b      	str	r3, [r5, #0]
 801080e:	f7f2 fd01 	bl	8003214 <_fstat>
 8010812:	1c43      	adds	r3, r0, #1
 8010814:	d102      	bne.n	801081c <_fstat_r+0x1c>
 8010816:	682b      	ldr	r3, [r5, #0]
 8010818:	b103      	cbz	r3, 801081c <_fstat_r+0x1c>
 801081a:	6023      	str	r3, [r4, #0]
 801081c:	bd38      	pop	{r3, r4, r5, pc}
 801081e:	bf00      	nop
 8010820:	200035dc 	.word	0x200035dc

08010824 <_isatty_r>:
 8010824:	b538      	push	{r3, r4, r5, lr}
 8010826:	4d06      	ldr	r5, [pc, #24]	@ (8010840 <_isatty_r+0x1c>)
 8010828:	2300      	movs	r3, #0
 801082a:	4604      	mov	r4, r0
 801082c:	4608      	mov	r0, r1
 801082e:	602b      	str	r3, [r5, #0]
 8010830:	f7f2 fd00 	bl	8003234 <_isatty>
 8010834:	1c43      	adds	r3, r0, #1
 8010836:	d102      	bne.n	801083e <_isatty_r+0x1a>
 8010838:	682b      	ldr	r3, [r5, #0]
 801083a:	b103      	cbz	r3, 801083e <_isatty_r+0x1a>
 801083c:	6023      	str	r3, [r4, #0]
 801083e:	bd38      	pop	{r3, r4, r5, pc}
 8010840:	200035dc 	.word	0x200035dc

08010844 <pow>:
 8010844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010846:	ed2d 8b02 	vpush	{d8}
 801084a:	eeb0 8a40 	vmov.f32	s16, s0
 801084e:	eef0 8a60 	vmov.f32	s17, s1
 8010852:	ec55 4b11 	vmov	r4, r5, d1
 8010856:	f000 f873 	bl	8010940 <__ieee754_pow>
 801085a:	4622      	mov	r2, r4
 801085c:	462b      	mov	r3, r5
 801085e:	4620      	mov	r0, r4
 8010860:	4629      	mov	r1, r5
 8010862:	ec57 6b10 	vmov	r6, r7, d0
 8010866:	f7f0 f969 	bl	8000b3c <__aeabi_dcmpun>
 801086a:	2800      	cmp	r0, #0
 801086c:	d13b      	bne.n	80108e6 <pow+0xa2>
 801086e:	ec51 0b18 	vmov	r0, r1, d8
 8010872:	2200      	movs	r2, #0
 8010874:	2300      	movs	r3, #0
 8010876:	f7f0 f92f 	bl	8000ad8 <__aeabi_dcmpeq>
 801087a:	b1b8      	cbz	r0, 80108ac <pow+0x68>
 801087c:	2200      	movs	r2, #0
 801087e:	2300      	movs	r3, #0
 8010880:	4620      	mov	r0, r4
 8010882:	4629      	mov	r1, r5
 8010884:	f7f0 f928 	bl	8000ad8 <__aeabi_dcmpeq>
 8010888:	2800      	cmp	r0, #0
 801088a:	d146      	bne.n	801091a <pow+0xd6>
 801088c:	ec45 4b10 	vmov	d0, r4, r5
 8010890:	f000 f848 	bl	8010924 <finite>
 8010894:	b338      	cbz	r0, 80108e6 <pow+0xa2>
 8010896:	2200      	movs	r2, #0
 8010898:	2300      	movs	r3, #0
 801089a:	4620      	mov	r0, r4
 801089c:	4629      	mov	r1, r5
 801089e:	f7f0 f925 	bl	8000aec <__aeabi_dcmplt>
 80108a2:	b300      	cbz	r0, 80108e6 <pow+0xa2>
 80108a4:	f7fc fc66 	bl	800d174 <__errno>
 80108a8:	2322      	movs	r3, #34	@ 0x22
 80108aa:	e01b      	b.n	80108e4 <pow+0xa0>
 80108ac:	ec47 6b10 	vmov	d0, r6, r7
 80108b0:	f000 f838 	bl	8010924 <finite>
 80108b4:	b9e0      	cbnz	r0, 80108f0 <pow+0xac>
 80108b6:	eeb0 0a48 	vmov.f32	s0, s16
 80108ba:	eef0 0a68 	vmov.f32	s1, s17
 80108be:	f000 f831 	bl	8010924 <finite>
 80108c2:	b1a8      	cbz	r0, 80108f0 <pow+0xac>
 80108c4:	ec45 4b10 	vmov	d0, r4, r5
 80108c8:	f000 f82c 	bl	8010924 <finite>
 80108cc:	b180      	cbz	r0, 80108f0 <pow+0xac>
 80108ce:	4632      	mov	r2, r6
 80108d0:	463b      	mov	r3, r7
 80108d2:	4630      	mov	r0, r6
 80108d4:	4639      	mov	r1, r7
 80108d6:	f7f0 f931 	bl	8000b3c <__aeabi_dcmpun>
 80108da:	2800      	cmp	r0, #0
 80108dc:	d0e2      	beq.n	80108a4 <pow+0x60>
 80108de:	f7fc fc49 	bl	800d174 <__errno>
 80108e2:	2321      	movs	r3, #33	@ 0x21
 80108e4:	6003      	str	r3, [r0, #0]
 80108e6:	ecbd 8b02 	vpop	{d8}
 80108ea:	ec47 6b10 	vmov	d0, r6, r7
 80108ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80108f0:	2200      	movs	r2, #0
 80108f2:	2300      	movs	r3, #0
 80108f4:	4630      	mov	r0, r6
 80108f6:	4639      	mov	r1, r7
 80108f8:	f7f0 f8ee 	bl	8000ad8 <__aeabi_dcmpeq>
 80108fc:	2800      	cmp	r0, #0
 80108fe:	d0f2      	beq.n	80108e6 <pow+0xa2>
 8010900:	eeb0 0a48 	vmov.f32	s0, s16
 8010904:	eef0 0a68 	vmov.f32	s1, s17
 8010908:	f000 f80c 	bl	8010924 <finite>
 801090c:	2800      	cmp	r0, #0
 801090e:	d0ea      	beq.n	80108e6 <pow+0xa2>
 8010910:	ec45 4b10 	vmov	d0, r4, r5
 8010914:	f000 f806 	bl	8010924 <finite>
 8010918:	e7c3      	b.n	80108a2 <pow+0x5e>
 801091a:	4f01      	ldr	r7, [pc, #4]	@ (8010920 <pow+0xdc>)
 801091c:	2600      	movs	r6, #0
 801091e:	e7e2      	b.n	80108e6 <pow+0xa2>
 8010920:	3ff00000 	.word	0x3ff00000

08010924 <finite>:
 8010924:	b082      	sub	sp, #8
 8010926:	ed8d 0b00 	vstr	d0, [sp]
 801092a:	9801      	ldr	r0, [sp, #4]
 801092c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8010930:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8010934:	0fc0      	lsrs	r0, r0, #31
 8010936:	b002      	add	sp, #8
 8010938:	4770      	bx	lr
 801093a:	0000      	movs	r0, r0
 801093c:	0000      	movs	r0, r0
	...

08010940 <__ieee754_pow>:
 8010940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010944:	b091      	sub	sp, #68	@ 0x44
 8010946:	ed8d 1b00 	vstr	d1, [sp]
 801094a:	e9dd 1900 	ldrd	r1, r9, [sp]
 801094e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8010952:	ea5a 0001 	orrs.w	r0, sl, r1
 8010956:	ec57 6b10 	vmov	r6, r7, d0
 801095a:	d113      	bne.n	8010984 <__ieee754_pow+0x44>
 801095c:	19b3      	adds	r3, r6, r6
 801095e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8010962:	4152      	adcs	r2, r2
 8010964:	4298      	cmp	r0, r3
 8010966:	4b98      	ldr	r3, [pc, #608]	@ (8010bc8 <__ieee754_pow+0x288>)
 8010968:	4193      	sbcs	r3, r2
 801096a:	f080 84ea 	bcs.w	8011342 <__ieee754_pow+0xa02>
 801096e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010972:	4630      	mov	r0, r6
 8010974:	4639      	mov	r1, r7
 8010976:	f7ef fc91 	bl	800029c <__adddf3>
 801097a:	ec41 0b10 	vmov	d0, r0, r1
 801097e:	b011      	add	sp, #68	@ 0x44
 8010980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010984:	4a91      	ldr	r2, [pc, #580]	@ (8010bcc <__ieee754_pow+0x28c>)
 8010986:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801098a:	4590      	cmp	r8, r2
 801098c:	463d      	mov	r5, r7
 801098e:	4633      	mov	r3, r6
 8010990:	d806      	bhi.n	80109a0 <__ieee754_pow+0x60>
 8010992:	d101      	bne.n	8010998 <__ieee754_pow+0x58>
 8010994:	2e00      	cmp	r6, #0
 8010996:	d1ea      	bne.n	801096e <__ieee754_pow+0x2e>
 8010998:	4592      	cmp	sl, r2
 801099a:	d801      	bhi.n	80109a0 <__ieee754_pow+0x60>
 801099c:	d10e      	bne.n	80109bc <__ieee754_pow+0x7c>
 801099e:	b169      	cbz	r1, 80109bc <__ieee754_pow+0x7c>
 80109a0:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 80109a4:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 80109a8:	431d      	orrs	r5, r3
 80109aa:	d1e0      	bne.n	801096e <__ieee754_pow+0x2e>
 80109ac:	e9dd 3200 	ldrd	r3, r2, [sp]
 80109b0:	18db      	adds	r3, r3, r3
 80109b2:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 80109b6:	4152      	adcs	r2, r2
 80109b8:	429d      	cmp	r5, r3
 80109ba:	e7d4      	b.n	8010966 <__ieee754_pow+0x26>
 80109bc:	2d00      	cmp	r5, #0
 80109be:	46c3      	mov	fp, r8
 80109c0:	da3a      	bge.n	8010a38 <__ieee754_pow+0xf8>
 80109c2:	4a83      	ldr	r2, [pc, #524]	@ (8010bd0 <__ieee754_pow+0x290>)
 80109c4:	4592      	cmp	sl, r2
 80109c6:	d84d      	bhi.n	8010a64 <__ieee754_pow+0x124>
 80109c8:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 80109cc:	4592      	cmp	sl, r2
 80109ce:	f240 84c7 	bls.w	8011360 <__ieee754_pow+0xa20>
 80109d2:	ea4f 522a 	mov.w	r2, sl, asr #20
 80109d6:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80109da:	2a14      	cmp	r2, #20
 80109dc:	dd0f      	ble.n	80109fe <__ieee754_pow+0xbe>
 80109de:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80109e2:	fa21 f402 	lsr.w	r4, r1, r2
 80109e6:	fa04 f202 	lsl.w	r2, r4, r2
 80109ea:	428a      	cmp	r2, r1
 80109ec:	f040 84b8 	bne.w	8011360 <__ieee754_pow+0xa20>
 80109f0:	f004 0401 	and.w	r4, r4, #1
 80109f4:	f1c4 0402 	rsb	r4, r4, #2
 80109f8:	2900      	cmp	r1, #0
 80109fa:	d158      	bne.n	8010aae <__ieee754_pow+0x16e>
 80109fc:	e00e      	b.n	8010a1c <__ieee754_pow+0xdc>
 80109fe:	2900      	cmp	r1, #0
 8010a00:	d154      	bne.n	8010aac <__ieee754_pow+0x16c>
 8010a02:	f1c2 0214 	rsb	r2, r2, #20
 8010a06:	fa4a f402 	asr.w	r4, sl, r2
 8010a0a:	fa04 f202 	lsl.w	r2, r4, r2
 8010a0e:	4552      	cmp	r2, sl
 8010a10:	f040 84a3 	bne.w	801135a <__ieee754_pow+0xa1a>
 8010a14:	f004 0401 	and.w	r4, r4, #1
 8010a18:	f1c4 0402 	rsb	r4, r4, #2
 8010a1c:	4a6d      	ldr	r2, [pc, #436]	@ (8010bd4 <__ieee754_pow+0x294>)
 8010a1e:	4592      	cmp	sl, r2
 8010a20:	d12e      	bne.n	8010a80 <__ieee754_pow+0x140>
 8010a22:	f1b9 0f00 	cmp.w	r9, #0
 8010a26:	f280 8494 	bge.w	8011352 <__ieee754_pow+0xa12>
 8010a2a:	496a      	ldr	r1, [pc, #424]	@ (8010bd4 <__ieee754_pow+0x294>)
 8010a2c:	4632      	mov	r2, r6
 8010a2e:	463b      	mov	r3, r7
 8010a30:	2000      	movs	r0, #0
 8010a32:	f7ef ff13 	bl	800085c <__aeabi_ddiv>
 8010a36:	e7a0      	b.n	801097a <__ieee754_pow+0x3a>
 8010a38:	2400      	movs	r4, #0
 8010a3a:	bbc1      	cbnz	r1, 8010aae <__ieee754_pow+0x16e>
 8010a3c:	4a63      	ldr	r2, [pc, #396]	@ (8010bcc <__ieee754_pow+0x28c>)
 8010a3e:	4592      	cmp	sl, r2
 8010a40:	d1ec      	bne.n	8010a1c <__ieee754_pow+0xdc>
 8010a42:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 8010a46:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8010a4a:	431a      	orrs	r2, r3
 8010a4c:	f000 8479 	beq.w	8011342 <__ieee754_pow+0xa02>
 8010a50:	4b61      	ldr	r3, [pc, #388]	@ (8010bd8 <__ieee754_pow+0x298>)
 8010a52:	4598      	cmp	r8, r3
 8010a54:	d908      	bls.n	8010a68 <__ieee754_pow+0x128>
 8010a56:	f1b9 0f00 	cmp.w	r9, #0
 8010a5a:	f2c0 8476 	blt.w	801134a <__ieee754_pow+0xa0a>
 8010a5e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010a62:	e78a      	b.n	801097a <__ieee754_pow+0x3a>
 8010a64:	2402      	movs	r4, #2
 8010a66:	e7e8      	b.n	8010a3a <__ieee754_pow+0xfa>
 8010a68:	f1b9 0f00 	cmp.w	r9, #0
 8010a6c:	f04f 0000 	mov.w	r0, #0
 8010a70:	f04f 0100 	mov.w	r1, #0
 8010a74:	da81      	bge.n	801097a <__ieee754_pow+0x3a>
 8010a76:	e9dd 0300 	ldrd	r0, r3, [sp]
 8010a7a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8010a7e:	e77c      	b.n	801097a <__ieee754_pow+0x3a>
 8010a80:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8010a84:	d106      	bne.n	8010a94 <__ieee754_pow+0x154>
 8010a86:	4632      	mov	r2, r6
 8010a88:	463b      	mov	r3, r7
 8010a8a:	4630      	mov	r0, r6
 8010a8c:	4639      	mov	r1, r7
 8010a8e:	f7ef fdbb 	bl	8000608 <__aeabi_dmul>
 8010a92:	e772      	b.n	801097a <__ieee754_pow+0x3a>
 8010a94:	4a51      	ldr	r2, [pc, #324]	@ (8010bdc <__ieee754_pow+0x29c>)
 8010a96:	4591      	cmp	r9, r2
 8010a98:	d109      	bne.n	8010aae <__ieee754_pow+0x16e>
 8010a9a:	2d00      	cmp	r5, #0
 8010a9c:	db07      	blt.n	8010aae <__ieee754_pow+0x16e>
 8010a9e:	ec47 6b10 	vmov	d0, r6, r7
 8010aa2:	b011      	add	sp, #68	@ 0x44
 8010aa4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010aa8:	f000 bd52 	b.w	8011550 <__ieee754_sqrt>
 8010aac:	2400      	movs	r4, #0
 8010aae:	ec47 6b10 	vmov	d0, r6, r7
 8010ab2:	9302      	str	r3, [sp, #8]
 8010ab4:	f000 fc88 	bl	80113c8 <fabs>
 8010ab8:	9b02      	ldr	r3, [sp, #8]
 8010aba:	ec51 0b10 	vmov	r0, r1, d0
 8010abe:	bb53      	cbnz	r3, 8010b16 <__ieee754_pow+0x1d6>
 8010ac0:	4b44      	ldr	r3, [pc, #272]	@ (8010bd4 <__ieee754_pow+0x294>)
 8010ac2:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 8010ac6:	429a      	cmp	r2, r3
 8010ac8:	d002      	beq.n	8010ad0 <__ieee754_pow+0x190>
 8010aca:	f1b8 0f00 	cmp.w	r8, #0
 8010ace:	d122      	bne.n	8010b16 <__ieee754_pow+0x1d6>
 8010ad0:	f1b9 0f00 	cmp.w	r9, #0
 8010ad4:	da05      	bge.n	8010ae2 <__ieee754_pow+0x1a2>
 8010ad6:	4602      	mov	r2, r0
 8010ad8:	460b      	mov	r3, r1
 8010ada:	2000      	movs	r0, #0
 8010adc:	493d      	ldr	r1, [pc, #244]	@ (8010bd4 <__ieee754_pow+0x294>)
 8010ade:	f7ef febd 	bl	800085c <__aeabi_ddiv>
 8010ae2:	2d00      	cmp	r5, #0
 8010ae4:	f6bf af49 	bge.w	801097a <__ieee754_pow+0x3a>
 8010ae8:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8010aec:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8010af0:	ea58 0804 	orrs.w	r8, r8, r4
 8010af4:	d108      	bne.n	8010b08 <__ieee754_pow+0x1c8>
 8010af6:	4602      	mov	r2, r0
 8010af8:	460b      	mov	r3, r1
 8010afa:	4610      	mov	r0, r2
 8010afc:	4619      	mov	r1, r3
 8010afe:	f7ef fbcb 	bl	8000298 <__aeabi_dsub>
 8010b02:	4602      	mov	r2, r0
 8010b04:	460b      	mov	r3, r1
 8010b06:	e794      	b.n	8010a32 <__ieee754_pow+0xf2>
 8010b08:	2c01      	cmp	r4, #1
 8010b0a:	f47f af36 	bne.w	801097a <__ieee754_pow+0x3a>
 8010b0e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010b12:	4619      	mov	r1, r3
 8010b14:	e731      	b.n	801097a <__ieee754_pow+0x3a>
 8010b16:	0feb      	lsrs	r3, r5, #31
 8010b18:	3b01      	subs	r3, #1
 8010b1a:	ea53 0204 	orrs.w	r2, r3, r4
 8010b1e:	d102      	bne.n	8010b26 <__ieee754_pow+0x1e6>
 8010b20:	4632      	mov	r2, r6
 8010b22:	463b      	mov	r3, r7
 8010b24:	e7e9      	b.n	8010afa <__ieee754_pow+0x1ba>
 8010b26:	3c01      	subs	r4, #1
 8010b28:	431c      	orrs	r4, r3
 8010b2a:	d016      	beq.n	8010b5a <__ieee754_pow+0x21a>
 8010b2c:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8010bb8 <__ieee754_pow+0x278>
 8010b30:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8010b34:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010b38:	f240 8112 	bls.w	8010d60 <__ieee754_pow+0x420>
 8010b3c:	4b28      	ldr	r3, [pc, #160]	@ (8010be0 <__ieee754_pow+0x2a0>)
 8010b3e:	459a      	cmp	sl, r3
 8010b40:	4b25      	ldr	r3, [pc, #148]	@ (8010bd8 <__ieee754_pow+0x298>)
 8010b42:	d916      	bls.n	8010b72 <__ieee754_pow+0x232>
 8010b44:	4598      	cmp	r8, r3
 8010b46:	d80b      	bhi.n	8010b60 <__ieee754_pow+0x220>
 8010b48:	f1b9 0f00 	cmp.w	r9, #0
 8010b4c:	da0b      	bge.n	8010b66 <__ieee754_pow+0x226>
 8010b4e:	2000      	movs	r0, #0
 8010b50:	b011      	add	sp, #68	@ 0x44
 8010b52:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b56:	f000 bcf3 	b.w	8011540 <__math_oflow>
 8010b5a:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8010bc0 <__ieee754_pow+0x280>
 8010b5e:	e7e7      	b.n	8010b30 <__ieee754_pow+0x1f0>
 8010b60:	f1b9 0f00 	cmp.w	r9, #0
 8010b64:	dcf3      	bgt.n	8010b4e <__ieee754_pow+0x20e>
 8010b66:	2000      	movs	r0, #0
 8010b68:	b011      	add	sp, #68	@ 0x44
 8010b6a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b6e:	f000 bcdf 	b.w	8011530 <__math_uflow>
 8010b72:	4598      	cmp	r8, r3
 8010b74:	d20c      	bcs.n	8010b90 <__ieee754_pow+0x250>
 8010b76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010b7a:	2200      	movs	r2, #0
 8010b7c:	2300      	movs	r3, #0
 8010b7e:	f7ef ffb5 	bl	8000aec <__aeabi_dcmplt>
 8010b82:	3800      	subs	r0, #0
 8010b84:	bf18      	it	ne
 8010b86:	2001      	movne	r0, #1
 8010b88:	f1b9 0f00 	cmp.w	r9, #0
 8010b8c:	daec      	bge.n	8010b68 <__ieee754_pow+0x228>
 8010b8e:	e7df      	b.n	8010b50 <__ieee754_pow+0x210>
 8010b90:	4b10      	ldr	r3, [pc, #64]	@ (8010bd4 <__ieee754_pow+0x294>)
 8010b92:	4598      	cmp	r8, r3
 8010b94:	f04f 0200 	mov.w	r2, #0
 8010b98:	d924      	bls.n	8010be4 <__ieee754_pow+0x2a4>
 8010b9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010b9e:	2300      	movs	r3, #0
 8010ba0:	f7ef ffa4 	bl	8000aec <__aeabi_dcmplt>
 8010ba4:	3800      	subs	r0, #0
 8010ba6:	bf18      	it	ne
 8010ba8:	2001      	movne	r0, #1
 8010baa:	f1b9 0f00 	cmp.w	r9, #0
 8010bae:	dccf      	bgt.n	8010b50 <__ieee754_pow+0x210>
 8010bb0:	e7da      	b.n	8010b68 <__ieee754_pow+0x228>
 8010bb2:	bf00      	nop
 8010bb4:	f3af 8000 	nop.w
 8010bb8:	00000000 	.word	0x00000000
 8010bbc:	3ff00000 	.word	0x3ff00000
 8010bc0:	00000000 	.word	0x00000000
 8010bc4:	bff00000 	.word	0xbff00000
 8010bc8:	fff00000 	.word	0xfff00000
 8010bcc:	7ff00000 	.word	0x7ff00000
 8010bd0:	433fffff 	.word	0x433fffff
 8010bd4:	3ff00000 	.word	0x3ff00000
 8010bd8:	3fefffff 	.word	0x3fefffff
 8010bdc:	3fe00000 	.word	0x3fe00000
 8010be0:	43f00000 	.word	0x43f00000
 8010be4:	4b5a      	ldr	r3, [pc, #360]	@ (8010d50 <__ieee754_pow+0x410>)
 8010be6:	f7ef fb57 	bl	8000298 <__aeabi_dsub>
 8010bea:	a351      	add	r3, pc, #324	@ (adr r3, 8010d30 <__ieee754_pow+0x3f0>)
 8010bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bf0:	4604      	mov	r4, r0
 8010bf2:	460d      	mov	r5, r1
 8010bf4:	f7ef fd08 	bl	8000608 <__aeabi_dmul>
 8010bf8:	a34f      	add	r3, pc, #316	@ (adr r3, 8010d38 <__ieee754_pow+0x3f8>)
 8010bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bfe:	4606      	mov	r6, r0
 8010c00:	460f      	mov	r7, r1
 8010c02:	4620      	mov	r0, r4
 8010c04:	4629      	mov	r1, r5
 8010c06:	f7ef fcff 	bl	8000608 <__aeabi_dmul>
 8010c0a:	4b52      	ldr	r3, [pc, #328]	@ (8010d54 <__ieee754_pow+0x414>)
 8010c0c:	4682      	mov	sl, r0
 8010c0e:	468b      	mov	fp, r1
 8010c10:	2200      	movs	r2, #0
 8010c12:	4620      	mov	r0, r4
 8010c14:	4629      	mov	r1, r5
 8010c16:	f7ef fcf7 	bl	8000608 <__aeabi_dmul>
 8010c1a:	4602      	mov	r2, r0
 8010c1c:	460b      	mov	r3, r1
 8010c1e:	a148      	add	r1, pc, #288	@ (adr r1, 8010d40 <__ieee754_pow+0x400>)
 8010c20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010c24:	f7ef fb38 	bl	8000298 <__aeabi_dsub>
 8010c28:	4622      	mov	r2, r4
 8010c2a:	462b      	mov	r3, r5
 8010c2c:	f7ef fcec 	bl	8000608 <__aeabi_dmul>
 8010c30:	4602      	mov	r2, r0
 8010c32:	460b      	mov	r3, r1
 8010c34:	2000      	movs	r0, #0
 8010c36:	4948      	ldr	r1, [pc, #288]	@ (8010d58 <__ieee754_pow+0x418>)
 8010c38:	f7ef fb2e 	bl	8000298 <__aeabi_dsub>
 8010c3c:	4622      	mov	r2, r4
 8010c3e:	4680      	mov	r8, r0
 8010c40:	4689      	mov	r9, r1
 8010c42:	462b      	mov	r3, r5
 8010c44:	4620      	mov	r0, r4
 8010c46:	4629      	mov	r1, r5
 8010c48:	f7ef fcde 	bl	8000608 <__aeabi_dmul>
 8010c4c:	4602      	mov	r2, r0
 8010c4e:	460b      	mov	r3, r1
 8010c50:	4640      	mov	r0, r8
 8010c52:	4649      	mov	r1, r9
 8010c54:	f7ef fcd8 	bl	8000608 <__aeabi_dmul>
 8010c58:	a33b      	add	r3, pc, #236	@ (adr r3, 8010d48 <__ieee754_pow+0x408>)
 8010c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c5e:	f7ef fcd3 	bl	8000608 <__aeabi_dmul>
 8010c62:	4602      	mov	r2, r0
 8010c64:	460b      	mov	r3, r1
 8010c66:	4650      	mov	r0, sl
 8010c68:	4659      	mov	r1, fp
 8010c6a:	f7ef fb15 	bl	8000298 <__aeabi_dsub>
 8010c6e:	4602      	mov	r2, r0
 8010c70:	460b      	mov	r3, r1
 8010c72:	4680      	mov	r8, r0
 8010c74:	4689      	mov	r9, r1
 8010c76:	4630      	mov	r0, r6
 8010c78:	4639      	mov	r1, r7
 8010c7a:	f7ef fb0f 	bl	800029c <__adddf3>
 8010c7e:	2400      	movs	r4, #0
 8010c80:	4632      	mov	r2, r6
 8010c82:	463b      	mov	r3, r7
 8010c84:	4620      	mov	r0, r4
 8010c86:	460d      	mov	r5, r1
 8010c88:	f7ef fb06 	bl	8000298 <__aeabi_dsub>
 8010c8c:	4602      	mov	r2, r0
 8010c8e:	460b      	mov	r3, r1
 8010c90:	4640      	mov	r0, r8
 8010c92:	4649      	mov	r1, r9
 8010c94:	f7ef fb00 	bl	8000298 <__aeabi_dsub>
 8010c98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010c9c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010ca0:	2300      	movs	r3, #0
 8010ca2:	9304      	str	r3, [sp, #16]
 8010ca4:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8010ca8:	4606      	mov	r6, r0
 8010caa:	460f      	mov	r7, r1
 8010cac:	4652      	mov	r2, sl
 8010cae:	465b      	mov	r3, fp
 8010cb0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010cb4:	f7ef faf0 	bl	8000298 <__aeabi_dsub>
 8010cb8:	4622      	mov	r2, r4
 8010cba:	462b      	mov	r3, r5
 8010cbc:	f7ef fca4 	bl	8000608 <__aeabi_dmul>
 8010cc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010cc4:	4680      	mov	r8, r0
 8010cc6:	4689      	mov	r9, r1
 8010cc8:	4630      	mov	r0, r6
 8010cca:	4639      	mov	r1, r7
 8010ccc:	f7ef fc9c 	bl	8000608 <__aeabi_dmul>
 8010cd0:	4602      	mov	r2, r0
 8010cd2:	460b      	mov	r3, r1
 8010cd4:	4640      	mov	r0, r8
 8010cd6:	4649      	mov	r1, r9
 8010cd8:	f7ef fae0 	bl	800029c <__adddf3>
 8010cdc:	4652      	mov	r2, sl
 8010cde:	465b      	mov	r3, fp
 8010ce0:	4606      	mov	r6, r0
 8010ce2:	460f      	mov	r7, r1
 8010ce4:	4620      	mov	r0, r4
 8010ce6:	4629      	mov	r1, r5
 8010ce8:	f7ef fc8e 	bl	8000608 <__aeabi_dmul>
 8010cec:	460b      	mov	r3, r1
 8010cee:	4602      	mov	r2, r0
 8010cf0:	4680      	mov	r8, r0
 8010cf2:	4689      	mov	r9, r1
 8010cf4:	4630      	mov	r0, r6
 8010cf6:	4639      	mov	r1, r7
 8010cf8:	f7ef fad0 	bl	800029c <__adddf3>
 8010cfc:	4b17      	ldr	r3, [pc, #92]	@ (8010d5c <__ieee754_pow+0x41c>)
 8010cfe:	4299      	cmp	r1, r3
 8010d00:	4604      	mov	r4, r0
 8010d02:	460d      	mov	r5, r1
 8010d04:	468a      	mov	sl, r1
 8010d06:	468b      	mov	fp, r1
 8010d08:	f340 82ef 	ble.w	80112ea <__ieee754_pow+0x9aa>
 8010d0c:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8010d10:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8010d14:	4303      	orrs	r3, r0
 8010d16:	f000 81e8 	beq.w	80110ea <__ieee754_pow+0x7aa>
 8010d1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010d1e:	2200      	movs	r2, #0
 8010d20:	2300      	movs	r3, #0
 8010d22:	f7ef fee3 	bl	8000aec <__aeabi_dcmplt>
 8010d26:	3800      	subs	r0, #0
 8010d28:	bf18      	it	ne
 8010d2a:	2001      	movne	r0, #1
 8010d2c:	e710      	b.n	8010b50 <__ieee754_pow+0x210>
 8010d2e:	bf00      	nop
 8010d30:	60000000 	.word	0x60000000
 8010d34:	3ff71547 	.word	0x3ff71547
 8010d38:	f85ddf44 	.word	0xf85ddf44
 8010d3c:	3e54ae0b 	.word	0x3e54ae0b
 8010d40:	55555555 	.word	0x55555555
 8010d44:	3fd55555 	.word	0x3fd55555
 8010d48:	652b82fe 	.word	0x652b82fe
 8010d4c:	3ff71547 	.word	0x3ff71547
 8010d50:	3ff00000 	.word	0x3ff00000
 8010d54:	3fd00000 	.word	0x3fd00000
 8010d58:	3fe00000 	.word	0x3fe00000
 8010d5c:	408fffff 	.word	0x408fffff
 8010d60:	4bd5      	ldr	r3, [pc, #852]	@ (80110b8 <__ieee754_pow+0x778>)
 8010d62:	402b      	ands	r3, r5
 8010d64:	2200      	movs	r2, #0
 8010d66:	b92b      	cbnz	r3, 8010d74 <__ieee754_pow+0x434>
 8010d68:	4bd4      	ldr	r3, [pc, #848]	@ (80110bc <__ieee754_pow+0x77c>)
 8010d6a:	f7ef fc4d 	bl	8000608 <__aeabi_dmul>
 8010d6e:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8010d72:	468b      	mov	fp, r1
 8010d74:	ea4f 532b 	mov.w	r3, fp, asr #20
 8010d78:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8010d7c:	4413      	add	r3, r2
 8010d7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8010d80:	4bcf      	ldr	r3, [pc, #828]	@ (80110c0 <__ieee754_pow+0x780>)
 8010d82:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8010d86:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8010d8a:	459b      	cmp	fp, r3
 8010d8c:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8010d90:	dd08      	ble.n	8010da4 <__ieee754_pow+0x464>
 8010d92:	4bcc      	ldr	r3, [pc, #816]	@ (80110c4 <__ieee754_pow+0x784>)
 8010d94:	459b      	cmp	fp, r3
 8010d96:	f340 81a5 	ble.w	80110e4 <__ieee754_pow+0x7a4>
 8010d9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010d9c:	3301      	adds	r3, #1
 8010d9e:	930a      	str	r3, [sp, #40]	@ 0x28
 8010da0:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8010da4:	f04f 0a00 	mov.w	sl, #0
 8010da8:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8010dac:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010dae:	4bc6      	ldr	r3, [pc, #792]	@ (80110c8 <__ieee754_pow+0x788>)
 8010db0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010db4:	ed93 7b00 	vldr	d7, [r3]
 8010db8:	4629      	mov	r1, r5
 8010dba:	ec53 2b17 	vmov	r2, r3, d7
 8010dbe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010dc2:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010dc6:	f7ef fa67 	bl	8000298 <__aeabi_dsub>
 8010dca:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8010dce:	4606      	mov	r6, r0
 8010dd0:	460f      	mov	r7, r1
 8010dd2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010dd6:	f7ef fa61 	bl	800029c <__adddf3>
 8010dda:	4602      	mov	r2, r0
 8010ddc:	460b      	mov	r3, r1
 8010dde:	2000      	movs	r0, #0
 8010de0:	49ba      	ldr	r1, [pc, #744]	@ (80110cc <__ieee754_pow+0x78c>)
 8010de2:	f7ef fd3b 	bl	800085c <__aeabi_ddiv>
 8010de6:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8010dea:	4602      	mov	r2, r0
 8010dec:	460b      	mov	r3, r1
 8010dee:	4630      	mov	r0, r6
 8010df0:	4639      	mov	r1, r7
 8010df2:	f7ef fc09 	bl	8000608 <__aeabi_dmul>
 8010df6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010dfa:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8010dfe:	106d      	asrs	r5, r5, #1
 8010e00:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8010e04:	f04f 0b00 	mov.w	fp, #0
 8010e08:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8010e0c:	4661      	mov	r1, ip
 8010e0e:	2200      	movs	r2, #0
 8010e10:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8010e14:	4658      	mov	r0, fp
 8010e16:	46e1      	mov	r9, ip
 8010e18:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8010e1c:	4614      	mov	r4, r2
 8010e1e:	461d      	mov	r5, r3
 8010e20:	f7ef fbf2 	bl	8000608 <__aeabi_dmul>
 8010e24:	4602      	mov	r2, r0
 8010e26:	460b      	mov	r3, r1
 8010e28:	4630      	mov	r0, r6
 8010e2a:	4639      	mov	r1, r7
 8010e2c:	f7ef fa34 	bl	8000298 <__aeabi_dsub>
 8010e30:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010e34:	4606      	mov	r6, r0
 8010e36:	460f      	mov	r7, r1
 8010e38:	4620      	mov	r0, r4
 8010e3a:	4629      	mov	r1, r5
 8010e3c:	f7ef fa2c 	bl	8000298 <__aeabi_dsub>
 8010e40:	4602      	mov	r2, r0
 8010e42:	460b      	mov	r3, r1
 8010e44:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010e48:	f7ef fa26 	bl	8000298 <__aeabi_dsub>
 8010e4c:	465a      	mov	r2, fp
 8010e4e:	464b      	mov	r3, r9
 8010e50:	f7ef fbda 	bl	8000608 <__aeabi_dmul>
 8010e54:	4602      	mov	r2, r0
 8010e56:	460b      	mov	r3, r1
 8010e58:	4630      	mov	r0, r6
 8010e5a:	4639      	mov	r1, r7
 8010e5c:	f7ef fa1c 	bl	8000298 <__aeabi_dsub>
 8010e60:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8010e64:	f7ef fbd0 	bl	8000608 <__aeabi_dmul>
 8010e68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010e6c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010e70:	4610      	mov	r0, r2
 8010e72:	4619      	mov	r1, r3
 8010e74:	f7ef fbc8 	bl	8000608 <__aeabi_dmul>
 8010e78:	a37d      	add	r3, pc, #500	@ (adr r3, 8011070 <__ieee754_pow+0x730>)
 8010e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e7e:	4604      	mov	r4, r0
 8010e80:	460d      	mov	r5, r1
 8010e82:	f7ef fbc1 	bl	8000608 <__aeabi_dmul>
 8010e86:	a37c      	add	r3, pc, #496	@ (adr r3, 8011078 <__ieee754_pow+0x738>)
 8010e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e8c:	f7ef fa06 	bl	800029c <__adddf3>
 8010e90:	4622      	mov	r2, r4
 8010e92:	462b      	mov	r3, r5
 8010e94:	f7ef fbb8 	bl	8000608 <__aeabi_dmul>
 8010e98:	a379      	add	r3, pc, #484	@ (adr r3, 8011080 <__ieee754_pow+0x740>)
 8010e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e9e:	f7ef f9fd 	bl	800029c <__adddf3>
 8010ea2:	4622      	mov	r2, r4
 8010ea4:	462b      	mov	r3, r5
 8010ea6:	f7ef fbaf 	bl	8000608 <__aeabi_dmul>
 8010eaa:	a377      	add	r3, pc, #476	@ (adr r3, 8011088 <__ieee754_pow+0x748>)
 8010eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eb0:	f7ef f9f4 	bl	800029c <__adddf3>
 8010eb4:	4622      	mov	r2, r4
 8010eb6:	462b      	mov	r3, r5
 8010eb8:	f7ef fba6 	bl	8000608 <__aeabi_dmul>
 8010ebc:	a374      	add	r3, pc, #464	@ (adr r3, 8011090 <__ieee754_pow+0x750>)
 8010ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ec2:	f7ef f9eb 	bl	800029c <__adddf3>
 8010ec6:	4622      	mov	r2, r4
 8010ec8:	462b      	mov	r3, r5
 8010eca:	f7ef fb9d 	bl	8000608 <__aeabi_dmul>
 8010ece:	a372      	add	r3, pc, #456	@ (adr r3, 8011098 <__ieee754_pow+0x758>)
 8010ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ed4:	f7ef f9e2 	bl	800029c <__adddf3>
 8010ed8:	4622      	mov	r2, r4
 8010eda:	4606      	mov	r6, r0
 8010edc:	460f      	mov	r7, r1
 8010ede:	462b      	mov	r3, r5
 8010ee0:	4620      	mov	r0, r4
 8010ee2:	4629      	mov	r1, r5
 8010ee4:	f7ef fb90 	bl	8000608 <__aeabi_dmul>
 8010ee8:	4602      	mov	r2, r0
 8010eea:	460b      	mov	r3, r1
 8010eec:	4630      	mov	r0, r6
 8010eee:	4639      	mov	r1, r7
 8010ef0:	f7ef fb8a 	bl	8000608 <__aeabi_dmul>
 8010ef4:	465a      	mov	r2, fp
 8010ef6:	4604      	mov	r4, r0
 8010ef8:	460d      	mov	r5, r1
 8010efa:	464b      	mov	r3, r9
 8010efc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010f00:	f7ef f9cc 	bl	800029c <__adddf3>
 8010f04:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010f08:	f7ef fb7e 	bl	8000608 <__aeabi_dmul>
 8010f0c:	4622      	mov	r2, r4
 8010f0e:	462b      	mov	r3, r5
 8010f10:	f7ef f9c4 	bl	800029c <__adddf3>
 8010f14:	465a      	mov	r2, fp
 8010f16:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010f1a:	464b      	mov	r3, r9
 8010f1c:	4658      	mov	r0, fp
 8010f1e:	4649      	mov	r1, r9
 8010f20:	f7ef fb72 	bl	8000608 <__aeabi_dmul>
 8010f24:	4b6a      	ldr	r3, [pc, #424]	@ (80110d0 <__ieee754_pow+0x790>)
 8010f26:	2200      	movs	r2, #0
 8010f28:	4606      	mov	r6, r0
 8010f2a:	460f      	mov	r7, r1
 8010f2c:	f7ef f9b6 	bl	800029c <__adddf3>
 8010f30:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8010f34:	f7ef f9b2 	bl	800029c <__adddf3>
 8010f38:	46d8      	mov	r8, fp
 8010f3a:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8010f3e:	460d      	mov	r5, r1
 8010f40:	465a      	mov	r2, fp
 8010f42:	460b      	mov	r3, r1
 8010f44:	4640      	mov	r0, r8
 8010f46:	4649      	mov	r1, r9
 8010f48:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8010f4c:	f7ef fb5c 	bl	8000608 <__aeabi_dmul>
 8010f50:	465c      	mov	r4, fp
 8010f52:	4680      	mov	r8, r0
 8010f54:	4689      	mov	r9, r1
 8010f56:	4b5e      	ldr	r3, [pc, #376]	@ (80110d0 <__ieee754_pow+0x790>)
 8010f58:	2200      	movs	r2, #0
 8010f5a:	4620      	mov	r0, r4
 8010f5c:	4629      	mov	r1, r5
 8010f5e:	f7ef f99b 	bl	8000298 <__aeabi_dsub>
 8010f62:	4632      	mov	r2, r6
 8010f64:	463b      	mov	r3, r7
 8010f66:	f7ef f997 	bl	8000298 <__aeabi_dsub>
 8010f6a:	4602      	mov	r2, r0
 8010f6c:	460b      	mov	r3, r1
 8010f6e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010f72:	f7ef f991 	bl	8000298 <__aeabi_dsub>
 8010f76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010f7a:	f7ef fb45 	bl	8000608 <__aeabi_dmul>
 8010f7e:	4622      	mov	r2, r4
 8010f80:	4606      	mov	r6, r0
 8010f82:	460f      	mov	r7, r1
 8010f84:	462b      	mov	r3, r5
 8010f86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010f8a:	f7ef fb3d 	bl	8000608 <__aeabi_dmul>
 8010f8e:	4602      	mov	r2, r0
 8010f90:	460b      	mov	r3, r1
 8010f92:	4630      	mov	r0, r6
 8010f94:	4639      	mov	r1, r7
 8010f96:	f7ef f981 	bl	800029c <__adddf3>
 8010f9a:	4606      	mov	r6, r0
 8010f9c:	460f      	mov	r7, r1
 8010f9e:	4602      	mov	r2, r0
 8010fa0:	460b      	mov	r3, r1
 8010fa2:	4640      	mov	r0, r8
 8010fa4:	4649      	mov	r1, r9
 8010fa6:	f7ef f979 	bl	800029c <__adddf3>
 8010faa:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8010fae:	a33c      	add	r3, pc, #240	@ (adr r3, 80110a0 <__ieee754_pow+0x760>)
 8010fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fb4:	4658      	mov	r0, fp
 8010fb6:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8010fba:	460d      	mov	r5, r1
 8010fbc:	f7ef fb24 	bl	8000608 <__aeabi_dmul>
 8010fc0:	465c      	mov	r4, fp
 8010fc2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010fc6:	4642      	mov	r2, r8
 8010fc8:	464b      	mov	r3, r9
 8010fca:	4620      	mov	r0, r4
 8010fcc:	4629      	mov	r1, r5
 8010fce:	f7ef f963 	bl	8000298 <__aeabi_dsub>
 8010fd2:	4602      	mov	r2, r0
 8010fd4:	460b      	mov	r3, r1
 8010fd6:	4630      	mov	r0, r6
 8010fd8:	4639      	mov	r1, r7
 8010fda:	f7ef f95d 	bl	8000298 <__aeabi_dsub>
 8010fde:	a332      	add	r3, pc, #200	@ (adr r3, 80110a8 <__ieee754_pow+0x768>)
 8010fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fe4:	f7ef fb10 	bl	8000608 <__aeabi_dmul>
 8010fe8:	a331      	add	r3, pc, #196	@ (adr r3, 80110b0 <__ieee754_pow+0x770>)
 8010fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fee:	4606      	mov	r6, r0
 8010ff0:	460f      	mov	r7, r1
 8010ff2:	4620      	mov	r0, r4
 8010ff4:	4629      	mov	r1, r5
 8010ff6:	f7ef fb07 	bl	8000608 <__aeabi_dmul>
 8010ffa:	4602      	mov	r2, r0
 8010ffc:	460b      	mov	r3, r1
 8010ffe:	4630      	mov	r0, r6
 8011000:	4639      	mov	r1, r7
 8011002:	f7ef f94b 	bl	800029c <__adddf3>
 8011006:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8011008:	4b32      	ldr	r3, [pc, #200]	@ (80110d4 <__ieee754_pow+0x794>)
 801100a:	4413      	add	r3, r2
 801100c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011010:	f7ef f944 	bl	800029c <__adddf3>
 8011014:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011018:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801101a:	f7ef fa8b 	bl	8000534 <__aeabi_i2d>
 801101e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8011020:	4b2d      	ldr	r3, [pc, #180]	@ (80110d8 <__ieee754_pow+0x798>)
 8011022:	4413      	add	r3, r2
 8011024:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011028:	4606      	mov	r6, r0
 801102a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801102e:	460f      	mov	r7, r1
 8011030:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011034:	f7ef f932 	bl	800029c <__adddf3>
 8011038:	4642      	mov	r2, r8
 801103a:	464b      	mov	r3, r9
 801103c:	f7ef f92e 	bl	800029c <__adddf3>
 8011040:	4632      	mov	r2, r6
 8011042:	463b      	mov	r3, r7
 8011044:	f7ef f92a 	bl	800029c <__adddf3>
 8011048:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 801104c:	4632      	mov	r2, r6
 801104e:	463b      	mov	r3, r7
 8011050:	4658      	mov	r0, fp
 8011052:	460d      	mov	r5, r1
 8011054:	f7ef f920 	bl	8000298 <__aeabi_dsub>
 8011058:	4642      	mov	r2, r8
 801105a:	464b      	mov	r3, r9
 801105c:	f7ef f91c 	bl	8000298 <__aeabi_dsub>
 8011060:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011064:	f7ef f918 	bl	8000298 <__aeabi_dsub>
 8011068:	465c      	mov	r4, fp
 801106a:	4602      	mov	r2, r0
 801106c:	e036      	b.n	80110dc <__ieee754_pow+0x79c>
 801106e:	bf00      	nop
 8011070:	4a454eef 	.word	0x4a454eef
 8011074:	3fca7e28 	.word	0x3fca7e28
 8011078:	93c9db65 	.word	0x93c9db65
 801107c:	3fcd864a 	.word	0x3fcd864a
 8011080:	a91d4101 	.word	0xa91d4101
 8011084:	3fd17460 	.word	0x3fd17460
 8011088:	518f264d 	.word	0x518f264d
 801108c:	3fd55555 	.word	0x3fd55555
 8011090:	db6fabff 	.word	0xdb6fabff
 8011094:	3fdb6db6 	.word	0x3fdb6db6
 8011098:	33333303 	.word	0x33333303
 801109c:	3fe33333 	.word	0x3fe33333
 80110a0:	e0000000 	.word	0xe0000000
 80110a4:	3feec709 	.word	0x3feec709
 80110a8:	dc3a03fd 	.word	0xdc3a03fd
 80110ac:	3feec709 	.word	0x3feec709
 80110b0:	145b01f5 	.word	0x145b01f5
 80110b4:	be3e2fe0 	.word	0xbe3e2fe0
 80110b8:	7ff00000 	.word	0x7ff00000
 80110bc:	43400000 	.word	0x43400000
 80110c0:	0003988e 	.word	0x0003988e
 80110c4:	000bb679 	.word	0x000bb679
 80110c8:	080145c0 	.word	0x080145c0
 80110cc:	3ff00000 	.word	0x3ff00000
 80110d0:	40080000 	.word	0x40080000
 80110d4:	080145a0 	.word	0x080145a0
 80110d8:	080145b0 	.word	0x080145b0
 80110dc:	460b      	mov	r3, r1
 80110de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80110e2:	e5d7      	b.n	8010c94 <__ieee754_pow+0x354>
 80110e4:	f04f 0a01 	mov.w	sl, #1
 80110e8:	e65e      	b.n	8010da8 <__ieee754_pow+0x468>
 80110ea:	a3b4      	add	r3, pc, #720	@ (adr r3, 80113bc <__ieee754_pow+0xa7c>)
 80110ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110f0:	4630      	mov	r0, r6
 80110f2:	4639      	mov	r1, r7
 80110f4:	f7ef f8d2 	bl	800029c <__adddf3>
 80110f8:	4642      	mov	r2, r8
 80110fa:	e9cd 0100 	strd	r0, r1, [sp]
 80110fe:	464b      	mov	r3, r9
 8011100:	4620      	mov	r0, r4
 8011102:	4629      	mov	r1, r5
 8011104:	f7ef f8c8 	bl	8000298 <__aeabi_dsub>
 8011108:	4602      	mov	r2, r0
 801110a:	460b      	mov	r3, r1
 801110c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011110:	f7ef fd0a 	bl	8000b28 <__aeabi_dcmpgt>
 8011114:	2800      	cmp	r0, #0
 8011116:	f47f ae00 	bne.w	8010d1a <__ieee754_pow+0x3da>
 801111a:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 801111e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8011122:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8011126:	fa43 fa0a 	asr.w	sl, r3, sl
 801112a:	44da      	add	sl, fp
 801112c:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8011130:	489d      	ldr	r0, [pc, #628]	@ (80113a8 <__ieee754_pow+0xa68>)
 8011132:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8011136:	4108      	asrs	r0, r1
 8011138:	ea00 030a 	and.w	r3, r0, sl
 801113c:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8011140:	f1c1 0114 	rsb	r1, r1, #20
 8011144:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8011148:	fa4a fa01 	asr.w	sl, sl, r1
 801114c:	f1bb 0f00 	cmp.w	fp, #0
 8011150:	4640      	mov	r0, r8
 8011152:	4649      	mov	r1, r9
 8011154:	f04f 0200 	mov.w	r2, #0
 8011158:	bfb8      	it	lt
 801115a:	f1ca 0a00 	rsblt	sl, sl, #0
 801115e:	f7ef f89b 	bl	8000298 <__aeabi_dsub>
 8011162:	4680      	mov	r8, r0
 8011164:	4689      	mov	r9, r1
 8011166:	4632      	mov	r2, r6
 8011168:	463b      	mov	r3, r7
 801116a:	4640      	mov	r0, r8
 801116c:	4649      	mov	r1, r9
 801116e:	f7ef f895 	bl	800029c <__adddf3>
 8011172:	2400      	movs	r4, #0
 8011174:	a37c      	add	r3, pc, #496	@ (adr r3, 8011368 <__ieee754_pow+0xa28>)
 8011176:	e9d3 2300 	ldrd	r2, r3, [r3]
 801117a:	4620      	mov	r0, r4
 801117c:	460d      	mov	r5, r1
 801117e:	f7ef fa43 	bl	8000608 <__aeabi_dmul>
 8011182:	4642      	mov	r2, r8
 8011184:	e9cd 0100 	strd	r0, r1, [sp]
 8011188:	464b      	mov	r3, r9
 801118a:	4620      	mov	r0, r4
 801118c:	4629      	mov	r1, r5
 801118e:	f7ef f883 	bl	8000298 <__aeabi_dsub>
 8011192:	4602      	mov	r2, r0
 8011194:	460b      	mov	r3, r1
 8011196:	4630      	mov	r0, r6
 8011198:	4639      	mov	r1, r7
 801119a:	f7ef f87d 	bl	8000298 <__aeabi_dsub>
 801119e:	a374      	add	r3, pc, #464	@ (adr r3, 8011370 <__ieee754_pow+0xa30>)
 80111a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111a4:	f7ef fa30 	bl	8000608 <__aeabi_dmul>
 80111a8:	a373      	add	r3, pc, #460	@ (adr r3, 8011378 <__ieee754_pow+0xa38>)
 80111aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111ae:	4680      	mov	r8, r0
 80111b0:	4689      	mov	r9, r1
 80111b2:	4620      	mov	r0, r4
 80111b4:	4629      	mov	r1, r5
 80111b6:	f7ef fa27 	bl	8000608 <__aeabi_dmul>
 80111ba:	4602      	mov	r2, r0
 80111bc:	460b      	mov	r3, r1
 80111be:	4640      	mov	r0, r8
 80111c0:	4649      	mov	r1, r9
 80111c2:	f7ef f86b 	bl	800029c <__adddf3>
 80111c6:	4604      	mov	r4, r0
 80111c8:	460d      	mov	r5, r1
 80111ca:	4602      	mov	r2, r0
 80111cc:	460b      	mov	r3, r1
 80111ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 80111d2:	f7ef f863 	bl	800029c <__adddf3>
 80111d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80111da:	4680      	mov	r8, r0
 80111dc:	4689      	mov	r9, r1
 80111de:	f7ef f85b 	bl	8000298 <__aeabi_dsub>
 80111e2:	4602      	mov	r2, r0
 80111e4:	460b      	mov	r3, r1
 80111e6:	4620      	mov	r0, r4
 80111e8:	4629      	mov	r1, r5
 80111ea:	f7ef f855 	bl	8000298 <__aeabi_dsub>
 80111ee:	4642      	mov	r2, r8
 80111f0:	4606      	mov	r6, r0
 80111f2:	460f      	mov	r7, r1
 80111f4:	464b      	mov	r3, r9
 80111f6:	4640      	mov	r0, r8
 80111f8:	4649      	mov	r1, r9
 80111fa:	f7ef fa05 	bl	8000608 <__aeabi_dmul>
 80111fe:	a360      	add	r3, pc, #384	@ (adr r3, 8011380 <__ieee754_pow+0xa40>)
 8011200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011204:	4604      	mov	r4, r0
 8011206:	460d      	mov	r5, r1
 8011208:	f7ef f9fe 	bl	8000608 <__aeabi_dmul>
 801120c:	a35e      	add	r3, pc, #376	@ (adr r3, 8011388 <__ieee754_pow+0xa48>)
 801120e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011212:	f7ef f841 	bl	8000298 <__aeabi_dsub>
 8011216:	4622      	mov	r2, r4
 8011218:	462b      	mov	r3, r5
 801121a:	f7ef f9f5 	bl	8000608 <__aeabi_dmul>
 801121e:	a35c      	add	r3, pc, #368	@ (adr r3, 8011390 <__ieee754_pow+0xa50>)
 8011220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011224:	f7ef f83a 	bl	800029c <__adddf3>
 8011228:	4622      	mov	r2, r4
 801122a:	462b      	mov	r3, r5
 801122c:	f7ef f9ec 	bl	8000608 <__aeabi_dmul>
 8011230:	a359      	add	r3, pc, #356	@ (adr r3, 8011398 <__ieee754_pow+0xa58>)
 8011232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011236:	f7ef f82f 	bl	8000298 <__aeabi_dsub>
 801123a:	4622      	mov	r2, r4
 801123c:	462b      	mov	r3, r5
 801123e:	f7ef f9e3 	bl	8000608 <__aeabi_dmul>
 8011242:	a357      	add	r3, pc, #348	@ (adr r3, 80113a0 <__ieee754_pow+0xa60>)
 8011244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011248:	f7ef f828 	bl	800029c <__adddf3>
 801124c:	4622      	mov	r2, r4
 801124e:	462b      	mov	r3, r5
 8011250:	f7ef f9da 	bl	8000608 <__aeabi_dmul>
 8011254:	4602      	mov	r2, r0
 8011256:	460b      	mov	r3, r1
 8011258:	4640      	mov	r0, r8
 801125a:	4649      	mov	r1, r9
 801125c:	f7ef f81c 	bl	8000298 <__aeabi_dsub>
 8011260:	4604      	mov	r4, r0
 8011262:	460d      	mov	r5, r1
 8011264:	4602      	mov	r2, r0
 8011266:	460b      	mov	r3, r1
 8011268:	4640      	mov	r0, r8
 801126a:	4649      	mov	r1, r9
 801126c:	f7ef f9cc 	bl	8000608 <__aeabi_dmul>
 8011270:	2200      	movs	r2, #0
 8011272:	e9cd 0100 	strd	r0, r1, [sp]
 8011276:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801127a:	4620      	mov	r0, r4
 801127c:	4629      	mov	r1, r5
 801127e:	f7ef f80b 	bl	8000298 <__aeabi_dsub>
 8011282:	4602      	mov	r2, r0
 8011284:	460b      	mov	r3, r1
 8011286:	e9dd 0100 	ldrd	r0, r1, [sp]
 801128a:	f7ef fae7 	bl	800085c <__aeabi_ddiv>
 801128e:	4632      	mov	r2, r6
 8011290:	4604      	mov	r4, r0
 8011292:	460d      	mov	r5, r1
 8011294:	463b      	mov	r3, r7
 8011296:	4640      	mov	r0, r8
 8011298:	4649      	mov	r1, r9
 801129a:	f7ef f9b5 	bl	8000608 <__aeabi_dmul>
 801129e:	4632      	mov	r2, r6
 80112a0:	463b      	mov	r3, r7
 80112a2:	f7ee fffb 	bl	800029c <__adddf3>
 80112a6:	4602      	mov	r2, r0
 80112a8:	460b      	mov	r3, r1
 80112aa:	4620      	mov	r0, r4
 80112ac:	4629      	mov	r1, r5
 80112ae:	f7ee fff3 	bl	8000298 <__aeabi_dsub>
 80112b2:	4642      	mov	r2, r8
 80112b4:	464b      	mov	r3, r9
 80112b6:	f7ee ffef 	bl	8000298 <__aeabi_dsub>
 80112ba:	460b      	mov	r3, r1
 80112bc:	4602      	mov	r2, r0
 80112be:	493b      	ldr	r1, [pc, #236]	@ (80113ac <__ieee754_pow+0xa6c>)
 80112c0:	2000      	movs	r0, #0
 80112c2:	f7ee ffe9 	bl	8000298 <__aeabi_dsub>
 80112c6:	ec41 0b10 	vmov	d0, r0, r1
 80112ca:	ee10 3a90 	vmov	r3, s1
 80112ce:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80112d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80112d6:	da30      	bge.n	801133a <__ieee754_pow+0x9fa>
 80112d8:	4650      	mov	r0, sl
 80112da:	f000 f87d 	bl	80113d8 <scalbn>
 80112de:	ec51 0b10 	vmov	r0, r1, d0
 80112e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80112e6:	f7ff bbd2 	b.w	8010a8e <__ieee754_pow+0x14e>
 80112ea:	4c31      	ldr	r4, [pc, #196]	@ (80113b0 <__ieee754_pow+0xa70>)
 80112ec:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80112f0:	42a3      	cmp	r3, r4
 80112f2:	d91a      	bls.n	801132a <__ieee754_pow+0x9ea>
 80112f4:	4b2f      	ldr	r3, [pc, #188]	@ (80113b4 <__ieee754_pow+0xa74>)
 80112f6:	440b      	add	r3, r1
 80112f8:	4303      	orrs	r3, r0
 80112fa:	d009      	beq.n	8011310 <__ieee754_pow+0x9d0>
 80112fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011300:	2200      	movs	r2, #0
 8011302:	2300      	movs	r3, #0
 8011304:	f7ef fbf2 	bl	8000aec <__aeabi_dcmplt>
 8011308:	3800      	subs	r0, #0
 801130a:	bf18      	it	ne
 801130c:	2001      	movne	r0, #1
 801130e:	e42b      	b.n	8010b68 <__ieee754_pow+0x228>
 8011310:	4642      	mov	r2, r8
 8011312:	464b      	mov	r3, r9
 8011314:	f7ee ffc0 	bl	8000298 <__aeabi_dsub>
 8011318:	4632      	mov	r2, r6
 801131a:	463b      	mov	r3, r7
 801131c:	f7ef fbfa 	bl	8000b14 <__aeabi_dcmpge>
 8011320:	2800      	cmp	r0, #0
 8011322:	d1eb      	bne.n	80112fc <__ieee754_pow+0x9bc>
 8011324:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 80113c4 <__ieee754_pow+0xa84>
 8011328:	e6f7      	b.n	801111a <__ieee754_pow+0x7da>
 801132a:	469a      	mov	sl, r3
 801132c:	4b22      	ldr	r3, [pc, #136]	@ (80113b8 <__ieee754_pow+0xa78>)
 801132e:	459a      	cmp	sl, r3
 8011330:	f63f aef3 	bhi.w	801111a <__ieee754_pow+0x7da>
 8011334:	f8dd a010 	ldr.w	sl, [sp, #16]
 8011338:	e715      	b.n	8011166 <__ieee754_pow+0x826>
 801133a:	ec51 0b10 	vmov	r0, r1, d0
 801133e:	4619      	mov	r1, r3
 8011340:	e7cf      	b.n	80112e2 <__ieee754_pow+0x9a2>
 8011342:	491a      	ldr	r1, [pc, #104]	@ (80113ac <__ieee754_pow+0xa6c>)
 8011344:	2000      	movs	r0, #0
 8011346:	f7ff bb18 	b.w	801097a <__ieee754_pow+0x3a>
 801134a:	2000      	movs	r0, #0
 801134c:	2100      	movs	r1, #0
 801134e:	f7ff bb14 	b.w	801097a <__ieee754_pow+0x3a>
 8011352:	4630      	mov	r0, r6
 8011354:	4639      	mov	r1, r7
 8011356:	f7ff bb10 	b.w	801097a <__ieee754_pow+0x3a>
 801135a:	460c      	mov	r4, r1
 801135c:	f7ff bb5e 	b.w	8010a1c <__ieee754_pow+0xdc>
 8011360:	2400      	movs	r4, #0
 8011362:	f7ff bb49 	b.w	80109f8 <__ieee754_pow+0xb8>
 8011366:	bf00      	nop
 8011368:	00000000 	.word	0x00000000
 801136c:	3fe62e43 	.word	0x3fe62e43
 8011370:	fefa39ef 	.word	0xfefa39ef
 8011374:	3fe62e42 	.word	0x3fe62e42
 8011378:	0ca86c39 	.word	0x0ca86c39
 801137c:	be205c61 	.word	0xbe205c61
 8011380:	72bea4d0 	.word	0x72bea4d0
 8011384:	3e663769 	.word	0x3e663769
 8011388:	c5d26bf1 	.word	0xc5d26bf1
 801138c:	3ebbbd41 	.word	0x3ebbbd41
 8011390:	af25de2c 	.word	0xaf25de2c
 8011394:	3f11566a 	.word	0x3f11566a
 8011398:	16bebd93 	.word	0x16bebd93
 801139c:	3f66c16c 	.word	0x3f66c16c
 80113a0:	5555553e 	.word	0x5555553e
 80113a4:	3fc55555 	.word	0x3fc55555
 80113a8:	fff00000 	.word	0xfff00000
 80113ac:	3ff00000 	.word	0x3ff00000
 80113b0:	4090cbff 	.word	0x4090cbff
 80113b4:	3f6f3400 	.word	0x3f6f3400
 80113b8:	3fe00000 	.word	0x3fe00000
 80113bc:	652b82fe 	.word	0x652b82fe
 80113c0:	3c971547 	.word	0x3c971547
 80113c4:	4090cc00 	.word	0x4090cc00

080113c8 <fabs>:
 80113c8:	ec51 0b10 	vmov	r0, r1, d0
 80113cc:	4602      	mov	r2, r0
 80113ce:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80113d2:	ec43 2b10 	vmov	d0, r2, r3
 80113d6:	4770      	bx	lr

080113d8 <scalbn>:
 80113d8:	b570      	push	{r4, r5, r6, lr}
 80113da:	ec55 4b10 	vmov	r4, r5, d0
 80113de:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80113e2:	4606      	mov	r6, r0
 80113e4:	462b      	mov	r3, r5
 80113e6:	b991      	cbnz	r1, 801140e <scalbn+0x36>
 80113e8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80113ec:	4323      	orrs	r3, r4
 80113ee:	d03d      	beq.n	801146c <scalbn+0x94>
 80113f0:	4b35      	ldr	r3, [pc, #212]	@ (80114c8 <scalbn+0xf0>)
 80113f2:	4620      	mov	r0, r4
 80113f4:	4629      	mov	r1, r5
 80113f6:	2200      	movs	r2, #0
 80113f8:	f7ef f906 	bl	8000608 <__aeabi_dmul>
 80113fc:	4b33      	ldr	r3, [pc, #204]	@ (80114cc <scalbn+0xf4>)
 80113fe:	429e      	cmp	r6, r3
 8011400:	4604      	mov	r4, r0
 8011402:	460d      	mov	r5, r1
 8011404:	da0f      	bge.n	8011426 <scalbn+0x4e>
 8011406:	a328      	add	r3, pc, #160	@ (adr r3, 80114a8 <scalbn+0xd0>)
 8011408:	e9d3 2300 	ldrd	r2, r3, [r3]
 801140c:	e01e      	b.n	801144c <scalbn+0x74>
 801140e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8011412:	4291      	cmp	r1, r2
 8011414:	d10b      	bne.n	801142e <scalbn+0x56>
 8011416:	4622      	mov	r2, r4
 8011418:	4620      	mov	r0, r4
 801141a:	4629      	mov	r1, r5
 801141c:	f7ee ff3e 	bl	800029c <__adddf3>
 8011420:	4604      	mov	r4, r0
 8011422:	460d      	mov	r5, r1
 8011424:	e022      	b.n	801146c <scalbn+0x94>
 8011426:	460b      	mov	r3, r1
 8011428:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801142c:	3936      	subs	r1, #54	@ 0x36
 801142e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8011432:	4296      	cmp	r6, r2
 8011434:	dd0d      	ble.n	8011452 <scalbn+0x7a>
 8011436:	2d00      	cmp	r5, #0
 8011438:	a11d      	add	r1, pc, #116	@ (adr r1, 80114b0 <scalbn+0xd8>)
 801143a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801143e:	da02      	bge.n	8011446 <scalbn+0x6e>
 8011440:	a11d      	add	r1, pc, #116	@ (adr r1, 80114b8 <scalbn+0xe0>)
 8011442:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011446:	a31a      	add	r3, pc, #104	@ (adr r3, 80114b0 <scalbn+0xd8>)
 8011448:	e9d3 2300 	ldrd	r2, r3, [r3]
 801144c:	f7ef f8dc 	bl	8000608 <__aeabi_dmul>
 8011450:	e7e6      	b.n	8011420 <scalbn+0x48>
 8011452:	1872      	adds	r2, r6, r1
 8011454:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8011458:	428a      	cmp	r2, r1
 801145a:	dcec      	bgt.n	8011436 <scalbn+0x5e>
 801145c:	2a00      	cmp	r2, #0
 801145e:	dd08      	ble.n	8011472 <scalbn+0x9a>
 8011460:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8011464:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8011468:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801146c:	ec45 4b10 	vmov	d0, r4, r5
 8011470:	bd70      	pop	{r4, r5, r6, pc}
 8011472:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8011476:	da08      	bge.n	801148a <scalbn+0xb2>
 8011478:	2d00      	cmp	r5, #0
 801147a:	a10b      	add	r1, pc, #44	@ (adr r1, 80114a8 <scalbn+0xd0>)
 801147c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011480:	dac1      	bge.n	8011406 <scalbn+0x2e>
 8011482:	a10f      	add	r1, pc, #60	@ (adr r1, 80114c0 <scalbn+0xe8>)
 8011484:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011488:	e7bd      	b.n	8011406 <scalbn+0x2e>
 801148a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801148e:	3236      	adds	r2, #54	@ 0x36
 8011490:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8011494:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8011498:	4620      	mov	r0, r4
 801149a:	4b0d      	ldr	r3, [pc, #52]	@ (80114d0 <scalbn+0xf8>)
 801149c:	4629      	mov	r1, r5
 801149e:	2200      	movs	r2, #0
 80114a0:	e7d4      	b.n	801144c <scalbn+0x74>
 80114a2:	bf00      	nop
 80114a4:	f3af 8000 	nop.w
 80114a8:	c2f8f359 	.word	0xc2f8f359
 80114ac:	01a56e1f 	.word	0x01a56e1f
 80114b0:	8800759c 	.word	0x8800759c
 80114b4:	7e37e43c 	.word	0x7e37e43c
 80114b8:	8800759c 	.word	0x8800759c
 80114bc:	fe37e43c 	.word	0xfe37e43c
 80114c0:	c2f8f359 	.word	0xc2f8f359
 80114c4:	81a56e1f 	.word	0x81a56e1f
 80114c8:	43500000 	.word	0x43500000
 80114cc:	ffff3cb0 	.word	0xffff3cb0
 80114d0:	3c900000 	.word	0x3c900000

080114d4 <with_errno>:
 80114d4:	b510      	push	{r4, lr}
 80114d6:	ed2d 8b02 	vpush	{d8}
 80114da:	eeb0 8a40 	vmov.f32	s16, s0
 80114de:	eef0 8a60 	vmov.f32	s17, s1
 80114e2:	4604      	mov	r4, r0
 80114e4:	f7fb fe46 	bl	800d174 <__errno>
 80114e8:	eeb0 0a48 	vmov.f32	s0, s16
 80114ec:	eef0 0a68 	vmov.f32	s1, s17
 80114f0:	ecbd 8b02 	vpop	{d8}
 80114f4:	6004      	str	r4, [r0, #0]
 80114f6:	bd10      	pop	{r4, pc}

080114f8 <xflow>:
 80114f8:	4603      	mov	r3, r0
 80114fa:	b507      	push	{r0, r1, r2, lr}
 80114fc:	ec51 0b10 	vmov	r0, r1, d0
 8011500:	b183      	cbz	r3, 8011524 <xflow+0x2c>
 8011502:	4602      	mov	r2, r0
 8011504:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011508:	e9cd 2300 	strd	r2, r3, [sp]
 801150c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011510:	f7ef f87a 	bl	8000608 <__aeabi_dmul>
 8011514:	ec41 0b10 	vmov	d0, r0, r1
 8011518:	2022      	movs	r0, #34	@ 0x22
 801151a:	b003      	add	sp, #12
 801151c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011520:	f7ff bfd8 	b.w	80114d4 <with_errno>
 8011524:	4602      	mov	r2, r0
 8011526:	460b      	mov	r3, r1
 8011528:	e7ee      	b.n	8011508 <xflow+0x10>
 801152a:	0000      	movs	r0, r0
 801152c:	0000      	movs	r0, r0
	...

08011530 <__math_uflow>:
 8011530:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8011538 <__math_uflow+0x8>
 8011534:	f7ff bfe0 	b.w	80114f8 <xflow>
 8011538:	00000000 	.word	0x00000000
 801153c:	10000000 	.word	0x10000000

08011540 <__math_oflow>:
 8011540:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8011548 <__math_oflow+0x8>
 8011544:	f7ff bfd8 	b.w	80114f8 <xflow>
 8011548:	00000000 	.word	0x00000000
 801154c:	70000000 	.word	0x70000000

08011550 <__ieee754_sqrt>:
 8011550:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011554:	4a68      	ldr	r2, [pc, #416]	@ (80116f8 <__ieee754_sqrt+0x1a8>)
 8011556:	ec55 4b10 	vmov	r4, r5, d0
 801155a:	43aa      	bics	r2, r5
 801155c:	462b      	mov	r3, r5
 801155e:	4621      	mov	r1, r4
 8011560:	d110      	bne.n	8011584 <__ieee754_sqrt+0x34>
 8011562:	4622      	mov	r2, r4
 8011564:	4620      	mov	r0, r4
 8011566:	4629      	mov	r1, r5
 8011568:	f7ef f84e 	bl	8000608 <__aeabi_dmul>
 801156c:	4602      	mov	r2, r0
 801156e:	460b      	mov	r3, r1
 8011570:	4620      	mov	r0, r4
 8011572:	4629      	mov	r1, r5
 8011574:	f7ee fe92 	bl	800029c <__adddf3>
 8011578:	4604      	mov	r4, r0
 801157a:	460d      	mov	r5, r1
 801157c:	ec45 4b10 	vmov	d0, r4, r5
 8011580:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011584:	2d00      	cmp	r5, #0
 8011586:	dc0e      	bgt.n	80115a6 <__ieee754_sqrt+0x56>
 8011588:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801158c:	4322      	orrs	r2, r4
 801158e:	d0f5      	beq.n	801157c <__ieee754_sqrt+0x2c>
 8011590:	b19d      	cbz	r5, 80115ba <__ieee754_sqrt+0x6a>
 8011592:	4622      	mov	r2, r4
 8011594:	4620      	mov	r0, r4
 8011596:	4629      	mov	r1, r5
 8011598:	f7ee fe7e 	bl	8000298 <__aeabi_dsub>
 801159c:	4602      	mov	r2, r0
 801159e:	460b      	mov	r3, r1
 80115a0:	f7ef f95c 	bl	800085c <__aeabi_ddiv>
 80115a4:	e7e8      	b.n	8011578 <__ieee754_sqrt+0x28>
 80115a6:	152a      	asrs	r2, r5, #20
 80115a8:	d115      	bne.n	80115d6 <__ieee754_sqrt+0x86>
 80115aa:	2000      	movs	r0, #0
 80115ac:	e009      	b.n	80115c2 <__ieee754_sqrt+0x72>
 80115ae:	0acb      	lsrs	r3, r1, #11
 80115b0:	3a15      	subs	r2, #21
 80115b2:	0549      	lsls	r1, r1, #21
 80115b4:	2b00      	cmp	r3, #0
 80115b6:	d0fa      	beq.n	80115ae <__ieee754_sqrt+0x5e>
 80115b8:	e7f7      	b.n	80115aa <__ieee754_sqrt+0x5a>
 80115ba:	462a      	mov	r2, r5
 80115bc:	e7fa      	b.n	80115b4 <__ieee754_sqrt+0x64>
 80115be:	005b      	lsls	r3, r3, #1
 80115c0:	3001      	adds	r0, #1
 80115c2:	02dc      	lsls	r4, r3, #11
 80115c4:	d5fb      	bpl.n	80115be <__ieee754_sqrt+0x6e>
 80115c6:	1e44      	subs	r4, r0, #1
 80115c8:	1b12      	subs	r2, r2, r4
 80115ca:	f1c0 0420 	rsb	r4, r0, #32
 80115ce:	fa21 f404 	lsr.w	r4, r1, r4
 80115d2:	4323      	orrs	r3, r4
 80115d4:	4081      	lsls	r1, r0
 80115d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80115da:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 80115de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80115e2:	07d2      	lsls	r2, r2, #31
 80115e4:	bf5c      	itt	pl
 80115e6:	005b      	lslpl	r3, r3, #1
 80115e8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80115ec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80115f0:	bf58      	it	pl
 80115f2:	0049      	lslpl	r1, r1, #1
 80115f4:	2600      	movs	r6, #0
 80115f6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80115fa:	106d      	asrs	r5, r5, #1
 80115fc:	0049      	lsls	r1, r1, #1
 80115fe:	2016      	movs	r0, #22
 8011600:	4632      	mov	r2, r6
 8011602:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8011606:	1917      	adds	r7, r2, r4
 8011608:	429f      	cmp	r7, r3
 801160a:	bfde      	ittt	le
 801160c:	193a      	addle	r2, r7, r4
 801160e:	1bdb      	suble	r3, r3, r7
 8011610:	1936      	addle	r6, r6, r4
 8011612:	0fcf      	lsrs	r7, r1, #31
 8011614:	3801      	subs	r0, #1
 8011616:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 801161a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801161e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8011622:	d1f0      	bne.n	8011606 <__ieee754_sqrt+0xb6>
 8011624:	4604      	mov	r4, r0
 8011626:	2720      	movs	r7, #32
 8011628:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801162c:	429a      	cmp	r2, r3
 801162e:	eb00 0e0c 	add.w	lr, r0, ip
 8011632:	db02      	blt.n	801163a <__ieee754_sqrt+0xea>
 8011634:	d113      	bne.n	801165e <__ieee754_sqrt+0x10e>
 8011636:	458e      	cmp	lr, r1
 8011638:	d811      	bhi.n	801165e <__ieee754_sqrt+0x10e>
 801163a:	f1be 0f00 	cmp.w	lr, #0
 801163e:	eb0e 000c 	add.w	r0, lr, ip
 8011642:	da42      	bge.n	80116ca <__ieee754_sqrt+0x17a>
 8011644:	2800      	cmp	r0, #0
 8011646:	db40      	blt.n	80116ca <__ieee754_sqrt+0x17a>
 8011648:	f102 0801 	add.w	r8, r2, #1
 801164c:	1a9b      	subs	r3, r3, r2
 801164e:	458e      	cmp	lr, r1
 8011650:	bf88      	it	hi
 8011652:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 8011656:	eba1 010e 	sub.w	r1, r1, lr
 801165a:	4464      	add	r4, ip
 801165c:	4642      	mov	r2, r8
 801165e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8011662:	3f01      	subs	r7, #1
 8011664:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8011668:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801166c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8011670:	d1dc      	bne.n	801162c <__ieee754_sqrt+0xdc>
 8011672:	4319      	orrs	r1, r3
 8011674:	d01b      	beq.n	80116ae <__ieee754_sqrt+0x15e>
 8011676:	f8df a084 	ldr.w	sl, [pc, #132]	@ 80116fc <__ieee754_sqrt+0x1ac>
 801167a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8011700 <__ieee754_sqrt+0x1b0>
 801167e:	e9da 0100 	ldrd	r0, r1, [sl]
 8011682:	e9db 2300 	ldrd	r2, r3, [fp]
 8011686:	f7ee fe07 	bl	8000298 <__aeabi_dsub>
 801168a:	e9da 8900 	ldrd	r8, r9, [sl]
 801168e:	4602      	mov	r2, r0
 8011690:	460b      	mov	r3, r1
 8011692:	4640      	mov	r0, r8
 8011694:	4649      	mov	r1, r9
 8011696:	f7ef fa33 	bl	8000b00 <__aeabi_dcmple>
 801169a:	b140      	cbz	r0, 80116ae <__ieee754_sqrt+0x15e>
 801169c:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 80116a0:	e9da 0100 	ldrd	r0, r1, [sl]
 80116a4:	e9db 2300 	ldrd	r2, r3, [fp]
 80116a8:	d111      	bne.n	80116ce <__ieee754_sqrt+0x17e>
 80116aa:	3601      	adds	r6, #1
 80116ac:	463c      	mov	r4, r7
 80116ae:	1072      	asrs	r2, r6, #1
 80116b0:	0863      	lsrs	r3, r4, #1
 80116b2:	07f1      	lsls	r1, r6, #31
 80116b4:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 80116b8:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 80116bc:	bf48      	it	mi
 80116be:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 80116c2:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 80116c6:	4618      	mov	r0, r3
 80116c8:	e756      	b.n	8011578 <__ieee754_sqrt+0x28>
 80116ca:	4690      	mov	r8, r2
 80116cc:	e7be      	b.n	801164c <__ieee754_sqrt+0xfc>
 80116ce:	f7ee fde5 	bl	800029c <__adddf3>
 80116d2:	e9da 8900 	ldrd	r8, r9, [sl]
 80116d6:	4602      	mov	r2, r0
 80116d8:	460b      	mov	r3, r1
 80116da:	4640      	mov	r0, r8
 80116dc:	4649      	mov	r1, r9
 80116de:	f7ef fa05 	bl	8000aec <__aeabi_dcmplt>
 80116e2:	b120      	cbz	r0, 80116ee <__ieee754_sqrt+0x19e>
 80116e4:	1ca0      	adds	r0, r4, #2
 80116e6:	bf08      	it	eq
 80116e8:	3601      	addeq	r6, #1
 80116ea:	3402      	adds	r4, #2
 80116ec:	e7df      	b.n	80116ae <__ieee754_sqrt+0x15e>
 80116ee:	1c63      	adds	r3, r4, #1
 80116f0:	f023 0401 	bic.w	r4, r3, #1
 80116f4:	e7db      	b.n	80116ae <__ieee754_sqrt+0x15e>
 80116f6:	bf00      	nop
 80116f8:	7ff00000 	.word	0x7ff00000
 80116fc:	200001e8 	.word	0x200001e8
 8011700:	200001e0 	.word	0x200001e0

08011704 <_init>:
 8011704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011706:	bf00      	nop
 8011708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801170a:	bc08      	pop	{r3}
 801170c:	469e      	mov	lr, r3
 801170e:	4770      	bx	lr

08011710 <_fini>:
 8011710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011712:	bf00      	nop
 8011714:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011716:	bc08      	pop	{r3}
 8011718:	469e      	mov	lr, r3
 801171a:	4770      	bx	lr
