// Seed: 1343958039
`define pp_0 0
`timescale 1ps / 1ps
module module_0 ();
  assign id_0 = 1 ? 1 : 1 & 1;
  logic id_1;
endmodule
