TimeQuest Timing Analyzer report for digital_recognition
Thu Jan 21 11:05:13 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clk_10m'
 15. Slow 1200mV 85C Model Setup: 'dri_clk'
 16. Slow 1200mV 85C Model Setup: 'cam_pclk'
 17. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'clk_10m'
 19. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'dri_clk'
 21. Slow 1200mV 85C Model Hold: 'cam_pclk'
 22. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'cam_pclk'
 24. Slow 1200mV 85C Model Removal: 'cam_pclk'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10m'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'dri_clk'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Output Enable Times
 36. Minimum Output Enable Times
 37. Output Disable Times
 38. Minimum Output Disable Times
 39. Slow 1200mV 85C Model Metastability Report
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Setup: 'clk_10m'
 48. Slow 1200mV 0C Model Setup: 'dri_clk'
 49. Slow 1200mV 0C Model Setup: 'cam_pclk'
 50. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 51. Slow 1200mV 0C Model Hold: 'clk_10m'
 52. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 53. Slow 1200mV 0C Model Hold: 'dri_clk'
 54. Slow 1200mV 0C Model Hold: 'cam_pclk'
 55. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Recovery: 'cam_pclk'
 57. Slow 1200mV 0C Model Removal: 'cam_pclk'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10m'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'dri_clk'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Output Enable Times
 69. Minimum Output Enable Times
 70. Output Disable Times
 71. Minimum Output Disable Times
 72. Slow 1200mV 0C Model Metastability Report
 73. Fast 1200mV 0C Model Setup Summary
 74. Fast 1200mV 0C Model Hold Summary
 75. Fast 1200mV 0C Model Recovery Summary
 76. Fast 1200mV 0C Model Removal Summary
 77. Fast 1200mV 0C Model Minimum Pulse Width Summary
 78. Fast 1200mV 0C Model Setup: 'clk_10m'
 79. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 80. Fast 1200mV 0C Model Setup: 'dri_clk'
 81. Fast 1200mV 0C Model Setup: 'cam_pclk'
 82. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 83. Fast 1200mV 0C Model Hold: 'clk_10m'
 84. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 85. Fast 1200mV 0C Model Hold: 'dri_clk'
 86. Fast 1200mV 0C Model Hold: 'cam_pclk'
 87. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Recovery: 'cam_pclk'
 89. Fast 1200mV 0C Model Removal: 'cam_pclk'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10m'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'dri_clk'
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Output Enable Times
101. Minimum Output Enable Times
102. Output Disable Times
103. Minimum Output Disable Times
104. Fast 1200mV 0C Model Metastability Report
105. Multicorner Timing Analysis Summary
106. Setup Times
107. Hold Times
108. Clock to Output Times
109. Minimum Clock to Output Times
110. Board Trace Model Assignments
111. Input Transition Times
112. Signal Integrity Metrics (Slow 1200mv 0c Model)
113. Signal Integrity Metrics (Slow 1200mv 85c Model)
114. Signal Integrity Metrics (Fast 1200mv 0c Model)
115. Setup Transfers
116. Hold Transfers
117. Recovery Transfers
118. Removal Transfers
119. Report TCCS
120. Report RSKM
121. Unconstrained Paths
122. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; digital_recognition                                 ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------+
; SDC File List                                               ;
+-------------------------+--------+--------------------------+
; SDC File Path           ; Status ; Read at                  ;
+-------------------------+--------+--------------------------+
; digital_recognition.sdc ; OK     ; Thu Jan 21 11:05:10 2021 ;
+-------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------+-----------+----------+-----------+--------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period   ; Frequency ; Rise   ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                            ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+----------+-----------+--------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+
; cam_pclk                                          ; Base      ; 20.000   ; 50.0 MHz  ; 0.000  ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                   ;                                                     ; { cam_pclk }                                          ;
; clk_10m                                           ; Generated ; 100.000  ; 10.0 MHz  ; 0.000  ; 50.000   ;            ; 10        ; 1           ;       ;        ;           ;            ; false    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2]   ; { lcd:u_lcd|clk_div:u_clk_div|clk_10m }               ;
; dri_clk                                           ; Generated ; 4000.000 ; 0.25 MHz  ; 0.000  ; 2000.000 ;            ; 400       ; 1           ;       ;        ;           ;            ; false    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2]   ; { i2c_dri:u_i2c_dri|dri_clk }                         ;
; sys_clk                                           ; Base      ; 20.000   ; 50.0 MHz  ; 0.000  ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                   ;                                                     ; { sys_clk }                                           ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000   ; 100.0 MHz ; 0.000  ; 5.000    ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk                                           ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000   ; 100.0 MHz ; -2.083 ; 2.917    ; 50.00      ; 1         ; 2           ; -75.0 ;        ;           ;            ; false    ; sys_clk                                           ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 10.000   ; 100.0 MHz ; 0.000  ; 5.000    ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk                                           ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[2] } ;
+---------------------------------------------------+-----------+----------+-----------+--------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 84.79 MHz  ; 84.79 MHz       ; clk_10m    ;      ;
; 136.82 MHz ; 136.82 MHz      ; dri_clk    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.226 ; 0.000         ;
; clk_10m                                           ; 1.478 ; 0.000         ;
; dri_clk                                           ; 4.304 ; 0.000         ;
; cam_pclk                                          ; 4.913 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.062 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk_10m                                           ; -0.079 ; -0.079        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.433  ; 0.000         ;
; dri_clk                                           ; 0.453  ; 0.000         ;
; cam_pclk                                          ; 1.411  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.245  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+-------+---------------------+
; Clock    ; Slack ; End Point TNS       ;
+----------+-------+---------------------+
; cam_pclk ; 5.954 ; 0.000               ;
+----------+-------+---------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; cam_pclk ; 2.139 ; 0.000              ;
+----------+-------+--------------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+----------+---------------+
; Clock                                             ; Slack    ; End Point TNS ;
+---------------------------------------------------+----------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.718    ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.718    ; 0.000         ;
; cam_pclk                                          ; 9.642    ; 0.000         ;
; sys_clk                                           ; 9.934    ; 0.000         ;
; clk_10m                                           ; 49.538   ; 0.000         ;
; dri_clk                                           ; 1999.752 ; 0.000         ;
+---------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.226 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.593      ;
; 1.226 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.593      ;
; 1.226 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.593      ;
; 1.227 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.592      ;
; 1.227 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.592      ;
; 1.227 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.592      ;
; 1.227 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.592      ;
; 1.228 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.591      ;
; 1.228 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.591      ;
; 1.229 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.590      ;
; 1.229 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.590      ;
; 1.229 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.590      ;
; 1.229 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.590      ;
; 1.232 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.587      ;
; 1.274 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 8.546      ;
; 1.394 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.425      ;
; 1.394 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.425      ;
; 1.394 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.425      ;
; 1.395 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.424      ;
; 1.395 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.424      ;
; 1.395 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.424      ;
; 1.395 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.424      ;
; 1.396 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.423      ;
; 1.396 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.423      ;
; 1.397 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.422      ;
; 1.397 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.422      ;
; 1.397 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.422      ;
; 1.397 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.422      ;
; 1.400 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.419      ;
; 1.442 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 8.378      ;
; 1.706 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 8.118      ;
; 1.744 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.075      ;
; 1.744 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.075      ;
; 1.744 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.075      ;
; 1.745 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.074      ;
; 1.745 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.074      ;
; 1.745 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.074      ;
; 1.745 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.074      ;
; 1.746 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.073      ;
; 1.746 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.073      ;
; 1.747 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.072      ;
; 1.747 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.072      ;
; 1.747 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.072      ;
; 1.747 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.072      ;
; 1.750 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 8.069      ;
; 1.792 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 8.028      ;
; 1.852 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 7.972      ;
; 1.922 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.900      ;
; 1.922 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.900      ;
; 1.922 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.900      ;
; 1.922 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.900      ;
; 1.922 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.900      ;
; 1.922 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.900      ;
; 1.922 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.900      ;
; 1.922 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.900      ;
; 1.922 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.900      ;
; 1.922 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.900      ;
; 1.922 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.900      ;
; 1.922 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.900      ;
; 1.922 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.900      ;
; 1.922 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.900      ;
; 2.068 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.754      ;
; 2.068 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.754      ;
; 2.068 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.754      ;
; 2.068 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.754      ;
; 2.068 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.754      ;
; 2.068 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.754      ;
; 2.068 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.754      ;
; 2.068 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.754      ;
; 2.068 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.754      ;
; 2.068 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.754      ;
; 2.068 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.754      ;
; 2.068 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.754      ;
; 2.068 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.754      ;
; 2.068 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.754      ;
; 2.183 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 7.641      ;
; 2.399 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.423      ;
; 2.399 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.423      ;
; 2.399 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.423      ;
; 2.399 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.423      ;
; 2.399 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.423      ;
; 2.399 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.423      ;
; 2.399 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.423      ;
; 2.399 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.423      ;
; 2.399 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.423      ;
; 2.399 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.423      ;
; 2.399 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.423      ;
; 2.399 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.423      ;
; 2.399 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.423      ;
; 2.399 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 7.423      ;
; 2.502 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 7.318      ;
; 2.648 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 7.172      ;
; 2.887 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 6.935      ;
; 2.979 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 6.841      ;
; 3.033 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 6.789      ;
; 3.295 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.789     ; 3.857      ;
; 3.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.813     ; 3.829      ;
; 3.302 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.519     ; 4.120      ;
; 3.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.789     ; 3.831      ;
; 3.364 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 6.458      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10m'                                                                                                                                                                                   ;
+-------+-----------------------------------+-------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                           ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.478 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.161     ;
; 1.478 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.161     ;
; 1.479 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.160     ;
; 1.482 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.157     ;
; 1.509 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.130     ;
; 1.509 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.130     ;
; 1.510 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.129     ;
; 1.513 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.126     ;
; 1.531 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.108     ;
; 1.531 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.108     ;
; 1.539 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[11] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.100     ;
; 1.539 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[13] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.100     ;
; 1.540 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[12] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.099     ;
; 1.543 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[14] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.096     ;
; 1.551 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.088     ;
; 1.551 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.088     ;
; 1.557 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.082     ;
; 1.557 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.082     ;
; 1.557 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.082     ;
; 1.558 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.081     ;
; 1.558 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.081     ;
; 1.560 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.639      ; 13.080     ;
; 1.560 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.639      ; 13.080     ;
; 1.560 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.639      ; 13.080     ;
; 1.577 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.062     ;
; 1.577 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.062     ;
; 1.577 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.062     ;
; 1.578 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.061     ;
; 1.578 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.061     ;
; 1.612 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.027     ;
; 1.612 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.027     ;
; 1.638 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.639      ; 13.002     ;
; 1.638 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.639      ; 13.002     ;
; 1.638 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.639      ; 13.002     ;
; 1.638 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.001     ;
; 1.638 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.001     ;
; 1.638 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.001     ;
; 1.639 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.000     ;
; 1.639 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 13.000     ;
; 1.699 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.639      ; 12.941     ;
; 1.699 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.639      ; 12.941     ;
; 1.699 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.639      ; 12.941     ;
; 1.756 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~2        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.863     ;
; 1.757 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~3        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.862     ;
; 1.757 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.862     ;
; 1.757 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~1        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.862     ;
; 1.788 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~2        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.831     ;
; 1.789 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~3        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.830     ;
; 1.789 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.830     ;
; 1.789 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~1        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.830     ;
; 1.792 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~2        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.827     ;
; 1.793 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~3        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.826     ;
; 1.793 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.826     ;
; 1.793 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~1        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.826     ;
; 1.869 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.622      ; 12.754     ;
; 1.870 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.622      ; 12.753     ;
; 1.870 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.622      ; 12.753     ;
; 1.874 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.622      ; 12.749     ;
; 1.920 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 12.719     ;
; 1.951 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 12.688     ;
; 1.965 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.622      ; 12.658     ;
; 1.966 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.622      ; 12.657     ;
; 1.966 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.622      ; 12.657     ;
; 1.970 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.622      ; 12.653     ;
; 1.981 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[15] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 12.658     ;
; 1.997 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.622      ; 12.626     ;
; 1.998 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.622      ; 12.625     ;
; 1.998 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.622      ; 12.625     ;
; 2.002 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.622      ; 12.621     ;
; 2.114 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~3        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.621      ; 12.508     ;
; 2.118 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~2        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.621      ; 12.504     ;
; 2.124 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[2][0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.654      ; 12.531     ;
; 2.197 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.422     ;
; 2.197 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.422     ;
; 2.198 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.421     ;
; 2.198 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|digit_t[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.639      ; 12.442     ;
; 2.200 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.419     ;
; 2.206 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.626      ; 12.421     ;
; 2.206 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.626      ; 12.421     ;
; 2.206 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.626      ; 12.421     ;
; 2.228 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 12.411     ;
; 2.229 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.390     ;
; 2.229 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.390     ;
; 2.230 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.389     ;
; 2.232 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.387     ;
; 2.233 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.386     ;
; 2.233 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.386     ;
; 2.234 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.385     ;
; 2.236 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.618      ; 12.383     ;
; 2.260 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~3        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.621      ; 12.362     ;
; 2.260 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[10] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.638      ; 12.379     ;
; 2.264 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~2        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.621      ; 12.358     ;
; 2.269 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~0        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.621      ; 12.353     ;
; 2.269 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~1        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.621      ; 12.353     ;
; 2.274 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[2][0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.654      ; 12.381     ;
; 2.293 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[2][0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.654      ; 12.362     ;
; 2.301 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~0        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.621      ; 12.321     ;
; 2.301 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~1        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.621      ; 12.321     ;
; 2.305 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~0        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.621      ; 12.317     ;
; 2.305 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~1        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.621      ; 12.317     ;
+-------+-----------------------------------+-------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dri_clk'                                                                                                                                                                               ;
+----------+-------------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                       ; To Node                                      ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 4.304    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.523      ; 8.220      ;
; 4.321    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.528      ; 8.208      ;
; 4.450    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.523      ; 8.074      ;
; 4.530    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.528      ; 7.999      ;
; 4.530    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.528      ; 7.999      ;
; 4.567    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.525      ; 7.959      ;
; 4.623    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.528      ; 7.906      ;
; 4.713    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.525      ; 7.813      ;
; 4.771    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.528      ; 7.758      ;
; 4.804    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.528      ; 7.725      ;
; 4.835    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.525      ; 7.691      ;
; 4.872    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.528      ; 7.657      ;
; 4.950    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.528      ; 7.579      ;
; 4.981    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.525      ; 7.545      ;
; 5.200    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.523      ; 7.324      ;
; 5.244    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.528      ; 7.285      ;
; 5.261    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.525      ; 7.265      ;
; 5.266    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.527      ; 7.262      ;
; 5.412    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.527      ; 7.116      ;
; 5.731    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.525      ; 6.795      ;
; 6.162    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.527      ; 6.366      ;
; 6.188    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.528      ; 6.341      ;
; 6.601    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.528      ; 5.928      ;
; 6.628    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.528      ; 5.901      ;
; 3992.691 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 7.223      ;
; 3992.731 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 7.183      ;
; 3992.995 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 6.919      ;
; 3993.002 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 6.912      ;
; 3993.206 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 6.708      ;
; 3993.277 ; i2c_dri:u_i2c_dri|cnt[4]                        ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.078     ; 6.636      ;
; 3993.289 ; i2c_dri:u_i2c_dri|cnt[3]                        ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.078     ; 6.624      ;
; 3993.324 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 6.590      ;
; 3993.370 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.091     ; 6.530      ;
; 3993.497 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.082     ; 6.412      ;
; 3993.508 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.086     ; 6.397      ;
; 3993.511 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 6.403      ;
; 3993.543 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 6.371      ;
; 3993.606 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 6.308      ;
; 3993.618 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.076     ; 6.297      ;
; 3993.627 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.082     ; 6.282      ;
; 3993.690 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.080     ; 6.221      ;
; 3993.712 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.076     ; 6.203      ;
; 3993.725 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 6.189      ;
; 3993.778 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 6.136      ;
; 3993.805 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.086     ; 6.100      ;
; 3993.807 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 6.107      ;
; 3993.827 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.080     ; 6.084      ;
; 3993.832 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 6.082      ;
; 3993.848 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.076     ; 6.067      ;
; 3993.865 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.086     ; 6.040      ;
; 3993.888 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.080     ; 6.023      ;
; 3993.892 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.081     ; 6.018      ;
; 3993.915 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.080     ; 5.996      ;
; 3993.925 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 5.989      ;
; 3993.944 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 5.970      ;
; 3993.989 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.080     ; 5.922      ;
; 3993.991 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.076     ; 5.924      ;
; 3994.013 ; i2c_dri:u_i2c_dri|cnt[5]                        ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.078     ; 5.900      ;
; 3994.017 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 5.897      ;
; 3994.025 ; i2c_dri:u_i2c_dri|data_wr_t[3]                  ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.078     ; 5.888      ;
; 3994.072 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 5.842      ;
; 3994.122 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 5.792      ;
; 3994.130 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 5.784      ;
; 3994.141 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 5.773      ;
; 3994.156 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 5.758      ;
; 3994.171 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.086     ; 5.734      ;
; 3994.180 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.082     ; 5.729      ;
; 3994.204 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.082     ; 5.705      ;
; 3994.250 ; i2c_dri:u_i2c_dri|cnt[2]                        ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.078     ; 5.663      ;
; 3994.284 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.084     ; 5.623      ;
; 3994.289 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 5.625      ;
; 3994.323 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.084     ; 5.584      ;
; 3994.325 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.082     ; 5.584      ;
; 3994.335 ; i2c_dri:u_i2c_dri|data_wr_t[7]                  ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.078     ; 5.578      ;
; 3994.335 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 5.579      ;
; 3994.358 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.084     ; 5.549      ;
; 3994.363 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.084     ; 5.544      ;
; 3994.389 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.080     ; 5.522      ;
; 3994.404 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.079     ; 5.508      ;
; 3994.421 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 5.493      ;
; 3994.435 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.076     ; 5.480      ;
; 3994.437 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 5.477      ;
; 3994.439 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.080     ; 5.472      ;
; 3994.448 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 5.466      ;
; 3994.475 ; i2c_dri:u_i2c_dri|data_wr_t[4]                  ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.078     ; 5.438      ;
; 3994.487 ; i2c_dri:u_i2c_dri|sda_out                       ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.081     ; 5.423      ;
; 3994.488 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.076     ; 5.427      ;
; 3994.492 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 5.414      ;
; 3994.510 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.081     ; 5.400      ;
; 3994.516 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 5.390      ;
; 3994.520 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 5.394      ;
; 3994.525 ; i2c_dri:u_i2c_dri|data_wr_t[6]                  ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.078     ; 5.388      ;
; 3994.527 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.081     ; 5.383      ;
; 3994.530 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.083     ; 5.378      ;
; 3994.533 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 5.381      ;
; 3994.555 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.085     ; 5.351      ;
; 3994.570 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.089     ; 5.332      ;
; 3994.581 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 5.333      ;
; 3994.586 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.079     ; 5.326      ;
; 3994.597 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.078     ; 5.316      ;
+----------+-------------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 4.913 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.999      ; 6.997      ;
; 5.429 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.999      ; 6.481      ;
; 5.520 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.999      ; 6.390      ;
; 5.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.999      ; 6.271      ;
; 5.727 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.001      ; 6.185      ;
; 5.828 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.001      ; 6.084      ;
; 5.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.001      ; 6.040      ;
; 6.046 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.001      ; 5.866      ;
; 6.065 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.001      ; 5.847      ;
; 6.295 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.001      ; 5.617      ;
; 7.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.999      ; 4.682      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                              ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 9.062 ; i2c_dri:u_i2c_dri|dri_clk           ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.342     ; 0.858      ;
; 9.063 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.341     ; 0.858      ;
; 9.102 ; i2c_dri:u_i2c_dri|dri_clk           ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.342     ; 0.818      ;
; 9.103 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.341     ; 0.818      ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10m'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.079 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 5.108      ; 5.261      ;
; 0.452  ; vip:u_vip|projection:u_projection|v_raddr[0]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[0]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; vip:u_vip|projection:u_projection|v_raddr[3]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[3]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; vip:u_vip|projection:u_projection|v_raddr[4]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[4]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; vip:u_vip|projection:u_projection|v_raddr[6]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[6]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; vip:u_vip|projection:u_projection|v_raddr[5]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[5]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; vip:u_vip|projection:u_projection|v_raddr[10]                                                                                                                      ; vip:u_vip|projection:u_projection|v_raddr[10]                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; vip:u_vip|projection:u_projection|v_raddr[2]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[2]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; vip:u_vip|projection:u_projection|v_raddr[1]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[1]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; vip:u_vip|projection:u_projection|v_raddr[7]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[7]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; vip:u_vip|projection:u_projection|v_raddr[8]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[8]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; vip:u_vip|projection:u_projection|v_raddr[9]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[9]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem~1                                                                                                            ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem~1                                                                                                            ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; vip:u_vip|projection:u_projection|h_raddr[8]                                                                                                                       ; vip:u_vip|projection:u_projection|h_raddr[8]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; vip:u_vip|projection:u_projection|h_raddr[3]                                                                                                                       ; vip:u_vip|projection:u_projection|h_raddr[3]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; seg_bcd_dri:u_seg_bcd_dri|cnt[1]                                                                                                                                   ; seg_bcd_dri:u_seg_bcd_dri|cnt[1]                                                                                                                                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; seg_bcd_dri:u_seg_bcd_dri|cnt[2]                                                                                                                                   ; seg_bcd_dri:u_seg_bcd_dri|cnt[2]                                                                                                                                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; seg_bcd_dri:u_seg_bcd_dri|cnt[0]                                                                                                                                   ; seg_bcd_dri:u_seg_bcd_dri|cnt[0]                                                                                                                                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[1]                                                                                                     ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[1]                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[3]                                                                                                     ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[3]                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|projection:u_projection|num_col_t[3]                                                                                                                     ; vip:u_vip|projection:u_projection|num_col_t[3]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|projection:u_projection|num_col_t[2]                                                                                                                     ; vip:u_vip|projection:u_projection|num_col_t[2]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|projection:u_projection|num_col_t[1]                                                                                                                     ; vip:u_vip|projection:u_projection|num_col_t[1]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~3                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~3                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~1                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~1                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~2                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~2                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~0                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~0                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[2]                                                                                                     ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[2]                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[1]                                                                                                     ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[1]                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|projection:u_projection|h_raddr[7]                                                                                                                       ; vip:u_vip|projection:u_projection|h_raddr[7]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|projection:u_projection|cur_state.st_project                                                                                                             ; vip:u_vip|projection:u_projection|cur_state.st_project                                                                                                             ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|projection:u_projection|cur_state.st_init                                                                                                                ; vip:u_vip|projection:u_projection|cur_state.st_init                                                                                                                ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|projection:u_projection|frame_cnt[0]                                                                                                                     ; vip:u_vip|projection:u_projection|frame_cnt[0]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|projection:u_projection|frame_cnt[1]                                                                                                                     ; vip:u_vip|projection:u_projection|frame_cnt[1]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vip:u_vip|projection:u_projection|col_border_data_wr[0]                                                                                                            ; vip:u_vip|projection:u_projection|col_border_data_wr[0]                                                                                                            ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[3]                                                                                                   ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[3]                                                                                                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[1]                                                                                                   ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[1]                                                                                                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[2]                                                                                                   ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[2]                                                                                                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|digital_recognition:u_digital_recognition|col_d0                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|col_d0                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|digital_recognition:u_digital_recognition|row_d0                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|row_d0                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|projection:u_projection|num_row_t[3]                                                                                                                     ; vip:u_vip|projection:u_projection|num_row_t[3]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|projection:u_projection|num_row_t[2]                                                                                                                     ; vip:u_vip|projection:u_projection|num_row_t[2]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|projection:u_projection|num_row_t[1]                                                                                                                     ; vip:u_vip|projection:u_projection|num_row_t[1]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem~1                                                                                                            ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem~1                                                                                                            ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~2                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~2                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~1                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~1                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~3                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~3                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vip:u_vip|projection:u_projection|row_border_data_wr[0]                                                                                                            ; vip:u_vip|projection:u_projection|row_border_data_wr[0]                                                                                                            ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.465  ; vip:u_vip|projection:u_projection|num_col_t[0]                                                                                                                     ; vip:u_vip|projection:u_projection|num_col_t[0]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.758      ;
; 0.465  ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[0]                                                                                                     ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[0]                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.758      ;
; 0.466  ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[0]                                                                                                   ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[0]                                                                                                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.758      ;
; 0.466  ; vip:u_vip|projection:u_projection|num_row_t[0]                                                                                                                     ; vip:u_vip|projection:u_projection|num_row_t[0]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.758      ;
; 0.466  ; vip:u_vip|projection:u_projection|row_border_addr_wr[0]                                                                                                            ; vip:u_vip|projection:u_projection|row_border_addr_wr[0]                                                                                                            ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.758      ;
; 0.482  ; vip:u_vip|projection:u_projection|cur_state.st_init                                                                                                                ; vip:u_vip|projection:u_projection|cur_state.st_project                                                                                                             ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.775      ;
; 0.501  ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[1]                                                                                                                  ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.794      ;
; 0.503  ; vip:u_vip|digital_recognition:u_digital_recognition|v23_t[22]                                                                                                      ; vip:u_vip|digital_recognition:u_digital_recognition|v23[10]                                                                                                        ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.795      ;
; 0.503  ; vip:u_vip|digital_recognition:u_digital_recognition|v23_t[15]                                                                                                      ; vip:u_vip|digital_recognition:u_digital_recognition|v23[3]                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.795      ;
; 0.503  ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_vsync_d[1]                                                                                                               ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_vsync_d[2]                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.796      ;
; 0.504  ; vip:u_vip|digital_recognition:u_digital_recognition|v23_t[19]                                                                                                      ; vip:u_vip|digital_recognition:u_digital_recognition|v23[7]                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.796      ;
; 0.504  ; vip:u_vip|digital_recognition:u_digital_recognition|v23_t[17]                                                                                                      ; vip:u_vip|digital_recognition:u_digital_recognition|v23[5]                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.796      ;
; 0.504  ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[1]                                                                                                               ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[2]                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.796      ;
; 0.505  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.798      ;
; 0.510  ; vip:u_vip|digital_recognition:u_digital_recognition|row_chg_d1                                                                                                     ; vip:u_vip|digital_recognition:u_digital_recognition|row_chg_d2                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.803      ;
; 0.511  ; vip:u_vip|projection:u_projection|num_row_t[0]                                                                                                                     ; vip:u_vip|projection:u_projection|num_row_t[2]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.803      ;
; 0.511  ; vip:u_vip|projection:u_projection|num_row_t[0]                                                                                                                     ; vip:u_vip|projection:u_projection|num_row_t[1]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.803      ;
; 0.512  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.805      ;
; 0.535  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                         ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_vsync_d[0]                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.828      ;
; 0.540  ; seg_bcd_dri:u_seg_bcd_dri|num1[3]                                                                                                                                  ; seg_bcd_dri:u_seg_bcd_dri|seg_led[3]                                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.832      ;
; 0.541  ; seg_bcd_dri:u_seg_bcd_dri|num1[3]                                                                                                                                  ; seg_bcd_dri:u_seg_bcd_dri|seg_led[6]                                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.833      ;
; 0.542  ; seg_bcd_dri:u_seg_bcd_dri|num1[3]                                                                                                                                  ; seg_bcd_dri:u_seg_bcd_dri|seg_led[2]                                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.834      ;
; 0.542  ; vip:u_vip|projection:u_projection|frame_cnt[0]                                                                                                                     ; vip:u_vip|projection:u_projection|frame_cnt[1]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.835      ;
; 0.543  ; seg_bcd_dri:u_seg_bcd_dri|num1[3]                                                                                                                                  ; seg_bcd_dri:u_seg_bcd_dri|seg_led[5]                                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.835      ;
; 0.543  ; vip:u_vip|binarization:u_binarization|pre_frame_vsync_d                                                                                                            ; vip:u_vip|projection:u_projection|frame_vsync_d0                                                                                                                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.836      ;
; 0.544  ; seg_bcd_dri:u_seg_bcd_dri|num1[3]                                                                                                                                  ; seg_bcd_dri:u_seg_bcd_dri|seg_led[4]                                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.836      ;
; 0.545  ; seg_bcd_dri:u_seg_bcd_dri|num1[3]                                                                                                                                  ; seg_bcd_dri:u_seg_bcd_dri|seg_led[1]                                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.837      ;
; 0.545  ; seg_bcd_dri:u_seg_bcd_dri|num1[3]                                                                                                                                  ; seg_bcd_dri:u_seg_bcd_dri|seg_led[0]                                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.837      ;
; 0.551  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.844      ;
; 0.552  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.845      ;
; 0.558  ; vip:u_vip|projection:u_projection|frame_cnt[0]                                                                                                                     ; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[3][0]                                                                                                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.851      ;
; 0.569  ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[1]                                                                                                     ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt_t[1]                                                                                                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 0.862      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.433 ; i2c_dri:u_i2c_dri|dri_clk           ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.180     ; 0.746      ;
; 0.434 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.181     ; 0.746      ;
; 0.451 ; i2c_dri:u_i2c_dri|dri_clk           ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.180     ; 0.764      ;
; 0.452 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.181     ; 0.764      ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dri_clk'                                                                                                                                                 ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; i2c_dri:u_i2c_dri|sda_dir                          ; i2c_dri:u_i2c_dri|sda_dir                          ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|sda_out                          ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_dri:u_i2c_dri|i2c_done                         ; i2c_dri:u_i2c_dri|i2c_done                         ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.526 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 0.819      ;
; 0.681 ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 0.974      ;
; 0.684 ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ; i2c_dri:u_i2c_dri|cur_state.st_stop                ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 0.977      ;
; 0.685 ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 0.978      ;
; 0.697 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ; i2c_dri:u_i2c_dri|addr_t[0]                        ; dri_clk      ; dri_clk     ; 0.000        ; 0.082      ; 0.991      ;
; 0.697 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; i2c_dri:u_i2c_dri|addr_t[14]                       ; dri_clk      ; dri_clk     ; 0.000        ; 0.082      ; 0.991      ;
; 0.697 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 0.990      ;
; 0.721 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; i2c_dri:u_i2c_dri|data_wr_t[2]                     ; dri_clk      ; dri_clk     ; 0.000        ; 0.082      ; 1.015      ;
; 0.745 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.754 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.047      ;
; 0.757 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.050      ;
; 0.757 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.050      ;
; 0.762 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.055      ;
; 0.764 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.057      ;
; 0.772 ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|cnt[3]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[2]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.066      ;
; 0.774 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.067      ;
; 0.778 ; i2c_dri:u_i2c_dri|cnt[5]                           ; i2c_dri:u_i2c_dri|cnt[5]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.071      ;
; 0.780 ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; i2c_dri:u_i2c_dri|cur_state.st_stop                ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.073      ;
; 0.782 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.075      ;
; 0.788 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[4]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.081      ;
; 0.788 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.081      ;
; 0.789 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.082      ;
; 0.789 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.082      ;
; 0.789 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.082      ;
; 0.795 ; i2c_dri:u_i2c_dri|st_done                          ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.088      ;
; 0.797 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.090      ;
; 0.803 ; i2c_dri:u_i2c_dri|cnt[6]                           ; i2c_dri:u_i2c_dri|cnt[6]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.096      ;
; 0.812 ; i2c_dri:u_i2c_dri|st_done                          ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.105      ;
; 0.814 ; i2c_dri:u_i2c_dri|cnt[1]                           ; i2c_dri:u_i2c_dri|cnt[1]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.107      ;
; 0.817 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.110      ;
; 0.829 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[0]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.122      ;
; 0.849 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|i2c_done                         ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.142      ;
; 0.914 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; i2c_dri:u_i2c_dri|addr_t[3]                        ; dri_clk      ; dri_clk     ; 0.000        ; 0.085      ; 1.211      ;
; 0.929 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; i2c_dri:u_i2c_dri|addr_t[5]                        ; dri_clk      ; dri_clk     ; 0.000        ; 0.085      ; 1.226      ;
; 0.935 ; i2c_dri:u_i2c_dri|cur_state.st_addr16              ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.228      ;
; 0.981 ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.274      ;
; 1.004 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.082      ; 1.298      ;
; 1.013 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.306      ;
; 1.036 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; i2c_dri:u_i2c_dri|data_wr_t[4]                     ; dri_clk      ; dri_clk     ; 0.000        ; 0.077      ; 1.325      ;
; 1.064 ; i2c_dri:u_i2c_dri|wr_flag                          ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ; dri_clk      ; dri_clk     ; 0.000        ; 0.077      ; 1.353      ;
; 1.067 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.360      ;
; 1.070 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.080      ; 1.362      ;
; 1.082 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; i2c_dri:u_i2c_dri|data_wr_t[5]                     ; dri_clk      ; dri_clk     ; 0.000        ; 0.077      ; 1.371      ;
; 1.082 ; i2c_dri:u_i2c_dri|wr_flag                          ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; dri_clk      ; dri_clk     ; 0.000        ; 0.077      ; 1.371      ;
; 1.085 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.084      ; 1.381      ;
; 1.099 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.393      ;
; 1.107 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.400      ;
; 1.108 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.401      ;
; 1.116 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ; i2c_dri:u_i2c_dri|addr_t[10]                       ; dri_clk      ; dri_clk     ; 0.000        ; 0.089      ; 1.417      ;
; 1.116 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.409      ;
; 1.118 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.411      ;
; 1.121 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; i2c_dri:u_i2c_dri|addr_t[2]                        ; dri_clk      ; dri_clk     ; 0.000        ; 0.082      ; 1.415      ;
; 1.125 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|cnt[4]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.420      ;
; 1.132 ; i2c_dri:u_i2c_dri|cnt[5]                           ; i2c_dri:u_i2c_dri|cnt[6]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.425      ;
; 1.134 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[3]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.427      ;
; 1.143 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[4]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.436      ;
; 1.147 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; i2c_dri:u_i2c_dri|data_wr_t[0]                     ; dri_clk      ; dri_clk     ; 0.000        ; 0.080      ; 1.439      ;
; 1.149 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[5]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.442      ;
; 1.150 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.443      ;
; 1.151 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.444      ;
; 1.153 ; i2c_dri:u_i2c_dri|cur_state.st_addr16              ; i2c_dri:u_i2c_dri|sda_out                          ; dri_clk      ; dri_clk     ; 0.000        ; 0.083      ; 1.448      ;
; 1.158 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[6]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.451      ;
; 1.159 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.452      ;
; 1.159 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.452      ;
; 1.160 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.453      ;
; 1.167 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[1]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.460      ;
; 1.168 ; i2c_dri:u_i2c_dri|cnt[1]                           ; i2c_dri:u_i2c_dri|cnt[2]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.461      ;
; 1.169 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.462      ;
; 1.170 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ; i2c_dri:u_i2c_dri|addr_t[9]                        ; dri_clk      ; dri_clk     ; 0.000        ; 0.090      ; 1.472      ;
; 1.176 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[2]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.469      ;
; 1.191 ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ; i2c_dri:u_i2c_dri|scl                              ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.484      ;
; 1.193 ; i2c_dri:u_i2c_dri|scl                              ; i2c_dri:u_i2c_dri|scl                              ; dri_clk      ; dri_clk     ; 0.000        ; 0.081      ; 1.486      ;
; 1.210 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.080      ; 1.502      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.411 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.525      ; 4.228      ;
; 1.704 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.527      ; 4.523      ;
; 1.931 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.527      ; 4.750      ;
; 2.077 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.527      ; 4.896      ;
; 2.116 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.527      ; 4.935      ;
; 2.136 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.527      ; 4.955      ;
; 2.198 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.527      ; 5.017      ;
; 2.405 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.525      ; 5.222      ;
; 2.497 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.525      ; 5.314      ;
; 2.700 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.525      ; 5.517      ;
; 2.772 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.525      ; 5.589      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.245 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 2.656      ;
; 2.297 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.710      ;
; 2.302 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 2.712      ;
; 2.302 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 2.712      ;
; 2.302 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 2.712      ;
; 2.303 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 2.713      ;
; 2.303 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 2.713      ;
; 2.303 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 2.713      ;
; 2.304 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 2.714      ;
; 2.304 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 2.714      ;
; 2.304 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 2.714      ;
; 2.304 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 2.714      ;
; 2.304 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 2.714      ;
; 2.305 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 2.715      ;
; 2.305 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 2.715      ;
; 2.305 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 2.715      ;
; 2.672 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 3.083      ;
; 2.903 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 3.314      ;
; 2.949 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 3.362      ;
; 2.979 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 3.390      ;
; 2.985 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.395      ;
; 2.985 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.395      ;
; 2.985 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.395      ;
; 2.986 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.396      ;
; 2.986 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.396      ;
; 2.986 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.396      ;
; 2.987 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.397      ;
; 2.987 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.397      ;
; 2.987 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.397      ;
; 2.987 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.397      ;
; 2.987 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.397      ;
; 2.988 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.398      ;
; 2.988 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.398      ;
; 2.988 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.398      ;
; 3.031 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 3.444      ;
; 3.036 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.446      ;
; 3.036 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.446      ;
; 3.036 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.446      ;
; 3.037 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.447      ;
; 3.037 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.447      ;
; 3.037 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.447      ;
; 3.038 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.448      ;
; 3.038 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.448      ;
; 3.038 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.448      ;
; 3.038 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.448      ;
; 3.038 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.448      ;
; 3.039 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.449      ;
; 3.039 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.449      ;
; 3.039 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.449      ;
; 3.315 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 3.726      ;
; 3.370 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 3.783      ;
; 3.370 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 3.783      ;
; 3.370 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 3.783      ;
; 3.370 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 3.783      ;
; 3.370 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 3.783      ;
; 3.370 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 3.783      ;
; 3.370 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 3.783      ;
; 3.370 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 3.783      ;
; 3.370 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 3.783      ;
; 3.370 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 3.783      ;
; 3.370 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 3.783      ;
; 3.370 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 3.783      ;
; 3.370 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 3.783      ;
; 3.370 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 3.783      ;
; 3.406 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 3.817      ;
; 3.530 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 3.946      ;
; 3.567 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 1.613      ;
; 3.844 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.253     ; 1.913      ;
; 3.945 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 1.991      ;
; 4.000 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.046      ;
; 4.005 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.418      ;
; 4.005 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.418      ;
; 4.005 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.418      ;
; 4.005 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.418      ;
; 4.005 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.418      ;
; 4.005 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.418      ;
; 4.005 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.418      ;
; 4.005 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.418      ;
; 4.005 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.418      ;
; 4.005 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.418      ;
; 4.005 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.418      ;
; 4.005 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.418      ;
; 4.005 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.418      ;
; 4.005 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.418      ;
; 4.084 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.253     ; 2.153      ;
; 4.133 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.546      ;
; 4.133 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.546      ;
; 4.133 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.546      ;
; 4.133 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.546      ;
; 4.133 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.546      ;
; 4.133 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.546      ;
; 4.133 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.546      ;
; 4.133 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.546      ;
; 4.133 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.546      ;
; 4.133 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.546      ;
; 4.133 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.546      ;
; 4.133 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.546      ;
; 4.133 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.546      ;
; 4.133 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 4.546      ;
; 4.136 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.993     ; 2.465      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 5.954  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.950      ;
; 5.954  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.950      ;
; 5.954  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.950      ;
; 5.954  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.950      ;
; 5.954  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.950      ;
; 5.954  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.950      ;
; 5.954  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.950      ;
; 6.000  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.904      ;
; 6.000  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.904      ;
; 6.000  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.904      ;
; 6.000  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.904      ;
; 6.000  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.904      ;
; 6.000  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.904      ;
; 6.000  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.904      ;
; 6.005  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.906      ;
; 6.005  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.906      ;
; 6.009  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.895      ;
; 6.009  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.895      ;
; 6.009  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.895      ;
; 6.009  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.895      ;
; 6.009  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.895      ;
; 6.009  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.895      ;
; 6.009  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.895      ;
; 6.041  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.873      ;
; 6.041  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.873      ;
; 6.041  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.873      ;
; 6.041  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.873      ;
; 6.041  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.873      ;
; 6.041  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.873      ;
; 6.041  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.873      ;
; 6.041  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.873      ;
; 6.044  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.867      ;
; 6.044  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.867      ;
; 6.053  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.858      ;
; 6.053  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.858      ;
; 6.086  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.828      ;
; 6.086  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.828      ;
; 6.086  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.828      ;
; 6.086  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.828      ;
; 6.086  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.828      ;
; 6.086  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.828      ;
; 6.086  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.828      ;
; 6.086  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.828      ;
; 6.095  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.819      ;
; 6.095  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.819      ;
; 6.095  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.819      ;
; 6.095  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.819      ;
; 6.095  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.819      ;
; 6.095  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.819      ;
; 6.095  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.819      ;
; 6.095  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.819      ;
; 6.129  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.210      ;
; 6.129  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.210      ;
; 6.129  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.210      ;
; 6.129  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.210      ;
; 6.129  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.210      ;
; 6.129  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.210      ;
; 6.129  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.210      ;
; 6.129  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.210      ;
; 6.129  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.210      ;
; 6.129  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.210      ;
; 6.129  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.210      ;
; 6.129  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.210      ;
; 6.167  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.172      ;
; 6.167  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.172      ;
; 6.167  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.172      ;
; 6.167  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.172      ;
; 6.167  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.172      ;
; 6.167  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.172      ;
; 6.167  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.172      ;
; 6.167  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.172      ;
; 6.167  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.172      ;
; 6.167  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.172      ;
; 6.167  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.172      ;
; 6.167  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.172      ;
; 6.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.163      ;
; 6.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.163      ;
; 6.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.163      ;
; 6.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.163      ;
; 6.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.163      ;
; 6.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.163      ;
; 6.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.163      ;
; 6.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.163      ;
; 6.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.163      ;
; 6.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.163      ;
; 6.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.163      ;
; 6.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.428      ; 6.163      ;
; 6.465  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.434      ; 5.880      ;
; 6.465  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.434      ; 5.880      ;
; 6.465  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.434      ; 5.880      ;
; 6.465  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.434      ; 5.880      ;
; 6.516  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.434      ; 5.829      ;
; 6.516  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.434      ; 5.829      ;
; 6.516  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.434      ; 5.829      ;
; 6.516  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.434      ; 5.829      ;
; 6.525  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.434      ; 5.820      ;
; 6.525  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.434      ; 5.820      ;
; 6.525  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.434      ; 5.820      ;
; 6.525  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.434      ; 5.820      ;
; 13.938 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; dri_clk                                           ; cam_pclk    ; 20.000       ; -0.733     ; 5.240      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 2.139 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.979      ; 5.410      ;
; 2.139 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.979      ; 5.410      ;
; 2.139 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.979      ; 5.410      ;
; 2.139 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.979      ; 5.410      ;
; 2.183 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.979      ; 5.454      ;
; 2.183 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.979      ; 5.454      ;
; 2.183 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.979      ; 5.454      ;
; 2.183 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.979      ; 5.454      ;
; 2.316 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.979      ; 5.587      ;
; 2.316 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.979      ; 5.587      ;
; 2.316 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.979      ; 5.587      ;
; 2.316 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.979      ; 5.587      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.718      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.718      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.718      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.718      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.718      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.718      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.718      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.718      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.718      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.718      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.718      ;
; 2.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.718      ;
; 2.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.762      ;
; 2.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.762      ;
; 2.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.762      ;
; 2.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.762      ;
; 2.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.762      ;
; 2.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.762      ;
; 2.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.762      ;
; 2.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.762      ;
; 2.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.762      ;
; 2.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.762      ;
; 2.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.762      ;
; 2.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.762      ;
; 2.581 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.402      ;
; 2.581 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.402      ;
; 2.581 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.402      ;
; 2.581 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.402      ;
; 2.581 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.402      ;
; 2.581 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.402      ;
; 2.581 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.402      ;
; 2.581 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.402      ;
; 2.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.435      ;
; 2.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.435      ;
; 2.625 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.446      ;
; 2.625 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.446      ;
; 2.625 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.446      ;
; 2.625 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.446      ;
; 2.625 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.446      ;
; 2.625 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.446      ;
; 2.625 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.446      ;
; 2.625 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.446      ;
; 2.633 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.897      ;
; 2.633 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.897      ;
; 2.633 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.897      ;
; 2.633 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.897      ;
; 2.633 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.897      ;
; 2.633 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.897      ;
; 2.633 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.897      ;
; 2.633 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.897      ;
; 2.633 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.897      ;
; 2.633 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.897      ;
; 2.633 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.897      ;
; 2.633 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 5.897      ;
; 2.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.479      ;
; 2.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.479      ;
; 2.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.519      ; 5.476      ;
; 2.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.519      ; 5.476      ;
; 2.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.519      ; 5.476      ;
; 2.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.519      ; 5.476      ;
; 2.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.519      ; 5.476      ;
; 2.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.519      ; 5.476      ;
; 2.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.519      ; 5.476      ;
; 2.709 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.519      ; 5.520      ;
; 2.709 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.519      ; 5.520      ;
; 2.709 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.519      ; 5.520      ;
; 2.709 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.519      ; 5.520      ;
; 2.709 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.519      ; 5.520      ;
; 2.709 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.519      ; 5.520      ;
; 2.709 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.519      ; 5.520      ;
; 2.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.581      ;
; 2.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.581      ;
; 2.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.581      ;
; 2.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.581      ;
; 2.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.581      ;
; 2.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.581      ;
; 2.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.581      ;
; 2.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.529      ; 5.581      ;
; 2.796 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.614      ;
; 2.796 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.614      ;
; 2.844 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.519      ; 5.655      ;
; 2.844 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.519      ; 5.655      ;
; 2.844 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.519      ; 5.655      ;
; 2.844 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.519      ; 5.655      ;
; 2.844 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.519      ; 5.655      ;
; 2.844 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.519      ; 5.655      ;
; 2.844 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.519      ; 5.655      ;
; 4.289 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; dri_clk                                           ; cam_pclk    ; 0.000        ; 0.373      ; 4.954      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                         ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[10]                                                                                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13]                                                                                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]                                                                                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]                                                                                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[5]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[6]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                              ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                         ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                         ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.780 ; 4.968        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.780 ; 4.968        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.811 ; 5.031        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.811 ; 5.031        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                            ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                            ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                            ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                            ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                            ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                            ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                            ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                            ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                            ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                            ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                               ;
; 4.967 ; 4.967        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 4.967 ; 4.967        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[0]|clk                                                ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[1]|clk                                                ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[2]|clk                                                ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[3]|clk                                                ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[4]|clk                                                ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[5]|clk                                                ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[6]|clk                                                ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[7]|clk                                                ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[8]|clk                                                ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[9]|clk                                                ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|dri_clk|clk                                                   ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[0]|clk                                                ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[1]|clk                                                ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[2]|clk                                                ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[3]|clk                                                ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[4]|clk                                                ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[5]|clk                                                ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[6]|clk                                                ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[7]|clk                                                ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[8]|clk                                                ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[9]|clk                                                ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|dri_clk|clk                                                   ;
; 5.031 ; 5.031        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 5.031 ; 5.031        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.642 ; 9.862        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; 9.642 ; 9.862        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; 9.642 ; 9.862        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                               ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                               ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                               ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                               ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                               ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                               ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                     ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                  ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; 9.696 ; 9.931        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; 9.699 ; 9.934        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 9.699 ; 9.934        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 9.699 ; 9.934        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; 9.702 ; 9.937        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 9.702 ; 9.937        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                  ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                  ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0]                                                                                                                               ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1]                                                                                                                               ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2]                                                                                                                               ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3]                                                                                                                               ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; 9.816 ; 10.051       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 9.816 ; 10.051       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 9.818 ; 10.053       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 9.819 ; 10.054       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 9.819 ; 10.054       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 9.821 ; 10.056       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 9.880 ; 10.068       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                ;
; 9.880 ; 10.068       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                ;
; 9.880 ; 10.068       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; 9.880 ; 10.068       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; 9.880 ; 10.068       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; 9.880 ; 10.068       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 9.884 ; 10.072       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                ;
; 9.884 ; 10.072       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10m'                                                                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------+
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[10]              ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[11]              ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[12]              ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[13]              ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[14]              ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[15]              ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[16]              ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[6]               ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[7]               ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[8]               ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[9]               ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[10]              ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[10]~_Duplicate_1 ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[11]              ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[11]~_Duplicate_1 ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[12]              ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[12]~_Duplicate_1 ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[13]              ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[13]~_Duplicate_1 ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[14]              ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[14]~_Duplicate_1 ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[15]              ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[15]~_Duplicate_1 ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[16]              ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[16]~_Duplicate_1 ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[6]               ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[6]~_Duplicate_1  ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[7]               ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[7]~_Duplicate_1  ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[8]               ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[8]~_Duplicate_1  ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[9]               ;
; 49.538 ; 49.939       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[9]~_Duplicate_1  ;
; 49.543 ; 49.944       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[10]~_Duplicate_1 ;
; 49.543 ; 49.944       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[11]~_Duplicate_1 ;
; 49.543 ; 49.944       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[12]~_Duplicate_1 ;
; 49.543 ; 49.944       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[13]~_Duplicate_1 ;
; 49.543 ; 49.944       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[14]~_Duplicate_1 ;
; 49.543 ; 49.944       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[15]~_Duplicate_1 ;
; 49.543 ; 49.944       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[16]~_Duplicate_1 ;
; 49.543 ; 49.944       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[6]~_Duplicate_1  ;
; 49.543 ; 49.944       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[7]~_Duplicate_1  ;
; 49.543 ; 49.944       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[8]~_Duplicate_1  ;
; 49.543 ; 49.944       ; 0.401          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[9]~_Duplicate_1  ;
; 49.592 ; 49.812       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|binarization:u_binarization|monoc_d0                                        ;
; 49.609 ; 49.829       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[0]                                     ;
; 49.610 ; 49.830       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                            ;
; 49.610 ; 49.830       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                           ;
; 49.610 ; 49.830       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                            ;
; 49.610 ; 49.830       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                            ;
; 49.610 ; 49.830       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                            ;
; 49.610 ; 49.830       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                            ;
; 49.610 ; 49.830       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                            ;
; 49.610 ; 49.830       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                            ;
; 49.610 ; 49.830       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                            ;
; 49.610 ; 49.830       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                            ;
; 49.610 ; 49.830       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                            ;
; 49.610 ; 49.830       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~10                     ;
; 49.610 ; 49.830       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~19                     ;
; 49.610 ; 49.830       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~20                     ;
; 49.610 ; 49.830       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~21                     ;
; 49.610 ; 49.830       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~8                      ;
; 49.610 ; 49.830       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~9                      ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[0]                        ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[1]                        ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[2]                        ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[3]                        ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[0]                        ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[1]                        ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[2]                        ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[3]                        ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[4]                        ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[5]                        ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v23[0]                            ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v23[1]                            ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v23[2]                            ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~0                            ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~1                            ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~2                            ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~3                            ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0                            ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1                            ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2                            ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3                            ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0                            ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1                            ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2                            ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3                            ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0                            ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~1                            ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~2                            ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~3                            ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|y~4                               ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|y~5                               ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|cnt[0]                                              ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|cnt[10]                                             ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|cnt[1]                                              ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|cnt[2]                                              ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|cnt[3]                                              ;
; 49.611 ; 49.831       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|cnt[4]                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dri_clk'                                                                                    ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                             ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------+
; 1999.752 ; 1999.972     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[0]                        ;
; 1999.752 ; 1999.972     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[10]                       ;
; 1999.752 ; 1999.972     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[11]                       ;
; 1999.752 ; 1999.972     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[12]                       ;
; 1999.752 ; 1999.972     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[13]                       ;
; 1999.752 ; 1999.972     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[14]                       ;
; 1999.752 ; 1999.972     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[1]                        ;
; 1999.752 ; 1999.972     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[2]                        ;
; 1999.752 ; 1999.972     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[3]                        ;
; 1999.752 ; 1999.972     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[4]                        ;
; 1999.752 ; 1999.972     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[5]                        ;
; 1999.752 ; 1999.972     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[7]                        ;
; 1999.752 ; 1999.972     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[8]                        ;
; 1999.752 ; 1999.972     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[9]                        ;
; 1999.752 ; 1999.972     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_out                          ;
; 1999.752 ; 1999.972     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ;
; 1999.752 ; 1999.972     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ;
; 1999.752 ; 1999.972     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ;
; 1999.752 ; 1999.972     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ;
; 1999.752 ; 1999.972     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ;
; 1999.752 ; 1999.972     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[0]                           ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[1]                           ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[2]                           ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[3]                           ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[4]                           ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[5]                           ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[6]                           ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr16              ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_stop                ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|scl                              ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_dir                          ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|wr_flag                          ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ;
; 1999.753 ; 1999.973     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_idle                ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[0]                     ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[1]                     ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[2]                     ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[3]                     ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[4]                     ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[5]                     ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[6]                     ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[7]                     ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|i2c_done                         ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|st_done                          ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ;
; 1999.754 ; 1999.974     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ;
; 1999.756 ; 1999.976     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ;
; 1999.757 ; 1999.977     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ;
; 1999.757 ; 1999.977     ; 0.220          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ;
; 1999.834 ; 2000.022     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ;
; 1999.834 ; 2000.022     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ;
; 1999.834 ; 2000.022     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ;
; 1999.836 ; 2000.024     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ;
; 1999.836 ; 2000.024     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ;
; 1999.836 ; 2000.024     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ;
; 1999.836 ; 2000.024     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ;
; 1999.836 ; 2000.024     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ;
; 1999.836 ; 2000.024     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ;
; 1999.836 ; 2000.024     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ;
; 1999.836 ; 2000.024     ; 0.188          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 4.150 ; 4.325 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; 2.765 ; 2.939 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; 4.079 ; 4.149 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; 4.142 ; 4.246 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; 2.881 ; 3.141 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; 4.150 ; 4.325 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; 2.828 ; 3.148 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; 3.434 ; 3.573 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; 2.088 ; 2.349 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; 3.987 ; 4.069 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; 2.252 ; 2.472 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; 5.144 ; 5.346 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.624 ; 4.850 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.885 ; 5.082 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.709 ; 4.892 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.666 ; 4.857 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.293 ; 4.507 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.666 ; 4.856 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.653 ; 4.875 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.878 ; 5.086 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.144 ; 5.346 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.721 ; 4.890 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.731 ; 4.917 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.646 ; 4.844 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.732 ; 4.903 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.888 ; 5.102 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.653 ; 4.849 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.312 ; 4.517 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 7.398 ; 7.792 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 7.398 ; 7.792 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 5.524 ; 5.859 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 6.401 ; 6.853 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -1.575 ; -1.809 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; -1.773 ; -1.998 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; -2.127 ; -2.280 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; -2.209 ; -2.387 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; -2.204 ; -2.409 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; -2.314 ; -2.543 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; -2.312 ; -2.570 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; -1.575 ; -1.809 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; -1.590 ; -1.817 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; -2.077 ; -2.234 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; -1.778 ; -1.979 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; -3.513 ; -3.704 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -3.827 ; -4.033 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -4.099 ; -4.284 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -3.912 ; -4.073 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -3.871 ; -4.040 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -3.513 ; -3.704 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -3.872 ; -4.039 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -3.855 ; -4.056 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -4.092 ; -4.288 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -4.331 ; -4.510 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.924 ; -4.072 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -3.935 ; -4.098 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -3.853 ; -4.027 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -3.935 ; -4.084 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -4.102 ; -4.305 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -3.859 ; -4.033 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -3.532 ; -3.714 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; -4.709 ; -5.030 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; -6.507 ; -6.887 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; -4.709 ; -5.030 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; -5.551 ; -5.985 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; sys_clk    ; 11.697 ; 11.518 ; Rise       ; clk_10m                                           ;
; lcd_hs          ; sys_clk    ; 10.585 ; 10.473 ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ; 8.184  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]      ; sys_clk    ; 11.255 ; 11.060 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 11.255 ; 11.060 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 10.968 ; 10.843 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 11.063 ; 10.853 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 11.030 ; 10.787 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 10.689 ; 10.611 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 10.608 ; 10.521 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 11.062 ; 10.934 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 10.371 ; 10.325 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 10.973 ; 10.843 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 10.704 ; 10.602 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 11.046 ; 10.910 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 10.317 ; 10.205 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 10.273 ; 10.155 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 9.878  ; 9.804  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 10.229 ; 10.104 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 10.622 ; 10.445 ; Rise       ; clk_10m                                           ;
; lcd_vs          ; sys_clk    ; 11.613 ; 11.476 ; Rise       ; clk_10m                                           ;
; seg_led[*]      ; sys_clk    ; 11.280 ; 11.263 ; Rise       ; clk_10m                                           ;
;  seg_led[0]     ; sys_clk    ; 10.157 ; 10.028 ; Rise       ; clk_10m                                           ;
;  seg_led[1]     ; sys_clk    ; 10.149 ; 10.005 ; Rise       ; clk_10m                                           ;
;  seg_led[2]     ; sys_clk    ; 10.964 ; 10.778 ; Rise       ; clk_10m                                           ;
;  seg_led[3]     ; sys_clk    ; 10.093 ; 9.945  ; Rise       ; clk_10m                                           ;
;  seg_led[4]     ; sys_clk    ; 10.115 ; 9.950  ; Rise       ; clk_10m                                           ;
;  seg_led[5]     ; sys_clk    ; 10.138 ; 9.971  ; Rise       ; clk_10m                                           ;
;  seg_led[6]     ; sys_clk    ; 11.280 ; 11.263 ; Rise       ; clk_10m                                           ;
;  seg_led[7]     ; sys_clk    ; 10.900 ; 10.733 ; Rise       ; clk_10m                                           ;
; sel[*]          ; sys_clk    ; 9.791  ; 9.677  ; Rise       ; clk_10m                                           ;
;  sel[0]         ; sys_clk    ; 9.192  ; 9.211  ; Rise       ; clk_10m                                           ;
;  sel[1]         ; sys_clk    ; 9.209  ; 9.188  ; Rise       ; clk_10m                                           ;
;  sel[2]         ; sys_clk    ; 9.611  ; 9.553  ; Rise       ; clk_10m                                           ;
;  sel[3]         ; sys_clk    ; 9.504  ; 9.427  ; Rise       ; clk_10m                                           ;
;  sel[4]         ; sys_clk    ; 9.613  ; 9.573  ; Rise       ; clk_10m                                           ;
;  sel[5]         ; sys_clk    ; 9.791  ; 9.677  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ;        ; 7.965  ; Fall       ; clk_10m                                           ;
; cam_scl         ; sys_clk    ; 8.375  ; 8.494  ; Fall       ; dri_clk                                           ;
; cam_sda         ; sys_clk    ; 8.329  ; 8.445  ; Fall       ; dri_clk                                           ;
; sdram_addr[*]   ; sys_clk    ; 6.448  ; 6.499  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.791  ; 4.900  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 5.051  ; 5.197  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 5.300  ; 5.496  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 5.265  ; 5.447  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 5.143  ; 5.294  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 5.054  ; 5.209  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 4.765  ; 4.866  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 5.344  ; 5.509  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 5.150  ; 5.265  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 4.824  ; 4.901  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 6.448  ; 6.499  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 4.836  ; 4.913  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 4.829  ; 4.915  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 5.075  ; 5.207  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 5.075  ; 5.207  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 4.748  ; 4.849  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 4.802  ; 4.882  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 4.284  ; 4.263  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 4.368  ; 4.465  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 6.307  ; 6.300  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.845  ; 4.730  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.803  ; 4.687  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.472  ; 4.385  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.448  ; 4.379  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.856  ; 4.717  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.307  ; 6.300  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.908  ; 4.776  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.847  ; 4.722  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.757  ; 5.661  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.155  ; 5.034  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.247  ; 5.090  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.314  ; 5.180  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.308  ; 5.199  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.288  ; 5.162  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.937  ; 4.844  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.905  ; 4.817  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 4.750  ; 4.859  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 4.370  ; 4.445  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 1.223  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; 1.115  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_pclk        ; sys_clk    ; 11.487 ; 11.236 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 8.340  ; 8.153  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; sys_clk    ; 10.838 ; 10.663 ; Rise       ; clk_10m                                           ;
; lcd_hs          ; sys_clk    ; 9.770  ; 9.660  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ; 7.476  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]      ; sys_clk    ; 9.090  ; 9.017  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 10.413 ; 10.224 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 10.137 ; 10.015 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 10.229 ; 10.024 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 10.196 ; 9.961  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 9.869  ; 9.792  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 9.791  ; 9.706  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 10.227 ; 10.102 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 9.564  ; 9.517  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 10.142 ; 10.014 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 9.884  ; 9.783  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 10.212 ; 10.079 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 9.511  ; 9.402  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 9.469  ; 9.354  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 9.090  ; 9.017  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 9.428  ; 9.305  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 9.804  ; 9.633  ; Rise       ; clk_10m                                           ;
; lcd_vs          ; sys_clk    ; 10.755 ; 10.622 ; Rise       ; clk_10m                                           ;
; seg_led[*]      ; sys_clk    ; 9.290  ; 9.146  ; Rise       ; clk_10m                                           ;
;  seg_led[0]     ; sys_clk    ; 9.357  ; 9.232  ; Rise       ; clk_10m                                           ;
;  seg_led[1]     ; sys_clk    ; 9.350  ; 9.210  ; Rise       ; clk_10m                                           ;
;  seg_led[2]     ; sys_clk    ; 10.133 ; 9.952  ; Rise       ; clk_10m                                           ;
;  seg_led[3]     ; sys_clk    ; 9.290  ; 9.146  ; Rise       ; clk_10m                                           ;
;  seg_led[4]     ; sys_clk    ; 9.317  ; 9.157  ; Rise       ; clk_10m                                           ;
;  seg_led[5]     ; sys_clk    ; 9.339  ; 9.178  ; Rise       ; clk_10m                                           ;
;  seg_led[6]     ; sys_clk    ; 10.494 ; 10.480 ; Rise       ; clk_10m                                           ;
;  seg_led[7]     ; sys_clk    ; 10.071 ; 9.909  ; Rise       ; clk_10m                                           ;
; sel[*]          ; sys_clk    ; 8.429  ; 8.426  ; Rise       ; clk_10m                                           ;
;  sel[0]         ; sys_clk    ; 8.429  ; 8.448  ; Rise       ; clk_10m                                           ;
;  sel[1]         ; sys_clk    ; 8.446  ; 8.426  ; Rise       ; clk_10m                                           ;
;  sel[2]         ; sys_clk    ; 8.832  ; 8.775  ; Rise       ; clk_10m                                           ;
;  sel[3]         ; sys_clk    ; 8.725  ; 8.650  ; Rise       ; clk_10m                                           ;
;  sel[4]         ; sys_clk    ; 8.834  ; 8.795  ; Rise       ; clk_10m                                           ;
;  sel[5]         ; sys_clk    ; 9.007  ; 8.895  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ;        ; 7.265  ; Fall       ; clk_10m                                           ;
; cam_scl         ; sys_clk    ; 7.648  ; 7.764  ; Fall       ; dri_clk                                           ;
; cam_sda         ; sys_clk    ; 7.604  ; 7.717  ; Fall       ; dri_clk                                           ;
; sdram_addr[*]   ; sys_clk    ; 4.190  ; 4.288  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.219  ; 4.326  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 4.467  ; 4.610  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 4.706  ; 4.897  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 4.673  ; 4.850  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 4.557  ; 4.704  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.473  ; 4.624  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 4.190  ; 4.288  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 4.748  ; 4.908  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 4.564  ; 4.674  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 4.250  ; 4.325  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 5.866  ; 5.912  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 4.261  ; 4.336  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 4.254  ; 4.338  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 4.172  ; 4.270  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 4.486  ; 4.615  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 4.172  ; 4.270  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 4.229  ; 4.307  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 3.732  ; 3.711  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 3.813  ; 3.908  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 3.886  ; 3.818  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.274  ; 4.161  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.228  ; 4.115  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 3.909  ; 3.824  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 3.886  ; 3.818  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.278  ; 4.143  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.729  ; 5.725  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.333  ; 4.204  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.270  ; 4.149  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.147  ; 5.054  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.565  ; 4.447  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.658  ; 4.506  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.721  ; 4.592  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.716  ; 4.610  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.697  ; 4.574  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.360  ; 4.269  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.329  ; 4.244  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 4.175  ; 4.281  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 3.809  ; 3.883  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 0.725  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; 0.620  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_pclk        ; sys_clk    ; 7.081  ; 6.890  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 7.613  ; 7.412  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                             ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 10.947 ; 10.833 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 11.770 ; 11.656 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 11.817 ; 11.703 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 11.817 ; 11.703 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 11.770 ; 11.656 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 11.770 ; 11.656 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 11.379 ; 11.265 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 11.403 ; 11.289 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 11.403 ; 11.289 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 11.770 ; 11.656 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 11.716 ; 11.602 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 11.770 ; 11.656 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 10.947 ; 10.833 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 10.947 ; 10.833 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 10.960 ; 10.846 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 10.960 ; 10.846 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 11.379 ; 11.265 ; Rise       ; clk_10m                                           ;
; cam_sda         ; sys_clk    ; 8.516  ; 8.402  ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 4.989  ; 4.891  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.271  ; 5.157  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.997  ; 4.899  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.989  ; 4.891  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.029  ; 4.931  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.001  ; 4.903  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.432  ; 6.434  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.271  ; 5.157  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.029  ; 4.931  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.330  ; 5.253  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.009  ; 4.911  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.098  ; 5.021  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.112  ; 5.035  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.098  ; 5.021  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.098  ; 5.021  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.090  ; 5.013  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.090  ; 5.013  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                     ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 10.090 ; 9.976  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 10.880 ; 10.766 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 10.926 ; 10.812 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 10.926 ; 10.812 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 10.881 ; 10.767 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 10.881 ; 10.767 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 10.505 ; 10.391 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 10.528 ; 10.414 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 10.528 ; 10.414 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 10.880 ; 10.766 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 10.828 ; 10.714 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 10.880 ; 10.766 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 10.090 ; 9.976  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 10.090 ; 9.976  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 10.103 ; 9.989  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 10.103 ; 9.989  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 10.505 ; 10.391 ; Rise       ; clk_10m                                           ;
; cam_sda         ; sys_clk    ; 7.759  ; 7.645  ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 4.420  ; 4.322  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.655  ; 4.541  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.427  ; 4.329  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.420  ; 4.322  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.458  ; 4.360  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.431  ; 4.333  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.863  ; 5.865  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.655  ; 4.541  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.458  ; 4.360  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.751  ; 4.674  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.439  ; 4.341  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.528  ; 4.451  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.541  ; 4.464  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.528  ; 4.451  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.528  ; 4.451  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.520  ; 4.443  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.520  ; 4.443  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 10.704    ; 10.818    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 11.528    ; 11.642    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 11.567    ; 11.681    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 11.567    ; 11.681    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 11.529    ; 11.643    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 11.529    ; 11.643    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 11.109    ; 11.223    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 11.136    ; 11.250    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 11.136    ; 11.250    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 11.528    ; 11.642    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 11.435    ; 11.549    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 11.528    ; 11.642    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 10.704    ; 10.818    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 10.704    ; 10.818    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 10.718    ; 10.832    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 10.718    ; 10.832    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 11.109    ; 11.223    ; Rise       ; clk_10m                                           ;
; cam_sda         ; sys_clk    ; 8.341     ; 8.455     ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 4.810     ; 4.908     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.038     ; 5.152     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.818     ; 4.916     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.810     ; 4.908     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.846     ; 4.944     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.836     ; 4.934     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.348     ; 6.346     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.038     ; 5.152     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.846     ; 4.944     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.200     ; 5.277     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.845     ; 4.943     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.955     ; 5.032     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.968     ; 5.045     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.955     ; 5.032     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.955     ; 5.032     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.946     ; 5.023     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.946     ; 5.023     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 9.853     ; 9.967     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 10.644    ; 10.758    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 10.681    ; 10.795    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 10.681    ; 10.795    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 10.645    ; 10.759    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 10.645    ; 10.759    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 10.241    ; 10.355    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 10.267    ; 10.381    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 10.267    ; 10.381    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 10.644    ; 10.758    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 10.554    ; 10.668    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 10.644    ; 10.758    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 9.853     ; 9.967     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 9.853     ; 9.967     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 9.866     ; 9.980     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 9.866     ; 9.980     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 10.241    ; 10.355    ; Rise       ; clk_10m                                           ;
; cam_sda         ; sys_clk    ; 7.587     ; 7.701     ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 4.244     ; 4.342     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.427     ; 4.541     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.251     ; 4.349     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.244     ; 4.342     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.279     ; 4.377     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.269     ; 4.367     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.782     ; 5.780     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.427     ; 4.541     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.279     ; 4.377     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.623     ; 4.700     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.278     ; 4.376     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.388     ; 4.465     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.400     ; 4.477     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.388     ; 4.465     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.388     ; 4.465     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.379     ; 4.456     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.379     ; 4.456     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 90.5 MHz   ; 90.5 MHz        ; clk_10m    ;      ;
; 144.99 MHz ; 144.99 MHz      ; dri_clk    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.724 ; 0.000         ;
; clk_10m                                           ; 1.915 ; 0.000         ;
; dri_clk                                           ; 4.431 ; 0.000         ;
; cam_pclk                                          ; 5.067 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.159 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk_10m                                           ; -0.243 ; -0.243        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.381  ; 0.000         ;
; dri_clk                                           ; 0.403  ; 0.000         ;
; cam_pclk                                          ; 1.248  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.031  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; cam_pclk ; 6.174 ; 0.000              ;
+----------+-------+--------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; cam_pclk ; 2.050 ; 0.000             ;
+----------+-------+-------------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+---------------------------------------------------+----------+---------------+
; Clock                                             ; Slack    ; End Point TNS ;
+---------------------------------------------------+----------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.717    ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.718    ; 0.000         ;
; cam_pclk                                          ; 9.540    ; 0.000         ;
; sys_clk                                           ; 9.943    ; 0.000         ;
; clk_10m                                           ; 49.435   ; 0.000         ;
; dri_clk                                           ; 1999.784 ; 0.000         ;
+---------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.724 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 8.119      ;
; 1.724 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 8.119      ;
; 1.724 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 8.119      ;
; 1.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 8.118      ;
; 1.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 8.118      ;
; 1.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 8.118      ;
; 1.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 8.118      ;
; 1.726 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 8.117      ;
; 1.727 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 8.116      ;
; 1.727 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 8.116      ;
; 1.727 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 8.116      ;
; 1.727 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 8.116      ;
; 1.728 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 8.115      ;
; 1.731 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 8.112      ;
; 1.760 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 8.083      ;
; 1.847 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.996      ;
; 1.847 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.996      ;
; 1.847 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.996      ;
; 1.848 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.995      ;
; 1.848 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.995      ;
; 1.848 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.995      ;
; 1.848 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.995      ;
; 1.849 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.994      ;
; 1.850 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.993      ;
; 1.850 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.993      ;
; 1.850 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.993      ;
; 1.850 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.993      ;
; 1.851 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.992      ;
; 1.854 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.989      ;
; 1.883 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.960      ;
; 2.175 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 7.671      ;
; 2.204 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.639      ;
; 2.204 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.639      ;
; 2.204 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.639      ;
; 2.205 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.638      ;
; 2.205 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.638      ;
; 2.205 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.638      ;
; 2.205 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.638      ;
; 2.206 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.637      ;
; 2.207 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.636      ;
; 2.207 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.636      ;
; 2.207 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.636      ;
; 2.207 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.636      ;
; 2.208 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.635      ;
; 2.211 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.632      ;
; 2.240 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.603      ;
; 2.298 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 7.548      ;
; 2.392 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.453      ;
; 2.392 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.453      ;
; 2.392 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.453      ;
; 2.392 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.453      ;
; 2.392 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.453      ;
; 2.392 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.453      ;
; 2.392 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.453      ;
; 2.392 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.453      ;
; 2.392 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.453      ;
; 2.392 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.453      ;
; 2.392 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.453      ;
; 2.392 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.453      ;
; 2.392 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.453      ;
; 2.392 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.453      ;
; 2.515 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.330      ;
; 2.515 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.330      ;
; 2.515 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.330      ;
; 2.515 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.330      ;
; 2.515 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.330      ;
; 2.515 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.330      ;
; 2.515 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.330      ;
; 2.515 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.330      ;
; 2.515 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.330      ;
; 2.515 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.330      ;
; 2.515 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.330      ;
; 2.515 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.330      ;
; 2.515 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.330      ;
; 2.515 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 7.330      ;
; 2.652 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 7.194      ;
; 2.869 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 6.976      ;
; 2.869 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 6.976      ;
; 2.869 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 6.976      ;
; 2.869 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 6.976      ;
; 2.869 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 6.976      ;
; 2.869 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 6.976      ;
; 2.869 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 6.976      ;
; 2.869 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 6.976      ;
; 2.869 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 6.976      ;
; 2.869 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 6.976      ;
; 2.869 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 6.976      ;
; 2.869 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 6.976      ;
; 2.869 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 6.976      ;
; 2.869 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 6.976      ;
; 2.930 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 6.913      ;
; 3.053 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 6.790      ;
; 3.292 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 6.553      ;
; 3.407 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 6.436      ;
; 3.415 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 6.430      ;
; 3.717 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.550     ; 3.675      ;
; 3.752 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.528     ; 3.662      ;
; 3.755 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.259     ; 3.928      ;
; 3.769 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 6.076      ;
; 3.776 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.528     ; 3.638      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10m'                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.915 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[11]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.410     ;
; 1.916 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[12]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.409     ;
; 1.916 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[13]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.409     ;
; 1.919 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[14]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.406     ;
; 1.954 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[11]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.371     ;
; 1.955 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[12]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.370     ;
; 1.955 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[13]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.370     ;
; 1.958 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[14]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.367     ;
; 2.001 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.324     ;
; 2.001 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.324     ;
; 2.010 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.315     ;
; 2.010 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[1]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.315     ;
; 2.010 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.315     ;
; 2.038 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.287     ;
; 2.038 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[9]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.287     ;
; 2.039 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.286     ;
; 2.039 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.286     ;
; 2.039 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[8]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.286     ;
; 2.040 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.285     ;
; 2.040 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.285     ;
; 2.077 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.248     ;
; 2.077 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[9]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.248     ;
; 2.078 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[11]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.247     ;
; 2.078 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.247     ;
; 2.078 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.247     ;
; 2.078 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[8]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.247     ;
; 2.079 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[12]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.246     ;
; 2.079 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[13]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.246     ;
; 2.082 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[14]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.243     ;
; 2.162 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.163     ;
; 2.162 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[1]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.163     ;
; 2.162 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.163     ;
; 2.164 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.161     ;
; 2.164 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.161     ;
; 2.201 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.124     ;
; 2.201 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[9]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.124     ;
; 2.202 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.123     ;
; 2.202 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.123     ;
; 2.202 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[8]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.123     ;
; 2.239 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.086     ;
; 2.239 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[1]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.086     ;
; 2.239 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 12.086     ;
; 2.332 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[15]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 11.993     ;
; 2.342 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~2                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.967     ;
; 2.343 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.966     ;
; 2.343 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~1                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.966     ;
; 2.344 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~3                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.965     ;
; 2.359 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~2                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.950     ;
; 2.360 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.949     ;
; 2.360 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~1                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.949     ;
; 2.361 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~3                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.948     ;
; 2.371 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[15]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 11.954     ;
; 2.386 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.311      ; 11.927     ;
; 2.386 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.311      ; 11.927     ;
; 2.387 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.311      ; 11.926     ;
; 2.390 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.311      ; 11.923     ;
; 2.409 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~2                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.900     ;
; 2.410 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.899     ;
; 2.410 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~1                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.899     ;
; 2.411 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~3                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.898     ;
; 2.475 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[2][0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.340      ; 11.867     ;
; 2.495 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[15]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 11.830     ;
; 2.509 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.311      ; 11.804     ;
; 2.509 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.311      ; 11.804     ;
; 2.510 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.311      ; 11.803     ;
; 2.513 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.311      ; 11.800     ;
; 2.588 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~3                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.310      ; 11.724     ;
; 2.592 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~2                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.310      ; 11.720     ;
; 2.627 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[2][0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.340      ; 11.715     ;
; 2.651 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[10]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 11.674     ;
; 2.664 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.311      ; 11.649     ;
; 2.664 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.311      ; 11.649     ;
; 2.665 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.311      ; 11.648     ;
; 2.668 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.311      ; 11.645     ;
; 2.685 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[1]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.314      ; 11.631     ;
; 2.685 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.314      ; 11.631     ;
; 2.685 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.314      ; 11.631     ;
; 2.692 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[10]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 11.633     ;
; 2.704 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[2][0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.340      ; 11.638     ;
; 2.711 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~3                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.310      ; 11.601     ;
; 2.715 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~2                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.310      ; 11.597     ;
; 2.746 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|digit_t[0]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 11.579     ;
; 2.757 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.552     ;
; 2.758 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.551     ;
; 2.758 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.551     ;
; 2.761 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.548     ;
; 2.774 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.535     ;
; 2.775 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.534     ;
; 2.775 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.534     ;
; 2.778 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.531     ;
; 2.808 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[1]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.314      ; 11.508     ;
; 2.808 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.314      ; 11.508     ;
; 2.808 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.314      ; 11.508     ;
; 2.816 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[10]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.323      ; 11.509     ;
; 2.819 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.490     ;
; 2.824 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.485     ;
; 2.825 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.484     ;
; 2.825 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.484     ;
; 2.828 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.307      ; 11.481     ;
; 2.840 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 4.314      ; 11.476     ;
+-------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dri_clk'                                                                                                                                                                                ;
+----------+-------------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                       ; To Node                                      ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 4.431    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.280      ; 7.851      ;
; 4.456    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.277      ; 7.823      ;
; 4.579    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.277      ; 7.700      ;
; 4.670    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.280      ; 7.612      ;
; 4.694    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.278      ; 7.586      ;
; 4.782    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.280      ; 7.500      ;
; 4.817    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.278      ; 7.463      ;
; 4.859    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.280      ; 7.423      ;
; 4.916    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.279      ; 7.365      ;
; 5.039    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.279      ; 7.242      ;
; 5.101    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.278      ; 7.179      ;
; 5.113    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.280      ; 7.169      ;
; 5.131    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.280      ; 7.151      ;
; 5.224    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.278      ; 7.056      ;
; 5.289    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.277      ; 6.990      ;
; 5.429    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.279      ; 6.852      ;
; 5.527    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.278      ; 6.753      ;
; 5.542    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.279      ; 6.739      ;
; 5.552    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.279      ; 6.729      ;
; 5.934    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.278      ; 6.346      ;
; 6.175    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.280      ; 6.107      ;
; 6.219    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.279      ; 6.062      ;
; 6.563    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.280      ; 5.719      ;
; 6.591    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 2.280      ; 5.691      ;
; 3993.103 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.069     ; 6.820      ;
; 3993.119 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.068     ; 6.805      ;
; 3993.377 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.069     ; 6.546      ;
; 3993.425 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.069     ; 6.498      ;
; 3993.572 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.069     ; 6.351      ;
; 3993.620 ; i2c_dri:u_i2c_dri|cnt[4]                        ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.069     ; 6.303      ;
; 3993.686 ; i2c_dri:u_i2c_dri|cnt[3]                        ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.069     ; 6.237      ;
; 3993.741 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.077     ; 6.174      ;
; 3993.791 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.068     ; 6.133      ;
; 3993.812 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.068     ; 6.112      ;
; 3993.854 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.069     ; 6.069      ;
; 3993.866 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.068     ; 6.058      ;
; 3993.867 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.074     ; 6.051      ;
; 3993.926 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.071     ; 5.995      ;
; 3993.984 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.070     ; 5.938      ;
; 3993.985 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.067     ; 5.940      ;
; 3994.003 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.067     ; 5.922      ;
; 3994.033 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.068     ; 5.891      ;
; 3994.052 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.071     ; 5.869      ;
; 3994.109 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.068     ; 5.815      ;
; 3994.118 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.069     ; 5.805      ;
; 3994.148 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.068     ; 5.776      ;
; 3994.150 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.074     ; 5.768      ;
; 3994.164 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.067     ; 5.761      ;
; 3994.173 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.070     ; 5.749      ;
; 3994.193 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.070     ; 5.729      ;
; 3994.207 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.068     ; 5.717      ;
; 3994.208 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.069     ; 5.715      ;
; 3994.224 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.071     ; 5.697      ;
; 3994.239 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.074     ; 5.679      ;
; 3994.258 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.070     ; 5.664      ;
; 3994.264 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.070     ; 5.658      ;
; 3994.281 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.067     ; 5.644      ;
; 3994.305 ; i2c_dri:u_i2c_dri|cnt[5]                        ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.069     ; 5.618      ;
; 3994.343 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.068     ; 5.581      ;
; 3994.359 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.068     ; 5.565      ;
; 3994.366 ; i2c_dri:u_i2c_dri|data_wr_t[3]                  ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.070     ; 5.556      ;
; 3994.383 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.069     ; 5.540      ;
; 3994.434 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.068     ; 5.490      ;
; 3994.437 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.068     ; 5.487      ;
; 3994.475 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.068     ; 5.449      ;
; 3994.482 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.074     ; 5.436      ;
; 3994.491 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.071     ; 5.430      ;
; 3994.535 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.071     ; 5.386      ;
; 3994.569 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.072     ; 5.351      ;
; 3994.576 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.072     ; 5.344      ;
; 3994.594 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.072     ; 5.326      ;
; 3994.614 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.071     ; 5.307      ;
; 3994.628 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.068     ; 5.296      ;
; 3994.629 ; i2c_dri:u_i2c_dri|cnt[2]                        ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.069     ; 5.294      ;
; 3994.635 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.069     ; 5.288      ;
; 3994.644 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.069     ; 5.279      ;
; 3994.648 ; i2c_dri:u_i2c_dri|data_wr_t[7]                  ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.070     ; 5.274      ;
; 3994.669 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.070     ; 5.253      ;
; 3994.673 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.069     ; 5.250      ;
; 3994.693 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.068     ; 5.231      ;
; 3994.702 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.070     ; 5.220      ;
; 3994.753 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.070     ; 5.169      ;
; 3994.760 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.067     ; 5.165      ;
; 3994.770 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.072     ; 5.150      ;
; 3994.773 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.068     ; 5.151      ;
; 3994.796 ; i2c_dri:u_i2c_dri|data_wr_t[4]                  ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.070     ; 5.126      ;
; 3994.802 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.073     ; 5.117      ;
; 3994.805 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.071     ; 5.116      ;
; 3994.808 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.073     ; 5.111      ;
; 3994.825 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.067     ; 5.100      ;
; 3994.826 ; i2c_dri:u_i2c_dri|data_wr_t[6]                  ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.070     ; 5.096      ;
; 3994.831 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.073     ; 5.088      ;
; 3994.836 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.075     ; 5.081      ;
; 3994.842 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.068     ; 5.082      ;
; 3994.847 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.071     ; 5.074      ;
; 3994.869 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.068     ; 5.055      ;
; 3994.873 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.068     ; 5.051      ;
; 3994.877 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.069     ; 5.046      ;
; 3994.897 ; i2c_dri:u_i2c_dri|sda_out                       ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.071     ; 5.024      ;
; 3994.907 ; i2c_dri:u_i2c_dri|data_wr_t[2]                  ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.070     ; 5.015      ;
+----------+-------------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 5.067 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.796      ; 6.641      ;
; 5.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.796      ; 6.180      ;
; 5.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.796      ; 6.101      ;
; 5.716 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.796      ; 5.992      ;
; 5.830 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.796      ; 5.878      ;
; 5.853 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.796      ; 5.855      ;
; 5.929 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.796      ; 5.779      ;
; 6.074 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.796      ; 5.634      ;
; 6.108 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.796      ; 5.600      ;
; 6.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.796      ; 5.374      ;
; 7.247 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.796      ; 4.461      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 9.159 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.313     ; 0.770      ;
; 9.160 ; i2c_dri:u_i2c_dri|dri_clk           ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.312     ; 0.770      ;
; 9.193 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.313     ; 0.736      ;
; 9.194 ; i2c_dri:u_i2c_dri|dri_clk           ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.312     ; 0.736      ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10m'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.748      ; 4.720      ;
; 0.400  ; vip:u_vip|projection:u_projection|v_raddr[3]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[3]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; vip:u_vip|projection:u_projection|v_raddr[6]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[6]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; vip:u_vip|projection:u_projection|v_raddr[10]                                                                                                                      ; vip:u_vip|projection:u_projection|v_raddr[10]                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; vip:u_vip|projection:u_projection|v_raddr[2]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[2]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; vip:u_vip|projection:u_projection|v_raddr[8]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[8]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.074      ; 0.669      ;
; 0.401  ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[3]                                                                                                   ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[3]                                                                                                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[1]                                                                                                   ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[1]                                                                                                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[2]                                                                                                   ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[2]                                                                                                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem~1                                                                                                            ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem~1                                                                                                            ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|projection:u_projection|v_raddr[0]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[0]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|projection:u_projection|v_raddr[4]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[4]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|projection:u_projection|v_raddr[5]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[5]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|projection:u_projection|v_raddr[1]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[1]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|projection:u_projection|v_raddr[7]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[7]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|projection:u_projection|v_raddr[9]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[9]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem~1                                                                                                            ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem~1                                                                                                            ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|projection:u_projection|h_raddr[7]                                                                                                                       ; vip:u_vip|projection:u_projection|h_raddr[7]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|projection:u_projection|h_raddr[8]                                                                                                                       ; vip:u_vip|projection:u_projection|h_raddr[8]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|projection:u_projection|h_raddr[3]                                                                                                                       ; vip:u_vip|projection:u_projection|h_raddr[3]                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|projection:u_projection|cur_state.st_project                                                                                                             ; vip:u_vip|projection:u_projection|cur_state.st_project                                                                                                             ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|projection:u_projection|cur_state.st_init                                                                                                                ; vip:u_vip|projection:u_projection|cur_state.st_init                                                                                                                ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|projection:u_projection|frame_cnt[0]                                                                                                                     ; vip:u_vip|projection:u_projection|frame_cnt[0]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vip:u_vip|projection:u_projection|frame_cnt[1]                                                                                                                     ; vip:u_vip|projection:u_projection|frame_cnt[1]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; seg_bcd_dri:u_seg_bcd_dri|cnt[1]                                                                                                                                   ; seg_bcd_dri:u_seg_bcd_dri|cnt[1]                                                                                                                                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; seg_bcd_dri:u_seg_bcd_dri|cnt[2]                                                                                                                                   ; seg_bcd_dri:u_seg_bcd_dri|cnt[2]                                                                                                                                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; seg_bcd_dri:u_seg_bcd_dri|cnt[0]                                                                                                                                   ; seg_bcd_dri:u_seg_bcd_dri|cnt[0]                                                                                                                                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|digital_recognition:u_digital_recognition|col_d0                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|col_d0                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[1]                                                                                                     ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[1]                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[3]                                                                                                     ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[3]                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|projection:u_projection|num_col_t[3]                                                                                                                     ; vip:u_vip|projection:u_projection|num_col_t[3]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|projection:u_projection|num_col_t[2]                                                                                                                     ; vip:u_vip|projection:u_projection|num_col_t[2]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|projection:u_projection|num_col_t[1]                                                                                                                     ; vip:u_vip|projection:u_projection|num_col_t[1]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|digital_recognition:u_digital_recognition|row_d0                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|row_d0                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~3                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~3                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~1                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~1                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~2                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~2                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~0                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~0                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~2                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~2                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~1                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~1                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~3                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~3                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[2]                                                                                                     ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[2]                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[1]                                                                                                     ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[1]                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|projection:u_projection|row_border_data_wr[0]                                                                                                            ; vip:u_vip|projection:u_projection|row_border_data_wr[0]                                                                                                            ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vip:u_vip|projection:u_projection|col_border_data_wr[0]                                                                                                            ; vip:u_vip|projection:u_projection|col_border_data_wr[0]                                                                                                            ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.403  ; vip:u_vip|projection:u_projection|num_row_t[3]                                                                                                                     ; vip:u_vip|projection:u_projection|num_row_t[3]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; vip:u_vip|projection:u_projection|num_row_t[2]                                                                                                                     ; vip:u_vip|projection:u_projection|num_row_t[2]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; vip:u_vip|projection:u_projection|num_row_t[1]                                                                                                                     ; vip:u_vip|projection:u_projection|num_row_t[1]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.071      ; 0.669      ;
; 0.416  ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[0]                                                                                                   ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[0]                                                                                                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.684      ;
; 0.417  ; vip:u_vip|projection:u_projection|num_col_t[0]                                                                                                                     ; vip:u_vip|projection:u_projection|num_col_t[0]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.684      ;
; 0.417  ; vip:u_vip|projection:u_projection|row_border_addr_wr[0]                                                                                                            ; vip:u_vip|projection:u_projection|row_border_addr_wr[0]                                                                                                            ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.684      ;
; 0.417  ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[0]                                                                                                     ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[0]                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.684      ;
; 0.418  ; vip:u_vip|projection:u_projection|num_row_t[0]                                                                                                                     ; vip:u_vip|projection:u_projection|num_row_t[0]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.071      ; 0.684      ;
; 0.438  ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                  ; vip:u_vip|projection:u_projection|h_waddr[7]                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 4.659      ; 5.312      ;
; 0.445  ; vip:u_vip|projection:u_projection|cur_state.st_init                                                                                                                ; vip:u_vip|projection:u_projection|cur_state.st_project                                                                                                             ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.713      ;
; 0.467  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.734      ;
; 0.470  ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[1]                                                                                                                  ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.738      ;
; 0.471  ; vip:u_vip|digital_recognition:u_digital_recognition|v23_t[22]                                                                                                      ; vip:u_vip|digital_recognition:u_digital_recognition|v23[10]                                                                                                        ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.738      ;
; 0.471  ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_vsync_d[1]                                                                                                               ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_vsync_d[2]                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.739      ;
; 0.472  ; vip:u_vip|digital_recognition:u_digital_recognition|v23_t[19]                                                                                                      ; vip:u_vip|digital_recognition:u_digital_recognition|v23[7]                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.739      ;
; 0.472  ; vip:u_vip|digital_recognition:u_digital_recognition|v23_t[17]                                                                                                      ; vip:u_vip|digital_recognition:u_digital_recognition|v23[5]                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.739      ;
; 0.472  ; vip:u_vip|digital_recognition:u_digital_recognition|v23_t[15]                                                                                                      ; vip:u_vip|digital_recognition:u_digital_recognition|v23[3]                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.739      ;
; 0.473  ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[1]                                                                                                               ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[2]                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.740      ;
; 0.473  ; vip:u_vip|projection:u_projection|num_row_t[0]                                                                                                                     ; vip:u_vip|projection:u_projection|num_row_t[1]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.071      ; 0.739      ;
; 0.474  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.741      ;
; 0.474  ; vip:u_vip|projection:u_projection|num_row_t[0]                                                                                                                     ; vip:u_vip|projection:u_projection|num_row_t[2]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.071      ; 0.740      ;
; 0.477  ; vip:u_vip|digital_recognition:u_digital_recognition|row_chg_d1                                                                                                     ; vip:u_vip|digital_recognition:u_digital_recognition|row_chg_d2                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.745      ;
; 0.479  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.736      ; 5.430      ;
; 0.497  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.748      ; 5.460      ;
; 0.498  ; seg_bcd_dri:u_seg_bcd_dri|num1[3]                                                                                                                                  ; seg_bcd_dri:u_seg_bcd_dri|seg_led[3]                                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.765      ;
; 0.499  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.748      ; 5.462      ;
; 0.499  ; seg_bcd_dri:u_seg_bcd_dri|num1[3]                                                                                                                                  ; seg_bcd_dri:u_seg_bcd_dri|seg_led[6]                                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.766      ;
; 0.500  ; vip:u_vip|projection:u_projection|frame_cnt[0]                                                                                                                     ; vip:u_vip|projection:u_projection|frame_cnt[1]                                                                                                                     ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.768      ;
; 0.501  ; seg_bcd_dri:u_seg_bcd_dri|num1[3]                                                                                                                                  ; seg_bcd_dri:u_seg_bcd_dri|seg_led[5]                                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.768      ;
; 0.501  ; seg_bcd_dri:u_seg_bcd_dri|num1[3]                                                                                                                                  ; seg_bcd_dri:u_seg_bcd_dri|seg_led[2]                                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.768      ;
; 0.501  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                         ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_vsync_d[0]                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.073      ; 0.769      ;
; 0.503  ; seg_bcd_dri:u_seg_bcd_dri|num1[3]                                                                                                                                  ; seg_bcd_dri:u_seg_bcd_dri|seg_led[4]                                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.770      ;
; 0.503  ; seg_bcd_dri:u_seg_bcd_dri|num1[3]                                                                                                                                  ; seg_bcd_dri:u_seg_bcd_dri|seg_led[0]                                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.770      ;
; 0.504  ; seg_bcd_dri:u_seg_bcd_dri|num1[3]                                                                                                                                  ; seg_bcd_dri:u_seg_bcd_dri|seg_led[1]                                                                                                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.771      ;
; 0.506  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.736      ; 5.457      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.381 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.167     ; 0.669      ;
; 0.382 ; i2c_dri:u_i2c_dri|dri_clk           ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.168     ; 0.669      ;
; 0.405 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.167     ; 0.693      ;
; 0.406 ; i2c_dri:u_i2c_dri|dri_clk           ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.168     ; 0.693      ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dri_clk'                                                                                                                                                  ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|sda_out                          ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_dri:u_i2c_dri|i2c_done                         ; i2c_dri:u_i2c_dri|i2c_done                         ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; i2c_dri:u_i2c_dri|sda_dir                          ; i2c_dri:u_i2c_dri|sda_dir                          ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 0.669      ;
; 0.489 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.755      ;
; 0.624 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ; i2c_dri:u_i2c_dri|addr_t[0]                        ; dri_clk      ; dri_clk     ; 0.000        ; 0.072      ; 0.891      ;
; 0.637 ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 0.902      ;
; 0.639 ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 0.904      ;
; 0.640 ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ; i2c_dri:u_i2c_dri|cur_state.st_stop                ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 0.905      ;
; 0.643 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; i2c_dri:u_i2c_dri|data_wr_t[2]                     ; dri_clk      ; dri_clk     ; 0.000        ; 0.072      ; 0.910      ;
; 0.646 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; i2c_dri:u_i2c_dri|addr_t[14]                       ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.912      ;
; 0.653 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.919      ;
; 0.694 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.962      ;
; 0.706 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.972      ;
; 0.709 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.975      ;
; 0.718 ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|cnt[3]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 0.983      ;
; 0.718 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.984      ;
; 0.721 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.987      ;
; 0.722 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[2]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 0.987      ;
; 0.725 ; i2c_dri:u_i2c_dri|cnt[5]                           ; i2c_dri:u_i2c_dri|cnt[5]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 0.990      ;
; 0.726 ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; i2c_dri:u_i2c_dri|cur_state.st_stop                ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 0.991      ;
; 0.731 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.997      ;
; 0.732 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 0.998      ;
; 0.734 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.000      ;
; 0.735 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.001      ;
; 0.736 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[4]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 1.001      ;
; 0.738 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.004      ;
; 0.741 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.007      ;
; 0.745 ; i2c_dri:u_i2c_dri|st_done                          ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.011      ;
; 0.751 ; i2c_dri:u_i2c_dri|cnt[6]                           ; i2c_dri:u_i2c_dri|cnt[6]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 1.016      ;
; 0.753 ; i2c_dri:u_i2c_dri|st_done                          ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.019      ;
; 0.756 ; i2c_dri:u_i2c_dri|cnt[1]                           ; i2c_dri:u_i2c_dri|cnt[1]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 1.021      ;
; 0.766 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.032      ;
; 0.780 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[0]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 1.045      ;
; 0.794 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|i2c_done                         ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.060      ;
; 0.812 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; i2c_dri:u_i2c_dri|addr_t[3]                        ; dri_clk      ; dri_clk     ; 0.000        ; 0.073      ; 1.080      ;
; 0.827 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; i2c_dri:u_i2c_dri|addr_t[5]                        ; dri_clk      ; dri_clk     ; 0.000        ; 0.073      ; 1.095      ;
; 0.875 ; i2c_dri:u_i2c_dri|cur_state.st_addr16              ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 1.140      ;
; 0.896 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.072      ; 1.163      ;
; 0.907 ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 1.172      ;
; 0.923 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; i2c_dri:u_i2c_dri|data_wr_t[4]                     ; dri_clk      ; dri_clk     ; 0.000        ; 0.069      ; 1.187      ;
; 0.941 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.207      ;
; 0.948 ; i2c_dri:u_i2c_dri|wr_flag                          ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ; dri_clk      ; dri_clk     ; 0.000        ; 0.068      ; 1.211      ;
; 0.962 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; i2c_dri:u_i2c_dri|data_wr_t[5]                     ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 1.227      ;
; 0.970 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 1.235      ;
; 0.972 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.072      ; 1.239      ;
; 0.974 ; i2c_dri:u_i2c_dri|wr_flag                          ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; dri_clk      ; dri_clk     ; 0.000        ; 0.068      ; 1.237      ;
; 0.995 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ; i2c_dri:u_i2c_dri|addr_t[10]                       ; dri_clk      ; dri_clk     ; 0.000        ; 0.075      ; 1.265      ;
; 1.010 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.276      ;
; 1.013 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.279      ;
; 1.017 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.283      ;
; 1.020 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; i2c_dri:u_i2c_dri|addr_t[2]                        ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 1.285      ;
; 1.020 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.286      ;
; 1.025 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.291      ;
; 1.028 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.296      ;
; 1.033 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.299      ;
; 1.037 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.303      ;
; 1.038 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; i2c_dri:u_i2c_dri|data_wr_t[0]                     ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.304      ;
; 1.040 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.306      ;
; 1.041 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[3]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 1.306      ;
; 1.042 ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|cnt[4]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 1.307      ;
; 1.042 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.308      ;
; 1.043 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.309      ;
; 1.043 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.309      ;
; 1.046 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.312      ;
; 1.048 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ; i2c_dri:u_i2c_dri|addr_t[9]                        ; dri_clk      ; dri_clk     ; 0.000        ; 0.076      ; 1.319      ;
; 1.049 ; i2c_dri:u_i2c_dri|cnt[5]                           ; i2c_dri:u_i2c_dri|cnt[6]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 1.314      ;
; 1.054 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.320      ;
; 1.055 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[5]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 1.320      ;
; 1.056 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.322      ;
; 1.056 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[4]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 1.321      ;
; 1.057 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.323      ;
; 1.060 ; i2c_dri:u_i2c_dri|cur_state.st_addr16              ; i2c_dri:u_i2c_dri|sda_out                          ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.326      ;
; 1.065 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.331      ;
; 1.066 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.332      ;
; 1.069 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.335      ;
; 1.070 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[6]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 1.335      ;
; 1.072 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.338      ;
; 1.075 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[1]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 1.340      ;
; 1.080 ; i2c_dri:u_i2c_dri|cnt[1]                           ; i2c_dri:u_i2c_dri|cnt[2]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 1.345      ;
; 1.081 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.071      ; 1.347      ;
; 1.085 ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ; i2c_dri:u_i2c_dri|scl                              ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 1.350      ;
; 1.090 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[2]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 1.355      ;
; 1.100 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 1.365      ;
; 1.103 ; i2c_dri:u_i2c_dri|scl                              ; i2c_dri:u_i2c_dri|scl                              ; dri_clk      ; dri_clk     ; 0.000        ; 0.070      ; 1.368      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.248 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.262      ; 3.785      ;
; 1.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.263      ; 4.065      ;
; 1.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.263      ; 4.235      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.263      ; 4.352      ;
; 1.868 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.263      ; 4.406      ;
; 1.888 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.263      ; 4.426      ;
; 1.949 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.263      ; 4.487      ;
; 2.166 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.262      ; 4.703      ;
; 2.241 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.262      ; 4.778      ;
; 2.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.262      ; 4.990      ;
; 2.476 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.262      ; 5.013      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.031 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.407      ;
; 2.082 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.457      ;
; 2.082 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.457      ;
; 2.083 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.458      ;
; 2.083 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.458      ;
; 2.083 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.458      ;
; 2.083 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.458      ;
; 2.084 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.459      ;
; 2.084 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.459      ;
; 2.085 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.460      ;
; 2.085 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.460      ;
; 2.085 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.460      ;
; 2.085 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.460      ;
; 2.086 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.461      ;
; 2.086 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.461      ;
; 2.088 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.466      ;
; 2.448 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.824      ;
; 2.644 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 3.020      ;
; 2.695 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.070      ;
; 2.695 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.070      ;
; 2.696 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.071      ;
; 2.696 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.071      ;
; 2.696 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.071      ;
; 2.696 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.071      ;
; 2.697 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.072      ;
; 2.697 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.072      ;
; 2.698 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.073      ;
; 2.698 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.073      ;
; 2.698 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.073      ;
; 2.698 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.073      ;
; 2.699 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.074      ;
; 2.699 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.074      ;
; 2.701 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 3.079      ;
; 2.712 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 3.088      ;
; 2.763 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.138      ;
; 2.763 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.138      ;
; 2.764 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.139      ;
; 2.764 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.139      ;
; 2.764 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.139      ;
; 2.764 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.139      ;
; 2.765 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.140      ;
; 2.765 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.140      ;
; 2.766 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.141      ;
; 2.766 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.141      ;
; 2.766 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.141      ;
; 2.766 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.141      ;
; 2.767 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.142      ;
; 2.767 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 3.142      ;
; 2.769 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 3.147      ;
; 3.060 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 3.436      ;
; 3.113 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 3.491      ;
; 3.113 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 3.491      ;
; 3.113 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 3.491      ;
; 3.113 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 3.491      ;
; 3.113 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 3.491      ;
; 3.113 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 3.491      ;
; 3.113 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 3.491      ;
; 3.113 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 3.491      ;
; 3.113 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 3.491      ;
; 3.113 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 3.491      ;
; 3.113 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 3.491      ;
; 3.113 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 3.491      ;
; 3.113 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 3.491      ;
; 3.113 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 3.491      ;
; 3.129 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 3.505      ;
; 3.203 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.071     ; 1.437      ;
; 3.253 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 3.631      ;
; 3.459 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.050     ; 1.714      ;
; 3.543 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.071     ; 1.777      ;
; 3.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.071     ; 1.844      ;
; 3.707 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.085      ;
; 3.707 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.085      ;
; 3.707 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.085      ;
; 3.707 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.085      ;
; 3.707 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.085      ;
; 3.707 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.085      ;
; 3.707 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.085      ;
; 3.707 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.085      ;
; 3.707 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.085      ;
; 3.707 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.085      ;
; 3.707 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.085      ;
; 3.707 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.085      ;
; 3.707 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.085      ;
; 3.707 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.085      ;
; 3.709 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.793     ; 2.221      ;
; 3.711 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.050     ; 1.966      ;
; 3.800 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.178      ;
; 3.800 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.178      ;
; 3.800 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.178      ;
; 3.800 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.178      ;
; 3.800 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.178      ;
; 3.800 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.178      ;
; 3.800 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.178      ;
; 3.800 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.178      ;
; 3.800 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.178      ;
; 3.800 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.178      ;
; 3.800 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.178      ;
; 3.800 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.178      ;
; 3.800 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.178      ;
; 3.800 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.178      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 6.174  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.531      ;
; 6.174  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.531      ;
; 6.174  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.531      ;
; 6.174  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.531      ;
; 6.174  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.531      ;
; 6.174  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.531      ;
; 6.174  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.531      ;
; 6.210  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.797      ; 5.499      ;
; 6.210  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.797      ; 5.499      ;
; 6.246  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.465      ;
; 6.246  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.465      ;
; 6.246  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.465      ;
; 6.246  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.465      ;
; 6.246  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.465      ;
; 6.246  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.465      ;
; 6.246  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.465      ;
; 6.246  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.465      ;
; 6.267  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.438      ;
; 6.267  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.438      ;
; 6.267  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.438      ;
; 6.267  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.438      ;
; 6.267  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.438      ;
; 6.267  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.438      ;
; 6.267  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.438      ;
; 6.268  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.437      ;
; 6.268  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.437      ;
; 6.268  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.437      ;
; 6.268  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.437      ;
; 6.268  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.437      ;
; 6.268  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.437      ;
; 6.268  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.437      ;
; 6.304  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.797      ; 5.405      ;
; 6.304  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.797      ; 5.405      ;
; 6.312  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.797      ; 5.397      ;
; 6.312  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.797      ; 5.397      ;
; 6.340  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.371      ;
; 6.340  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.371      ;
; 6.340  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.371      ;
; 6.340  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.371      ;
; 6.340  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.371      ;
; 6.340  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.371      ;
; 6.340  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.371      ;
; 6.340  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.371      ;
; 6.355  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.356      ;
; 6.355  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.356      ;
; 6.355  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.356      ;
; 6.355  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.356      ;
; 6.355  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.356      ;
; 6.355  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.356      ;
; 6.355  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.356      ;
; 6.355  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.356      ;
; 6.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.750      ;
; 6.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.750      ;
; 6.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.750      ;
; 6.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.750      ;
; 6.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.750      ;
; 6.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.750      ;
; 6.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.750      ;
; 6.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.750      ;
; 6.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.750      ;
; 6.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.750      ;
; 6.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.750      ;
; 6.378  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.750      ;
; 6.433  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.695      ;
; 6.433  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.695      ;
; 6.433  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.695      ;
; 6.433  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.695      ;
; 6.433  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.695      ;
; 6.433  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.695      ;
; 6.433  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.695      ;
; 6.433  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.695      ;
; 6.433  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.695      ;
; 6.433  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.695      ;
; 6.433  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.695      ;
; 6.433  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.695      ;
; 6.444  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.684      ;
; 6.444  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.684      ;
; 6.444  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.684      ;
; 6.444  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.684      ;
; 6.444  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.684      ;
; 6.444  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.684      ;
; 6.444  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.684      ;
; 6.444  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.684      ;
; 6.444  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.684      ;
; 6.444  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.684      ;
; 6.444  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.684      ;
; 6.444  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.216      ; 5.684      ;
; 6.672  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.223      ; 5.463      ;
; 6.672  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.223      ; 5.463      ;
; 6.672  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.223      ; 5.463      ;
; 6.672  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.223      ; 5.463      ;
; 6.766  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.223      ; 5.369      ;
; 6.766  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.223      ; 5.369      ;
; 6.766  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.223      ; 5.369      ;
; 6.766  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.223      ; 5.369      ;
; 6.775  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.223      ; 5.360      ;
; 6.775  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.223      ; 5.360      ;
; 6.775  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.223      ; 5.360      ;
; 6.775  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.223      ; 5.360      ;
; 14.403 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; dri_clk                                           ; cam_pclk    ; 20.000       ; -0.664     ; 4.845      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 2.050 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.706      ; 5.031      ;
; 2.050 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.706      ; 5.031      ;
; 2.050 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.706      ; 5.031      ;
; 2.050 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.706      ; 5.031      ;
; 2.070 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.706      ; 5.051      ;
; 2.070 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.706      ; 5.051      ;
; 2.070 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.706      ; 5.051      ;
; 2.070 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.706      ; 5.051      ;
; 2.158 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.706      ; 5.139      ;
; 2.158 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.706      ; 5.139      ;
; 2.158 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.706      ; 5.139      ;
; 2.158 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.706      ; 5.139      ;
; 2.333 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.307      ;
; 2.333 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.307      ;
; 2.333 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.307      ;
; 2.333 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.307      ;
; 2.333 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.307      ;
; 2.333 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.307      ;
; 2.333 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.307      ;
; 2.333 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.307      ;
; 2.333 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.307      ;
; 2.333 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.307      ;
; 2.333 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.307      ;
; 2.333 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.307      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.340      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.340      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.340      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.340      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.340      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.340      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.340      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.340      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.340      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.340      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.340      ;
; 2.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.340      ;
; 2.487 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.461      ;
; 2.487 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.461      ;
; 2.487 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.461      ;
; 2.487 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.461      ;
; 2.487 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.461      ;
; 2.487 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.461      ;
; 2.487 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.461      ;
; 2.487 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.461      ;
; 2.487 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.461      ;
; 2.487 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.461      ;
; 2.487 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.461      ;
; 2.487 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.699      ; 5.461      ;
; 2.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.033      ;
; 2.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.033      ;
; 2.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.033      ;
; 2.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.033      ;
; 2.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.033      ;
; 2.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.033      ;
; 2.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.033      ;
; 2.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.033      ;
; 2.506 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.046      ;
; 2.506 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.046      ;
; 2.506 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.046      ;
; 2.506 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.046      ;
; 2.506 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.046      ;
; 2.506 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.046      ;
; 2.506 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.046      ;
; 2.506 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.046      ;
; 2.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.263      ; 5.066      ;
; 2.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.263      ; 5.066      ;
; 2.548 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.263      ; 5.086      ;
; 2.548 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.263      ; 5.086      ;
; 2.564 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.258      ; 5.097      ;
; 2.564 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.258      ; 5.097      ;
; 2.564 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.258      ; 5.097      ;
; 2.564 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.258      ; 5.097      ;
; 2.564 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.258      ; 5.097      ;
; 2.564 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.258      ; 5.097      ;
; 2.564 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.258      ; 5.097      ;
; 2.592 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.258      ; 5.125      ;
; 2.592 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.258      ; 5.125      ;
; 2.592 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.258      ; 5.125      ;
; 2.592 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.258      ; 5.125      ;
; 2.592 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.258      ; 5.125      ;
; 2.592 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.258      ; 5.125      ;
; 2.592 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.258      ; 5.125      ;
; 2.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.134      ;
; 2.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.134      ;
; 2.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.134      ;
; 2.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.134      ;
; 2.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.134      ;
; 2.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.134      ;
; 2.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.134      ;
; 2.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 5.134      ;
; 2.636 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.263      ; 5.174      ;
; 2.636 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.263      ; 5.174      ;
; 2.680 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.258      ; 5.213      ;
; 2.680 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.258      ; 5.213      ;
; 2.680 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.258      ; 5.213      ;
; 2.680 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.258      ; 5.213      ;
; 2.680 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.258      ; 5.213      ;
; 2.680 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.258      ; 5.213      ;
; 2.680 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.258      ; 5.213      ;
; 3.945 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; dri_clk                                           ; cam_pclk    ; 0.000        ; 0.356      ; 4.576      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.765 ; 4.949        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.765 ; 4.949        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.830 ; 5.046        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.830 ; 5.046        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.876 ; 5.060        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.876 ; 5.060        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.876 ; 5.060        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.876 ; 5.060        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.876 ; 5.060        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.876 ; 5.060        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.876 ; 5.060        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.876 ; 5.060        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                               ;
; 4.879 ; 5.063        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                            ;
; 4.879 ; 5.063        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                            ;
; 4.879 ; 5.063        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                            ;
; 4.879 ; 5.063        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                            ;
; 4.879 ; 5.063        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                            ;
; 4.879 ; 5.063        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                            ;
; 4.879 ; 5.063        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                            ;
; 4.879 ; 5.063        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                            ;
; 4.879 ; 5.063        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                            ;
; 4.879 ; 5.063        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                            ;
; 4.965 ; 4.965        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 4.965 ; 4.965        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[0]|clk                                                ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[1]|clk                                                ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[2]|clk                                                ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[3]|clk                                                ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[4]|clk                                                ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[5]|clk                                                ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[6]|clk                                                ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[7]|clk                                                ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[8]|clk                                                ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[9]|clk                                                ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|dri_clk|clk                                                   ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|dri_clk|clk                                                   ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[0]|clk                                                ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[1]|clk                                                ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[2]|clk                                                ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[3]|clk                                                ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[4]|clk                                                ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[5]|clk                                                ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[6]|clk                                                ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[7]|clk                                                ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[8]|clk                                                ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[9]|clk                                                ;
; 5.033 ; 5.033        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 5.033 ; 5.033        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.540 ; 9.756        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; 9.540 ; 9.756        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; 9.540 ; 9.756        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; 9.558 ; 9.774        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                ;
; 9.558 ; 9.774        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                               ;
; 9.558 ; 9.774        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                               ;
; 9.558 ; 9.774        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                               ;
; 9.558 ; 9.774        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                               ;
; 9.558 ; 9.774        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                               ;
; 9.558 ; 9.774        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                               ;
; 9.558 ; 9.774        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                ;
; 9.558 ; 9.774        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                ;
; 9.558 ; 9.774        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                ;
; 9.558 ; 9.774        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                ;
; 9.558 ; 9.774        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                ;
; 9.558 ; 9.774        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                ;
; 9.558 ; 9.774        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                ;
; 9.558 ; 9.774        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                ;
; 9.558 ; 9.774        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                ;
; 9.594 ; 9.810        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; 9.594 ; 9.810        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; 9.594 ; 9.810        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; 9.594 ; 9.810        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; 9.594 ; 9.810        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                     ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                  ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; 9.628 ; 9.844        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; 9.628 ; 9.844        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 9.628 ; 9.844        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; 9.628 ; 9.844        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; 9.628 ; 9.844        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; 9.628 ; 9.844        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; 9.628 ; 9.844        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; 9.628 ; 9.844        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 9.629 ; 9.845        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; 9.629 ; 9.845        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                  ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                  ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0]                                                                                                                               ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1]                                                                                                                               ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2]                                                                                                                               ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3]                                                                                                                               ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; 9.634 ; 9.850        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; 9.634 ; 9.850        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; 9.634 ; 9.850        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; 9.634 ; 9.850        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; 9.634 ; 9.850        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; 9.647 ; 9.877        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 9.648 ; 9.878        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 9.648 ; 9.878        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 9.652 ; 9.882        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 9.810 ; 9.810        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]|clk                                                                                       ;
; 9.810 ; 9.810        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]|clk                                                                                       ;
; 9.810 ; 9.810        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]|clk                                                                                       ;
; 9.825 ; 9.825        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9|clk0                                                                                   ;
; 9.828 ; 9.828        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[0]|clk                                                                                                                                              ;
; 9.828 ; 9.828        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[10]|clk                                                                                                                                             ;
; 9.828 ; 9.828        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[11]|clk                                                                                                                                             ;
; 9.828 ; 9.828        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[12]|clk                                                                                                                                             ;
; 9.828 ; 9.828        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[13]|clk                                                                                                                                             ;
; 9.828 ; 9.828        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[14]|clk                                                                                                                                             ;
; 9.828 ; 9.828        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[15]|clk                                                                                                                                             ;
; 9.828 ; 9.828        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[1]|clk                                                                                                                                              ;
; 9.828 ; 9.828        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[2]|clk                                                                                                                                              ;
; 9.828 ; 9.828        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[3]|clk                                                                                                                                              ;
; 9.828 ; 9.828        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[4]|clk                                                                                                                                              ;
; 9.828 ; 9.828        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[5]|clk                                                                                                                                              ;
; 9.828 ; 9.828        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[6]|clk                                                                                                                                              ;
; 9.828 ; 9.828        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[7]|clk                                                                                                                                              ;
; 9.828 ; 9.828        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[8]|clk                                                                                                                                              ;
; 9.828 ; 9.828        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[9]|clk                                                                                                                                              ;
; 9.831 ; 9.831        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0|clk0                                                                                   ;
; 9.864 ; 9.864        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10]|clk                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10m'                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------+
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[10]              ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[11]              ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[12]              ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[13]              ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[14]              ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[15]              ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[16]              ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[6]               ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[7]               ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[8]               ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[9]               ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[10]              ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[10]~_Duplicate_1 ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[11]              ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[11]~_Duplicate_1 ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[12]              ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[12]~_Duplicate_1 ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[13]              ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[13]~_Duplicate_1 ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[14]              ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[14]~_Duplicate_1 ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[15]              ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[15]~_Duplicate_1 ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[16]              ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[16]~_Duplicate_1 ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[6]               ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[6]~_Duplicate_1  ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[7]               ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[7]~_Duplicate_1  ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[8]               ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[8]~_Duplicate_1  ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[9]               ;
; 49.435 ; 49.817       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[9]~_Duplicate_1  ;
; 49.437 ; 49.653       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|binarization:u_binarization|monoc_d0                                        ;
; 49.438 ; 49.820       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[10]~_Duplicate_1 ;
; 49.438 ; 49.820       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[11]~_Duplicate_1 ;
; 49.438 ; 49.820       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[12]~_Duplicate_1 ;
; 49.438 ; 49.820       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[13]~_Duplicate_1 ;
; 49.438 ; 49.820       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[14]~_Duplicate_1 ;
; 49.438 ; 49.820       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[15]~_Duplicate_1 ;
; 49.438 ; 49.820       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[16]~_Duplicate_1 ;
; 49.438 ; 49.820       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[6]~_Duplicate_1  ;
; 49.438 ; 49.820       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[7]~_Duplicate_1  ;
; 49.438 ; 49.820       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[8]~_Duplicate_1  ;
; 49.438 ; 49.820       ; 0.382          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[9]~_Duplicate_1  ;
; 49.478 ; 49.694       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[0]                        ;
; 49.478 ; 49.694       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[1]                        ;
; 49.478 ; 49.694       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[2]                        ;
; 49.478 ; 49.694       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[3]                        ;
; 49.478 ; 49.694       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[4]                        ;
; 49.478 ; 49.694       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[5]                        ;
; 49.479 ; 49.695       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[0]                                     ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                           ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v23[0]                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v23[1]                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v23[2]                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~1                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~2                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~3                            ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|y~4                               ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|y~5                               ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|cnt[0]                                              ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|cnt[10]                                             ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|cnt[1]                                              ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|cnt[2]                                              ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|cnt[3]                                              ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|cnt[4]                                              ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|cnt[5]                                              ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|cnt[6]                                              ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|cnt[7]                                              ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|cnt[8]                                              ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|cnt[9]                                              ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|col_border_ram_we                                   ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|h_do_d0                                             ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|h_raddr[0]                                          ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|h_raddr[1]                                          ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|h_raddr[2]                                          ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|h_raddr[3]                                          ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|h_raddr[4]                                          ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|h_raddr[5]                                          ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|h_raddr[6]                                          ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dri_clk'                                                                                     ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                             ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------+
; 1999.784 ; 2000.000     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[0]                     ;
; 1999.784 ; 2000.000     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[1]                     ;
; 1999.784 ; 2000.000     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[2]                     ;
; 1999.784 ; 2000.000     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[3]                     ;
; 1999.784 ; 2000.000     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[4]                     ;
; 1999.784 ; 2000.000     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[5]                     ;
; 1999.784 ; 2000.000     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[6]                     ;
; 1999.784 ; 2000.000     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[7]                     ;
; 1999.784 ; 2000.000     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|wr_flag                          ;
; 1999.784 ; 2000.000     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ;
; 1999.784 ; 2000.000     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ;
; 1999.784 ; 2000.000     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ;
; 1999.785 ; 2000.001     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ;
; 1999.785 ; 2000.001     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ;
; 1999.785 ; 2000.001     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ;
; 1999.785 ; 2000.001     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ;
; 1999.785 ; 2000.001     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ;
; 1999.785 ; 2000.001     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ;
; 1999.785 ; 2000.001     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ;
; 1999.785 ; 2000.001     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ;
; 1999.785 ; 2000.001     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ;
; 1999.785 ; 2000.001     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ;
; 1999.785 ; 2000.001     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ;
; 1999.785 ; 2000.001     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ;
; 1999.785 ; 2000.001     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ;
; 1999.785 ; 2000.001     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ;
; 1999.785 ; 2000.001     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ;
; 1999.785 ; 2000.001     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ;
; 1999.785 ; 2000.001     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ;
; 1999.785 ; 2000.001     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ;
; 1999.785 ; 2000.001     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ;
; 1999.785 ; 2000.001     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[0]                           ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[1]                           ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[2]                           ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[3]                           ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[4]                           ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[5]                           ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[6]                           ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr16              ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_stop                ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|scl                              ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_dir                          ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ;
; 1999.786 ; 2000.002     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[0]                        ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[10]                       ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[11]                       ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[12]                       ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[13]                       ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[14]                       ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[1]                        ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[3]                        ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[4]                        ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[7]                        ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[8]                        ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[9]                        ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_idle                ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|i2c_done                         ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_out                          ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|st_done                          ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ;
; 1999.787 ; 2000.003     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ;
; 1999.788 ; 2000.004     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[2]                        ;
; 1999.788 ; 2000.004     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[5]                        ;
; 1999.788 ; 2000.004     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ;
; 1999.788 ; 2000.004     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ;
; 1999.810 ; 1999.994     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[2]                        ;
; 1999.810 ; 1999.994     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[5]                        ;
; 1999.810 ; 1999.994     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ;
; 1999.810 ; 1999.994     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ;
; 1999.811 ; 1999.995     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[0]                        ;
; 1999.811 ; 1999.995     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[10]                       ;
; 1999.811 ; 1999.995     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[11]                       ;
; 1999.811 ; 1999.995     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[12]                       ;
; 1999.811 ; 1999.995     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[13]                       ;
; 1999.811 ; 1999.995     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[14]                       ;
; 1999.811 ; 1999.995     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[1]                        ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 3.744 ; 3.646 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; 2.436 ; 2.393 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; 3.665 ; 3.485 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; 3.715 ; 3.590 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; 2.532 ; 2.580 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; 3.744 ; 3.646 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; 2.467 ; 2.598 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; 3.047 ; 2.988 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; 1.748 ; 1.886 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; 3.567 ; 3.419 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; 1.918 ; 1.987 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; 4.557 ; 4.554 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.055 ; 4.108 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.294 ; 4.346 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.140 ; 4.147 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.095 ; 4.119 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 3.741 ; 3.804 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.096 ; 4.114 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.082 ; 4.132 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.291 ; 4.345 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.557 ; 4.554 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.148 ; 4.151 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.162 ; 4.172 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.073 ; 4.109 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.158 ; 4.163 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.296 ; 4.360 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.080 ; 4.114 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 3.754 ; 3.816 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 6.587 ; 6.901 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 6.587 ; 6.901 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 4.895 ; 5.046 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 5.669 ; 6.023 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -1.276 ; -1.378 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; -1.485 ; -1.540 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; -1.798 ; -1.798 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; -1.866 ; -1.909 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; -1.899 ; -1.915 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; -1.987 ; -2.040 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; -1.995 ; -2.063 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; -1.276 ; -1.378 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; -1.296 ; -1.393 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; -1.761 ; -1.775 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; -1.491 ; -1.549 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; -3.048 ; -3.097 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -3.348 ; -3.390 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -3.596 ; -3.643 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -3.432 ; -3.427 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -3.388 ; -3.399 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -3.048 ; -3.097 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -3.389 ; -3.394 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -3.373 ; -3.413 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -3.592 ; -3.642 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -3.832 ; -3.818 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.439 ; -3.430 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -3.453 ; -3.451 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -3.367 ; -3.390 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -3.449 ; -3.443 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -3.597 ; -3.656 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -3.375 ; -3.395 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -3.061 ; -3.109 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; -4.169 ; -4.314 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; -5.792 ; -6.096 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; -4.169 ; -4.314 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; -4.911 ; -5.252 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; sys_clk    ; 10.967 ; 10.598 ; Rise       ; clk_10m                                           ;
; lcd_hs          ; sys_clk    ; 9.895  ; 9.671  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ; 7.622  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]      ; sys_clk    ; 10.561 ; 10.186 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 10.561 ; 10.186 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 10.268 ; 9.988  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 10.387 ; 9.987  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 10.358 ; 9.933  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 9.993  ; 9.787  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 9.908  ; 9.702  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 10.330 ; 10.086 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 9.680  ; 9.528  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 10.265 ; 9.992  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 10.009 ; 9.774  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 10.331 ; 10.064 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 9.615  ; 9.433  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 9.579  ; 9.389  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 9.213  ; 9.060  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 9.554  ; 9.328  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 9.934  ; 9.634  ; Rise       ; clk_10m                                           ;
; lcd_vs          ; sys_clk    ; 10.904 ; 10.558 ; Rise       ; clk_10m                                           ;
; seg_led[*]      ; sys_clk    ; 10.430 ; 10.304 ; Rise       ; clk_10m                                           ;
;  seg_led[0]     ; sys_clk    ; 9.483  ; 9.264  ; Rise       ; clk_10m                                           ;
;  seg_led[1]     ; sys_clk    ; 9.465  ; 9.252  ; Rise       ; clk_10m                                           ;
;  seg_led[2]     ; sys_clk    ; 10.267 ; 9.936  ; Rise       ; clk_10m                                           ;
;  seg_led[3]     ; sys_clk    ; 9.405  ; 9.191  ; Rise       ; clk_10m                                           ;
;  seg_led[4]     ; sys_clk    ; 9.437  ; 9.199  ; Rise       ; clk_10m                                           ;
;  seg_led[5]     ; sys_clk    ; 9.454  ; 9.219  ; Rise       ; clk_10m                                           ;
;  seg_led[6]     ; sys_clk    ; 10.430 ; 10.304 ; Rise       ; clk_10m                                           ;
;  seg_led[7]     ; sys_clk    ; 10.205 ; 9.895  ; Rise       ; clk_10m                                           ;
; sel[*]          ; sys_clk    ; 9.141  ; 8.950  ; Rise       ; clk_10m                                           ;
;  sel[0]         ; sys_clk    ; 8.512  ; 8.576  ; Rise       ; clk_10m                                           ;
;  sel[1]         ; sys_clk    ; 8.574  ; 8.509  ; Rise       ; clk_10m                                           ;
;  sel[2]         ; sys_clk    ; 8.959  ; 8.834  ; Rise       ; clk_10m                                           ;
;  sel[3]         ; sys_clk    ; 8.842  ; 8.732  ; Rise       ; clk_10m                                           ;
;  sel[4]         ; sys_clk    ; 8.965  ; 8.851  ; Rise       ; clk_10m                                           ;
;  sel[5]         ; sys_clk    ; 9.141  ; 8.950  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ;        ; 7.254  ; Fall       ; clk_10m                                           ;
; cam_scl         ; sys_clk    ; 7.626  ; 7.842  ; Fall       ; dri_clk                                           ;
; cam_sda         ; sys_clk    ; 7.587  ; 7.796  ; Fall       ; dri_clk                                           ;
; sdram_addr[*]   ; sys_clk    ; 5.817  ; 5.982  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.405  ; 4.572  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 4.634  ; 4.850  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 4.859  ; 5.139  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 4.820  ; 5.105  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 4.713  ; 4.950  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.638  ; 4.880  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 4.372  ; 4.535  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 4.883  ; 5.164  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 4.705  ; 4.943  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 4.418  ; 4.592  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 5.817  ; 5.982  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 4.425  ; 4.598  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 4.423  ; 4.603  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 4.655  ; 4.867  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 4.655  ; 4.867  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 4.362  ; 4.523  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 4.394  ; 4.564  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 3.985  ; 3.921  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 4.021  ; 4.155  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 5.797  ; 5.683  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.513  ; 4.347  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.475  ; 4.304  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.153  ; 4.033  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.129  ; 4.028  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.521  ; 4.332  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.797  ; 5.683  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.570  ; 4.390  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.512  ; 4.335  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.403  ; 5.169  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.809  ; 4.611  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.927  ; 4.653  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.979  ; 4.739  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.976  ; 4.752  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.951  ; 4.721  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.620  ; 4.436  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.587  ; 4.413  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 4.361  ; 4.525  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 4.019  ; 4.126  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 0.997  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; 0.868  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_pclk        ; sys_clk    ; 10.605 ; 10.219 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 7.748  ; 7.404  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------------+------------+--------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+-------+------------+---------------------------------------------------+
; lcd_de          ; sys_clk    ; 10.167 ; 9.812 ; Rise       ; clk_10m                                           ;
; lcd_hs          ; sys_clk    ; 9.138  ; 8.921 ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ; 6.965  ;       ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]      ; sys_clk    ; 8.483  ; 8.336 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 9.777  ; 9.415 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 9.495  ; 9.225 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 9.611  ; 9.226 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 9.582  ; 9.173 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 9.233  ; 9.034 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 9.150  ; 8.951 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 9.556  ; 9.320 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 8.932  ; 8.785 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 9.494  ; 9.230 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 9.248  ; 9.021 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 9.557  ; 9.299 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 8.870  ; 8.693 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 8.835  ; 8.651 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 8.483  ; 8.336 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 8.811  ; 8.593 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 9.176  ; 8.886 ; Rise       ; clk_10m                                           ;
; lcd_vs          ; sys_clk    ; 10.105 ; 9.772 ; Rise       ; clk_10m                                           ;
; seg_led[*]      ; sys_clk    ; 8.663  ; 8.457 ; Rise       ; clk_10m                                           ;
;  seg_led[0]     ; sys_clk    ; 8.742  ; 8.530 ; Rise       ; clk_10m                                           ;
;  seg_led[1]     ; sys_clk    ; 8.724  ; 8.519 ; Rise       ; clk_10m                                           ;
;  seg_led[2]     ; sys_clk    ; 9.494  ; 9.175 ; Rise       ; clk_10m                                           ;
;  seg_led[3]     ; sys_clk    ; 8.663  ; 8.457 ; Rise       ; clk_10m                                           ;
;  seg_led[4]     ; sys_clk    ; 8.697  ; 8.467 ; Rise       ; clk_10m                                           ;
;  seg_led[5]     ; sys_clk    ; 8.714  ; 8.487 ; Rise       ; clk_10m                                           ;
;  seg_led[6]     ; sys_clk    ; 9.701  ; 9.581 ; Rise       ; clk_10m                                           ;
;  seg_led[7]     ; sys_clk    ; 9.434  ; 9.135 ; Rise       ; clk_10m                                           ;
; sel[*]          ; sys_clk    ; 7.810  ; 7.807 ; Rise       ; clk_10m                                           ;
;  sel[0]         ; sys_clk    ; 7.810  ; 7.873 ; Rise       ; clk_10m                                           ;
;  sel[1]         ; sys_clk    ; 7.871  ; 7.807 ; Rise       ; clk_10m                                           ;
;  sel[2]         ; sys_clk    ; 8.241  ; 8.120 ; Rise       ; clk_10m                                           ;
;  sel[3]         ; sys_clk    ; 8.124  ; 8.018 ; Rise       ; clk_10m                                           ;
;  sel[4]         ; sys_clk    ; 8.247  ; 8.135 ; Rise       ; clk_10m                                           ;
;  sel[5]         ; sys_clk    ; 8.414  ; 8.230 ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ;        ; 6.612 ; Fall       ; clk_10m                                           ;
; cam_scl         ; sys_clk    ; 6.963  ; 7.172 ; Fall       ; dri_clk                                           ;
; cam_sda         ; sys_clk    ; 6.924  ; 7.127 ; Fall       ; dri_clk                                           ;
; sdram_addr[*]   ; sys_clk    ; 3.846  ; 4.003 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 3.880  ; 4.041 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 4.098  ; 4.307 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 4.314  ; 4.585 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 4.276  ; 4.552 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 4.175  ; 4.404 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.104  ; 4.338 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 3.846  ; 4.003 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 4.339  ; 4.609 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 4.168  ; 4.398 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 3.892  ; 4.061 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 5.284  ; 5.441 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 3.899  ; 4.067 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 3.897  ; 4.071 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 3.835  ; 3.991 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 4.116  ; 4.320 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 3.835  ; 3.991 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 3.868  ; 4.033 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 3.477  ; 3.414 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 3.511  ; 3.640 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 3.612  ; 3.513 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 3.984  ; 3.823 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 3.944  ; 3.779 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 3.634  ; 3.519 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 3.612  ; 3.513 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 3.987  ; 3.806 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.264  ; 5.156 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.038  ; 3.864 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 3.979  ; 3.809 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.839  ; 4.613 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.264  ; 4.073 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.382  ; 4.117 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.431  ; 4.200 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.429  ; 4.213 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.405  ; 4.182 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.087  ; 3.909 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.055  ; 3.887 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 3.833  ; 3.992 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 3.505  ; 3.608 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 0.536  ;       ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; 0.412 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_pclk        ; sys_clk    ; 6.590  ; 6.275 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 7.078  ; 6.728 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                             ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 10.223 ; 10.130 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 11.013 ; 10.920 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 11.065 ; 10.972 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 11.065 ; 10.972 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 11.015 ; 10.922 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 11.015 ; 10.922 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 10.634 ; 10.541 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 10.662 ; 10.569 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 10.662 ; 10.569 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 11.013 ; 10.920 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 10.965 ; 10.872 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 11.013 ; 10.920 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 10.223 ; 10.130 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 10.223 ; 10.130 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 10.236 ; 10.143 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 10.236 ; 10.143 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 10.634 ; 10.541 ; Rise       ; clk_10m                                           ;
; cam_sda         ; sys_clk    ; 7.854  ; 7.761  ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 4.620  ; 4.545  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.908  ; 4.815  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.627  ; 4.552  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.620  ; 4.545  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.661  ; 4.586  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.630  ; 4.555  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.882  ; 5.855  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.908  ; 4.815  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.661  ; 4.586  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.976  ; 4.877  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.638  ; 4.563  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.739  ; 4.640  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.755  ; 4.656  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.739  ; 4.640  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.739  ; 4.640  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.731  ; 4.632  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.731  ; 4.632  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                     ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 9.437  ; 9.344  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 10.196 ; 10.103 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 10.245 ; 10.152 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 10.245 ; 10.152 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 10.198 ; 10.105 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 10.198 ; 10.105 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 9.832  ; 9.739  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 9.858  ; 9.765  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 9.858  ; 9.765  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 10.196 ; 10.103 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 10.149 ; 10.056 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 10.196 ; 10.103 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 9.437  ; 9.344  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 9.437  ; 9.344  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 9.450  ; 9.357  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 9.450  ; 9.357  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 9.832  ; 9.739  ; Rise       ; clk_10m                                           ;
; cam_sda         ; sys_clk    ; 7.168  ; 7.075  ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 4.113  ; 4.038  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.348  ; 4.255  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.121  ; 4.046  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.113  ; 4.038  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.153  ; 4.078  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.123  ; 4.048  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.376  ; 5.349  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.348  ; 4.255  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.153  ; 4.078  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.459  ; 4.360  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.131  ; 4.056  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.232  ; 4.133  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.247  ; 4.148  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.232  ; 4.133  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.232  ; 4.133  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.224  ; 4.125  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.224  ; 4.125  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 9.849     ; 9.942     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 10.588    ; 10.681    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 10.625    ; 10.718    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 10.625    ; 10.718    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 10.590    ; 10.683    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 10.590    ; 10.683    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 10.214    ; 10.307    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 10.236    ; 10.329    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 10.236    ; 10.329    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 10.588    ; 10.681    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 10.508    ; 10.601    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 10.588    ; 10.681    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 9.849     ; 9.942     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 9.849     ; 9.942     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 9.865     ; 9.958     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 9.865     ; 9.958     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 10.214    ; 10.307    ; Rise       ; clk_10m                                           ;
; cam_sda         ; sys_clk    ; 7.582     ; 7.675     ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 4.393     ; 4.468     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.607     ; 4.700     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.401     ; 4.476     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.393     ; 4.468     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.426     ; 4.501     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.421     ; 4.496     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.703     ; 5.730     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.607     ; 4.700     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.426     ; 4.501     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.713     ; 4.812     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.430     ; 4.505     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.507     ; 4.606     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.518     ; 4.617     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.507     ; 4.606     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.507     ; 4.606     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.498     ; 4.597     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.498     ; 4.597     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 9.074     ; 9.167     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 9.784     ; 9.877     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 9.819     ; 9.912     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 9.819     ; 9.912     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 9.785     ; 9.878     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 9.785     ; 9.878     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 9.425     ; 9.518     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 9.446     ; 9.539     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 9.446     ; 9.539     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 9.784     ; 9.877     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 9.707     ; 9.800     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 9.784     ; 9.877     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 9.074     ; 9.167     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 9.074     ; 9.167     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 9.090     ; 9.183     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 9.090     ; 9.183     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 9.425     ; 9.518     ; Rise       ; clk_10m                                           ;
; cam_sda         ; sys_clk    ; 6.904     ; 6.997     ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 3.893     ; 3.968     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.056     ; 4.149     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 3.900     ; 3.975     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 3.893     ; 3.968     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 3.924     ; 3.999     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 3.920     ; 3.995     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.203     ; 5.230     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.056     ; 4.149     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 3.924     ; 3.999     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.203     ; 4.302     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 3.929     ; 4.004     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.006     ; 4.105     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.015     ; 4.114     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.006     ; 4.105     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.006     ; 4.105     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 3.997     ; 4.096     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 3.997     ; 4.096     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clk_10m                                           ; 6.078 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.098 ; 0.000         ;
; dri_clk                                           ; 7.433 ; 0.000         ;
; cam_pclk                                          ; 7.682 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.591 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clk_10m                                           ; 0.058 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.166 ; 0.000         ;
; dri_clk                                           ; 0.184 ; 0.000         ;
; cam_pclk                                          ; 0.454 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.902 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; cam_pclk ; 8.197 ; 0.000              ;
+----------+-------+--------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; cam_pclk ; 0.824 ; 0.000             ;
+----------+-------+-------------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+---------------------------------------------------+----------+---------------+
; Clock                                             ; Slack    ; End Point TNS ;
+---------------------------------------------------+----------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.734    ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.757    ; 0.000         ;
; cam_pclk                                          ; 9.351    ; 0.000         ;
; sys_clk                                           ; 9.594    ; 0.000         ;
; clk_10m                                           ; 49.616   ; 0.000         ;
; dri_clk                                           ; 1999.725 ; 0.000         ;
+---------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10m'                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 6.078 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[11]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.866      ;
; 6.079 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[12]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.865      ;
; 6.079 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[13]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.865      ;
; 6.083 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[14]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.861      ;
; 6.105 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.839      ;
; 6.106 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.838      ;
; 6.106 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[9]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.838      ;
; 6.107 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.837      ;
; 6.109 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[8]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.835      ;
; 6.114 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.830      ;
; 6.115 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.829      ;
; 6.125 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[11]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.819      ;
; 6.126 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[12]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.818      ;
; 6.126 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[13]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.818      ;
; 6.130 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[14]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.814      ;
; 6.135 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.958      ; 5.810      ;
; 6.135 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[1]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.958      ; 5.810      ;
; 6.135 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.958      ; 5.810      ;
; 6.155 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[11]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.789      ;
; 6.156 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[12]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.788      ;
; 6.156 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[13]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.788      ;
; 6.160 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[14]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.784      ;
; 6.182 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.762      ;
; 6.183 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.761      ;
; 6.183 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[9]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.761      ;
; 6.184 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.760      ;
; 6.186 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[8]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.758      ;
; 6.191 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.753      ;
; 6.192 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.752      ;
; 6.192 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.752      ;
; 6.193 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[3]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.751      ;
; 6.193 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[9]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.751      ;
; 6.194 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[7]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.750      ;
; 6.196 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[8]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.748      ;
; 6.201 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[6]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.743      ;
; 6.202 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[4]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.742      ;
; 6.212 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.958      ; 5.733      ;
; 6.212 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[1]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.958      ; 5.733      ;
; 6.212 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.958      ; 5.733      ;
; 6.222 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.958      ; 5.723      ;
; 6.222 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[1]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.958      ; 5.723      ;
; 6.222 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[5]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.958      ; 5.723      ;
; 6.240 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~2                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.692      ;
; 6.241 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.691      ;
; 6.242 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~3                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.690      ;
; 6.242 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~1                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.690      ;
; 6.246 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~2                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.686      ;
; 6.247 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.685      ;
; 6.248 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~3                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.684      ;
; 6.248 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~1                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.684      ;
; 6.269 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[15]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.675      ;
; 6.316 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[15]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.628      ;
; 6.331 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~2                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.601      ;
; 6.332 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.600      ;
; 6.333 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~3                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.599      ;
; 6.333 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~1                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.599      ;
; 6.346 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[15]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.598      ;
; 6.371 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.950      ; 5.566      ;
; 6.372 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.950      ; 5.565      ;
; 6.372 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.950      ; 5.565      ;
; 6.375 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.950      ; 5.562      ;
; 6.377 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.950      ; 5.560      ;
; 6.378 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.950      ; 5.559      ;
; 6.378 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.950      ; 5.559      ;
; 6.381 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.950      ; 5.556      ;
; 6.403 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[10]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.541      ;
; 6.428 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.504      ;
; 6.429 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.503      ;
; 6.429 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.503      ;
; 6.433 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.499      ;
; 6.434 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.498      ;
; 6.435 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.497      ;
; 6.435 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.497      ;
; 6.439 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.493      ;
; 6.452 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[2][0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.968      ; 5.503      ;
; 6.462 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.950      ; 5.475      ;
; 6.463 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.950      ; 5.474      ;
; 6.463 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.950      ; 5.474      ;
; 6.466 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.950      ; 5.471      ;
; 6.472 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[10]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.472      ;
; 6.477 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~3                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.949      ; 5.459      ;
; 6.480 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb[10]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.957      ; 5.464      ;
; 6.481 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~2                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.949      ; 5.455      ;
; 6.499 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.949      ; 5.437      ;
; 6.499 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[2][0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.968      ; 5.456      ;
; 6.503 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~0                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.949      ; 5.433      ;
; 6.503 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~1                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.949      ; 5.433      ;
; 6.508 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.949      ; 5.428      ;
; 6.509 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~0                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.949      ; 5.427      ;
; 6.509 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~1                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.949      ; 5.427      ;
; 6.519 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.413      ;
; 6.520 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.412      ;
; 6.520 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.412      ;
; 6.524 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.945      ; 5.408      ;
; 6.529 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[2][0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.968      ; 5.426      ;
; 6.532 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[1]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.953      ; 5.408      ;
; 6.532 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[2]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.953      ; 5.408      ;
; 6.532 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.953      ; 5.408      ;
; 6.545 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[3][0]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.959      ; 5.401      ;
; 6.545 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[3][1]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.959      ; 5.401      ;
+-------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.098 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.805      ;
; 6.099 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.804      ;
; 6.099 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.804      ;
; 6.100 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.803      ;
; 6.100 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.803      ;
; 6.101 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.802      ;
; 6.101 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.802      ;
; 6.102 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.801      ;
; 6.103 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.800      ;
; 6.104 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.799      ;
; 6.104 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.799      ;
; 6.105 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.798      ;
; 6.105 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.798      ;
; 6.106 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.797      ;
; 6.175 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.728      ;
; 6.176 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.727      ;
; 6.176 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.727      ;
; 6.177 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.726      ;
; 6.177 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.726      ;
; 6.178 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.725      ;
; 6.178 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.725      ;
; 6.179 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.724      ;
; 6.180 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.723      ;
; 6.181 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.722      ;
; 6.181 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.722      ;
; 6.182 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.721      ;
; 6.182 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.721      ;
; 6.183 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.720      ;
; 6.186 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.718      ;
; 6.263 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.641      ;
; 6.342 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.561      ;
; 6.343 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.560      ;
; 6.343 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.560      ;
; 6.344 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.559      ;
; 6.344 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.559      ;
; 6.345 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.558      ;
; 6.345 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.558      ;
; 6.346 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.557      ;
; 6.347 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.556      ;
; 6.348 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.555      ;
; 6.348 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.555      ;
; 6.349 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.554      ;
; 6.349 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.554      ;
; 6.350 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.553      ;
; 6.397 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.510      ;
; 6.430 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.474      ;
; 6.474 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.433      ;
; 6.478 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.428      ;
; 6.478 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.428      ;
; 6.478 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.428      ;
; 6.478 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.428      ;
; 6.478 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.428      ;
; 6.478 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.428      ;
; 6.478 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.428      ;
; 6.478 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.428      ;
; 6.478 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.428      ;
; 6.478 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.428      ;
; 6.478 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.428      ;
; 6.478 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.428      ;
; 6.478 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.428      ;
; 6.478 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.428      ;
; 6.555 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.351      ;
; 6.555 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.351      ;
; 6.555 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.351      ;
; 6.555 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.351      ;
; 6.555 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.351      ;
; 6.555 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.351      ;
; 6.555 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.351      ;
; 6.555 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.351      ;
; 6.555 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.351      ;
; 6.555 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.351      ;
; 6.555 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.351      ;
; 6.555 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.351      ;
; 6.555 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.351      ;
; 6.555 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.351      ;
; 6.617 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.290      ;
; 6.690 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.214      ;
; 6.698 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.208      ;
; 6.698 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.208      ;
; 6.698 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.208      ;
; 6.698 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.208      ;
; 6.698 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.208      ;
; 6.698 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.208      ;
; 6.698 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.208      ;
; 6.698 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.208      ;
; 6.698 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.208      ;
; 6.698 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.208      ;
; 6.698 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.208      ;
; 6.698 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.208      ;
; 6.698 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.208      ;
; 6.698 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.208      ;
; 6.767 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.137      ;
; 6.869 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.037      ;
; 6.910 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 2.994      ;
; 6.946 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.960      ;
; 6.948 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.185     ; 1.794      ;
; 6.964 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.291     ; 1.672      ;
; 6.967 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.291     ; 1.669      ;
; 6.979 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.312     ; 1.636      ;
; 7.089 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.817      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dri_clk'                                                                                                                                                                                ;
+----------+-------------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                       ; To Node                                      ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 7.433    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.174      ; 3.728      ;
; 7.484    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.171      ; 3.674      ;
; 7.541    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.174      ; 3.620      ;
; 7.561    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.171      ; 3.597      ;
; 7.612    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.174      ; 3.549      ;
; 7.625    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.174      ; 3.536      ;
; 7.637    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.172      ; 3.522      ;
; 7.659    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.173      ; 3.501      ;
; 7.666    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.174      ; 3.495      ;
; 7.704    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.174      ; 3.457      ;
; 7.714    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.172      ; 3.445      ;
; 7.736    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.173      ; 3.424      ;
; 7.765    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.173      ; 3.395      ;
; 7.842    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.173      ; 3.318      ;
; 7.890    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.171      ; 3.268      ;
; 7.921    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.173      ; 3.239      ;
; 7.980    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.172      ; 3.179      ;
; 7.998    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.173      ; 3.162      ;
; 8.001    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.173      ; 3.159      ;
; 8.171    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.173      ; 2.989      ;
; 8.267    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.173      ; 2.893      ;
; 8.345    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.174      ; 2.816      ;
; 8.530    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.174      ; 2.631      ;
; 8.538    ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]               ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk     ; 10.000       ; 1.174      ; 2.623      ;
; 3996.709 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 3.232      ;
; 3996.729 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 3.212      ;
; 3996.839 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 3.102      ;
; 3996.891 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 3.050      ;
; 3996.970 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 2.971      ;
; 3997.002 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.045     ; 2.930      ;
; 3997.055 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 2.886      ;
; 3997.072 ; i2c_dri:u_i2c_dri|cnt[4]                        ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.037     ; 2.868      ;
; 3997.079 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.035     ; 2.863      ;
; 3997.084 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.041     ; 2.852      ;
; 3997.100 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 2.841      ;
; 3997.111 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.038     ; 2.828      ;
; 3997.113 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.034     ; 2.830      ;
; 3997.115 ; i2c_dri:u_i2c_dri|cnt[3]                        ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.037     ; 2.825      ;
; 3997.116 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.037     ; 2.824      ;
; 3997.144 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.034     ; 2.799      ;
; 3997.174 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.034     ; 2.769      ;
; 3997.176 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.035     ; 2.766      ;
; 3997.178 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.039     ; 2.760      ;
; 3997.191 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.038     ; 2.748      ;
; 3997.193 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.038     ; 2.746      ;
; 3997.200 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.041     ; 2.736      ;
; 3997.205 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.039     ; 2.733      ;
; 3997.219 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.035     ; 2.723      ;
; 3997.224 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.038     ; 2.715      ;
; 3997.238 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.041     ; 2.698      ;
; 3997.255 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.038     ; 2.684      ;
; 3997.256 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.035     ; 2.686      ;
; 3997.257 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 2.684      ;
; 3997.272 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.037     ; 2.668      ;
; 3997.280 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.034     ; 2.663      ;
; 3997.298 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.037     ; 2.642      ;
; 3997.304 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 2.637      ;
; 3997.307 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.037     ; 2.633      ;
; 3997.318 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 2.623      ;
; 3997.320 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 2.621      ;
; 3997.324 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.041     ; 2.612      ;
; 3997.338 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 2.603      ;
; 3997.365 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 2.576      ;
; 3997.372 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.039     ; 2.566      ;
; 3997.377 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.037     ; 2.563      ;
; 3997.382 ; i2c_dri:u_i2c_dri|cnt[5]                        ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.037     ; 2.558      ;
; 3997.383 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.039     ; 2.555      ;
; 3997.395 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.040     ; 2.542      ;
; 3997.403 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.040     ; 2.534      ;
; 3997.412 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.037     ; 2.528      ;
; 3997.419 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.040     ; 2.518      ;
; 3997.428 ; i2c_dri:u_i2c_dri|data_wr_t[3]                  ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.038     ; 2.511      ;
; 3997.442 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.039     ; 2.496      ;
; 3997.447 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 2.494      ;
; 3997.451 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 2.490      ;
; 3997.456 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 2.485      ;
; 3997.464 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.040     ; 2.473      ;
; 3997.471 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.037     ; 2.469      ;
; 3997.489 ; i2c_dri:u_i2c_dri|cnt[2]                        ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.037     ; 2.451      ;
; 3997.498 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 2.443      ;
; 3997.499 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.038     ; 2.440      ;
; 3997.503 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.035     ; 2.439      ;
; 3997.505 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 2.436      ;
; 3997.506 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.040     ; 2.431      ;
; 3997.507 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.034     ; 2.436      ;
; 3997.519 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 2.422      ;
; 3997.520 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.042     ; 2.415      ;
; 3997.520 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.040     ; 2.417      ;
; 3997.532 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.037     ; 2.408      ;
; 3997.533 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.038     ; 2.406      ;
; 3997.542 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.037     ; 2.398      ;
; 3997.544 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.041     ; 2.392      ;
; 3997.544 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 2.397      ;
; 3997.545 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.044     ; 2.388      ;
; 3997.555 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 2.386      ;
; 3997.556 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 2.385      ;
; 3997.556 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.040     ; 2.381      ;
; 3997.559 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.036     ; 2.382      ;
; 3997.564 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.035     ; 2.378      ;
; 3997.574 ; i2c_dri:u_i2c_dri|data_wr_t[7]                  ; i2c_dri:u_i2c_dri|sda_out                    ; dri_clk                                           ; dri_clk     ; 4000.000     ; -0.038     ; 2.365      ;
+----------+-------------------------------------------------+----------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 7.682 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.949      ; 3.164      ;
; 7.888 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.949      ; 2.958      ;
; 7.975 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.949      ; 2.871      ;
; 8.010 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.949      ; 2.836      ;
; 8.134 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.949      ; 2.712      ;
; 8.199 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.949      ; 2.647      ;
; 8.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.949      ; 2.638      ;
; 8.305 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.949      ; 2.541      ;
; 8.326 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.949      ; 2.520      ;
; 8.407 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.949      ; 2.439      ;
; 8.693 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.949      ; 2.153      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 9.591 ; i2c_dri:u_i2c_dri|dri_clk           ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.142     ; 0.359      ;
; 9.592 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.141     ; 0.359      ;
; 9.600 ; i2c_dri:u_i2c_dri|dri_clk           ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.142     ; 0.350      ;
; 9.601 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.141     ; 0.350      ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10m'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 2.163      ; 2.325      ;
; 0.185 ; vip:u_vip|projection:u_projection|v_raddr[0]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[0]                                                                                                                                        ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vip:u_vip|projection:u_projection|v_raddr[3]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[3]                                                                                                                                        ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vip:u_vip|projection:u_projection|v_raddr[4]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[4]                                                                                                                                        ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vip:u_vip|projection:u_projection|v_raddr[6]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[6]                                                                                                                                        ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vip:u_vip|projection:u_projection|v_raddr[5]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[5]                                                                                                                                        ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vip:u_vip|projection:u_projection|v_raddr[10]                                                                                                                      ; vip:u_vip|projection:u_projection|v_raddr[10]                                                                                                                                       ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vip:u_vip|projection:u_projection|v_raddr[2]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[2]                                                                                                                                        ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vip:u_vip|projection:u_projection|v_raddr[1]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[1]                                                                                                                                        ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vip:u_vip|projection:u_projection|v_raddr[7]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[7]                                                                                                                                        ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vip:u_vip|projection:u_projection|v_raddr[8]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[8]                                                                                                                                        ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vip:u_vip|projection:u_projection|v_raddr[9]                                                                                                                       ; vip:u_vip|projection:u_projection|v_raddr[9]                                                                                                                                        ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[3]                                                                                                   ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[3]                                                                                                                    ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[1]                                                                                                   ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[1]                                                                                                                    ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[2]                                                                                                   ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[2]                                                                                                                    ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_bcd_dri:u_seg_bcd_dri|cnt[1]                                                                                                                                   ; seg_bcd_dri:u_seg_bcd_dri|cnt[1]                                                                                                                                                    ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_bcd_dri:u_seg_bcd_dri|cnt[2]                                                                                                                                   ; seg_bcd_dri:u_seg_bcd_dri|cnt[2]                                                                                                                                                    ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_bcd_dri:u_seg_bcd_dri|cnt[0]                                                                                                                                   ; seg_bcd_dri:u_seg_bcd_dri|cnt[0]                                                                                                                                                    ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vip:u_vip|digital_recognition:u_digital_recognition|col_d0                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|col_d0                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[1]                                                                                                     ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[1]                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[3]                                                                                                     ; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[3]                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vip:u_vip|projection:u_projection|num_col_t[3]                                                                                                                     ; vip:u_vip|projection:u_projection|num_col_t[3]                                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vip:u_vip|projection:u_projection|num_col_t[2]                                                                                                                     ; vip:u_vip|projection:u_projection|num_col_t[2]                                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vip:u_vip|projection:u_projection|num_col_t[1]                                                                                                                     ; vip:u_vip|projection:u_projection|num_col_t[1]                                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vip:u_vip|digital_recognition:u_digital_recognition|row_d0                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|row_d0                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem~1                                                                                                            ; vip:u_vip|projection:u_projection|myram:u_v_myram|mem~1                                                                                                                             ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~3                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~3                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~1                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~1                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~2                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~2                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~0                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~0                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem~1                                                                                                            ; vip:u_vip|projection:u_projection|myram:u_h_myram|mem~1                                                                                                                             ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vip:u_vip|projection:u_projection|h_raddr[7]                                                                                                                       ; vip:u_vip|projection:u_projection|h_raddr[7]                                                                                                                                        ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vip:u_vip|projection:u_projection|h_raddr[8]                                                                                                                       ; vip:u_vip|projection:u_projection|h_raddr[8]                                                                                                                                        ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vip:u_vip|projection:u_projection|h_raddr[3]                                                                                                                       ; vip:u_vip|projection:u_projection|h_raddr[3]                                                                                                                                        ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vip:u_vip|projection:u_projection|row_border_data_wr[0]                                                                                                            ; vip:u_vip|projection:u_projection|row_border_data_wr[0]                                                                                                                             ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vip:u_vip|projection:u_projection|num_row_t[3]                                                                                                                     ; vip:u_vip|projection:u_projection|num_row_t[3]                                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vip:u_vip|projection:u_projection|num_row_t[2]                                                                                                                     ; vip:u_vip|projection:u_projection|num_row_t[2]                                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vip:u_vip|projection:u_projection|num_row_t[1]                                                                                                                     ; vip:u_vip|projection:u_projection|num_row_t[1]                                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~2                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~2                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~1                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~1                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~3                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~3                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2                                                                                                         ; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[2]                                                                                                     ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[2]                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[1]                                                                                                     ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[1]                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vip:u_vip|projection:u_projection|cur_state.st_project                                                                                                             ; vip:u_vip|projection:u_projection|cur_state.st_project                                                                                                                              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vip:u_vip|projection:u_projection|cur_state.st_init                                                                                                                ; vip:u_vip|projection:u_projection|cur_state.st_init                                                                                                                                 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vip:u_vip|projection:u_projection|frame_cnt[0]                                                                                                                     ; vip:u_vip|projection:u_projection|frame_cnt[0]                                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vip:u_vip|projection:u_projection|frame_cnt[1]                                                                                                                     ; vip:u_vip|projection:u_projection|frame_cnt[1]                                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vip:u_vip|projection:u_projection|col_border_data_wr[0]                                                                                                            ; vip:u_vip|projection:u_projection|col_border_data_wr[0]                                                                                                                             ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[0]                                                                                                   ; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[0]                                                                                                                    ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vip:u_vip|digital_recognition:u_digital_recognition|v23_t[22]                                                                                                      ; vip:u_vip|digital_recognition:u_digital_recognition|v23[10]                                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vip:u_vip|projection:u_projection|num_col_t[0]                                                                                                                     ; vip:u_vip|projection:u_projection|num_col_t[0]                                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vip:u_vip|projection:u_projection|row_border_addr_wr[0]                                                                                                            ; vip:u_vip|projection:u_projection|row_border_addr_wr[0]                                                                                                                             ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; vip:u_vip|digital_recognition:u_digital_recognition|v23_t[19]                                                                                                      ; vip:u_vip|digital_recognition:u_digital_recognition|v23[7]                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; vip:u_vip|digital_recognition:u_digital_recognition|v23_t[15]                                                                                                      ; vip:u_vip|digital_recognition:u_digital_recognition|v23[3]                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; vip:u_vip|projection:u_projection|num_row_t[0]                                                                                                                     ; vip:u_vip|projection:u_projection|num_row_t[0]                                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[0]                                                                                                     ; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[0]                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[1]                                                                                                                  ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; vip:u_vip|digital_recognition:u_digital_recognition|v23_t[17]                                                                                                      ; vip:u_vip|digital_recognition:u_digital_recognition|v23[5]                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[1]                                                                                                               ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[2]                                                                                                                                ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_vsync_d[1]                                                                                                               ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_vsync_d[2]                                                                                                                                ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; vip:u_vip|projection:u_projection|cur_state.st_init                                                                                                                ; vip:u_vip|projection:u_projection|cur_state.st_project                                                                                                                              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.317      ;
; 0.199 ; vip:u_vip|digital_recognition:u_digital_recognition|row_chg_d1                                                                                                     ; vip:u_vip|digital_recognition:u_digital_recognition|row_chg_d2                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.319      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.038      ; 0.323      ;
; 0.207 ; vip:u_vip|projection:u_projection|num_row_t[0]                                                                                                                     ; vip:u_vip|projection:u_projection|num_row_t[1]                                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.038      ; 0.330      ;
; 0.208 ; vip:u_vip|projection:u_projection|num_row_t[0]                                                                                                                     ; vip:u_vip|projection:u_projection|num_row_t[2]                                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.178      ; 0.491      ;
; 0.211 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                         ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_vsync_d[0]                                                                                                                                ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.331      ;
; 0.216 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.178      ; 0.498      ;
; 0.216 ; vip:u_vip|binarization:u_binarization|pre_frame_vsync_d                                                                                                            ; vip:u_vip|projection:u_projection|frame_vsync_d0                                                                                                                                    ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.336      ;
; 0.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.339      ;
; 0.220 ; seg_bcd_dri:u_seg_bcd_dri|num1[3]                                                                                                                                  ; seg_bcd_dri:u_seg_bcd_dri|seg_led[6]                                                                                                                                                ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.341      ;
; 0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.341      ;
; 0.222 ; vip:u_vip|projection:u_projection|frame_cnt[0]                                                                                                                     ; vip:u_vip|projection:u_projection|frame_cnt[1]                                                                                                                                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.342      ;
; 0.223 ; seg_bcd_dri:u_seg_bcd_dri|num1[3]                                                                                                                                  ; seg_bcd_dri:u_seg_bcd_dri|seg_led[3]                                                                                                                                                ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.344      ;
; 0.223 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.177      ; 0.504      ;
; 0.223 ; vip:u_vip|projection:u_projection|frame_cnt[0]                                                                                                                     ; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[3][0]                                                                                                                    ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.343      ;
; 0.225 ; seg_bcd_dri:u_seg_bcd_dri|num1[3]                                                                                                                                  ; seg_bcd_dri:u_seg_bcd_dri|seg_led[2]                                                                                                                                                ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.346      ;
; 0.226 ; seg_bcd_dri:u_seg_bcd_dri|num1[3]                                                                                                                                  ; seg_bcd_dri:u_seg_bcd_dri|seg_led[5]                                                                                                                                                ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.347      ;
; 0.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.177      ; 0.507      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.166 ; i2c_dri:u_i2c_dri|dri_clk           ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.068     ; 0.307      ;
; 0.167 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.069     ; 0.307      ;
; 0.173 ; i2c_dri:u_i2c_dri|dri_clk           ; i2c_dri:u_i2c_dri|dri_clk           ; dri_clk      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.068     ; 0.314      ;
; 0.174 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.069     ; 0.314      ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dri_clk'                                                                                                                                                  ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.184 ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|sda_out                          ; dri_clk      ; dri_clk     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; dri_clk      ; dri_clk     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; i2c_dri:u_i2c_dri|sda_dir                          ; i2c_dri:u_i2c_dri|sda_dir                          ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2c_dri:u_i2c_dri|i2c_done                         ; i2c_dri:u_i2c_dri|i2c_done                         ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.307      ;
; 0.217 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.339      ;
; 0.260 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ; i2c_dri:u_i2c_dri|addr_t[0]                        ; dri_clk      ; dri_clk     ; 0.000        ; 0.040      ; 0.384      ;
; 0.263 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; i2c_dri:u_i2c_dri|addr_t[14]                       ; dri_clk      ; dri_clk     ; 0.000        ; 0.039      ; 0.386      ;
; 0.267 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; i2c_dri:u_i2c_dri|data_wr_t[2]                     ; dri_clk      ; dri_clk     ; 0.000        ; 0.040      ; 0.391      ;
; 0.270 ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.392      ;
; 0.271 ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.393      ;
; 0.274 ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ; i2c_dri:u_i2c_dri|cur_state.st_stop                ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.396      ;
; 0.281 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.403      ;
; 0.296 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.419      ;
; 0.302 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.424      ;
; 0.302 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.426      ;
; 0.309 ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|cnt[3]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[2]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.432      ;
; 0.310 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.432      ;
; 0.310 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.432      ;
; 0.312 ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; i2c_dri:u_i2c_dri|cur_state.st_stop                ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.434      ;
; 0.313 ; i2c_dri:u_i2c_dri|cnt[5]                           ; i2c_dri:u_i2c_dri|cnt[5]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.435      ;
; 0.316 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.438      ;
; 0.317 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.439      ;
; 0.319 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[4]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.441      ;
; 0.319 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.441      ;
; 0.320 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.442      ;
; 0.322 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.444      ;
; 0.322 ; i2c_dri:u_i2c_dri|st_done                          ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.444      ;
; 0.326 ; i2c_dri:u_i2c_dri|cnt[6]                           ; i2c_dri:u_i2c_dri|cnt[6]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.448      ;
; 0.329 ; i2c_dri:u_i2c_dri|cnt[1]                           ; i2c_dri:u_i2c_dri|cnt[1]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.451      ;
; 0.329 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.451      ;
; 0.332 ; i2c_dri:u_i2c_dri|st_done                          ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.454      ;
; 0.339 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[0]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.461      ;
; 0.342 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|i2c_done                         ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.464      ;
; 0.349 ; i2c_dri:u_i2c_dri|cur_state.st_addr16              ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.471      ;
; 0.359 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; i2c_dri:u_i2c_dri|addr_t[3]                        ; dri_clk      ; dri_clk     ; 0.000        ; 0.041      ; 0.484      ;
; 0.364 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; i2c_dri:u_i2c_dri|addr_t[5]                        ; dri_clk      ; dri_clk     ; 0.000        ; 0.041      ; 0.489      ;
; 0.366 ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.488      ;
; 0.385 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.040      ; 0.509      ;
; 0.399 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.521      ;
; 0.417 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; i2c_dri:u_i2c_dri|data_wr_t[4]                     ; dri_clk      ; dri_clk     ; 0.000        ; 0.037      ; 0.538      ;
; 0.425 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.547      ;
; 0.427 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; i2c_dri:u_i2c_dri|addr_t[2]                        ; dri_clk      ; dri_clk     ; 0.000        ; 0.039      ; 0.550      ;
; 0.430 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; i2c_dri:u_i2c_dri|data_wr_t[5]                     ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.552      ;
; 0.430 ; i2c_dri:u_i2c_dri|wr_flag                          ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ; dri_clk      ; dri_clk     ; 0.000        ; 0.036      ; 0.550      ;
; 0.433 ; i2c_dri:u_i2c_dri|wr_flag                          ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; dri_clk      ; dri_clk     ; 0.000        ; 0.036      ; 0.553      ;
; 0.434 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.040      ; 0.558      ;
; 0.435 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; i2c_dri:u_i2c_dri|data_wr_t[0]                     ; dri_clk      ; dri_clk     ; 0.000        ; 0.039      ; 0.558      ;
; 0.445 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ; i2c_dri:u_i2c_dri|addr_t[10]                       ; dri_clk      ; dri_clk     ; 0.000        ; 0.044      ; 0.573      ;
; 0.446 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.568      ;
; 0.451 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.573      ;
; 0.453 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.575      ;
; 0.454 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.576      ;
; 0.456 ; i2c_dri:u_i2c_dri|cur_state.st_addr16              ; i2c_dri:u_i2c_dri|sda_out                          ; dri_clk      ; dri_clk     ; 0.000        ; 0.039      ; 0.579      ;
; 0.457 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.579      ;
; 0.458 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.580      ;
; 0.458 ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|cnt[4]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.580      ;
; 0.460 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.582      ;
; 0.461 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.583      ;
; 0.462 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.584      ;
; 0.462 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.584      ;
; 0.462 ; i2c_dri:u_i2c_dri|cnt[5]                           ; i2c_dri:u_i2c_dri|cnt[6]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.584      ;
; 0.463 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.585      ;
; 0.464 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.586      ;
; 0.465 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.587      ;
; 0.468 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[3]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.590      ;
; 0.468 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.590      ;
; 0.470 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; i2c_dri:u_i2c_dri|addr_t[4]                        ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.592      ;
; 0.471 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.593      ;
; 0.471 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[4]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.593      ;
; 0.477 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ; i2c_dri:u_i2c_dri|addr_t[9]                        ; dri_clk      ; dri_clk     ; 0.000        ; 0.044      ; 0.605      ;
; 0.477 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[5]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.599      ;
; 0.477 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.599      ;
; 0.478 ; i2c_dri:u_i2c_dri|cnt[1]                           ; i2c_dri:u_i2c_dri|cnt[2]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.600      ;
; 0.478 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.600      ;
; 0.480 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[6]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.602      ;
; 0.480 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.602      ;
; 0.481 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.603      ;
; 0.482 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.604      ;
; 0.485 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.607      ;
; 0.486 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; i2c_dri:u_i2c_dri|data_wr_t[6]                     ; dri_clk      ; dri_clk     ; 0.000        ; 0.037      ; 0.607      ;
; 0.486 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[1]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.608      ;
; 0.488 ; i2c_dri:u_i2c_dri|scl                              ; i2c_dri:u_i2c_dri|scl                              ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.610      ;
; 0.489 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[2]                           ; dri_clk      ; dri_clk     ; 0.000        ; 0.038      ; 0.611      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.198      ; 1.816      ;
; 0.561 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.198      ; 1.923      ;
; 0.672 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.198      ; 2.034      ;
; 0.687 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.198      ; 2.049      ;
; 0.689 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.198      ; 2.051      ;
; 0.708 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.198      ; 2.070      ;
; 0.781 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.198      ; 2.143      ;
; 0.840 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.198      ; 2.202      ;
; 0.890 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.198      ; 2.252      ;
; 0.966 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.198      ; 2.328      ;
; 0.994 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.198      ; 2.356      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.902 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.093      ;
; 0.945 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.138      ;
; 0.978 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.168      ;
; 0.979 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.169      ;
; 0.979 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.169      ;
; 0.980 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.170      ;
; 0.980 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.170      ;
; 0.981 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.171      ;
; 0.982 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.172      ;
; 0.982 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.172      ;
; 0.983 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.173      ;
; 0.983 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.173      ;
; 0.984 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.174      ;
; 0.984 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.174      ;
; 0.985 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.175      ;
; 0.985 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.175      ;
; 1.123 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.314      ;
; 1.161 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.352      ;
; 1.204 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.397      ;
; 1.237 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.427      ;
; 1.238 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.428      ;
; 1.238 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.428      ;
; 1.239 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.429      ;
; 1.239 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.429      ;
; 1.240 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.430      ;
; 1.241 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.431      ;
; 1.241 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.431      ;
; 1.242 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.432      ;
; 1.242 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.432      ;
; 1.242 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.433      ;
; 1.243 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.433      ;
; 1.243 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.433      ;
; 1.244 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.434      ;
; 1.244 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.434      ;
; 1.285 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.478      ;
; 1.318 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.508      ;
; 1.319 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.509      ;
; 1.319 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.509      ;
; 1.319 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.509      ;
; 1.320 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.510      ;
; 1.320 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.510      ;
; 1.320 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.510      ;
; 1.320 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.510      ;
; 1.321 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.511      ;
; 1.321 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.511      ;
; 1.322 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.512      ;
; 1.323 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.513      ;
; 1.324 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.514      ;
; 1.324 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.514      ;
; 1.382 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.573      ;
; 1.389 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.582      ;
; 1.389 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.582      ;
; 1.389 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.582      ;
; 1.389 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.582      ;
; 1.389 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.582      ;
; 1.389 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.582      ;
; 1.389 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.582      ;
; 1.389 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.582      ;
; 1.389 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.582      ;
; 1.389 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.582      ;
; 1.389 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.582      ;
; 1.389 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.582      ;
; 1.389 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.582      ;
; 1.389 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.582      ;
; 1.463 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.654      ;
; 1.466 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.661      ;
; 1.524 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.057     ; 0.661      ;
; 1.647 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.036     ; 0.805      ;
; 1.648 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.841      ;
; 1.648 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.841      ;
; 1.648 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.841      ;
; 1.648 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.841      ;
; 1.648 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.841      ;
; 1.648 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.841      ;
; 1.648 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.841      ;
; 1.648 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.841      ;
; 1.648 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.841      ;
; 1.648 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.841      ;
; 1.648 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.841      ;
; 1.648 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.841      ;
; 1.648 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.841      ;
; 1.648 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.841      ;
; 1.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.057     ; 0.813      ;
; 1.694 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.057     ; 0.831      ;
; 1.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.920      ;
; 1.729 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.922      ;
; 1.729 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.922      ;
; 1.729 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.922      ;
; 1.729 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.922      ;
; 1.729 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.922      ;
; 1.729 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.922      ;
; 1.729 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.922      ;
; 1.729 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.922      ;
; 1.729 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.922      ;
; 1.729 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.922      ;
; 1.729 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.922      ;
; 1.729 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.922      ;
; 1.729 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.922      ;
; 1.729 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.922      ;
; 1.742 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.935     ; 1.001      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 8.197  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.635      ;
; 8.197  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.635      ;
; 8.197  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.635      ;
; 8.197  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.635      ;
; 8.197  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.635      ;
; 8.197  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.635      ;
; 8.197  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.635      ;
; 8.214  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.618      ;
; 8.214  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.618      ;
; 8.214  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.618      ;
; 8.214  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.618      ;
; 8.214  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.618      ;
; 8.214  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.618      ;
; 8.214  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.618      ;
; 8.221  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.950      ; 2.626      ;
; 8.221  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.950      ; 2.626      ;
; 8.223  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.609      ;
; 8.223  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.609      ;
; 8.223  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.609      ;
; 8.223  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.609      ;
; 8.223  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.609      ;
; 8.223  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.609      ;
; 8.223  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.935      ; 2.609      ;
; 8.236  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.612      ;
; 8.236  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.612      ;
; 8.236  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.612      ;
; 8.236  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.612      ;
; 8.236  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.612      ;
; 8.236  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.612      ;
; 8.236  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.612      ;
; 8.236  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.612      ;
; 8.238  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.950      ; 2.609      ;
; 8.238  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.950      ; 2.609      ;
; 8.247  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.950      ; 2.600      ;
; 8.247  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.950      ; 2.600      ;
; 8.253  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.595      ;
; 8.253  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.595      ;
; 8.253  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.595      ;
; 8.253  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.595      ;
; 8.253  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.595      ;
; 8.253  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.595      ;
; 8.253  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.595      ;
; 8.253  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.595      ;
; 8.262  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.586      ;
; 8.262  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.586      ;
; 8.262  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.586      ;
; 8.262  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.586      ;
; 8.262  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.586      ;
; 8.262  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.586      ;
; 8.262  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.586      ;
; 8.262  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.951      ; 2.586      ;
; 8.281  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.729      ;
; 8.281  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.729      ;
; 8.281  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.729      ;
; 8.281  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.729      ;
; 8.281  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.729      ;
; 8.281  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.729      ;
; 8.281  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.729      ;
; 8.281  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.729      ;
; 8.281  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.729      ;
; 8.281  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.729      ;
; 8.281  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.729      ;
; 8.281  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.729      ;
; 8.298  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.712      ;
; 8.298  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.712      ;
; 8.298  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.712      ;
; 8.298  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.712      ;
; 8.298  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.712      ;
; 8.298  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.712      ;
; 8.298  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.712      ;
; 8.298  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.712      ;
; 8.298  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.712      ;
; 8.298  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.712      ;
; 8.298  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.712      ;
; 8.298  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.712      ;
; 8.307  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.703      ;
; 8.307  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.703      ;
; 8.307  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.703      ;
; 8.307  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.703      ;
; 8.307  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.703      ;
; 8.307  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.703      ;
; 8.307  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.703      ;
; 8.307  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.703      ;
; 8.307  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.703      ;
; 8.307  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.703      ;
; 8.307  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.703      ;
; 8.307  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.113      ; 2.703      ;
; 8.432  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.122      ; 2.587      ;
; 8.432  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.122      ; 2.587      ;
; 8.432  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.122      ; 2.587      ;
; 8.432  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.122      ; 2.587      ;
; 8.449  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.122      ; 2.570      ;
; 8.449  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.122      ; 2.570      ;
; 8.449  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.122      ; 2.570      ;
; 8.449  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.122      ; 2.570      ;
; 8.458  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.122      ; 2.561      ;
; 8.458  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.122      ; 2.561      ;
; 8.458  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.122      ; 2.561      ;
; 8.458  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.122      ; 2.561      ;
; 17.219 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; dri_clk                                           ; cam_pclk    ; 20.000       ; -0.327     ; 2.351      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.824 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.379      ; 2.367      ;
; 0.824 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.379      ; 2.367      ;
; 0.824 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.379      ; 2.367      ;
; 0.824 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.379      ; 2.367      ;
; 0.835 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.379      ; 2.378      ;
; 0.835 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.379      ; 2.378      ;
; 0.835 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.379      ; 2.378      ;
; 0.835 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.379      ; 2.378      ;
; 0.873 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.379      ; 2.416      ;
; 0.873 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.379      ; 2.416      ;
; 0.873 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.379      ; 2.416      ;
; 0.873 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.379      ; 2.416      ;
; 0.991 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.524      ;
; 0.991 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.524      ;
; 0.991 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.524      ;
; 0.991 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.524      ;
; 0.991 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.524      ;
; 0.991 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.524      ;
; 0.991 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.524      ;
; 0.991 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.524      ;
; 0.991 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.524      ;
; 0.991 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.524      ;
; 0.991 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.524      ;
; 0.991 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.524      ;
; 1.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.535      ;
; 1.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.535      ;
; 1.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.535      ;
; 1.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.535      ;
; 1.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.535      ;
; 1.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.535      ;
; 1.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.535      ;
; 1.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.535      ;
; 1.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.535      ;
; 1.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.535      ;
; 1.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.535      ;
; 1.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.535      ;
; 1.021 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.385      ;
; 1.021 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.385      ;
; 1.021 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.385      ;
; 1.021 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.385      ;
; 1.021 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.385      ;
; 1.021 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.385      ;
; 1.021 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.385      ;
; 1.021 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.385      ;
; 1.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.396      ;
; 1.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.396      ;
; 1.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.396      ;
; 1.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.396      ;
; 1.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.396      ;
; 1.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.396      ;
; 1.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.396      ;
; 1.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.396      ;
; 1.037 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.199      ; 2.400      ;
; 1.037 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.199      ; 2.400      ;
; 1.040 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.573      ;
; 1.040 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.573      ;
; 1.040 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.573      ;
; 1.040 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.573      ;
; 1.040 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.573      ;
; 1.040 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.573      ;
; 1.040 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.573      ;
; 1.040 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.573      ;
; 1.040 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.573      ;
; 1.040 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.573      ;
; 1.040 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.573      ;
; 1.040 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 2.573      ;
; 1.048 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.199      ; 2.411      ;
; 1.048 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.199      ; 2.411      ;
; 1.070 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.434      ;
; 1.070 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.434      ;
; 1.070 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.434      ;
; 1.070 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.434      ;
; 1.070 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.434      ;
; 1.070 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.434      ;
; 1.070 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.434      ;
; 1.070 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.200      ; 2.434      ;
; 1.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.184      ; 2.422      ;
; 1.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.184      ; 2.422      ;
; 1.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.184      ; 2.422      ;
; 1.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.184      ; 2.422      ;
; 1.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.184      ; 2.422      ;
; 1.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.184      ; 2.422      ;
; 1.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.184      ; 2.422      ;
; 1.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.184      ; 2.433      ;
; 1.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.184      ; 2.433      ;
; 1.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.184      ; 2.433      ;
; 1.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.184      ; 2.433      ;
; 1.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.184      ; 2.433      ;
; 1.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.184      ; 2.433      ;
; 1.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.184      ; 2.433      ;
; 1.086 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.199      ; 2.449      ;
; 1.086 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.199      ; 2.449      ;
; 1.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.184      ; 2.471      ;
; 1.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.184      ; 2.471      ;
; 1.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.184      ; 2.471      ;
; 1.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.184      ; 2.471      ;
; 1.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.184      ; 2.471      ;
; 1.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.184      ; 2.471      ;
; 1.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.184      ; 2.471      ;
; 1.856 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; dri_clk                                           ; cam_pclk    ; 0.000        ; 0.175      ; 2.195      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_we_reg       ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0  ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[10]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[5]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[6]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                  ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 4.757 ; 4.973        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.757 ; 4.973        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                            ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                               ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                            ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                            ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                            ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                            ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                            ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                            ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                            ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                            ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                            ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                            ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                               ;
; 4.843 ; 5.027        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.843 ; 5.027        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[0]|clk                                                ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[1]|clk                                                ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[2]|clk                                                ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[3]|clk                                                ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[4]|clk                                                ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[5]|clk                                                ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[6]|clk                                                ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[7]|clk                                                ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[8]|clk                                                ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[9]|clk                                                ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|dri_clk|clk                                                   ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 5.001 ; 5.001        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 5.001 ; 5.001        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[0]|clk                                                ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[1]|clk                                                ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[2]|clk                                                ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[3]|clk                                                ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[4]|clk                                                ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[5]|clk                                                ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[6]|clk                                                ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[7]|clk                                                ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[8]|clk                                                ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[9]|clk                                                ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|dri_clk|clk                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.351 ; 9.581        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 9.351 ; 9.581        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 9.353 ; 9.583        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 9.360 ; 9.590        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 9.360 ; 9.590        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 9.362 ; 9.592        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                               ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                               ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                               ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                               ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                               ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                               ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                ;
; 9.376 ; 9.560        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; 9.376 ; 9.560        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; 9.376 ; 9.560        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; 9.376 ; 9.560        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; 9.376 ; 9.560        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; 9.398 ; 9.582        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; 9.398 ; 9.582        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 9.398 ; 9.582        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; 9.398 ; 9.582        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; 9.398 ; 9.582        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; 9.398 ; 9.582        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; 9.398 ; 9.582        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; 9.398 ; 9.582        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 9.401 ; 9.585        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                ;
; 9.401 ; 9.585        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                ;
; 9.401 ; 9.585        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; 9.401 ; 9.585        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; 9.401 ; 9.585        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; 9.401 ; 9.585        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                  ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                  ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0]                                                                                                                               ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1]                                                                                                                               ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2]                                                                                                                               ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3]                                                                                                                               ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                     ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                  ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[0]|clk                                                                                                                                              ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[10]|clk                                                                                                                                             ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[11]|clk                                                                                                                                             ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[12]|clk                                                                                                                                             ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[13]|clk                                                                                                                                             ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[14]|clk                                                                                                                                             ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[15]|clk                                                                                                                                             ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[1]|clk                                                                                                                                              ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[2]|clk                                                                                                                                              ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[3]|clk                                                                                                                                              ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[4]|clk                                                                                                                                              ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[5]|clk                                                                                                                                              ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[6]|clk                                                                                                                                              ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[7]|clk                                                                                                                                              ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[8]|clk                                                                                                                                              ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[9]|clk                                                                                                                                              ;
; 9.556 ; 9.556        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10]|clk                                                                                      ;
; 9.556 ; 9.556        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]|clk                                                                                       ;
; 9.556 ; 9.556        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]|clk                                                                                       ;
; 9.556 ; 9.556        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]|clk                                                                                       ;
; 9.556 ; 9.556        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8|clk                                                                                     ;
; 9.578 ; 9.578        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1]|clk                                                                                ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10m'                                                                                                                                                                                                                   ;
+--------+--------------+----------------+-----------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                                                                              ;
+--------+--------------+----------------+-----------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.616 ; 49.846       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 49.616 ; 49.846       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 49.616 ; 49.846       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 49.616 ; 49.846       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 49.616 ; 49.846       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 49.616 ; 49.846       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 49.616 ; 49.846       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 49.616 ; 49.846       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 49.616 ; 49.846       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_h_myram|altsyncram:mem_rtl_0|altsyncram_kic1:auto_generated|ram_block1a0~portb_address_reg0                                               ;
; 49.616 ; 49.846       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_cfc1:auto_generated|ram_block1a0~portb_address_reg0                                               ;
; 49.617 ; 49.847       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 49.617 ; 49.847       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 49.617 ; 49.847       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 49.617 ; 49.847       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 49.617 ; 49.847       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 49.617 ; 49.847       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 49.617 ; 49.847       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 49.617 ; 49.847       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 49.617 ; 49.847       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 49.617 ; 49.847       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ;
; 49.617 ; 49.847       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_h_myram|altsyncram:mem_rtl_0|altsyncram_kic1:auto_generated|ram_block1a0~porta_address_reg0                                               ;
; 49.617 ; 49.847       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_h_myram|altsyncram:mem_rtl_0|altsyncram_kic1:auto_generated|ram_block1a0~porta_datain_reg0                                                ;
; 49.617 ; 49.847       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_h_myram|altsyncram:mem_rtl_0|altsyncram_kic1:auto_generated|ram_block1a0~porta_we_reg                                                     ;
; 49.617 ; 49.847       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_cfc1:auto_generated|ram_block1a0~porta_address_reg0                                               ;
; 49.617 ; 49.847       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_cfc1:auto_generated|ram_block1a0~porta_datain_reg0                                                ;
; 49.617 ; 49.847       ; 0.230          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_cfc1:auto_generated|ram_block1a0~porta_we_reg                                                     ;
; 49.653 ; 49.837       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|binarization:u_binarization|monoc_d0                                                                                                                                      ;
; 49.656 ; 49.835       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[10]~_Duplicate_1                                                                                               ;
; 49.656 ; 49.835       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[11]~_Duplicate_1                                                                                               ;
; 49.656 ; 49.835       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[12]~_Duplicate_1                                                                                               ;
; 49.656 ; 49.835       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[13]~_Duplicate_1                                                                                               ;
; 49.656 ; 49.835       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[14]~_Duplicate_1                                                                                               ;
; 49.656 ; 49.835       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[15]~_Duplicate_1                                                                                               ;
; 49.656 ; 49.835       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[16]~_Duplicate_1                                                                                               ;
; 49.656 ; 49.835       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[6]~_Duplicate_1                                                                                                ;
; 49.656 ; 49.835       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[7]~_Duplicate_1                                                                                                ;
; 49.656 ; 49.835       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[8]~_Duplicate_1                                                                                                ;
; 49.656 ; 49.835       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[9]~_Duplicate_1                                                                                                ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[10]                                                                                                            ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[11]                                                                                                            ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[12]                                                                                                            ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[13]                                                                                                            ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[14]                                                                                                            ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[15]                                                                                                            ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[16]                                                                                                            ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[6]                                                                                                             ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[7]                                                                                                             ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[8]                                                                                                             ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[9]                                                                                                             ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[10]                                                                                                            ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[10]~_Duplicate_1                                                                                               ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[11]                                                                                                            ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[11]~_Duplicate_1                                                                                               ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[12]                                                                                                            ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[12]~_Duplicate_1                                                                                               ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[13]                                                                                                            ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[13]~_Duplicate_1                                                                                               ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[14]                                                                                                            ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[14]~_Duplicate_1                                                                                               ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[15]                                                                                                            ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[15]~_Duplicate_1                                                                                               ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[16]                                                                                                            ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[16]~_Duplicate_1                                                                                               ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[6]                                                                                                             ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[6]~_Duplicate_1                                                                                                ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[7]                                                                                                             ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[7]~_Duplicate_1                                                                                                ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[8]                                                                                                             ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[8]~_Duplicate_1                                                                                                ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[9]                                                                                                             ;
; 49.659 ; 49.838       ; 0.179          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[9]~_Duplicate_1                                                                                                ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[7]~_Duplicate_2                                                                                                ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25[0]                                                                                                                          ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25[10]                                                                                                                         ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25[1]                                                                                                                          ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25[2]                                                                                                                          ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25[3]                                                                                                                          ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25[4]                                                                                                                          ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25[5]                                                                                                                          ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25[6]                                                                                                                          ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25[7]                                                                                                                          ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25[8]                                                                                                                          ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25[9]                                                                                                                          ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25_t[12]                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25_t[13]                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25_t[14]                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25_t[15]                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25_t[16]                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25_t[17]                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25_t[18]                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25_t[19]                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25_t[20]                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25_t[21]                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|v25_t[22]                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[2][0]                                                                                                                    ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~66                                                                                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~67                                                                                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~68                                                                                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~69                                                                                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width ; clk_10m ; Rise       ; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~70                                                                                                                   ;
+--------+--------------+----------------+-----------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dri_clk'                                                                                     ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                             ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------+
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[0]                        ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[10]                       ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[11]                       ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[12]                       ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[13]                       ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[14]                       ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[1]                        ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[3]                        ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[4]                        ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[7]                        ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[8]                        ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[9]                        ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[0]                     ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[1]                     ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[2]                     ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[3]                     ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[4]                     ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[5]                     ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[6]                     ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[7]                     ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|wr_flag                          ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ;
; 1999.725 ; 1999.941     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[2]                        ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[5]                        ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[0]                           ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[1]                           ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[2]                           ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[3]                           ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[4]                           ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[5]                           ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[6]                           ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr16              ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr_rd             ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_data_rd             ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_idle                ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_stop                ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|i2c_done                         ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|scl                              ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_dir                          ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_out                          ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|st_done                          ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ;
; 1999.726 ; 1999.942     ; 0.216          ; High Pulse Width ; dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ;
; 1999.873 ; 2000.057     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[0]                        ;
; 1999.873 ; 2000.057     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[10]                       ;
; 1999.873 ; 2000.057     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[11]                       ;
; 1999.873 ; 2000.057     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[12]                       ;
; 1999.873 ; 2000.057     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[13]                       ;
; 1999.873 ; 2000.057     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[14]                       ;
; 1999.873 ; 2000.057     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[1]                        ;
; 1999.873 ; 2000.057     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[2]                        ;
; 1999.873 ; 2000.057     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[3]                        ;
; 1999.873 ; 2000.057     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[4]                        ;
; 1999.873 ; 2000.057     ; 0.184          ; Low Pulse Width  ; dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[5]                        ;
+----------+--------------+----------------+------------------+---------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 1.922 ; 2.616 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; 1.311 ; 1.929 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; 1.842 ; 2.507 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; 1.922 ; 2.616 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; 1.391 ; 2.041 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; 1.901 ; 2.613 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; 1.394 ; 2.057 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; 1.596 ; 2.209 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; 1.067 ; 1.649 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; 1.799 ; 2.432 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; 1.130 ; 1.715 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; 2.442 ; 3.069 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.229 ; 2.825 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.331 ; 2.902 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.249 ; 2.836 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.236 ; 2.819 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.079 ; 2.637 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.235 ; 2.817 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.235 ; 2.839 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.330 ; 2.907 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.442 ; 3.069 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.253 ; 2.840 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.268 ; 2.856 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.238 ; 2.819 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.268 ; 2.853 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.325 ; 2.908 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.244 ; 2.825 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.089 ; 2.650 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 3.548 ; 4.097 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 3.548 ; 4.097 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 2.664 ; 3.337 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 3.113 ; 3.764 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -0.852 ; -1.425 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; -0.908 ; -1.501 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; -1.051 ; -1.643 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; -1.145 ; -1.766 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; -1.105 ; -1.727 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; -1.149 ; -1.787 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; -1.168 ; -1.820 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; -0.852 ; -1.425 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; -0.858 ; -1.428 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; -1.050 ; -1.625 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; -0.927 ; -1.496 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; -1.720 ; -2.267 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -1.867 ; -2.448 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -1.968 ; -2.533 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -1.885 ; -2.458 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -1.871 ; -2.441 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -1.720 ; -2.267 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -1.871 ; -2.439 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -1.873 ; -2.461 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -1.967 ; -2.538 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -2.070 ; -2.682 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.888 ; -2.461 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -1.903 ; -2.478 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.874 ; -2.441 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -1.902 ; -2.475 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.962 ; -2.539 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -1.879 ; -2.448 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -1.731 ; -2.279 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; -2.290 ; -2.950 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; -3.139 ; -3.681 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; -2.290 ; -2.950 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; -2.721 ; -3.361 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; sys_clk    ; 5.099  ; 5.284  ; Rise       ; clk_10m                                           ;
; lcd_hs          ; sys_clk    ; 4.620  ; 4.747  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ; 3.579  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]      ; sys_clk    ; 4.892  ; 5.053  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 4.892  ; 5.053  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 4.768  ; 4.912  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 4.762  ; 4.896  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 4.745  ; 4.872  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 4.669  ; 4.805  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 4.610  ; 4.744  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 4.858  ; 5.018  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 4.522  ; 4.647  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 4.771  ; 4.916  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 4.653  ; 4.792  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 4.812  ; 4.972  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 4.503  ; 4.606  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 4.484  ; 4.583  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 4.302  ; 4.384  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 4.446  ; 4.545  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 4.592  ; 4.713  ; Rise       ; clk_10m                                           ;
; lcd_vs          ; sys_clk    ; 5.039  ; 5.232  ; Rise       ; clk_10m                                           ;
; seg_led[*]      ; sys_clk    ; 5.202  ; 5.323  ; Rise       ; clk_10m                                           ;
;  seg_led[0]     ; sys_clk    ; 4.409  ; 4.496  ; Rise       ; clk_10m                                           ;
;  seg_led[1]     ; sys_clk    ; 4.411  ; 4.493  ; Rise       ; clk_10m                                           ;
;  seg_led[2]     ; sys_clk    ; 4.747  ; 4.890  ; Rise       ; clk_10m                                           ;
;  seg_led[3]     ; sys_clk    ; 4.362  ; 4.451  ; Rise       ; clk_10m                                           ;
;  seg_led[4]     ; sys_clk    ; 4.382  ; 4.457  ; Rise       ; clk_10m                                           ;
;  seg_led[5]     ; sys_clk    ; 4.398  ; 4.477  ; Rise       ; clk_10m                                           ;
;  seg_led[6]     ; sys_clk    ; 5.202  ; 5.323  ; Rise       ; clk_10m                                           ;
;  seg_led[7]     ; sys_clk    ; 4.716  ; 4.857  ; Rise       ; clk_10m                                           ;
; sel[*]          ; sys_clk    ; 4.263  ; 4.325  ; Rise       ; clk_10m                                           ;
;  sel[0]         ; sys_clk    ; 4.101  ; 4.038  ; Rise       ; clk_10m                                           ;
;  sel[1]         ; sys_clk    ; 4.037  ; 4.099  ; Rise       ; clk_10m                                           ;
;  sel[2]         ; sys_clk    ; 4.208  ; 4.286  ; Rise       ; clk_10m                                           ;
;  sel[3]         ; sys_clk    ; 4.148  ; 4.205  ; Rise       ; clk_10m                                           ;
;  sel[4]         ; sys_clk    ; 4.208  ; 4.297  ; Rise       ; clk_10m                                           ;
;  sel[5]         ; sys_clk    ; 4.263  ; 4.325  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ;        ; 3.748  ; Fall       ; clk_10m                                           ;
; cam_scl         ; sys_clk    ; 3.968  ; 3.844  ; Fall       ; dri_clk                                           ;
; cam_sda         ; sys_clk    ; 3.949  ; 3.822  ; Fall       ; dri_clk                                           ;
; sdram_addr[*]   ; sys_clk    ; 3.286  ; 3.155  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 2.279  ; 2.213  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 2.396  ; 2.316  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 2.527  ; 2.440  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 2.492  ; 2.405  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 2.446  ; 2.364  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 2.419  ; 2.342  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 2.245  ; 2.177  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 2.559  ; 2.446  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 2.466  ; 2.354  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 2.295  ; 2.204  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 3.286  ; 3.155  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 2.294  ; 2.206  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 2.298  ; 2.215  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 2.407  ; 2.322  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 2.407  ; 2.322  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 2.238  ; 2.173  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 2.280  ; 2.190  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 1.952  ; 2.013  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 2.048  ; 2.006  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 3.089  ; 3.220  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.175  ; 2.236  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.145  ; 2.205  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 1.996  ; 2.046  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 1.987  ; 2.039  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.155  ; 2.219  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.089  ; 3.220  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.190  ; 2.256  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.152  ; 2.220  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.578  ; 2.732  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.290  ; 2.378  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.322  ; 2.426  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.369  ; 2.483  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.380  ; 2.490  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.355  ; 2.466  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.218  ; 2.308  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.207  ; 2.295  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 2.237  ; 2.165  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 2.035  ; 1.983  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; -0.544 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; -0.498 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_pclk        ; sys_clk    ; 5.021  ; 5.159  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 3.692  ; 3.884  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; sys_clk    ; 4.711  ; 4.889  ; Rise       ; clk_10m                                           ;
; lcd_hs          ; sys_clk    ; 4.251  ; 4.373  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ; 3.257  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]      ; sys_clk    ; 3.945  ; 4.024  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 4.512  ; 4.667  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 4.393  ; 4.531  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 4.387  ; 4.516  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 4.370  ; 4.493  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 4.298  ; 4.429  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 4.241  ; 4.370  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 4.479  ; 4.633  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 4.157  ; 4.277  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 4.396  ; 4.535  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 4.282  ; 4.415  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 4.435  ; 4.588  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 4.138  ; 4.237  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 4.120  ; 4.216  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 3.945  ; 4.024  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 4.083  ; 4.179  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 4.224  ; 4.340  ; Rise       ; clk_10m                                           ;
; lcd_vs          ; sys_clk    ; 4.652  ; 4.838  ; Rise       ; clk_10m                                           ;
; seg_led[*]      ; sys_clk    ; 4.003  ; 4.088  ; Rise       ; clk_10m                                           ;
;  seg_led[0]     ; sys_clk    ; 4.047  ; 4.131  ; Rise       ; clk_10m                                           ;
;  seg_led[1]     ; sys_clk    ; 4.049  ; 4.128  ; Rise       ; clk_10m                                           ;
;  seg_led[2]     ; sys_clk    ; 4.371  ; 4.509  ; Rise       ; clk_10m                                           ;
;  seg_led[3]     ; sys_clk    ; 4.003  ; 4.088  ; Rise       ; clk_10m                                           ;
;  seg_led[4]     ; sys_clk    ; 4.021  ; 4.093  ; Rise       ; clk_10m                                           ;
;  seg_led[5]     ; sys_clk    ; 4.037  ; 4.113  ; Rise       ; clk_10m                                           ;
;  seg_led[6]     ; sys_clk    ; 4.846  ; 4.965  ; Rise       ; clk_10m                                           ;
;  seg_led[7]     ; sys_clk    ; 4.342  ; 4.477  ; Rise       ; clk_10m                                           ;
; sel[*]          ; sys_clk    ; 3.694  ; 3.696  ; Rise       ; clk_10m                                           ;
;  sel[0]         ; sys_clk    ; 3.757  ; 3.696  ; Rise       ; clk_10m                                           ;
;  sel[1]         ; sys_clk    ; 3.694  ; 3.755  ; Rise       ; clk_10m                                           ;
;  sel[2]         ; sys_clk    ; 3.859  ; 3.935  ; Rise       ; clk_10m                                           ;
;  sel[3]         ; sys_clk    ; 3.799  ; 3.854  ; Rise       ; clk_10m                                           ;
;  sel[4]         ; sys_clk    ; 3.859  ; 3.946  ; Rise       ; clk_10m                                           ;
;  sel[5]         ; sys_clk    ; 3.908  ; 3.968  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ;        ; 3.419  ; Fall       ; clk_10m                                           ;
; cam_scl         ; sys_clk    ; 3.623  ; 3.503  ; Fall       ; dri_clk                                           ;
; cam_sda         ; sys_clk    ; 3.602  ; 3.481  ; Fall       ; dri_clk                                           ;
; sdram_addr[*]   ; sys_clk    ; 1.978  ; 1.913  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 2.009  ; 1.945  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 2.120  ; 2.043  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 2.246  ; 2.162  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 2.212  ; 2.128  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 2.169  ; 2.090  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 2.144  ; 2.070  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 1.978  ; 1.913  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 2.281  ; 2.172  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 2.192  ; 2.085  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 2.028  ; 1.940  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 3.014  ; 2.887  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 2.027  ; 1.942  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 2.031  ; 1.950  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 1.970  ; 1.908  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 2.133  ; 2.051  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 1.970  ; 1.908  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 2.013  ; 1.926  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 1.696  ; 1.757  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 1.786  ; 1.746  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 1.728  ; 1.779  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 1.908  ; 1.967  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 1.880  ; 1.938  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 1.737  ; 1.786  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 1.728  ; 1.779  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 1.890  ; 1.951  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.824  ; 2.952  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 1.922  ; 1.986  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 1.888  ; 1.953  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.299  ; 2.448  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.019  ; 2.104  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.053  ; 2.154  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.098  ; 2.208  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.108  ; 2.215  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.084  ; 2.191  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 1.953  ; 2.040  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 1.943  ; 2.028  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 1.968  ; 1.900  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 1.774  ; 1.724  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; -0.779 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; -0.734 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_pclk        ; sys_clk    ; 3.108  ; 3.259  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 3.357  ; 3.535  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 4.768 ; 4.754 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 5.130 ; 5.116 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 5.147 ; 5.133 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 5.147 ; 5.133 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 5.132 ; 5.118 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 5.132 ; 5.118 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 4.950 ; 4.936 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 4.977 ; 4.963 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 4.977 ; 4.963 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 5.130 ; 5.116 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 5.118 ; 5.104 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 5.130 ; 5.116 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 4.768 ; 4.754 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 4.768 ; 4.754 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 4.779 ; 4.765 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 4.779 ; 4.765 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 4.950 ; 4.936 ; Rise       ; clk_10m                                           ;
; cam_sda         ; sys_clk    ; 3.873 ; 3.859 ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 2.247 ; 2.234 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.357 ; 2.343 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.254 ; 2.241 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.247 ; 2.234 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.264 ; 2.251 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.254 ; 2.241 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.171 ; 3.206 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.357 ; 2.343 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.264 ; 2.251 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.410 ; 2.409 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.262 ; 2.249 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.317 ; 2.316 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.320 ; 2.319 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.317 ; 2.316 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.317 ; 2.316 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.309 ; 2.308 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.309 ; 2.308 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 4.393 ; 4.379 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 4.740 ; 4.726 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 4.757 ; 4.743 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 4.757 ; 4.743 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 4.743 ; 4.729 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 4.743 ; 4.729 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 4.568 ; 4.554 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 4.594 ; 4.580 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 4.594 ; 4.580 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 4.740 ; 4.726 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 4.729 ; 4.715 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 4.740 ; 4.726 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 4.393 ; 4.379 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 4.393 ; 4.379 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 4.404 ; 4.390 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 4.404 ; 4.390 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 4.568 ; 4.554 ; Rise       ; clk_10m                                           ;
; cam_sda         ; sys_clk    ; 3.531 ; 3.517 ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 1.983 ; 1.970 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.082 ; 2.068 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 1.991 ; 1.978 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 1.983 ; 1.970 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.000 ; 1.987 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 1.990 ; 1.977 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.908 ; 2.943 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.082 ; 2.068 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.000 ; 1.987 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.143 ; 2.142 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 1.998 ; 1.985 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.053 ; 2.052 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.056 ; 2.055 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.053 ; 2.052 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.053 ; 2.052 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.045 ; 2.044 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.045 ; 2.044 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 4.874     ; 4.888     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 5.297     ; 5.311     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 5.320     ; 5.334     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 5.320     ; 5.334     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 5.300     ; 5.314     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 5.300     ; 5.314     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 5.087     ; 5.101     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 5.117     ; 5.131     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 5.117     ; 5.131     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 5.297     ; 5.311     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 5.274     ; 5.288     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 5.297     ; 5.311     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 4.874     ; 4.888     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 4.874     ; 4.888     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 4.887     ; 4.901     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 4.887     ; 4.901     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 5.087     ; 5.101     ; Rise       ; clk_10m                                           ;
; cam_sda         ; sys_clk    ; 3.979     ; 3.993     ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 2.302     ; 2.315     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.415     ; 2.429     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.310     ; 2.323     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.302     ; 2.315     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.325     ; 2.338     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.319     ; 2.332     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.275     ; 3.240     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.415     ; 2.429     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.325     ; 2.338     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.507     ; 2.508     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.328     ; 2.341     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.395     ; 2.396     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.403     ; 2.404     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.395     ; 2.396     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.395     ; 2.396     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.386     ; 2.387     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.386     ; 2.387     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 4.495     ; 4.509     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 4.900     ; 4.914     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 4.922     ; 4.936     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 4.922     ; 4.936     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 4.903     ; 4.917     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 4.903     ; 4.917     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 4.699     ; 4.713     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 4.728     ; 4.742     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 4.728     ; 4.742     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 4.900     ; 4.914     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 4.878     ; 4.892     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 4.900     ; 4.914     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 4.495     ; 4.509     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 4.495     ; 4.509     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 4.507     ; 4.521     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 4.507     ; 4.521     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 4.699     ; 4.713     ; Rise       ; clk_10m                                           ;
; cam_sda         ; sys_clk    ; 3.632     ; 3.646     ; Fall       ; dri_clk                                           ;
; sdram_data[*]   ; sys_clk    ; 2.036     ; 2.049     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.138     ; 2.152     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.044     ; 2.057     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.036     ; 2.049     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.058     ; 2.071     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.052     ; 2.065     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.009     ; 2.974     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.138     ; 2.152     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.058     ; 2.071     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.235     ; 2.236     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.061     ; 2.074     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.128     ; 2.129     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.136     ; 2.137     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.128     ; 2.129     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.128     ; 2.129     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.119     ; 2.120     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.119     ; 2.120     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+-------+--------+----------+---------+---------------------+
; Clock                                              ; Setup ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; 1.226 ; -0.243 ; 5.954    ; 0.824   ; 4.717               ;
;  cam_pclk                                          ; 4.913 ; 0.454  ; 5.954    ; 0.824   ; 9.351               ;
;  clk_10m                                           ; 1.478 ; -0.243 ; N/A      ; N/A     ; 49.435              ;
;  dri_clk                                           ; 4.304 ; 0.184  ; N/A      ; N/A     ; 1999.725            ;
;  sys_clk                                           ; N/A   ; N/A    ; N/A      ; N/A     ; 9.594               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.226 ; 0.902  ; N/A      ; N/A     ; 4.717               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.062 ; 0.166  ; N/A      ; N/A     ; 4.718               ;
; Design-wide TNS                                    ; 0.0   ; -0.243 ; 0.0      ; 0.0     ; 0.0                 ;
;  cam_pclk                                          ; 0.000 ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  clk_10m                                           ; 0.000 ; -0.243 ; N/A      ; N/A     ; 0.000               ;
;  dri_clk                                           ; 0.000 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                           ; N/A   ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 4.150 ; 4.325 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; 2.765 ; 2.939 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; 4.079 ; 4.149 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; 4.142 ; 4.246 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; 2.881 ; 3.141 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; 4.150 ; 4.325 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; 2.828 ; 3.148 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; 3.434 ; 3.573 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; 2.088 ; 2.349 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; 3.987 ; 4.069 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; 2.252 ; 2.472 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; 5.144 ; 5.346 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.624 ; 4.850 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.885 ; 5.082 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.709 ; 4.892 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.666 ; 4.857 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.293 ; 4.507 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.666 ; 4.856 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.653 ; 4.875 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.878 ; 5.086 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.144 ; 5.346 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.721 ; 4.890 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.731 ; 4.917 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.646 ; 4.844 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.732 ; 4.903 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.888 ; 5.102 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.653 ; 4.849 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.312 ; 4.517 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 7.398 ; 7.792 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 7.398 ; 7.792 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 5.524 ; 5.859 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 6.401 ; 6.853 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -0.852 ; -1.378 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; -0.908 ; -1.501 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; -1.051 ; -1.643 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; -1.145 ; -1.766 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; -1.105 ; -1.727 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; -1.149 ; -1.787 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; -1.168 ; -1.820 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; -0.852 ; -1.378 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; -0.858 ; -1.393 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; -1.050 ; -1.625 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; -0.927 ; -1.496 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; -1.720 ; -2.267 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -1.867 ; -2.448 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -1.968 ; -2.533 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -1.885 ; -2.458 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -1.871 ; -2.441 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -1.720 ; -2.267 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -1.871 ; -2.439 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -1.873 ; -2.461 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -1.967 ; -2.538 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -2.070 ; -2.682 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.888 ; -2.461 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -1.903 ; -2.478 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.874 ; -2.441 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -1.902 ; -2.475 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.962 ; -2.539 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -1.879 ; -2.448 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -1.731 ; -2.279 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; -2.290 ; -2.950 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; -3.139 ; -3.681 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; -2.290 ; -2.950 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; -2.721 ; -3.361 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; sys_clk    ; 11.697 ; 11.518 ; Rise       ; clk_10m                                           ;
; lcd_hs          ; sys_clk    ; 10.585 ; 10.473 ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ; 8.184  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]      ; sys_clk    ; 11.255 ; 11.060 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 11.255 ; 11.060 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 10.968 ; 10.843 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 11.063 ; 10.853 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 11.030 ; 10.787 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 10.689 ; 10.611 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 10.608 ; 10.521 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 11.062 ; 10.934 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 10.371 ; 10.325 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 10.973 ; 10.843 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 10.704 ; 10.602 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 11.046 ; 10.910 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 10.317 ; 10.205 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 10.273 ; 10.155 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 9.878  ; 9.804  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 10.229 ; 10.104 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 10.622 ; 10.445 ; Rise       ; clk_10m                                           ;
; lcd_vs          ; sys_clk    ; 11.613 ; 11.476 ; Rise       ; clk_10m                                           ;
; seg_led[*]      ; sys_clk    ; 11.280 ; 11.263 ; Rise       ; clk_10m                                           ;
;  seg_led[0]     ; sys_clk    ; 10.157 ; 10.028 ; Rise       ; clk_10m                                           ;
;  seg_led[1]     ; sys_clk    ; 10.149 ; 10.005 ; Rise       ; clk_10m                                           ;
;  seg_led[2]     ; sys_clk    ; 10.964 ; 10.778 ; Rise       ; clk_10m                                           ;
;  seg_led[3]     ; sys_clk    ; 10.093 ; 9.945  ; Rise       ; clk_10m                                           ;
;  seg_led[4]     ; sys_clk    ; 10.115 ; 9.950  ; Rise       ; clk_10m                                           ;
;  seg_led[5]     ; sys_clk    ; 10.138 ; 9.971  ; Rise       ; clk_10m                                           ;
;  seg_led[6]     ; sys_clk    ; 11.280 ; 11.263 ; Rise       ; clk_10m                                           ;
;  seg_led[7]     ; sys_clk    ; 10.900 ; 10.733 ; Rise       ; clk_10m                                           ;
; sel[*]          ; sys_clk    ; 9.791  ; 9.677  ; Rise       ; clk_10m                                           ;
;  sel[0]         ; sys_clk    ; 9.192  ; 9.211  ; Rise       ; clk_10m                                           ;
;  sel[1]         ; sys_clk    ; 9.209  ; 9.188  ; Rise       ; clk_10m                                           ;
;  sel[2]         ; sys_clk    ; 9.611  ; 9.553  ; Rise       ; clk_10m                                           ;
;  sel[3]         ; sys_clk    ; 9.504  ; 9.427  ; Rise       ; clk_10m                                           ;
;  sel[4]         ; sys_clk    ; 9.613  ; 9.573  ; Rise       ; clk_10m                                           ;
;  sel[5]         ; sys_clk    ; 9.791  ; 9.677  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ;        ; 7.965  ; Fall       ; clk_10m                                           ;
; cam_scl         ; sys_clk    ; 8.375  ; 8.494  ; Fall       ; dri_clk                                           ;
; cam_sda         ; sys_clk    ; 8.329  ; 8.445  ; Fall       ; dri_clk                                           ;
; sdram_addr[*]   ; sys_clk    ; 6.448  ; 6.499  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.791  ; 4.900  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 5.051  ; 5.197  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 5.300  ; 5.496  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 5.265  ; 5.447  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 5.143  ; 5.294  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 5.054  ; 5.209  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 4.765  ; 4.866  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 5.344  ; 5.509  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 5.150  ; 5.265  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 4.824  ; 4.901  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 6.448  ; 6.499  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 4.836  ; 4.913  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 4.829  ; 4.915  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 5.075  ; 5.207  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 5.075  ; 5.207  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 4.748  ; 4.849  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 4.802  ; 4.882  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 4.284  ; 4.263  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 4.368  ; 4.465  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 6.307  ; 6.300  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.845  ; 4.730  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.803  ; 4.687  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.472  ; 4.385  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.448  ; 4.379  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.856  ; 4.717  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.307  ; 6.300  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.908  ; 4.776  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.847  ; 4.722  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.757  ; 5.661  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.155  ; 5.034  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.247  ; 5.090  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.314  ; 5.180  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.308  ; 5.199  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.288  ; 5.162  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.937  ; 4.844  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.905  ; 4.817  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 4.750  ; 4.859  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 4.370  ; 4.445  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 1.223  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; 1.115  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_pclk        ; sys_clk    ; 11.487 ; 11.236 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 8.340  ; 8.153  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; sys_clk    ; 4.711  ; 4.889  ; Rise       ; clk_10m                                           ;
; lcd_hs          ; sys_clk    ; 4.251  ; 4.373  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ; 3.257  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]      ; sys_clk    ; 3.945  ; 4.024  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 4.512  ; 4.667  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 4.393  ; 4.531  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 4.387  ; 4.516  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 4.370  ; 4.493  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 4.298  ; 4.429  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 4.241  ; 4.370  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 4.479  ; 4.633  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 4.157  ; 4.277  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 4.396  ; 4.535  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 4.282  ; 4.415  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 4.435  ; 4.588  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 4.138  ; 4.237  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 4.120  ; 4.216  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 3.945  ; 4.024  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 4.083  ; 4.179  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 4.224  ; 4.340  ; Rise       ; clk_10m                                           ;
; lcd_vs          ; sys_clk    ; 4.652  ; 4.838  ; Rise       ; clk_10m                                           ;
; seg_led[*]      ; sys_clk    ; 4.003  ; 4.088  ; Rise       ; clk_10m                                           ;
;  seg_led[0]     ; sys_clk    ; 4.047  ; 4.131  ; Rise       ; clk_10m                                           ;
;  seg_led[1]     ; sys_clk    ; 4.049  ; 4.128  ; Rise       ; clk_10m                                           ;
;  seg_led[2]     ; sys_clk    ; 4.371  ; 4.509  ; Rise       ; clk_10m                                           ;
;  seg_led[3]     ; sys_clk    ; 4.003  ; 4.088  ; Rise       ; clk_10m                                           ;
;  seg_led[4]     ; sys_clk    ; 4.021  ; 4.093  ; Rise       ; clk_10m                                           ;
;  seg_led[5]     ; sys_clk    ; 4.037  ; 4.113  ; Rise       ; clk_10m                                           ;
;  seg_led[6]     ; sys_clk    ; 4.846  ; 4.965  ; Rise       ; clk_10m                                           ;
;  seg_led[7]     ; sys_clk    ; 4.342  ; 4.477  ; Rise       ; clk_10m                                           ;
; sel[*]          ; sys_clk    ; 3.694  ; 3.696  ; Rise       ; clk_10m                                           ;
;  sel[0]         ; sys_clk    ; 3.757  ; 3.696  ; Rise       ; clk_10m                                           ;
;  sel[1]         ; sys_clk    ; 3.694  ; 3.755  ; Rise       ; clk_10m                                           ;
;  sel[2]         ; sys_clk    ; 3.859  ; 3.935  ; Rise       ; clk_10m                                           ;
;  sel[3]         ; sys_clk    ; 3.799  ; 3.854  ; Rise       ; clk_10m                                           ;
;  sel[4]         ; sys_clk    ; 3.859  ; 3.946  ; Rise       ; clk_10m                                           ;
;  sel[5]         ; sys_clk    ; 3.908  ; 3.968  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ;        ; 3.419  ; Fall       ; clk_10m                                           ;
; cam_scl         ; sys_clk    ; 3.623  ; 3.503  ; Fall       ; dri_clk                                           ;
; cam_sda         ; sys_clk    ; 3.602  ; 3.481  ; Fall       ; dri_clk                                           ;
; sdram_addr[*]   ; sys_clk    ; 1.978  ; 1.913  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 2.009  ; 1.945  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 2.120  ; 2.043  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 2.246  ; 2.162  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 2.212  ; 2.128  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 2.169  ; 2.090  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 2.144  ; 2.070  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 1.978  ; 1.913  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 2.281  ; 2.172  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 2.192  ; 2.085  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 2.028  ; 1.940  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 3.014  ; 2.887  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 2.027  ; 1.942  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 2.031  ; 1.950  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 1.970  ; 1.908  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 2.133  ; 2.051  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 1.970  ; 1.908  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 2.013  ; 1.926  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 1.696  ; 1.757  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 1.786  ; 1.746  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 1.728  ; 1.779  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 1.908  ; 1.967  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 1.880  ; 1.938  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 1.737  ; 1.786  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 1.728  ; 1.779  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 1.890  ; 1.951  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.824  ; 2.952  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 1.922  ; 1.986  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 1.888  ; 1.953  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.299  ; 2.448  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.019  ; 2.104  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.053  ; 2.154  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.098  ; 2.208  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.108  ; 2.215  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.084  ; 2.191  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 1.953  ; 2.040  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 1.943  ; 2.028  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 1.968  ; 1.900  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 1.774  ; 1.724  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; -0.779 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; -0.734 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_pclk        ; sys_clk    ; 3.108  ; 3.259  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 3.357  ; 3.535  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cam_rst_n      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_pwdn       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_scl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_de         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_bl         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rst        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_pclk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_sda        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; cam_sda        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[0]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[8]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[9]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[10] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[11] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[12] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[13] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[14] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[15] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[6]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[7]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[8]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[9]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[10]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[11]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[12]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[13]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[14]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[15]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_pclk       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[0]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_href       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[1]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[2]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[3]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[4]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[5]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[6]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[7]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_vsync      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_rst        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_pclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sel[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sel[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sel[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; seg_led[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; seg_led[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_pclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sel[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sel[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; seg_led[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_pclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sel[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sel[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sel[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sel[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg_led[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+------------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths   ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+------------+
; cam_pclk                                          ; cam_pclk                                          ; false path ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                          ; 21         ; 0        ; 0        ; 0          ;
; clk_10m                                           ; clk_10m                                           ; 167925     ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m                                           ; 22         ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m                                           ; 3378923    ; 0        ; 0        ; 0          ;
; dri_clk                                           ; dri_clk                                           ; 0          ; 0        ; 0        ; 2091       ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk                                           ; 0          ; 0        ; 81       ; 0          ;
; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 33         ; 0        ; 0        ; 0          ;
; clk_10m                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 2713       ; 0        ; 0        ; 0          ;
; clk_10m                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1          ; 1        ; 0        ; 0          ;
; dri_clk                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1          ; 1        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; false path ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+------------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths   ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+------------+
; cam_pclk                                          ; cam_pclk                                          ; false path ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                          ; 21         ; 0        ; 0        ; 0          ;
; clk_10m                                           ; clk_10m                                           ; 167925     ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m                                           ; 22         ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m                                           ; 3378923    ; 0        ; 0        ; 0          ;
; dri_clk                                           ; dri_clk                                           ; 0          ; 0        ; 0        ; 2091       ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; dri_clk                                           ; 0          ; 0        ; 81       ; 0          ;
; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 33         ; 0        ; 0        ; 0          ;
; clk_10m                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 2713       ; 0        ; 0        ; 0          ;
; clk_10m                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1          ; 1        ; 0        ; 0          ;
; dri_clk                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1          ; 1        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; false path ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                       ;
+---------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                        ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+----------+----------+----------+----------+----------+
; dri_clk                                           ; cam_pclk ; 0        ; 33       ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk ; 99       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                        ;
+---------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                        ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+----------+----------+----------+----------+----------+
; dri_clk                                           ; cam_pclk ; 0        ; 33       ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk ; 99       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 29    ; 29   ;
; Unconstrained Input Port Paths  ; 61    ; 61   ;
; Unconstrained Output Ports      ; 73    ; 73   ;
; Unconstrained Output Port Paths ; 112   ; 112  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Jan 21 11:05:09 2021
Info: Command: quartus_sta digital_recognition -c digital_recognition
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* 
Info (332104): Reading SDC File: 'digital_recognition.sdc'
Warning (332174): Ignored filter at digital_recognition.sdc(66): altera_reserved_tck could not be matched with a clock
Warning (332049): Ignored set_clock_uncertainty at digital_recognition.sdc(66): Argument -rise_from with value [get_clocks {altera_reserved_tck}] contains zero elements
    Info (332050): set_clock_uncertainty  -setup -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] 0.050
Warning (332049): Ignored set_clock_uncertainty at digital_recognition.sdc(66): Argument -rise_to with value [get_clocks {altera_reserved_tck}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at digital_recognition.sdc(67): Argument -rise_from with value [get_clocks {altera_reserved_tck}] contains zero elements
    Info (332050): set_clock_uncertainty  -hold -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] 0.050
Warning (332049): Ignored set_clock_uncertainty at digital_recognition.sdc(67): Argument -rise_to with value [get_clocks {altera_reserved_tck}] contains zero elements
Warning (332060): Node: vip:u_vip|projection:u_projection|cur_state.st_process was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|projection:u_projection|project_done_flag was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.226
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.226               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.478               0.000 clk_10m 
    Info (332119):     4.304               0.000 dri_clk 
    Info (332119):     4.913               0.000 cam_pclk 
    Info (332119):     9.062               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.079
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.079              -0.079 clk_10m 
    Info (332119):     0.433               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.453               0.000 dri_clk 
    Info (332119):     1.411               0.000 cam_pclk 
    Info (332119):     2.245               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 5.954
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.954               0.000 cam_pclk 
Info (332146): Worst-case removal slack is 2.139
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.139               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is 4.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.718               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.718               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.642               0.000 cam_pclk 
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    49.538               0.000 clk_10m 
    Info (332119):  1999.752               0.000 dri_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: vip:u_vip|projection:u_projection|cur_state.st_process was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|projection:u_projection|project_done_flag was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 1.724
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.724               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.915               0.000 clk_10m 
    Info (332119):     4.431               0.000 dri_clk 
    Info (332119):     5.067               0.000 cam_pclk 
    Info (332119):     9.159               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.243
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.243              -0.243 clk_10m 
    Info (332119):     0.381               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.403               0.000 dri_clk 
    Info (332119):     1.248               0.000 cam_pclk 
    Info (332119):     2.031               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.174               0.000 cam_pclk 
Info (332146): Worst-case removal slack is 2.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.050               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is 4.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.717               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.718               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.540               0.000 cam_pclk 
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    49.435               0.000 clk_10m 
    Info (332119):  1999.784               0.000 dri_clk 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: vip:u_vip|projection:u_projection|cur_state.st_process was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|projection:u_projection|project_done_flag was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 6.078
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.078               0.000 clk_10m 
    Info (332119):     6.098               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.433               0.000 dri_clk 
    Info (332119):     7.682               0.000 cam_pclk 
    Info (332119):     9.591               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.058
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.058               0.000 clk_10m 
    Info (332119):     0.166               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.184               0.000 dri_clk 
    Info (332119):     0.454               0.000 cam_pclk 
    Info (332119):     0.902               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 8.197
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.197               0.000 cam_pclk 
Info (332146): Worst-case removal slack is 0.824
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.824               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is 4.734
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.734               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.757               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.351               0.000 cam_pclk 
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):    49.616               0.000 clk_10m 
    Info (332119):  1999.725               0.000 dri_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 704 megabytes
    Info: Processing ended: Thu Jan 21 11:05:13 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


