# vsim -vopt work.hvl_top work.hdl_top work.tb_master_assertions work.tb_slave_assertions -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=assertions_base_test" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+SIMPLE_SPI" -l assertions_base_test/assertions_base_test.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll assertions_base_test/assertions_base_test_coverage.ucdb; run -all; exit" -wlf assertions_base_test/waveform.wlf 
# Start time: 21:26:56 on Nov 20,2021
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.slave_driver_bfm(fast)
# Loading work.slave_monitor_bfm(fast)
# Loading work.spi_globals_pkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.spi_slave_pkg(fast)
# Loading work.master_driver_bfm(fast)
# Loading work.master_monitor_bfm(fast)
# Loading work.spi_master_pkg(fast)
# Loading work.spi_env_pkg(fast)
# Loading work.spi_slave_seq_pkg(fast)
# Loading work.spi_master_seq_pkg(fast)
# Loading work.spi_virtual_seq_pkg(fast)
# Loading work.test_pkg(fast)
# Loading work.hvl_top(fast)
# Loading work.hdl_top(fast)
# Loading work.spi_if_sv_unit(fast)
# Loading work.spi_if(fast)
# Loading work.slave_agent_bfm(fast)
# Loading work.slave_driver_bfm_sv_unit(fast)
# Loading work.slave_driver_bfm(fast)
# Loading work.slave_monitor_bfm_sv_unit(fast)
# Loading work.slave_monitor_bfm(fast)
# Loading work.slave_assertions_sv_unit(fast)
# Loading work.slave_assertions(fast)
# Loading work.master_agent_bfm(fast)
# Loading work.master_driver_bfm_sv_unit(fast)
# Loading work.master_driver_bfm(fast)
# Loading work.master_monitor_bfm_sv_unit(fast)
# Loading work.master_monitor_bfm(fast)
# Loading work.tb_master_assertions(fast)
# Loading work.master_assertions_sv_unit(fast)
# Loading work.master_assertions(fast)
# Loading work.tb_slave_assertions(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll assertions_base_test/assertions_base_test_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test assertions_base_test...
# HDL_TOP
# Slave Driver BFM
# Slave Monitor BFM
# UVM_INFO ../../src/hdl_top/slave_assertions.sv(33) @ 0: reporter [slave_ASSERTIONS] slave ASSERTIONS
# Slave Agent BFM
# Master driver BFM
# Master Monitor BFM
# Master Agent BFM
# UVM_INFO ../../src/hdl_top/master_assertions.sv(36) @ 0: reporter [MASTER_ASSERTIONS] MASTER ASSERTIONS
# TB_SLAVE_ASSERTIONS
# ASSERTION_DEBUGSLAVE_MISO0_VALID_SEQ
# TB_SLAVE_ASSERTIONS
# UVM_INFO ../../src/hdl_top/slave_assertions.sv(33) @ 0: reporter [slave_ASSERTIONS] slave ASSERTIONS
# UVM_INFO ../../src/hvl_top/test/assertions_base_test.sv(53) @ 0: uvm_test_top [assertions_base_test] BUILD_PHASE assertions_base_test
# -------------------------------------------------------------
# Name                   Type                 Size  Value      
# -------------------------------------------------------------
# master_agent_cfg_h     master_agent_config  -     @497       
#   is_active            string               10    UVM_ACTIVE 
#   no_of_slaves         integral             32    'd1        
#   spi_mode             string               11    CPOL0_CPHA0
#   shift_dir            string               9     LSB_FIRST  
#   c2tdelay             integral             32    'd1        
#   t2cdelay             integral             32    'd1        
#   wdelay               integral             32    'd1        
#   primary_prescalar    integral             3     'd0        
#   secondary_prescalar  integral             3     'd0        
#   baudrate_divisor     integral             32    'd2        
#   has_coverage         integral             1     1          
#   spi_type             string               0     ""         
# -------------------------------------------------------------
# -----------------------------------------------------------
# Name                  Type                Size  Value      
# -----------------------------------------------------------
# slave_agent_cfg_h[0]  slave_agent_config  -     @502       
#   is_active           string              10    UVM_ACTIVE 
#   slave_id            integral            2     'd0        
#   spi_mode            string              11    CPOL0_CPHA0
#   shift_dir           string              9     LSB_FIRST  
#   has_coverage        integral            1     1          
#   spi_type            string              0     ""         
# -----------------------------------------------------------
# ------------------------------------------
# Name               Type        Size  Value
# ------------------------------------------
# env_cfg_h          env_config  -     @496 
#   has_scoreboard   integral    1     1    
#   has_virtual_sqr  integral    1     1    
#   no_of_slaves     integral    32    'h1  
# ------------------------------------------
# -------------------------------------------------------------
# Name                   Type                 Size  Value      
# -------------------------------------------------------------
# master_agent_cfg_h     master_agent_config  -     @497       
#   is_active            string               10    UVM_ACTIVE 
#   no_of_slaves         integral             32    'd1        
#   spi_mode             string               11    CPOL0_CPHA0
#   shift_dir            string               9     LSB_FIRST  
#   c2tdelay             integral             32    'd1        
#   t2cdelay             integral             32    'd1        
#   wdelay               integral             32    'd1        
#   primary_prescalar    integral             3     'd0        
#   secondary_prescalar  integral             3     'd0        
#   baudrate_divisor     integral             32    'd2        
#   has_coverage         integral             1     1          
#   spi_type             string               0     ""         
# -------------------------------------------------------------
# -----------------------------------------------------------
# Name                  Type                Size  Value      
# -----------------------------------------------------------
# slave_agent_cfg_h[0]  slave_agent_config  -     @520       
#   is_active           string              10    UVM_ACTIVE 
#   slave_id            integral            2     'd0        
#   spi_mode            string              11    CPOL0_CPHA0
#   shift_dir           string              9     LSB_FIRST  
#   has_coverage        integral            1     1          
#   spi_type            string              0     ""         
# -----------------------------------------------------------
# ------------------------------------------
# Name               Type        Size  Value
# ------------------------------------------
# env_cfg_h          env_config  -     @496 
#   has_scoreboard   integral    1     1    
#   has_virtual_sqr  integral    1     1    
#   no_of_slaves     integral    32    'h1  
# ------------------------------------------
# UVM_INFO ../../src/hvl_top/env/env.sv(64) @ 0: uvm_test_top.env_h [uvm_test_top.env_h] ENV: build_phase
# UVM_INFO ../../src/hvl_top/env/env.sv(64) @ 0: uvm_test_top.env_ha [uvm_test_top.env_ha] ENV: build_phase
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------
# Name                          Type                        Size  Value
# ---------------------------------------------------------------------
# uvm_test_top                  assertions_base_test        -     @473 
#   env_h                       env                         -     @511 
#     master_agent_h            master_agent                -     @529 
#       master_cov_h            master_coverage             -     @902 
#         analysis_imp          uvm_analysis_imp            -     @909 
#       master_drv_proxy_h      master_driver_proxy         -     @755 
#         rsp_port              uvm_analysis_port           -     @770 
#         seq_item_port         uvm_seq_item_pull_port      -     @762 
#       master_mon_proxy_h      master_monitor_proxy        -     @887 
#         master_analysis_port  uvm_analysis_port           -     @894 
#       master_seqr_h           master_sequencer            -     @778 
#         rsp_export            uvm_analysis_export         -     @785 
#         seq_item_export       uvm_seq_item_pull_imp       -     @879 
#         arbitration_queue     array                       0     -    
#         lock_queue            array                       0     -    
#         num_last_reqs         integral                    32    'd1  
#         num_last_rsps         integral                    32    'd1  
#     scoreboard_h              spi_scoreboard              -     @652 
#       master_analysis_fifo    uvm_tlm_analysis_fifo #(T)  -     @659 
#         analysis_export       uvm_analysis_imp            -     @698 
#         get_ap                uvm_analysis_port           -     @690 
#         get_peek_export       uvm_get_peek_imp            -     @674 
#         put_ap                uvm_analysis_port           -     @682 
#         put_export            uvm_put_imp                 -     @666 
#       slave_analysis_fifo     uvm_tlm_analysis_fifo #(T)  -     @706 
#         analysis_export       uvm_analysis_imp            -     @745 
#         get_ap                uvm_analysis_port           -     @737 
#         get_peek_export       uvm_get_peek_imp            -     @721 
#         put_ap                uvm_analysis_port           -     @729 
#         put_export            uvm_put_imp                 -     @713 
#     slave_agent_h[0]          slave_agent                 -     @536 
#       slave_cov_h             slave_coverage              -     @1073
#         analysis_imp          uvm_analysis_imp            -     @1080
#       slave_drv_proxy_h       slave_driver_proxy          -     @926 
#         rsp_port              uvm_analysis_port           -     @941 
#         seq_item_port         uvm_seq_item_pull_port      -     @933 
#       slave_mon_proxy_h       slave_monitor_proxy         -     @1058
#         slave_analysis_port   uvm_analysis_port           -     @1065
#       slave_seqr_h            slave_sequencer             -     @949 
#         rsp_export            uvm_analysis_export         -     @956 
#         seq_item_export       uvm_seq_item_pull_imp       -     @1050
#         arbitration_queue     array                       0     -    
#         lock_queue            array                       0     -    
#         num_last_reqs         integral                    32    'd1  
#         num_last_rsps         integral                    32    'd1  
#     virtual_seqr_h            virtual_sequencer           -     @543 
#       master_seqr_h           master_sequencer            -     @1101
#         rsp_export            uvm_analysis_export         -     @1108
#         seq_item_export       uvm_seq_item_pull_imp       -     @1202
#         arbitration_queue     array                       0     -    
#         lock_queue            array                       0     -    
#         num_last_reqs         integral                    32    'd1  
#         num_last_rsps         integral                    32    'd1  
#       rsp_export              uvm_analysis_export         -     @550 
#       seq_item_export         uvm_seq_item_pull_imp       -     @644 
#       slave_seqr_h            slave_sequencer             -     @1210
#         rsp_export            uvm_analysis_export         -     @1217
#         seq_item_export       uvm_seq_item_pull_imp       -     @1311
#         arbitration_queue     array                       0     -    
#         lock_queue            array                       0     -    
#         num_last_reqs         integral                    32    'd1  
#         num_last_rsps         integral                    32    'd1  
#       arbitration_queue       array                       0     -    
#       lock_queue              array                       0     -    
#       num_last_reqs           integral                    32    'd1  
#       num_last_rsps           integral                    32    'd1  
#   env_ha                      env                         -     @521 
#     master_agent_h            master_agent                -     @1330
#       master_cov_h            master_coverage             -     @1703
#         analysis_imp          uvm_analysis_imp            -     @1710
#       master_drv_proxy_h      master_driver_proxy         -     @1556
#         rsp_port              uvm_analysis_port           -     @1571
#         seq_item_port         uvm_seq_item_pull_port      -     @1563
#       master_mon_proxy_h      master_monitor_proxy        -     @1688
#         master_analysis_port  uvm_analysis_port           -     @1695
#       master_seqr_h           master_sequencer            -     @1579
#         rsp_export            uvm_analysis_export         -     @1586
#         seq_item_export       uvm_seq_item_pull_imp       -     @1680
#         arbitration_queue     array                       0     -    
#         lock_queue            array                       0     -    
#         num_last_reqs         integral                    32    'd1  
#         num_last_rsps         integral                    32    'd1  
#     scoreboard_h              spi_scoreboard              -     @1453
#       master_analysis_fifo    uvm_tlm_analysis_fifo #(T)  -     @1460
#         analysis_export       uvm_analysis_imp            -     @1499
#         get_ap                uvm_analysis_port           -     @1491
#         get_peek_export       uvm_get_peek_imp            -     @1475
#         put_ap                uvm_analysis_port           -     @1483
#         put_export            uvm_put_imp                 -     @1467
#       slave_analysis_fifo     uvm_tlm_analysis_fifo #(T)  -     @1507
#         analysis_export       uvm_analysis_imp            -     @1546
#         get_ap                uvm_analysis_port           -     @1538
#         get_peek_export       uvm_get_peek_imp            -     @1522
#         put_ap                uvm_analysis_port           -     @1530
#         put_export            uvm_put_imp                 -     @1514
#     slave_agent_h[0]          slave_agent                 -     @1337
#       slave_cov_h             slave_coverage              -     @1874
#         analysis_imp          uvm_analysis_imp            -     @1881
#       slave_drv_proxy_h       slave_driver_proxy          -     @1727
#         rsp_port              uvm_analysis_port           -     @1742
#         seq_item_port         uvm_seq_item_pull_port      -     @1734
#       slave_mon_proxy_h       slave_monitor_proxy         -     @1859
#         slave_analysis_port   uvm_analysis_port           -     @1866
#       slave_seqr_h            slave_sequencer             -     @1750
#         rsp_export            uvm_analysis_export         -     @1757
#         seq_item_export       uvm_seq_item_pull_imp       -     @1851
#         arbitration_queue     array                       0     -    
#         lock_queue            array                       0     -    
#         num_last_reqs         integral                    32    'd1  
#         num_last_rsps         integral                    32    'd1  
#     virtual_seqr_h            virtual_sequencer           -     @1344
#       master_seqr_h           master_sequencer            -     @1902
#         rsp_export            uvm_analysis_export         -     @1909
#         seq_item_export       uvm_seq_item_pull_imp       -     @2003
#         arbitration_queue     array                       0     -    
#         lock_queue            array                       0     -    
#         num_last_reqs         integral                    32    'd1  
#         num_last_rsps         integral                    32    'd1  
#       rsp_export              uvm_analysis_export         -     @1351
#       seq_item_export         uvm_seq_item_pull_imp       -     @1445
#       slave_seqr_h            slave_sequencer             -     @2011
#         rsp_export            uvm_analysis_export         -     @2018
#         seq_item_export       uvm_seq_item_pull_imp       -     @2112
#         arbitration_queue     array                       0     -    
#         lock_queue            array                       0     -    
#         num_last_reqs         integral                    32    'd1  
#         num_last_rsps         integral                    32    'd1  
#       arbitration_queue       array                       0     -    
#       lock_queue              array                       0     -    
#       num_last_reqs           integral                    32    'd1  
#       num_last_rsps           integral                    32    'd1  
# ---------------------------------------------------------------------
# 
# UVM_INFO ../../src/hvl_top/test/assertions_base_test.sv(173) @ 0: uvm_test_top [assertions_base_test] Inside assertions_base_test
# UVM_INFO ../../src/hvl_top/test/base_test.sv(171) @ 0: uvm_test_top [assertions_base_test] Inside BASE_TEST
# UVM_INFO ../../src/hvl_top/slave/slave_monitor_proxy.sv(222) @ 0: uvm_test_top.env_ha.slave_agent_h[0].slave_mon_proxy_h [slave_monitor_proxy] Inside the slave_monitor_proxy
# UVM_INFO ../../src/hvl_top/master//master_monitor_proxy.sv(130) @ 0: uvm_test_top.env_ha.master_agent_h.master_mon_proxy_h [master_monitor_proxy] Inside the master_monitor_proxy
# UVM_INFO ../../src/hvl_top/slave/slave_monitor_proxy.sv(222) @ 0: uvm_test_top.env_h.slave_agent_h[0].slave_mon_proxy_h [slave_monitor_proxy] Inside the slave_monitor_proxy
# UVM_INFO ../../src/hvl_top/master//master_monitor_proxy.sv(130) @ 0: uvm_test_top.env_h.master_agent_h.master_mon_proxy_h [master_monitor_proxy] Inside the master_monitor_proxy
# ** Error: Assertion error.
#    Time: 40 ns Started: 40 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 60 ns Started: 60 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 80 ns Started: 80 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# UVM_INFO ../../src/hvl_top/test/base_test.sv(181) @ 100: uvm_test_top [assertions_base_test] Done BASE_TEST
# UVM_INFO ../../src/hdl_top/slave_agent_bfm/slave_monitor_bfm.sv(60) @ 100: reporter [SLAVE_MONITOR_BFM] IDLE condition has been detected
# UVM_INFO ../../src/hdl_top/slave_agent_bfm/slave_driver_bfm.sv(64) @ 100: reporter [SLAVE_DRIVER_BFM] IDLE condition has been detected
# UVM_INFO ../../src/hdl_top/master_agent_bfm/master_monitor_bfm.sv(59) @ 100: reporter [MASTER_MONITOR_BFM] IDLE condition has been detected
# UVM_INFO ../../src/hdl_top/slave_agent_bfm/slave_monitor_bfm.sv(60) @ 100: reporter [SLAVE_MONITOR_BFM] IDLE condition has been detected
# UVM_INFO ../../src/hdl_top/slave_agent_bfm/slave_driver_bfm.sv(64) @ 100: reporter [SLAVE_DRIVER_BFM] IDLE condition has been detected
# UVM_INFO ../../src/hdl_top/master_agent_bfm/master_monitor_bfm.sv(59) @ 100: reporter [MASTER_MONITOR_BFM] IDLE condition has been detected
# ** Error: Assertion error.
#    Time: 100 ns Started: 100 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 120 ns Started: 120 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 140 ns Started: 140 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 160 ns Started: 160 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 180 ns Started: 180 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 200 ns Started: 200 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 220 ns Started: 220 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 240 ns Started: 240 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 260 ns Started: 260 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 280 ns Started: 280 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 300 ns Started: 300 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 320 ns Started: 320 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 340 ns Started: 340 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 360 ns Started: 360 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 380 ns Started: 380 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 400 ns Started: 400 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 420 ns Started: 420 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 440 ns Started: 440 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 460 ns Started: 460 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 480 ns Started: 480 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 500 ns Started: 500 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 520 ns Started: 520 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 540 ns Started: 540 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 560 ns Started: 560 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 580 ns Started: 580 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 600 ns Started: 600 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 620 ns Started: 620 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 640 ns Started: 640 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 660 ns Started: 660 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 680 ns Started: 680 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 700 ns Started: 700 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 720 ns Started: 720 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 740 ns Started: 740 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 760 ns Started: 760 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 780 ns Started: 780 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 800 ns Started: 800 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 820 ns Started: 820 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 840 ns Started: 840 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 860 ns Started: 860 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 880 ns Started: 880 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 900 ns Started: 900 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 920 ns Started: 920 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 940 ns Started: 940 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 960 ns Started: 960 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 980 ns Started: 980 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 1 us Started: 1 us  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 1020 ns Started: 1020 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 1040 ns Started: 1040 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 1060 ns Started: 1060 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# ** Error: Assertion error.
#    Time: 1080 ns Started: 1080 ns  Scope: tb_master_assertions.M_A.MASTER_CPOL_IDLE_STATE_CHECK File: ../../src/hdl_top/master_assertions.sv Line: 109 Expr: sclk==cpol
# UVM_INFO ../../src/hvl_top/test/assertions_base_test.sv(183) @ 1100: uvm_test_top [assertions_base_test] Done assertions_base_test
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1100: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_ERROR ../../src/hvl_top/env/spi_scoreboard.sv(201) @ 1100: uvm_test_top.env_h.scoreboard_h [spi_scoreboard] comparisions of mosi not happened
# UVM_ERROR ../../src/hvl_top/env/spi_scoreboard.sv(201) @ 1100: uvm_test_top.env_ha.scoreboard_h [spi_scoreboard] comparisions of mosi not happened
# UVM_INFO ../../src/hvl_top/master//master_coverage.sv(198) @ 1100: uvm_test_top.env_h.master_agent_h.master_cov_h [master_coverage] Master Agent Coverage = 0.00 %
# UVM_INFO ../../src/hvl_top/slave/slave_coverage.sv(242) @ 1100: uvm_test_top.env_h.slave_agent_h[0].slave_cov_h [slave_coverage] Slave Agent Coverage = 0.00 %
# UVM_INFO ../../src/hvl_top/master//master_coverage.sv(198) @ 1100: uvm_test_top.env_ha.master_agent_h.master_cov_h [master_coverage] Master Agent Coverage = 0.00 %
# UVM_INFO ../../src/hvl_top/slave/slave_coverage.sv(242) @ 1100: uvm_test_top.env_ha.slave_agent_h[0].slave_cov_h [slave_coverage] Slave Agent Coverage = 0.00 %
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   29
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [MASTER_ASSERTIONS]     1
# [MASTER_MONITOR_BFM]     2
# [Questa UVM]     2
# [RNTST]     1
# [SLAVE_DRIVER_BFM]     2
# [SLAVE_MONITOR_BFM]     2
# [TEST_DONE]     1
# [UVMTOP]     1
# [assertions_base_test]     5
# [master_coverage]     2
# [master_monitor_proxy]     2
# [slave_ASSERTIONS]     2
# [slave_coverage]     2
# [slave_monitor_proxy]     2
# [spi_scoreboard]     2
# [uvm_test_top.env_h]     1
# [uvm_test_top.env_ha]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1100 ns  Iteration: 54  Instance: /hvl_top
# Saving coverage database on exit...
# End time: 21:27:05 on Nov 20,2021, Elapsed time: 0:00:09
# Errors: 53, Warnings: 0
