// Seed: 1133691048
module module_0 (
    input wand  id_0,
    input tri1  id_1,
    input uwire id_2
);
  logic [7:0] id_4;
  assign module_1.id_3 = 0;
  assign id_5 = 1'd0;
  assign id_4[1] = id_1;
endmodule
module module_1 (
    input uwire id_0
);
  tri0 id_2 = id_0;
  always $display(1, 1, 1'h0, id_2);
  assign id_3 = id_2;
  parameter id_4 = (-1);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = {id_2(1, {-1{1}} && -1), -1};
  wire id_3;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  wire id_9;
  wire id_10;
  final
    if (id_3.id_7 - id_7) $display(id_10);
    else @(1);
  module_2 modCall_1 (
      id_7,
      id_8
  );
  assign id_2[1'h0 : ""] = 1;
endmodule
