
autoradio_L476RG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008920  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002fc  08008ab0  08008ab0  00009ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008dac  08008dac  0000a088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008dac  08008dac  00009dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008db4  08008db4  0000a088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008db4  08008db4  00009db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008db8  08008db8  00009db8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08008dbc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001274  20000088  08008e44  0000a088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200012fc  08008e44  0000a2fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001820e  00000000  00000000  0000a0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000401d  00000000  00000000  000222c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001380  00000000  00000000  000262e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ed4  00000000  00000000  00027668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029f6c  00000000  00000000  0002853c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018c62  00000000  00000000  000524a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f537f  00000000  00000000  0006b10a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00160489  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056f4  00000000  00000000  001604cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00165bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008a98 	.word	0x08008a98

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08008a98 	.word	0x08008a98

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4a07      	ldr	r2, [pc, #28]	@ (80005c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	4a06      	ldr	r2, [pc, #24]	@ (80005cc <vApplicationGetIdleTaskMemory+0x30>)
 80005b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2280      	movs	r2, #128	@ 0x80
 80005b8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ba:	bf00      	nop
 80005bc:	3714      	adds	r7, #20
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	200000a8 	.word	0x200000a8
 80005cc:	20000148 	.word	0x20000148

080005d0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005d0:	b5b0      	push	{r4, r5, r7, lr}
 80005d2:	b088      	sub	sp, #32
 80005d4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000600 <MX_FREERTOS_Init+0x30>)
 80005d8:	1d3c      	adds	r4, r7, #4
 80005da:	461d      	mov	r5, r3
 80005dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005e8:	1d3b      	adds	r3, r7, #4
 80005ea:	2100      	movs	r1, #0
 80005ec:	4618      	mov	r0, r3
 80005ee:	f004 feb6 	bl	800535e <osThreadCreate>
 80005f2:	4603      	mov	r3, r0
 80005f4:	4a03      	ldr	r2, [pc, #12]	@ (8000604 <MX_FREERTOS_Init+0x34>)
 80005f6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80005f8:	bf00      	nop
 80005fa:	3720      	adds	r7, #32
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bdb0      	pop	{r4, r5, r7, pc}
 8000600:	08008abc 	.word	0x08008abc
 8000604:	200000a4 	.word	0x200000a4

08000608 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000610:	2001      	movs	r0, #1
 8000612:	f004 fef0 	bl	80053f6 <osDelay>
 8000616:	e7fb      	b.n	8000610 <StartDefaultTask+0x8>

08000618 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b08a      	sub	sp, #40	@ 0x28
 800061c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800061e:	f107 0314 	add.w	r3, r7, #20
 8000622:	2200      	movs	r2, #0
 8000624:	601a      	str	r2, [r3, #0]
 8000626:	605a      	str	r2, [r3, #4]
 8000628:	609a      	str	r2, [r3, #8]
 800062a:	60da      	str	r2, [r3, #12]
 800062c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800062e:	4b35      	ldr	r3, [pc, #212]	@ (8000704 <MX_GPIO_Init+0xec>)
 8000630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000632:	4a34      	ldr	r2, [pc, #208]	@ (8000704 <MX_GPIO_Init+0xec>)
 8000634:	f043 0304 	orr.w	r3, r3, #4
 8000638:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800063a:	4b32      	ldr	r3, [pc, #200]	@ (8000704 <MX_GPIO_Init+0xec>)
 800063c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800063e:	f003 0304 	and.w	r3, r3, #4
 8000642:	613b      	str	r3, [r7, #16]
 8000644:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000646:	4b2f      	ldr	r3, [pc, #188]	@ (8000704 <MX_GPIO_Init+0xec>)
 8000648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064a:	4a2e      	ldr	r2, [pc, #184]	@ (8000704 <MX_GPIO_Init+0xec>)
 800064c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000650:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000652:	4b2c      	ldr	r3, [pc, #176]	@ (8000704 <MX_GPIO_Init+0xec>)
 8000654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800065e:	4b29      	ldr	r3, [pc, #164]	@ (8000704 <MX_GPIO_Init+0xec>)
 8000660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000662:	4a28      	ldr	r2, [pc, #160]	@ (8000704 <MX_GPIO_Init+0xec>)
 8000664:	f043 0301 	orr.w	r3, r3, #1
 8000668:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800066a:	4b26      	ldr	r3, [pc, #152]	@ (8000704 <MX_GPIO_Init+0xec>)
 800066c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800066e:	f003 0301 	and.w	r3, r3, #1
 8000672:	60bb      	str	r3, [r7, #8]
 8000674:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000676:	4b23      	ldr	r3, [pc, #140]	@ (8000704 <MX_GPIO_Init+0xec>)
 8000678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067a:	4a22      	ldr	r2, [pc, #136]	@ (8000704 <MX_GPIO_Init+0xec>)
 800067c:	f043 0302 	orr.w	r3, r3, #2
 8000680:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000682:	4b20      	ldr	r3, [pc, #128]	@ (8000704 <MX_GPIO_Init+0xec>)
 8000684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000686:	f003 0302 	and.w	r3, r3, #2
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|LD2_Pin, GPIO_PIN_RESET);
 800068e:	2200      	movs	r2, #0
 8000690:	2121      	movs	r1, #33	@ 0x21
 8000692:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000696:	f001 f985 	bl	80019a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_RESET);
 800069a:	2200      	movs	r2, #0
 800069c:	2180      	movs	r1, #128	@ 0x80
 800069e:	481a      	ldr	r0, [pc, #104]	@ (8000708 <MX_GPIO_Init+0xf0>)
 80006a0:	f001 f980 	bl	80019a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006aa:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80006ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b0:	2300      	movs	r3, #0
 80006b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006b4:	f107 0314 	add.w	r3, r7, #20
 80006b8:	4619      	mov	r1, r3
 80006ba:	4814      	ldr	r0, [pc, #80]	@ (800070c <MX_GPIO_Init+0xf4>)
 80006bc:	f000 ffc8 	bl	8001650 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD2_Pin;
 80006c0:	2321      	movs	r3, #33	@ 0x21
 80006c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c4:	2301      	movs	r3, #1
 80006c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c8:	2300      	movs	r3, #0
 80006ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006cc:	2300      	movs	r3, #0
 80006ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006d0:	f107 0314 	add.w	r3, r7, #20
 80006d4:	4619      	mov	r1, r3
 80006d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006da:	f000 ffb9 	bl	8001650 <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_nCS_Pin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 80006de:	2380      	movs	r3, #128	@ 0x80
 80006e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006e2:	2301      	movs	r3, #1
 80006e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e6:	2300      	movs	r3, #0
 80006e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ea:	2300      	movs	r3, #0
 80006ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 80006ee:	f107 0314 	add.w	r3, r7, #20
 80006f2:	4619      	mov	r1, r3
 80006f4:	4804      	ldr	r0, [pc, #16]	@ (8000708 <MX_GPIO_Init+0xf0>)
 80006f6:	f000 ffab 	bl	8001650 <HAL_GPIO_Init>

}
 80006fa:	bf00      	nop
 80006fc:	3728      	adds	r7, #40	@ 0x28
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	40021000 	.word	0x40021000
 8000708:	48000400 	.word	0x48000400
 800070c:	48000800 	.word	0x48000800

08000710 <MCP23S17_Init>:

// ===================================================================
// Fonctions
// ===================================================================

void MCP23S17_Init(void) {
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
    // CS high
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 8000714:	4b19      	ldr	r3, [pc, #100]	@ (800077c <MCP23S17_Init+0x6c>)
 8000716:	685b      	ldr	r3, [r3, #4]
 8000718:	4a18      	ldr	r2, [pc, #96]	@ (800077c <MCP23S17_Init+0x6c>)
 800071a:	8911      	ldrh	r1, [r2, #8]
 800071c:	2201      	movs	r2, #1
 800071e:	4618      	mov	r0, r3
 8000720:	f001 f940 	bl	80019a4 <HAL_GPIO_WritePin>

    // Reset pulse
    HAL_GPIO_WritePin(hmcp23s17.reset_port, hmcp23s17.reset_pin, GPIO_PIN_RESET);
 8000724:	4b15      	ldr	r3, [pc, #84]	@ (800077c <MCP23S17_Init+0x6c>)
 8000726:	68db      	ldr	r3, [r3, #12]
 8000728:	4a14      	ldr	r2, [pc, #80]	@ (800077c <MCP23S17_Init+0x6c>)
 800072a:	8a11      	ldrh	r1, [r2, #16]
 800072c:	2200      	movs	r2, #0
 800072e:	4618      	mov	r0, r3
 8000730:	f001 f938 	bl	80019a4 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000734:	2001      	movs	r0, #1
 8000736:	f000 fdd7 	bl	80012e8 <HAL_Delay>
    HAL_GPIO_WritePin(hmcp23s17.reset_port, hmcp23s17.reset_pin, GPIO_PIN_SET);
 800073a:	4b10      	ldr	r3, [pc, #64]	@ (800077c <MCP23S17_Init+0x6c>)
 800073c:	68db      	ldr	r3, [r3, #12]
 800073e:	4a0f      	ldr	r2, [pc, #60]	@ (800077c <MCP23S17_Init+0x6c>)
 8000740:	8a11      	ldrh	r1, [r2, #16]
 8000742:	2201      	movs	r2, #1
 8000744:	4618      	mov	r0, r3
 8000746:	f001 f92d 	bl	80019a4 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800074a:	2001      	movs	r0, #1
 800074c:	f000 fdcc 	bl	80012e8 <HAL_Delay>

    // Config IOCON : BANK=0, SEQOP=0
    MCP23S17_WriteRegister(MCP23S17_IOCON, 0x20);
 8000750:	2120      	movs	r1, #32
 8000752:	200a      	movs	r0, #10
 8000754:	f000 f814 	bl	8000780 <MCP23S17_WriteRegister>

    // Tous les pins en sortie (0 = output)
    MCP23S17_WriteRegister(MCP23S17_IODIRA, 0x00);
 8000758:	2100      	movs	r1, #0
 800075a:	2000      	movs	r0, #0
 800075c:	f000 f810 	bl	8000780 <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_IODIRB, 0x00);
 8000760:	2100      	movs	r1, #0
 8000762:	2001      	movs	r0, #1
 8000764:	f000 f80c 	bl	8000780 <MCP23S17_WriteRegister>

    // Éteindre toutes les LEDs au démarrage
    MCP23S17_WriteRegister(MCP23S17_GPIOA, 0x00);
 8000768:	2100      	movs	r1, #0
 800076a:	2012      	movs	r0, #18
 800076c:	f000 f808 	bl	8000780 <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x00);
 8000770:	2100      	movs	r1, #0
 8000772:	2013      	movs	r0, #19
 8000774:	f000 f804 	bl	8000780 <MCP23S17_WriteRegister>
}
 8000778:	bf00      	nop
 800077a:	bd80      	pop	{r7, pc}
 800077c:	20000000 	.word	0x20000000

08000780 <MCP23S17_WriteRegister>:

void MCP23S17_WriteRegister(uint8_t reg, uint8_t value) {
 8000780:	b580      	push	{r7, lr}
 8000782:	b084      	sub	sp, #16
 8000784:	af00      	add	r7, sp, #0
 8000786:	4603      	mov	r3, r0
 8000788:	460a      	mov	r2, r1
 800078a:	71fb      	strb	r3, [r7, #7]
 800078c:	4613      	mov	r3, r2
 800078e:	71bb      	strb	r3, [r7, #6]
    uint8_t txData[3] = {
        (uint8_t)(0x40 | (hmcp23s17.address << 1)),  // Write opcode
 8000790:	4b15      	ldr	r3, [pc, #84]	@ (80007e8 <MCP23S17_WriteRegister+0x68>)
 8000792:	7c9b      	ldrb	r3, [r3, #18]
 8000794:	b25b      	sxtb	r3, r3
 8000796:	005b      	lsls	r3, r3, #1
 8000798:	b25b      	sxtb	r3, r3
 800079a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800079e:	b25b      	sxtb	r3, r3
 80007a0:	b2db      	uxtb	r3, r3
    uint8_t txData[3] = {
 80007a2:	733b      	strb	r3, [r7, #12]
 80007a4:	79fb      	ldrb	r3, [r7, #7]
 80007a6:	737b      	strb	r3, [r7, #13]
 80007a8:	79bb      	ldrb	r3, [r7, #6]
 80007aa:	73bb      	strb	r3, [r7, #14]
        reg,
        value
    };

    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_RESET);
 80007ac:	4b0e      	ldr	r3, [pc, #56]	@ (80007e8 <MCP23S17_WriteRegister+0x68>)
 80007ae:	685b      	ldr	r3, [r3, #4]
 80007b0:	4a0d      	ldr	r2, [pc, #52]	@ (80007e8 <MCP23S17_WriteRegister+0x68>)
 80007b2:	8911      	ldrh	r1, [r2, #8]
 80007b4:	2200      	movs	r2, #0
 80007b6:	4618      	mov	r0, r3
 80007b8:	f001 f8f4 	bl	80019a4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(hmcp23s17.hspi, txData, 3, HAL_MAX_DELAY);
 80007bc:	4b0a      	ldr	r3, [pc, #40]	@ (80007e8 <MCP23S17_WriteRegister+0x68>)
 80007be:	6818      	ldr	r0, [r3, #0]
 80007c0:	f107 010c 	add.w	r1, r7, #12
 80007c4:	f04f 33ff 	mov.w	r3, #4294967295
 80007c8:	2203      	movs	r2, #3
 80007ca:	f002 fcc6 	bl	800315a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 80007ce:	4b06      	ldr	r3, [pc, #24]	@ (80007e8 <MCP23S17_WriteRegister+0x68>)
 80007d0:	685b      	ldr	r3, [r3, #4]
 80007d2:	4a05      	ldr	r2, [pc, #20]	@ (80007e8 <MCP23S17_WriteRegister+0x68>)
 80007d4:	8911      	ldrh	r1, [r2, #8]
 80007d6:	2201      	movs	r2, #1
 80007d8:	4618      	mov	r0, r3
 80007da:	f001 f8e3 	bl	80019a4 <HAL_GPIO_WritePin>
}
 80007de:	bf00      	nop
 80007e0:	3710      	adds	r7, #16
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	20000000 	.word	0x20000000

080007ec <MCP23S17_ReadRegister>:

uint8_t MCP23S17_ReadRegister(uint8_t reg) {
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b086      	sub	sp, #24
 80007f0:	af02      	add	r7, sp, #8
 80007f2:	4603      	mov	r3, r0
 80007f4:	71fb      	strb	r3, [r7, #7]
    uint8_t txData[3] = {
        (uint8_t)(0x41 | (hmcp23s17.address << 1)),  // Read opcode
 80007f6:	4b1b      	ldr	r3, [pc, #108]	@ (8000864 <MCP23S17_ReadRegister+0x78>)
 80007f8:	7c9b      	ldrb	r3, [r3, #18]
 80007fa:	b25b      	sxtb	r3, r3
 80007fc:	005b      	lsls	r3, r3, #1
 80007fe:	b25b      	sxtb	r3, r3
 8000800:	f043 0341 	orr.w	r3, r3, #65	@ 0x41
 8000804:	b25b      	sxtb	r3, r3
 8000806:	b2db      	uxtb	r3, r3
    uint8_t txData[3] = {
 8000808:	733b      	strb	r3, [r7, #12]
 800080a:	79fb      	ldrb	r3, [r7, #7]
 800080c:	737b      	strb	r3, [r7, #13]
 800080e:	2300      	movs	r3, #0
 8000810:	73bb      	strb	r3, [r7, #14]
        reg,
        0x00
    };
    uint8_t rxData[3] = {0};
 8000812:	f107 0308 	add.w	r3, r7, #8
 8000816:	2100      	movs	r1, #0
 8000818:	460a      	mov	r2, r1
 800081a:	801a      	strh	r2, [r3, #0]
 800081c:	460a      	mov	r2, r1
 800081e:	709a      	strb	r2, [r3, #2]

    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_RESET);
 8000820:	4b10      	ldr	r3, [pc, #64]	@ (8000864 <MCP23S17_ReadRegister+0x78>)
 8000822:	685b      	ldr	r3, [r3, #4]
 8000824:	4a0f      	ldr	r2, [pc, #60]	@ (8000864 <MCP23S17_ReadRegister+0x78>)
 8000826:	8911      	ldrh	r1, [r2, #8]
 8000828:	2200      	movs	r2, #0
 800082a:	4618      	mov	r0, r3
 800082c:	f001 f8ba 	bl	80019a4 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(hmcp23s17.hspi, txData, rxData, 3, HAL_MAX_DELAY);
 8000830:	4b0c      	ldr	r3, [pc, #48]	@ (8000864 <MCP23S17_ReadRegister+0x78>)
 8000832:	6818      	ldr	r0, [r3, #0]
 8000834:	f107 0208 	add.w	r2, r7, #8
 8000838:	f107 010c 	add.w	r1, r7, #12
 800083c:	f04f 33ff 	mov.w	r3, #4294967295
 8000840:	9300      	str	r3, [sp, #0]
 8000842:	2303      	movs	r3, #3
 8000844:	f002 fdff 	bl	8003446 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 8000848:	4b06      	ldr	r3, [pc, #24]	@ (8000864 <MCP23S17_ReadRegister+0x78>)
 800084a:	685b      	ldr	r3, [r3, #4]
 800084c:	4a05      	ldr	r2, [pc, #20]	@ (8000864 <MCP23S17_ReadRegister+0x78>)
 800084e:	8911      	ldrh	r1, [r2, #8]
 8000850:	2201      	movs	r2, #1
 8000852:	4618      	mov	r0, r3
 8000854:	f001 f8a6 	bl	80019a4 <HAL_GPIO_WritePin>

    return rxData[2];
 8000858:	7abb      	ldrb	r3, [r7, #10]
}
 800085a:	4618      	mov	r0, r3
 800085c:	3710      	adds	r7, #16
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	20000000 	.word	0x20000000

08000868 <MCP23S17_SetAllPinsHigh>:

// Allume TOUTES les LEDs
void MCP23S17_SetAllPinsHigh(void) {
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
    MCP23S17_WriteRegister(MCP23S17_GPIOA, 0xFF);
 800086c:	21ff      	movs	r1, #255	@ 0xff
 800086e:	2012      	movs	r0, #18
 8000870:	f7ff ff86 	bl	8000780 <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0xFF);
 8000874:	21ff      	movs	r1, #255	@ 0xff
 8000876:	2013      	movs	r0, #19
 8000878:	f7ff ff82 	bl	8000780 <MCP23S17_WriteRegister>
}
 800087c:	bf00      	nop
 800087e:	bd80      	pop	{r7, pc}

08000880 <Select_LED>:
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x00);
}

// Allume une LED spécifique (0 à 15)
void Select_LED(char port, uint8_t led,uint8_t state)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b084      	sub	sp, #16
 8000884:	af00      	add	r7, sp, #0
 8000886:	4603      	mov	r3, r0
 8000888:	71fb      	strb	r3, [r7, #7]
 800088a:	460b      	mov	r3, r1
 800088c:	71bb      	strb	r3, [r7, #6]
 800088e:	4613      	mov	r3, r2
 8000890:	717b      	strb	r3, [r7, #5]
    if (led > 7) return;
 8000892:	79bb      	ldrb	r3, [r7, #6]
 8000894:	2b07      	cmp	r3, #7
 8000896:	d836      	bhi.n	8000906 <Select_LED+0x86>

    uint8_t reg = (port == 'A' || port == 'a') ? MCP23S17_GPIOA : MCP23S17_GPIOB;
 8000898:	79fb      	ldrb	r3, [r7, #7]
 800089a:	2b41      	cmp	r3, #65	@ 0x41
 800089c:	d002      	beq.n	80008a4 <Select_LED+0x24>
 800089e:	79fb      	ldrb	r3, [r7, #7]
 80008a0:	2b61      	cmp	r3, #97	@ 0x61
 80008a2:	d101      	bne.n	80008a8 <Select_LED+0x28>
 80008a4:	2312      	movs	r3, #18
 80008a6:	e000      	b.n	80008aa <Select_LED+0x2a>
 80008a8:	2313      	movs	r3, #19
 80008aa:	73bb      	strb	r3, [r7, #14]
    uint8_t current = MCP23S17_ReadRegister(reg);
 80008ac:	7bbb      	ldrb	r3, [r7, #14]
 80008ae:	4618      	mov	r0, r3
 80008b0:	f7ff ff9c 	bl	80007ec <MCP23S17_ReadRegister>
 80008b4:	4603      	mov	r3, r0
 80008b6:	73fb      	strb	r3, [r7, #15]
    // On part du principe que tout est allumé (0xFF)
    // On force un seul bit à 0 → éteint la LED
    if (state == 1)
 80008b8:	797b      	ldrb	r3, [r7, #5]
 80008ba:	2b01      	cmp	r3, #1
 80008bc:	d10d      	bne.n	80008da <Select_LED+0x5a>
    {
        uint8_t pattern = 0xFF;           // 11111111
 80008be:	23ff      	movs	r3, #255	@ 0xff
 80008c0:	737b      	strb	r3, [r7, #13]
        current &= ~(1 << led);           // Met le bit `led` à 0
 80008c2:	79bb      	ldrb	r3, [r7, #6]
 80008c4:	2201      	movs	r2, #1
 80008c6:	fa02 f303 	lsl.w	r3, r2, r3
 80008ca:	b25b      	sxtb	r3, r3
 80008cc:	43db      	mvns	r3, r3
 80008ce:	b25a      	sxtb	r2, r3
 80008d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008d4:	4013      	ands	r3, r2
 80008d6:	b25b      	sxtb	r3, r3
 80008d8:	73fb      	strb	r3, [r7, #15]
    }

    if (state == 0)
 80008da:	797b      	ldrb	r3, [r7, #5]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d10b      	bne.n	80008f8 <Select_LED+0x78>
	{
		uint8_t pattern = 0xFF;           // 11111111
 80008e0:	23ff      	movs	r3, #255	@ 0xff
 80008e2:	733b      	strb	r3, [r7, #12]
		current |= (1 << led);           // Met le bit `led` à 0
 80008e4:	79bb      	ldrb	r3, [r7, #6]
 80008e6:	2201      	movs	r2, #1
 80008e8:	fa02 f303 	lsl.w	r3, r2, r3
 80008ec:	b25a      	sxtb	r2, r3
 80008ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008f2:	4313      	orrs	r3, r2
 80008f4:	b25b      	sxtb	r3, r3
 80008f6:	73fb      	strb	r3, [r7, #15]
	}


    MCP23S17_WriteRegister(reg, current);
 80008f8:	7bfa      	ldrb	r2, [r7, #15]
 80008fa:	7bbb      	ldrb	r3, [r7, #14]
 80008fc:	4611      	mov	r1, r2
 80008fe:	4618      	mov	r0, r3
 8000900:	f7ff ff3e 	bl	8000780 <MCP23S17_WriteRegister>
 8000904:	e000      	b.n	8000908 <Select_LED+0x88>
    if (led > 7) return;
 8000906:	bf00      	nop
}
 8000908:	3710      	adds	r7, #16
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
	...

08000910 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 8000918:	1d39      	adds	r1, r7, #4
 800091a:	f04f 33ff 	mov.w	r3, #4294967295
 800091e:	2201      	movs	r2, #1
 8000920:	4803      	ldr	r0, [pc, #12]	@ (8000930 <__io_putchar+0x20>)
 8000922:	f003 f961 	bl	8003be8 <HAL_UART_Transmit>
	return chr;
 8000926:	687b      	ldr	r3, [r7, #4]
}
 8000928:	4618      	mov	r0, r3
 800092a:	3708      	adds	r7, #8
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	20000414 	.word	0x20000414

08000934 <fonction>:

static int fonction(h_shell_t *shell, int argc, char **argv)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b088      	sub	sp, #32
 8000938:	af02      	add	r7, sp, #8
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	60b9      	str	r1, [r7, #8]
 800093e:	607a      	str	r2, [r7, #4]
	int size;
	size = snprintf(shell->print_buffer, BUFFER_SIZE, "Je suis une fonction bidon\r\n");
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	3308      	adds	r3, #8
 8000944:	4a22      	ldr	r2, [pc, #136]	@ (80009d0 <fonction+0x9c>)
 8000946:	2128      	movs	r1, #40	@ 0x28
 8000948:	4618      	mov	r0, r3
 800094a:	f007 f9f1 	bl	8007d30 <sniprintf>
 800094e:	6138      	str	r0, [r7, #16]
	shell_uart_write(shell->print_buffer, size);
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	3308      	adds	r3, #8
 8000954:	693a      	ldr	r2, [r7, #16]
 8000956:	b292      	uxth	r2, r2
 8000958:	4611      	mov	r1, r2
 800095a:	4618      	mov	r0, r3
 800095c:	f006 fd92 	bl	8007484 <shell_uart_write>
	size = snprintf(shell->print_buffer, BUFFER_SIZE, "argc=%d\r\n", argc);
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	f103 0008 	add.w	r0, r3, #8
 8000966:	68bb      	ldr	r3, [r7, #8]
 8000968:	4a1a      	ldr	r2, [pc, #104]	@ (80009d4 <fonction+0xa0>)
 800096a:	2128      	movs	r1, #40	@ 0x28
 800096c:	f007 f9e0 	bl	8007d30 <sniprintf>
 8000970:	6138      	str	r0, [r7, #16]
	shell_uart_write(shell->print_buffer, size);
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	3308      	adds	r3, #8
 8000976:	693a      	ldr	r2, [r7, #16]
 8000978:	b292      	uxth	r2, r2
 800097a:	4611      	mov	r1, r2
 800097c:	4618      	mov	r0, r3
 800097e:	f006 fd81 	bl	8007484 <shell_uart_write>
	for (int i = 0; i < argc; i++)
 8000982:	2300      	movs	r3, #0
 8000984:	617b      	str	r3, [r7, #20]
 8000986:	e019      	b.n	80009bc <fonction+0x88>
	{
		size = snprintf(shell->print_buffer, BUFFER_SIZE, "argv[%d]=%s\r\n", i, argv[i]);
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	f103 0008 	add.w	r0, r3, #8
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	009b      	lsls	r3, r3, #2
 8000992:	687a      	ldr	r2, [r7, #4]
 8000994:	4413      	add	r3, r2
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	9300      	str	r3, [sp, #0]
 800099a:	697b      	ldr	r3, [r7, #20]
 800099c:	4a0e      	ldr	r2, [pc, #56]	@ (80009d8 <fonction+0xa4>)
 800099e:	2128      	movs	r1, #40	@ 0x28
 80009a0:	f007 f9c6 	bl	8007d30 <sniprintf>
 80009a4:	6138      	str	r0, [r7, #16]
		shell_uart_write(shell->print_buffer, size);
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	3308      	adds	r3, #8
 80009aa:	693a      	ldr	r2, [r7, #16]
 80009ac:	b292      	uxth	r2, r2
 80009ae:	4611      	mov	r1, r2
 80009b0:	4618      	mov	r0, r3
 80009b2:	f006 fd67 	bl	8007484 <shell_uart_write>
	for (int i = 0; i < argc; i++)
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	3301      	adds	r3, #1
 80009ba:	617b      	str	r3, [r7, #20]
 80009bc:	697a      	ldr	r2, [r7, #20]
 80009be:	68bb      	ldr	r3, [r7, #8]
 80009c0:	429a      	cmp	r2, r3
 80009c2:	dbe1      	blt.n	8000988 <fonction+0x54>
	}
	return 0;
 80009c4:	2300      	movs	r3, #0
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	3718      	adds	r7, #24
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	08008ad8 	.word	0x08008ad8
 80009d4:	08008af8 	.word	0x08008af8
 80009d8:	08008b04 	.word	0x08008b04

080009dc <addition>:

static int addition(h_shell_t *shell, int argc, char **argv)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b088      	sub	sp, #32
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	60f8      	str	r0, [r7, #12]
 80009e4:	60b9      	str	r1, [r7, #8]
 80009e6:	607a      	str	r2, [r7, #4]
	int sum = 0;
 80009e8:	2300      	movs	r3, #0
 80009ea:	61fb      	str	r3, [r7, #28]
	for (int i = 1; i < argc; i++)
 80009ec:	2301      	movs	r3, #1
 80009ee:	61bb      	str	r3, [r7, #24]
 80009f0:	e00e      	b.n	8000a10 <addition+0x34>
	{
		sum += atoi(argv[i]); // atoi conversion chaine de caractère en entier
 80009f2:	69bb      	ldr	r3, [r7, #24]
 80009f4:	009b      	lsls	r3, r3, #2
 80009f6:	687a      	ldr	r2, [r7, #4]
 80009f8:	4413      	add	r3, r2
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4618      	mov	r0, r3
 80009fe:	f006 ff39 	bl	8007874 <atoi>
 8000a02:	4602      	mov	r2, r0
 8000a04:	69fb      	ldr	r3, [r7, #28]
 8000a06:	4413      	add	r3, r2
 8000a08:	61fb      	str	r3, [r7, #28]
	for (int i = 1; i < argc; i++)
 8000a0a:	69bb      	ldr	r3, [r7, #24]
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	61bb      	str	r3, [r7, #24]
 8000a10:	69ba      	ldr	r2, [r7, #24]
 8000a12:	68bb      	ldr	r3, [r7, #8]
 8000a14:	429a      	cmp	r2, r3
 8000a16:	dbec      	blt.n	80009f2 <addition+0x16>
	}
	int size = snprintf(shell->print_buffer, BUFFER_SIZE, "sum=%d\r\n", sum);
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	f103 0008 	add.w	r0, r3, #8
 8000a1e:	69fb      	ldr	r3, [r7, #28]
 8000a20:	4a08      	ldr	r2, [pc, #32]	@ (8000a44 <addition+0x68>)
 8000a22:	2128      	movs	r1, #40	@ 0x28
 8000a24:	f007 f984 	bl	8007d30 <sniprintf>
 8000a28:	6178      	str	r0, [r7, #20]
	shell_uart_write(shell->print_buffer, size);
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	3308      	adds	r3, #8
 8000a2e:	697a      	ldr	r2, [r7, #20]
 8000a30:	b292      	uxth	r2, r2
 8000a32:	4611      	mov	r1, r2
 8000a34:	4618      	mov	r0, r3
 8000a36:	f006 fd25 	bl	8007484 <shell_uart_write>
	return 0;
 8000a3a:	2300      	movs	r3, #0
}
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	3720      	adds	r7, #32
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	08008b14 	.word	0x08008b14

08000a48 <task_shell>:

void task_shell(void *unused)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
	static h_shell_t shell_instance; // Instance statique de la structure

	shell_init(&shell_instance);
 8000a50:	480f      	ldr	r0, [pc, #60]	@ (8000a90 <task_shell+0x48>)
 8000a52:	f006 fd8d 	bl	8007570 <shell_init>
	shell_add(&shell_instance, 'f', fonction, "Une fonction inutile");
 8000a56:	4b0f      	ldr	r3, [pc, #60]	@ (8000a94 <task_shell+0x4c>)
 8000a58:	4a0f      	ldr	r2, [pc, #60]	@ (8000a98 <task_shell+0x50>)
 8000a5a:	2166      	movs	r1, #102	@ 0x66
 8000a5c:	480c      	ldr	r0, [pc, #48]	@ (8000a90 <task_shell+0x48>)
 8000a5e:	f006 fdd9 	bl	8007614 <shell_add>
	shell_add(&shell_instance, 'a', addition, "Ma super addition");
 8000a62:	4b0e      	ldr	r3, [pc, #56]	@ (8000a9c <task_shell+0x54>)
 8000a64:	4a0e      	ldr	r2, [pc, #56]	@ (8000aa0 <task_shell+0x58>)
 8000a66:	2161      	movs	r1, #97	@ 0x61
 8000a68:	4809      	ldr	r0, [pc, #36]	@ (8000a90 <task_shell+0x48>)
 8000a6a:	f006 fdd3 	bl	8007614 <shell_add>
	shell_add(&shell_instance, 'l', led_control, "LED control: l <id> <0|1>");
 8000a6e:	4b0d      	ldr	r3, [pc, #52]	@ (8000aa4 <task_shell+0x5c>)
 8000a70:	4a0d      	ldr	r2, [pc, #52]	@ (8000aa8 <task_shell+0x60>)
 8000a72:	216c      	movs	r1, #108	@ 0x6c
 8000a74:	4806      	ldr	r0, [pc, #24]	@ (8000a90 <task_shell+0x48>)
 8000a76:	f006 fdcd 	bl	8007614 <shell_add>


	shell_run(&shell_instance); // Contient une boucle infinie
 8000a7a:	4805      	ldr	r0, [pc, #20]	@ (8000a90 <task_shell+0x48>)
 8000a7c:	f006 fe78 	bl	8007770 <shell_run>

	// Ne sera jamais atteint, mais pour la forme
	vTaskDelete(NULL);
 8000a80:	2000      	movs	r0, #0
 8000a82:	f005 fa15 	bl	8005eb0 <vTaskDelete>
}
 8000a86:	bf00      	nop
 8000a88:	3708      	adds	r7, #8
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	2000034c 	.word	0x2000034c
 8000a94:	08008b20 	.word	0x08008b20
 8000a98:	08000935 	.word	0x08000935
 8000a9c:	08008b38 	.word	0x08008b38
 8000aa0:	080009dd 	.word	0x080009dd
 8000aa4:	08008b4c 	.word	0x08008b4c
 8000aa8:	08000acd 	.word	0x08000acd

08000aac <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
	if (huart == &huart2)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	4a04      	ldr	r2, [pc, #16]	@ (8000ac8 <HAL_UART_RxCpltCallback+0x1c>)
 8000ab8:	4293      	cmp	r3, r2
 8000aba:	d101      	bne.n	8000ac0 <HAL_UART_RxCpltCallback+0x14>
	{
		shell_uart_rx_callback();
 8000abc:	f006 fd34 	bl	8007528 <shell_uart_rx_callback>
	}
}
 8000ac0:	bf00      	nop
 8000ac2:	3708      	adds	r7, #8
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	20000414 	.word	0x20000414

08000acc <led_control>:

static int led_control(h_shell_t *shell, int argc, char **argv)
{
 8000acc:	b590      	push	{r4, r7, lr}
 8000ace:	b089      	sub	sp, #36	@ 0x24
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	60f8      	str	r0, [r7, #12]
 8000ad4:	60b9      	str	r1, [r7, #8]
 8000ad6:	607a      	str	r2, [r7, #4]
	int numero;
	int size;
	numero = atoi(argv[1]);
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	3304      	adds	r3, #4
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f006 fec8 	bl	8007874 <atoi>
 8000ae4:	61b8      	str	r0, [r7, #24]
	if (argc==3)
 8000ae6:	68bb      	ldr	r3, [r7, #8]
 8000ae8:	2b03      	cmp	r3, #3
 8000aea:	d12e      	bne.n	8000b4a <led_control+0x7e>
	{
		if (numero > 8)
 8000aec:	69bb      	ldr	r3, [r7, #24]
 8000aee:	2b08      	cmp	r3, #8
 8000af0:	dd0f      	ble.n	8000b12 <led_control+0x46>
		{
			Select_LED('B', 16-numero,atoi(argv[2]));
 8000af2:	69bb      	ldr	r3, [r7, #24]
 8000af4:	f1c3 0410 	rsb	r4, r3, #16
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	3308      	adds	r3, #8
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4618      	mov	r0, r3
 8000b00:	f006 feb8 	bl	8007874 <atoi>
 8000b04:	4603      	mov	r3, r0
 8000b06:	461a      	mov	r2, r3
 8000b08:	4621      	mov	r1, r4
 8000b0a:	2042      	movs	r0, #66	@ 0x42
 8000b0c:	f7ff feb8 	bl	8000880 <Select_LED>
 8000b10:	e012      	b.n	8000b38 <led_control+0x6c>
		}
		else
		{
			int state = atoi(argv[2]);
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	3308      	adds	r3, #8
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f006 feab 	bl	8007874 <atoi>
 8000b1e:	6178      	str	r0, [r7, #20]
			Select_LED('A', numero,atoi(argv[2]));
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	3308      	adds	r3, #8
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4618      	mov	r0, r3
 8000b28:	f006 fea4 	bl	8007874 <atoi>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	461a      	mov	r2, r3
 8000b30:	69b9      	ldr	r1, [r7, #24]
 8000b32:	2041      	movs	r0, #65	@ 0x41
 8000b34:	f7ff fea4 	bl	8000880 <Select_LED>
		}
		size = snprintf(shell->print_buffer,BUFFER_SIZE,"c'est fait chef");
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	3308      	adds	r3, #8
 8000b3c:	4a24      	ldr	r2, [pc, #144]	@ (8000bd0 <led_control+0x104>)
 8000b3e:	2128      	movs	r1, #40	@ 0x28
 8000b40:	4618      	mov	r0, r3
 8000b42:	f007 f8f5 	bl	8007d30 <sniprintf>
 8000b46:	61f8      	str	r0, [r7, #28]
 8000b48:	e037      	b.n	8000bba <led_control+0xee>
	}
	else if (argc==4)
 8000b4a:	68bb      	ldr	r3, [r7, #8]
 8000b4c:	2b04      	cmp	r3, #4
 8000b4e:	d12c      	bne.n	8000baa <led_control+0xde>
	{
		numero = atoi(argv[1]) * 10 + atoi(argv[2]);
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	3304      	adds	r3, #4
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4618      	mov	r0, r3
 8000b58:	f006 fe8c 	bl	8007874 <atoi>
 8000b5c:	4602      	mov	r2, r0
 8000b5e:	4613      	mov	r3, r2
 8000b60:	009b      	lsls	r3, r3, #2
 8000b62:	4413      	add	r3, r2
 8000b64:	005b      	lsls	r3, r3, #1
 8000b66:	461c      	mov	r4, r3
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	3308      	adds	r3, #8
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f006 fe80 	bl	8007874 <atoi>
 8000b74:	4603      	mov	r3, r0
 8000b76:	4423      	add	r3, r4
 8000b78:	61bb      	str	r3, [r7, #24]
		Select_LED('B', 16-numero,atoi(argv[3]));
 8000b7a:	69bb      	ldr	r3, [r7, #24]
 8000b7c:	f1c3 0410 	rsb	r4, r3, #16
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	330c      	adds	r3, #12
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	4618      	mov	r0, r3
 8000b88:	f006 fe74 	bl	8007874 <atoi>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	461a      	mov	r2, r3
 8000b90:	4621      	mov	r1, r4
 8000b92:	2042      	movs	r0, #66	@ 0x42
 8000b94:	f7ff fe74 	bl	8000880 <Select_LED>
		size = snprintf(shell->print_buffer,BUFFER_SIZE,"c'est fait chef");
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	3308      	adds	r3, #8
 8000b9c:	4a0c      	ldr	r2, [pc, #48]	@ (8000bd0 <led_control+0x104>)
 8000b9e:	2128      	movs	r1, #40	@ 0x28
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f007 f8c5 	bl	8007d30 <sniprintf>
 8000ba6:	61f8      	str	r0, [r7, #28]
 8000ba8:	e007      	b.n	8000bba <led_control+0xee>
	}
	else
	{
		size = snprintf(shell->print_buffer,BUFFER_SIZE,"Il y a pas assez de led");
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	3308      	adds	r3, #8
 8000bae:	4a09      	ldr	r2, [pc, #36]	@ (8000bd4 <led_control+0x108>)
 8000bb0:	2128      	movs	r1, #40	@ 0x28
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f007 f8bc 	bl	8007d30 <sniprintf>
 8000bb8:	61f8      	str	r0, [r7, #28]
	}
	drv_uart1_transmit(shell->print_buffer,size);
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	3308      	adds	r3, #8
 8000bbe:	69f9      	ldr	r1, [r7, #28]
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f006 fc39 	bl	8007438 <drv_uart1_transmit>
	return 0;
 8000bc6:	2300      	movs	r3, #0
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3724      	adds	r7, #36	@ 0x24
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd90      	pop	{r4, r7, pc}
 8000bd0:	08008b68 	.word	0x08008b68
 8000bd4:	08008b78 	.word	0x08008b78

08000bd8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000bde:	f000 fb07 	bl	80011f0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000be2:	f000 f83f 	bl	8000c64 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000be6:	f7ff fd17 	bl	8000618 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000bea:	f000 fa43 	bl	8001074 <MX_USART2_UART_Init>
	MX_SPI3_Init();
 8000bee:	f000 f891 	bl	8000d14 <MX_SPI3_Init>
	/* USER CODE BEGIN 2 */
	MCP23S17_Init();
 8000bf2:	f7ff fd8d 	bl	8000710 <MCP23S17_Init>
	MCP23S17_SetAllPinsHigh();
 8000bf6:	f7ff fe37 	bl	8000868 <MCP23S17_SetAllPinsHigh>
	printf("Bonjour Antonio y Louis\r\n");
 8000bfa:	4815      	ldr	r0, [pc, #84]	@ (8000c50 <main+0x78>)
 8000bfc:	f007 f890 	bl	8007d20 <puts>

	// Initialize LED with SPI3 handle

	// Création de la queue
	counterQueue = xQueueCreate(QUEUE_LENGTH, QUEUE_ITEM_SIZE);
 8000c00:	2200      	movs	r2, #0
 8000c02:	2104      	movs	r1, #4
 8000c04:	2005      	movs	r0, #5
 8000c06:	f004 fd29 	bl	800565c <xQueueGenericCreate>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	4a11      	ldr	r2, [pc, #68]	@ (8000c54 <main+0x7c>)
 8000c0e:	6013      	str	r3, [r2, #0]
	if (counterQueue == NULL) {
 8000c10:	4b10      	ldr	r3, [pc, #64]	@ (8000c54 <main+0x7c>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d101      	bne.n	8000c1c <main+0x44>
		Error_Handler();
 8000c18:	f000 f875 	bl	8000d06 <Error_Handler>
	}

	// Création de la tâche shell
	if (xTaskCreate(task_shell, "Shell", 512, NULL, 1, NULL) != pdPASS)
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	9301      	str	r3, [sp, #4]
 8000c20:	2301      	movs	r3, #1
 8000c22:	9300      	str	r3, [sp, #0]
 8000c24:	2300      	movs	r3, #0
 8000c26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c2a:	490b      	ldr	r1, [pc, #44]	@ (8000c58 <main+0x80>)
 8000c2c:	480b      	ldr	r0, [pc, #44]	@ (8000c5c <main+0x84>)
 8000c2e:	f004 ffef 	bl	8005c10 <xTaskCreate>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d004      	beq.n	8000c42 <main+0x6a>
	{
		printf("Error creating task Shell\r\n");
 8000c38:	4809      	ldr	r0, [pc, #36]	@ (8000c60 <main+0x88>)
 8000c3a:	f007 f871 	bl	8007d20 <puts>
		Error_Handler();
 8000c3e:	f000 f862 	bl	8000d06 <Error_Handler>
	}

	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 8000c42:	f7ff fcc5 	bl	80005d0 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 8000c46:	f004 fb83 	bl	8005350 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000c4a:	bf00      	nop
 8000c4c:	e7fd      	b.n	8000c4a <main+0x72>
 8000c4e:	bf00      	nop
 8000c50:	08008b90 	.word	0x08008b90
 8000c54:	20000348 	.word	0x20000348
 8000c58:	08008bac 	.word	0x08008bac
 8000c5c:	08000a49 	.word	0x08000a49
 8000c60:	08008bb4 	.word	0x08008bb4

08000c64 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b096      	sub	sp, #88	@ 0x58
 8000c68:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c6a:	f107 0314 	add.w	r3, r7, #20
 8000c6e:	2244      	movs	r2, #68	@ 0x44
 8000c70:	2100      	movs	r1, #0
 8000c72:	4618      	mov	r0, r3
 8000c74:	f007 f96a 	bl	8007f4c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c78:	463b      	mov	r3, r7
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]
 8000c7e:	605a      	str	r2, [r3, #4]
 8000c80:	609a      	str	r2, [r3, #8]
 8000c82:	60da      	str	r2, [r3, #12]
 8000c84:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c86:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000c8a:	f000 feb1 	bl	80019f0 <HAL_PWREx_ControlVoltageScaling>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d001      	beq.n	8000c98 <SystemClock_Config+0x34>
	{
		Error_Handler();
 8000c94:	f000 f837 	bl	8000d06 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ca0:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ca2:	2310      	movs	r3, #16
 8000ca4:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000caa:	2302      	movs	r3, #2
 8000cac:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 8000cb2:	230a      	movs	r3, #10
 8000cb4:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000cb6:	2307      	movs	r3, #7
 8000cb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000cba:	2302      	movs	r3, #2
 8000cbc:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000cbe:	2302      	movs	r3, #2
 8000cc0:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cc2:	f107 0314 	add.w	r3, r7, #20
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f000 fee8 	bl	8001a9c <HAL_RCC_OscConfig>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d001      	beq.n	8000cd6 <SystemClock_Config+0x72>
	{
		Error_Handler();
 8000cd2:	f000 f818 	bl	8000d06 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cd6:	230f      	movs	r3, #15
 8000cd8:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cda:	2303      	movs	r3, #3
 8000cdc:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000cea:	463b      	mov	r3, r7
 8000cec:	2104      	movs	r1, #4
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f001 fab0 	bl	8002254 <HAL_RCC_ClockConfig>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <SystemClock_Config+0x9a>
	{
		Error_Handler();
 8000cfa:	f000 f804 	bl	8000d06 <Error_Handler>
	}
}
 8000cfe:	bf00      	nop
 8000d00:	3758      	adds	r7, #88	@ 0x58
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}

08000d06 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000d06:	b480      	push	{r7}
 8000d08:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d0a:	b672      	cpsid	i
}
 8000d0c:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000d0e:	bf00      	nop
 8000d10:	e7fd      	b.n	8000d0e <Error_Handler+0x8>
	...

08000d14 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000d18:	4b1b      	ldr	r3, [pc, #108]	@ (8000d88 <MX_SPI3_Init+0x74>)
 8000d1a:	4a1c      	ldr	r2, [pc, #112]	@ (8000d8c <MX_SPI3_Init+0x78>)
 8000d1c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000d1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000d88 <MX_SPI3_Init+0x74>)
 8000d20:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000d24:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000d26:	4b18      	ldr	r3, [pc, #96]	@ (8000d88 <MX_SPI3_Init+0x74>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d2c:	4b16      	ldr	r3, [pc, #88]	@ (8000d88 <MX_SPI3_Init+0x74>)
 8000d2e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000d32:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d34:	4b14      	ldr	r3, [pc, #80]	@ (8000d88 <MX_SPI3_Init+0x74>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d3a:	4b13      	ldr	r3, [pc, #76]	@ (8000d88 <MX_SPI3_Init+0x74>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000d40:	4b11      	ldr	r3, [pc, #68]	@ (8000d88 <MX_SPI3_Init+0x74>)
 8000d42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d46:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000d48:	4b0f      	ldr	r3, [pc, #60]	@ (8000d88 <MX_SPI3_Init+0x74>)
 8000d4a:	2220      	movs	r2, #32
 8000d4c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d88 <MX_SPI3_Init+0x74>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d54:	4b0c      	ldr	r3, [pc, #48]	@ (8000d88 <MX_SPI3_Init+0x74>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d88 <MX_SPI3_Init+0x74>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000d60:	4b09      	ldr	r3, [pc, #36]	@ (8000d88 <MX_SPI3_Init+0x74>)
 8000d62:	2207      	movs	r2, #7
 8000d64:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d66:	4b08      	ldr	r3, [pc, #32]	@ (8000d88 <MX_SPI3_Init+0x74>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d6c:	4b06      	ldr	r3, [pc, #24]	@ (8000d88 <MX_SPI3_Init+0x74>)
 8000d6e:	2208      	movs	r2, #8
 8000d70:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000d72:	4805      	ldr	r0, [pc, #20]	@ (8000d88 <MX_SPI3_Init+0x74>)
 8000d74:	f002 f94e 	bl	8003014 <HAL_SPI_Init>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000d7e:	f7ff ffc2 	bl	8000d06 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000d82:	bf00      	nop
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	200003ac 	.word	0x200003ac
 8000d8c:	40003c00 	.word	0x40003c00

08000d90 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b08a      	sub	sp, #40	@ 0x28
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d98:	f107 0314 	add.w	r3, r7, #20
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	601a      	str	r2, [r3, #0]
 8000da0:	605a      	str	r2, [r3, #4]
 8000da2:	609a      	str	r2, [r3, #8]
 8000da4:	60da      	str	r2, [r3, #12]
 8000da6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a25      	ldr	r2, [pc, #148]	@ (8000e44 <HAL_SPI_MspInit+0xb4>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d144      	bne.n	8000e3c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000db2:	4b25      	ldr	r3, [pc, #148]	@ (8000e48 <HAL_SPI_MspInit+0xb8>)
 8000db4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000db6:	4a24      	ldr	r2, [pc, #144]	@ (8000e48 <HAL_SPI_MspInit+0xb8>)
 8000db8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000dbc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000dbe:	4b22      	ldr	r3, [pc, #136]	@ (8000e48 <HAL_SPI_MspInit+0xb8>)
 8000dc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dc2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000dc6:	613b      	str	r3, [r7, #16]
 8000dc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dca:	4b1f      	ldr	r3, [pc, #124]	@ (8000e48 <HAL_SPI_MspInit+0xb8>)
 8000dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dce:	4a1e      	ldr	r2, [pc, #120]	@ (8000e48 <HAL_SPI_MspInit+0xb8>)
 8000dd0:	f043 0304 	orr.w	r3, r3, #4
 8000dd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dd6:	4b1c      	ldr	r3, [pc, #112]	@ (8000e48 <HAL_SPI_MspInit+0xb8>)
 8000dd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dda:	f003 0304 	and.w	r3, r3, #4
 8000dde:	60fb      	str	r3, [r7, #12]
 8000de0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000de2:	4b19      	ldr	r3, [pc, #100]	@ (8000e48 <HAL_SPI_MspInit+0xb8>)
 8000de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000de6:	4a18      	ldr	r2, [pc, #96]	@ (8000e48 <HAL_SPI_MspInit+0xb8>)
 8000de8:	f043 0302 	orr.w	r3, r3, #2
 8000dec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dee:	4b16      	ldr	r3, [pc, #88]	@ (8000e48 <HAL_SPI_MspInit+0xb8>)
 8000df0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000df2:	f003 0302 	and.w	r3, r3, #2
 8000df6:	60bb      	str	r3, [r7, #8]
 8000df8:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000dfa:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000dfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e00:	2302      	movs	r3, #2
 8000e02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e04:	2300      	movs	r3, #0
 8000e06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e08:	2303      	movs	r3, #3
 8000e0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000e0c:	2306      	movs	r3, #6
 8000e0e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e10:	f107 0314 	add.w	r3, r7, #20
 8000e14:	4619      	mov	r1, r3
 8000e16:	480d      	ldr	r0, [pc, #52]	@ (8000e4c <HAL_SPI_MspInit+0xbc>)
 8000e18:	f000 fc1a 	bl	8001650 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000e1c:	2320      	movs	r3, #32
 8000e1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e20:	2302      	movs	r3, #2
 8000e22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e24:	2300      	movs	r3, #0
 8000e26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e28:	2303      	movs	r3, #3
 8000e2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000e2c:	2306      	movs	r3, #6
 8000e2e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e30:	f107 0314 	add.w	r3, r7, #20
 8000e34:	4619      	mov	r1, r3
 8000e36:	4806      	ldr	r0, [pc, #24]	@ (8000e50 <HAL_SPI_MspInit+0xc0>)
 8000e38:	f000 fc0a 	bl	8001650 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000e3c:	bf00      	nop
 8000e3e:	3728      	adds	r7, #40	@ 0x28
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	40003c00 	.word	0x40003c00
 8000e48:	40021000 	.word	0x40021000
 8000e4c:	48000800 	.word	0x48000800
 8000e50:	48000400 	.word	0x48000400

08000e54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e5a:	4b11      	ldr	r3, [pc, #68]	@ (8000ea0 <HAL_MspInit+0x4c>)
 8000e5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e5e:	4a10      	ldr	r2, [pc, #64]	@ (8000ea0 <HAL_MspInit+0x4c>)
 8000e60:	f043 0301 	orr.w	r3, r3, #1
 8000e64:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e66:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea0 <HAL_MspInit+0x4c>)
 8000e68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e6a:	f003 0301 	and.w	r3, r3, #1
 8000e6e:	607b      	str	r3, [r7, #4]
 8000e70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e72:	4b0b      	ldr	r3, [pc, #44]	@ (8000ea0 <HAL_MspInit+0x4c>)
 8000e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e76:	4a0a      	ldr	r2, [pc, #40]	@ (8000ea0 <HAL_MspInit+0x4c>)
 8000e78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e7e:	4b08      	ldr	r3, [pc, #32]	@ (8000ea0 <HAL_MspInit+0x4c>)
 8000e80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e86:	603b      	str	r3, [r7, #0]
 8000e88:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	210f      	movs	r1, #15
 8000e8e:	f06f 0001 	mvn.w	r0, #1
 8000e92:	f000 fb28 	bl	80014e6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e96:	bf00      	nop
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40021000 	.word	0x40021000

08000ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ea8:	bf00      	nop
 8000eaa:	e7fd      	b.n	8000ea8 <NMI_Handler+0x4>

08000eac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eb0:	bf00      	nop
 8000eb2:	e7fd      	b.n	8000eb0 <HardFault_Handler+0x4>

08000eb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000eb8:	bf00      	nop
 8000eba:	e7fd      	b.n	8000eb8 <MemManage_Handler+0x4>

08000ebc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ec0:	bf00      	nop
 8000ec2:	e7fd      	b.n	8000ec0 <BusFault_Handler+0x4>

08000ec4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ec8:	bf00      	nop
 8000eca:	e7fd      	b.n	8000ec8 <UsageFault_Handler+0x4>

08000ecc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ed0:	bf00      	nop
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr

08000eda <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eda:	b580      	push	{r7, lr}
 8000edc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ede:	f000 f9e3 	bl	80012a8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000ee2:	f005 fccb 	bl	800687c <xTaskGetSchedulerState>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b01      	cmp	r3, #1
 8000eea:	d001      	beq.n	8000ef0 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000eec:	f006 f824 	bl	8006f38 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ef0:	bf00      	nop
 8000ef2:	bd80      	pop	{r7, pc}

08000ef4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ef8:	4802      	ldr	r0, [pc, #8]	@ (8000f04 <USART2_IRQHandler+0x10>)
 8000efa:	f002 ff4b 	bl	8003d94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000efe:	bf00      	nop
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	20000414 	.word	0x20000414

08000f08 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b086      	sub	sp, #24
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	60f8      	str	r0, [r7, #12]
 8000f10:	60b9      	str	r1, [r7, #8]
 8000f12:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f14:	2300      	movs	r3, #0
 8000f16:	617b      	str	r3, [r7, #20]
 8000f18:	e00a      	b.n	8000f30 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f1a:	f3af 8000 	nop.w
 8000f1e:	4601      	mov	r1, r0
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	1c5a      	adds	r2, r3, #1
 8000f24:	60ba      	str	r2, [r7, #8]
 8000f26:	b2ca      	uxtb	r2, r1
 8000f28:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	617b      	str	r3, [r7, #20]
 8000f30:	697a      	ldr	r2, [r7, #20]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	429a      	cmp	r2, r3
 8000f36:	dbf0      	blt.n	8000f1a <_read+0x12>
  }

  return len;
 8000f38:	687b      	ldr	r3, [r7, #4]
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3718      	adds	r7, #24
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}

08000f42 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f42:	b580      	push	{r7, lr}
 8000f44:	b086      	sub	sp, #24
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	60f8      	str	r0, [r7, #12]
 8000f4a:	60b9      	str	r1, [r7, #8]
 8000f4c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f4e:	2300      	movs	r3, #0
 8000f50:	617b      	str	r3, [r7, #20]
 8000f52:	e009      	b.n	8000f68 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	1c5a      	adds	r2, r3, #1
 8000f58:	60ba      	str	r2, [r7, #8]
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f7ff fcd7 	bl	8000910 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	3301      	adds	r3, #1
 8000f66:	617b      	str	r3, [r7, #20]
 8000f68:	697a      	ldr	r2, [r7, #20]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	dbf1      	blt.n	8000f54 <_write+0x12>
  }
  return len;
 8000f70:	687b      	ldr	r3, [r7, #4]
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3718      	adds	r7, #24
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}

08000f7a <_close>:

int _close(int file)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	b083      	sub	sp, #12
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f82:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	370c      	adds	r7, #12
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr

08000f92 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f92:	b480      	push	{r7}
 8000f94:	b083      	sub	sp, #12
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	6078      	str	r0, [r7, #4]
 8000f9a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000fa2:	605a      	str	r2, [r3, #4]
  return 0;
 8000fa4:	2300      	movs	r3, #0
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	370c      	adds	r7, #12
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr

08000fb2 <_isatty>:

int _isatty(int file)
{
 8000fb2:	b480      	push	{r7}
 8000fb4:	b083      	sub	sp, #12
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fba:	2301      	movs	r3, #1
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr

08000fc8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b085      	sub	sp, #20
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	60f8      	str	r0, [r7, #12]
 8000fd0:	60b9      	str	r1, [r7, #8]
 8000fd2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000fd4:	2300      	movs	r3, #0
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3714      	adds	r7, #20
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
	...

08000fe4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fec:	4a14      	ldr	r2, [pc, #80]	@ (8001040 <_sbrk+0x5c>)
 8000fee:	4b15      	ldr	r3, [pc, #84]	@ (8001044 <_sbrk+0x60>)
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ff8:	4b13      	ldr	r3, [pc, #76]	@ (8001048 <_sbrk+0x64>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d102      	bne.n	8001006 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001000:	4b11      	ldr	r3, [pc, #68]	@ (8001048 <_sbrk+0x64>)
 8001002:	4a12      	ldr	r2, [pc, #72]	@ (800104c <_sbrk+0x68>)
 8001004:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001006:	4b10      	ldr	r3, [pc, #64]	@ (8001048 <_sbrk+0x64>)
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4413      	add	r3, r2
 800100e:	693a      	ldr	r2, [r7, #16]
 8001010:	429a      	cmp	r2, r3
 8001012:	d207      	bcs.n	8001024 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001014:	f007 f856 	bl	80080c4 <__errno>
 8001018:	4603      	mov	r3, r0
 800101a:	220c      	movs	r2, #12
 800101c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800101e:	f04f 33ff 	mov.w	r3, #4294967295
 8001022:	e009      	b.n	8001038 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001024:	4b08      	ldr	r3, [pc, #32]	@ (8001048 <_sbrk+0x64>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800102a:	4b07      	ldr	r3, [pc, #28]	@ (8001048 <_sbrk+0x64>)
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4413      	add	r3, r2
 8001032:	4a05      	ldr	r2, [pc, #20]	@ (8001048 <_sbrk+0x64>)
 8001034:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001036:	68fb      	ldr	r3, [r7, #12]
}
 8001038:	4618      	mov	r0, r3
 800103a:	3718      	adds	r7, #24
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	20018000 	.word	0x20018000
 8001044:	00000400 	.word	0x00000400
 8001048:	20000410 	.word	0x20000410
 800104c:	20001300 	.word	0x20001300

08001050 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001054:	4b06      	ldr	r3, [pc, #24]	@ (8001070 <SystemInit+0x20>)
 8001056:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800105a:	4a05      	ldr	r2, [pc, #20]	@ (8001070 <SystemInit+0x20>)
 800105c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001060:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001064:	bf00      	nop
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	e000ed00 	.word	0xe000ed00

08001074 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001078:	4b14      	ldr	r3, [pc, #80]	@ (80010cc <MX_USART2_UART_Init+0x58>)
 800107a:	4a15      	ldr	r2, [pc, #84]	@ (80010d0 <MX_USART2_UART_Init+0x5c>)
 800107c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800107e:	4b13      	ldr	r3, [pc, #76]	@ (80010cc <MX_USART2_UART_Init+0x58>)
 8001080:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001084:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001086:	4b11      	ldr	r3, [pc, #68]	@ (80010cc <MX_USART2_UART_Init+0x58>)
 8001088:	2200      	movs	r2, #0
 800108a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800108c:	4b0f      	ldr	r3, [pc, #60]	@ (80010cc <MX_USART2_UART_Init+0x58>)
 800108e:	2200      	movs	r2, #0
 8001090:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001092:	4b0e      	ldr	r3, [pc, #56]	@ (80010cc <MX_USART2_UART_Init+0x58>)
 8001094:	2200      	movs	r2, #0
 8001096:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001098:	4b0c      	ldr	r3, [pc, #48]	@ (80010cc <MX_USART2_UART_Init+0x58>)
 800109a:	220c      	movs	r2, #12
 800109c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800109e:	4b0b      	ldr	r3, [pc, #44]	@ (80010cc <MX_USART2_UART_Init+0x58>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a4:	4b09      	ldr	r3, [pc, #36]	@ (80010cc <MX_USART2_UART_Init+0x58>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010aa:	4b08      	ldr	r3, [pc, #32]	@ (80010cc <MX_USART2_UART_Init+0x58>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010b0:	4b06      	ldr	r3, [pc, #24]	@ (80010cc <MX_USART2_UART_Init+0x58>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010b6:	4805      	ldr	r0, [pc, #20]	@ (80010cc <MX_USART2_UART_Init+0x58>)
 80010b8:	f002 fd48 	bl	8003b4c <HAL_UART_Init>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80010c2:	f7ff fe20 	bl	8000d06 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010c6:	bf00      	nop
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000414 	.word	0x20000414
 80010d0:	40004400 	.word	0x40004400

080010d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b0ac      	sub	sp, #176	@ 0xb0
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010ec:	f107 0314 	add.w	r3, r7, #20
 80010f0:	2288      	movs	r2, #136	@ 0x88
 80010f2:	2100      	movs	r1, #0
 80010f4:	4618      	mov	r0, r3
 80010f6:	f006 ff29 	bl	8007f4c <memset>
  if(uartHandle->Instance==USART2)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4a25      	ldr	r2, [pc, #148]	@ (8001194 <HAL_UART_MspInit+0xc0>)
 8001100:	4293      	cmp	r3, r2
 8001102:	d143      	bne.n	800118c <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001104:	2302      	movs	r3, #2
 8001106:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001108:	2300      	movs	r3, #0
 800110a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800110c:	f107 0314 	add.w	r3, r7, #20
 8001110:	4618      	mov	r0, r3
 8001112:	f001 fac3 	bl	800269c <HAL_RCCEx_PeriphCLKConfig>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800111c:	f7ff fdf3 	bl	8000d06 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001120:	4b1d      	ldr	r3, [pc, #116]	@ (8001198 <HAL_UART_MspInit+0xc4>)
 8001122:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001124:	4a1c      	ldr	r2, [pc, #112]	@ (8001198 <HAL_UART_MspInit+0xc4>)
 8001126:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800112a:	6593      	str	r3, [r2, #88]	@ 0x58
 800112c:	4b1a      	ldr	r3, [pc, #104]	@ (8001198 <HAL_UART_MspInit+0xc4>)
 800112e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001130:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001134:	613b      	str	r3, [r7, #16]
 8001136:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001138:	4b17      	ldr	r3, [pc, #92]	@ (8001198 <HAL_UART_MspInit+0xc4>)
 800113a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113c:	4a16      	ldr	r2, [pc, #88]	@ (8001198 <HAL_UART_MspInit+0xc4>)
 800113e:	f043 0301 	orr.w	r3, r3, #1
 8001142:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001144:	4b14      	ldr	r3, [pc, #80]	@ (8001198 <HAL_UART_MspInit+0xc4>)
 8001146:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001148:	f003 0301 	and.w	r3, r3, #1
 800114c:	60fb      	str	r3, [r7, #12]
 800114e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001150:	230c      	movs	r3, #12
 8001152:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001156:	2302      	movs	r3, #2
 8001158:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115c:	2300      	movs	r3, #0
 800115e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001162:	2303      	movs	r3, #3
 8001164:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001168:	2307      	movs	r3, #7
 800116a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800116e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001172:	4619      	mov	r1, r3
 8001174:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001178:	f000 fa6a 	bl	8001650 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800117c:	2200      	movs	r2, #0
 800117e:	2105      	movs	r1, #5
 8001180:	2026      	movs	r0, #38	@ 0x26
 8001182:	f000 f9b0 	bl	80014e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001186:	2026      	movs	r0, #38	@ 0x26
 8001188:	f000 f9c9 	bl	800151e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800118c:	bf00      	nop
 800118e:	37b0      	adds	r7, #176	@ 0xb0
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40004400 	.word	0x40004400
 8001198:	40021000 	.word	0x40021000

0800119c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800119c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011d4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011a0:	f7ff ff56 	bl	8001050 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011a4:	480c      	ldr	r0, [pc, #48]	@ (80011d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80011a6:	490d      	ldr	r1, [pc, #52]	@ (80011dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80011a8:	4a0d      	ldr	r2, [pc, #52]	@ (80011e0 <LoopForever+0xe>)
  movs r3, #0
 80011aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011ac:	e002      	b.n	80011b4 <LoopCopyDataInit>

080011ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011b2:	3304      	adds	r3, #4

080011b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011b8:	d3f9      	bcc.n	80011ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011ba:	4a0a      	ldr	r2, [pc, #40]	@ (80011e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80011bc:	4c0a      	ldr	r4, [pc, #40]	@ (80011e8 <LoopForever+0x16>)
  movs r3, #0
 80011be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011c0:	e001      	b.n	80011c6 <LoopFillZerobss>

080011c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011c4:	3204      	adds	r2, #4

080011c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011c8:	d3fb      	bcc.n	80011c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011ca:	f006 ff81 	bl	80080d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80011ce:	f7ff fd03 	bl	8000bd8 <main>

080011d2 <LoopForever>:

LoopForever:
    b LoopForever
 80011d2:	e7fe      	b.n	80011d2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80011d4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80011d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011dc:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 80011e0:	08008dbc 	.word	0x08008dbc
  ldr r2, =_sbss
 80011e4:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80011e8:	200012fc 	.word	0x200012fc

080011ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80011ec:	e7fe      	b.n	80011ec <ADC1_2_IRQHandler>
	...

080011f0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80011f6:	2300      	movs	r3, #0
 80011f8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011fa:	4b0c      	ldr	r3, [pc, #48]	@ (800122c <HAL_Init+0x3c>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a0b      	ldr	r2, [pc, #44]	@ (800122c <HAL_Init+0x3c>)
 8001200:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001204:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001206:	2003      	movs	r0, #3
 8001208:	f000 f962 	bl	80014d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800120c:	200f      	movs	r0, #15
 800120e:	f000 f80f 	bl	8001230 <HAL_InitTick>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d002      	beq.n	800121e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001218:	2301      	movs	r3, #1
 800121a:	71fb      	strb	r3, [r7, #7]
 800121c:	e001      	b.n	8001222 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800121e:	f7ff fe19 	bl	8000e54 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001222:	79fb      	ldrb	r3, [r7, #7]
}
 8001224:	4618      	mov	r0, r3
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	40022000 	.word	0x40022000

08001230 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001238:	2300      	movs	r3, #0
 800123a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800123c:	4b17      	ldr	r3, [pc, #92]	@ (800129c <HAL_InitTick+0x6c>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d023      	beq.n	800128c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001244:	4b16      	ldr	r3, [pc, #88]	@ (80012a0 <HAL_InitTick+0x70>)
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	4b14      	ldr	r3, [pc, #80]	@ (800129c <HAL_InitTick+0x6c>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	4619      	mov	r1, r3
 800124e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001252:	fbb3 f3f1 	udiv	r3, r3, r1
 8001256:	fbb2 f3f3 	udiv	r3, r2, r3
 800125a:	4618      	mov	r0, r3
 800125c:	f000 f96d 	bl	800153a <HAL_SYSTICK_Config>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d10f      	bne.n	8001286 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2b0f      	cmp	r3, #15
 800126a:	d809      	bhi.n	8001280 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800126c:	2200      	movs	r2, #0
 800126e:	6879      	ldr	r1, [r7, #4]
 8001270:	f04f 30ff 	mov.w	r0, #4294967295
 8001274:	f000 f937 	bl	80014e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001278:	4a0a      	ldr	r2, [pc, #40]	@ (80012a4 <HAL_InitTick+0x74>)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6013      	str	r3, [r2, #0]
 800127e:	e007      	b.n	8001290 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001280:	2301      	movs	r3, #1
 8001282:	73fb      	strb	r3, [r7, #15]
 8001284:	e004      	b.n	8001290 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001286:	2301      	movs	r3, #1
 8001288:	73fb      	strb	r3, [r7, #15]
 800128a:	e001      	b.n	8001290 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800128c:	2301      	movs	r3, #1
 800128e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001290:	7bfb      	ldrb	r3, [r7, #15]
}
 8001292:	4618      	mov	r0, r3
 8001294:	3710      	adds	r7, #16
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	2000001c 	.word	0x2000001c
 80012a0:	20000014 	.word	0x20000014
 80012a4:	20000018 	.word	0x20000018

080012a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012ac:	4b06      	ldr	r3, [pc, #24]	@ (80012c8 <HAL_IncTick+0x20>)
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	461a      	mov	r2, r3
 80012b2:	4b06      	ldr	r3, [pc, #24]	@ (80012cc <HAL_IncTick+0x24>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4413      	add	r3, r2
 80012b8:	4a04      	ldr	r2, [pc, #16]	@ (80012cc <HAL_IncTick+0x24>)
 80012ba:	6013      	str	r3, [r2, #0]
}
 80012bc:	bf00      	nop
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	2000001c 	.word	0x2000001c
 80012cc:	2000049c 	.word	0x2000049c

080012d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  return uwTick;
 80012d4:	4b03      	ldr	r3, [pc, #12]	@ (80012e4 <HAL_GetTick+0x14>)
 80012d6:	681b      	ldr	r3, [r3, #0]
}
 80012d8:	4618      	mov	r0, r3
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	2000049c 	.word	0x2000049c

080012e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012f0:	f7ff ffee 	bl	80012d0 <HAL_GetTick>
 80012f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001300:	d005      	beq.n	800130e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001302:	4b0a      	ldr	r3, [pc, #40]	@ (800132c <HAL_Delay+0x44>)
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	461a      	mov	r2, r3
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	4413      	add	r3, r2
 800130c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800130e:	bf00      	nop
 8001310:	f7ff ffde 	bl	80012d0 <HAL_GetTick>
 8001314:	4602      	mov	r2, r0
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	68fa      	ldr	r2, [r7, #12]
 800131c:	429a      	cmp	r2, r3
 800131e:	d8f7      	bhi.n	8001310 <HAL_Delay+0x28>
  {
  }
}
 8001320:	bf00      	nop
 8001322:	bf00      	nop
 8001324:	3710      	adds	r7, #16
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	2000001c 	.word	0x2000001c

08001330 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001330:	b480      	push	{r7}
 8001332:	b085      	sub	sp, #20
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	f003 0307 	and.w	r3, r3, #7
 800133e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001340:	4b0c      	ldr	r3, [pc, #48]	@ (8001374 <__NVIC_SetPriorityGrouping+0x44>)
 8001342:	68db      	ldr	r3, [r3, #12]
 8001344:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001346:	68ba      	ldr	r2, [r7, #8]
 8001348:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800134c:	4013      	ands	r3, r2
 800134e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001358:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800135c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001360:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001362:	4a04      	ldr	r2, [pc, #16]	@ (8001374 <__NVIC_SetPriorityGrouping+0x44>)
 8001364:	68bb      	ldr	r3, [r7, #8]
 8001366:	60d3      	str	r3, [r2, #12]
}
 8001368:	bf00      	nop
 800136a:	3714      	adds	r7, #20
 800136c:	46bd      	mov	sp, r7
 800136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001372:	4770      	bx	lr
 8001374:	e000ed00 	.word	0xe000ed00

08001378 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800137c:	4b04      	ldr	r3, [pc, #16]	@ (8001390 <__NVIC_GetPriorityGrouping+0x18>)
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	0a1b      	lsrs	r3, r3, #8
 8001382:	f003 0307 	and.w	r3, r3, #7
}
 8001386:	4618      	mov	r0, r3
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr
 8001390:	e000ed00 	.word	0xe000ed00

08001394 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	4603      	mov	r3, r0
 800139c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800139e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	db0b      	blt.n	80013be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	f003 021f 	and.w	r2, r3, #31
 80013ac:	4907      	ldr	r1, [pc, #28]	@ (80013cc <__NVIC_EnableIRQ+0x38>)
 80013ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b2:	095b      	lsrs	r3, r3, #5
 80013b4:	2001      	movs	r0, #1
 80013b6:	fa00 f202 	lsl.w	r2, r0, r2
 80013ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80013be:	bf00      	nop
 80013c0:	370c      	adds	r7, #12
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	e000e100 	.word	0xe000e100

080013d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	6039      	str	r1, [r7, #0]
 80013da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	db0a      	blt.n	80013fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	b2da      	uxtb	r2, r3
 80013e8:	490c      	ldr	r1, [pc, #48]	@ (800141c <__NVIC_SetPriority+0x4c>)
 80013ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ee:	0112      	lsls	r2, r2, #4
 80013f0:	b2d2      	uxtb	r2, r2
 80013f2:	440b      	add	r3, r1
 80013f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013f8:	e00a      	b.n	8001410 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	b2da      	uxtb	r2, r3
 80013fe:	4908      	ldr	r1, [pc, #32]	@ (8001420 <__NVIC_SetPriority+0x50>)
 8001400:	79fb      	ldrb	r3, [r7, #7]
 8001402:	f003 030f 	and.w	r3, r3, #15
 8001406:	3b04      	subs	r3, #4
 8001408:	0112      	lsls	r2, r2, #4
 800140a:	b2d2      	uxtb	r2, r2
 800140c:	440b      	add	r3, r1
 800140e:	761a      	strb	r2, [r3, #24]
}
 8001410:	bf00      	nop
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr
 800141c:	e000e100 	.word	0xe000e100
 8001420:	e000ed00 	.word	0xe000ed00

08001424 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001424:	b480      	push	{r7}
 8001426:	b089      	sub	sp, #36	@ 0x24
 8001428:	af00      	add	r7, sp, #0
 800142a:	60f8      	str	r0, [r7, #12]
 800142c:	60b9      	str	r1, [r7, #8]
 800142e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	f003 0307 	and.w	r3, r3, #7
 8001436:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001438:	69fb      	ldr	r3, [r7, #28]
 800143a:	f1c3 0307 	rsb	r3, r3, #7
 800143e:	2b04      	cmp	r3, #4
 8001440:	bf28      	it	cs
 8001442:	2304      	movcs	r3, #4
 8001444:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	3304      	adds	r3, #4
 800144a:	2b06      	cmp	r3, #6
 800144c:	d902      	bls.n	8001454 <NVIC_EncodePriority+0x30>
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	3b03      	subs	r3, #3
 8001452:	e000      	b.n	8001456 <NVIC_EncodePriority+0x32>
 8001454:	2300      	movs	r3, #0
 8001456:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001458:	f04f 32ff 	mov.w	r2, #4294967295
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	fa02 f303 	lsl.w	r3, r2, r3
 8001462:	43da      	mvns	r2, r3
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	401a      	ands	r2, r3
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800146c:	f04f 31ff 	mov.w	r1, #4294967295
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	fa01 f303 	lsl.w	r3, r1, r3
 8001476:	43d9      	mvns	r1, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800147c:	4313      	orrs	r3, r2
         );
}
 800147e:	4618      	mov	r0, r3
 8001480:	3724      	adds	r7, #36	@ 0x24
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
	...

0800148c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	3b01      	subs	r3, #1
 8001498:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800149c:	d301      	bcc.n	80014a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800149e:	2301      	movs	r3, #1
 80014a0:	e00f      	b.n	80014c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014a2:	4a0a      	ldr	r2, [pc, #40]	@ (80014cc <SysTick_Config+0x40>)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	3b01      	subs	r3, #1
 80014a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014aa:	210f      	movs	r1, #15
 80014ac:	f04f 30ff 	mov.w	r0, #4294967295
 80014b0:	f7ff ff8e 	bl	80013d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014b4:	4b05      	ldr	r3, [pc, #20]	@ (80014cc <SysTick_Config+0x40>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014ba:	4b04      	ldr	r3, [pc, #16]	@ (80014cc <SysTick_Config+0x40>)
 80014bc:	2207      	movs	r2, #7
 80014be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014c0:	2300      	movs	r3, #0
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	e000e010 	.word	0xe000e010

080014d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014d8:	6878      	ldr	r0, [r7, #4]
 80014da:	f7ff ff29 	bl	8001330 <__NVIC_SetPriorityGrouping>
}
 80014de:	bf00      	nop
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}

080014e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014e6:	b580      	push	{r7, lr}
 80014e8:	b086      	sub	sp, #24
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	4603      	mov	r3, r0
 80014ee:	60b9      	str	r1, [r7, #8]
 80014f0:	607a      	str	r2, [r7, #4]
 80014f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80014f4:	2300      	movs	r3, #0
 80014f6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80014f8:	f7ff ff3e 	bl	8001378 <__NVIC_GetPriorityGrouping>
 80014fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014fe:	687a      	ldr	r2, [r7, #4]
 8001500:	68b9      	ldr	r1, [r7, #8]
 8001502:	6978      	ldr	r0, [r7, #20]
 8001504:	f7ff ff8e 	bl	8001424 <NVIC_EncodePriority>
 8001508:	4602      	mov	r2, r0
 800150a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800150e:	4611      	mov	r1, r2
 8001510:	4618      	mov	r0, r3
 8001512:	f7ff ff5d 	bl	80013d0 <__NVIC_SetPriority>
}
 8001516:	bf00      	nop
 8001518:	3718      	adds	r7, #24
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}

0800151e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800151e:	b580      	push	{r7, lr}
 8001520:	b082      	sub	sp, #8
 8001522:	af00      	add	r7, sp, #0
 8001524:	4603      	mov	r3, r0
 8001526:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001528:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff ff31 	bl	8001394 <__NVIC_EnableIRQ>
}
 8001532:	bf00      	nop
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800153a:	b580      	push	{r7, lr}
 800153c:	b082      	sub	sp, #8
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001542:	6878      	ldr	r0, [r7, #4]
 8001544:	f7ff ffa2 	bl	800148c <SysTick_Config>
 8001548:	4603      	mov	r3, r0
}
 800154a:	4618      	mov	r0, r3
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}

08001552 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001552:	b480      	push	{r7}
 8001554:	b085      	sub	sp, #20
 8001556:	af00      	add	r7, sp, #0
 8001558:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800155a:	2300      	movs	r3, #0
 800155c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001564:	b2db      	uxtb	r3, r3
 8001566:	2b02      	cmp	r3, #2
 8001568:	d008      	beq.n	800157c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2204      	movs	r2, #4
 800156e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2200      	movs	r2, #0
 8001574:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001578:	2301      	movs	r3, #1
 800157a:	e022      	b.n	80015c2 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f022 020e 	bic.w	r2, r2, #14
 800158a:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f022 0201 	bic.w	r2, r2, #1
 800159a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015a0:	f003 021c 	and.w	r2, r3, #28
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a8:	2101      	movs	r1, #1
 80015aa:	fa01 f202 	lsl.w	r2, r1, r2
 80015ae:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2201      	movs	r2, #1
 80015b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2200      	movs	r2, #0
 80015bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80015c0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3714      	adds	r7, #20
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr

080015ce <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b084      	sub	sp, #16
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015d6:	2300      	movs	r3, #0
 80015d8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	d005      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2204      	movs	r2, #4
 80015ea:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80015ec:	2301      	movs	r3, #1
 80015ee:	73fb      	strb	r3, [r7, #15]
 80015f0:	e029      	b.n	8001646 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f022 020e 	bic.w	r2, r2, #14
 8001600:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f022 0201 	bic.w	r2, r2, #1
 8001610:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001616:	f003 021c 	and.w	r2, r3, #28
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161e:	2101      	movs	r1, #1
 8001620:	fa01 f202 	lsl.w	r2, r1, r2
 8001624:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2201      	movs	r2, #1
 800162a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2200      	movs	r2, #0
 8001632:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800163a:	2b00      	cmp	r3, #0
 800163c:	d003      	beq.n	8001646 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001642:	6878      	ldr	r0, [r7, #4]
 8001644:	4798      	blx	r3
    }
  }
  return status;
 8001646:	7bfb      	ldrb	r3, [r7, #15]
}
 8001648:	4618      	mov	r0, r3
 800164a:	3710      	adds	r7, #16
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}

08001650 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001650:	b480      	push	{r7}
 8001652:	b087      	sub	sp, #28
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800165a:	2300      	movs	r3, #0
 800165c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800165e:	e17f      	b.n	8001960 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	2101      	movs	r1, #1
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	fa01 f303 	lsl.w	r3, r1, r3
 800166c:	4013      	ands	r3, r2
 800166e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	2b00      	cmp	r3, #0
 8001674:	f000 8171 	beq.w	800195a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f003 0303 	and.w	r3, r3, #3
 8001680:	2b01      	cmp	r3, #1
 8001682:	d005      	beq.n	8001690 <HAL_GPIO_Init+0x40>
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f003 0303 	and.w	r3, r3, #3
 800168c:	2b02      	cmp	r3, #2
 800168e:	d130      	bne.n	80016f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	2203      	movs	r2, #3
 800169c:	fa02 f303 	lsl.w	r3, r2, r3
 80016a0:	43db      	mvns	r3, r3
 80016a2:	693a      	ldr	r2, [r7, #16]
 80016a4:	4013      	ands	r3, r2
 80016a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	68da      	ldr	r2, [r3, #12]
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	693a      	ldr	r2, [r7, #16]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	693a      	ldr	r2, [r7, #16]
 80016be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016c6:	2201      	movs	r2, #1
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	fa02 f303 	lsl.w	r3, r2, r3
 80016ce:	43db      	mvns	r3, r3
 80016d0:	693a      	ldr	r2, [r7, #16]
 80016d2:	4013      	ands	r3, r2
 80016d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	091b      	lsrs	r3, r3, #4
 80016dc:	f003 0201 	and.w	r2, r3, #1
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	fa02 f303 	lsl.w	r3, r2, r3
 80016e6:	693a      	ldr	r2, [r7, #16]
 80016e8:	4313      	orrs	r3, r2
 80016ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	693a      	ldr	r2, [r7, #16]
 80016f0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	f003 0303 	and.w	r3, r3, #3
 80016fa:	2b03      	cmp	r3, #3
 80016fc:	d118      	bne.n	8001730 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001702:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001704:	2201      	movs	r2, #1
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	fa02 f303 	lsl.w	r3, r2, r3
 800170c:	43db      	mvns	r3, r3
 800170e:	693a      	ldr	r2, [r7, #16]
 8001710:	4013      	ands	r3, r2
 8001712:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	08db      	lsrs	r3, r3, #3
 800171a:	f003 0201 	and.w	r2, r3, #1
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	fa02 f303 	lsl.w	r3, r2, r3
 8001724:	693a      	ldr	r2, [r7, #16]
 8001726:	4313      	orrs	r3, r2
 8001728:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	693a      	ldr	r2, [r7, #16]
 800172e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	f003 0303 	and.w	r3, r3, #3
 8001738:	2b03      	cmp	r3, #3
 800173a:	d017      	beq.n	800176c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	005b      	lsls	r3, r3, #1
 8001746:	2203      	movs	r2, #3
 8001748:	fa02 f303 	lsl.w	r3, r2, r3
 800174c:	43db      	mvns	r3, r3
 800174e:	693a      	ldr	r2, [r7, #16]
 8001750:	4013      	ands	r3, r2
 8001752:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	689a      	ldr	r2, [r3, #8]
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	693a      	ldr	r2, [r7, #16]
 8001762:	4313      	orrs	r3, r2
 8001764:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	693a      	ldr	r2, [r7, #16]
 800176a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f003 0303 	and.w	r3, r3, #3
 8001774:	2b02      	cmp	r3, #2
 8001776:	d123      	bne.n	80017c0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	08da      	lsrs	r2, r3, #3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	3208      	adds	r2, #8
 8001780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001784:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	f003 0307 	and.w	r3, r3, #7
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	220f      	movs	r2, #15
 8001790:	fa02 f303 	lsl.w	r3, r2, r3
 8001794:	43db      	mvns	r3, r3
 8001796:	693a      	ldr	r2, [r7, #16]
 8001798:	4013      	ands	r3, r2
 800179a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	691a      	ldr	r2, [r3, #16]
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	f003 0307 	and.w	r3, r3, #7
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ac:	693a      	ldr	r2, [r7, #16]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	08da      	lsrs	r2, r3, #3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	3208      	adds	r2, #8
 80017ba:	6939      	ldr	r1, [r7, #16]
 80017bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	2203      	movs	r2, #3
 80017cc:	fa02 f303 	lsl.w	r3, r2, r3
 80017d0:	43db      	mvns	r3, r3
 80017d2:	693a      	ldr	r2, [r7, #16]
 80017d4:	4013      	ands	r3, r2
 80017d6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f003 0203 	and.w	r2, r3, #3
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	005b      	lsls	r3, r3, #1
 80017e4:	fa02 f303 	lsl.w	r3, r2, r3
 80017e8:	693a      	ldr	r2, [r7, #16]
 80017ea:	4313      	orrs	r3, r2
 80017ec:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	693a      	ldr	r2, [r7, #16]
 80017f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	f000 80ac 	beq.w	800195a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001802:	4b5f      	ldr	r3, [pc, #380]	@ (8001980 <HAL_GPIO_Init+0x330>)
 8001804:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001806:	4a5e      	ldr	r2, [pc, #376]	@ (8001980 <HAL_GPIO_Init+0x330>)
 8001808:	f043 0301 	orr.w	r3, r3, #1
 800180c:	6613      	str	r3, [r2, #96]	@ 0x60
 800180e:	4b5c      	ldr	r3, [pc, #368]	@ (8001980 <HAL_GPIO_Init+0x330>)
 8001810:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	60bb      	str	r3, [r7, #8]
 8001818:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800181a:	4a5a      	ldr	r2, [pc, #360]	@ (8001984 <HAL_GPIO_Init+0x334>)
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	089b      	lsrs	r3, r3, #2
 8001820:	3302      	adds	r3, #2
 8001822:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001826:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	f003 0303 	and.w	r3, r3, #3
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	220f      	movs	r2, #15
 8001832:	fa02 f303 	lsl.w	r3, r2, r3
 8001836:	43db      	mvns	r3, r3
 8001838:	693a      	ldr	r2, [r7, #16]
 800183a:	4013      	ands	r3, r2
 800183c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001844:	d025      	beq.n	8001892 <HAL_GPIO_Init+0x242>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4a4f      	ldr	r2, [pc, #316]	@ (8001988 <HAL_GPIO_Init+0x338>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d01f      	beq.n	800188e <HAL_GPIO_Init+0x23e>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4a4e      	ldr	r2, [pc, #312]	@ (800198c <HAL_GPIO_Init+0x33c>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d019      	beq.n	800188a <HAL_GPIO_Init+0x23a>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4a4d      	ldr	r2, [pc, #308]	@ (8001990 <HAL_GPIO_Init+0x340>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d013      	beq.n	8001886 <HAL_GPIO_Init+0x236>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4a4c      	ldr	r2, [pc, #304]	@ (8001994 <HAL_GPIO_Init+0x344>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d00d      	beq.n	8001882 <HAL_GPIO_Init+0x232>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4a4b      	ldr	r2, [pc, #300]	@ (8001998 <HAL_GPIO_Init+0x348>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d007      	beq.n	800187e <HAL_GPIO_Init+0x22e>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4a4a      	ldr	r2, [pc, #296]	@ (800199c <HAL_GPIO_Init+0x34c>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d101      	bne.n	800187a <HAL_GPIO_Init+0x22a>
 8001876:	2306      	movs	r3, #6
 8001878:	e00c      	b.n	8001894 <HAL_GPIO_Init+0x244>
 800187a:	2307      	movs	r3, #7
 800187c:	e00a      	b.n	8001894 <HAL_GPIO_Init+0x244>
 800187e:	2305      	movs	r3, #5
 8001880:	e008      	b.n	8001894 <HAL_GPIO_Init+0x244>
 8001882:	2304      	movs	r3, #4
 8001884:	e006      	b.n	8001894 <HAL_GPIO_Init+0x244>
 8001886:	2303      	movs	r3, #3
 8001888:	e004      	b.n	8001894 <HAL_GPIO_Init+0x244>
 800188a:	2302      	movs	r3, #2
 800188c:	e002      	b.n	8001894 <HAL_GPIO_Init+0x244>
 800188e:	2301      	movs	r3, #1
 8001890:	e000      	b.n	8001894 <HAL_GPIO_Init+0x244>
 8001892:	2300      	movs	r3, #0
 8001894:	697a      	ldr	r2, [r7, #20]
 8001896:	f002 0203 	and.w	r2, r2, #3
 800189a:	0092      	lsls	r2, r2, #2
 800189c:	4093      	lsls	r3, r2
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80018a4:	4937      	ldr	r1, [pc, #220]	@ (8001984 <HAL_GPIO_Init+0x334>)
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	089b      	lsrs	r3, r3, #2
 80018aa:	3302      	adds	r3, #2
 80018ac:	693a      	ldr	r2, [r7, #16]
 80018ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80018b2:	4b3b      	ldr	r3, [pc, #236]	@ (80019a0 <HAL_GPIO_Init+0x350>)
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	43db      	mvns	r3, r3
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	4013      	ands	r3, r2
 80018c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d003      	beq.n	80018d6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80018ce:	693a      	ldr	r2, [r7, #16]
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	4313      	orrs	r3, r2
 80018d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80018d6:	4a32      	ldr	r2, [pc, #200]	@ (80019a0 <HAL_GPIO_Init+0x350>)
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80018dc:	4b30      	ldr	r3, [pc, #192]	@ (80019a0 <HAL_GPIO_Init+0x350>)
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	43db      	mvns	r3, r3
 80018e6:	693a      	ldr	r2, [r7, #16]
 80018e8:	4013      	ands	r3, r2
 80018ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d003      	beq.n	8001900 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80018f8:	693a      	ldr	r2, [r7, #16]
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	4313      	orrs	r3, r2
 80018fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001900:	4a27      	ldr	r2, [pc, #156]	@ (80019a0 <HAL_GPIO_Init+0x350>)
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001906:	4b26      	ldr	r3, [pc, #152]	@ (80019a0 <HAL_GPIO_Init+0x350>)
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	43db      	mvns	r3, r3
 8001910:	693a      	ldr	r2, [r7, #16]
 8001912:	4013      	ands	r3, r2
 8001914:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d003      	beq.n	800192a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001922:	693a      	ldr	r2, [r7, #16]
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	4313      	orrs	r3, r2
 8001928:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800192a:	4a1d      	ldr	r2, [pc, #116]	@ (80019a0 <HAL_GPIO_Init+0x350>)
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001930:	4b1b      	ldr	r3, [pc, #108]	@ (80019a0 <HAL_GPIO_Init+0x350>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	43db      	mvns	r3, r3
 800193a:	693a      	ldr	r2, [r7, #16]
 800193c:	4013      	ands	r3, r2
 800193e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001948:	2b00      	cmp	r3, #0
 800194a:	d003      	beq.n	8001954 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800194c:	693a      	ldr	r2, [r7, #16]
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	4313      	orrs	r3, r2
 8001952:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001954:	4a12      	ldr	r2, [pc, #72]	@ (80019a0 <HAL_GPIO_Init+0x350>)
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	3301      	adds	r3, #1
 800195e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	fa22 f303 	lsr.w	r3, r2, r3
 800196a:	2b00      	cmp	r3, #0
 800196c:	f47f ae78 	bne.w	8001660 <HAL_GPIO_Init+0x10>
  }
}
 8001970:	bf00      	nop
 8001972:	bf00      	nop
 8001974:	371c      	adds	r7, #28
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	40021000 	.word	0x40021000
 8001984:	40010000 	.word	0x40010000
 8001988:	48000400 	.word	0x48000400
 800198c:	48000800 	.word	0x48000800
 8001990:	48000c00 	.word	0x48000c00
 8001994:	48001000 	.word	0x48001000
 8001998:	48001400 	.word	0x48001400
 800199c:	48001800 	.word	0x48001800
 80019a0:	40010400 	.word	0x40010400

080019a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	460b      	mov	r3, r1
 80019ae:	807b      	strh	r3, [r7, #2]
 80019b0:	4613      	mov	r3, r2
 80019b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80019b4:	787b      	ldrb	r3, [r7, #1]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d003      	beq.n	80019c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80019ba:	887a      	ldrh	r2, [r7, #2]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80019c0:	e002      	b.n	80019c8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80019c2:	887a      	ldrh	r2, [r7, #2]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80019d8:	4b04      	ldr	r3, [pc, #16]	@ (80019ec <HAL_PWREx_GetVoltageRange+0x18>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	40007000 	.word	0x40007000

080019f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b085      	sub	sp, #20
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80019fe:	d130      	bne.n	8001a62 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a00:	4b23      	ldr	r3, [pc, #140]	@ (8001a90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001a08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a0c:	d038      	beq.n	8001a80 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a0e:	4b20      	ldr	r3, [pc, #128]	@ (8001a90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001a16:	4a1e      	ldr	r2, [pc, #120]	@ (8001a90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a18:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a1c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001a1e:	4b1d      	ldr	r3, [pc, #116]	@ (8001a94 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	2232      	movs	r2, #50	@ 0x32
 8001a24:	fb02 f303 	mul.w	r3, r2, r3
 8001a28:	4a1b      	ldr	r2, [pc, #108]	@ (8001a98 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a2e:	0c9b      	lsrs	r3, r3, #18
 8001a30:	3301      	adds	r3, #1
 8001a32:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a34:	e002      	b.n	8001a3c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	3b01      	subs	r3, #1
 8001a3a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a3c:	4b14      	ldr	r3, [pc, #80]	@ (8001a90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a3e:	695b      	ldr	r3, [r3, #20]
 8001a40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a48:	d102      	bne.n	8001a50 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d1f2      	bne.n	8001a36 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a50:	4b0f      	ldr	r3, [pc, #60]	@ (8001a90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a52:	695b      	ldr	r3, [r3, #20]
 8001a54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a5c:	d110      	bne.n	8001a80 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e00f      	b.n	8001a82 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a62:	4b0b      	ldr	r3, [pc, #44]	@ (8001a90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001a6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a6e:	d007      	beq.n	8001a80 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a70:	4b07      	ldr	r3, [pc, #28]	@ (8001a90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001a78:	4a05      	ldr	r2, [pc, #20]	@ (8001a90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a7a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a7e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001a80:	2300      	movs	r3, #0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3714      	adds	r7, #20
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	40007000 	.word	0x40007000
 8001a94:	20000014 	.word	0x20000014
 8001a98:	431bde83 	.word	0x431bde83

08001a9c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b088      	sub	sp, #32
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d101      	bne.n	8001aae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e3ca      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001aae:	4b97      	ldr	r3, [pc, #604]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	f003 030c 	and.w	r3, r3, #12
 8001ab6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ab8:	4b94      	ldr	r3, [pc, #592]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	f003 0303 	and.w	r3, r3, #3
 8001ac0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0310 	and.w	r3, r3, #16
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	f000 80e4 	beq.w	8001c98 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001ad0:	69bb      	ldr	r3, [r7, #24]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d007      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x4a>
 8001ad6:	69bb      	ldr	r3, [r7, #24]
 8001ad8:	2b0c      	cmp	r3, #12
 8001ada:	f040 808b 	bne.w	8001bf4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	f040 8087 	bne.w	8001bf4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ae6:	4b89      	ldr	r3, [pc, #548]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d005      	beq.n	8001afe <HAL_RCC_OscConfig+0x62>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	699b      	ldr	r3, [r3, #24]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d101      	bne.n	8001afe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
 8001afc:	e3a2      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6a1a      	ldr	r2, [r3, #32]
 8001b02:	4b82      	ldr	r3, [pc, #520]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0308 	and.w	r3, r3, #8
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d004      	beq.n	8001b18 <HAL_RCC_OscConfig+0x7c>
 8001b0e:	4b7f      	ldr	r3, [pc, #508]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b16:	e005      	b.n	8001b24 <HAL_RCC_OscConfig+0x88>
 8001b18:	4b7c      	ldr	r3, [pc, #496]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b1e:	091b      	lsrs	r3, r3, #4
 8001b20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d223      	bcs.n	8001b70 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6a1b      	ldr	r3, [r3, #32]
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f000 fd55 	bl	80025dc <RCC_SetFlashLatencyFromMSIRange>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e383      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b3c:	4b73      	ldr	r3, [pc, #460]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a72      	ldr	r2, [pc, #456]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b42:	f043 0308 	orr.w	r3, r3, #8
 8001b46:	6013      	str	r3, [r2, #0]
 8001b48:	4b70      	ldr	r3, [pc, #448]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6a1b      	ldr	r3, [r3, #32]
 8001b54:	496d      	ldr	r1, [pc, #436]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b56:	4313      	orrs	r3, r2
 8001b58:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b5a:	4b6c      	ldr	r3, [pc, #432]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	69db      	ldr	r3, [r3, #28]
 8001b66:	021b      	lsls	r3, r3, #8
 8001b68:	4968      	ldr	r1, [pc, #416]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	604b      	str	r3, [r1, #4]
 8001b6e:	e025      	b.n	8001bbc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b70:	4b66      	ldr	r3, [pc, #408]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a65      	ldr	r2, [pc, #404]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b76:	f043 0308 	orr.w	r3, r3, #8
 8001b7a:	6013      	str	r3, [r2, #0]
 8001b7c:	4b63      	ldr	r3, [pc, #396]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6a1b      	ldr	r3, [r3, #32]
 8001b88:	4960      	ldr	r1, [pc, #384]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b8e:	4b5f      	ldr	r3, [pc, #380]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	69db      	ldr	r3, [r3, #28]
 8001b9a:	021b      	lsls	r3, r3, #8
 8001b9c:	495b      	ldr	r1, [pc, #364]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ba2:	69bb      	ldr	r3, [r7, #24]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d109      	bne.n	8001bbc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6a1b      	ldr	r3, [r3, #32]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f000 fd15 	bl	80025dc <RCC_SetFlashLatencyFromMSIRange>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e343      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001bbc:	f000 fc4a 	bl	8002454 <HAL_RCC_GetSysClockFreq>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	4b52      	ldr	r3, [pc, #328]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	091b      	lsrs	r3, r3, #4
 8001bc8:	f003 030f 	and.w	r3, r3, #15
 8001bcc:	4950      	ldr	r1, [pc, #320]	@ (8001d10 <HAL_RCC_OscConfig+0x274>)
 8001bce:	5ccb      	ldrb	r3, [r1, r3]
 8001bd0:	f003 031f 	and.w	r3, r3, #31
 8001bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8001bd8:	4a4e      	ldr	r2, [pc, #312]	@ (8001d14 <HAL_RCC_OscConfig+0x278>)
 8001bda:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001bdc:	4b4e      	ldr	r3, [pc, #312]	@ (8001d18 <HAL_RCC_OscConfig+0x27c>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff fb25 	bl	8001230 <HAL_InitTick>
 8001be6:	4603      	mov	r3, r0
 8001be8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001bea:	7bfb      	ldrb	r3, [r7, #15]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d052      	beq.n	8001c96 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001bf0:	7bfb      	ldrb	r3, [r7, #15]
 8001bf2:	e327      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	699b      	ldr	r3, [r3, #24]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d032      	beq.n	8001c62 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001bfc:	4b43      	ldr	r3, [pc, #268]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a42      	ldr	r2, [pc, #264]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c02:	f043 0301 	orr.w	r3, r3, #1
 8001c06:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c08:	f7ff fb62 	bl	80012d0 <HAL_GetTick>
 8001c0c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c0e:	e008      	b.n	8001c22 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c10:	f7ff fb5e 	bl	80012d0 <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d901      	bls.n	8001c22 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e310      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c22:	4b3a      	ldr	r3, [pc, #232]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0302 	and.w	r3, r3, #2
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d0f0      	beq.n	8001c10 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c2e:	4b37      	ldr	r3, [pc, #220]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a36      	ldr	r2, [pc, #216]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c34:	f043 0308 	orr.w	r3, r3, #8
 8001c38:	6013      	str	r3, [r2, #0]
 8001c3a:	4b34      	ldr	r3, [pc, #208]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6a1b      	ldr	r3, [r3, #32]
 8001c46:	4931      	ldr	r1, [pc, #196]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c4c:	4b2f      	ldr	r3, [pc, #188]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	69db      	ldr	r3, [r3, #28]
 8001c58:	021b      	lsls	r3, r3, #8
 8001c5a:	492c      	ldr	r1, [pc, #176]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	604b      	str	r3, [r1, #4]
 8001c60:	e01a      	b.n	8001c98 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001c62:	4b2a      	ldr	r3, [pc, #168]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a29      	ldr	r2, [pc, #164]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c68:	f023 0301 	bic.w	r3, r3, #1
 8001c6c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c6e:	f7ff fb2f 	bl	80012d0 <HAL_GetTick>
 8001c72:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c74:	e008      	b.n	8001c88 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c76:	f7ff fb2b 	bl	80012d0 <HAL_GetTick>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	1ad3      	subs	r3, r2, r3
 8001c80:	2b02      	cmp	r3, #2
 8001c82:	d901      	bls.n	8001c88 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001c84:	2303      	movs	r3, #3
 8001c86:	e2dd      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c88:	4b20      	ldr	r3, [pc, #128]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 0302 	and.w	r3, r3, #2
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d1f0      	bne.n	8001c76 <HAL_RCC_OscConfig+0x1da>
 8001c94:	e000      	b.n	8001c98 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c96:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0301 	and.w	r3, r3, #1
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d074      	beq.n	8001d8e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001ca4:	69bb      	ldr	r3, [r7, #24]
 8001ca6:	2b08      	cmp	r3, #8
 8001ca8:	d005      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x21a>
 8001caa:	69bb      	ldr	r3, [r7, #24]
 8001cac:	2b0c      	cmp	r3, #12
 8001cae:	d10e      	bne.n	8001cce <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	2b03      	cmp	r3, #3
 8001cb4:	d10b      	bne.n	8001cce <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cb6:	4b15      	ldr	r3, [pc, #84]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d064      	beq.n	8001d8c <HAL_RCC_OscConfig+0x2f0>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d160      	bne.n	8001d8c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e2ba      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cd6:	d106      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x24a>
 8001cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a0b      	ldr	r2, [pc, #44]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001cde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ce2:	6013      	str	r3, [r2, #0]
 8001ce4:	e026      	b.n	8001d34 <HAL_RCC_OscConfig+0x298>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001cee:	d115      	bne.n	8001d1c <HAL_RCC_OscConfig+0x280>
 8001cf0:	4b06      	ldr	r3, [pc, #24]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a05      	ldr	r2, [pc, #20]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001cf6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cfa:	6013      	str	r3, [r2, #0]
 8001cfc:	4b03      	ldr	r3, [pc, #12]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a02      	ldr	r2, [pc, #8]	@ (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001d02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d06:	6013      	str	r3, [r2, #0]
 8001d08:	e014      	b.n	8001d34 <HAL_RCC_OscConfig+0x298>
 8001d0a:	bf00      	nop
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	08008c30 	.word	0x08008c30
 8001d14:	20000014 	.word	0x20000014
 8001d18:	20000018 	.word	0x20000018
 8001d1c:	4ba0      	ldr	r3, [pc, #640]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a9f      	ldr	r2, [pc, #636]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001d22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d26:	6013      	str	r3, [r2, #0]
 8001d28:	4b9d      	ldr	r3, [pc, #628]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a9c      	ldr	r2, [pc, #624]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001d2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d013      	beq.n	8001d64 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d3c:	f7ff fac8 	bl	80012d0 <HAL_GetTick>
 8001d40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d42:	e008      	b.n	8001d56 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d44:	f7ff fac4 	bl	80012d0 <HAL_GetTick>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	2b64      	cmp	r3, #100	@ 0x64
 8001d50:	d901      	bls.n	8001d56 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001d52:	2303      	movs	r3, #3
 8001d54:	e276      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d56:	4b92      	ldr	r3, [pc, #584]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d0f0      	beq.n	8001d44 <HAL_RCC_OscConfig+0x2a8>
 8001d62:	e014      	b.n	8001d8e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d64:	f7ff fab4 	bl	80012d0 <HAL_GetTick>
 8001d68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d6a:	e008      	b.n	8001d7e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d6c:	f7ff fab0 	bl	80012d0 <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b64      	cmp	r3, #100	@ 0x64
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e262      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d7e:	4b88      	ldr	r3, [pc, #544]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d1f0      	bne.n	8001d6c <HAL_RCC_OscConfig+0x2d0>
 8001d8a:	e000      	b.n	8001d8e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 0302 	and.w	r3, r3, #2
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d060      	beq.n	8001e5c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	2b04      	cmp	r3, #4
 8001d9e:	d005      	beq.n	8001dac <HAL_RCC_OscConfig+0x310>
 8001da0:	69bb      	ldr	r3, [r7, #24]
 8001da2:	2b0c      	cmp	r3, #12
 8001da4:	d119      	bne.n	8001dda <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	2b02      	cmp	r3, #2
 8001daa:	d116      	bne.n	8001dda <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001dac:	4b7c      	ldr	r3, [pc, #496]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d005      	beq.n	8001dc4 <HAL_RCC_OscConfig+0x328>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d101      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e23f      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dc4:	4b76      	ldr	r3, [pc, #472]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	691b      	ldr	r3, [r3, #16]
 8001dd0:	061b      	lsls	r3, r3, #24
 8001dd2:	4973      	ldr	r1, [pc, #460]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001dd8:	e040      	b.n	8001e5c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	68db      	ldr	r3, [r3, #12]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d023      	beq.n	8001e2a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001de2:	4b6f      	ldr	r3, [pc, #444]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a6e      	ldr	r2, [pc, #440]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001de8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dee:	f7ff fa6f 	bl	80012d0 <HAL_GetTick>
 8001df2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001df4:	e008      	b.n	8001e08 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001df6:	f7ff fa6b 	bl	80012d0 <HAL_GetTick>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d901      	bls.n	8001e08 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001e04:	2303      	movs	r3, #3
 8001e06:	e21d      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e08:	4b65      	ldr	r3, [pc, #404]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d0f0      	beq.n	8001df6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e14:	4b62      	ldr	r3, [pc, #392]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	691b      	ldr	r3, [r3, #16]
 8001e20:	061b      	lsls	r3, r3, #24
 8001e22:	495f      	ldr	r1, [pc, #380]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001e24:	4313      	orrs	r3, r2
 8001e26:	604b      	str	r3, [r1, #4]
 8001e28:	e018      	b.n	8001e5c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e2a:	4b5d      	ldr	r3, [pc, #372]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a5c      	ldr	r2, [pc, #368]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001e30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e36:	f7ff fa4b 	bl	80012d0 <HAL_GetTick>
 8001e3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e3c:	e008      	b.n	8001e50 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e3e:	f7ff fa47 	bl	80012d0 <HAL_GetTick>
 8001e42:	4602      	mov	r2, r0
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	2b02      	cmp	r3, #2
 8001e4a:	d901      	bls.n	8001e50 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	e1f9      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e50:	4b53      	ldr	r3, [pc, #332]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d1f0      	bne.n	8001e3e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0308 	and.w	r3, r3, #8
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d03c      	beq.n	8001ee2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	695b      	ldr	r3, [r3, #20]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d01c      	beq.n	8001eaa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e70:	4b4b      	ldr	r3, [pc, #300]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001e72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e76:	4a4a      	ldr	r2, [pc, #296]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001e78:	f043 0301 	orr.w	r3, r3, #1
 8001e7c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e80:	f7ff fa26 	bl	80012d0 <HAL_GetTick>
 8001e84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e86:	e008      	b.n	8001e9a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e88:	f7ff fa22 	bl	80012d0 <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	2b02      	cmp	r3, #2
 8001e94:	d901      	bls.n	8001e9a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001e96:	2303      	movs	r3, #3
 8001e98:	e1d4      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e9a:	4b41      	ldr	r3, [pc, #260]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001e9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ea0:	f003 0302 	and.w	r3, r3, #2
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d0ef      	beq.n	8001e88 <HAL_RCC_OscConfig+0x3ec>
 8001ea8:	e01b      	b.n	8001ee2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001eaa:	4b3d      	ldr	r3, [pc, #244]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001eac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001eb0:	4a3b      	ldr	r2, [pc, #236]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001eb2:	f023 0301 	bic.w	r3, r3, #1
 8001eb6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eba:	f7ff fa09 	bl	80012d0 <HAL_GetTick>
 8001ebe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ec0:	e008      	b.n	8001ed4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ec2:	f7ff fa05 	bl	80012d0 <HAL_GetTick>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	2b02      	cmp	r3, #2
 8001ece:	d901      	bls.n	8001ed4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	e1b7      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ed4:	4b32      	ldr	r3, [pc, #200]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001ed6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001eda:	f003 0302 	and.w	r3, r3, #2
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d1ef      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 0304 	and.w	r3, r3, #4
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	f000 80a6 	beq.w	800203c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001ef4:	4b2a      	ldr	r3, [pc, #168]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ef8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d10d      	bne.n	8001f1c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f00:	4b27      	ldr	r3, [pc, #156]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f04:	4a26      	ldr	r2, [pc, #152]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001f06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f0c:	4b24      	ldr	r3, [pc, #144]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001f0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f14:	60bb      	str	r3, [r7, #8]
 8001f16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f1c:	4b21      	ldr	r3, [pc, #132]	@ (8001fa4 <HAL_RCC_OscConfig+0x508>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d118      	bne.n	8001f5a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f28:	4b1e      	ldr	r3, [pc, #120]	@ (8001fa4 <HAL_RCC_OscConfig+0x508>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a1d      	ldr	r2, [pc, #116]	@ (8001fa4 <HAL_RCC_OscConfig+0x508>)
 8001f2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f32:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f34:	f7ff f9cc 	bl	80012d0 <HAL_GetTick>
 8001f38:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f3a:	e008      	b.n	8001f4e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f3c:	f7ff f9c8 	bl	80012d0 <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d901      	bls.n	8001f4e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e17a      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f4e:	4b15      	ldr	r3, [pc, #84]	@ (8001fa4 <HAL_RCC_OscConfig+0x508>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d0f0      	beq.n	8001f3c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d108      	bne.n	8001f74 <HAL_RCC_OscConfig+0x4d8>
 8001f62:	4b0f      	ldr	r3, [pc, #60]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001f64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f68:	4a0d      	ldr	r2, [pc, #52]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001f6a:	f043 0301 	orr.w	r3, r3, #1
 8001f6e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001f72:	e029      	b.n	8001fc8 <HAL_RCC_OscConfig+0x52c>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	2b05      	cmp	r3, #5
 8001f7a:	d115      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x50c>
 8001f7c:	4b08      	ldr	r3, [pc, #32]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f82:	4a07      	ldr	r2, [pc, #28]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001f84:	f043 0304 	orr.w	r3, r3, #4
 8001f88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001f8c:	4b04      	ldr	r3, [pc, #16]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f92:	4a03      	ldr	r2, [pc, #12]	@ (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001f94:	f043 0301 	orr.w	r3, r3, #1
 8001f98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001f9c:	e014      	b.n	8001fc8 <HAL_RCC_OscConfig+0x52c>
 8001f9e:	bf00      	nop
 8001fa0:	40021000 	.word	0x40021000
 8001fa4:	40007000 	.word	0x40007000
 8001fa8:	4b9c      	ldr	r3, [pc, #624]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 8001faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fae:	4a9b      	ldr	r2, [pc, #620]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 8001fb0:	f023 0301 	bic.w	r3, r3, #1
 8001fb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001fb8:	4b98      	ldr	r3, [pc, #608]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 8001fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fbe:	4a97      	ldr	r2, [pc, #604]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 8001fc0:	f023 0304 	bic.w	r3, r3, #4
 8001fc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d016      	beq.n	8001ffe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fd0:	f7ff f97e 	bl	80012d0 <HAL_GetTick>
 8001fd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fd6:	e00a      	b.n	8001fee <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fd8:	f7ff f97a 	bl	80012d0 <HAL_GetTick>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	1ad3      	subs	r3, r2, r3
 8001fe2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d901      	bls.n	8001fee <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e12a      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fee:	4b8b      	ldr	r3, [pc, #556]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 8001ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ff4:	f003 0302 	and.w	r3, r3, #2
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d0ed      	beq.n	8001fd8 <HAL_RCC_OscConfig+0x53c>
 8001ffc:	e015      	b.n	800202a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ffe:	f7ff f967 	bl	80012d0 <HAL_GetTick>
 8002002:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002004:	e00a      	b.n	800201c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002006:	f7ff f963 	bl	80012d0 <HAL_GetTick>
 800200a:	4602      	mov	r2, r0
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002014:	4293      	cmp	r3, r2
 8002016:	d901      	bls.n	800201c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002018:	2303      	movs	r3, #3
 800201a:	e113      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800201c:	4b7f      	ldr	r3, [pc, #508]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 800201e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	2b00      	cmp	r3, #0
 8002028:	d1ed      	bne.n	8002006 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800202a:	7ffb      	ldrb	r3, [r7, #31]
 800202c:	2b01      	cmp	r3, #1
 800202e:	d105      	bne.n	800203c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002030:	4b7a      	ldr	r3, [pc, #488]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 8002032:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002034:	4a79      	ldr	r2, [pc, #484]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 8002036:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800203a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002040:	2b00      	cmp	r3, #0
 8002042:	f000 80fe 	beq.w	8002242 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800204a:	2b02      	cmp	r3, #2
 800204c:	f040 80d0 	bne.w	80021f0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002050:	4b72      	ldr	r3, [pc, #456]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	f003 0203 	and.w	r2, r3, #3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002060:	429a      	cmp	r2, r3
 8002062:	d130      	bne.n	80020c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206e:	3b01      	subs	r3, #1
 8002070:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002072:	429a      	cmp	r2, r3
 8002074:	d127      	bne.n	80020c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002080:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002082:	429a      	cmp	r2, r3
 8002084:	d11f      	bne.n	80020c6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002090:	2a07      	cmp	r2, #7
 8002092:	bf14      	ite	ne
 8002094:	2201      	movne	r2, #1
 8002096:	2200      	moveq	r2, #0
 8002098:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800209a:	4293      	cmp	r3, r2
 800209c:	d113      	bne.n	80020c6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020a8:	085b      	lsrs	r3, r3, #1
 80020aa:	3b01      	subs	r3, #1
 80020ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d109      	bne.n	80020c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020bc:	085b      	lsrs	r3, r3, #1
 80020be:	3b01      	subs	r3, #1
 80020c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d06e      	beq.n	80021a4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	2b0c      	cmp	r3, #12
 80020ca:	d069      	beq.n	80021a0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80020cc:	4b53      	ldr	r3, [pc, #332]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d105      	bne.n	80020e4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80020d8:	4b50      	ldr	r3, [pc, #320]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e0ad      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80020e8:	4b4c      	ldr	r3, [pc, #304]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a4b      	ldr	r2, [pc, #300]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 80020ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80020f2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80020f4:	f7ff f8ec 	bl	80012d0 <HAL_GetTick>
 80020f8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020fa:	e008      	b.n	800210e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020fc:	f7ff f8e8 	bl	80012d0 <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	2b02      	cmp	r3, #2
 8002108:	d901      	bls.n	800210e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800210a:	2303      	movs	r3, #3
 800210c:	e09a      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800210e:	4b43      	ldr	r3, [pc, #268]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d1f0      	bne.n	80020fc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800211a:	4b40      	ldr	r3, [pc, #256]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 800211c:	68da      	ldr	r2, [r3, #12]
 800211e:	4b40      	ldr	r3, [pc, #256]	@ (8002220 <HAL_RCC_OscConfig+0x784>)
 8002120:	4013      	ands	r3, r2
 8002122:	687a      	ldr	r2, [r7, #4]
 8002124:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800212a:	3a01      	subs	r2, #1
 800212c:	0112      	lsls	r2, r2, #4
 800212e:	4311      	orrs	r1, r2
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002134:	0212      	lsls	r2, r2, #8
 8002136:	4311      	orrs	r1, r2
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800213c:	0852      	lsrs	r2, r2, #1
 800213e:	3a01      	subs	r2, #1
 8002140:	0552      	lsls	r2, r2, #21
 8002142:	4311      	orrs	r1, r2
 8002144:	687a      	ldr	r2, [r7, #4]
 8002146:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002148:	0852      	lsrs	r2, r2, #1
 800214a:	3a01      	subs	r2, #1
 800214c:	0652      	lsls	r2, r2, #25
 800214e:	4311      	orrs	r1, r2
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002154:	0912      	lsrs	r2, r2, #4
 8002156:	0452      	lsls	r2, r2, #17
 8002158:	430a      	orrs	r2, r1
 800215a:	4930      	ldr	r1, [pc, #192]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 800215c:	4313      	orrs	r3, r2
 800215e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002160:	4b2e      	ldr	r3, [pc, #184]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a2d      	ldr	r2, [pc, #180]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 8002166:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800216a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800216c:	4b2b      	ldr	r3, [pc, #172]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	4a2a      	ldr	r2, [pc, #168]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 8002172:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002176:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002178:	f7ff f8aa 	bl	80012d0 <HAL_GetTick>
 800217c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800217e:	e008      	b.n	8002192 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002180:	f7ff f8a6 	bl	80012d0 <HAL_GetTick>
 8002184:	4602      	mov	r2, r0
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	2b02      	cmp	r3, #2
 800218c:	d901      	bls.n	8002192 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	e058      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002192:	4b22      	ldr	r3, [pc, #136]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800219a:	2b00      	cmp	r3, #0
 800219c:	d0f0      	beq.n	8002180 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800219e:	e050      	b.n	8002242 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e04f      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021a4:	4b1d      	ldr	r3, [pc, #116]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d148      	bne.n	8002242 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80021b0:	4b1a      	ldr	r3, [pc, #104]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a19      	ldr	r2, [pc, #100]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 80021b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80021ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80021bc:	4b17      	ldr	r3, [pc, #92]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	4a16      	ldr	r2, [pc, #88]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 80021c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80021c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80021c8:	f7ff f882 	bl	80012d0 <HAL_GetTick>
 80021cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021ce:	e008      	b.n	80021e2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021d0:	f7ff f87e 	bl	80012d0 <HAL_GetTick>
 80021d4:	4602      	mov	r2, r0
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	2b02      	cmp	r3, #2
 80021dc:	d901      	bls.n	80021e2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e030      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021e2:	4b0e      	ldr	r3, [pc, #56]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d0f0      	beq.n	80021d0 <HAL_RCC_OscConfig+0x734>
 80021ee:	e028      	b.n	8002242 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80021f0:	69bb      	ldr	r3, [r7, #24]
 80021f2:	2b0c      	cmp	r3, #12
 80021f4:	d023      	beq.n	800223e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021f6:	4b09      	ldr	r3, [pc, #36]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a08      	ldr	r2, [pc, #32]	@ (800221c <HAL_RCC_OscConfig+0x780>)
 80021fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002200:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002202:	f7ff f865 	bl	80012d0 <HAL_GetTick>
 8002206:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002208:	e00c      	b.n	8002224 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800220a:	f7ff f861 	bl	80012d0 <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	2b02      	cmp	r3, #2
 8002216:	d905      	bls.n	8002224 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e013      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
 800221c:	40021000 	.word	0x40021000
 8002220:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002224:	4b09      	ldr	r3, [pc, #36]	@ (800224c <HAL_RCC_OscConfig+0x7b0>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800222c:	2b00      	cmp	r3, #0
 800222e:	d1ec      	bne.n	800220a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002230:	4b06      	ldr	r3, [pc, #24]	@ (800224c <HAL_RCC_OscConfig+0x7b0>)
 8002232:	68da      	ldr	r2, [r3, #12]
 8002234:	4905      	ldr	r1, [pc, #20]	@ (800224c <HAL_RCC_OscConfig+0x7b0>)
 8002236:	4b06      	ldr	r3, [pc, #24]	@ (8002250 <HAL_RCC_OscConfig+0x7b4>)
 8002238:	4013      	ands	r3, r2
 800223a:	60cb      	str	r3, [r1, #12]
 800223c:	e001      	b.n	8002242 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e000      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002242:	2300      	movs	r3, #0
}
 8002244:	4618      	mov	r0, r3
 8002246:	3720      	adds	r7, #32
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	40021000 	.word	0x40021000
 8002250:	feeefffc 	.word	0xfeeefffc

08002254 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d101      	bne.n	8002268 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e0e7      	b.n	8002438 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002268:	4b75      	ldr	r3, [pc, #468]	@ (8002440 <HAL_RCC_ClockConfig+0x1ec>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0307 	and.w	r3, r3, #7
 8002270:	683a      	ldr	r2, [r7, #0]
 8002272:	429a      	cmp	r2, r3
 8002274:	d910      	bls.n	8002298 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002276:	4b72      	ldr	r3, [pc, #456]	@ (8002440 <HAL_RCC_ClockConfig+0x1ec>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f023 0207 	bic.w	r2, r3, #7
 800227e:	4970      	ldr	r1, [pc, #448]	@ (8002440 <HAL_RCC_ClockConfig+0x1ec>)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	4313      	orrs	r3, r2
 8002284:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002286:	4b6e      	ldr	r3, [pc, #440]	@ (8002440 <HAL_RCC_ClockConfig+0x1ec>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0307 	and.w	r3, r3, #7
 800228e:	683a      	ldr	r2, [r7, #0]
 8002290:	429a      	cmp	r2, r3
 8002292:	d001      	beq.n	8002298 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e0cf      	b.n	8002438 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0302 	and.w	r3, r3, #2
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d010      	beq.n	80022c6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	689a      	ldr	r2, [r3, #8]
 80022a8:	4b66      	ldr	r3, [pc, #408]	@ (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d908      	bls.n	80022c6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022b4:	4b63      	ldr	r3, [pc, #396]	@ (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	4960      	ldr	r1, [pc, #384]	@ (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 80022c2:	4313      	orrs	r3, r2
 80022c4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0301 	and.w	r3, r3, #1
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d04c      	beq.n	800236c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	2b03      	cmp	r3, #3
 80022d8:	d107      	bne.n	80022ea <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022da:	4b5a      	ldr	r3, [pc, #360]	@ (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d121      	bne.n	800232a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e0a6      	b.n	8002438 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	d107      	bne.n	8002302 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022f2:	4b54      	ldr	r3, [pc, #336]	@ (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d115      	bne.n	800232a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e09a      	b.n	8002438 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d107      	bne.n	800231a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800230a:	4b4e      	ldr	r3, [pc, #312]	@ (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0302 	and.w	r3, r3, #2
 8002312:	2b00      	cmp	r3, #0
 8002314:	d109      	bne.n	800232a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e08e      	b.n	8002438 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800231a:	4b4a      	ldr	r3, [pc, #296]	@ (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002322:	2b00      	cmp	r3, #0
 8002324:	d101      	bne.n	800232a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e086      	b.n	8002438 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800232a:	4b46      	ldr	r3, [pc, #280]	@ (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	f023 0203 	bic.w	r2, r3, #3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	4943      	ldr	r1, [pc, #268]	@ (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 8002338:	4313      	orrs	r3, r2
 800233a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800233c:	f7fe ffc8 	bl	80012d0 <HAL_GetTick>
 8002340:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002342:	e00a      	b.n	800235a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002344:	f7fe ffc4 	bl	80012d0 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002352:	4293      	cmp	r3, r2
 8002354:	d901      	bls.n	800235a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	e06e      	b.n	8002438 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800235a:	4b3a      	ldr	r3, [pc, #232]	@ (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	f003 020c 	and.w	r2, r3, #12
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	429a      	cmp	r2, r3
 800236a:	d1eb      	bne.n	8002344 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0302 	and.w	r3, r3, #2
 8002374:	2b00      	cmp	r3, #0
 8002376:	d010      	beq.n	800239a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689a      	ldr	r2, [r3, #8]
 800237c:	4b31      	ldr	r3, [pc, #196]	@ (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002384:	429a      	cmp	r2, r3
 8002386:	d208      	bcs.n	800239a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002388:	4b2e      	ldr	r3, [pc, #184]	@ (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	492b      	ldr	r1, [pc, #172]	@ (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 8002396:	4313      	orrs	r3, r2
 8002398:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800239a:	4b29      	ldr	r3, [pc, #164]	@ (8002440 <HAL_RCC_ClockConfig+0x1ec>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0307 	and.w	r3, r3, #7
 80023a2:	683a      	ldr	r2, [r7, #0]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d210      	bcs.n	80023ca <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023a8:	4b25      	ldr	r3, [pc, #148]	@ (8002440 <HAL_RCC_ClockConfig+0x1ec>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f023 0207 	bic.w	r2, r3, #7
 80023b0:	4923      	ldr	r1, [pc, #140]	@ (8002440 <HAL_RCC_ClockConfig+0x1ec>)
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023b8:	4b21      	ldr	r3, [pc, #132]	@ (8002440 <HAL_RCC_ClockConfig+0x1ec>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0307 	and.w	r3, r3, #7
 80023c0:	683a      	ldr	r2, [r7, #0]
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d001      	beq.n	80023ca <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e036      	b.n	8002438 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0304 	and.w	r3, r3, #4
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d008      	beq.n	80023e8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023d6:	4b1b      	ldr	r3, [pc, #108]	@ (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	4918      	ldr	r1, [pc, #96]	@ (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 80023e4:	4313      	orrs	r3, r2
 80023e6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 0308 	and.w	r3, r3, #8
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d009      	beq.n	8002408 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023f4:	4b13      	ldr	r3, [pc, #76]	@ (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	691b      	ldr	r3, [r3, #16]
 8002400:	00db      	lsls	r3, r3, #3
 8002402:	4910      	ldr	r1, [pc, #64]	@ (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 8002404:	4313      	orrs	r3, r2
 8002406:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002408:	f000 f824 	bl	8002454 <HAL_RCC_GetSysClockFreq>
 800240c:	4602      	mov	r2, r0
 800240e:	4b0d      	ldr	r3, [pc, #52]	@ (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	091b      	lsrs	r3, r3, #4
 8002414:	f003 030f 	and.w	r3, r3, #15
 8002418:	490b      	ldr	r1, [pc, #44]	@ (8002448 <HAL_RCC_ClockConfig+0x1f4>)
 800241a:	5ccb      	ldrb	r3, [r1, r3]
 800241c:	f003 031f 	and.w	r3, r3, #31
 8002420:	fa22 f303 	lsr.w	r3, r2, r3
 8002424:	4a09      	ldr	r2, [pc, #36]	@ (800244c <HAL_RCC_ClockConfig+0x1f8>)
 8002426:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002428:	4b09      	ldr	r3, [pc, #36]	@ (8002450 <HAL_RCC_ClockConfig+0x1fc>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4618      	mov	r0, r3
 800242e:	f7fe feff 	bl	8001230 <HAL_InitTick>
 8002432:	4603      	mov	r3, r0
 8002434:	72fb      	strb	r3, [r7, #11]

  return status;
 8002436:	7afb      	ldrb	r3, [r7, #11]
}
 8002438:	4618      	mov	r0, r3
 800243a:	3710      	adds	r7, #16
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	40022000 	.word	0x40022000
 8002444:	40021000 	.word	0x40021000
 8002448:	08008c30 	.word	0x08008c30
 800244c:	20000014 	.word	0x20000014
 8002450:	20000018 	.word	0x20000018

08002454 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002454:	b480      	push	{r7}
 8002456:	b089      	sub	sp, #36	@ 0x24
 8002458:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800245a:	2300      	movs	r3, #0
 800245c:	61fb      	str	r3, [r7, #28]
 800245e:	2300      	movs	r3, #0
 8002460:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002462:	4b3e      	ldr	r3, [pc, #248]	@ (800255c <HAL_RCC_GetSysClockFreq+0x108>)
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	f003 030c 	and.w	r3, r3, #12
 800246a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800246c:	4b3b      	ldr	r3, [pc, #236]	@ (800255c <HAL_RCC_GetSysClockFreq+0x108>)
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	f003 0303 	and.w	r3, r3, #3
 8002474:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d005      	beq.n	8002488 <HAL_RCC_GetSysClockFreq+0x34>
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	2b0c      	cmp	r3, #12
 8002480:	d121      	bne.n	80024c6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2b01      	cmp	r3, #1
 8002486:	d11e      	bne.n	80024c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002488:	4b34      	ldr	r3, [pc, #208]	@ (800255c <HAL_RCC_GetSysClockFreq+0x108>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0308 	and.w	r3, r3, #8
 8002490:	2b00      	cmp	r3, #0
 8002492:	d107      	bne.n	80024a4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002494:	4b31      	ldr	r3, [pc, #196]	@ (800255c <HAL_RCC_GetSysClockFreq+0x108>)
 8002496:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800249a:	0a1b      	lsrs	r3, r3, #8
 800249c:	f003 030f 	and.w	r3, r3, #15
 80024a0:	61fb      	str	r3, [r7, #28]
 80024a2:	e005      	b.n	80024b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80024a4:	4b2d      	ldr	r3, [pc, #180]	@ (800255c <HAL_RCC_GetSysClockFreq+0x108>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	091b      	lsrs	r3, r3, #4
 80024aa:	f003 030f 	and.w	r3, r3, #15
 80024ae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80024b0:	4a2b      	ldr	r2, [pc, #172]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x10c>)
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024b8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d10d      	bne.n	80024dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024c4:	e00a      	b.n	80024dc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	2b04      	cmp	r3, #4
 80024ca:	d102      	bne.n	80024d2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80024cc:	4b25      	ldr	r3, [pc, #148]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x110>)
 80024ce:	61bb      	str	r3, [r7, #24]
 80024d0:	e004      	b.n	80024dc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	2b08      	cmp	r3, #8
 80024d6:	d101      	bne.n	80024dc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80024d8:	4b23      	ldr	r3, [pc, #140]	@ (8002568 <HAL_RCC_GetSysClockFreq+0x114>)
 80024da:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	2b0c      	cmp	r3, #12
 80024e0:	d134      	bne.n	800254c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80024e2:	4b1e      	ldr	r3, [pc, #120]	@ (800255c <HAL_RCC_GetSysClockFreq+0x108>)
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	f003 0303 	and.w	r3, r3, #3
 80024ea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d003      	beq.n	80024fa <HAL_RCC_GetSysClockFreq+0xa6>
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	2b03      	cmp	r3, #3
 80024f6:	d003      	beq.n	8002500 <HAL_RCC_GetSysClockFreq+0xac>
 80024f8:	e005      	b.n	8002506 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80024fa:	4b1a      	ldr	r3, [pc, #104]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x110>)
 80024fc:	617b      	str	r3, [r7, #20]
      break;
 80024fe:	e005      	b.n	800250c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002500:	4b19      	ldr	r3, [pc, #100]	@ (8002568 <HAL_RCC_GetSysClockFreq+0x114>)
 8002502:	617b      	str	r3, [r7, #20]
      break;
 8002504:	e002      	b.n	800250c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	617b      	str	r3, [r7, #20]
      break;
 800250a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800250c:	4b13      	ldr	r3, [pc, #76]	@ (800255c <HAL_RCC_GetSysClockFreq+0x108>)
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	091b      	lsrs	r3, r3, #4
 8002512:	f003 0307 	and.w	r3, r3, #7
 8002516:	3301      	adds	r3, #1
 8002518:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800251a:	4b10      	ldr	r3, [pc, #64]	@ (800255c <HAL_RCC_GetSysClockFreq+0x108>)
 800251c:	68db      	ldr	r3, [r3, #12]
 800251e:	0a1b      	lsrs	r3, r3, #8
 8002520:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002524:	697a      	ldr	r2, [r7, #20]
 8002526:	fb03 f202 	mul.w	r2, r3, r2
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002530:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002532:	4b0a      	ldr	r3, [pc, #40]	@ (800255c <HAL_RCC_GetSysClockFreq+0x108>)
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	0e5b      	lsrs	r3, r3, #25
 8002538:	f003 0303 	and.w	r3, r3, #3
 800253c:	3301      	adds	r3, #1
 800253e:	005b      	lsls	r3, r3, #1
 8002540:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002542:	697a      	ldr	r2, [r7, #20]
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	fbb2 f3f3 	udiv	r3, r2, r3
 800254a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800254c:	69bb      	ldr	r3, [r7, #24]
}
 800254e:	4618      	mov	r0, r3
 8002550:	3724      	adds	r7, #36	@ 0x24
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	40021000 	.word	0x40021000
 8002560:	08008c48 	.word	0x08008c48
 8002564:	00f42400 	.word	0x00f42400
 8002568:	007a1200 	.word	0x007a1200

0800256c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002570:	4b03      	ldr	r3, [pc, #12]	@ (8002580 <HAL_RCC_GetHCLKFreq+0x14>)
 8002572:	681b      	ldr	r3, [r3, #0]
}
 8002574:	4618      	mov	r0, r3
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	20000014 	.word	0x20000014

08002584 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002588:	f7ff fff0 	bl	800256c <HAL_RCC_GetHCLKFreq>
 800258c:	4602      	mov	r2, r0
 800258e:	4b06      	ldr	r3, [pc, #24]	@ (80025a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	0a1b      	lsrs	r3, r3, #8
 8002594:	f003 0307 	and.w	r3, r3, #7
 8002598:	4904      	ldr	r1, [pc, #16]	@ (80025ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800259a:	5ccb      	ldrb	r3, [r1, r3]
 800259c:	f003 031f 	and.w	r3, r3, #31
 80025a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	40021000 	.word	0x40021000
 80025ac:	08008c40 	.word	0x08008c40

080025b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80025b4:	f7ff ffda 	bl	800256c <HAL_RCC_GetHCLKFreq>
 80025b8:	4602      	mov	r2, r0
 80025ba:	4b06      	ldr	r3, [pc, #24]	@ (80025d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	0adb      	lsrs	r3, r3, #11
 80025c0:	f003 0307 	and.w	r3, r3, #7
 80025c4:	4904      	ldr	r1, [pc, #16]	@ (80025d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80025c6:	5ccb      	ldrb	r3, [r1, r3]
 80025c8:	f003 031f 	and.w	r3, r3, #31
 80025cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	40021000 	.word	0x40021000
 80025d8:	08008c40 	.word	0x08008c40

080025dc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b086      	sub	sp, #24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80025e4:	2300      	movs	r3, #0
 80025e6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80025e8:	4b2a      	ldr	r3, [pc, #168]	@ (8002694 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d003      	beq.n	80025fc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80025f4:	f7ff f9ee 	bl	80019d4 <HAL_PWREx_GetVoltageRange>
 80025f8:	6178      	str	r0, [r7, #20]
 80025fa:	e014      	b.n	8002626 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80025fc:	4b25      	ldr	r3, [pc, #148]	@ (8002694 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002600:	4a24      	ldr	r2, [pc, #144]	@ (8002694 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002602:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002606:	6593      	str	r3, [r2, #88]	@ 0x58
 8002608:	4b22      	ldr	r3, [pc, #136]	@ (8002694 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800260a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800260c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002610:	60fb      	str	r3, [r7, #12]
 8002612:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002614:	f7ff f9de 	bl	80019d4 <HAL_PWREx_GetVoltageRange>
 8002618:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800261a:	4b1e      	ldr	r3, [pc, #120]	@ (8002694 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800261c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800261e:	4a1d      	ldr	r2, [pc, #116]	@ (8002694 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002620:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002624:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800262c:	d10b      	bne.n	8002646 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2b80      	cmp	r3, #128	@ 0x80
 8002632:	d919      	bls.n	8002668 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2ba0      	cmp	r3, #160	@ 0xa0
 8002638:	d902      	bls.n	8002640 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800263a:	2302      	movs	r3, #2
 800263c:	613b      	str	r3, [r7, #16]
 800263e:	e013      	b.n	8002668 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002640:	2301      	movs	r3, #1
 8002642:	613b      	str	r3, [r7, #16]
 8002644:	e010      	b.n	8002668 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2b80      	cmp	r3, #128	@ 0x80
 800264a:	d902      	bls.n	8002652 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800264c:	2303      	movs	r3, #3
 800264e:	613b      	str	r3, [r7, #16]
 8002650:	e00a      	b.n	8002668 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2b80      	cmp	r3, #128	@ 0x80
 8002656:	d102      	bne.n	800265e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002658:	2302      	movs	r3, #2
 800265a:	613b      	str	r3, [r7, #16]
 800265c:	e004      	b.n	8002668 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2b70      	cmp	r3, #112	@ 0x70
 8002662:	d101      	bne.n	8002668 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002664:	2301      	movs	r3, #1
 8002666:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002668:	4b0b      	ldr	r3, [pc, #44]	@ (8002698 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f023 0207 	bic.w	r2, r3, #7
 8002670:	4909      	ldr	r1, [pc, #36]	@ (8002698 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	4313      	orrs	r3, r2
 8002676:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002678:	4b07      	ldr	r3, [pc, #28]	@ (8002698 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0307 	and.w	r3, r3, #7
 8002680:	693a      	ldr	r2, [r7, #16]
 8002682:	429a      	cmp	r2, r3
 8002684:	d001      	beq.n	800268a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e000      	b.n	800268c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800268a:	2300      	movs	r3, #0
}
 800268c:	4618      	mov	r0, r3
 800268e:	3718      	adds	r7, #24
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	40021000 	.word	0x40021000
 8002698:	40022000 	.word	0x40022000

0800269c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b086      	sub	sp, #24
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80026a4:	2300      	movs	r3, #0
 80026a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80026a8:	2300      	movs	r3, #0
 80026aa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d041      	beq.n	800273c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80026bc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80026c0:	d02a      	beq.n	8002718 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80026c2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80026c6:	d824      	bhi.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80026c8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80026cc:	d008      	beq.n	80026e0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80026ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80026d2:	d81e      	bhi.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d00a      	beq.n	80026ee <HAL_RCCEx_PeriphCLKConfig+0x52>
 80026d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80026dc:	d010      	beq.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80026de:	e018      	b.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80026e0:	4b86      	ldr	r3, [pc, #536]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	4a85      	ldr	r2, [pc, #532]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026ea:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80026ec:	e015      	b.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	3304      	adds	r3, #4
 80026f2:	2100      	movs	r1, #0
 80026f4:	4618      	mov	r0, r3
 80026f6:	f000 fabb 	bl	8002c70 <RCCEx_PLLSAI1_Config>
 80026fa:	4603      	mov	r3, r0
 80026fc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80026fe:	e00c      	b.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	3320      	adds	r3, #32
 8002704:	2100      	movs	r1, #0
 8002706:	4618      	mov	r0, r3
 8002708:	f000 fba6 	bl	8002e58 <RCCEx_PLLSAI2_Config>
 800270c:	4603      	mov	r3, r0
 800270e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002710:	e003      	b.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	74fb      	strb	r3, [r7, #19]
      break;
 8002716:	e000      	b.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002718:	bf00      	nop
    }

    if(ret == HAL_OK)
 800271a:	7cfb      	ldrb	r3, [r7, #19]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d10b      	bne.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002720:	4b76      	ldr	r3, [pc, #472]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002722:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002726:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800272e:	4973      	ldr	r1, [pc, #460]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002730:	4313      	orrs	r3, r2
 8002732:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002736:	e001      	b.n	800273c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002738:	7cfb      	ldrb	r3, [r7, #19]
 800273a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d041      	beq.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800274c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002750:	d02a      	beq.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002752:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002756:	d824      	bhi.n	80027a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002758:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800275c:	d008      	beq.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800275e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002762:	d81e      	bhi.n	80027a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002764:	2b00      	cmp	r3, #0
 8002766:	d00a      	beq.n	800277e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002768:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800276c:	d010      	beq.n	8002790 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800276e:	e018      	b.n	80027a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002770:	4b62      	ldr	r3, [pc, #392]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	4a61      	ldr	r2, [pc, #388]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002776:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800277a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800277c:	e015      	b.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	3304      	adds	r3, #4
 8002782:	2100      	movs	r1, #0
 8002784:	4618      	mov	r0, r3
 8002786:	f000 fa73 	bl	8002c70 <RCCEx_PLLSAI1_Config>
 800278a:	4603      	mov	r3, r0
 800278c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800278e:	e00c      	b.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	3320      	adds	r3, #32
 8002794:	2100      	movs	r1, #0
 8002796:	4618      	mov	r0, r3
 8002798:	f000 fb5e 	bl	8002e58 <RCCEx_PLLSAI2_Config>
 800279c:	4603      	mov	r3, r0
 800279e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80027a0:	e003      	b.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	74fb      	strb	r3, [r7, #19]
      break;
 80027a6:	e000      	b.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80027a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80027aa:	7cfb      	ldrb	r3, [r7, #19]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d10b      	bne.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80027b0:	4b52      	ldr	r3, [pc, #328]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027b6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80027be:	494f      	ldr	r1, [pc, #316]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027c0:	4313      	orrs	r3, r2
 80027c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80027c6:	e001      	b.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027c8:	7cfb      	ldrb	r3, [r7, #19]
 80027ca:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	f000 80a0 	beq.w	800291a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027da:	2300      	movs	r3, #0
 80027dc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80027de:	4b47      	ldr	r3, [pc, #284]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d101      	bne.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0x152>
 80027ea:	2301      	movs	r3, #1
 80027ec:	e000      	b.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80027ee:	2300      	movs	r3, #0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d00d      	beq.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027f4:	4b41      	ldr	r3, [pc, #260]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027f8:	4a40      	ldr	r2, [pc, #256]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8002800:	4b3e      	ldr	r3, [pc, #248]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002802:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002804:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002808:	60bb      	str	r3, [r7, #8]
 800280a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800280c:	2301      	movs	r3, #1
 800280e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002810:	4b3b      	ldr	r3, [pc, #236]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a3a      	ldr	r2, [pc, #232]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002816:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800281a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800281c:	f7fe fd58 	bl	80012d0 <HAL_GetTick>
 8002820:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002822:	e009      	b.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002824:	f7fe fd54 	bl	80012d0 <HAL_GetTick>
 8002828:	4602      	mov	r2, r0
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	2b02      	cmp	r3, #2
 8002830:	d902      	bls.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	74fb      	strb	r3, [r7, #19]
        break;
 8002836:	e005      	b.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002838:	4b31      	ldr	r3, [pc, #196]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002840:	2b00      	cmp	r3, #0
 8002842:	d0ef      	beq.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002844:	7cfb      	ldrb	r3, [r7, #19]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d15c      	bne.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800284a:	4b2c      	ldr	r3, [pc, #176]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800284c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002850:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002854:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d01f      	beq.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002862:	697a      	ldr	r2, [r7, #20]
 8002864:	429a      	cmp	r2, r3
 8002866:	d019      	beq.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002868:	4b24      	ldr	r3, [pc, #144]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800286a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800286e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002872:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002874:	4b21      	ldr	r3, [pc, #132]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002876:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800287a:	4a20      	ldr	r2, [pc, #128]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800287c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002880:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002884:	4b1d      	ldr	r3, [pc, #116]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800288a:	4a1c      	ldr	r2, [pc, #112]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800288c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002890:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002894:	4a19      	ldr	r2, [pc, #100]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d016      	beq.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a6:	f7fe fd13 	bl	80012d0 <HAL_GetTick>
 80028aa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028ac:	e00b      	b.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028ae:	f7fe fd0f 	bl	80012d0 <HAL_GetTick>
 80028b2:	4602      	mov	r2, r0
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028bc:	4293      	cmp	r3, r2
 80028be:	d902      	bls.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	74fb      	strb	r3, [r7, #19]
            break;
 80028c4:	e006      	b.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028c6:	4b0d      	ldr	r3, [pc, #52]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028cc:	f003 0302 	and.w	r3, r3, #2
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d0ec      	beq.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80028d4:	7cfb      	ldrb	r3, [r7, #19]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d10c      	bne.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028da:	4b08      	ldr	r3, [pc, #32]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80028ea:	4904      	ldr	r1, [pc, #16]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028ec:	4313      	orrs	r3, r2
 80028ee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80028f2:	e009      	b.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80028f4:	7cfb      	ldrb	r3, [r7, #19]
 80028f6:	74bb      	strb	r3, [r7, #18]
 80028f8:	e006      	b.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80028fa:	bf00      	nop
 80028fc:	40021000 	.word	0x40021000
 8002900:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002904:	7cfb      	ldrb	r3, [r7, #19]
 8002906:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002908:	7c7b      	ldrb	r3, [r7, #17]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d105      	bne.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800290e:	4b9e      	ldr	r3, [pc, #632]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002910:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002912:	4a9d      	ldr	r2, [pc, #628]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002914:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002918:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0301 	and.w	r3, r3, #1
 8002922:	2b00      	cmp	r3, #0
 8002924:	d00a      	beq.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002926:	4b98      	ldr	r3, [pc, #608]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002928:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800292c:	f023 0203 	bic.w	r2, r3, #3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002934:	4994      	ldr	r1, [pc, #592]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002936:	4313      	orrs	r3, r2
 8002938:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 0302 	and.w	r3, r3, #2
 8002944:	2b00      	cmp	r3, #0
 8002946:	d00a      	beq.n	800295e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002948:	4b8f      	ldr	r3, [pc, #572]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800294a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800294e:	f023 020c 	bic.w	r2, r3, #12
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002956:	498c      	ldr	r1, [pc, #560]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002958:	4313      	orrs	r3, r2
 800295a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0304 	and.w	r3, r3, #4
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00a      	beq.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800296a:	4b87      	ldr	r3, [pc, #540]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800296c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002970:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002978:	4983      	ldr	r1, [pc, #524]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800297a:	4313      	orrs	r3, r2
 800297c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0308 	and.w	r3, r3, #8
 8002988:	2b00      	cmp	r3, #0
 800298a:	d00a      	beq.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800298c:	4b7e      	ldr	r3, [pc, #504]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800298e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002992:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800299a:	497b      	ldr	r1, [pc, #492]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800299c:	4313      	orrs	r3, r2
 800299e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0310 	and.w	r3, r3, #16
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d00a      	beq.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80029ae:	4b76      	ldr	r3, [pc, #472]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029bc:	4972      	ldr	r1, [pc, #456]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029be:	4313      	orrs	r3, r2
 80029c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0320 	and.w	r3, r3, #32
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d00a      	beq.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80029d0:	4b6d      	ldr	r3, [pc, #436]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029d6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029de:	496a      	ldr	r1, [pc, #424]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d00a      	beq.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80029f2:	4b65      	ldr	r3, [pc, #404]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029f8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a00:	4961      	ldr	r1, [pc, #388]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a02:	4313      	orrs	r3, r2
 8002a04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d00a      	beq.n	8002a2a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002a14:	4b5c      	ldr	r3, [pc, #368]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a1a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a22:	4959      	ldr	r1, [pc, #356]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a24:	4313      	orrs	r3, r2
 8002a26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d00a      	beq.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a36:	4b54      	ldr	r3, [pc, #336]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a3c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a44:	4950      	ldr	r1, [pc, #320]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a46:	4313      	orrs	r3, r2
 8002a48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d00a      	beq.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002a58:	4b4b      	ldr	r3, [pc, #300]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a5e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a66:	4948      	ldr	r1, [pc, #288]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d00a      	beq.n	8002a90 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002a7a:	4b43      	ldr	r3, [pc, #268]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a80:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a88:	493f      	ldr	r1, [pc, #252]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d028      	beq.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a9c:	4b3a      	ldr	r3, [pc, #232]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aa2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002aaa:	4937      	ldr	r1, [pc, #220]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aac:	4313      	orrs	r3, r2
 8002aae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ab6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002aba:	d106      	bne.n	8002aca <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002abc:	4b32      	ldr	r3, [pc, #200]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	4a31      	ldr	r2, [pc, #196]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ac2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ac6:	60d3      	str	r3, [r2, #12]
 8002ac8:	e011      	b.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ace:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ad2:	d10c      	bne.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	3304      	adds	r3, #4
 8002ad8:	2101      	movs	r1, #1
 8002ada:	4618      	mov	r0, r3
 8002adc:	f000 f8c8 	bl	8002c70 <RCCEx_PLLSAI1_Config>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002ae4:	7cfb      	ldrb	r3, [r7, #19]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d001      	beq.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002aea:	7cfb      	ldrb	r3, [r7, #19]
 8002aec:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d028      	beq.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002afa:	4b23      	ldr	r3, [pc, #140]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b00:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b08:	491f      	ldr	r1, [pc, #124]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b14:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b18:	d106      	bne.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b1a:	4b1b      	ldr	r3, [pc, #108]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	4a1a      	ldr	r2, [pc, #104]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b20:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b24:	60d3      	str	r3, [r2, #12]
 8002b26:	e011      	b.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b2c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b30:	d10c      	bne.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	3304      	adds	r3, #4
 8002b36:	2101      	movs	r1, #1
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f000 f899 	bl	8002c70 <RCCEx_PLLSAI1_Config>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b42:	7cfb      	ldrb	r3, [r7, #19]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002b48:	7cfb      	ldrb	r3, [r7, #19]
 8002b4a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d02b      	beq.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002b58:	4b0b      	ldr	r3, [pc, #44]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b5e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b66:	4908      	ldr	r1, [pc, #32]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b72:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b76:	d109      	bne.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b78:	4b03      	ldr	r3, [pc, #12]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	4a02      	ldr	r2, [pc, #8]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b82:	60d3      	str	r3, [r2, #12]
 8002b84:	e014      	b.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002b86:	bf00      	nop
 8002b88:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b90:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b94:	d10c      	bne.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	3304      	adds	r3, #4
 8002b9a:	2101      	movs	r1, #1
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f000 f867 	bl	8002c70 <RCCEx_PLLSAI1_Config>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ba6:	7cfb      	ldrb	r3, [r7, #19]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d001      	beq.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002bac:	7cfb      	ldrb	r3, [r7, #19]
 8002bae:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d02f      	beq.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002bbc:	4b2b      	ldr	r3, [pc, #172]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bc2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002bca:	4928      	ldr	r1, [pc, #160]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002bd6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002bda:	d10d      	bne.n	8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	3304      	adds	r3, #4
 8002be0:	2102      	movs	r1, #2
 8002be2:	4618      	mov	r0, r3
 8002be4:	f000 f844 	bl	8002c70 <RCCEx_PLLSAI1_Config>
 8002be8:	4603      	mov	r3, r0
 8002bea:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002bec:	7cfb      	ldrb	r3, [r7, #19]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d014      	beq.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002bf2:	7cfb      	ldrb	r3, [r7, #19]
 8002bf4:	74bb      	strb	r3, [r7, #18]
 8002bf6:	e011      	b.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002bfc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c00:	d10c      	bne.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	3320      	adds	r3, #32
 8002c06:	2102      	movs	r1, #2
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f000 f925 	bl	8002e58 <RCCEx_PLLSAI2_Config>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c12:	7cfb      	ldrb	r3, [r7, #19]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d001      	beq.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002c18:	7cfb      	ldrb	r3, [r7, #19]
 8002c1a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d00a      	beq.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002c28:	4b10      	ldr	r3, [pc, #64]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c2e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c36:	490d      	ldr	r1, [pc, #52]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d00b      	beq.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002c4a:	4b08      	ldr	r3, [pc, #32]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c50:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c5a:	4904      	ldr	r1, [pc, #16]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002c62:	7cbb      	ldrb	r3, [r7, #18]
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3718      	adds	r7, #24
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	40021000 	.word	0x40021000

08002c70 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002c7e:	4b75      	ldr	r3, [pc, #468]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	f003 0303 	and.w	r3, r3, #3
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d018      	beq.n	8002cbc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002c8a:	4b72      	ldr	r3, [pc, #456]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	f003 0203 	and.w	r2, r3, #3
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d10d      	bne.n	8002cb6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
       ||
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d009      	beq.n	8002cb6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002ca2:	4b6c      	ldr	r3, [pc, #432]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ca4:	68db      	ldr	r3, [r3, #12]
 8002ca6:	091b      	lsrs	r3, r3, #4
 8002ca8:	f003 0307 	and.w	r3, r3, #7
 8002cac:	1c5a      	adds	r2, r3, #1
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
       ||
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	d047      	beq.n	8002d46 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	73fb      	strb	r3, [r7, #15]
 8002cba:	e044      	b.n	8002d46 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2b03      	cmp	r3, #3
 8002cc2:	d018      	beq.n	8002cf6 <RCCEx_PLLSAI1_Config+0x86>
 8002cc4:	2b03      	cmp	r3, #3
 8002cc6:	d825      	bhi.n	8002d14 <RCCEx_PLLSAI1_Config+0xa4>
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d002      	beq.n	8002cd2 <RCCEx_PLLSAI1_Config+0x62>
 8002ccc:	2b02      	cmp	r3, #2
 8002cce:	d009      	beq.n	8002ce4 <RCCEx_PLLSAI1_Config+0x74>
 8002cd0:	e020      	b.n	8002d14 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002cd2:	4b60      	ldr	r3, [pc, #384]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0302 	and.w	r3, r3, #2
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d11d      	bne.n	8002d1a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ce2:	e01a      	b.n	8002d1a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002ce4:	4b5b      	ldr	r3, [pc, #364]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d116      	bne.n	8002d1e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cf4:	e013      	b.n	8002d1e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002cf6:	4b57      	ldr	r3, [pc, #348]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d10f      	bne.n	8002d22 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002d02:	4b54      	ldr	r3, [pc, #336]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d109      	bne.n	8002d22 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002d12:	e006      	b.n	8002d22 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	73fb      	strb	r3, [r7, #15]
      break;
 8002d18:	e004      	b.n	8002d24 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d1a:	bf00      	nop
 8002d1c:	e002      	b.n	8002d24 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d1e:	bf00      	nop
 8002d20:	e000      	b.n	8002d24 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d22:	bf00      	nop
    }

    if(status == HAL_OK)
 8002d24:	7bfb      	ldrb	r3, [r7, #15]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d10d      	bne.n	8002d46 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002d2a:	4b4a      	ldr	r3, [pc, #296]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6819      	ldr	r1, [r3, #0]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	011b      	lsls	r3, r3, #4
 8002d3e:	430b      	orrs	r3, r1
 8002d40:	4944      	ldr	r1, [pc, #272]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d42:	4313      	orrs	r3, r2
 8002d44:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002d46:	7bfb      	ldrb	r3, [r7, #15]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d17d      	bne.n	8002e48 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002d4c:	4b41      	ldr	r3, [pc, #260]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a40      	ldr	r2, [pc, #256]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d52:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002d56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d58:	f7fe faba 	bl	80012d0 <HAL_GetTick>
 8002d5c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002d5e:	e009      	b.n	8002d74 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002d60:	f7fe fab6 	bl	80012d0 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d902      	bls.n	8002d74 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	73fb      	strb	r3, [r7, #15]
        break;
 8002d72:	e005      	b.n	8002d80 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002d74:	4b37      	ldr	r3, [pc, #220]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d1ef      	bne.n	8002d60 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002d80:	7bfb      	ldrb	r3, [r7, #15]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d160      	bne.n	8002e48 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d111      	bne.n	8002db0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d8c:	4b31      	ldr	r3, [pc, #196]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d8e:	691b      	ldr	r3, [r3, #16]
 8002d90:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002d94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d98:	687a      	ldr	r2, [r7, #4]
 8002d9a:	6892      	ldr	r2, [r2, #8]
 8002d9c:	0211      	lsls	r1, r2, #8
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	68d2      	ldr	r2, [r2, #12]
 8002da2:	0912      	lsrs	r2, r2, #4
 8002da4:	0452      	lsls	r2, r2, #17
 8002da6:	430a      	orrs	r2, r1
 8002da8:	492a      	ldr	r1, [pc, #168]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002daa:	4313      	orrs	r3, r2
 8002dac:	610b      	str	r3, [r1, #16]
 8002dae:	e027      	b.n	8002e00 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d112      	bne.n	8002ddc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002db6:	4b27      	ldr	r3, [pc, #156]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002dbe:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	6892      	ldr	r2, [r2, #8]
 8002dc6:	0211      	lsls	r1, r2, #8
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	6912      	ldr	r2, [r2, #16]
 8002dcc:	0852      	lsrs	r2, r2, #1
 8002dce:	3a01      	subs	r2, #1
 8002dd0:	0552      	lsls	r2, r2, #21
 8002dd2:	430a      	orrs	r2, r1
 8002dd4:	491f      	ldr	r1, [pc, #124]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	610b      	str	r3, [r1, #16]
 8002dda:	e011      	b.n	8002e00 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ddc:	4b1d      	ldr	r3, [pc, #116]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dde:	691b      	ldr	r3, [r3, #16]
 8002de0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002de4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	6892      	ldr	r2, [r2, #8]
 8002dec:	0211      	lsls	r1, r2, #8
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	6952      	ldr	r2, [r2, #20]
 8002df2:	0852      	lsrs	r2, r2, #1
 8002df4:	3a01      	subs	r2, #1
 8002df6:	0652      	lsls	r2, r2, #25
 8002df8:	430a      	orrs	r2, r1
 8002dfa:	4916      	ldr	r1, [pc, #88]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002e00:	4b14      	ldr	r3, [pc, #80]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a13      	ldr	r2, [pc, #76]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e06:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002e0a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e0c:	f7fe fa60 	bl	80012d0 <HAL_GetTick>
 8002e10:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002e12:	e009      	b.n	8002e28 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002e14:	f7fe fa5c 	bl	80012d0 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d902      	bls.n	8002e28 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	73fb      	strb	r3, [r7, #15]
          break;
 8002e26:	e005      	b.n	8002e34 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002e28:	4b0a      	ldr	r3, [pc, #40]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d0ef      	beq.n	8002e14 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002e34:	7bfb      	ldrb	r3, [r7, #15]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d106      	bne.n	8002e48 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002e3a:	4b06      	ldr	r3, [pc, #24]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e3c:	691a      	ldr	r2, [r3, #16]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	699b      	ldr	r3, [r3, #24]
 8002e42:	4904      	ldr	r1, [pc, #16]	@ (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e44:	4313      	orrs	r3, r2
 8002e46:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002e48:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3710      	adds	r7, #16
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	40021000 	.word	0x40021000

08002e58 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002e62:	2300      	movs	r3, #0
 8002e64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002e66:	4b6a      	ldr	r3, [pc, #424]	@ (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	f003 0303 	and.w	r3, r3, #3
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d018      	beq.n	8002ea4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002e72:	4b67      	ldr	r3, [pc, #412]	@ (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	f003 0203 	and.w	r2, r3, #3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d10d      	bne.n	8002e9e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
       ||
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d009      	beq.n	8002e9e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002e8a:	4b61      	ldr	r3, [pc, #388]	@ (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	091b      	lsrs	r3, r3, #4
 8002e90:	f003 0307 	and.w	r3, r3, #7
 8002e94:	1c5a      	adds	r2, r3, #1
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
       ||
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	d047      	beq.n	8002f2e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	73fb      	strb	r3, [r7, #15]
 8002ea2:	e044      	b.n	8002f2e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	2b03      	cmp	r3, #3
 8002eaa:	d018      	beq.n	8002ede <RCCEx_PLLSAI2_Config+0x86>
 8002eac:	2b03      	cmp	r3, #3
 8002eae:	d825      	bhi.n	8002efc <RCCEx_PLLSAI2_Config+0xa4>
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d002      	beq.n	8002eba <RCCEx_PLLSAI2_Config+0x62>
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d009      	beq.n	8002ecc <RCCEx_PLLSAI2_Config+0x74>
 8002eb8:	e020      	b.n	8002efc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002eba:	4b55      	ldr	r3, [pc, #340]	@ (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0302 	and.w	r3, r3, #2
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d11d      	bne.n	8002f02 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002eca:	e01a      	b.n	8002f02 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002ecc:	4b50      	ldr	r3, [pc, #320]	@ (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d116      	bne.n	8002f06 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002edc:	e013      	b.n	8002f06 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002ede:	4b4c      	ldr	r3, [pc, #304]	@ (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d10f      	bne.n	8002f0a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002eea:	4b49      	ldr	r3, [pc, #292]	@ (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d109      	bne.n	8002f0a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002efa:	e006      	b.n	8002f0a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	73fb      	strb	r3, [r7, #15]
      break;
 8002f00:	e004      	b.n	8002f0c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f02:	bf00      	nop
 8002f04:	e002      	b.n	8002f0c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f06:	bf00      	nop
 8002f08:	e000      	b.n	8002f0c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f0a:	bf00      	nop
    }

    if(status == HAL_OK)
 8002f0c:	7bfb      	ldrb	r3, [r7, #15]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d10d      	bne.n	8002f2e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002f12:	4b3f      	ldr	r3, [pc, #252]	@ (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6819      	ldr	r1, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	3b01      	subs	r3, #1
 8002f24:	011b      	lsls	r3, r3, #4
 8002f26:	430b      	orrs	r3, r1
 8002f28:	4939      	ldr	r1, [pc, #228]	@ (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002f2e:	7bfb      	ldrb	r3, [r7, #15]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d167      	bne.n	8003004 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002f34:	4b36      	ldr	r3, [pc, #216]	@ (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a35      	ldr	r2, [pc, #212]	@ (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f3e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f40:	f7fe f9c6 	bl	80012d0 <HAL_GetTick>
 8002f44:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002f46:	e009      	b.n	8002f5c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002f48:	f7fe f9c2 	bl	80012d0 <HAL_GetTick>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d902      	bls.n	8002f5c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	73fb      	strb	r3, [r7, #15]
        break;
 8002f5a:	e005      	b.n	8002f68 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002f5c:	4b2c      	ldr	r3, [pc, #176]	@ (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d1ef      	bne.n	8002f48 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002f68:	7bfb      	ldrb	r3, [r7, #15]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d14a      	bne.n	8003004 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d111      	bne.n	8002f98 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002f74:	4b26      	ldr	r3, [pc, #152]	@ (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f76:	695b      	ldr	r3, [r3, #20]
 8002f78:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002f7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	6892      	ldr	r2, [r2, #8]
 8002f84:	0211      	lsls	r1, r2, #8
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	68d2      	ldr	r2, [r2, #12]
 8002f8a:	0912      	lsrs	r2, r2, #4
 8002f8c:	0452      	lsls	r2, r2, #17
 8002f8e:	430a      	orrs	r2, r1
 8002f90:	491f      	ldr	r1, [pc, #124]	@ (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f92:	4313      	orrs	r3, r2
 8002f94:	614b      	str	r3, [r1, #20]
 8002f96:	e011      	b.n	8002fbc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002f98:	4b1d      	ldr	r3, [pc, #116]	@ (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f9a:	695b      	ldr	r3, [r3, #20]
 8002f9c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002fa0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002fa4:	687a      	ldr	r2, [r7, #4]
 8002fa6:	6892      	ldr	r2, [r2, #8]
 8002fa8:	0211      	lsls	r1, r2, #8
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	6912      	ldr	r2, [r2, #16]
 8002fae:	0852      	lsrs	r2, r2, #1
 8002fb0:	3a01      	subs	r2, #1
 8002fb2:	0652      	lsls	r2, r2, #25
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	4916      	ldr	r1, [pc, #88]	@ (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002fbc:	4b14      	ldr	r3, [pc, #80]	@ (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a13      	ldr	r2, [pc, #76]	@ (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fc6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fc8:	f7fe f982 	bl	80012d0 <HAL_GetTick>
 8002fcc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002fce:	e009      	b.n	8002fe4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002fd0:	f7fe f97e 	bl	80012d0 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d902      	bls.n	8002fe4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	73fb      	strb	r3, [r7, #15]
          break;
 8002fe2:	e005      	b.n	8002ff0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002fe4:	4b0a      	ldr	r3, [pc, #40]	@ (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d0ef      	beq.n	8002fd0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002ff0:	7bfb      	ldrb	r3, [r7, #15]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d106      	bne.n	8003004 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002ff6:	4b06      	ldr	r3, [pc, #24]	@ (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ff8:	695a      	ldr	r2, [r3, #20]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	695b      	ldr	r3, [r3, #20]
 8002ffe:	4904      	ldr	r1, [pc, #16]	@ (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003000:	4313      	orrs	r3, r2
 8003002:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003004:	7bfb      	ldrb	r3, [r7, #15]
}
 8003006:	4618      	mov	r0, r3
 8003008:	3710      	adds	r7, #16
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	40021000 	.word	0x40021000

08003014 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d101      	bne.n	8003026 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e095      	b.n	8003152 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800302a:	2b00      	cmp	r3, #0
 800302c:	d108      	bne.n	8003040 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003036:	d009      	beq.n	800304c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	61da      	str	r2, [r3, #28]
 800303e:	e005      	b.n	800304c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003058:	b2db      	uxtb	r3, r3
 800305a:	2b00      	cmp	r3, #0
 800305c:	d106      	bne.n	800306c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f7fd fe92 	bl	8000d90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2202      	movs	r2, #2
 8003070:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003082:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800308c:	d902      	bls.n	8003094 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800308e:	2300      	movs	r3, #0
 8003090:	60fb      	str	r3, [r7, #12]
 8003092:	e002      	b.n	800309a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003094:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003098:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80030a2:	d007      	beq.n	80030b4 <HAL_SPI_Init+0xa0>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80030ac:	d002      	beq.n	80030b4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2200      	movs	r2, #0
 80030b2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80030c4:	431a      	orrs	r2, r3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	691b      	ldr	r3, [r3, #16]
 80030ca:	f003 0302 	and.w	r3, r3, #2
 80030ce:	431a      	orrs	r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	695b      	ldr	r3, [r3, #20]
 80030d4:	f003 0301 	and.w	r3, r3, #1
 80030d8:	431a      	orrs	r2, r3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	699b      	ldr	r3, [r3, #24]
 80030de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030e2:	431a      	orrs	r2, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	69db      	ldr	r3, [r3, #28]
 80030e8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80030ec:	431a      	orrs	r2, r3
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6a1b      	ldr	r3, [r3, #32]
 80030f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030f6:	ea42 0103 	orr.w	r1, r2, r3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030fe:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	430a      	orrs	r2, r1
 8003108:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	699b      	ldr	r3, [r3, #24]
 800310e:	0c1b      	lsrs	r3, r3, #16
 8003110:	f003 0204 	and.w	r2, r3, #4
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003118:	f003 0310 	and.w	r3, r3, #16
 800311c:	431a      	orrs	r2, r3
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003122:	f003 0308 	and.w	r3, r3, #8
 8003126:	431a      	orrs	r2, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003130:	ea42 0103 	orr.w	r1, r2, r3
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	430a      	orrs	r2, r1
 8003140:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2200      	movs	r2, #0
 8003146:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2201      	movs	r2, #1
 800314c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	3710      	adds	r7, #16
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}

0800315a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800315a:	b580      	push	{r7, lr}
 800315c:	b088      	sub	sp, #32
 800315e:	af00      	add	r7, sp, #0
 8003160:	60f8      	str	r0, [r7, #12]
 8003162:	60b9      	str	r1, [r7, #8]
 8003164:	603b      	str	r3, [r7, #0]
 8003166:	4613      	mov	r3, r2
 8003168:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800316a:	f7fe f8b1 	bl	80012d0 <HAL_GetTick>
 800316e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003170:	88fb      	ldrh	r3, [r7, #6]
 8003172:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800317a:	b2db      	uxtb	r3, r3
 800317c:	2b01      	cmp	r3, #1
 800317e:	d001      	beq.n	8003184 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003180:	2302      	movs	r3, #2
 8003182:	e15c      	b.n	800343e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d002      	beq.n	8003190 <HAL_SPI_Transmit+0x36>
 800318a:	88fb      	ldrh	r3, [r7, #6]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d101      	bne.n	8003194 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	e154      	b.n	800343e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800319a:	2b01      	cmp	r3, #1
 800319c:	d101      	bne.n	80031a2 <HAL_SPI_Transmit+0x48>
 800319e:	2302      	movs	r3, #2
 80031a0:	e14d      	b.n	800343e <HAL_SPI_Transmit+0x2e4>
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2201      	movs	r2, #1
 80031a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2203      	movs	r2, #3
 80031ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2200      	movs	r2, #0
 80031b6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	68ba      	ldr	r2, [r7, #8]
 80031bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	88fa      	ldrh	r2, [r7, #6]
 80031c2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	88fa      	ldrh	r2, [r7, #6]
 80031c8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2200      	movs	r2, #0
 80031ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2200      	movs	r2, #0
 80031d4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2200      	movs	r2, #0
 80031dc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2200      	movs	r2, #0
 80031e4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2200      	movs	r2, #0
 80031ea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031f4:	d10f      	bne.n	8003216 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003204:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003214:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003220:	2b40      	cmp	r3, #64	@ 0x40
 8003222:	d007      	beq.n	8003234 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003232:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800323c:	d952      	bls.n	80032e4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d002      	beq.n	800324c <HAL_SPI_Transmit+0xf2>
 8003246:	8b7b      	ldrh	r3, [r7, #26]
 8003248:	2b01      	cmp	r3, #1
 800324a:	d145      	bne.n	80032d8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003250:	881a      	ldrh	r2, [r3, #0]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800325c:	1c9a      	adds	r2, r3, #2
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003266:	b29b      	uxth	r3, r3
 8003268:	3b01      	subs	r3, #1
 800326a:	b29a      	uxth	r2, r3
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003270:	e032      	b.n	80032d8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	f003 0302 	and.w	r3, r3, #2
 800327c:	2b02      	cmp	r3, #2
 800327e:	d112      	bne.n	80032a6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003284:	881a      	ldrh	r2, [r3, #0]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003290:	1c9a      	adds	r2, r3, #2
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800329a:	b29b      	uxth	r3, r3
 800329c:	3b01      	subs	r3, #1
 800329e:	b29a      	uxth	r2, r3
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80032a4:	e018      	b.n	80032d8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032a6:	f7fe f813 	bl	80012d0 <HAL_GetTick>
 80032aa:	4602      	mov	r2, r0
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	683a      	ldr	r2, [r7, #0]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d803      	bhi.n	80032be <HAL_SPI_Transmit+0x164>
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032bc:	d102      	bne.n	80032c4 <HAL_SPI_Transmit+0x16a>
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d109      	bne.n	80032d8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80032d4:	2303      	movs	r3, #3
 80032d6:	e0b2      	b.n	800343e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032dc:	b29b      	uxth	r3, r3
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d1c7      	bne.n	8003272 <HAL_SPI_Transmit+0x118>
 80032e2:	e083      	b.n	80033ec <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d002      	beq.n	80032f2 <HAL_SPI_Transmit+0x198>
 80032ec:	8b7b      	ldrh	r3, [r7, #26]
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d177      	bne.n	80033e2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d912      	bls.n	8003322 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003300:	881a      	ldrh	r2, [r3, #0]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800330c:	1c9a      	adds	r2, r3, #2
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003316:	b29b      	uxth	r3, r3
 8003318:	3b02      	subs	r3, #2
 800331a:	b29a      	uxth	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003320:	e05f      	b.n	80033e2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	330c      	adds	r3, #12
 800332c:	7812      	ldrb	r2, [r2, #0]
 800332e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003334:	1c5a      	adds	r2, r3, #1
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800333e:	b29b      	uxth	r3, r3
 8003340:	3b01      	subs	r3, #1
 8003342:	b29a      	uxth	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003348:	e04b      	b.n	80033e2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	f003 0302 	and.w	r3, r3, #2
 8003354:	2b02      	cmp	r3, #2
 8003356:	d12b      	bne.n	80033b0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800335c:	b29b      	uxth	r3, r3
 800335e:	2b01      	cmp	r3, #1
 8003360:	d912      	bls.n	8003388 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003366:	881a      	ldrh	r2, [r3, #0]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003372:	1c9a      	adds	r2, r3, #2
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800337c:	b29b      	uxth	r3, r3
 800337e:	3b02      	subs	r3, #2
 8003380:	b29a      	uxth	r2, r3
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003386:	e02c      	b.n	80033e2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	330c      	adds	r3, #12
 8003392:	7812      	ldrb	r2, [r2, #0]
 8003394:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800339a:	1c5a      	adds	r2, r3, #1
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	3b01      	subs	r3, #1
 80033a8:	b29a      	uxth	r2, r3
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80033ae:	e018      	b.n	80033e2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80033b0:	f7fd ff8e 	bl	80012d0 <HAL_GetTick>
 80033b4:	4602      	mov	r2, r0
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	1ad3      	subs	r3, r2, r3
 80033ba:	683a      	ldr	r2, [r7, #0]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d803      	bhi.n	80033c8 <HAL_SPI_Transmit+0x26e>
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033c6:	d102      	bne.n	80033ce <HAL_SPI_Transmit+0x274>
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d109      	bne.n	80033e2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2201      	movs	r2, #1
 80033d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e02d      	b.n	800343e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d1ae      	bne.n	800334a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80033ec:	69fa      	ldr	r2, [r7, #28]
 80033ee:	6839      	ldr	r1, [r7, #0]
 80033f0:	68f8      	ldr	r0, [r7, #12]
 80033f2:	f000 fb65 	bl	8003ac0 <SPI_EndRxTxTransaction>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d002      	beq.n	8003402 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2220      	movs	r2, #32
 8003400:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d10a      	bne.n	8003420 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800340a:	2300      	movs	r3, #0
 800340c:	617b      	str	r3, [r7, #20]
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	617b      	str	r3, [r7, #20]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	617b      	str	r3, [r7, #20]
 800341e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2200      	movs	r2, #0
 800342c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003434:	2b00      	cmp	r3, #0
 8003436:	d001      	beq.n	800343c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e000      	b.n	800343e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800343c:	2300      	movs	r3, #0
  }
}
 800343e:	4618      	mov	r0, r3
 8003440:	3720      	adds	r7, #32
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}

08003446 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003446:	b580      	push	{r7, lr}
 8003448:	b08a      	sub	sp, #40	@ 0x28
 800344a:	af00      	add	r7, sp, #0
 800344c:	60f8      	str	r0, [r7, #12]
 800344e:	60b9      	str	r1, [r7, #8]
 8003450:	607a      	str	r2, [r7, #4]
 8003452:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003454:	2301      	movs	r3, #1
 8003456:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003458:	f7fd ff3a 	bl	80012d0 <HAL_GetTick>
 800345c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003464:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800346c:	887b      	ldrh	r3, [r7, #2]
 800346e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003470:	887b      	ldrh	r3, [r7, #2]
 8003472:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003474:	7ffb      	ldrb	r3, [r7, #31]
 8003476:	2b01      	cmp	r3, #1
 8003478:	d00c      	beq.n	8003494 <HAL_SPI_TransmitReceive+0x4e>
 800347a:	69bb      	ldr	r3, [r7, #24]
 800347c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003480:	d106      	bne.n	8003490 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d102      	bne.n	8003490 <HAL_SPI_TransmitReceive+0x4a>
 800348a:	7ffb      	ldrb	r3, [r7, #31]
 800348c:	2b04      	cmp	r3, #4
 800348e:	d001      	beq.n	8003494 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003490:	2302      	movs	r3, #2
 8003492:	e1f3      	b.n	800387c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d005      	beq.n	80034a6 <HAL_SPI_TransmitReceive+0x60>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d002      	beq.n	80034a6 <HAL_SPI_TransmitReceive+0x60>
 80034a0:	887b      	ldrh	r3, [r7, #2]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d101      	bne.n	80034aa <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e1e8      	b.n	800387c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d101      	bne.n	80034b8 <HAL_SPI_TransmitReceive+0x72>
 80034b4:	2302      	movs	r3, #2
 80034b6:	e1e1      	b.n	800387c <HAL_SPI_TransmitReceive+0x436>
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	2b04      	cmp	r3, #4
 80034ca:	d003      	beq.n	80034d4 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2205      	movs	r2, #5
 80034d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2200      	movs	r2, #0
 80034d8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	887a      	ldrh	r2, [r7, #2]
 80034e4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	887a      	ldrh	r2, [r7, #2]
 80034ec:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	68ba      	ldr	r2, [r7, #8]
 80034f4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	887a      	ldrh	r2, [r7, #2]
 80034fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	887a      	ldrh	r2, [r7, #2]
 8003500:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2200      	movs	r2, #0
 8003506:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2200      	movs	r2, #0
 800350c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003516:	d802      	bhi.n	800351e <HAL_SPI_TransmitReceive+0xd8>
 8003518:	8abb      	ldrh	r3, [r7, #20]
 800351a:	2b01      	cmp	r3, #1
 800351c:	d908      	bls.n	8003530 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	685a      	ldr	r2, [r3, #4]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800352c:	605a      	str	r2, [r3, #4]
 800352e:	e007      	b.n	8003540 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	685a      	ldr	r2, [r3, #4]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800353e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800354a:	2b40      	cmp	r3, #64	@ 0x40
 800354c:	d007      	beq.n	800355e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800355c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003566:	f240 8083 	bls.w	8003670 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d002      	beq.n	8003578 <HAL_SPI_TransmitReceive+0x132>
 8003572:	8afb      	ldrh	r3, [r7, #22]
 8003574:	2b01      	cmp	r3, #1
 8003576:	d16f      	bne.n	8003658 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800357c:	881a      	ldrh	r2, [r3, #0]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003588:	1c9a      	adds	r2, r3, #2
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003592:	b29b      	uxth	r3, r3
 8003594:	3b01      	subs	r3, #1
 8003596:	b29a      	uxth	r2, r3
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800359c:	e05c      	b.n	8003658 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	f003 0302 	and.w	r3, r3, #2
 80035a8:	2b02      	cmp	r3, #2
 80035aa:	d11b      	bne.n	80035e4 <HAL_SPI_TransmitReceive+0x19e>
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035b0:	b29b      	uxth	r3, r3
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d016      	beq.n	80035e4 <HAL_SPI_TransmitReceive+0x19e>
 80035b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d113      	bne.n	80035e4 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035c0:	881a      	ldrh	r2, [r3, #0]
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035cc:	1c9a      	adds	r2, r3, #2
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	3b01      	subs	r3, #1
 80035da:	b29a      	uxth	r2, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80035e0:	2300      	movs	r3, #0
 80035e2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d11c      	bne.n	800362c <HAL_SPI_TransmitReceive+0x1e6>
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80035f8:	b29b      	uxth	r3, r3
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d016      	beq.n	800362c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	68da      	ldr	r2, [r3, #12]
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003608:	b292      	uxth	r2, r2
 800360a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003610:	1c9a      	adds	r2, r3, #2
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800361c:	b29b      	uxth	r3, r3
 800361e:	3b01      	subs	r3, #1
 8003620:	b29a      	uxth	r2, r3
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003628:	2301      	movs	r3, #1
 800362a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800362c:	f7fd fe50 	bl	80012d0 <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	6a3b      	ldr	r3, [r7, #32]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003638:	429a      	cmp	r2, r3
 800363a:	d80d      	bhi.n	8003658 <HAL_SPI_TransmitReceive+0x212>
 800363c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800363e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003642:	d009      	beq.n	8003658 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003654:	2303      	movs	r3, #3
 8003656:	e111      	b.n	800387c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800365c:	b29b      	uxth	r3, r3
 800365e:	2b00      	cmp	r3, #0
 8003660:	d19d      	bne.n	800359e <HAL_SPI_TransmitReceive+0x158>
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003668:	b29b      	uxth	r3, r3
 800366a:	2b00      	cmp	r3, #0
 800366c:	d197      	bne.n	800359e <HAL_SPI_TransmitReceive+0x158>
 800366e:	e0e5      	b.n	800383c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d003      	beq.n	8003680 <HAL_SPI_TransmitReceive+0x23a>
 8003678:	8afb      	ldrh	r3, [r7, #22]
 800367a:	2b01      	cmp	r3, #1
 800367c:	f040 80d1 	bne.w	8003822 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003684:	b29b      	uxth	r3, r3
 8003686:	2b01      	cmp	r3, #1
 8003688:	d912      	bls.n	80036b0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800368e:	881a      	ldrh	r2, [r3, #0]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800369a:	1c9a      	adds	r2, r3, #2
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	3b02      	subs	r3, #2
 80036a8:	b29a      	uxth	r2, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80036ae:	e0b8      	b.n	8003822 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	330c      	adds	r3, #12
 80036ba:	7812      	ldrb	r2, [r2, #0]
 80036bc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c2:	1c5a      	adds	r2, r3, #1
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036cc:	b29b      	uxth	r3, r3
 80036ce:	3b01      	subs	r3, #1
 80036d0:	b29a      	uxth	r2, r3
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036d6:	e0a4      	b.n	8003822 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	f003 0302 	and.w	r3, r3, #2
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d134      	bne.n	8003750 <HAL_SPI_TransmitReceive+0x30a>
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036ea:	b29b      	uxth	r3, r3
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d02f      	beq.n	8003750 <HAL_SPI_TransmitReceive+0x30a>
 80036f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d12c      	bne.n	8003750 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036fa:	b29b      	uxth	r3, r3
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d912      	bls.n	8003726 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003704:	881a      	ldrh	r2, [r3, #0]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003710:	1c9a      	adds	r2, r3, #2
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800371a:	b29b      	uxth	r3, r3
 800371c:	3b02      	subs	r3, #2
 800371e:	b29a      	uxth	r2, r3
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003724:	e012      	b.n	800374c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	330c      	adds	r3, #12
 8003730:	7812      	ldrb	r2, [r2, #0]
 8003732:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003738:	1c5a      	adds	r2, r3, #1
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003742:	b29b      	uxth	r3, r3
 8003744:	3b01      	subs	r3, #1
 8003746:	b29a      	uxth	r2, r3
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800374c:	2300      	movs	r3, #0
 800374e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	f003 0301 	and.w	r3, r3, #1
 800375a:	2b01      	cmp	r3, #1
 800375c:	d148      	bne.n	80037f0 <HAL_SPI_TransmitReceive+0x3aa>
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003764:	b29b      	uxth	r3, r3
 8003766:	2b00      	cmp	r3, #0
 8003768:	d042      	beq.n	80037f0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003770:	b29b      	uxth	r3, r3
 8003772:	2b01      	cmp	r3, #1
 8003774:	d923      	bls.n	80037be <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	68da      	ldr	r2, [r3, #12]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003780:	b292      	uxth	r2, r2
 8003782:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003788:	1c9a      	adds	r2, r3, #2
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003794:	b29b      	uxth	r3, r3
 8003796:	3b02      	subs	r3, #2
 8003798:	b29a      	uxth	r2, r3
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d81f      	bhi.n	80037ec <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	685a      	ldr	r2, [r3, #4]
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80037ba:	605a      	str	r2, [r3, #4]
 80037bc:	e016      	b.n	80037ec <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f103 020c 	add.w	r2, r3, #12
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ca:	7812      	ldrb	r2, [r2, #0]
 80037cc:	b2d2      	uxtb	r2, r2
 80037ce:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d4:	1c5a      	adds	r2, r3, #1
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	3b01      	subs	r3, #1
 80037e4:	b29a      	uxth	r2, r3
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80037ec:	2301      	movs	r3, #1
 80037ee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80037f0:	f7fd fd6e 	bl	80012d0 <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	6a3b      	ldr	r3, [r7, #32]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d803      	bhi.n	8003808 <HAL_SPI_TransmitReceive+0x3c2>
 8003800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003806:	d102      	bne.n	800380e <HAL_SPI_TransmitReceive+0x3c8>
 8003808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800380a:	2b00      	cmp	r3, #0
 800380c:	d109      	bne.n	8003822 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2201      	movs	r2, #1
 8003812:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e02c      	b.n	800387c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003826:	b29b      	uxth	r3, r3
 8003828:	2b00      	cmp	r3, #0
 800382a:	f47f af55 	bne.w	80036d8 <HAL_SPI_TransmitReceive+0x292>
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003834:	b29b      	uxth	r3, r3
 8003836:	2b00      	cmp	r3, #0
 8003838:	f47f af4e 	bne.w	80036d8 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800383c:	6a3a      	ldr	r2, [r7, #32]
 800383e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003840:	68f8      	ldr	r0, [r7, #12]
 8003842:	f000 f93d 	bl	8003ac0 <SPI_EndRxTxTransaction>
 8003846:	4603      	mov	r3, r0
 8003848:	2b00      	cmp	r3, #0
 800384a:	d008      	beq.n	800385e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2220      	movs	r2, #32
 8003850:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2200      	movs	r2, #0
 8003856:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e00e      	b.n	800387c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2201      	movs	r2, #1
 8003862:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2200      	movs	r2, #0
 800386a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003872:	2b00      	cmp	r3, #0
 8003874:	d001      	beq.n	800387a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e000      	b.n	800387c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800387a:	2300      	movs	r3, #0
  }
}
 800387c:	4618      	mov	r0, r3
 800387e:	3728      	adds	r7, #40	@ 0x28
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}

08003884 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b088      	sub	sp, #32
 8003888:	af00      	add	r7, sp, #0
 800388a:	60f8      	str	r0, [r7, #12]
 800388c:	60b9      	str	r1, [r7, #8]
 800388e:	603b      	str	r3, [r7, #0]
 8003890:	4613      	mov	r3, r2
 8003892:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003894:	f7fd fd1c 	bl	80012d0 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800389c:	1a9b      	subs	r3, r3, r2
 800389e:	683a      	ldr	r2, [r7, #0]
 80038a0:	4413      	add	r3, r2
 80038a2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80038a4:	f7fd fd14 	bl	80012d0 <HAL_GetTick>
 80038a8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80038aa:	4b39      	ldr	r3, [pc, #228]	@ (8003990 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	015b      	lsls	r3, r3, #5
 80038b0:	0d1b      	lsrs	r3, r3, #20
 80038b2:	69fa      	ldr	r2, [r7, #28]
 80038b4:	fb02 f303 	mul.w	r3, r2, r3
 80038b8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80038ba:	e054      	b.n	8003966 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038c2:	d050      	beq.n	8003966 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80038c4:	f7fd fd04 	bl	80012d0 <HAL_GetTick>
 80038c8:	4602      	mov	r2, r0
 80038ca:	69bb      	ldr	r3, [r7, #24]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	69fa      	ldr	r2, [r7, #28]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d902      	bls.n	80038da <SPI_WaitFlagStateUntilTimeout+0x56>
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d13d      	bne.n	8003956 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	685a      	ldr	r2, [r3, #4]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80038e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038f2:	d111      	bne.n	8003918 <SPI_WaitFlagStateUntilTimeout+0x94>
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038fc:	d004      	beq.n	8003908 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003906:	d107      	bne.n	8003918 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003916:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800391c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003920:	d10f      	bne.n	8003942 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003930:	601a      	str	r2, [r3, #0]
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003940:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2201      	movs	r2, #1
 8003946:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2200      	movs	r2, #0
 800394e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003952:	2303      	movs	r3, #3
 8003954:	e017      	b.n	8003986 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d101      	bne.n	8003960 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800395c:	2300      	movs	r3, #0
 800395e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	3b01      	subs	r3, #1
 8003964:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	689a      	ldr	r2, [r3, #8]
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	4013      	ands	r3, r2
 8003970:	68ba      	ldr	r2, [r7, #8]
 8003972:	429a      	cmp	r2, r3
 8003974:	bf0c      	ite	eq
 8003976:	2301      	moveq	r3, #1
 8003978:	2300      	movne	r3, #0
 800397a:	b2db      	uxtb	r3, r3
 800397c:	461a      	mov	r2, r3
 800397e:	79fb      	ldrb	r3, [r7, #7]
 8003980:	429a      	cmp	r2, r3
 8003982:	d19b      	bne.n	80038bc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003984:	2300      	movs	r3, #0
}
 8003986:	4618      	mov	r0, r3
 8003988:	3720      	adds	r7, #32
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	20000014 	.word	0x20000014

08003994 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b08a      	sub	sp, #40	@ 0x28
 8003998:	af00      	add	r7, sp, #0
 800399a:	60f8      	str	r0, [r7, #12]
 800399c:	60b9      	str	r1, [r7, #8]
 800399e:	607a      	str	r2, [r7, #4]
 80039a0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80039a2:	2300      	movs	r3, #0
 80039a4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80039a6:	f7fd fc93 	bl	80012d0 <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ae:	1a9b      	subs	r3, r3, r2
 80039b0:	683a      	ldr	r2, [r7, #0]
 80039b2:	4413      	add	r3, r2
 80039b4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80039b6:	f7fd fc8b 	bl	80012d0 <HAL_GetTick>
 80039ba:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	330c      	adds	r3, #12
 80039c2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80039c4:	4b3d      	ldr	r3, [pc, #244]	@ (8003abc <SPI_WaitFifoStateUntilTimeout+0x128>)
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	4613      	mov	r3, r2
 80039ca:	009b      	lsls	r3, r3, #2
 80039cc:	4413      	add	r3, r2
 80039ce:	00da      	lsls	r2, r3, #3
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	0d1b      	lsrs	r3, r3, #20
 80039d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039d6:	fb02 f303 	mul.w	r3, r2, r3
 80039da:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80039dc:	e060      	b.n	8003aa0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80039e4:	d107      	bne.n	80039f6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d104      	bne.n	80039f6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80039f4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039fc:	d050      	beq.n	8003aa0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80039fe:	f7fd fc67 	bl	80012d0 <HAL_GetTick>
 8003a02:	4602      	mov	r2, r0
 8003a04:	6a3b      	ldr	r3, [r7, #32]
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a0a:	429a      	cmp	r2, r3
 8003a0c:	d902      	bls.n	8003a14 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d13d      	bne.n	8003a90 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	685a      	ldr	r2, [r3, #4]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003a22:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a2c:	d111      	bne.n	8003a52 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a36:	d004      	beq.n	8003a42 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a40:	d107      	bne.n	8003a52 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a50:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a5a:	d10f      	bne.n	8003a7c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003a6a:	601a      	str	r2, [r3, #0]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003a7a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2200      	movs	r2, #0
 8003a88:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e010      	b.n	8003ab2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003a90:	69bb      	ldr	r3, [r7, #24]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d101      	bne.n	8003a9a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003a96:	2300      	movs	r3, #0
 8003a98:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003a9a:	69bb      	ldr	r3, [r7, #24]
 8003a9c:	3b01      	subs	r3, #1
 8003a9e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	689a      	ldr	r2, [r3, #8]
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	687a      	ldr	r2, [r7, #4]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d196      	bne.n	80039de <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3728      	adds	r7, #40	@ 0x28
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	20000014 	.word	0x20000014

08003ac0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b086      	sub	sp, #24
 8003ac4:	af02      	add	r7, sp, #8
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	60b9      	str	r1, [r7, #8]
 8003aca:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	9300      	str	r3, [sp, #0]
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003ad8:	68f8      	ldr	r0, [r7, #12]
 8003ada:	f7ff ff5b 	bl	8003994 <SPI_WaitFifoStateUntilTimeout>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d007      	beq.n	8003af4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ae8:	f043 0220 	orr.w	r2, r3, #32
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003af0:	2303      	movs	r3, #3
 8003af2:	e027      	b.n	8003b44 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	9300      	str	r3, [sp, #0]
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	2200      	movs	r2, #0
 8003afc:	2180      	movs	r1, #128	@ 0x80
 8003afe:	68f8      	ldr	r0, [r7, #12]
 8003b00:	f7ff fec0 	bl	8003884 <SPI_WaitFlagStateUntilTimeout>
 8003b04:	4603      	mov	r3, r0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d007      	beq.n	8003b1a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b0e:	f043 0220 	orr.w	r2, r3, #32
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e014      	b.n	8003b44 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	9300      	str	r3, [sp, #0]
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	2200      	movs	r2, #0
 8003b22:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003b26:	68f8      	ldr	r0, [r7, #12]
 8003b28:	f7ff ff34 	bl	8003994 <SPI_WaitFifoStateUntilTimeout>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d007      	beq.n	8003b42 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b36:	f043 0220 	orr.w	r2, r3, #32
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	e000      	b.n	8003b44 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003b42:	2300      	movs	r3, #0
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	3710      	adds	r7, #16
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}

08003b4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d101      	bne.n	8003b5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e040      	b.n	8003be0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d106      	bne.n	8003b74 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f7fd fab0 	bl	80010d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2224      	movs	r2, #36	@ 0x24
 8003b78:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f022 0201 	bic.w	r2, r2, #1
 8003b88:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d002      	beq.n	8003b98 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f000 fedc 	bl	8004950 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f000 fc21 	bl	80043e0 <UART_SetConfig>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d101      	bne.n	8003ba8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e01b      	b.n	8003be0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	685a      	ldr	r2, [r3, #4]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003bb6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	689a      	ldr	r2, [r3, #8]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003bc6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f042 0201 	orr.w	r2, r2, #1
 8003bd6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003bd8:	6878      	ldr	r0, [r7, #4]
 8003bda:	f000 ff5b 	bl	8004a94 <UART_CheckIdleState>
 8003bde:	4603      	mov	r3, r0
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	3708      	adds	r7, #8
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}

08003be8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b08a      	sub	sp, #40	@ 0x28
 8003bec:	af02      	add	r7, sp, #8
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	60b9      	str	r1, [r7, #8]
 8003bf2:	603b      	str	r3, [r7, #0]
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003bfc:	2b20      	cmp	r3, #32
 8003bfe:	d177      	bne.n	8003cf0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d002      	beq.n	8003c0c <HAL_UART_Transmit+0x24>
 8003c06:	88fb      	ldrh	r3, [r7, #6]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d101      	bne.n	8003c10 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e070      	b.n	8003cf2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2221      	movs	r2, #33	@ 0x21
 8003c1c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c1e:	f7fd fb57 	bl	80012d0 <HAL_GetTick>
 8003c22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	88fa      	ldrh	r2, [r7, #6]
 8003c28:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	88fa      	ldrh	r2, [r7, #6]
 8003c30:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c3c:	d108      	bne.n	8003c50 <HAL_UART_Transmit+0x68>
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	691b      	ldr	r3, [r3, #16]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d104      	bne.n	8003c50 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003c46:	2300      	movs	r3, #0
 8003c48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	61bb      	str	r3, [r7, #24]
 8003c4e:	e003      	b.n	8003c58 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c54:	2300      	movs	r3, #0
 8003c56:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003c58:	e02f      	b.n	8003cba <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	9300      	str	r3, [sp, #0]
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	2200      	movs	r2, #0
 8003c62:	2180      	movs	r1, #128	@ 0x80
 8003c64:	68f8      	ldr	r0, [r7, #12]
 8003c66:	f000 ffbd 	bl	8004be4 <UART_WaitOnFlagUntilTimeout>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d004      	beq.n	8003c7a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2220      	movs	r2, #32
 8003c74:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e03b      	b.n	8003cf2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d10b      	bne.n	8003c98 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	881a      	ldrh	r2, [r3, #0]
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c8c:	b292      	uxth	r2, r2
 8003c8e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003c90:	69bb      	ldr	r3, [r7, #24]
 8003c92:	3302      	adds	r3, #2
 8003c94:	61bb      	str	r3, [r7, #24]
 8003c96:	e007      	b.n	8003ca8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c98:	69fb      	ldr	r3, [r7, #28]
 8003c9a:	781a      	ldrb	r2, [r3, #0]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	3301      	adds	r3, #1
 8003ca6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003cae:	b29b      	uxth	r3, r3
 8003cb0:	3b01      	subs	r3, #1
 8003cb2:	b29a      	uxth	r2, r3
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d1c9      	bne.n	8003c5a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	9300      	str	r3, [sp, #0]
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	2140      	movs	r1, #64	@ 0x40
 8003cd0:	68f8      	ldr	r0, [r7, #12]
 8003cd2:	f000 ff87 	bl	8004be4 <UART_WaitOnFlagUntilTimeout>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d004      	beq.n	8003ce6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2220      	movs	r2, #32
 8003ce0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e005      	b.n	8003cf2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2220      	movs	r2, #32
 8003cea:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003cec:	2300      	movs	r3, #0
 8003cee:	e000      	b.n	8003cf2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003cf0:	2302      	movs	r3, #2
  }
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	3720      	adds	r7, #32
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd80      	pop	{r7, pc}
	...

08003cfc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b08a      	sub	sp, #40	@ 0x28
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	60f8      	str	r0, [r7, #12]
 8003d04:	60b9      	str	r1, [r7, #8]
 8003d06:	4613      	mov	r3, r2
 8003d08:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d10:	2b20      	cmp	r3, #32
 8003d12:	d137      	bne.n	8003d84 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d002      	beq.n	8003d20 <HAL_UART_Receive_IT+0x24>
 8003d1a:	88fb      	ldrh	r3, [r7, #6]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d101      	bne.n	8003d24 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e030      	b.n	8003d86 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2200      	movs	r2, #0
 8003d28:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a18      	ldr	r2, [pc, #96]	@ (8003d90 <HAL_UART_Receive_IT+0x94>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d01f      	beq.n	8003d74 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d018      	beq.n	8003d74 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	e853 3f00 	ldrex	r3, [r3]
 8003d4e:	613b      	str	r3, [r7, #16]
   return(result);
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003d56:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	461a      	mov	r2, r3
 8003d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d60:	623b      	str	r3, [r7, #32]
 8003d62:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d64:	69f9      	ldr	r1, [r7, #28]
 8003d66:	6a3a      	ldr	r2, [r7, #32]
 8003d68:	e841 2300 	strex	r3, r2, [r1]
 8003d6c:	61bb      	str	r3, [r7, #24]
   return(result);
 8003d6e:	69bb      	ldr	r3, [r7, #24]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d1e6      	bne.n	8003d42 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003d74:	88fb      	ldrh	r3, [r7, #6]
 8003d76:	461a      	mov	r2, r3
 8003d78:	68b9      	ldr	r1, [r7, #8]
 8003d7a:	68f8      	ldr	r0, [r7, #12]
 8003d7c:	f000 ffa0 	bl	8004cc0 <UART_Start_Receive_IT>
 8003d80:	4603      	mov	r3, r0
 8003d82:	e000      	b.n	8003d86 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003d84:	2302      	movs	r3, #2
  }
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	3728      	adds	r7, #40	@ 0x28
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}
 8003d8e:	bf00      	nop
 8003d90:	40008000 	.word	0x40008000

08003d94 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b0ba      	sub	sp, #232	@ 0xe8
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	69db      	ldr	r3, [r3, #28]
 8003da2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003dba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003dbe:	f640 030f 	movw	r3, #2063	@ 0x80f
 8003dc2:	4013      	ands	r3, r2
 8003dc4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003dc8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d115      	bne.n	8003dfc <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003dd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dd4:	f003 0320 	and.w	r3, r3, #32
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d00f      	beq.n	8003dfc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003ddc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003de0:	f003 0320 	and.w	r3, r3, #32
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d009      	beq.n	8003dfc <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	f000 82ca 	beq.w	8004386 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	4798      	blx	r3
      }
      return;
 8003dfa:	e2c4      	b.n	8004386 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003dfc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	f000 8117 	beq.w	8004034 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003e06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e0a:	f003 0301 	and.w	r3, r3, #1
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d106      	bne.n	8003e20 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003e12:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003e16:	4b85      	ldr	r3, [pc, #532]	@ (800402c <HAL_UART_IRQHandler+0x298>)
 8003e18:	4013      	ands	r3, r2
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	f000 810a 	beq.w	8004034 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003e20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e24:	f003 0301 	and.w	r3, r3, #1
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d011      	beq.n	8003e50 <HAL_UART_IRQHandler+0xbc>
 8003e2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d00b      	beq.n	8003e50 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e46:	f043 0201 	orr.w	r2, r3, #1
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e54:	f003 0302 	and.w	r3, r3, #2
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d011      	beq.n	8003e80 <HAL_UART_IRQHandler+0xec>
 8003e5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e60:	f003 0301 	and.w	r3, r3, #1
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d00b      	beq.n	8003e80 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	2202      	movs	r2, #2
 8003e6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e76:	f043 0204 	orr.w	r2, r3, #4
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e84:	f003 0304 	and.w	r3, r3, #4
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d011      	beq.n	8003eb0 <HAL_UART_IRQHandler+0x11c>
 8003e8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e90:	f003 0301 	and.w	r3, r3, #1
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d00b      	beq.n	8003eb0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2204      	movs	r2, #4
 8003e9e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ea6:	f043 0202 	orr.w	r2, r3, #2
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003eb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003eb4:	f003 0308 	and.w	r3, r3, #8
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d017      	beq.n	8003eec <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003ebc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ec0:	f003 0320 	and.w	r3, r3, #32
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d105      	bne.n	8003ed4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003ec8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ecc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d00b      	beq.n	8003eec <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	2208      	movs	r2, #8
 8003eda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ee2:	f043 0208 	orr.w	r2, r3, #8
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003eec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ef0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d012      	beq.n	8003f1e <HAL_UART_IRQHandler+0x18a>
 8003ef8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003efc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d00c      	beq.n	8003f1e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003f0c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f14:	f043 0220 	orr.w	r2, r3, #32
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	f000 8230 	beq.w	800438a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003f2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f2e:	f003 0320 	and.w	r3, r3, #32
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d00d      	beq.n	8003f52 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003f36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f3a:	f003 0320 	and.w	r3, r3, #32
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d007      	beq.n	8003f52 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d003      	beq.n	8003f52 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f58:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f66:	2b40      	cmp	r3, #64	@ 0x40
 8003f68:	d005      	beq.n	8003f76 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003f6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f6e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d04f      	beq.n	8004016 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f000 ff68 	bl	8004e4c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f86:	2b40      	cmp	r3, #64	@ 0x40
 8003f88:	d141      	bne.n	800400e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	3308      	adds	r3, #8
 8003f90:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f94:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f98:	e853 3f00 	ldrex	r3, [r3]
 8003f9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003fa0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003fa4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003fa8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	3308      	adds	r3, #8
 8003fb2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003fb6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003fba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fbe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003fc2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003fc6:	e841 2300 	strex	r3, r2, [r1]
 8003fca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003fce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d1d9      	bne.n	8003f8a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d013      	beq.n	8004006 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fe2:	4a13      	ldr	r2, [pc, #76]	@ (8004030 <HAL_UART_IRQHandler+0x29c>)
 8003fe4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fea:	4618      	mov	r0, r3
 8003fec:	f7fd faef 	bl	80015ce <HAL_DMA_Abort_IT>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d017      	beq.n	8004026 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004000:	4610      	mov	r0, r2
 8004002:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004004:	e00f      	b.n	8004026 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f000 f9d4 	bl	80043b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800400c:	e00b      	b.n	8004026 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f000 f9d0 	bl	80043b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004014:	e007      	b.n	8004026 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f000 f9cc 	bl	80043b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2200      	movs	r2, #0
 8004020:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004024:	e1b1      	b.n	800438a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004026:	bf00      	nop
    return;
 8004028:	e1af      	b.n	800438a <HAL_UART_IRQHandler+0x5f6>
 800402a:	bf00      	nop
 800402c:	04000120 	.word	0x04000120
 8004030:	08004f15 	.word	0x08004f15

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004038:	2b01      	cmp	r3, #1
 800403a:	f040 816a 	bne.w	8004312 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800403e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004042:	f003 0310 	and.w	r3, r3, #16
 8004046:	2b00      	cmp	r3, #0
 8004048:	f000 8163 	beq.w	8004312 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800404c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004050:	f003 0310 	and.w	r3, r3, #16
 8004054:	2b00      	cmp	r3, #0
 8004056:	f000 815c 	beq.w	8004312 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	2210      	movs	r2, #16
 8004060:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800406c:	2b40      	cmp	r3, #64	@ 0x40
 800406e:	f040 80d4 	bne.w	800421a <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800407e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004082:	2b00      	cmp	r3, #0
 8004084:	f000 80ad 	beq.w	80041e2 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800408e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004092:	429a      	cmp	r2, r3
 8004094:	f080 80a5 	bcs.w	80041e2 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800409e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0320 	and.w	r3, r3, #32
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	f040 8086 	bne.w	80041c0 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80040c0:	e853 3f00 	ldrex	r3, [r3]
 80040c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80040c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80040cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	461a      	mov	r2, r3
 80040da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80040de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80040e2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80040ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80040ee:	e841 2300 	strex	r3, r2, [r1]
 80040f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80040f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d1da      	bne.n	80040b4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	3308      	adds	r3, #8
 8004104:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004106:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004108:	e853 3f00 	ldrex	r3, [r3]
 800410c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800410e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004110:	f023 0301 	bic.w	r3, r3, #1
 8004114:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	3308      	adds	r3, #8
 800411e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004122:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004126:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004128:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800412a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800412e:	e841 2300 	strex	r3, r2, [r1]
 8004132:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004134:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004136:	2b00      	cmp	r3, #0
 8004138:	d1e1      	bne.n	80040fe <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	3308      	adds	r3, #8
 8004140:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004142:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004144:	e853 3f00 	ldrex	r3, [r3]
 8004148:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800414a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800414c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004150:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	3308      	adds	r3, #8
 800415a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800415e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004160:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004162:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004164:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004166:	e841 2300 	strex	r3, r2, [r1]
 800416a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800416c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800416e:	2b00      	cmp	r3, #0
 8004170:	d1e3      	bne.n	800413a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2220      	movs	r2, #32
 8004176:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004186:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004188:	e853 3f00 	ldrex	r3, [r3]
 800418c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800418e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004190:	f023 0310 	bic.w	r3, r3, #16
 8004194:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	461a      	mov	r2, r3
 800419e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80041a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80041a4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041a6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80041a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80041aa:	e841 2300 	strex	r3, r2, [r1]
 80041ae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80041b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d1e4      	bne.n	8004180 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041ba:	4618      	mov	r0, r3
 80041bc:	f7fd f9c9 	bl	8001552 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2202      	movs	r2, #2
 80041c4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80041d2:	b29b      	uxth	r3, r3
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	4619      	mov	r1, r3
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f000 f8f4 	bl	80043c8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80041e0:	e0d5      	b.n	800438e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80041e8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80041ec:	429a      	cmp	r2, r3
 80041ee:	f040 80ce 	bne.w	800438e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 0320 	and.w	r3, r3, #32
 80041fe:	2b20      	cmp	r3, #32
 8004200:	f040 80c5 	bne.w	800438e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2202      	movs	r2, #2
 8004208:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004210:	4619      	mov	r1, r3
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f000 f8d8 	bl	80043c8 <HAL_UARTEx_RxEventCallback>
      return;
 8004218:	e0b9      	b.n	800438e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004226:	b29b      	uxth	r3, r3
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004234:	b29b      	uxth	r3, r3
 8004236:	2b00      	cmp	r3, #0
 8004238:	f000 80ab 	beq.w	8004392 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 800423c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004240:	2b00      	cmp	r3, #0
 8004242:	f000 80a6 	beq.w	8004392 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800424c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800424e:	e853 3f00 	ldrex	r3, [r3]
 8004252:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004256:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800425a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	461a      	mov	r2, r3
 8004264:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004268:	647b      	str	r3, [r7, #68]	@ 0x44
 800426a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800426c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800426e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004270:	e841 2300 	strex	r3, r2, [r1]
 8004274:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004276:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004278:	2b00      	cmp	r3, #0
 800427a:	d1e4      	bne.n	8004246 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	3308      	adds	r3, #8
 8004282:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004286:	e853 3f00 	ldrex	r3, [r3]
 800428a:	623b      	str	r3, [r7, #32]
   return(result);
 800428c:	6a3b      	ldr	r3, [r7, #32]
 800428e:	f023 0301 	bic.w	r3, r3, #1
 8004292:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	3308      	adds	r3, #8
 800429c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80042a0:	633a      	str	r2, [r7, #48]	@ 0x30
 80042a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80042a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042a8:	e841 2300 	strex	r3, r2, [r1]
 80042ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80042ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d1e3      	bne.n	800427c <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2220      	movs	r2, #32
 80042b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2200      	movs	r2, #0
 80042c0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2200      	movs	r2, #0
 80042c6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	e853 3f00 	ldrex	r3, [r3]
 80042d4:	60fb      	str	r3, [r7, #12]
   return(result);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	f023 0310 	bic.w	r3, r3, #16
 80042dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	461a      	mov	r2, r3
 80042e6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80042ea:	61fb      	str	r3, [r7, #28]
 80042ec:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ee:	69b9      	ldr	r1, [r7, #24]
 80042f0:	69fa      	ldr	r2, [r7, #28]
 80042f2:	e841 2300 	strex	r3, r2, [r1]
 80042f6:	617b      	str	r3, [r7, #20]
   return(result);
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d1e4      	bne.n	80042c8 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2202      	movs	r2, #2
 8004302:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004304:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004308:	4619      	mov	r1, r3
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f000 f85c 	bl	80043c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004310:	e03f      	b.n	8004392 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004316:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00e      	beq.n	800433c <HAL_UART_IRQHandler+0x5a8>
 800431e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004322:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d008      	beq.n	800433c <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004332:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	f000 ffe9 	bl	800530c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800433a:	e02d      	b.n	8004398 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800433c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004340:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004344:	2b00      	cmp	r3, #0
 8004346:	d00e      	beq.n	8004366 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004348:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800434c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004350:	2b00      	cmp	r3, #0
 8004352:	d008      	beq.n	8004366 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004358:	2b00      	cmp	r3, #0
 800435a:	d01c      	beq.n	8004396 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	4798      	blx	r3
    }
    return;
 8004364:	e017      	b.n	8004396 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004366:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800436a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800436e:	2b00      	cmp	r3, #0
 8004370:	d012      	beq.n	8004398 <HAL_UART_IRQHandler+0x604>
 8004372:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004376:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800437a:	2b00      	cmp	r3, #0
 800437c:	d00c      	beq.n	8004398 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f000 fdde 	bl	8004f40 <UART_EndTransmit_IT>
    return;
 8004384:	e008      	b.n	8004398 <HAL_UART_IRQHandler+0x604>
      return;
 8004386:	bf00      	nop
 8004388:	e006      	b.n	8004398 <HAL_UART_IRQHandler+0x604>
    return;
 800438a:	bf00      	nop
 800438c:	e004      	b.n	8004398 <HAL_UART_IRQHandler+0x604>
      return;
 800438e:	bf00      	nop
 8004390:	e002      	b.n	8004398 <HAL_UART_IRQHandler+0x604>
      return;
 8004392:	bf00      	nop
 8004394:	e000      	b.n	8004398 <HAL_UART_IRQHandler+0x604>
    return;
 8004396:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004398:	37e8      	adds	r7, #232	@ 0xe8
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
 800439e:	bf00      	nop

080043a0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b083      	sub	sp, #12
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80043a8:	bf00      	nop
 80043aa:	370c      	adds	r7, #12
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr

080043b4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b083      	sub	sp, #12
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80043bc:	bf00      	nop
 80043be:	370c      	adds	r7, #12
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr

080043c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b083      	sub	sp, #12
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	460b      	mov	r3, r1
 80043d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80043d4:	bf00      	nop
 80043d6:	370c      	adds	r7, #12
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr

080043e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80043e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043e4:	b08a      	sub	sp, #40	@ 0x28
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80043ea:	2300      	movs	r3, #0
 80043ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	689a      	ldr	r2, [r3, #8]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	691b      	ldr	r3, [r3, #16]
 80043f8:	431a      	orrs	r2, r3
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	695b      	ldr	r3, [r3, #20]
 80043fe:	431a      	orrs	r2, r3
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	69db      	ldr	r3, [r3, #28]
 8004404:	4313      	orrs	r3, r2
 8004406:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	4ba4      	ldr	r3, [pc, #656]	@ (80046a0 <UART_SetConfig+0x2c0>)
 8004410:	4013      	ands	r3, r2
 8004412:	68fa      	ldr	r2, [r7, #12]
 8004414:	6812      	ldr	r2, [r2, #0]
 8004416:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004418:	430b      	orrs	r3, r1
 800441a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	68da      	ldr	r2, [r3, #12]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	430a      	orrs	r2, r1
 8004430:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	699b      	ldr	r3, [r3, #24]
 8004436:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a99      	ldr	r2, [pc, #612]	@ (80046a4 <UART_SetConfig+0x2c4>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d004      	beq.n	800444c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	6a1b      	ldr	r3, [r3, #32]
 8004446:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004448:	4313      	orrs	r3, r2
 800444a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800445c:	430a      	orrs	r2, r1
 800445e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a90      	ldr	r2, [pc, #576]	@ (80046a8 <UART_SetConfig+0x2c8>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d126      	bne.n	80044b8 <UART_SetConfig+0xd8>
 800446a:	4b90      	ldr	r3, [pc, #576]	@ (80046ac <UART_SetConfig+0x2cc>)
 800446c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004470:	f003 0303 	and.w	r3, r3, #3
 8004474:	2b03      	cmp	r3, #3
 8004476:	d81b      	bhi.n	80044b0 <UART_SetConfig+0xd0>
 8004478:	a201      	add	r2, pc, #4	@ (adr r2, 8004480 <UART_SetConfig+0xa0>)
 800447a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800447e:	bf00      	nop
 8004480:	08004491 	.word	0x08004491
 8004484:	080044a1 	.word	0x080044a1
 8004488:	08004499 	.word	0x08004499
 800448c:	080044a9 	.word	0x080044a9
 8004490:	2301      	movs	r3, #1
 8004492:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004496:	e116      	b.n	80046c6 <UART_SetConfig+0x2e6>
 8004498:	2302      	movs	r3, #2
 800449a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800449e:	e112      	b.n	80046c6 <UART_SetConfig+0x2e6>
 80044a0:	2304      	movs	r3, #4
 80044a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044a6:	e10e      	b.n	80046c6 <UART_SetConfig+0x2e6>
 80044a8:	2308      	movs	r3, #8
 80044aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044ae:	e10a      	b.n	80046c6 <UART_SetConfig+0x2e6>
 80044b0:	2310      	movs	r3, #16
 80044b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044b6:	e106      	b.n	80046c6 <UART_SetConfig+0x2e6>
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a7c      	ldr	r2, [pc, #496]	@ (80046b0 <UART_SetConfig+0x2d0>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d138      	bne.n	8004534 <UART_SetConfig+0x154>
 80044c2:	4b7a      	ldr	r3, [pc, #488]	@ (80046ac <UART_SetConfig+0x2cc>)
 80044c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044c8:	f003 030c 	and.w	r3, r3, #12
 80044cc:	2b0c      	cmp	r3, #12
 80044ce:	d82d      	bhi.n	800452c <UART_SetConfig+0x14c>
 80044d0:	a201      	add	r2, pc, #4	@ (adr r2, 80044d8 <UART_SetConfig+0xf8>)
 80044d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044d6:	bf00      	nop
 80044d8:	0800450d 	.word	0x0800450d
 80044dc:	0800452d 	.word	0x0800452d
 80044e0:	0800452d 	.word	0x0800452d
 80044e4:	0800452d 	.word	0x0800452d
 80044e8:	0800451d 	.word	0x0800451d
 80044ec:	0800452d 	.word	0x0800452d
 80044f0:	0800452d 	.word	0x0800452d
 80044f4:	0800452d 	.word	0x0800452d
 80044f8:	08004515 	.word	0x08004515
 80044fc:	0800452d 	.word	0x0800452d
 8004500:	0800452d 	.word	0x0800452d
 8004504:	0800452d 	.word	0x0800452d
 8004508:	08004525 	.word	0x08004525
 800450c:	2300      	movs	r3, #0
 800450e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004512:	e0d8      	b.n	80046c6 <UART_SetConfig+0x2e6>
 8004514:	2302      	movs	r3, #2
 8004516:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800451a:	e0d4      	b.n	80046c6 <UART_SetConfig+0x2e6>
 800451c:	2304      	movs	r3, #4
 800451e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004522:	e0d0      	b.n	80046c6 <UART_SetConfig+0x2e6>
 8004524:	2308      	movs	r3, #8
 8004526:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800452a:	e0cc      	b.n	80046c6 <UART_SetConfig+0x2e6>
 800452c:	2310      	movs	r3, #16
 800452e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004532:	e0c8      	b.n	80046c6 <UART_SetConfig+0x2e6>
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a5e      	ldr	r2, [pc, #376]	@ (80046b4 <UART_SetConfig+0x2d4>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d125      	bne.n	800458a <UART_SetConfig+0x1aa>
 800453e:	4b5b      	ldr	r3, [pc, #364]	@ (80046ac <UART_SetConfig+0x2cc>)
 8004540:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004544:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004548:	2b30      	cmp	r3, #48	@ 0x30
 800454a:	d016      	beq.n	800457a <UART_SetConfig+0x19a>
 800454c:	2b30      	cmp	r3, #48	@ 0x30
 800454e:	d818      	bhi.n	8004582 <UART_SetConfig+0x1a2>
 8004550:	2b20      	cmp	r3, #32
 8004552:	d00a      	beq.n	800456a <UART_SetConfig+0x18a>
 8004554:	2b20      	cmp	r3, #32
 8004556:	d814      	bhi.n	8004582 <UART_SetConfig+0x1a2>
 8004558:	2b00      	cmp	r3, #0
 800455a:	d002      	beq.n	8004562 <UART_SetConfig+0x182>
 800455c:	2b10      	cmp	r3, #16
 800455e:	d008      	beq.n	8004572 <UART_SetConfig+0x192>
 8004560:	e00f      	b.n	8004582 <UART_SetConfig+0x1a2>
 8004562:	2300      	movs	r3, #0
 8004564:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004568:	e0ad      	b.n	80046c6 <UART_SetConfig+0x2e6>
 800456a:	2302      	movs	r3, #2
 800456c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004570:	e0a9      	b.n	80046c6 <UART_SetConfig+0x2e6>
 8004572:	2304      	movs	r3, #4
 8004574:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004578:	e0a5      	b.n	80046c6 <UART_SetConfig+0x2e6>
 800457a:	2308      	movs	r3, #8
 800457c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004580:	e0a1      	b.n	80046c6 <UART_SetConfig+0x2e6>
 8004582:	2310      	movs	r3, #16
 8004584:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004588:	e09d      	b.n	80046c6 <UART_SetConfig+0x2e6>
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a4a      	ldr	r2, [pc, #296]	@ (80046b8 <UART_SetConfig+0x2d8>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d125      	bne.n	80045e0 <UART_SetConfig+0x200>
 8004594:	4b45      	ldr	r3, [pc, #276]	@ (80046ac <UART_SetConfig+0x2cc>)
 8004596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800459a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800459e:	2bc0      	cmp	r3, #192	@ 0xc0
 80045a0:	d016      	beq.n	80045d0 <UART_SetConfig+0x1f0>
 80045a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80045a4:	d818      	bhi.n	80045d8 <UART_SetConfig+0x1f8>
 80045a6:	2b80      	cmp	r3, #128	@ 0x80
 80045a8:	d00a      	beq.n	80045c0 <UART_SetConfig+0x1e0>
 80045aa:	2b80      	cmp	r3, #128	@ 0x80
 80045ac:	d814      	bhi.n	80045d8 <UART_SetConfig+0x1f8>
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d002      	beq.n	80045b8 <UART_SetConfig+0x1d8>
 80045b2:	2b40      	cmp	r3, #64	@ 0x40
 80045b4:	d008      	beq.n	80045c8 <UART_SetConfig+0x1e8>
 80045b6:	e00f      	b.n	80045d8 <UART_SetConfig+0x1f8>
 80045b8:	2300      	movs	r3, #0
 80045ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045be:	e082      	b.n	80046c6 <UART_SetConfig+0x2e6>
 80045c0:	2302      	movs	r3, #2
 80045c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045c6:	e07e      	b.n	80046c6 <UART_SetConfig+0x2e6>
 80045c8:	2304      	movs	r3, #4
 80045ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045ce:	e07a      	b.n	80046c6 <UART_SetConfig+0x2e6>
 80045d0:	2308      	movs	r3, #8
 80045d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045d6:	e076      	b.n	80046c6 <UART_SetConfig+0x2e6>
 80045d8:	2310      	movs	r3, #16
 80045da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045de:	e072      	b.n	80046c6 <UART_SetConfig+0x2e6>
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a35      	ldr	r2, [pc, #212]	@ (80046bc <UART_SetConfig+0x2dc>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d12a      	bne.n	8004640 <UART_SetConfig+0x260>
 80045ea:	4b30      	ldr	r3, [pc, #192]	@ (80046ac <UART_SetConfig+0x2cc>)
 80045ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80045f8:	d01a      	beq.n	8004630 <UART_SetConfig+0x250>
 80045fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80045fe:	d81b      	bhi.n	8004638 <UART_SetConfig+0x258>
 8004600:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004604:	d00c      	beq.n	8004620 <UART_SetConfig+0x240>
 8004606:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800460a:	d815      	bhi.n	8004638 <UART_SetConfig+0x258>
 800460c:	2b00      	cmp	r3, #0
 800460e:	d003      	beq.n	8004618 <UART_SetConfig+0x238>
 8004610:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004614:	d008      	beq.n	8004628 <UART_SetConfig+0x248>
 8004616:	e00f      	b.n	8004638 <UART_SetConfig+0x258>
 8004618:	2300      	movs	r3, #0
 800461a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800461e:	e052      	b.n	80046c6 <UART_SetConfig+0x2e6>
 8004620:	2302      	movs	r3, #2
 8004622:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004626:	e04e      	b.n	80046c6 <UART_SetConfig+0x2e6>
 8004628:	2304      	movs	r3, #4
 800462a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800462e:	e04a      	b.n	80046c6 <UART_SetConfig+0x2e6>
 8004630:	2308      	movs	r3, #8
 8004632:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004636:	e046      	b.n	80046c6 <UART_SetConfig+0x2e6>
 8004638:	2310      	movs	r3, #16
 800463a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800463e:	e042      	b.n	80046c6 <UART_SetConfig+0x2e6>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a17      	ldr	r2, [pc, #92]	@ (80046a4 <UART_SetConfig+0x2c4>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d13a      	bne.n	80046c0 <UART_SetConfig+0x2e0>
 800464a:	4b18      	ldr	r3, [pc, #96]	@ (80046ac <UART_SetConfig+0x2cc>)
 800464c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004650:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004654:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004658:	d01a      	beq.n	8004690 <UART_SetConfig+0x2b0>
 800465a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800465e:	d81b      	bhi.n	8004698 <UART_SetConfig+0x2b8>
 8004660:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004664:	d00c      	beq.n	8004680 <UART_SetConfig+0x2a0>
 8004666:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800466a:	d815      	bhi.n	8004698 <UART_SetConfig+0x2b8>
 800466c:	2b00      	cmp	r3, #0
 800466e:	d003      	beq.n	8004678 <UART_SetConfig+0x298>
 8004670:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004674:	d008      	beq.n	8004688 <UART_SetConfig+0x2a8>
 8004676:	e00f      	b.n	8004698 <UART_SetConfig+0x2b8>
 8004678:	2300      	movs	r3, #0
 800467a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800467e:	e022      	b.n	80046c6 <UART_SetConfig+0x2e6>
 8004680:	2302      	movs	r3, #2
 8004682:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004686:	e01e      	b.n	80046c6 <UART_SetConfig+0x2e6>
 8004688:	2304      	movs	r3, #4
 800468a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800468e:	e01a      	b.n	80046c6 <UART_SetConfig+0x2e6>
 8004690:	2308      	movs	r3, #8
 8004692:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004696:	e016      	b.n	80046c6 <UART_SetConfig+0x2e6>
 8004698:	2310      	movs	r3, #16
 800469a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800469e:	e012      	b.n	80046c6 <UART_SetConfig+0x2e6>
 80046a0:	efff69f3 	.word	0xefff69f3
 80046a4:	40008000 	.word	0x40008000
 80046a8:	40013800 	.word	0x40013800
 80046ac:	40021000 	.word	0x40021000
 80046b0:	40004400 	.word	0x40004400
 80046b4:	40004800 	.word	0x40004800
 80046b8:	40004c00 	.word	0x40004c00
 80046bc:	40005000 	.word	0x40005000
 80046c0:	2310      	movs	r3, #16
 80046c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a9f      	ldr	r2, [pc, #636]	@ (8004948 <UART_SetConfig+0x568>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d17a      	bne.n	80047c6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80046d0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80046d4:	2b08      	cmp	r3, #8
 80046d6:	d824      	bhi.n	8004722 <UART_SetConfig+0x342>
 80046d8:	a201      	add	r2, pc, #4	@ (adr r2, 80046e0 <UART_SetConfig+0x300>)
 80046da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046de:	bf00      	nop
 80046e0:	08004705 	.word	0x08004705
 80046e4:	08004723 	.word	0x08004723
 80046e8:	0800470d 	.word	0x0800470d
 80046ec:	08004723 	.word	0x08004723
 80046f0:	08004713 	.word	0x08004713
 80046f4:	08004723 	.word	0x08004723
 80046f8:	08004723 	.word	0x08004723
 80046fc:	08004723 	.word	0x08004723
 8004700:	0800471b 	.word	0x0800471b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004704:	f7fd ff3e 	bl	8002584 <HAL_RCC_GetPCLK1Freq>
 8004708:	61f8      	str	r0, [r7, #28]
        break;
 800470a:	e010      	b.n	800472e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800470c:	4b8f      	ldr	r3, [pc, #572]	@ (800494c <UART_SetConfig+0x56c>)
 800470e:	61fb      	str	r3, [r7, #28]
        break;
 8004710:	e00d      	b.n	800472e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004712:	f7fd fe9f 	bl	8002454 <HAL_RCC_GetSysClockFreq>
 8004716:	61f8      	str	r0, [r7, #28]
        break;
 8004718:	e009      	b.n	800472e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800471a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800471e:	61fb      	str	r3, [r7, #28]
        break;
 8004720:	e005      	b.n	800472e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004722:	2300      	movs	r3, #0
 8004724:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800472c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	2b00      	cmp	r3, #0
 8004732:	f000 80fb 	beq.w	800492c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	685a      	ldr	r2, [r3, #4]
 800473a:	4613      	mov	r3, r2
 800473c:	005b      	lsls	r3, r3, #1
 800473e:	4413      	add	r3, r2
 8004740:	69fa      	ldr	r2, [r7, #28]
 8004742:	429a      	cmp	r2, r3
 8004744:	d305      	bcc.n	8004752 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800474c:	69fa      	ldr	r2, [r7, #28]
 800474e:	429a      	cmp	r2, r3
 8004750:	d903      	bls.n	800475a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004758:	e0e8      	b.n	800492c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800475a:	69fb      	ldr	r3, [r7, #28]
 800475c:	2200      	movs	r2, #0
 800475e:	461c      	mov	r4, r3
 8004760:	4615      	mov	r5, r2
 8004762:	f04f 0200 	mov.w	r2, #0
 8004766:	f04f 0300 	mov.w	r3, #0
 800476a:	022b      	lsls	r3, r5, #8
 800476c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004770:	0222      	lsls	r2, r4, #8
 8004772:	68f9      	ldr	r1, [r7, #12]
 8004774:	6849      	ldr	r1, [r1, #4]
 8004776:	0849      	lsrs	r1, r1, #1
 8004778:	2000      	movs	r0, #0
 800477a:	4688      	mov	r8, r1
 800477c:	4681      	mov	r9, r0
 800477e:	eb12 0a08 	adds.w	sl, r2, r8
 8004782:	eb43 0b09 	adc.w	fp, r3, r9
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	603b      	str	r3, [r7, #0]
 800478e:	607a      	str	r2, [r7, #4]
 8004790:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004794:	4650      	mov	r0, sl
 8004796:	4659      	mov	r1, fp
 8004798:	f7fb fd6a 	bl	8000270 <__aeabi_uldivmod>
 800479c:	4602      	mov	r2, r0
 800479e:	460b      	mov	r3, r1
 80047a0:	4613      	mov	r3, r2
 80047a2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80047a4:	69bb      	ldr	r3, [r7, #24]
 80047a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047aa:	d308      	bcc.n	80047be <UART_SetConfig+0x3de>
 80047ac:	69bb      	ldr	r3, [r7, #24]
 80047ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80047b2:	d204      	bcs.n	80047be <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	69ba      	ldr	r2, [r7, #24]
 80047ba:	60da      	str	r2, [r3, #12]
 80047bc:	e0b6      	b.n	800492c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80047c4:	e0b2      	b.n	800492c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	69db      	ldr	r3, [r3, #28]
 80047ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047ce:	d15e      	bne.n	800488e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80047d0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80047d4:	2b08      	cmp	r3, #8
 80047d6:	d828      	bhi.n	800482a <UART_SetConfig+0x44a>
 80047d8:	a201      	add	r2, pc, #4	@ (adr r2, 80047e0 <UART_SetConfig+0x400>)
 80047da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047de:	bf00      	nop
 80047e0:	08004805 	.word	0x08004805
 80047e4:	0800480d 	.word	0x0800480d
 80047e8:	08004815 	.word	0x08004815
 80047ec:	0800482b 	.word	0x0800482b
 80047f0:	0800481b 	.word	0x0800481b
 80047f4:	0800482b 	.word	0x0800482b
 80047f8:	0800482b 	.word	0x0800482b
 80047fc:	0800482b 	.word	0x0800482b
 8004800:	08004823 	.word	0x08004823
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004804:	f7fd febe 	bl	8002584 <HAL_RCC_GetPCLK1Freq>
 8004808:	61f8      	str	r0, [r7, #28]
        break;
 800480a:	e014      	b.n	8004836 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800480c:	f7fd fed0 	bl	80025b0 <HAL_RCC_GetPCLK2Freq>
 8004810:	61f8      	str	r0, [r7, #28]
        break;
 8004812:	e010      	b.n	8004836 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004814:	4b4d      	ldr	r3, [pc, #308]	@ (800494c <UART_SetConfig+0x56c>)
 8004816:	61fb      	str	r3, [r7, #28]
        break;
 8004818:	e00d      	b.n	8004836 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800481a:	f7fd fe1b 	bl	8002454 <HAL_RCC_GetSysClockFreq>
 800481e:	61f8      	str	r0, [r7, #28]
        break;
 8004820:	e009      	b.n	8004836 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004822:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004826:	61fb      	str	r3, [r7, #28]
        break;
 8004828:	e005      	b.n	8004836 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800482a:	2300      	movs	r3, #0
 800482c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004834:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004836:	69fb      	ldr	r3, [r7, #28]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d077      	beq.n	800492c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800483c:	69fb      	ldr	r3, [r7, #28]
 800483e:	005a      	lsls	r2, r3, #1
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	085b      	lsrs	r3, r3, #1
 8004846:	441a      	add	r2, r3
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004850:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004852:	69bb      	ldr	r3, [r7, #24]
 8004854:	2b0f      	cmp	r3, #15
 8004856:	d916      	bls.n	8004886 <UART_SetConfig+0x4a6>
 8004858:	69bb      	ldr	r3, [r7, #24]
 800485a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800485e:	d212      	bcs.n	8004886 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	b29b      	uxth	r3, r3
 8004864:	f023 030f 	bic.w	r3, r3, #15
 8004868:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	085b      	lsrs	r3, r3, #1
 800486e:	b29b      	uxth	r3, r3
 8004870:	f003 0307 	and.w	r3, r3, #7
 8004874:	b29a      	uxth	r2, r3
 8004876:	8afb      	ldrh	r3, [r7, #22]
 8004878:	4313      	orrs	r3, r2
 800487a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	8afa      	ldrh	r2, [r7, #22]
 8004882:	60da      	str	r2, [r3, #12]
 8004884:	e052      	b.n	800492c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800488c:	e04e      	b.n	800492c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800488e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004892:	2b08      	cmp	r3, #8
 8004894:	d827      	bhi.n	80048e6 <UART_SetConfig+0x506>
 8004896:	a201      	add	r2, pc, #4	@ (adr r2, 800489c <UART_SetConfig+0x4bc>)
 8004898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800489c:	080048c1 	.word	0x080048c1
 80048a0:	080048c9 	.word	0x080048c9
 80048a4:	080048d1 	.word	0x080048d1
 80048a8:	080048e7 	.word	0x080048e7
 80048ac:	080048d7 	.word	0x080048d7
 80048b0:	080048e7 	.word	0x080048e7
 80048b4:	080048e7 	.word	0x080048e7
 80048b8:	080048e7 	.word	0x080048e7
 80048bc:	080048df 	.word	0x080048df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048c0:	f7fd fe60 	bl	8002584 <HAL_RCC_GetPCLK1Freq>
 80048c4:	61f8      	str	r0, [r7, #28]
        break;
 80048c6:	e014      	b.n	80048f2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048c8:	f7fd fe72 	bl	80025b0 <HAL_RCC_GetPCLK2Freq>
 80048cc:	61f8      	str	r0, [r7, #28]
        break;
 80048ce:	e010      	b.n	80048f2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048d0:	4b1e      	ldr	r3, [pc, #120]	@ (800494c <UART_SetConfig+0x56c>)
 80048d2:	61fb      	str	r3, [r7, #28]
        break;
 80048d4:	e00d      	b.n	80048f2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048d6:	f7fd fdbd 	bl	8002454 <HAL_RCC_GetSysClockFreq>
 80048da:	61f8      	str	r0, [r7, #28]
        break;
 80048dc:	e009      	b.n	80048f2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048e2:	61fb      	str	r3, [r7, #28]
        break;
 80048e4:	e005      	b.n	80048f2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80048e6:	2300      	movs	r3, #0
 80048e8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80048f0:	bf00      	nop
    }

    if (pclk != 0U)
 80048f2:	69fb      	ldr	r3, [r7, #28]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d019      	beq.n	800492c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	085a      	lsrs	r2, r3, #1
 80048fe:	69fb      	ldr	r3, [r7, #28]
 8004900:	441a      	add	r2, r3
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	fbb2 f3f3 	udiv	r3, r2, r3
 800490a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800490c:	69bb      	ldr	r3, [r7, #24]
 800490e:	2b0f      	cmp	r3, #15
 8004910:	d909      	bls.n	8004926 <UART_SetConfig+0x546>
 8004912:	69bb      	ldr	r3, [r7, #24]
 8004914:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004918:	d205      	bcs.n	8004926 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800491a:	69bb      	ldr	r3, [r7, #24]
 800491c:	b29a      	uxth	r2, r3
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	60da      	str	r2, [r3, #12]
 8004924:	e002      	b.n	800492c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2200      	movs	r2, #0
 8004930:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2200      	movs	r2, #0
 8004936:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004938:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800493c:	4618      	mov	r0, r3
 800493e:	3728      	adds	r7, #40	@ 0x28
 8004940:	46bd      	mov	sp, r7
 8004942:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004946:	bf00      	nop
 8004948:	40008000 	.word	0x40008000
 800494c:	00f42400 	.word	0x00f42400

08004950 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004950:	b480      	push	{r7}
 8004952:	b083      	sub	sp, #12
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800495c:	f003 0308 	and.w	r3, r3, #8
 8004960:	2b00      	cmp	r3, #0
 8004962:	d00a      	beq.n	800497a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	430a      	orrs	r2, r1
 8004978:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800497e:	f003 0301 	and.w	r3, r3, #1
 8004982:	2b00      	cmp	r3, #0
 8004984:	d00a      	beq.n	800499c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	430a      	orrs	r2, r1
 800499a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a0:	f003 0302 	and.w	r3, r3, #2
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d00a      	beq.n	80049be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	430a      	orrs	r2, r1
 80049bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c2:	f003 0304 	and.w	r3, r3, #4
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d00a      	beq.n	80049e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	430a      	orrs	r2, r1
 80049de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049e4:	f003 0310 	and.w	r3, r3, #16
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d00a      	beq.n	8004a02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	430a      	orrs	r2, r1
 8004a00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a06:	f003 0320 	and.w	r3, r3, #32
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d00a      	beq.n	8004a24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	430a      	orrs	r2, r1
 8004a22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d01a      	beq.n	8004a66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	430a      	orrs	r2, r1
 8004a44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a4e:	d10a      	bne.n	8004a66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	430a      	orrs	r2, r1
 8004a64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d00a      	beq.n	8004a88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	430a      	orrs	r2, r1
 8004a86:	605a      	str	r2, [r3, #4]
  }
}
 8004a88:	bf00      	nop
 8004a8a:	370c      	adds	r7, #12
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr

08004a94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b098      	sub	sp, #96	@ 0x60
 8004a98:	af02      	add	r7, sp, #8
 8004a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004aa4:	f7fc fc14 	bl	80012d0 <HAL_GetTick>
 8004aa8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f003 0308 	and.w	r3, r3, #8
 8004ab4:	2b08      	cmp	r3, #8
 8004ab6:	d12e      	bne.n	8004b16 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ab8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004abc:	9300      	str	r3, [sp, #0]
 8004abe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f000 f88c 	bl	8004be4 <UART_WaitOnFlagUntilTimeout>
 8004acc:	4603      	mov	r3, r0
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d021      	beq.n	8004b16 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ada:	e853 3f00 	ldrex	r3, [r3]
 8004ade:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004ae0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ae2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ae6:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	461a      	mov	r2, r3
 8004aee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004af0:	647b      	str	r3, [r7, #68]	@ 0x44
 8004af2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004af4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004af6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004af8:	e841 2300 	strex	r3, r2, [r1]
 8004afc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004afe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d1e6      	bne.n	8004ad2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2220      	movs	r2, #32
 8004b08:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b12:	2303      	movs	r3, #3
 8004b14:	e062      	b.n	8004bdc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f003 0304 	and.w	r3, r3, #4
 8004b20:	2b04      	cmp	r3, #4
 8004b22:	d149      	bne.n	8004bb8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b24:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004b28:	9300      	str	r3, [sp, #0]
 8004b2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f000 f856 	bl	8004be4 <UART_WaitOnFlagUntilTimeout>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d03c      	beq.n	8004bb8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b46:	e853 3f00 	ldrex	r3, [r3]
 8004b4a:	623b      	str	r3, [r7, #32]
   return(result);
 8004b4c:	6a3b      	ldr	r3, [r7, #32]
 8004b4e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	461a      	mov	r2, r3
 8004b5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b60:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b64:	e841 2300 	strex	r3, r2, [r1]
 8004b68:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d1e6      	bne.n	8004b3e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	3308      	adds	r3, #8
 8004b76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	e853 3f00 	ldrex	r3, [r3]
 8004b7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f023 0301 	bic.w	r3, r3, #1
 8004b86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	3308      	adds	r3, #8
 8004b8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b90:	61fa      	str	r2, [r7, #28]
 8004b92:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b94:	69b9      	ldr	r1, [r7, #24]
 8004b96:	69fa      	ldr	r2, [r7, #28]
 8004b98:	e841 2300 	strex	r3, r2, [r1]
 8004b9c:	617b      	str	r3, [r7, #20]
   return(result);
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1e5      	bne.n	8004b70 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2220      	movs	r2, #32
 8004ba8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004bb4:	2303      	movs	r3, #3
 8004bb6:	e011      	b.n	8004bdc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2220      	movs	r2, #32
 8004bbc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2220      	movs	r2, #32
 8004bc2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004bda:	2300      	movs	r3, #0
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3758      	adds	r7, #88	@ 0x58
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b084      	sub	sp, #16
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	60f8      	str	r0, [r7, #12]
 8004bec:	60b9      	str	r1, [r7, #8]
 8004bee:	603b      	str	r3, [r7, #0]
 8004bf0:	4613      	mov	r3, r2
 8004bf2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bf4:	e04f      	b.n	8004c96 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bf6:	69bb      	ldr	r3, [r7, #24]
 8004bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bfc:	d04b      	beq.n	8004c96 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bfe:	f7fc fb67 	bl	80012d0 <HAL_GetTick>
 8004c02:	4602      	mov	r2, r0
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	1ad3      	subs	r3, r2, r3
 8004c08:	69ba      	ldr	r2, [r7, #24]
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d302      	bcc.n	8004c14 <UART_WaitOnFlagUntilTimeout+0x30>
 8004c0e:	69bb      	ldr	r3, [r7, #24]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d101      	bne.n	8004c18 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004c14:	2303      	movs	r3, #3
 8004c16:	e04e      	b.n	8004cb6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0304 	and.w	r3, r3, #4
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d037      	beq.n	8004c96 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	2b80      	cmp	r3, #128	@ 0x80
 8004c2a:	d034      	beq.n	8004c96 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	2b40      	cmp	r3, #64	@ 0x40
 8004c30:	d031      	beq.n	8004c96 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	69db      	ldr	r3, [r3, #28]
 8004c38:	f003 0308 	and.w	r3, r3, #8
 8004c3c:	2b08      	cmp	r3, #8
 8004c3e:	d110      	bne.n	8004c62 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	2208      	movs	r2, #8
 8004c46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c48:	68f8      	ldr	r0, [r7, #12]
 8004c4a:	f000 f8ff 	bl	8004e4c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2208      	movs	r2, #8
 8004c52:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e029      	b.n	8004cb6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	69db      	ldr	r3, [r3, #28]
 8004c68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c70:	d111      	bne.n	8004c96 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004c7a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c7c:	68f8      	ldr	r0, [r7, #12]
 8004c7e:	f000 f8e5 	bl	8004e4c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2220      	movs	r2, #32
 8004c86:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e00f      	b.n	8004cb6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	69da      	ldr	r2, [r3, #28]
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	68ba      	ldr	r2, [r7, #8]
 8004ca2:	429a      	cmp	r2, r3
 8004ca4:	bf0c      	ite	eq
 8004ca6:	2301      	moveq	r3, #1
 8004ca8:	2300      	movne	r3, #0
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	461a      	mov	r2, r3
 8004cae:	79fb      	ldrb	r3, [r7, #7]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d0a0      	beq.n	8004bf6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004cb4:	2300      	movs	r3, #0
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3710      	adds	r7, #16
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}
	...

08004cc0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b097      	sub	sp, #92	@ 0x5c
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	4613      	mov	r3, r2
 8004ccc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	68ba      	ldr	r2, [r7, #8]
 8004cd2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	88fa      	ldrh	r2, [r7, #6]
 8004cd8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	88fa      	ldrh	r2, [r7, #6]
 8004ce0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cf2:	d10e      	bne.n	8004d12 <UART_Start_Receive_IT+0x52>
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	691b      	ldr	r3, [r3, #16]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d105      	bne.n	8004d08 <UART_Start_Receive_IT+0x48>
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004d02:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004d06:	e02d      	b.n	8004d64 <UART_Start_Receive_IT+0xa4>
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	22ff      	movs	r2, #255	@ 0xff
 8004d0c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004d10:	e028      	b.n	8004d64 <UART_Start_Receive_IT+0xa4>
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d10d      	bne.n	8004d36 <UART_Start_Receive_IT+0x76>
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	691b      	ldr	r3, [r3, #16]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d104      	bne.n	8004d2c <UART_Start_Receive_IT+0x6c>
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	22ff      	movs	r2, #255	@ 0xff
 8004d26:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004d2a:	e01b      	b.n	8004d64 <UART_Start_Receive_IT+0xa4>
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	227f      	movs	r2, #127	@ 0x7f
 8004d30:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004d34:	e016      	b.n	8004d64 <UART_Start_Receive_IT+0xa4>
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d3e:	d10d      	bne.n	8004d5c <UART_Start_Receive_IT+0x9c>
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	691b      	ldr	r3, [r3, #16]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d104      	bne.n	8004d52 <UART_Start_Receive_IT+0x92>
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	227f      	movs	r2, #127	@ 0x7f
 8004d4c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004d50:	e008      	b.n	8004d64 <UART_Start_Receive_IT+0xa4>
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	223f      	movs	r2, #63	@ 0x3f
 8004d56:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004d5a:	e003      	b.n	8004d64 <UART_Start_Receive_IT+0xa4>
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2200      	movs	r2, #0
 8004d68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2222      	movs	r2, #34	@ 0x22
 8004d70:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	3308      	adds	r3, #8
 8004d7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d7e:	e853 3f00 	ldrex	r3, [r3]
 8004d82:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d86:	f043 0301 	orr.w	r3, r3, #1
 8004d8a:	657b      	str	r3, [r7, #84]	@ 0x54
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	3308      	adds	r3, #8
 8004d92:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004d94:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004d96:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d98:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004d9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d9c:	e841 2300 	strex	r3, r2, [r1]
 8004da0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8004da2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d1e5      	bne.n	8004d74 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004db0:	d107      	bne.n	8004dc2 <UART_Start_Receive_IT+0x102>
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	691b      	ldr	r3, [r3, #16]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d103      	bne.n	8004dc2 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	4a21      	ldr	r2, [pc, #132]	@ (8004e44 <UART_Start_Receive_IT+0x184>)
 8004dbe:	669a      	str	r2, [r3, #104]	@ 0x68
 8004dc0:	e002      	b.n	8004dc8 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	4a20      	ldr	r2, [pc, #128]	@ (8004e48 <UART_Start_Receive_IT+0x188>)
 8004dc6:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	691b      	ldr	r3, [r3, #16]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d019      	beq.n	8004e04 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd8:	e853 3f00 	ldrex	r3, [r3]
 8004ddc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de0:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8004de4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	461a      	mov	r2, r3
 8004dec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004dee:	637b      	str	r3, [r7, #52]	@ 0x34
 8004df0:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004df2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004df4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004df6:	e841 2300 	strex	r3, r2, [r1]
 8004dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004dfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d1e6      	bne.n	8004dd0 <UART_Start_Receive_IT+0x110>
 8004e02:	e018      	b.n	8004e36 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	e853 3f00 	ldrex	r3, [r3]
 8004e10:	613b      	str	r3, [r7, #16]
   return(result);
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	f043 0320 	orr.w	r3, r3, #32
 8004e18:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	461a      	mov	r2, r3
 8004e20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e22:	623b      	str	r3, [r7, #32]
 8004e24:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e26:	69f9      	ldr	r1, [r7, #28]
 8004e28:	6a3a      	ldr	r2, [r7, #32]
 8004e2a:	e841 2300 	strex	r3, r2, [r1]
 8004e2e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004e30:	69bb      	ldr	r3, [r7, #24]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d1e6      	bne.n	8004e04 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8004e36:	2300      	movs	r3, #0
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	375c      	adds	r7, #92	@ 0x5c
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr
 8004e44:	08005151 	.word	0x08005151
 8004e48:	08004f95 	.word	0x08004f95

08004e4c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b095      	sub	sp, #84	@ 0x54
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e5c:	e853 3f00 	ldrex	r3, [r3]
 8004e60:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e68:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	461a      	mov	r2, r3
 8004e70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e72:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e74:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e76:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004e78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e7a:	e841 2300 	strex	r3, r2, [r1]
 8004e7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d1e6      	bne.n	8004e54 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	3308      	adds	r3, #8
 8004e8c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e8e:	6a3b      	ldr	r3, [r7, #32]
 8004e90:	e853 3f00 	ldrex	r3, [r3]
 8004e94:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e96:	69fb      	ldr	r3, [r7, #28]
 8004e98:	f023 0301 	bic.w	r3, r3, #1
 8004e9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	3308      	adds	r3, #8
 8004ea4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ea6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eaa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004eac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004eae:	e841 2300 	strex	r3, r2, [r1]
 8004eb2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1e5      	bne.n	8004e86 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	d118      	bne.n	8004ef4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	e853 3f00 	ldrex	r3, [r3]
 8004ece:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	f023 0310 	bic.w	r3, r3, #16
 8004ed6:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	461a      	mov	r2, r3
 8004ede:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ee0:	61bb      	str	r3, [r7, #24]
 8004ee2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee4:	6979      	ldr	r1, [r7, #20]
 8004ee6:	69ba      	ldr	r2, [r7, #24]
 8004ee8:	e841 2300 	strex	r3, r2, [r1]
 8004eec:	613b      	str	r3, [r7, #16]
   return(result);
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d1e6      	bne.n	8004ec2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2220      	movs	r2, #32
 8004ef8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004f08:	bf00      	nop
 8004f0a:	3754      	adds	r7, #84	@ 0x54
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f12:	4770      	bx	lr

08004f14 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b084      	sub	sp, #16
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f20:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f32:	68f8      	ldr	r0, [r7, #12]
 8004f34:	f7ff fa3e 	bl	80043b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f38:	bf00      	nop
 8004f3a:	3710      	adds	r7, #16
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b088      	sub	sp, #32
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	e853 3f00 	ldrex	r3, [r3]
 8004f54:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f5c:	61fb      	str	r3, [r7, #28]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	461a      	mov	r2, r3
 8004f64:	69fb      	ldr	r3, [r7, #28]
 8004f66:	61bb      	str	r3, [r7, #24]
 8004f68:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f6a:	6979      	ldr	r1, [r7, #20]
 8004f6c:	69ba      	ldr	r2, [r7, #24]
 8004f6e:	e841 2300 	strex	r3, r2, [r1]
 8004f72:	613b      	str	r3, [r7, #16]
   return(result);
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d1e6      	bne.n	8004f48 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2220      	movs	r2, #32
 8004f7e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004f86:	6878      	ldr	r0, [r7, #4]
 8004f88:	f7ff fa0a 	bl	80043a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f8c:	bf00      	nop
 8004f8e:	3720      	adds	r7, #32
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}

08004f94 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b09c      	sub	sp, #112	@ 0x70
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004fa2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fac:	2b22      	cmp	r3, #34	@ 0x22
 8004fae:	f040 80be 	bne.w	800512e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004fb8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004fbc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004fc0:	b2d9      	uxtb	r1, r3
 8004fc2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004fc6:	b2da      	uxtb	r2, r3
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fcc:	400a      	ands	r2, r1
 8004fce:	b2d2      	uxtb	r2, r2
 8004fd0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fd6:	1c5a      	adds	r2, r3, #1
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004fe2:	b29b      	uxth	r3, r3
 8004fe4:	3b01      	subs	r3, #1
 8004fe6:	b29a      	uxth	r2, r3
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	f040 80a3 	bne.w	8005142 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005002:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005004:	e853 3f00 	ldrex	r3, [r3]
 8005008:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800500a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800500c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005010:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	461a      	mov	r2, r3
 8005018:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800501a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800501c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800501e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005020:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005022:	e841 2300 	strex	r3, r2, [r1]
 8005026:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005028:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800502a:	2b00      	cmp	r3, #0
 800502c:	d1e6      	bne.n	8004ffc <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	3308      	adds	r3, #8
 8005034:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005038:	e853 3f00 	ldrex	r3, [r3]
 800503c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800503e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005040:	f023 0301 	bic.w	r3, r3, #1
 8005044:	667b      	str	r3, [r7, #100]	@ 0x64
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	3308      	adds	r3, #8
 800504c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800504e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005050:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005052:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005054:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005056:	e841 2300 	strex	r3, r2, [r1]
 800505a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800505c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800505e:	2b00      	cmp	r3, #0
 8005060:	d1e5      	bne.n	800502e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2220      	movs	r2, #32
 8005066:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a34      	ldr	r2, [pc, #208]	@ (800514c <UART_RxISR_8BIT+0x1b8>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d01f      	beq.n	80050c0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800508a:	2b00      	cmp	r3, #0
 800508c:	d018      	beq.n	80050c0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005096:	e853 3f00 	ldrex	r3, [r3]
 800509a:	623b      	str	r3, [r7, #32]
   return(result);
 800509c:	6a3b      	ldr	r3, [r7, #32]
 800509e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80050a2:	663b      	str	r3, [r7, #96]	@ 0x60
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	461a      	mov	r2, r3
 80050aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80050ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80050ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80050b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050b4:	e841 2300 	strex	r3, r2, [r1]
 80050b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80050ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d1e6      	bne.n	800508e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d12e      	bne.n	8005126 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2200      	movs	r2, #0
 80050cc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	e853 3f00 	ldrex	r3, [r3]
 80050da:	60fb      	str	r3, [r7, #12]
   return(result);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f023 0310 	bic.w	r3, r3, #16
 80050e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	461a      	mov	r2, r3
 80050ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80050ec:	61fb      	str	r3, [r7, #28]
 80050ee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f0:	69b9      	ldr	r1, [r7, #24]
 80050f2:	69fa      	ldr	r2, [r7, #28]
 80050f4:	e841 2300 	strex	r3, r2, [r1]
 80050f8:	617b      	str	r3, [r7, #20]
   return(result);
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d1e6      	bne.n	80050ce <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	69db      	ldr	r3, [r3, #28]
 8005106:	f003 0310 	and.w	r3, r3, #16
 800510a:	2b10      	cmp	r3, #16
 800510c:	d103      	bne.n	8005116 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	2210      	movs	r2, #16
 8005114:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800511c:	4619      	mov	r1, r3
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f7ff f952 	bl	80043c8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005124:	e00d      	b.n	8005142 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f7fb fcc0 	bl	8000aac <HAL_UART_RxCpltCallback>
}
 800512c:	e009      	b.n	8005142 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	8b1b      	ldrh	r3, [r3, #24]
 8005134:	b29a      	uxth	r2, r3
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f042 0208 	orr.w	r2, r2, #8
 800513e:	b292      	uxth	r2, r2
 8005140:	831a      	strh	r2, [r3, #24]
}
 8005142:	bf00      	nop
 8005144:	3770      	adds	r7, #112	@ 0x70
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	40008000 	.word	0x40008000

08005150 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b09c      	sub	sp, #112	@ 0x70
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800515e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005168:	2b22      	cmp	r3, #34	@ 0x22
 800516a:	f040 80be 	bne.w	80052ea <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005174:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800517c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800517e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005182:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005186:	4013      	ands	r3, r2
 8005188:	b29a      	uxth	r2, r3
 800518a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800518c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005192:	1c9a      	adds	r2, r3, #2
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800519e:	b29b      	uxth	r3, r3
 80051a0:	3b01      	subs	r3, #1
 80051a2:	b29a      	uxth	r2, r3
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80051b0:	b29b      	uxth	r3, r3
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	f040 80a3 	bne.w	80052fe <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80051c0:	e853 3f00 	ldrex	r3, [r3]
 80051c4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80051c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80051cc:	667b      	str	r3, [r7, #100]	@ 0x64
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	461a      	mov	r2, r3
 80051d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051d6:	657b      	str	r3, [r7, #84]	@ 0x54
 80051d8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051da:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80051dc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80051de:	e841 2300 	strex	r3, r2, [r1]
 80051e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80051e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d1e6      	bne.n	80051b8 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	3308      	adds	r3, #8
 80051f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051f4:	e853 3f00 	ldrex	r3, [r3]
 80051f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80051fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051fc:	f023 0301 	bic.w	r3, r3, #1
 8005200:	663b      	str	r3, [r7, #96]	@ 0x60
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	3308      	adds	r3, #8
 8005208:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800520a:	643a      	str	r2, [r7, #64]	@ 0x40
 800520c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800520e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005210:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005212:	e841 2300 	strex	r3, r2, [r1]
 8005216:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800521a:	2b00      	cmp	r3, #0
 800521c:	d1e5      	bne.n	80051ea <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2220      	movs	r2, #32
 8005222:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2200      	movs	r2, #0
 8005230:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a34      	ldr	r2, [pc, #208]	@ (8005308 <UART_RxISR_16BIT+0x1b8>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d01f      	beq.n	800527c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005246:	2b00      	cmp	r3, #0
 8005248:	d018      	beq.n	800527c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005250:	6a3b      	ldr	r3, [r7, #32]
 8005252:	e853 3f00 	ldrex	r3, [r3]
 8005256:	61fb      	str	r3, [r7, #28]
   return(result);
 8005258:	69fb      	ldr	r3, [r7, #28]
 800525a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800525e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	461a      	mov	r2, r3
 8005266:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005268:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800526a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800526c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800526e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005270:	e841 2300 	strex	r3, r2, [r1]
 8005274:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005278:	2b00      	cmp	r3, #0
 800527a:	d1e6      	bne.n	800524a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005280:	2b01      	cmp	r3, #1
 8005282:	d12e      	bne.n	80052e2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2200      	movs	r2, #0
 8005288:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	e853 3f00 	ldrex	r3, [r3]
 8005296:	60bb      	str	r3, [r7, #8]
   return(result);
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	f023 0310 	bic.w	r3, r3, #16
 800529e:	65bb      	str	r3, [r7, #88]	@ 0x58
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	461a      	mov	r2, r3
 80052a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80052a8:	61bb      	str	r3, [r7, #24]
 80052aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ac:	6979      	ldr	r1, [r7, #20]
 80052ae:	69ba      	ldr	r2, [r7, #24]
 80052b0:	e841 2300 	strex	r3, r2, [r1]
 80052b4:	613b      	str	r3, [r7, #16]
   return(result);
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d1e6      	bne.n	800528a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	69db      	ldr	r3, [r3, #28]
 80052c2:	f003 0310 	and.w	r3, r3, #16
 80052c6:	2b10      	cmp	r3, #16
 80052c8:	d103      	bne.n	80052d2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2210      	movs	r2, #16
 80052d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80052d8:	4619      	mov	r1, r3
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f7ff f874 	bl	80043c8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80052e0:	e00d      	b.n	80052fe <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f7fb fbe2 	bl	8000aac <HAL_UART_RxCpltCallback>
}
 80052e8:	e009      	b.n	80052fe <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	8b1b      	ldrh	r3, [r3, #24]
 80052f0:	b29a      	uxth	r2, r3
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f042 0208 	orr.w	r2, r2, #8
 80052fa:	b292      	uxth	r2, r2
 80052fc:	831a      	strh	r2, [r3, #24]
}
 80052fe:	bf00      	nop
 8005300:	3770      	adds	r7, #112	@ 0x70
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}
 8005306:	bf00      	nop
 8005308:	40008000 	.word	0x40008000

0800530c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800530c:	b480      	push	{r7}
 800530e:	b083      	sub	sp, #12
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005314:	bf00      	nop
 8005316:	370c      	adds	r7, #12
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005320:	b480      	push	{r7}
 8005322:	b085      	sub	sp, #20
 8005324:	af00      	add	r7, sp, #0
 8005326:	4603      	mov	r3, r0
 8005328:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800532a:	2300      	movs	r3, #0
 800532c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800532e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005332:	2b84      	cmp	r3, #132	@ 0x84
 8005334:	d005      	beq.n	8005342 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005336:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	4413      	add	r3, r2
 800533e:	3303      	adds	r3, #3
 8005340:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005342:	68fb      	ldr	r3, [r7, #12]
}
 8005344:	4618      	mov	r0, r3
 8005346:	3714      	adds	r7, #20
 8005348:	46bd      	mov	sp, r7
 800534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534e:	4770      	bx	lr

08005350 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005354:	f000 fe72 	bl	800603c <vTaskStartScheduler>
  
  return osOK;
 8005358:	2300      	movs	r3, #0
}
 800535a:	4618      	mov	r0, r3
 800535c:	bd80      	pop	{r7, pc}

0800535e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800535e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005360:	b089      	sub	sp, #36	@ 0x24
 8005362:	af04      	add	r7, sp, #16
 8005364:	6078      	str	r0, [r7, #4]
 8005366:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	695b      	ldr	r3, [r3, #20]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d020      	beq.n	80053b2 <osThreadCreate+0x54>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	699b      	ldr	r3, [r3, #24]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d01c      	beq.n	80053b2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	685c      	ldr	r4, [r3, #4]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	691e      	ldr	r6, [r3, #16]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800538a:	4618      	mov	r0, r3
 800538c:	f7ff ffc8 	bl	8005320 <makeFreeRtosPriority>
 8005390:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	695b      	ldr	r3, [r3, #20]
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800539a:	9202      	str	r2, [sp, #8]
 800539c:	9301      	str	r3, [sp, #4]
 800539e:	9100      	str	r1, [sp, #0]
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	4632      	mov	r2, r6
 80053a4:	4629      	mov	r1, r5
 80053a6:	4620      	mov	r0, r4
 80053a8:	f000 fbd2 	bl	8005b50 <xTaskCreateStatic>
 80053ac:	4603      	mov	r3, r0
 80053ae:	60fb      	str	r3, [r7, #12]
 80053b0:	e01c      	b.n	80053ec <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	685c      	ldr	r4, [r3, #4]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80053be:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80053c6:	4618      	mov	r0, r3
 80053c8:	f7ff ffaa 	bl	8005320 <makeFreeRtosPriority>
 80053cc:	4602      	mov	r2, r0
 80053ce:	f107 030c 	add.w	r3, r7, #12
 80053d2:	9301      	str	r3, [sp, #4]
 80053d4:	9200      	str	r2, [sp, #0]
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	4632      	mov	r2, r6
 80053da:	4629      	mov	r1, r5
 80053dc:	4620      	mov	r0, r4
 80053de:	f000 fc17 	bl	8005c10 <xTaskCreate>
 80053e2:	4603      	mov	r3, r0
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d001      	beq.n	80053ec <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80053e8:	2300      	movs	r3, #0
 80053ea:	e000      	b.n	80053ee <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80053ec:	68fb      	ldr	r3, [r7, #12]
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	3714      	adds	r7, #20
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080053f6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80053f6:	b580      	push	{r7, lr}
 80053f8:	b084      	sub	sp, #16
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d001      	beq.n	800540c <osDelay+0x16>
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	e000      	b.n	800540e <osDelay+0x18>
 800540c:	2301      	movs	r3, #1
 800540e:	4618      	mov	r0, r3
 8005410:	f000 fdde 	bl	8005fd0 <vTaskDelay>
  
  return osOK;
 8005414:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005416:	4618      	mov	r0, r3
 8005418:	3710      	adds	r7, #16
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}

0800541e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800541e:	b480      	push	{r7}
 8005420:	b083      	sub	sp, #12
 8005422:	af00      	add	r7, sp, #0
 8005424:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f103 0208 	add.w	r2, r3, #8
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	f04f 32ff 	mov.w	r2, #4294967295
 8005436:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	f103 0208 	add.w	r2, r3, #8
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f103 0208 	add.w	r2, r3, #8
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005452:	bf00      	nop
 8005454:	370c      	adds	r7, #12
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr

0800545e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800545e:	b480      	push	{r7}
 8005460:	b083      	sub	sp, #12
 8005462:	af00      	add	r7, sp, #0
 8005464:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800546c:	bf00      	nop
 800546e:	370c      	adds	r7, #12
 8005470:	46bd      	mov	sp, r7
 8005472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005476:	4770      	bx	lr

08005478 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005478:	b480      	push	{r7}
 800547a:	b085      	sub	sp, #20
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	68fa      	ldr	r2, [r7, #12]
 800548c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	689a      	ldr	r2, [r3, #8]
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	683a      	ldr	r2, [r7, #0]
 800549c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	683a      	ldr	r2, [r7, #0]
 80054a2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	687a      	ldr	r2, [r7, #4]
 80054a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	1c5a      	adds	r2, r3, #1
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	601a      	str	r2, [r3, #0]
}
 80054b4:	bf00      	nop
 80054b6:	3714      	adds	r7, #20
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr

080054c0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80054c0:	b480      	push	{r7}
 80054c2:	b085      	sub	sp, #20
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
 80054c8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054d6:	d103      	bne.n	80054e0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	691b      	ldr	r3, [r3, #16]
 80054dc:	60fb      	str	r3, [r7, #12]
 80054de:	e00c      	b.n	80054fa <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	3308      	adds	r3, #8
 80054e4:	60fb      	str	r3, [r7, #12]
 80054e6:	e002      	b.n	80054ee <vListInsert+0x2e>
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	60fb      	str	r3, [r7, #12]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	68ba      	ldr	r2, [r7, #8]
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d2f6      	bcs.n	80054e8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	685a      	ldr	r2, [r3, #4]
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	683a      	ldr	r2, [r7, #0]
 8005508:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	68fa      	ldr	r2, [r7, #12]
 800550e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	683a      	ldr	r2, [r7, #0]
 8005514:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	687a      	ldr	r2, [r7, #4]
 800551a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	1c5a      	adds	r2, r3, #1
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	601a      	str	r2, [r3, #0]
}
 8005526:	bf00      	nop
 8005528:	3714      	adds	r7, #20
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr

08005532 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005532:	b480      	push	{r7}
 8005534:	b085      	sub	sp, #20
 8005536:	af00      	add	r7, sp, #0
 8005538:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	691b      	ldr	r3, [r3, #16]
 800553e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	687a      	ldr	r2, [r7, #4]
 8005546:	6892      	ldr	r2, [r2, #8]
 8005548:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	687a      	ldr	r2, [r7, #4]
 8005550:	6852      	ldr	r2, [r2, #4]
 8005552:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	687a      	ldr	r2, [r7, #4]
 800555a:	429a      	cmp	r2, r3
 800555c:	d103      	bne.n	8005566 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	689a      	ldr	r2, [r3, #8]
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2200      	movs	r2, #0
 800556a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	1e5a      	subs	r2, r3, #1
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
}
 800557a:	4618      	mov	r0, r3
 800557c:	3714      	adds	r7, #20
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr
	...

08005588 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b084      	sub	sp, #16
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
 8005590:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d10b      	bne.n	80055b4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800559c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055a0:	f383 8811 	msr	BASEPRI, r3
 80055a4:	f3bf 8f6f 	isb	sy
 80055a8:	f3bf 8f4f 	dsb	sy
 80055ac:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80055ae:	bf00      	nop
 80055b0:	bf00      	nop
 80055b2:	e7fd      	b.n	80055b0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80055b4:	f001 fc30 	bl	8006e18 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055c0:	68f9      	ldr	r1, [r7, #12]
 80055c2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80055c4:	fb01 f303 	mul.w	r3, r1, r3
 80055c8:	441a      	add	r2, r3
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2200      	movs	r2, #0
 80055d2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055e4:	3b01      	subs	r3, #1
 80055e6:	68f9      	ldr	r1, [r7, #12]
 80055e8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80055ea:	fb01 f303 	mul.w	r3, r1, r3
 80055ee:	441a      	add	r2, r3
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	22ff      	movs	r2, #255	@ 0xff
 80055f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	22ff      	movs	r2, #255	@ 0xff
 8005600:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d114      	bne.n	8005634 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	691b      	ldr	r3, [r3, #16]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d01a      	beq.n	8005648 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	3310      	adds	r3, #16
 8005616:	4618      	mov	r0, r3
 8005618:	f000 ff6a 	bl	80064f0 <xTaskRemoveFromEventList>
 800561c:	4603      	mov	r3, r0
 800561e:	2b00      	cmp	r3, #0
 8005620:	d012      	beq.n	8005648 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005622:	4b0d      	ldr	r3, [pc, #52]	@ (8005658 <xQueueGenericReset+0xd0>)
 8005624:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005628:	601a      	str	r2, [r3, #0]
 800562a:	f3bf 8f4f 	dsb	sy
 800562e:	f3bf 8f6f 	isb	sy
 8005632:	e009      	b.n	8005648 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	3310      	adds	r3, #16
 8005638:	4618      	mov	r0, r3
 800563a:	f7ff fef0 	bl	800541e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	3324      	adds	r3, #36	@ 0x24
 8005642:	4618      	mov	r0, r3
 8005644:	f7ff feeb 	bl	800541e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005648:	f001 fc18 	bl	8006e7c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800564c:	2301      	movs	r3, #1
}
 800564e:	4618      	mov	r0, r3
 8005650:	3710      	adds	r7, #16
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}
 8005656:	bf00      	nop
 8005658:	e000ed04 	.word	0xe000ed04

0800565c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800565c:	b580      	push	{r7, lr}
 800565e:	b08a      	sub	sp, #40	@ 0x28
 8005660:	af02      	add	r7, sp, #8
 8005662:	60f8      	str	r0, [r7, #12]
 8005664:	60b9      	str	r1, [r7, #8]
 8005666:	4613      	mov	r3, r2
 8005668:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d10b      	bne.n	8005688 <xQueueGenericCreate+0x2c>
	__asm volatile
 8005670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005674:	f383 8811 	msr	BASEPRI, r3
 8005678:	f3bf 8f6f 	isb	sy
 800567c:	f3bf 8f4f 	dsb	sy
 8005680:	613b      	str	r3, [r7, #16]
}
 8005682:	bf00      	nop
 8005684:	bf00      	nop
 8005686:	e7fd      	b.n	8005684 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	68ba      	ldr	r2, [r7, #8]
 800568c:	fb02 f303 	mul.w	r3, r2, r3
 8005690:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005692:	69fb      	ldr	r3, [r7, #28]
 8005694:	3348      	adds	r3, #72	@ 0x48
 8005696:	4618      	mov	r0, r3
 8005698:	f001 fce0 	bl	800705c <pvPortMalloc>
 800569c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800569e:	69bb      	ldr	r3, [r7, #24]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d011      	beq.n	80056c8 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80056a4:	69bb      	ldr	r3, [r7, #24]
 80056a6:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	3348      	adds	r3, #72	@ 0x48
 80056ac:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80056ae:	69bb      	ldr	r3, [r7, #24]
 80056b0:	2200      	movs	r2, #0
 80056b2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80056b6:	79fa      	ldrb	r2, [r7, #7]
 80056b8:	69bb      	ldr	r3, [r7, #24]
 80056ba:	9300      	str	r3, [sp, #0]
 80056bc:	4613      	mov	r3, r2
 80056be:	697a      	ldr	r2, [r7, #20]
 80056c0:	68b9      	ldr	r1, [r7, #8]
 80056c2:	68f8      	ldr	r0, [r7, #12]
 80056c4:	f000 f805 	bl	80056d2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80056c8:	69bb      	ldr	r3, [r7, #24]
	}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3720      	adds	r7, #32
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}

080056d2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80056d2:	b580      	push	{r7, lr}
 80056d4:	b084      	sub	sp, #16
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	60f8      	str	r0, [r7, #12]
 80056da:	60b9      	str	r1, [r7, #8]
 80056dc:	607a      	str	r2, [r7, #4]
 80056de:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d103      	bne.n	80056ee <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80056e6:	69bb      	ldr	r3, [r7, #24]
 80056e8:	69ba      	ldr	r2, [r7, #24]
 80056ea:	601a      	str	r2, [r3, #0]
 80056ec:	e002      	b.n	80056f4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80056ee:	69bb      	ldr	r3, [r7, #24]
 80056f0:	687a      	ldr	r2, [r7, #4]
 80056f2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80056f4:	69bb      	ldr	r3, [r7, #24]
 80056f6:	68fa      	ldr	r2, [r7, #12]
 80056f8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80056fa:	69bb      	ldr	r3, [r7, #24]
 80056fc:	68ba      	ldr	r2, [r7, #8]
 80056fe:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005700:	2101      	movs	r1, #1
 8005702:	69b8      	ldr	r0, [r7, #24]
 8005704:	f7ff ff40 	bl	8005588 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005708:	bf00      	nop
 800570a:	3710      	adds	r7, #16
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}

08005710 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b08e      	sub	sp, #56	@ 0x38
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
 8005718:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800571e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005720:	2b00      	cmp	r3, #0
 8005722:	d10b      	bne.n	800573c <xQueueGiveFromISR+0x2c>
	__asm volatile
 8005724:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005728:	f383 8811 	msr	BASEPRI, r3
 800572c:	f3bf 8f6f 	isb	sy
 8005730:	f3bf 8f4f 	dsb	sy
 8005734:	623b      	str	r3, [r7, #32]
}
 8005736:	bf00      	nop
 8005738:	bf00      	nop
 800573a:	e7fd      	b.n	8005738 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800573c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800573e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005740:	2b00      	cmp	r3, #0
 8005742:	d00b      	beq.n	800575c <xQueueGiveFromISR+0x4c>
	__asm volatile
 8005744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005748:	f383 8811 	msr	BASEPRI, r3
 800574c:	f3bf 8f6f 	isb	sy
 8005750:	f3bf 8f4f 	dsb	sy
 8005754:	61fb      	str	r3, [r7, #28]
}
 8005756:	bf00      	nop
 8005758:	bf00      	nop
 800575a:	e7fd      	b.n	8005758 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800575c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d103      	bne.n	800576c <xQueueGiveFromISR+0x5c>
 8005764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d101      	bne.n	8005770 <xQueueGiveFromISR+0x60>
 800576c:	2301      	movs	r3, #1
 800576e:	e000      	b.n	8005772 <xQueueGiveFromISR+0x62>
 8005770:	2300      	movs	r3, #0
 8005772:	2b00      	cmp	r3, #0
 8005774:	d10b      	bne.n	800578e <xQueueGiveFromISR+0x7e>
	__asm volatile
 8005776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800577a:	f383 8811 	msr	BASEPRI, r3
 800577e:	f3bf 8f6f 	isb	sy
 8005782:	f3bf 8f4f 	dsb	sy
 8005786:	61bb      	str	r3, [r7, #24]
}
 8005788:	bf00      	nop
 800578a:	bf00      	nop
 800578c:	e7fd      	b.n	800578a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800578e:	f001 fc23 	bl	8006fd8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005792:	f3ef 8211 	mrs	r2, BASEPRI
 8005796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800579a:	f383 8811 	msr	BASEPRI, r3
 800579e:	f3bf 8f6f 	isb	sy
 80057a2:	f3bf 8f4f 	dsb	sy
 80057a6:	617a      	str	r2, [r7, #20]
 80057a8:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80057aa:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80057ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80057ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057b2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80057b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057ba:	429a      	cmp	r2, r3
 80057bc:	d22b      	bcs.n	8005816 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80057be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80057c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80057c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ca:	1c5a      	adds	r2, r3, #1
 80057cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ce:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80057d0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80057d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057d8:	d112      	bne.n	8005800 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80057da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d016      	beq.n	8005810 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80057e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e4:	3324      	adds	r3, #36	@ 0x24
 80057e6:	4618      	mov	r0, r3
 80057e8:	f000 fe82 	bl	80064f0 <xTaskRemoveFromEventList>
 80057ec:	4603      	mov	r3, r0
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00e      	beq.n	8005810 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d00b      	beq.n	8005810 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	2201      	movs	r2, #1
 80057fc:	601a      	str	r2, [r3, #0]
 80057fe:	e007      	b.n	8005810 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005800:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005804:	3301      	adds	r3, #1
 8005806:	b2db      	uxtb	r3, r3
 8005808:	b25a      	sxtb	r2, r3
 800580a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800580c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005810:	2301      	movs	r3, #1
 8005812:	637b      	str	r3, [r7, #52]	@ 0x34
 8005814:	e001      	b.n	800581a <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005816:	2300      	movs	r3, #0
 8005818:	637b      	str	r3, [r7, #52]	@ 0x34
 800581a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800581c:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005824:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005828:	4618      	mov	r0, r3
 800582a:	3738      	adds	r7, #56	@ 0x38
 800582c:	46bd      	mov	sp, r7
 800582e:	bd80      	pop	{r7, pc}

08005830 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b08e      	sub	sp, #56	@ 0x38
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
 8005838:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800583a:	2300      	movs	r3, #0
 800583c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005842:	2300      	movs	r3, #0
 8005844:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005848:	2b00      	cmp	r3, #0
 800584a:	d10b      	bne.n	8005864 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800584c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005850:	f383 8811 	msr	BASEPRI, r3
 8005854:	f3bf 8f6f 	isb	sy
 8005858:	f3bf 8f4f 	dsb	sy
 800585c:	623b      	str	r3, [r7, #32]
}
 800585e:	bf00      	nop
 8005860:	bf00      	nop
 8005862:	e7fd      	b.n	8005860 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005868:	2b00      	cmp	r3, #0
 800586a:	d00b      	beq.n	8005884 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800586c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005870:	f383 8811 	msr	BASEPRI, r3
 8005874:	f3bf 8f6f 	isb	sy
 8005878:	f3bf 8f4f 	dsb	sy
 800587c:	61fb      	str	r3, [r7, #28]
}
 800587e:	bf00      	nop
 8005880:	bf00      	nop
 8005882:	e7fd      	b.n	8005880 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005884:	f000 fffa 	bl	800687c <xTaskGetSchedulerState>
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d102      	bne.n	8005894 <xQueueSemaphoreTake+0x64>
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d101      	bne.n	8005898 <xQueueSemaphoreTake+0x68>
 8005894:	2301      	movs	r3, #1
 8005896:	e000      	b.n	800589a <xQueueSemaphoreTake+0x6a>
 8005898:	2300      	movs	r3, #0
 800589a:	2b00      	cmp	r3, #0
 800589c:	d10b      	bne.n	80058b6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800589e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058a2:	f383 8811 	msr	BASEPRI, r3
 80058a6:	f3bf 8f6f 	isb	sy
 80058aa:	f3bf 8f4f 	dsb	sy
 80058ae:	61bb      	str	r3, [r7, #24]
}
 80058b0:	bf00      	nop
 80058b2:	bf00      	nop
 80058b4:	e7fd      	b.n	80058b2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80058b6:	f001 faaf 	bl	8006e18 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80058ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058be:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80058c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d024      	beq.n	8005910 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80058c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058c8:	1e5a      	subs	r2, r3, #1
 80058ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058cc:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80058ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d104      	bne.n	80058e0 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80058d6:	f001 f8f5 	bl	8006ac4 <pvTaskIncrementMutexHeldCount>
 80058da:	4602      	mov	r2, r0
 80058dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058de:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058e2:	691b      	ldr	r3, [r3, #16]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d00f      	beq.n	8005908 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80058e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ea:	3310      	adds	r3, #16
 80058ec:	4618      	mov	r0, r3
 80058ee:	f000 fdff 	bl	80064f0 <xTaskRemoveFromEventList>
 80058f2:	4603      	mov	r3, r0
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d007      	beq.n	8005908 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80058f8:	4b54      	ldr	r3, [pc, #336]	@ (8005a4c <xQueueSemaphoreTake+0x21c>)
 80058fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058fe:	601a      	str	r2, [r3, #0]
 8005900:	f3bf 8f4f 	dsb	sy
 8005904:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005908:	f001 fab8 	bl	8006e7c <vPortExitCritical>
				return pdPASS;
 800590c:	2301      	movs	r3, #1
 800590e:	e098      	b.n	8005a42 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d112      	bne.n	800593c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005918:	2b00      	cmp	r3, #0
 800591a:	d00b      	beq.n	8005934 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800591c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005920:	f383 8811 	msr	BASEPRI, r3
 8005924:	f3bf 8f6f 	isb	sy
 8005928:	f3bf 8f4f 	dsb	sy
 800592c:	617b      	str	r3, [r7, #20]
}
 800592e:	bf00      	nop
 8005930:	bf00      	nop
 8005932:	e7fd      	b.n	8005930 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005934:	f001 faa2 	bl	8006e7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005938:	2300      	movs	r3, #0
 800593a:	e082      	b.n	8005a42 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800593c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800593e:	2b00      	cmp	r3, #0
 8005940:	d106      	bne.n	8005950 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005942:	f107 030c 	add.w	r3, r7, #12
 8005946:	4618      	mov	r0, r3
 8005948:	f000 fe36 	bl	80065b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800594c:	2301      	movs	r3, #1
 800594e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005950:	f001 fa94 	bl	8006e7c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005954:	f000 fbdc 	bl	8006110 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005958:	f001 fa5e 	bl	8006e18 <vPortEnterCritical>
 800595c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800595e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005962:	b25b      	sxtb	r3, r3
 8005964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005968:	d103      	bne.n	8005972 <xQueueSemaphoreTake+0x142>
 800596a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800596c:	2200      	movs	r2, #0
 800596e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005974:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005978:	b25b      	sxtb	r3, r3
 800597a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800597e:	d103      	bne.n	8005988 <xQueueSemaphoreTake+0x158>
 8005980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005982:	2200      	movs	r2, #0
 8005984:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005988:	f001 fa78 	bl	8006e7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800598c:	463a      	mov	r2, r7
 800598e:	f107 030c 	add.w	r3, r7, #12
 8005992:	4611      	mov	r1, r2
 8005994:	4618      	mov	r0, r3
 8005996:	f000 fe25 	bl	80065e4 <xTaskCheckForTimeOut>
 800599a:	4603      	mov	r3, r0
 800599c:	2b00      	cmp	r3, #0
 800599e:	d132      	bne.n	8005a06 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80059a0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80059a2:	f000 f8bf 	bl	8005b24 <prvIsQueueEmpty>
 80059a6:	4603      	mov	r3, r0
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d026      	beq.n	80059fa <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80059ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d109      	bne.n	80059c8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80059b4:	f001 fa30 	bl	8006e18 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80059b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	4618      	mov	r0, r3
 80059be:	f000 ff7b 	bl	80068b8 <xTaskPriorityInherit>
 80059c2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80059c4:	f001 fa5a 	bl	8006e7c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80059c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059ca:	3324      	adds	r3, #36	@ 0x24
 80059cc:	683a      	ldr	r2, [r7, #0]
 80059ce:	4611      	mov	r1, r2
 80059d0:	4618      	mov	r0, r3
 80059d2:	f000 fd67 	bl	80064a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80059d6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80059d8:	f000 f852 	bl	8005a80 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80059dc:	f000 fba6 	bl	800612c <xTaskResumeAll>
 80059e0:	4603      	mov	r3, r0
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	f47f af67 	bne.w	80058b6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80059e8:	4b18      	ldr	r3, [pc, #96]	@ (8005a4c <xQueueSemaphoreTake+0x21c>)
 80059ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059ee:	601a      	str	r2, [r3, #0]
 80059f0:	f3bf 8f4f 	dsb	sy
 80059f4:	f3bf 8f6f 	isb	sy
 80059f8:	e75d      	b.n	80058b6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80059fa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80059fc:	f000 f840 	bl	8005a80 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005a00:	f000 fb94 	bl	800612c <xTaskResumeAll>
 8005a04:	e757      	b.n	80058b6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005a06:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005a08:	f000 f83a 	bl	8005a80 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005a0c:	f000 fb8e 	bl	800612c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005a10:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005a12:	f000 f887 	bl	8005b24 <prvIsQueueEmpty>
 8005a16:	4603      	mov	r3, r0
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	f43f af4c 	beq.w	80058b6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d00d      	beq.n	8005a40 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005a24:	f001 f9f8 	bl	8006e18 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005a28:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005a2a:	f000 f811 	bl	8005a50 <prvGetDisinheritPriorityAfterTimeout>
 8005a2e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005a36:	4618      	mov	r0, r3
 8005a38:	f000 ffb4 	bl	80069a4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005a3c:	f001 fa1e 	bl	8006e7c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005a40:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	3738      	adds	r7, #56	@ 0x38
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}
 8005a4a:	bf00      	nop
 8005a4c:	e000ed04 	.word	0xe000ed04

08005a50 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005a50:	b480      	push	{r7}
 8005a52:	b085      	sub	sp, #20
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d006      	beq.n	8005a6e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f1c3 0307 	rsb	r3, r3, #7
 8005a6a:	60fb      	str	r3, [r7, #12]
 8005a6c:	e001      	b.n	8005a72 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005a72:	68fb      	ldr	r3, [r7, #12]
	}
 8005a74:	4618      	mov	r0, r3
 8005a76:	3714      	adds	r7, #20
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7e:	4770      	bx	lr

08005a80 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b084      	sub	sp, #16
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005a88:	f001 f9c6 	bl	8006e18 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a92:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005a94:	e011      	b.n	8005aba <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d012      	beq.n	8005ac4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	3324      	adds	r3, #36	@ 0x24
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f000 fd24 	bl	80064f0 <xTaskRemoveFromEventList>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d001      	beq.n	8005ab2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005aae:	f000 fdfd 	bl	80066ac <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005ab2:	7bfb      	ldrb	r3, [r7, #15]
 8005ab4:	3b01      	subs	r3, #1
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005aba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	dce9      	bgt.n	8005a96 <prvUnlockQueue+0x16>
 8005ac2:	e000      	b.n	8005ac6 <prvUnlockQueue+0x46>
					break;
 8005ac4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	22ff      	movs	r2, #255	@ 0xff
 8005aca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005ace:	f001 f9d5 	bl	8006e7c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005ad2:	f001 f9a1 	bl	8006e18 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005adc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005ade:	e011      	b.n	8005b04 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	691b      	ldr	r3, [r3, #16]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d012      	beq.n	8005b0e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	3310      	adds	r3, #16
 8005aec:	4618      	mov	r0, r3
 8005aee:	f000 fcff 	bl	80064f0 <xTaskRemoveFromEventList>
 8005af2:	4603      	mov	r3, r0
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d001      	beq.n	8005afc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005af8:	f000 fdd8 	bl	80066ac <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005afc:	7bbb      	ldrb	r3, [r7, #14]
 8005afe:	3b01      	subs	r3, #1
 8005b00:	b2db      	uxtb	r3, r3
 8005b02:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005b04:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	dce9      	bgt.n	8005ae0 <prvUnlockQueue+0x60>
 8005b0c:	e000      	b.n	8005b10 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005b0e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	22ff      	movs	r2, #255	@ 0xff
 8005b14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005b18:	f001 f9b0 	bl	8006e7c <vPortExitCritical>
}
 8005b1c:	bf00      	nop
 8005b1e:	3710      	adds	r7, #16
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}

08005b24 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b084      	sub	sp, #16
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005b2c:	f001 f974 	bl	8006e18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d102      	bne.n	8005b3e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	60fb      	str	r3, [r7, #12]
 8005b3c:	e001      	b.n	8005b42 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005b42:	f001 f99b 	bl	8006e7c <vPortExitCritical>

	return xReturn;
 8005b46:	68fb      	ldr	r3, [r7, #12]
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3710      	adds	r7, #16
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}

08005b50 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b08e      	sub	sp, #56	@ 0x38
 8005b54:	af04      	add	r7, sp, #16
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	60b9      	str	r1, [r7, #8]
 8005b5a:	607a      	str	r2, [r7, #4]
 8005b5c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005b5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d10b      	bne.n	8005b7c <xTaskCreateStatic+0x2c>
	__asm volatile
 8005b64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b68:	f383 8811 	msr	BASEPRI, r3
 8005b6c:	f3bf 8f6f 	isb	sy
 8005b70:	f3bf 8f4f 	dsb	sy
 8005b74:	623b      	str	r3, [r7, #32]
}
 8005b76:	bf00      	nop
 8005b78:	bf00      	nop
 8005b7a:	e7fd      	b.n	8005b78 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005b7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d10b      	bne.n	8005b9a <xTaskCreateStatic+0x4a>
	__asm volatile
 8005b82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b86:	f383 8811 	msr	BASEPRI, r3
 8005b8a:	f3bf 8f6f 	isb	sy
 8005b8e:	f3bf 8f4f 	dsb	sy
 8005b92:	61fb      	str	r3, [r7, #28]
}
 8005b94:	bf00      	nop
 8005b96:	bf00      	nop
 8005b98:	e7fd      	b.n	8005b96 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005b9a:	23a0      	movs	r3, #160	@ 0xa0
 8005b9c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	2ba0      	cmp	r3, #160	@ 0xa0
 8005ba2:	d00b      	beq.n	8005bbc <xTaskCreateStatic+0x6c>
	__asm volatile
 8005ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba8:	f383 8811 	msr	BASEPRI, r3
 8005bac:	f3bf 8f6f 	isb	sy
 8005bb0:	f3bf 8f4f 	dsb	sy
 8005bb4:	61bb      	str	r3, [r7, #24]
}
 8005bb6:	bf00      	nop
 8005bb8:	bf00      	nop
 8005bba:	e7fd      	b.n	8005bb8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005bbc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d01e      	beq.n	8005c02 <xTaskCreateStatic+0xb2>
 8005bc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d01b      	beq.n	8005c02 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005bca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bcc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005bd2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd6:	2202      	movs	r2, #2
 8005bd8:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005bdc:	2300      	movs	r3, #0
 8005bde:	9303      	str	r3, [sp, #12]
 8005be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be2:	9302      	str	r3, [sp, #8]
 8005be4:	f107 0314 	add.w	r3, r7, #20
 8005be8:	9301      	str	r3, [sp, #4]
 8005bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bec:	9300      	str	r3, [sp, #0]
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	687a      	ldr	r2, [r7, #4]
 8005bf2:	68b9      	ldr	r1, [r7, #8]
 8005bf4:	68f8      	ldr	r0, [r7, #12]
 8005bf6:	f000 f851 	bl	8005c9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005bfa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005bfc:	f000 f8ee 	bl	8005ddc <prvAddNewTaskToReadyList>
 8005c00:	e001      	b.n	8005c06 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005c02:	2300      	movs	r3, #0
 8005c04:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005c06:	697b      	ldr	r3, [r7, #20]
	}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3728      	adds	r7, #40	@ 0x28
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bd80      	pop	{r7, pc}

08005c10 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b08c      	sub	sp, #48	@ 0x30
 8005c14:	af04      	add	r7, sp, #16
 8005c16:	60f8      	str	r0, [r7, #12]
 8005c18:	60b9      	str	r1, [r7, #8]
 8005c1a:	603b      	str	r3, [r7, #0]
 8005c1c:	4613      	mov	r3, r2
 8005c1e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005c20:	88fb      	ldrh	r3, [r7, #6]
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	4618      	mov	r0, r3
 8005c26:	f001 fa19 	bl	800705c <pvPortMalloc>
 8005c2a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d00e      	beq.n	8005c50 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005c32:	20a0      	movs	r0, #160	@ 0xa0
 8005c34:	f001 fa12 	bl	800705c <pvPortMalloc>
 8005c38:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005c3a:	69fb      	ldr	r3, [r7, #28]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d003      	beq.n	8005c48 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005c40:	69fb      	ldr	r3, [r7, #28]
 8005c42:	697a      	ldr	r2, [r7, #20]
 8005c44:	631a      	str	r2, [r3, #48]	@ 0x30
 8005c46:	e005      	b.n	8005c54 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005c48:	6978      	ldr	r0, [r7, #20]
 8005c4a:	f001 fad5 	bl	80071f8 <vPortFree>
 8005c4e:	e001      	b.n	8005c54 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005c50:	2300      	movs	r3, #0
 8005c52:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d017      	beq.n	8005c8a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005c5a:	69fb      	ldr	r3, [r7, #28]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005c62:	88fa      	ldrh	r2, [r7, #6]
 8005c64:	2300      	movs	r3, #0
 8005c66:	9303      	str	r3, [sp, #12]
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	9302      	str	r3, [sp, #8]
 8005c6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c6e:	9301      	str	r3, [sp, #4]
 8005c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c72:	9300      	str	r3, [sp, #0]
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	68b9      	ldr	r1, [r7, #8]
 8005c78:	68f8      	ldr	r0, [r7, #12]
 8005c7a:	f000 f80f 	bl	8005c9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005c7e:	69f8      	ldr	r0, [r7, #28]
 8005c80:	f000 f8ac 	bl	8005ddc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005c84:	2301      	movs	r3, #1
 8005c86:	61bb      	str	r3, [r7, #24]
 8005c88:	e002      	b.n	8005c90 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8005c8e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005c90:	69bb      	ldr	r3, [r7, #24]
	}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3720      	adds	r7, #32
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}
	...

08005c9c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b088      	sub	sp, #32
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	60b9      	str	r1, [r7, #8]
 8005ca6:	607a      	str	r2, [r7, #4]
 8005ca8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005cb4:	3b01      	subs	r3, #1
 8005cb6:	009b      	lsls	r3, r3, #2
 8005cb8:	4413      	add	r3, r2
 8005cba:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005cbc:	69bb      	ldr	r3, [r7, #24]
 8005cbe:	f023 0307 	bic.w	r3, r3, #7
 8005cc2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005cc4:	69bb      	ldr	r3, [r7, #24]
 8005cc6:	f003 0307 	and.w	r3, r3, #7
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d00b      	beq.n	8005ce6 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cd2:	f383 8811 	msr	BASEPRI, r3
 8005cd6:	f3bf 8f6f 	isb	sy
 8005cda:	f3bf 8f4f 	dsb	sy
 8005cde:	617b      	str	r3, [r7, #20]
}
 8005ce0:	bf00      	nop
 8005ce2:	bf00      	nop
 8005ce4:	e7fd      	b.n	8005ce2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d01f      	beq.n	8005d2c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005cec:	2300      	movs	r3, #0
 8005cee:	61fb      	str	r3, [r7, #28]
 8005cf0:	e012      	b.n	8005d18 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005cf2:	68ba      	ldr	r2, [r7, #8]
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	4413      	add	r3, r2
 8005cf8:	7819      	ldrb	r1, [r3, #0]
 8005cfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cfc:	69fb      	ldr	r3, [r7, #28]
 8005cfe:	4413      	add	r3, r2
 8005d00:	3334      	adds	r3, #52	@ 0x34
 8005d02:	460a      	mov	r2, r1
 8005d04:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005d06:	68ba      	ldr	r2, [r7, #8]
 8005d08:	69fb      	ldr	r3, [r7, #28]
 8005d0a:	4413      	add	r3, r2
 8005d0c:	781b      	ldrb	r3, [r3, #0]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d006      	beq.n	8005d20 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d12:	69fb      	ldr	r3, [r7, #28]
 8005d14:	3301      	adds	r3, #1
 8005d16:	61fb      	str	r3, [r7, #28]
 8005d18:	69fb      	ldr	r3, [r7, #28]
 8005d1a:	2b0f      	cmp	r3, #15
 8005d1c:	d9e9      	bls.n	8005cf2 <prvInitialiseNewTask+0x56>
 8005d1e:	e000      	b.n	8005d22 <prvInitialiseNewTask+0x86>
			{
				break;
 8005d20:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d24:	2200      	movs	r2, #0
 8005d26:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d2a:	e003      	b.n	8005d34 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d2e:	2200      	movs	r2, #0
 8005d30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d36:	2b06      	cmp	r3, #6
 8005d38:	d901      	bls.n	8005d3e <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005d3a:	2306      	movs	r3, #6
 8005d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d42:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d48:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d52:	3304      	adds	r3, #4
 8005d54:	4618      	mov	r0, r3
 8005d56:	f7ff fb82 	bl	800545e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d5c:	3318      	adds	r3, #24
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f7ff fb7d 	bl	800545e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d68:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d6c:	f1c3 0207 	rsb	r2, r3, #7
 8005d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d72:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d78:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d84:	2200      	movs	r2, #0
 8005d86:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d8c:	334c      	adds	r3, #76	@ 0x4c
 8005d8e:	224c      	movs	r2, #76	@ 0x4c
 8005d90:	2100      	movs	r1, #0
 8005d92:	4618      	mov	r0, r3
 8005d94:	f002 f8da 	bl	8007f4c <memset>
 8005d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d9a:	4a0d      	ldr	r2, [pc, #52]	@ (8005dd0 <prvInitialiseNewTask+0x134>)
 8005d9c:	651a      	str	r2, [r3, #80]	@ 0x50
 8005d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005da0:	4a0c      	ldr	r2, [pc, #48]	@ (8005dd4 <prvInitialiseNewTask+0x138>)
 8005da2:	655a      	str	r2, [r3, #84]	@ 0x54
 8005da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005da6:	4a0c      	ldr	r2, [pc, #48]	@ (8005dd8 <prvInitialiseNewTask+0x13c>)
 8005da8:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005daa:	683a      	ldr	r2, [r7, #0]
 8005dac:	68f9      	ldr	r1, [r7, #12]
 8005dae:	69b8      	ldr	r0, [r7, #24]
 8005db0:	f000 ff02 	bl	8006bb8 <pxPortInitialiseStack>
 8005db4:	4602      	mov	r2, r0
 8005db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005db8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005dba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d002      	beq.n	8005dc6 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dc4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005dc6:	bf00      	nop
 8005dc8:	3720      	adds	r7, #32
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}
 8005dce:	bf00      	nop
 8005dd0:	200011b8 	.word	0x200011b8
 8005dd4:	20001220 	.word	0x20001220
 8005dd8:	20001288 	.word	0x20001288

08005ddc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b082      	sub	sp, #8
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005de4:	f001 f818 	bl	8006e18 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005de8:	4b2a      	ldr	r3, [pc, #168]	@ (8005e94 <prvAddNewTaskToReadyList+0xb8>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	3301      	adds	r3, #1
 8005dee:	4a29      	ldr	r2, [pc, #164]	@ (8005e94 <prvAddNewTaskToReadyList+0xb8>)
 8005df0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005df2:	4b29      	ldr	r3, [pc, #164]	@ (8005e98 <prvAddNewTaskToReadyList+0xbc>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d109      	bne.n	8005e0e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005dfa:	4a27      	ldr	r2, [pc, #156]	@ (8005e98 <prvAddNewTaskToReadyList+0xbc>)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005e00:	4b24      	ldr	r3, [pc, #144]	@ (8005e94 <prvAddNewTaskToReadyList+0xb8>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	d110      	bne.n	8005e2a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005e08:	f000 fc74 	bl	80066f4 <prvInitialiseTaskLists>
 8005e0c:	e00d      	b.n	8005e2a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005e0e:	4b23      	ldr	r3, [pc, #140]	@ (8005e9c <prvAddNewTaskToReadyList+0xc0>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d109      	bne.n	8005e2a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005e16:	4b20      	ldr	r3, [pc, #128]	@ (8005e98 <prvAddNewTaskToReadyList+0xbc>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d802      	bhi.n	8005e2a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005e24:	4a1c      	ldr	r2, [pc, #112]	@ (8005e98 <prvAddNewTaskToReadyList+0xbc>)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005e2a:	4b1d      	ldr	r3, [pc, #116]	@ (8005ea0 <prvAddNewTaskToReadyList+0xc4>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	3301      	adds	r3, #1
 8005e30:	4a1b      	ldr	r2, [pc, #108]	@ (8005ea0 <prvAddNewTaskToReadyList+0xc4>)
 8005e32:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e38:	2201      	movs	r2, #1
 8005e3a:	409a      	lsls	r2, r3
 8005e3c:	4b19      	ldr	r3, [pc, #100]	@ (8005ea4 <prvAddNewTaskToReadyList+0xc8>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4313      	orrs	r3, r2
 8005e42:	4a18      	ldr	r2, [pc, #96]	@ (8005ea4 <prvAddNewTaskToReadyList+0xc8>)
 8005e44:	6013      	str	r3, [r2, #0]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e4a:	4613      	mov	r3, r2
 8005e4c:	009b      	lsls	r3, r3, #2
 8005e4e:	4413      	add	r3, r2
 8005e50:	009b      	lsls	r3, r3, #2
 8005e52:	4a15      	ldr	r2, [pc, #84]	@ (8005ea8 <prvAddNewTaskToReadyList+0xcc>)
 8005e54:	441a      	add	r2, r3
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	3304      	adds	r3, #4
 8005e5a:	4619      	mov	r1, r3
 8005e5c:	4610      	mov	r0, r2
 8005e5e:	f7ff fb0b 	bl	8005478 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005e62:	f001 f80b 	bl	8006e7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005e66:	4b0d      	ldr	r3, [pc, #52]	@ (8005e9c <prvAddNewTaskToReadyList+0xc0>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d00e      	beq.n	8005e8c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8005e98 <prvAddNewTaskToReadyList+0xbc>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d207      	bcs.n	8005e8c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8005eac <prvAddNewTaskToReadyList+0xd0>)
 8005e7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e82:	601a      	str	r2, [r3, #0]
 8005e84:	f3bf 8f4f 	dsb	sy
 8005e88:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e8c:	bf00      	nop
 8005e8e:	3708      	adds	r7, #8
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}
 8005e94:	200005a0 	.word	0x200005a0
 8005e98:	200004a0 	.word	0x200004a0
 8005e9c:	200005ac 	.word	0x200005ac
 8005ea0:	200005bc 	.word	0x200005bc
 8005ea4:	200005a8 	.word	0x200005a8
 8005ea8:	200004a4 	.word	0x200004a4
 8005eac:	e000ed04 	.word	0xe000ed04

08005eb0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b084      	sub	sp, #16
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8005eb8:	f000 ffae 	bl	8006e18 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d102      	bne.n	8005ec8 <vTaskDelete+0x18>
 8005ec2:	4b39      	ldr	r3, [pc, #228]	@ (8005fa8 <vTaskDelete+0xf8>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	e000      	b.n	8005eca <vTaskDelete+0x1a>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	3304      	adds	r3, #4
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f7ff fb2e 	bl	8005532 <uxListRemove>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d115      	bne.n	8005f08 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ee0:	4932      	ldr	r1, [pc, #200]	@ (8005fac <vTaskDelete+0xfc>)
 8005ee2:	4613      	mov	r3, r2
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	4413      	add	r3, r2
 8005ee8:	009b      	lsls	r3, r3, #2
 8005eea:	440b      	add	r3, r1
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d10a      	bne.n	8005f08 <vTaskDelete+0x58>
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8005efc:	43da      	mvns	r2, r3
 8005efe:	4b2c      	ldr	r3, [pc, #176]	@ (8005fb0 <vTaskDelete+0x100>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4013      	ands	r3, r2
 8005f04:	4a2a      	ldr	r2, [pc, #168]	@ (8005fb0 <vTaskDelete+0x100>)
 8005f06:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d004      	beq.n	8005f1a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	3318      	adds	r3, #24
 8005f14:	4618      	mov	r0, r3
 8005f16:	f7ff fb0c 	bl	8005532 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8005f1a:	4b26      	ldr	r3, [pc, #152]	@ (8005fb4 <vTaskDelete+0x104>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	3301      	adds	r3, #1
 8005f20:	4a24      	ldr	r2, [pc, #144]	@ (8005fb4 <vTaskDelete+0x104>)
 8005f22:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8005f24:	4b20      	ldr	r3, [pc, #128]	@ (8005fa8 <vTaskDelete+0xf8>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	68fa      	ldr	r2, [r7, #12]
 8005f2a:	429a      	cmp	r2, r3
 8005f2c:	d10b      	bne.n	8005f46 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	3304      	adds	r3, #4
 8005f32:	4619      	mov	r1, r3
 8005f34:	4820      	ldr	r0, [pc, #128]	@ (8005fb8 <vTaskDelete+0x108>)
 8005f36:	f7ff fa9f 	bl	8005478 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8005f3a:	4b20      	ldr	r3, [pc, #128]	@ (8005fbc <vTaskDelete+0x10c>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	3301      	adds	r3, #1
 8005f40:	4a1e      	ldr	r2, [pc, #120]	@ (8005fbc <vTaskDelete+0x10c>)
 8005f42:	6013      	str	r3, [r2, #0]
 8005f44:	e009      	b.n	8005f5a <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8005f46:	4b1e      	ldr	r3, [pc, #120]	@ (8005fc0 <vTaskDelete+0x110>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	3b01      	subs	r3, #1
 8005f4c:	4a1c      	ldr	r2, [pc, #112]	@ (8005fc0 <vTaskDelete+0x110>)
 8005f4e:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8005f50:	68f8      	ldr	r0, [r7, #12]
 8005f52:	f000 fc3d 	bl	80067d0 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8005f56:	f000 fc71 	bl	800683c <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8005f5a:	f000 ff8f 	bl	8006e7c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8005f5e:	4b19      	ldr	r3, [pc, #100]	@ (8005fc4 <vTaskDelete+0x114>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d01c      	beq.n	8005fa0 <vTaskDelete+0xf0>
		{
			if( pxTCB == pxCurrentTCB )
 8005f66:	4b10      	ldr	r3, [pc, #64]	@ (8005fa8 <vTaskDelete+0xf8>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	68fa      	ldr	r2, [r7, #12]
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d117      	bne.n	8005fa0 <vTaskDelete+0xf0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8005f70:	4b15      	ldr	r3, [pc, #84]	@ (8005fc8 <vTaskDelete+0x118>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d00b      	beq.n	8005f90 <vTaskDelete+0xe0>
	__asm volatile
 8005f78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f7c:	f383 8811 	msr	BASEPRI, r3
 8005f80:	f3bf 8f6f 	isb	sy
 8005f84:	f3bf 8f4f 	dsb	sy
 8005f88:	60bb      	str	r3, [r7, #8]
}
 8005f8a:	bf00      	nop
 8005f8c:	bf00      	nop
 8005f8e:	e7fd      	b.n	8005f8c <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 8005f90:	4b0e      	ldr	r3, [pc, #56]	@ (8005fcc <vTaskDelete+0x11c>)
 8005f92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f96:	601a      	str	r2, [r3, #0]
 8005f98:	f3bf 8f4f 	dsb	sy
 8005f9c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005fa0:	bf00      	nop
 8005fa2:	3710      	adds	r7, #16
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}
 8005fa8:	200004a0 	.word	0x200004a0
 8005fac:	200004a4 	.word	0x200004a4
 8005fb0:	200005a8 	.word	0x200005a8
 8005fb4:	200005bc 	.word	0x200005bc
 8005fb8:	20000574 	.word	0x20000574
 8005fbc:	20000588 	.word	0x20000588
 8005fc0:	200005a0 	.word	0x200005a0
 8005fc4:	200005ac 	.word	0x200005ac
 8005fc8:	200005c8 	.word	0x200005c8
 8005fcc:	e000ed04 	.word	0xe000ed04

08005fd0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b084      	sub	sp, #16
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d018      	beq.n	8006014 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005fe2:	4b14      	ldr	r3, [pc, #80]	@ (8006034 <vTaskDelay+0x64>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d00b      	beq.n	8006002 <vTaskDelay+0x32>
	__asm volatile
 8005fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fee:	f383 8811 	msr	BASEPRI, r3
 8005ff2:	f3bf 8f6f 	isb	sy
 8005ff6:	f3bf 8f4f 	dsb	sy
 8005ffa:	60bb      	str	r3, [r7, #8]
}
 8005ffc:	bf00      	nop
 8005ffe:	bf00      	nop
 8006000:	e7fd      	b.n	8005ffe <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006002:	f000 f885 	bl	8006110 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006006:	2100      	movs	r1, #0
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f000 fd6f 	bl	8006aec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800600e:	f000 f88d 	bl	800612c <xTaskResumeAll>
 8006012:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d107      	bne.n	800602a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800601a:	4b07      	ldr	r3, [pc, #28]	@ (8006038 <vTaskDelay+0x68>)
 800601c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006020:	601a      	str	r2, [r3, #0]
 8006022:	f3bf 8f4f 	dsb	sy
 8006026:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800602a:	bf00      	nop
 800602c:	3710      	adds	r7, #16
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
 8006032:	bf00      	nop
 8006034:	200005c8 	.word	0x200005c8
 8006038:	e000ed04 	.word	0xe000ed04

0800603c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b08a      	sub	sp, #40	@ 0x28
 8006040:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006042:	2300      	movs	r3, #0
 8006044:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006046:	2300      	movs	r3, #0
 8006048:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800604a:	463a      	mov	r2, r7
 800604c:	1d39      	adds	r1, r7, #4
 800604e:	f107 0308 	add.w	r3, r7, #8
 8006052:	4618      	mov	r0, r3
 8006054:	f7fa faa2 	bl	800059c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006058:	6839      	ldr	r1, [r7, #0]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	68ba      	ldr	r2, [r7, #8]
 800605e:	9202      	str	r2, [sp, #8]
 8006060:	9301      	str	r3, [sp, #4]
 8006062:	2300      	movs	r3, #0
 8006064:	9300      	str	r3, [sp, #0]
 8006066:	2300      	movs	r3, #0
 8006068:	460a      	mov	r2, r1
 800606a:	4921      	ldr	r1, [pc, #132]	@ (80060f0 <vTaskStartScheduler+0xb4>)
 800606c:	4821      	ldr	r0, [pc, #132]	@ (80060f4 <vTaskStartScheduler+0xb8>)
 800606e:	f7ff fd6f 	bl	8005b50 <xTaskCreateStatic>
 8006072:	4603      	mov	r3, r0
 8006074:	4a20      	ldr	r2, [pc, #128]	@ (80060f8 <vTaskStartScheduler+0xbc>)
 8006076:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006078:	4b1f      	ldr	r3, [pc, #124]	@ (80060f8 <vTaskStartScheduler+0xbc>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d002      	beq.n	8006086 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006080:	2301      	movs	r3, #1
 8006082:	617b      	str	r3, [r7, #20]
 8006084:	e001      	b.n	800608a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006086:	2300      	movs	r3, #0
 8006088:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	2b01      	cmp	r3, #1
 800608e:	d11b      	bne.n	80060c8 <vTaskStartScheduler+0x8c>
	__asm volatile
 8006090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006094:	f383 8811 	msr	BASEPRI, r3
 8006098:	f3bf 8f6f 	isb	sy
 800609c:	f3bf 8f4f 	dsb	sy
 80060a0:	613b      	str	r3, [r7, #16]
}
 80060a2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80060a4:	4b15      	ldr	r3, [pc, #84]	@ (80060fc <vTaskStartScheduler+0xc0>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	334c      	adds	r3, #76	@ 0x4c
 80060aa:	4a15      	ldr	r2, [pc, #84]	@ (8006100 <vTaskStartScheduler+0xc4>)
 80060ac:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80060ae:	4b15      	ldr	r3, [pc, #84]	@ (8006104 <vTaskStartScheduler+0xc8>)
 80060b0:	f04f 32ff 	mov.w	r2, #4294967295
 80060b4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80060b6:	4b14      	ldr	r3, [pc, #80]	@ (8006108 <vTaskStartScheduler+0xcc>)
 80060b8:	2201      	movs	r2, #1
 80060ba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80060bc:	4b13      	ldr	r3, [pc, #76]	@ (800610c <vTaskStartScheduler+0xd0>)
 80060be:	2200      	movs	r2, #0
 80060c0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80060c2:	f000 fe05 	bl	8006cd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80060c6:	e00f      	b.n	80060e8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060ce:	d10b      	bne.n	80060e8 <vTaskStartScheduler+0xac>
	__asm volatile
 80060d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060d4:	f383 8811 	msr	BASEPRI, r3
 80060d8:	f3bf 8f6f 	isb	sy
 80060dc:	f3bf 8f4f 	dsb	sy
 80060e0:	60fb      	str	r3, [r7, #12]
}
 80060e2:	bf00      	nop
 80060e4:	bf00      	nop
 80060e6:	e7fd      	b.n	80060e4 <vTaskStartScheduler+0xa8>
}
 80060e8:	bf00      	nop
 80060ea:	3718      	adds	r7, #24
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}
 80060f0:	08008bd0 	.word	0x08008bd0
 80060f4:	080066c5 	.word	0x080066c5
 80060f8:	200005c4 	.word	0x200005c4
 80060fc:	200004a0 	.word	0x200004a0
 8006100:	20000038 	.word	0x20000038
 8006104:	200005c0 	.word	0x200005c0
 8006108:	200005ac 	.word	0x200005ac
 800610c:	200005a4 	.word	0x200005a4

08006110 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006110:	b480      	push	{r7}
 8006112:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006114:	4b04      	ldr	r3, [pc, #16]	@ (8006128 <vTaskSuspendAll+0x18>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	3301      	adds	r3, #1
 800611a:	4a03      	ldr	r2, [pc, #12]	@ (8006128 <vTaskSuspendAll+0x18>)
 800611c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800611e:	bf00      	nop
 8006120:	46bd      	mov	sp, r7
 8006122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006126:	4770      	bx	lr
 8006128:	200005c8 	.word	0x200005c8

0800612c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b084      	sub	sp, #16
 8006130:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006132:	2300      	movs	r3, #0
 8006134:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006136:	2300      	movs	r3, #0
 8006138:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800613a:	4b42      	ldr	r3, [pc, #264]	@ (8006244 <xTaskResumeAll+0x118>)
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d10b      	bne.n	800615a <xTaskResumeAll+0x2e>
	__asm volatile
 8006142:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006146:	f383 8811 	msr	BASEPRI, r3
 800614a:	f3bf 8f6f 	isb	sy
 800614e:	f3bf 8f4f 	dsb	sy
 8006152:	603b      	str	r3, [r7, #0]
}
 8006154:	bf00      	nop
 8006156:	bf00      	nop
 8006158:	e7fd      	b.n	8006156 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800615a:	f000 fe5d 	bl	8006e18 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800615e:	4b39      	ldr	r3, [pc, #228]	@ (8006244 <xTaskResumeAll+0x118>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	3b01      	subs	r3, #1
 8006164:	4a37      	ldr	r2, [pc, #220]	@ (8006244 <xTaskResumeAll+0x118>)
 8006166:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006168:	4b36      	ldr	r3, [pc, #216]	@ (8006244 <xTaskResumeAll+0x118>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d161      	bne.n	8006234 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006170:	4b35      	ldr	r3, [pc, #212]	@ (8006248 <xTaskResumeAll+0x11c>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d05d      	beq.n	8006234 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006178:	e02e      	b.n	80061d8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800617a:	4b34      	ldr	r3, [pc, #208]	@ (800624c <xTaskResumeAll+0x120>)
 800617c:	68db      	ldr	r3, [r3, #12]
 800617e:	68db      	ldr	r3, [r3, #12]
 8006180:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	3318      	adds	r3, #24
 8006186:	4618      	mov	r0, r3
 8006188:	f7ff f9d3 	bl	8005532 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	3304      	adds	r3, #4
 8006190:	4618      	mov	r0, r3
 8006192:	f7ff f9ce 	bl	8005532 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800619a:	2201      	movs	r2, #1
 800619c:	409a      	lsls	r2, r3
 800619e:	4b2c      	ldr	r3, [pc, #176]	@ (8006250 <xTaskResumeAll+0x124>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4313      	orrs	r3, r2
 80061a4:	4a2a      	ldr	r2, [pc, #168]	@ (8006250 <xTaskResumeAll+0x124>)
 80061a6:	6013      	str	r3, [r2, #0]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061ac:	4613      	mov	r3, r2
 80061ae:	009b      	lsls	r3, r3, #2
 80061b0:	4413      	add	r3, r2
 80061b2:	009b      	lsls	r3, r3, #2
 80061b4:	4a27      	ldr	r2, [pc, #156]	@ (8006254 <xTaskResumeAll+0x128>)
 80061b6:	441a      	add	r2, r3
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	3304      	adds	r3, #4
 80061bc:	4619      	mov	r1, r3
 80061be:	4610      	mov	r0, r2
 80061c0:	f7ff f95a 	bl	8005478 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061c8:	4b23      	ldr	r3, [pc, #140]	@ (8006258 <xTaskResumeAll+0x12c>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d302      	bcc.n	80061d8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80061d2:	4b22      	ldr	r3, [pc, #136]	@ (800625c <xTaskResumeAll+0x130>)
 80061d4:	2201      	movs	r2, #1
 80061d6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80061d8:	4b1c      	ldr	r3, [pc, #112]	@ (800624c <xTaskResumeAll+0x120>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d1cc      	bne.n	800617a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d001      	beq.n	80061ea <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80061e6:	f000 fb29 	bl	800683c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80061ea:	4b1d      	ldr	r3, [pc, #116]	@ (8006260 <xTaskResumeAll+0x134>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d010      	beq.n	8006218 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80061f6:	f000 f837 	bl	8006268 <xTaskIncrementTick>
 80061fa:	4603      	mov	r3, r0
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d002      	beq.n	8006206 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006200:	4b16      	ldr	r3, [pc, #88]	@ (800625c <xTaskResumeAll+0x130>)
 8006202:	2201      	movs	r2, #1
 8006204:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	3b01      	subs	r3, #1
 800620a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d1f1      	bne.n	80061f6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006212:	4b13      	ldr	r3, [pc, #76]	@ (8006260 <xTaskResumeAll+0x134>)
 8006214:	2200      	movs	r2, #0
 8006216:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006218:	4b10      	ldr	r3, [pc, #64]	@ (800625c <xTaskResumeAll+0x130>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d009      	beq.n	8006234 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006220:	2301      	movs	r3, #1
 8006222:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006224:	4b0f      	ldr	r3, [pc, #60]	@ (8006264 <xTaskResumeAll+0x138>)
 8006226:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800622a:	601a      	str	r2, [r3, #0]
 800622c:	f3bf 8f4f 	dsb	sy
 8006230:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006234:	f000 fe22 	bl	8006e7c <vPortExitCritical>

	return xAlreadyYielded;
 8006238:	68bb      	ldr	r3, [r7, #8]
}
 800623a:	4618      	mov	r0, r3
 800623c:	3710      	adds	r7, #16
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}
 8006242:	bf00      	nop
 8006244:	200005c8 	.word	0x200005c8
 8006248:	200005a0 	.word	0x200005a0
 800624c:	20000560 	.word	0x20000560
 8006250:	200005a8 	.word	0x200005a8
 8006254:	200004a4 	.word	0x200004a4
 8006258:	200004a0 	.word	0x200004a0
 800625c:	200005b4 	.word	0x200005b4
 8006260:	200005b0 	.word	0x200005b0
 8006264:	e000ed04 	.word	0xe000ed04

08006268 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b086      	sub	sp, #24
 800626c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800626e:	2300      	movs	r3, #0
 8006270:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006272:	4b4f      	ldr	r3, [pc, #316]	@ (80063b0 <xTaskIncrementTick+0x148>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	2b00      	cmp	r3, #0
 8006278:	f040 808f 	bne.w	800639a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800627c:	4b4d      	ldr	r3, [pc, #308]	@ (80063b4 <xTaskIncrementTick+0x14c>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	3301      	adds	r3, #1
 8006282:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006284:	4a4b      	ldr	r2, [pc, #300]	@ (80063b4 <xTaskIncrementTick+0x14c>)
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d121      	bne.n	80062d4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006290:	4b49      	ldr	r3, [pc, #292]	@ (80063b8 <xTaskIncrementTick+0x150>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d00b      	beq.n	80062b2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800629a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800629e:	f383 8811 	msr	BASEPRI, r3
 80062a2:	f3bf 8f6f 	isb	sy
 80062a6:	f3bf 8f4f 	dsb	sy
 80062aa:	603b      	str	r3, [r7, #0]
}
 80062ac:	bf00      	nop
 80062ae:	bf00      	nop
 80062b0:	e7fd      	b.n	80062ae <xTaskIncrementTick+0x46>
 80062b2:	4b41      	ldr	r3, [pc, #260]	@ (80063b8 <xTaskIncrementTick+0x150>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	60fb      	str	r3, [r7, #12]
 80062b8:	4b40      	ldr	r3, [pc, #256]	@ (80063bc <xTaskIncrementTick+0x154>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a3e      	ldr	r2, [pc, #248]	@ (80063b8 <xTaskIncrementTick+0x150>)
 80062be:	6013      	str	r3, [r2, #0]
 80062c0:	4a3e      	ldr	r2, [pc, #248]	@ (80063bc <xTaskIncrementTick+0x154>)
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	6013      	str	r3, [r2, #0]
 80062c6:	4b3e      	ldr	r3, [pc, #248]	@ (80063c0 <xTaskIncrementTick+0x158>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	3301      	adds	r3, #1
 80062cc:	4a3c      	ldr	r2, [pc, #240]	@ (80063c0 <xTaskIncrementTick+0x158>)
 80062ce:	6013      	str	r3, [r2, #0]
 80062d0:	f000 fab4 	bl	800683c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80062d4:	4b3b      	ldr	r3, [pc, #236]	@ (80063c4 <xTaskIncrementTick+0x15c>)
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	693a      	ldr	r2, [r7, #16]
 80062da:	429a      	cmp	r2, r3
 80062dc:	d348      	bcc.n	8006370 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80062de:	4b36      	ldr	r3, [pc, #216]	@ (80063b8 <xTaskIncrementTick+0x150>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d104      	bne.n	80062f2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062e8:	4b36      	ldr	r3, [pc, #216]	@ (80063c4 <xTaskIncrementTick+0x15c>)
 80062ea:	f04f 32ff 	mov.w	r2, #4294967295
 80062ee:	601a      	str	r2, [r3, #0]
					break;
 80062f0:	e03e      	b.n	8006370 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062f2:	4b31      	ldr	r3, [pc, #196]	@ (80063b8 <xTaskIncrementTick+0x150>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	68db      	ldr	r3, [r3, #12]
 80062f8:	68db      	ldr	r3, [r3, #12]
 80062fa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	685b      	ldr	r3, [r3, #4]
 8006300:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006302:	693a      	ldr	r2, [r7, #16]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	429a      	cmp	r2, r3
 8006308:	d203      	bcs.n	8006312 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800630a:	4a2e      	ldr	r2, [pc, #184]	@ (80063c4 <xTaskIncrementTick+0x15c>)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006310:	e02e      	b.n	8006370 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	3304      	adds	r3, #4
 8006316:	4618      	mov	r0, r3
 8006318:	f7ff f90b 	bl	8005532 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006320:	2b00      	cmp	r3, #0
 8006322:	d004      	beq.n	800632e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	3318      	adds	r3, #24
 8006328:	4618      	mov	r0, r3
 800632a:	f7ff f902 	bl	8005532 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006332:	2201      	movs	r2, #1
 8006334:	409a      	lsls	r2, r3
 8006336:	4b24      	ldr	r3, [pc, #144]	@ (80063c8 <xTaskIncrementTick+0x160>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4313      	orrs	r3, r2
 800633c:	4a22      	ldr	r2, [pc, #136]	@ (80063c8 <xTaskIncrementTick+0x160>)
 800633e:	6013      	str	r3, [r2, #0]
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006344:	4613      	mov	r3, r2
 8006346:	009b      	lsls	r3, r3, #2
 8006348:	4413      	add	r3, r2
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	4a1f      	ldr	r2, [pc, #124]	@ (80063cc <xTaskIncrementTick+0x164>)
 800634e:	441a      	add	r2, r3
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	3304      	adds	r3, #4
 8006354:	4619      	mov	r1, r3
 8006356:	4610      	mov	r0, r2
 8006358:	f7ff f88e 	bl	8005478 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006360:	4b1b      	ldr	r3, [pc, #108]	@ (80063d0 <xTaskIncrementTick+0x168>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006366:	429a      	cmp	r2, r3
 8006368:	d3b9      	bcc.n	80062de <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800636a:	2301      	movs	r3, #1
 800636c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800636e:	e7b6      	b.n	80062de <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006370:	4b17      	ldr	r3, [pc, #92]	@ (80063d0 <xTaskIncrementTick+0x168>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006376:	4915      	ldr	r1, [pc, #84]	@ (80063cc <xTaskIncrementTick+0x164>)
 8006378:	4613      	mov	r3, r2
 800637a:	009b      	lsls	r3, r3, #2
 800637c:	4413      	add	r3, r2
 800637e:	009b      	lsls	r3, r3, #2
 8006380:	440b      	add	r3, r1
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	2b01      	cmp	r3, #1
 8006386:	d901      	bls.n	800638c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006388:	2301      	movs	r3, #1
 800638a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800638c:	4b11      	ldr	r3, [pc, #68]	@ (80063d4 <xTaskIncrementTick+0x16c>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d007      	beq.n	80063a4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006394:	2301      	movs	r3, #1
 8006396:	617b      	str	r3, [r7, #20]
 8006398:	e004      	b.n	80063a4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800639a:	4b0f      	ldr	r3, [pc, #60]	@ (80063d8 <xTaskIncrementTick+0x170>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	3301      	adds	r3, #1
 80063a0:	4a0d      	ldr	r2, [pc, #52]	@ (80063d8 <xTaskIncrementTick+0x170>)
 80063a2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80063a4:	697b      	ldr	r3, [r7, #20]
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3718      	adds	r7, #24
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}
 80063ae:	bf00      	nop
 80063b0:	200005c8 	.word	0x200005c8
 80063b4:	200005a4 	.word	0x200005a4
 80063b8:	20000558 	.word	0x20000558
 80063bc:	2000055c 	.word	0x2000055c
 80063c0:	200005b8 	.word	0x200005b8
 80063c4:	200005c0 	.word	0x200005c0
 80063c8:	200005a8 	.word	0x200005a8
 80063cc:	200004a4 	.word	0x200004a4
 80063d0:	200004a0 	.word	0x200004a0
 80063d4:	200005b4 	.word	0x200005b4
 80063d8:	200005b0 	.word	0x200005b0

080063dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80063dc:	b480      	push	{r7}
 80063de:	b087      	sub	sp, #28
 80063e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80063e2:	4b2a      	ldr	r3, [pc, #168]	@ (800648c <vTaskSwitchContext+0xb0>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d003      	beq.n	80063f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80063ea:	4b29      	ldr	r3, [pc, #164]	@ (8006490 <vTaskSwitchContext+0xb4>)
 80063ec:	2201      	movs	r2, #1
 80063ee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80063f0:	e045      	b.n	800647e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80063f2:	4b27      	ldr	r3, [pc, #156]	@ (8006490 <vTaskSwitchContext+0xb4>)
 80063f4:	2200      	movs	r2, #0
 80063f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063f8:	4b26      	ldr	r3, [pc, #152]	@ (8006494 <vTaskSwitchContext+0xb8>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	fab3 f383 	clz	r3, r3
 8006404:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006406:	7afb      	ldrb	r3, [r7, #11]
 8006408:	f1c3 031f 	rsb	r3, r3, #31
 800640c:	617b      	str	r3, [r7, #20]
 800640e:	4922      	ldr	r1, [pc, #136]	@ (8006498 <vTaskSwitchContext+0xbc>)
 8006410:	697a      	ldr	r2, [r7, #20]
 8006412:	4613      	mov	r3, r2
 8006414:	009b      	lsls	r3, r3, #2
 8006416:	4413      	add	r3, r2
 8006418:	009b      	lsls	r3, r3, #2
 800641a:	440b      	add	r3, r1
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d10b      	bne.n	800643a <vTaskSwitchContext+0x5e>
	__asm volatile
 8006422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006426:	f383 8811 	msr	BASEPRI, r3
 800642a:	f3bf 8f6f 	isb	sy
 800642e:	f3bf 8f4f 	dsb	sy
 8006432:	607b      	str	r3, [r7, #4]
}
 8006434:	bf00      	nop
 8006436:	bf00      	nop
 8006438:	e7fd      	b.n	8006436 <vTaskSwitchContext+0x5a>
 800643a:	697a      	ldr	r2, [r7, #20]
 800643c:	4613      	mov	r3, r2
 800643e:	009b      	lsls	r3, r3, #2
 8006440:	4413      	add	r3, r2
 8006442:	009b      	lsls	r3, r3, #2
 8006444:	4a14      	ldr	r2, [pc, #80]	@ (8006498 <vTaskSwitchContext+0xbc>)
 8006446:	4413      	add	r3, r2
 8006448:	613b      	str	r3, [r7, #16]
 800644a:	693b      	ldr	r3, [r7, #16]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	685a      	ldr	r2, [r3, #4]
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	605a      	str	r2, [r3, #4]
 8006454:	693b      	ldr	r3, [r7, #16]
 8006456:	685a      	ldr	r2, [r3, #4]
 8006458:	693b      	ldr	r3, [r7, #16]
 800645a:	3308      	adds	r3, #8
 800645c:	429a      	cmp	r2, r3
 800645e:	d104      	bne.n	800646a <vTaskSwitchContext+0x8e>
 8006460:	693b      	ldr	r3, [r7, #16]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	685a      	ldr	r2, [r3, #4]
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	605a      	str	r2, [r3, #4]
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	68db      	ldr	r3, [r3, #12]
 8006470:	4a0a      	ldr	r2, [pc, #40]	@ (800649c <vTaskSwitchContext+0xc0>)
 8006472:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006474:	4b09      	ldr	r3, [pc, #36]	@ (800649c <vTaskSwitchContext+0xc0>)
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	334c      	adds	r3, #76	@ 0x4c
 800647a:	4a09      	ldr	r2, [pc, #36]	@ (80064a0 <vTaskSwitchContext+0xc4>)
 800647c:	6013      	str	r3, [r2, #0]
}
 800647e:	bf00      	nop
 8006480:	371c      	adds	r7, #28
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr
 800648a:	bf00      	nop
 800648c:	200005c8 	.word	0x200005c8
 8006490:	200005b4 	.word	0x200005b4
 8006494:	200005a8 	.word	0x200005a8
 8006498:	200004a4 	.word	0x200004a4
 800649c:	200004a0 	.word	0x200004a0
 80064a0:	20000038 	.word	0x20000038

080064a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b084      	sub	sp, #16
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
 80064ac:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d10b      	bne.n	80064cc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80064b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064b8:	f383 8811 	msr	BASEPRI, r3
 80064bc:	f3bf 8f6f 	isb	sy
 80064c0:	f3bf 8f4f 	dsb	sy
 80064c4:	60fb      	str	r3, [r7, #12]
}
 80064c6:	bf00      	nop
 80064c8:	bf00      	nop
 80064ca:	e7fd      	b.n	80064c8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80064cc:	4b07      	ldr	r3, [pc, #28]	@ (80064ec <vTaskPlaceOnEventList+0x48>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	3318      	adds	r3, #24
 80064d2:	4619      	mov	r1, r3
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	f7fe fff3 	bl	80054c0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80064da:	2101      	movs	r1, #1
 80064dc:	6838      	ldr	r0, [r7, #0]
 80064de:	f000 fb05 	bl	8006aec <prvAddCurrentTaskToDelayedList>
}
 80064e2:	bf00      	nop
 80064e4:	3710      	adds	r7, #16
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	bf00      	nop
 80064ec:	200004a0 	.word	0x200004a0

080064f0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b086      	sub	sp, #24
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	68db      	ldr	r3, [r3, #12]
 80064fc:	68db      	ldr	r3, [r3, #12]
 80064fe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d10b      	bne.n	800651e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800650a:	f383 8811 	msr	BASEPRI, r3
 800650e:	f3bf 8f6f 	isb	sy
 8006512:	f3bf 8f4f 	dsb	sy
 8006516:	60fb      	str	r3, [r7, #12]
}
 8006518:	bf00      	nop
 800651a:	bf00      	nop
 800651c:	e7fd      	b.n	800651a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800651e:	693b      	ldr	r3, [r7, #16]
 8006520:	3318      	adds	r3, #24
 8006522:	4618      	mov	r0, r3
 8006524:	f7ff f805 	bl	8005532 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006528:	4b1d      	ldr	r3, [pc, #116]	@ (80065a0 <xTaskRemoveFromEventList+0xb0>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d11c      	bne.n	800656a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	3304      	adds	r3, #4
 8006534:	4618      	mov	r0, r3
 8006536:	f7fe fffc 	bl	8005532 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800653e:	2201      	movs	r2, #1
 8006540:	409a      	lsls	r2, r3
 8006542:	4b18      	ldr	r3, [pc, #96]	@ (80065a4 <xTaskRemoveFromEventList+0xb4>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4313      	orrs	r3, r2
 8006548:	4a16      	ldr	r2, [pc, #88]	@ (80065a4 <xTaskRemoveFromEventList+0xb4>)
 800654a:	6013      	str	r3, [r2, #0]
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006550:	4613      	mov	r3, r2
 8006552:	009b      	lsls	r3, r3, #2
 8006554:	4413      	add	r3, r2
 8006556:	009b      	lsls	r3, r3, #2
 8006558:	4a13      	ldr	r2, [pc, #76]	@ (80065a8 <xTaskRemoveFromEventList+0xb8>)
 800655a:	441a      	add	r2, r3
 800655c:	693b      	ldr	r3, [r7, #16]
 800655e:	3304      	adds	r3, #4
 8006560:	4619      	mov	r1, r3
 8006562:	4610      	mov	r0, r2
 8006564:	f7fe ff88 	bl	8005478 <vListInsertEnd>
 8006568:	e005      	b.n	8006576 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800656a:	693b      	ldr	r3, [r7, #16]
 800656c:	3318      	adds	r3, #24
 800656e:	4619      	mov	r1, r3
 8006570:	480e      	ldr	r0, [pc, #56]	@ (80065ac <xTaskRemoveFromEventList+0xbc>)
 8006572:	f7fe ff81 	bl	8005478 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800657a:	4b0d      	ldr	r3, [pc, #52]	@ (80065b0 <xTaskRemoveFromEventList+0xc0>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006580:	429a      	cmp	r2, r3
 8006582:	d905      	bls.n	8006590 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006584:	2301      	movs	r3, #1
 8006586:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006588:	4b0a      	ldr	r3, [pc, #40]	@ (80065b4 <xTaskRemoveFromEventList+0xc4>)
 800658a:	2201      	movs	r2, #1
 800658c:	601a      	str	r2, [r3, #0]
 800658e:	e001      	b.n	8006594 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006590:	2300      	movs	r3, #0
 8006592:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006594:	697b      	ldr	r3, [r7, #20]
}
 8006596:	4618      	mov	r0, r3
 8006598:	3718      	adds	r7, #24
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}
 800659e:	bf00      	nop
 80065a0:	200005c8 	.word	0x200005c8
 80065a4:	200005a8 	.word	0x200005a8
 80065a8:	200004a4 	.word	0x200004a4
 80065ac:	20000560 	.word	0x20000560
 80065b0:	200004a0 	.word	0x200004a0
 80065b4:	200005b4 	.word	0x200005b4

080065b8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80065c0:	4b06      	ldr	r3, [pc, #24]	@ (80065dc <vTaskInternalSetTimeOutState+0x24>)
 80065c2:	681a      	ldr	r2, [r3, #0]
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80065c8:	4b05      	ldr	r3, [pc, #20]	@ (80065e0 <vTaskInternalSetTimeOutState+0x28>)
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	605a      	str	r2, [r3, #4]
}
 80065d0:	bf00      	nop
 80065d2:	370c      	adds	r7, #12
 80065d4:	46bd      	mov	sp, r7
 80065d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065da:	4770      	bx	lr
 80065dc:	200005b8 	.word	0x200005b8
 80065e0:	200005a4 	.word	0x200005a4

080065e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b088      	sub	sp, #32
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
 80065ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d10b      	bne.n	800660c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80065f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065f8:	f383 8811 	msr	BASEPRI, r3
 80065fc:	f3bf 8f6f 	isb	sy
 8006600:	f3bf 8f4f 	dsb	sy
 8006604:	613b      	str	r3, [r7, #16]
}
 8006606:	bf00      	nop
 8006608:	bf00      	nop
 800660a:	e7fd      	b.n	8006608 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d10b      	bne.n	800662a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006616:	f383 8811 	msr	BASEPRI, r3
 800661a:	f3bf 8f6f 	isb	sy
 800661e:	f3bf 8f4f 	dsb	sy
 8006622:	60fb      	str	r3, [r7, #12]
}
 8006624:	bf00      	nop
 8006626:	bf00      	nop
 8006628:	e7fd      	b.n	8006626 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800662a:	f000 fbf5 	bl	8006e18 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800662e:	4b1d      	ldr	r3, [pc, #116]	@ (80066a4 <xTaskCheckForTimeOut+0xc0>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	685b      	ldr	r3, [r3, #4]
 8006638:	69ba      	ldr	r2, [r7, #24]
 800663a:	1ad3      	subs	r3, r2, r3
 800663c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006646:	d102      	bne.n	800664e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006648:	2300      	movs	r3, #0
 800664a:	61fb      	str	r3, [r7, #28]
 800664c:	e023      	b.n	8006696 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681a      	ldr	r2, [r3, #0]
 8006652:	4b15      	ldr	r3, [pc, #84]	@ (80066a8 <xTaskCheckForTimeOut+0xc4>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	429a      	cmp	r2, r3
 8006658:	d007      	beq.n	800666a <xTaskCheckForTimeOut+0x86>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	69ba      	ldr	r2, [r7, #24]
 8006660:	429a      	cmp	r2, r3
 8006662:	d302      	bcc.n	800666a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006664:	2301      	movs	r3, #1
 8006666:	61fb      	str	r3, [r7, #28]
 8006668:	e015      	b.n	8006696 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	697a      	ldr	r2, [r7, #20]
 8006670:	429a      	cmp	r2, r3
 8006672:	d20b      	bcs.n	800668c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	1ad2      	subs	r2, r2, r3
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	f7ff ff99 	bl	80065b8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006686:	2300      	movs	r3, #0
 8006688:	61fb      	str	r3, [r7, #28]
 800668a:	e004      	b.n	8006696 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	2200      	movs	r2, #0
 8006690:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006692:	2301      	movs	r3, #1
 8006694:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006696:	f000 fbf1 	bl	8006e7c <vPortExitCritical>

	return xReturn;
 800669a:	69fb      	ldr	r3, [r7, #28]
}
 800669c:	4618      	mov	r0, r3
 800669e:	3720      	adds	r7, #32
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}
 80066a4:	200005a4 	.word	0x200005a4
 80066a8:	200005b8 	.word	0x200005b8

080066ac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80066ac:	b480      	push	{r7}
 80066ae:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80066b0:	4b03      	ldr	r3, [pc, #12]	@ (80066c0 <vTaskMissedYield+0x14>)
 80066b2:	2201      	movs	r2, #1
 80066b4:	601a      	str	r2, [r3, #0]
}
 80066b6:	bf00      	nop
 80066b8:	46bd      	mov	sp, r7
 80066ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066be:	4770      	bx	lr
 80066c0:	200005b4 	.word	0x200005b4

080066c4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b082      	sub	sp, #8
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80066cc:	f000 f852 	bl	8006774 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80066d0:	4b06      	ldr	r3, [pc, #24]	@ (80066ec <prvIdleTask+0x28>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	2b01      	cmp	r3, #1
 80066d6:	d9f9      	bls.n	80066cc <prvIdleTask+0x8>
			{
				taskYIELD();
 80066d8:	4b05      	ldr	r3, [pc, #20]	@ (80066f0 <prvIdleTask+0x2c>)
 80066da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066de:	601a      	str	r2, [r3, #0]
 80066e0:	f3bf 8f4f 	dsb	sy
 80066e4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80066e8:	e7f0      	b.n	80066cc <prvIdleTask+0x8>
 80066ea:	bf00      	nop
 80066ec:	200004a4 	.word	0x200004a4
 80066f0:	e000ed04 	.word	0xe000ed04

080066f4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b082      	sub	sp, #8
 80066f8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80066fa:	2300      	movs	r3, #0
 80066fc:	607b      	str	r3, [r7, #4]
 80066fe:	e00c      	b.n	800671a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006700:	687a      	ldr	r2, [r7, #4]
 8006702:	4613      	mov	r3, r2
 8006704:	009b      	lsls	r3, r3, #2
 8006706:	4413      	add	r3, r2
 8006708:	009b      	lsls	r3, r3, #2
 800670a:	4a12      	ldr	r2, [pc, #72]	@ (8006754 <prvInitialiseTaskLists+0x60>)
 800670c:	4413      	add	r3, r2
 800670e:	4618      	mov	r0, r3
 8006710:	f7fe fe85 	bl	800541e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	3301      	adds	r3, #1
 8006718:	607b      	str	r3, [r7, #4]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2b06      	cmp	r3, #6
 800671e:	d9ef      	bls.n	8006700 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006720:	480d      	ldr	r0, [pc, #52]	@ (8006758 <prvInitialiseTaskLists+0x64>)
 8006722:	f7fe fe7c 	bl	800541e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006726:	480d      	ldr	r0, [pc, #52]	@ (800675c <prvInitialiseTaskLists+0x68>)
 8006728:	f7fe fe79 	bl	800541e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800672c:	480c      	ldr	r0, [pc, #48]	@ (8006760 <prvInitialiseTaskLists+0x6c>)
 800672e:	f7fe fe76 	bl	800541e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006732:	480c      	ldr	r0, [pc, #48]	@ (8006764 <prvInitialiseTaskLists+0x70>)
 8006734:	f7fe fe73 	bl	800541e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006738:	480b      	ldr	r0, [pc, #44]	@ (8006768 <prvInitialiseTaskLists+0x74>)
 800673a:	f7fe fe70 	bl	800541e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800673e:	4b0b      	ldr	r3, [pc, #44]	@ (800676c <prvInitialiseTaskLists+0x78>)
 8006740:	4a05      	ldr	r2, [pc, #20]	@ (8006758 <prvInitialiseTaskLists+0x64>)
 8006742:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006744:	4b0a      	ldr	r3, [pc, #40]	@ (8006770 <prvInitialiseTaskLists+0x7c>)
 8006746:	4a05      	ldr	r2, [pc, #20]	@ (800675c <prvInitialiseTaskLists+0x68>)
 8006748:	601a      	str	r2, [r3, #0]
}
 800674a:	bf00      	nop
 800674c:	3708      	adds	r7, #8
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}
 8006752:	bf00      	nop
 8006754:	200004a4 	.word	0x200004a4
 8006758:	20000530 	.word	0x20000530
 800675c:	20000544 	.word	0x20000544
 8006760:	20000560 	.word	0x20000560
 8006764:	20000574 	.word	0x20000574
 8006768:	2000058c 	.word	0x2000058c
 800676c:	20000558 	.word	0x20000558
 8006770:	2000055c 	.word	0x2000055c

08006774 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b082      	sub	sp, #8
 8006778:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800677a:	e019      	b.n	80067b0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800677c:	f000 fb4c 	bl	8006e18 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006780:	4b10      	ldr	r3, [pc, #64]	@ (80067c4 <prvCheckTasksWaitingTermination+0x50>)
 8006782:	68db      	ldr	r3, [r3, #12]
 8006784:	68db      	ldr	r3, [r3, #12]
 8006786:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	3304      	adds	r3, #4
 800678c:	4618      	mov	r0, r3
 800678e:	f7fe fed0 	bl	8005532 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006792:	4b0d      	ldr	r3, [pc, #52]	@ (80067c8 <prvCheckTasksWaitingTermination+0x54>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	3b01      	subs	r3, #1
 8006798:	4a0b      	ldr	r2, [pc, #44]	@ (80067c8 <prvCheckTasksWaitingTermination+0x54>)
 800679a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800679c:	4b0b      	ldr	r3, [pc, #44]	@ (80067cc <prvCheckTasksWaitingTermination+0x58>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	3b01      	subs	r3, #1
 80067a2:	4a0a      	ldr	r2, [pc, #40]	@ (80067cc <prvCheckTasksWaitingTermination+0x58>)
 80067a4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80067a6:	f000 fb69 	bl	8006e7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f000 f810 	bl	80067d0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80067b0:	4b06      	ldr	r3, [pc, #24]	@ (80067cc <prvCheckTasksWaitingTermination+0x58>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d1e1      	bne.n	800677c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80067b8:	bf00      	nop
 80067ba:	bf00      	nop
 80067bc:	3708      	adds	r7, #8
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}
 80067c2:	bf00      	nop
 80067c4:	20000574 	.word	0x20000574
 80067c8:	200005a0 	.word	0x200005a0
 80067cc:	20000588 	.word	0x20000588

080067d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b084      	sub	sp, #16
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	334c      	adds	r3, #76	@ 0x4c
 80067dc:	4618      	mov	r0, r3
 80067de:	f001 fbcd 	bl	8007f7c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d108      	bne.n	80067fe <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067f0:	4618      	mov	r0, r3
 80067f2:	f000 fd01 	bl	80071f8 <vPortFree>
				vPortFree( pxTCB );
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f000 fcfe 	bl	80071f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80067fc:	e019      	b.n	8006832 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006804:	2b01      	cmp	r3, #1
 8006806:	d103      	bne.n	8006810 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	f000 fcf5 	bl	80071f8 <vPortFree>
	}
 800680e:	e010      	b.n	8006832 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006816:	2b02      	cmp	r3, #2
 8006818:	d00b      	beq.n	8006832 <prvDeleteTCB+0x62>
	__asm volatile
 800681a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800681e:	f383 8811 	msr	BASEPRI, r3
 8006822:	f3bf 8f6f 	isb	sy
 8006826:	f3bf 8f4f 	dsb	sy
 800682a:	60fb      	str	r3, [r7, #12]
}
 800682c:	bf00      	nop
 800682e:	bf00      	nop
 8006830:	e7fd      	b.n	800682e <prvDeleteTCB+0x5e>
	}
 8006832:	bf00      	nop
 8006834:	3710      	adds	r7, #16
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}
	...

0800683c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800683c:	b480      	push	{r7}
 800683e:	b083      	sub	sp, #12
 8006840:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006842:	4b0c      	ldr	r3, [pc, #48]	@ (8006874 <prvResetNextTaskUnblockTime+0x38>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d104      	bne.n	8006856 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800684c:	4b0a      	ldr	r3, [pc, #40]	@ (8006878 <prvResetNextTaskUnblockTime+0x3c>)
 800684e:	f04f 32ff 	mov.w	r2, #4294967295
 8006852:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006854:	e008      	b.n	8006868 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006856:	4b07      	ldr	r3, [pc, #28]	@ (8006874 <prvResetNextTaskUnblockTime+0x38>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	68db      	ldr	r3, [r3, #12]
 800685c:	68db      	ldr	r3, [r3, #12]
 800685e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	685b      	ldr	r3, [r3, #4]
 8006864:	4a04      	ldr	r2, [pc, #16]	@ (8006878 <prvResetNextTaskUnblockTime+0x3c>)
 8006866:	6013      	str	r3, [r2, #0]
}
 8006868:	bf00      	nop
 800686a:	370c      	adds	r7, #12
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr
 8006874:	20000558 	.word	0x20000558
 8006878:	200005c0 	.word	0x200005c0

0800687c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800687c:	b480      	push	{r7}
 800687e:	b083      	sub	sp, #12
 8006880:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006882:	4b0b      	ldr	r3, [pc, #44]	@ (80068b0 <xTaskGetSchedulerState+0x34>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d102      	bne.n	8006890 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800688a:	2301      	movs	r3, #1
 800688c:	607b      	str	r3, [r7, #4]
 800688e:	e008      	b.n	80068a2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006890:	4b08      	ldr	r3, [pc, #32]	@ (80068b4 <xTaskGetSchedulerState+0x38>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d102      	bne.n	800689e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006898:	2302      	movs	r3, #2
 800689a:	607b      	str	r3, [r7, #4]
 800689c:	e001      	b.n	80068a2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800689e:	2300      	movs	r3, #0
 80068a0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80068a2:	687b      	ldr	r3, [r7, #4]
	}
 80068a4:	4618      	mov	r0, r3
 80068a6:	370c      	adds	r7, #12
 80068a8:	46bd      	mov	sp, r7
 80068aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ae:	4770      	bx	lr
 80068b0:	200005ac 	.word	0x200005ac
 80068b4:	200005c8 	.word	0x200005c8

080068b8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b084      	sub	sp, #16
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80068c4:	2300      	movs	r3, #0
 80068c6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d05e      	beq.n	800698c <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068d2:	4b31      	ldr	r3, [pc, #196]	@ (8006998 <xTaskPriorityInherit+0xe0>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068d8:	429a      	cmp	r2, r3
 80068da:	d24e      	bcs.n	800697a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80068dc:	68bb      	ldr	r3, [r7, #8]
 80068de:	699b      	ldr	r3, [r3, #24]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	db06      	blt.n	80068f2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068e4:	4b2c      	ldr	r3, [pc, #176]	@ (8006998 <xTaskPriorityInherit+0xe0>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ea:	f1c3 0207 	rsb	r2, r3, #7
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	6959      	ldr	r1, [r3, #20]
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068fa:	4613      	mov	r3, r2
 80068fc:	009b      	lsls	r3, r3, #2
 80068fe:	4413      	add	r3, r2
 8006900:	009b      	lsls	r3, r3, #2
 8006902:	4a26      	ldr	r2, [pc, #152]	@ (800699c <xTaskPriorityInherit+0xe4>)
 8006904:	4413      	add	r3, r2
 8006906:	4299      	cmp	r1, r3
 8006908:	d12f      	bne.n	800696a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	3304      	adds	r3, #4
 800690e:	4618      	mov	r0, r3
 8006910:	f7fe fe0f 	bl	8005532 <uxListRemove>
 8006914:	4603      	mov	r3, r0
 8006916:	2b00      	cmp	r3, #0
 8006918:	d10a      	bne.n	8006930 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800691e:	2201      	movs	r2, #1
 8006920:	fa02 f303 	lsl.w	r3, r2, r3
 8006924:	43da      	mvns	r2, r3
 8006926:	4b1e      	ldr	r3, [pc, #120]	@ (80069a0 <xTaskPriorityInherit+0xe8>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4013      	ands	r3, r2
 800692c:	4a1c      	ldr	r2, [pc, #112]	@ (80069a0 <xTaskPriorityInherit+0xe8>)
 800692e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006930:	4b19      	ldr	r3, [pc, #100]	@ (8006998 <xTaskPriorityInherit+0xe0>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800693e:	2201      	movs	r2, #1
 8006940:	409a      	lsls	r2, r3
 8006942:	4b17      	ldr	r3, [pc, #92]	@ (80069a0 <xTaskPriorityInherit+0xe8>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4313      	orrs	r3, r2
 8006948:	4a15      	ldr	r2, [pc, #84]	@ (80069a0 <xTaskPriorityInherit+0xe8>)
 800694a:	6013      	str	r3, [r2, #0]
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006950:	4613      	mov	r3, r2
 8006952:	009b      	lsls	r3, r3, #2
 8006954:	4413      	add	r3, r2
 8006956:	009b      	lsls	r3, r3, #2
 8006958:	4a10      	ldr	r2, [pc, #64]	@ (800699c <xTaskPriorityInherit+0xe4>)
 800695a:	441a      	add	r2, r3
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	3304      	adds	r3, #4
 8006960:	4619      	mov	r1, r3
 8006962:	4610      	mov	r0, r2
 8006964:	f7fe fd88 	bl	8005478 <vListInsertEnd>
 8006968:	e004      	b.n	8006974 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800696a:	4b0b      	ldr	r3, [pc, #44]	@ (8006998 <xTaskPriorityInherit+0xe0>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006974:	2301      	movs	r3, #1
 8006976:	60fb      	str	r3, [r7, #12]
 8006978:	e008      	b.n	800698c <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800697e:	4b06      	ldr	r3, [pc, #24]	@ (8006998 <xTaskPriorityInherit+0xe0>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006984:	429a      	cmp	r2, r3
 8006986:	d201      	bcs.n	800698c <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006988:	2301      	movs	r3, #1
 800698a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800698c:	68fb      	ldr	r3, [r7, #12]
	}
 800698e:	4618      	mov	r0, r3
 8006990:	3710      	adds	r7, #16
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}
 8006996:	bf00      	nop
 8006998:	200004a0 	.word	0x200004a0
 800699c:	200004a4 	.word	0x200004a4
 80069a0:	200005a8 	.word	0x200005a8

080069a4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b088      	sub	sp, #32
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
 80069ac:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80069b2:	2301      	movs	r3, #1
 80069b4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d079      	beq.n	8006ab0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80069bc:	69bb      	ldr	r3, [r7, #24]
 80069be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d10b      	bne.n	80069dc <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80069c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069c8:	f383 8811 	msr	BASEPRI, r3
 80069cc:	f3bf 8f6f 	isb	sy
 80069d0:	f3bf 8f4f 	dsb	sy
 80069d4:	60fb      	str	r3, [r7, #12]
}
 80069d6:	bf00      	nop
 80069d8:	bf00      	nop
 80069da:	e7fd      	b.n	80069d8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80069dc:	69bb      	ldr	r3, [r7, #24]
 80069de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069e0:	683a      	ldr	r2, [r7, #0]
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d902      	bls.n	80069ec <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	61fb      	str	r3, [r7, #28]
 80069ea:	e002      	b.n	80069f2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80069ec:	69bb      	ldr	r3, [r7, #24]
 80069ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069f0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80069f2:	69bb      	ldr	r3, [r7, #24]
 80069f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069f6:	69fa      	ldr	r2, [r7, #28]
 80069f8:	429a      	cmp	r2, r3
 80069fa:	d059      	beq.n	8006ab0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80069fc:	69bb      	ldr	r3, [r7, #24]
 80069fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a00:	697a      	ldr	r2, [r7, #20]
 8006a02:	429a      	cmp	r2, r3
 8006a04:	d154      	bne.n	8006ab0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006a06:	4b2c      	ldr	r3, [pc, #176]	@ (8006ab8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	69ba      	ldr	r2, [r7, #24]
 8006a0c:	429a      	cmp	r2, r3
 8006a0e:	d10b      	bne.n	8006a28 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a14:	f383 8811 	msr	BASEPRI, r3
 8006a18:	f3bf 8f6f 	isb	sy
 8006a1c:	f3bf 8f4f 	dsb	sy
 8006a20:	60bb      	str	r3, [r7, #8]
}
 8006a22:	bf00      	nop
 8006a24:	bf00      	nop
 8006a26:	e7fd      	b.n	8006a24 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006a28:	69bb      	ldr	r3, [r7, #24]
 8006a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a2c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006a2e:	69bb      	ldr	r3, [r7, #24]
 8006a30:	69fa      	ldr	r2, [r7, #28]
 8006a32:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006a34:	69bb      	ldr	r3, [r7, #24]
 8006a36:	699b      	ldr	r3, [r3, #24]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	db04      	blt.n	8006a46 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a3c:	69fb      	ldr	r3, [r7, #28]
 8006a3e:	f1c3 0207 	rsb	r2, r3, #7
 8006a42:	69bb      	ldr	r3, [r7, #24]
 8006a44:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006a46:	69bb      	ldr	r3, [r7, #24]
 8006a48:	6959      	ldr	r1, [r3, #20]
 8006a4a:	693a      	ldr	r2, [r7, #16]
 8006a4c:	4613      	mov	r3, r2
 8006a4e:	009b      	lsls	r3, r3, #2
 8006a50:	4413      	add	r3, r2
 8006a52:	009b      	lsls	r3, r3, #2
 8006a54:	4a19      	ldr	r2, [pc, #100]	@ (8006abc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006a56:	4413      	add	r3, r2
 8006a58:	4299      	cmp	r1, r3
 8006a5a:	d129      	bne.n	8006ab0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a5c:	69bb      	ldr	r3, [r7, #24]
 8006a5e:	3304      	adds	r3, #4
 8006a60:	4618      	mov	r0, r3
 8006a62:	f7fe fd66 	bl	8005532 <uxListRemove>
 8006a66:	4603      	mov	r3, r0
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d10a      	bne.n	8006a82 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8006a6c:	69bb      	ldr	r3, [r7, #24]
 8006a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a70:	2201      	movs	r2, #1
 8006a72:	fa02 f303 	lsl.w	r3, r2, r3
 8006a76:	43da      	mvns	r2, r3
 8006a78:	4b11      	ldr	r3, [pc, #68]	@ (8006ac0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4013      	ands	r3, r2
 8006a7e:	4a10      	ldr	r2, [pc, #64]	@ (8006ac0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006a80:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006a82:	69bb      	ldr	r3, [r7, #24]
 8006a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a86:	2201      	movs	r2, #1
 8006a88:	409a      	lsls	r2, r3
 8006a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ac0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	4a0b      	ldr	r2, [pc, #44]	@ (8006ac0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006a92:	6013      	str	r3, [r2, #0]
 8006a94:	69bb      	ldr	r3, [r7, #24]
 8006a96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a98:	4613      	mov	r3, r2
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	4413      	add	r3, r2
 8006a9e:	009b      	lsls	r3, r3, #2
 8006aa0:	4a06      	ldr	r2, [pc, #24]	@ (8006abc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006aa2:	441a      	add	r2, r3
 8006aa4:	69bb      	ldr	r3, [r7, #24]
 8006aa6:	3304      	adds	r3, #4
 8006aa8:	4619      	mov	r1, r3
 8006aaa:	4610      	mov	r0, r2
 8006aac:	f7fe fce4 	bl	8005478 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006ab0:	bf00      	nop
 8006ab2:	3720      	adds	r7, #32
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	bd80      	pop	{r7, pc}
 8006ab8:	200004a0 	.word	0x200004a0
 8006abc:	200004a4 	.word	0x200004a4
 8006ac0:	200005a8 	.word	0x200005a8

08006ac4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006ac4:	b480      	push	{r7}
 8006ac6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006ac8:	4b07      	ldr	r3, [pc, #28]	@ (8006ae8 <pvTaskIncrementMutexHeldCount+0x24>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d004      	beq.n	8006ada <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006ad0:	4b05      	ldr	r3, [pc, #20]	@ (8006ae8 <pvTaskIncrementMutexHeldCount+0x24>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006ad6:	3201      	adds	r2, #1
 8006ad8:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8006ada:	4b03      	ldr	r3, [pc, #12]	@ (8006ae8 <pvTaskIncrementMutexHeldCount+0x24>)
 8006adc:	681b      	ldr	r3, [r3, #0]
	}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae6:	4770      	bx	lr
 8006ae8:	200004a0 	.word	0x200004a0

08006aec <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b084      	sub	sp, #16
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
 8006af4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006af6:	4b29      	ldr	r3, [pc, #164]	@ (8006b9c <prvAddCurrentTaskToDelayedList+0xb0>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006afc:	4b28      	ldr	r3, [pc, #160]	@ (8006ba0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	3304      	adds	r3, #4
 8006b02:	4618      	mov	r0, r3
 8006b04:	f7fe fd15 	bl	8005532 <uxListRemove>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d10b      	bne.n	8006b26 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006b0e:	4b24      	ldr	r3, [pc, #144]	@ (8006ba0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b14:	2201      	movs	r2, #1
 8006b16:	fa02 f303 	lsl.w	r3, r2, r3
 8006b1a:	43da      	mvns	r2, r3
 8006b1c:	4b21      	ldr	r3, [pc, #132]	@ (8006ba4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4013      	ands	r3, r2
 8006b22:	4a20      	ldr	r2, [pc, #128]	@ (8006ba4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006b24:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b2c:	d10a      	bne.n	8006b44 <prvAddCurrentTaskToDelayedList+0x58>
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d007      	beq.n	8006b44 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b34:	4b1a      	ldr	r3, [pc, #104]	@ (8006ba0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	3304      	adds	r3, #4
 8006b3a:	4619      	mov	r1, r3
 8006b3c:	481a      	ldr	r0, [pc, #104]	@ (8006ba8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006b3e:	f7fe fc9b 	bl	8005478 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006b42:	e026      	b.n	8006b92 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006b44:	68fa      	ldr	r2, [r7, #12]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	4413      	add	r3, r2
 8006b4a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006b4c:	4b14      	ldr	r3, [pc, #80]	@ (8006ba0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	68ba      	ldr	r2, [r7, #8]
 8006b52:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006b54:	68ba      	ldr	r2, [r7, #8]
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	d209      	bcs.n	8006b70 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b5c:	4b13      	ldr	r3, [pc, #76]	@ (8006bac <prvAddCurrentTaskToDelayedList+0xc0>)
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	4b0f      	ldr	r3, [pc, #60]	@ (8006ba0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	3304      	adds	r3, #4
 8006b66:	4619      	mov	r1, r3
 8006b68:	4610      	mov	r0, r2
 8006b6a:	f7fe fca9 	bl	80054c0 <vListInsert>
}
 8006b6e:	e010      	b.n	8006b92 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b70:	4b0f      	ldr	r3, [pc, #60]	@ (8006bb0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	4b0a      	ldr	r3, [pc, #40]	@ (8006ba0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	3304      	adds	r3, #4
 8006b7a:	4619      	mov	r1, r3
 8006b7c:	4610      	mov	r0, r2
 8006b7e:	f7fe fc9f 	bl	80054c0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006b82:	4b0c      	ldr	r3, [pc, #48]	@ (8006bb4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	68ba      	ldr	r2, [r7, #8]
 8006b88:	429a      	cmp	r2, r3
 8006b8a:	d202      	bcs.n	8006b92 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006b8c:	4a09      	ldr	r2, [pc, #36]	@ (8006bb4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	6013      	str	r3, [r2, #0]
}
 8006b92:	bf00      	nop
 8006b94:	3710      	adds	r7, #16
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
 8006b9a:	bf00      	nop
 8006b9c:	200005a4 	.word	0x200005a4
 8006ba0:	200004a0 	.word	0x200004a0
 8006ba4:	200005a8 	.word	0x200005a8
 8006ba8:	2000058c 	.word	0x2000058c
 8006bac:	2000055c 	.word	0x2000055c
 8006bb0:	20000558 	.word	0x20000558
 8006bb4:	200005c0 	.word	0x200005c0

08006bb8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b085      	sub	sp, #20
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	60f8      	str	r0, [r7, #12]
 8006bc0:	60b9      	str	r1, [r7, #8]
 8006bc2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	3b04      	subs	r3, #4
 8006bc8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006bd0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	3b04      	subs	r3, #4
 8006bd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	f023 0201 	bic.w	r2, r3, #1
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	3b04      	subs	r3, #4
 8006be6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006be8:	4a0c      	ldr	r2, [pc, #48]	@ (8006c1c <pxPortInitialiseStack+0x64>)
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	3b14      	subs	r3, #20
 8006bf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	3b04      	subs	r3, #4
 8006bfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	f06f 0202 	mvn.w	r2, #2
 8006c06:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	3b20      	subs	r3, #32
 8006c0c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	3714      	adds	r7, #20
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr
 8006c1c:	08006c21 	.word	0x08006c21

08006c20 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006c20:	b480      	push	{r7}
 8006c22:	b085      	sub	sp, #20
 8006c24:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006c26:	2300      	movs	r3, #0
 8006c28:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006c2a:	4b13      	ldr	r3, [pc, #76]	@ (8006c78 <prvTaskExitError+0x58>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c32:	d00b      	beq.n	8006c4c <prvTaskExitError+0x2c>
	__asm volatile
 8006c34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c38:	f383 8811 	msr	BASEPRI, r3
 8006c3c:	f3bf 8f6f 	isb	sy
 8006c40:	f3bf 8f4f 	dsb	sy
 8006c44:	60fb      	str	r3, [r7, #12]
}
 8006c46:	bf00      	nop
 8006c48:	bf00      	nop
 8006c4a:	e7fd      	b.n	8006c48 <prvTaskExitError+0x28>
	__asm volatile
 8006c4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c50:	f383 8811 	msr	BASEPRI, r3
 8006c54:	f3bf 8f6f 	isb	sy
 8006c58:	f3bf 8f4f 	dsb	sy
 8006c5c:	60bb      	str	r3, [r7, #8]
}
 8006c5e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006c60:	bf00      	nop
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d0fc      	beq.n	8006c62 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006c68:	bf00      	nop
 8006c6a:	bf00      	nop
 8006c6c:	3714      	adds	r7, #20
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c74:	4770      	bx	lr
 8006c76:	bf00      	nop
 8006c78:	20000020 	.word	0x20000020
 8006c7c:	00000000 	.word	0x00000000

08006c80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006c80:	4b07      	ldr	r3, [pc, #28]	@ (8006ca0 <pxCurrentTCBConst2>)
 8006c82:	6819      	ldr	r1, [r3, #0]
 8006c84:	6808      	ldr	r0, [r1, #0]
 8006c86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c8a:	f380 8809 	msr	PSP, r0
 8006c8e:	f3bf 8f6f 	isb	sy
 8006c92:	f04f 0000 	mov.w	r0, #0
 8006c96:	f380 8811 	msr	BASEPRI, r0
 8006c9a:	4770      	bx	lr
 8006c9c:	f3af 8000 	nop.w

08006ca0 <pxCurrentTCBConst2>:
 8006ca0:	200004a0 	.word	0x200004a0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006ca4:	bf00      	nop
 8006ca6:	bf00      	nop

08006ca8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006ca8:	4808      	ldr	r0, [pc, #32]	@ (8006ccc <prvPortStartFirstTask+0x24>)
 8006caa:	6800      	ldr	r0, [r0, #0]
 8006cac:	6800      	ldr	r0, [r0, #0]
 8006cae:	f380 8808 	msr	MSP, r0
 8006cb2:	f04f 0000 	mov.w	r0, #0
 8006cb6:	f380 8814 	msr	CONTROL, r0
 8006cba:	b662      	cpsie	i
 8006cbc:	b661      	cpsie	f
 8006cbe:	f3bf 8f4f 	dsb	sy
 8006cc2:	f3bf 8f6f 	isb	sy
 8006cc6:	df00      	svc	0
 8006cc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006cca:	bf00      	nop
 8006ccc:	e000ed08 	.word	0xe000ed08

08006cd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b086      	sub	sp, #24
 8006cd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006cd6:	4b47      	ldr	r3, [pc, #284]	@ (8006df4 <xPortStartScheduler+0x124>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a47      	ldr	r2, [pc, #284]	@ (8006df8 <xPortStartScheduler+0x128>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d10b      	bne.n	8006cf8 <xPortStartScheduler+0x28>
	__asm volatile
 8006ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ce4:	f383 8811 	msr	BASEPRI, r3
 8006ce8:	f3bf 8f6f 	isb	sy
 8006cec:	f3bf 8f4f 	dsb	sy
 8006cf0:	60fb      	str	r3, [r7, #12]
}
 8006cf2:	bf00      	nop
 8006cf4:	bf00      	nop
 8006cf6:	e7fd      	b.n	8006cf4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006cf8:	4b3e      	ldr	r3, [pc, #248]	@ (8006df4 <xPortStartScheduler+0x124>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a3f      	ldr	r2, [pc, #252]	@ (8006dfc <xPortStartScheduler+0x12c>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d10b      	bne.n	8006d1a <xPortStartScheduler+0x4a>
	__asm volatile
 8006d02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d06:	f383 8811 	msr	BASEPRI, r3
 8006d0a:	f3bf 8f6f 	isb	sy
 8006d0e:	f3bf 8f4f 	dsb	sy
 8006d12:	613b      	str	r3, [r7, #16]
}
 8006d14:	bf00      	nop
 8006d16:	bf00      	nop
 8006d18:	e7fd      	b.n	8006d16 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006d1a:	4b39      	ldr	r3, [pc, #228]	@ (8006e00 <xPortStartScheduler+0x130>)
 8006d1c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006d1e:	697b      	ldr	r3, [r7, #20]
 8006d20:	781b      	ldrb	r3, [r3, #0]
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	22ff      	movs	r2, #255	@ 0xff
 8006d2a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	781b      	ldrb	r3, [r3, #0]
 8006d30:	b2db      	uxtb	r3, r3
 8006d32:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006d34:	78fb      	ldrb	r3, [r7, #3]
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006d3c:	b2da      	uxtb	r2, r3
 8006d3e:	4b31      	ldr	r3, [pc, #196]	@ (8006e04 <xPortStartScheduler+0x134>)
 8006d40:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006d42:	4b31      	ldr	r3, [pc, #196]	@ (8006e08 <xPortStartScheduler+0x138>)
 8006d44:	2207      	movs	r2, #7
 8006d46:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006d48:	e009      	b.n	8006d5e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006d4a:	4b2f      	ldr	r3, [pc, #188]	@ (8006e08 <xPortStartScheduler+0x138>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	3b01      	subs	r3, #1
 8006d50:	4a2d      	ldr	r2, [pc, #180]	@ (8006e08 <xPortStartScheduler+0x138>)
 8006d52:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006d54:	78fb      	ldrb	r3, [r7, #3]
 8006d56:	b2db      	uxtb	r3, r3
 8006d58:	005b      	lsls	r3, r3, #1
 8006d5a:	b2db      	uxtb	r3, r3
 8006d5c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006d5e:	78fb      	ldrb	r3, [r7, #3]
 8006d60:	b2db      	uxtb	r3, r3
 8006d62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d66:	2b80      	cmp	r3, #128	@ 0x80
 8006d68:	d0ef      	beq.n	8006d4a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006d6a:	4b27      	ldr	r3, [pc, #156]	@ (8006e08 <xPortStartScheduler+0x138>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f1c3 0307 	rsb	r3, r3, #7
 8006d72:	2b04      	cmp	r3, #4
 8006d74:	d00b      	beq.n	8006d8e <xPortStartScheduler+0xbe>
	__asm volatile
 8006d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d7a:	f383 8811 	msr	BASEPRI, r3
 8006d7e:	f3bf 8f6f 	isb	sy
 8006d82:	f3bf 8f4f 	dsb	sy
 8006d86:	60bb      	str	r3, [r7, #8]
}
 8006d88:	bf00      	nop
 8006d8a:	bf00      	nop
 8006d8c:	e7fd      	b.n	8006d8a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006d8e:	4b1e      	ldr	r3, [pc, #120]	@ (8006e08 <xPortStartScheduler+0x138>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	021b      	lsls	r3, r3, #8
 8006d94:	4a1c      	ldr	r2, [pc, #112]	@ (8006e08 <xPortStartScheduler+0x138>)
 8006d96:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006d98:	4b1b      	ldr	r3, [pc, #108]	@ (8006e08 <xPortStartScheduler+0x138>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006da0:	4a19      	ldr	r2, [pc, #100]	@ (8006e08 <xPortStartScheduler+0x138>)
 8006da2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	b2da      	uxtb	r2, r3
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006dac:	4b17      	ldr	r3, [pc, #92]	@ (8006e0c <xPortStartScheduler+0x13c>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a16      	ldr	r2, [pc, #88]	@ (8006e0c <xPortStartScheduler+0x13c>)
 8006db2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006db6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006db8:	4b14      	ldr	r3, [pc, #80]	@ (8006e0c <xPortStartScheduler+0x13c>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a13      	ldr	r2, [pc, #76]	@ (8006e0c <xPortStartScheduler+0x13c>)
 8006dbe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006dc2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006dc4:	f000 f8da 	bl	8006f7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006dc8:	4b11      	ldr	r3, [pc, #68]	@ (8006e10 <xPortStartScheduler+0x140>)
 8006dca:	2200      	movs	r2, #0
 8006dcc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006dce:	f000 f8f9 	bl	8006fc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006dd2:	4b10      	ldr	r3, [pc, #64]	@ (8006e14 <xPortStartScheduler+0x144>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a0f      	ldr	r2, [pc, #60]	@ (8006e14 <xPortStartScheduler+0x144>)
 8006dd8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006ddc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006dde:	f7ff ff63 	bl	8006ca8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006de2:	f7ff fafb 	bl	80063dc <vTaskSwitchContext>
	prvTaskExitError();
 8006de6:	f7ff ff1b 	bl	8006c20 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006dea:	2300      	movs	r3, #0
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	3718      	adds	r7, #24
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bd80      	pop	{r7, pc}
 8006df4:	e000ed00 	.word	0xe000ed00
 8006df8:	410fc271 	.word	0x410fc271
 8006dfc:	410fc270 	.word	0x410fc270
 8006e00:	e000e400 	.word	0xe000e400
 8006e04:	200005cc 	.word	0x200005cc
 8006e08:	200005d0 	.word	0x200005d0
 8006e0c:	e000ed20 	.word	0xe000ed20
 8006e10:	20000020 	.word	0x20000020
 8006e14:	e000ef34 	.word	0xe000ef34

08006e18 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b083      	sub	sp, #12
 8006e1c:	af00      	add	r7, sp, #0
	__asm volatile
 8006e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e22:	f383 8811 	msr	BASEPRI, r3
 8006e26:	f3bf 8f6f 	isb	sy
 8006e2a:	f3bf 8f4f 	dsb	sy
 8006e2e:	607b      	str	r3, [r7, #4]
}
 8006e30:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006e32:	4b10      	ldr	r3, [pc, #64]	@ (8006e74 <vPortEnterCritical+0x5c>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	3301      	adds	r3, #1
 8006e38:	4a0e      	ldr	r2, [pc, #56]	@ (8006e74 <vPortEnterCritical+0x5c>)
 8006e3a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006e3c:	4b0d      	ldr	r3, [pc, #52]	@ (8006e74 <vPortEnterCritical+0x5c>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	2b01      	cmp	r3, #1
 8006e42:	d110      	bne.n	8006e66 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006e44:	4b0c      	ldr	r3, [pc, #48]	@ (8006e78 <vPortEnterCritical+0x60>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	b2db      	uxtb	r3, r3
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d00b      	beq.n	8006e66 <vPortEnterCritical+0x4e>
	__asm volatile
 8006e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e52:	f383 8811 	msr	BASEPRI, r3
 8006e56:	f3bf 8f6f 	isb	sy
 8006e5a:	f3bf 8f4f 	dsb	sy
 8006e5e:	603b      	str	r3, [r7, #0]
}
 8006e60:	bf00      	nop
 8006e62:	bf00      	nop
 8006e64:	e7fd      	b.n	8006e62 <vPortEnterCritical+0x4a>
	}
}
 8006e66:	bf00      	nop
 8006e68:	370c      	adds	r7, #12
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e70:	4770      	bx	lr
 8006e72:	bf00      	nop
 8006e74:	20000020 	.word	0x20000020
 8006e78:	e000ed04 	.word	0xe000ed04

08006e7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b083      	sub	sp, #12
 8006e80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006e82:	4b12      	ldr	r3, [pc, #72]	@ (8006ecc <vPortExitCritical+0x50>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d10b      	bne.n	8006ea2 <vPortExitCritical+0x26>
	__asm volatile
 8006e8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e8e:	f383 8811 	msr	BASEPRI, r3
 8006e92:	f3bf 8f6f 	isb	sy
 8006e96:	f3bf 8f4f 	dsb	sy
 8006e9a:	607b      	str	r3, [r7, #4]
}
 8006e9c:	bf00      	nop
 8006e9e:	bf00      	nop
 8006ea0:	e7fd      	b.n	8006e9e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006ea2:	4b0a      	ldr	r3, [pc, #40]	@ (8006ecc <vPortExitCritical+0x50>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	3b01      	subs	r3, #1
 8006ea8:	4a08      	ldr	r2, [pc, #32]	@ (8006ecc <vPortExitCritical+0x50>)
 8006eaa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006eac:	4b07      	ldr	r3, [pc, #28]	@ (8006ecc <vPortExitCritical+0x50>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d105      	bne.n	8006ec0 <vPortExitCritical+0x44>
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	f383 8811 	msr	BASEPRI, r3
}
 8006ebe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006ec0:	bf00      	nop
 8006ec2:	370c      	adds	r7, #12
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eca:	4770      	bx	lr
 8006ecc:	20000020 	.word	0x20000020

08006ed0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006ed0:	f3ef 8009 	mrs	r0, PSP
 8006ed4:	f3bf 8f6f 	isb	sy
 8006ed8:	4b15      	ldr	r3, [pc, #84]	@ (8006f30 <pxCurrentTCBConst>)
 8006eda:	681a      	ldr	r2, [r3, #0]
 8006edc:	f01e 0f10 	tst.w	lr, #16
 8006ee0:	bf08      	it	eq
 8006ee2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006ee6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eea:	6010      	str	r0, [r2, #0]
 8006eec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006ef0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006ef4:	f380 8811 	msr	BASEPRI, r0
 8006ef8:	f3bf 8f4f 	dsb	sy
 8006efc:	f3bf 8f6f 	isb	sy
 8006f00:	f7ff fa6c 	bl	80063dc <vTaskSwitchContext>
 8006f04:	f04f 0000 	mov.w	r0, #0
 8006f08:	f380 8811 	msr	BASEPRI, r0
 8006f0c:	bc09      	pop	{r0, r3}
 8006f0e:	6819      	ldr	r1, [r3, #0]
 8006f10:	6808      	ldr	r0, [r1, #0]
 8006f12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f16:	f01e 0f10 	tst.w	lr, #16
 8006f1a:	bf08      	it	eq
 8006f1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006f20:	f380 8809 	msr	PSP, r0
 8006f24:	f3bf 8f6f 	isb	sy
 8006f28:	4770      	bx	lr
 8006f2a:	bf00      	nop
 8006f2c:	f3af 8000 	nop.w

08006f30 <pxCurrentTCBConst>:
 8006f30:	200004a0 	.word	0x200004a0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006f34:	bf00      	nop
 8006f36:	bf00      	nop

08006f38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b082      	sub	sp, #8
 8006f3c:	af00      	add	r7, sp, #0
	__asm volatile
 8006f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f42:	f383 8811 	msr	BASEPRI, r3
 8006f46:	f3bf 8f6f 	isb	sy
 8006f4a:	f3bf 8f4f 	dsb	sy
 8006f4e:	607b      	str	r3, [r7, #4]
}
 8006f50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006f52:	f7ff f989 	bl	8006268 <xTaskIncrementTick>
 8006f56:	4603      	mov	r3, r0
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d003      	beq.n	8006f64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006f5c:	4b06      	ldr	r3, [pc, #24]	@ (8006f78 <xPortSysTickHandler+0x40>)
 8006f5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f62:	601a      	str	r2, [r3, #0]
 8006f64:	2300      	movs	r3, #0
 8006f66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	f383 8811 	msr	BASEPRI, r3
}
 8006f6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006f70:	bf00      	nop
 8006f72:	3708      	adds	r7, #8
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}
 8006f78:	e000ed04 	.word	0xe000ed04

08006f7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006f80:	4b0b      	ldr	r3, [pc, #44]	@ (8006fb0 <vPortSetupTimerInterrupt+0x34>)
 8006f82:	2200      	movs	r2, #0
 8006f84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006f86:	4b0b      	ldr	r3, [pc, #44]	@ (8006fb4 <vPortSetupTimerInterrupt+0x38>)
 8006f88:	2200      	movs	r2, #0
 8006f8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006f8c:	4b0a      	ldr	r3, [pc, #40]	@ (8006fb8 <vPortSetupTimerInterrupt+0x3c>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4a0a      	ldr	r2, [pc, #40]	@ (8006fbc <vPortSetupTimerInterrupt+0x40>)
 8006f92:	fba2 2303 	umull	r2, r3, r2, r3
 8006f96:	099b      	lsrs	r3, r3, #6
 8006f98:	4a09      	ldr	r2, [pc, #36]	@ (8006fc0 <vPortSetupTimerInterrupt+0x44>)
 8006f9a:	3b01      	subs	r3, #1
 8006f9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006f9e:	4b04      	ldr	r3, [pc, #16]	@ (8006fb0 <vPortSetupTimerInterrupt+0x34>)
 8006fa0:	2207      	movs	r2, #7
 8006fa2:	601a      	str	r2, [r3, #0]
}
 8006fa4:	bf00      	nop
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fac:	4770      	bx	lr
 8006fae:	bf00      	nop
 8006fb0:	e000e010 	.word	0xe000e010
 8006fb4:	e000e018 	.word	0xe000e018
 8006fb8:	20000014 	.word	0x20000014
 8006fbc:	10624dd3 	.word	0x10624dd3
 8006fc0:	e000e014 	.word	0xe000e014

08006fc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006fc4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006fd4 <vPortEnableVFP+0x10>
 8006fc8:	6801      	ldr	r1, [r0, #0]
 8006fca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006fce:	6001      	str	r1, [r0, #0]
 8006fd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006fd2:	bf00      	nop
 8006fd4:	e000ed88 	.word	0xe000ed88

08006fd8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006fd8:	b480      	push	{r7}
 8006fda:	b085      	sub	sp, #20
 8006fdc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006fde:	f3ef 8305 	mrs	r3, IPSR
 8006fe2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2b0f      	cmp	r3, #15
 8006fe8:	d915      	bls.n	8007016 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006fea:	4a18      	ldr	r2, [pc, #96]	@ (800704c <vPortValidateInterruptPriority+0x74>)
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	4413      	add	r3, r2
 8006ff0:	781b      	ldrb	r3, [r3, #0]
 8006ff2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006ff4:	4b16      	ldr	r3, [pc, #88]	@ (8007050 <vPortValidateInterruptPriority+0x78>)
 8006ff6:	781b      	ldrb	r3, [r3, #0]
 8006ff8:	7afa      	ldrb	r2, [r7, #11]
 8006ffa:	429a      	cmp	r2, r3
 8006ffc:	d20b      	bcs.n	8007016 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007002:	f383 8811 	msr	BASEPRI, r3
 8007006:	f3bf 8f6f 	isb	sy
 800700a:	f3bf 8f4f 	dsb	sy
 800700e:	607b      	str	r3, [r7, #4]
}
 8007010:	bf00      	nop
 8007012:	bf00      	nop
 8007014:	e7fd      	b.n	8007012 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007016:	4b0f      	ldr	r3, [pc, #60]	@ (8007054 <vPortValidateInterruptPriority+0x7c>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800701e:	4b0e      	ldr	r3, [pc, #56]	@ (8007058 <vPortValidateInterruptPriority+0x80>)
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	429a      	cmp	r2, r3
 8007024:	d90b      	bls.n	800703e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800702a:	f383 8811 	msr	BASEPRI, r3
 800702e:	f3bf 8f6f 	isb	sy
 8007032:	f3bf 8f4f 	dsb	sy
 8007036:	603b      	str	r3, [r7, #0]
}
 8007038:	bf00      	nop
 800703a:	bf00      	nop
 800703c:	e7fd      	b.n	800703a <vPortValidateInterruptPriority+0x62>
	}
 800703e:	bf00      	nop
 8007040:	3714      	adds	r7, #20
 8007042:	46bd      	mov	sp, r7
 8007044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007048:	4770      	bx	lr
 800704a:	bf00      	nop
 800704c:	e000e3f0 	.word	0xe000e3f0
 8007050:	200005cc 	.word	0x200005cc
 8007054:	e000ed0c 	.word	0xe000ed0c
 8007058:	200005d0 	.word	0x200005d0

0800705c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b08a      	sub	sp, #40	@ 0x28
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007064:	2300      	movs	r3, #0
 8007066:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007068:	f7ff f852 	bl	8006110 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800706c:	4b5c      	ldr	r3, [pc, #368]	@ (80071e0 <pvPortMalloc+0x184>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d101      	bne.n	8007078 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007074:	f000 f924 	bl	80072c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007078:	4b5a      	ldr	r3, [pc, #360]	@ (80071e4 <pvPortMalloc+0x188>)
 800707a:	681a      	ldr	r2, [r3, #0]
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	4013      	ands	r3, r2
 8007080:	2b00      	cmp	r3, #0
 8007082:	f040 8095 	bne.w	80071b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d01e      	beq.n	80070ca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800708c:	2208      	movs	r2, #8
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	4413      	add	r3, r2
 8007092:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f003 0307 	and.w	r3, r3, #7
 800709a:	2b00      	cmp	r3, #0
 800709c:	d015      	beq.n	80070ca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f023 0307 	bic.w	r3, r3, #7
 80070a4:	3308      	adds	r3, #8
 80070a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	f003 0307 	and.w	r3, r3, #7
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d00b      	beq.n	80070ca <pvPortMalloc+0x6e>
	__asm volatile
 80070b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070b6:	f383 8811 	msr	BASEPRI, r3
 80070ba:	f3bf 8f6f 	isb	sy
 80070be:	f3bf 8f4f 	dsb	sy
 80070c2:	617b      	str	r3, [r7, #20]
}
 80070c4:	bf00      	nop
 80070c6:	bf00      	nop
 80070c8:	e7fd      	b.n	80070c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d06f      	beq.n	80071b0 <pvPortMalloc+0x154>
 80070d0:	4b45      	ldr	r3, [pc, #276]	@ (80071e8 <pvPortMalloc+0x18c>)
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	687a      	ldr	r2, [r7, #4]
 80070d6:	429a      	cmp	r2, r3
 80070d8:	d86a      	bhi.n	80071b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80070da:	4b44      	ldr	r3, [pc, #272]	@ (80071ec <pvPortMalloc+0x190>)
 80070dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80070de:	4b43      	ldr	r3, [pc, #268]	@ (80071ec <pvPortMalloc+0x190>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80070e4:	e004      	b.n	80070f0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80070e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80070ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80070f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	687a      	ldr	r2, [r7, #4]
 80070f6:	429a      	cmp	r2, r3
 80070f8:	d903      	bls.n	8007102 <pvPortMalloc+0xa6>
 80070fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d1f1      	bne.n	80070e6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007102:	4b37      	ldr	r3, [pc, #220]	@ (80071e0 <pvPortMalloc+0x184>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007108:	429a      	cmp	r2, r3
 800710a:	d051      	beq.n	80071b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800710c:	6a3b      	ldr	r3, [r7, #32]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	2208      	movs	r2, #8
 8007112:	4413      	add	r3, r2
 8007114:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007118:	681a      	ldr	r2, [r3, #0]
 800711a:	6a3b      	ldr	r3, [r7, #32]
 800711c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800711e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007120:	685a      	ldr	r2, [r3, #4]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	1ad2      	subs	r2, r2, r3
 8007126:	2308      	movs	r3, #8
 8007128:	005b      	lsls	r3, r3, #1
 800712a:	429a      	cmp	r2, r3
 800712c:	d920      	bls.n	8007170 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800712e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	4413      	add	r3, r2
 8007134:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007136:	69bb      	ldr	r3, [r7, #24]
 8007138:	f003 0307 	and.w	r3, r3, #7
 800713c:	2b00      	cmp	r3, #0
 800713e:	d00b      	beq.n	8007158 <pvPortMalloc+0xfc>
	__asm volatile
 8007140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007144:	f383 8811 	msr	BASEPRI, r3
 8007148:	f3bf 8f6f 	isb	sy
 800714c:	f3bf 8f4f 	dsb	sy
 8007150:	613b      	str	r3, [r7, #16]
}
 8007152:	bf00      	nop
 8007154:	bf00      	nop
 8007156:	e7fd      	b.n	8007154 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800715a:	685a      	ldr	r2, [r3, #4]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	1ad2      	subs	r2, r2, r3
 8007160:	69bb      	ldr	r3, [r7, #24]
 8007162:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007166:	687a      	ldr	r2, [r7, #4]
 8007168:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800716a:	69b8      	ldr	r0, [r7, #24]
 800716c:	f000 f90a 	bl	8007384 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007170:	4b1d      	ldr	r3, [pc, #116]	@ (80071e8 <pvPortMalloc+0x18c>)
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007176:	685b      	ldr	r3, [r3, #4]
 8007178:	1ad3      	subs	r3, r2, r3
 800717a:	4a1b      	ldr	r2, [pc, #108]	@ (80071e8 <pvPortMalloc+0x18c>)
 800717c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800717e:	4b1a      	ldr	r3, [pc, #104]	@ (80071e8 <pvPortMalloc+0x18c>)
 8007180:	681a      	ldr	r2, [r3, #0]
 8007182:	4b1b      	ldr	r3, [pc, #108]	@ (80071f0 <pvPortMalloc+0x194>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	429a      	cmp	r2, r3
 8007188:	d203      	bcs.n	8007192 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800718a:	4b17      	ldr	r3, [pc, #92]	@ (80071e8 <pvPortMalloc+0x18c>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4a18      	ldr	r2, [pc, #96]	@ (80071f0 <pvPortMalloc+0x194>)
 8007190:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007194:	685a      	ldr	r2, [r3, #4]
 8007196:	4b13      	ldr	r3, [pc, #76]	@ (80071e4 <pvPortMalloc+0x188>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	431a      	orrs	r2, r3
 800719c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800719e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80071a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071a2:	2200      	movs	r2, #0
 80071a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80071a6:	4b13      	ldr	r3, [pc, #76]	@ (80071f4 <pvPortMalloc+0x198>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	3301      	adds	r3, #1
 80071ac:	4a11      	ldr	r2, [pc, #68]	@ (80071f4 <pvPortMalloc+0x198>)
 80071ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80071b0:	f7fe ffbc 	bl	800612c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80071b4:	69fb      	ldr	r3, [r7, #28]
 80071b6:	f003 0307 	and.w	r3, r3, #7
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d00b      	beq.n	80071d6 <pvPortMalloc+0x17a>
	__asm volatile
 80071be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071c2:	f383 8811 	msr	BASEPRI, r3
 80071c6:	f3bf 8f6f 	isb	sy
 80071ca:	f3bf 8f4f 	dsb	sy
 80071ce:	60fb      	str	r3, [r7, #12]
}
 80071d0:	bf00      	nop
 80071d2:	bf00      	nop
 80071d4:	e7fd      	b.n	80071d2 <pvPortMalloc+0x176>
	return pvReturn;
 80071d6:	69fb      	ldr	r3, [r7, #28]
}
 80071d8:	4618      	mov	r0, r3
 80071da:	3728      	adds	r7, #40	@ 0x28
 80071dc:	46bd      	mov	sp, r7
 80071de:	bd80      	pop	{r7, pc}
 80071e0:	20001194 	.word	0x20001194
 80071e4:	200011a8 	.word	0x200011a8
 80071e8:	20001198 	.word	0x20001198
 80071ec:	2000118c 	.word	0x2000118c
 80071f0:	2000119c 	.word	0x2000119c
 80071f4:	200011a0 	.word	0x200011a0

080071f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b086      	sub	sp, #24
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d04f      	beq.n	80072aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800720a:	2308      	movs	r3, #8
 800720c:	425b      	negs	r3, r3
 800720e:	697a      	ldr	r2, [r7, #20]
 8007210:	4413      	add	r3, r2
 8007212:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007214:	697b      	ldr	r3, [r7, #20]
 8007216:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007218:	693b      	ldr	r3, [r7, #16]
 800721a:	685a      	ldr	r2, [r3, #4]
 800721c:	4b25      	ldr	r3, [pc, #148]	@ (80072b4 <vPortFree+0xbc>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	4013      	ands	r3, r2
 8007222:	2b00      	cmp	r3, #0
 8007224:	d10b      	bne.n	800723e <vPortFree+0x46>
	__asm volatile
 8007226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800722a:	f383 8811 	msr	BASEPRI, r3
 800722e:	f3bf 8f6f 	isb	sy
 8007232:	f3bf 8f4f 	dsb	sy
 8007236:	60fb      	str	r3, [r7, #12]
}
 8007238:	bf00      	nop
 800723a:	bf00      	nop
 800723c:	e7fd      	b.n	800723a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d00b      	beq.n	800725e <vPortFree+0x66>
	__asm volatile
 8007246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800724a:	f383 8811 	msr	BASEPRI, r3
 800724e:	f3bf 8f6f 	isb	sy
 8007252:	f3bf 8f4f 	dsb	sy
 8007256:	60bb      	str	r3, [r7, #8]
}
 8007258:	bf00      	nop
 800725a:	bf00      	nop
 800725c:	e7fd      	b.n	800725a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	685a      	ldr	r2, [r3, #4]
 8007262:	4b14      	ldr	r3, [pc, #80]	@ (80072b4 <vPortFree+0xbc>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4013      	ands	r3, r2
 8007268:	2b00      	cmp	r3, #0
 800726a:	d01e      	beq.n	80072aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800726c:	693b      	ldr	r3, [r7, #16]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d11a      	bne.n	80072aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	685a      	ldr	r2, [r3, #4]
 8007278:	4b0e      	ldr	r3, [pc, #56]	@ (80072b4 <vPortFree+0xbc>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	43db      	mvns	r3, r3
 800727e:	401a      	ands	r2, r3
 8007280:	693b      	ldr	r3, [r7, #16]
 8007282:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007284:	f7fe ff44 	bl	8006110 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	685a      	ldr	r2, [r3, #4]
 800728c:	4b0a      	ldr	r3, [pc, #40]	@ (80072b8 <vPortFree+0xc0>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4413      	add	r3, r2
 8007292:	4a09      	ldr	r2, [pc, #36]	@ (80072b8 <vPortFree+0xc0>)
 8007294:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007296:	6938      	ldr	r0, [r7, #16]
 8007298:	f000 f874 	bl	8007384 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800729c:	4b07      	ldr	r3, [pc, #28]	@ (80072bc <vPortFree+0xc4>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	3301      	adds	r3, #1
 80072a2:	4a06      	ldr	r2, [pc, #24]	@ (80072bc <vPortFree+0xc4>)
 80072a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80072a6:	f7fe ff41 	bl	800612c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80072aa:	bf00      	nop
 80072ac:	3718      	adds	r7, #24
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bd80      	pop	{r7, pc}
 80072b2:	bf00      	nop
 80072b4:	200011a8 	.word	0x200011a8
 80072b8:	20001198 	.word	0x20001198
 80072bc:	200011a4 	.word	0x200011a4

080072c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80072c0:	b480      	push	{r7}
 80072c2:	b085      	sub	sp, #20
 80072c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80072c6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80072ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80072cc:	4b27      	ldr	r3, [pc, #156]	@ (800736c <prvHeapInit+0xac>)
 80072ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	f003 0307 	and.w	r3, r3, #7
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d00c      	beq.n	80072f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	3307      	adds	r3, #7
 80072de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	f023 0307 	bic.w	r3, r3, #7
 80072e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80072e8:	68ba      	ldr	r2, [r7, #8]
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	1ad3      	subs	r3, r2, r3
 80072ee:	4a1f      	ldr	r2, [pc, #124]	@ (800736c <prvHeapInit+0xac>)
 80072f0:	4413      	add	r3, r2
 80072f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80072f8:	4a1d      	ldr	r2, [pc, #116]	@ (8007370 <prvHeapInit+0xb0>)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80072fe:	4b1c      	ldr	r3, [pc, #112]	@ (8007370 <prvHeapInit+0xb0>)
 8007300:	2200      	movs	r2, #0
 8007302:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	68ba      	ldr	r2, [r7, #8]
 8007308:	4413      	add	r3, r2
 800730a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800730c:	2208      	movs	r2, #8
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	1a9b      	subs	r3, r3, r2
 8007312:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	f023 0307 	bic.w	r3, r3, #7
 800731a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	4a15      	ldr	r2, [pc, #84]	@ (8007374 <prvHeapInit+0xb4>)
 8007320:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007322:	4b14      	ldr	r3, [pc, #80]	@ (8007374 <prvHeapInit+0xb4>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	2200      	movs	r2, #0
 8007328:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800732a:	4b12      	ldr	r3, [pc, #72]	@ (8007374 <prvHeapInit+0xb4>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	2200      	movs	r2, #0
 8007330:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	68fa      	ldr	r2, [r7, #12]
 800733a:	1ad2      	subs	r2, r2, r3
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007340:	4b0c      	ldr	r3, [pc, #48]	@ (8007374 <prvHeapInit+0xb4>)
 8007342:	681a      	ldr	r2, [r3, #0]
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	685b      	ldr	r3, [r3, #4]
 800734c:	4a0a      	ldr	r2, [pc, #40]	@ (8007378 <prvHeapInit+0xb8>)
 800734e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	4a09      	ldr	r2, [pc, #36]	@ (800737c <prvHeapInit+0xbc>)
 8007356:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007358:	4b09      	ldr	r3, [pc, #36]	@ (8007380 <prvHeapInit+0xc0>)
 800735a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800735e:	601a      	str	r2, [r3, #0]
}
 8007360:	bf00      	nop
 8007362:	3714      	adds	r7, #20
 8007364:	46bd      	mov	sp, r7
 8007366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736a:	4770      	bx	lr
 800736c:	200005d4 	.word	0x200005d4
 8007370:	2000118c 	.word	0x2000118c
 8007374:	20001194 	.word	0x20001194
 8007378:	2000119c 	.word	0x2000119c
 800737c:	20001198 	.word	0x20001198
 8007380:	200011a8 	.word	0x200011a8

08007384 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007384:	b480      	push	{r7}
 8007386:	b085      	sub	sp, #20
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800738c:	4b28      	ldr	r3, [pc, #160]	@ (8007430 <prvInsertBlockIntoFreeList+0xac>)
 800738e:	60fb      	str	r3, [r7, #12]
 8007390:	e002      	b.n	8007398 <prvInsertBlockIntoFreeList+0x14>
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	60fb      	str	r3, [r7, #12]
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	687a      	ldr	r2, [r7, #4]
 800739e:	429a      	cmp	r2, r3
 80073a0:	d8f7      	bhi.n	8007392 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	68ba      	ldr	r2, [r7, #8]
 80073ac:	4413      	add	r3, r2
 80073ae:	687a      	ldr	r2, [r7, #4]
 80073b0:	429a      	cmp	r2, r3
 80073b2:	d108      	bne.n	80073c6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	685a      	ldr	r2, [r3, #4]
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	441a      	add	r2, r3
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	685b      	ldr	r3, [r3, #4]
 80073ce:	68ba      	ldr	r2, [r7, #8]
 80073d0:	441a      	add	r2, r3
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	429a      	cmp	r2, r3
 80073d8:	d118      	bne.n	800740c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681a      	ldr	r2, [r3, #0]
 80073de:	4b15      	ldr	r3, [pc, #84]	@ (8007434 <prvInsertBlockIntoFreeList+0xb0>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	429a      	cmp	r2, r3
 80073e4:	d00d      	beq.n	8007402 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	685a      	ldr	r2, [r3, #4]
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	441a      	add	r2, r3
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	681a      	ldr	r2, [r3, #0]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	601a      	str	r2, [r3, #0]
 8007400:	e008      	b.n	8007414 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007402:	4b0c      	ldr	r3, [pc, #48]	@ (8007434 <prvInsertBlockIntoFreeList+0xb0>)
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	601a      	str	r2, [r3, #0]
 800740a:	e003      	b.n	8007414 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681a      	ldr	r2, [r3, #0]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007414:	68fa      	ldr	r2, [r7, #12]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	429a      	cmp	r2, r3
 800741a:	d002      	beq.n	8007422 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	687a      	ldr	r2, [r7, #4]
 8007420:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007422:	bf00      	nop
 8007424:	3714      	adds	r7, #20
 8007426:	46bd      	mov	sp, r7
 8007428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742c:	4770      	bx	lr
 800742e:	bf00      	nop
 8007430:	2000118c 	.word	0x2000118c
 8007434:	20001194 	.word	0x20001194

08007438 <drv_uart1_transmit>:

	return 0;	// Life's too short for error management
}

uint8_t drv_uart1_transmit(const char * pData, uint16_t size)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b082      	sub	sp, #8
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
 8007440:	460b      	mov	r3, r1
 8007442:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 8007444:	887a      	ldrh	r2, [r7, #2]
 8007446:	f04f 33ff 	mov.w	r3, #4294967295
 800744a:	6879      	ldr	r1, [r7, #4]
 800744c:	4803      	ldr	r0, [pc, #12]	@ (800745c <drv_uart1_transmit+0x24>)
 800744e:	f7fc fbcb 	bl	8003be8 <HAL_UART_Transmit>

	return 0;	// Srsly, don't do that kids
 8007452:	2300      	movs	r3, #0
}
 8007454:	4618      	mov	r0, r3
 8007456:	3708      	adds	r7, #8
 8007458:	46bd      	mov	sp, r7
 800745a:	bd80      	pop	{r7, pc}
 800745c:	20000414 	.word	0x20000414

08007460 <uart_read>:
#include "gpio.h"

static h_shell_t *shell_instance = NULL;

// Fonction de lecture UART avec attente sur sémaphore
static char uart_read(h_shell_t *shell) {
 8007460:	b580      	push	{r7, lr}
 8007462:	b082      	sub	sp, #8
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
    // Attendre que le callback donne le sémaphore
    xSemaphoreTake(shell->sem_uart_rx, portMAX_DELAY);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800746c:	f04f 31ff 	mov.w	r1, #4294967295
 8007470:	4618      	mov	r0, r3
 8007472:	f7fe f9dd 	bl	8005830 <xQueueSemaphoreTake>
    return shell->received_char;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
}
 800747c:	4618      	mov	r0, r3
 800747e:	3708      	adds	r7, #8
 8007480:	46bd      	mov	sp, r7
 8007482:	bd80      	pop	{r7, pc}

08007484 <shell_uart_write>:

// Fonction d'écriture UART
int shell_uart_write(char *s, uint16_t size) {
 8007484:	b580      	push	{r7, lr}
 8007486:	b082      	sub	sp, #8
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
 800748c:	460b      	mov	r3, r1
 800748e:	807b      	strh	r3, [r7, #2]
    HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
 8007490:	887a      	ldrh	r2, [r7, #2]
 8007492:	f04f 33ff 	mov.w	r3, #4294967295
 8007496:	6879      	ldr	r1, [r7, #4]
 8007498:	4803      	ldr	r0, [pc, #12]	@ (80074a8 <shell_uart_write+0x24>)
 800749a:	f7fc fba5 	bl	8003be8 <HAL_UART_Transmit>
    return size;
 800749e:	887b      	ldrh	r3, [r7, #2]
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	3708      	adds	r7, #8
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}
 80074a8:	20000414 	.word	0x20000414

080074ac <sh_help>:

// Fonction help
static int sh_help(h_shell_t *shell, int argc, char **argv) {
 80074ac:	b590      	push	{r4, r7, lr}
 80074ae:	b089      	sub	sp, #36	@ 0x24
 80074b0:	af02      	add	r7, sp, #8
 80074b2:	60f8      	str	r0, [r7, #12]
 80074b4:	60b9      	str	r1, [r7, #8]
 80074b6:	607a      	str	r2, [r7, #4]
    int i;
    for (i = 0; i < shell->shell_func_list_size; i++) {
 80074b8:	2300      	movs	r3, #0
 80074ba:	617b      	str	r3, [r7, #20]
 80074bc:	e027      	b.n	800750e <sh_help+0x62>
        int size = snprintf(shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n",
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	f103 0008 	add.w	r0, r3, #8
                            shell->shell_func_list[i].c,
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	6859      	ldr	r1, [r3, #4]
 80074c8:	697a      	ldr	r2, [r7, #20]
 80074ca:	4613      	mov	r3, r2
 80074cc:	005b      	lsls	r3, r3, #1
 80074ce:	4413      	add	r3, r2
 80074d0:	009b      	lsls	r3, r3, #2
 80074d2:	440b      	add	r3, r1
 80074d4:	781b      	ldrb	r3, [r3, #0]
        int size = snprintf(shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n",
 80074d6:	461c      	mov	r4, r3
                            shell->shell_func_list[i].description);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	6859      	ldr	r1, [r3, #4]
 80074dc:	697a      	ldr	r2, [r7, #20]
 80074de:	4613      	mov	r3, r2
 80074e0:	005b      	lsls	r3, r3, #1
 80074e2:	4413      	add	r3, r2
 80074e4:	009b      	lsls	r3, r3, #2
 80074e6:	440b      	add	r3, r1
        int size = snprintf(shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n",
 80074e8:	689b      	ldr	r3, [r3, #8]
 80074ea:	9300      	str	r3, [sp, #0]
 80074ec:	4623      	mov	r3, r4
 80074ee:	4a0d      	ldr	r2, [pc, #52]	@ (8007524 <sh_help+0x78>)
 80074f0:	2128      	movs	r1, #40	@ 0x28
 80074f2:	f000 fc1d 	bl	8007d30 <sniprintf>
 80074f6:	6138      	str	r0, [r7, #16]
        shell_uart_write(shell->print_buffer, size);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	3308      	adds	r3, #8
 80074fc:	693a      	ldr	r2, [r7, #16]
 80074fe:	b292      	uxth	r2, r2
 8007500:	4611      	mov	r1, r2
 8007502:	4618      	mov	r0, r3
 8007504:	f7ff ffbe 	bl	8007484 <shell_uart_write>
    for (i = 0; i < shell->shell_func_list_size; i++) {
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	3301      	adds	r3, #1
 800750c:	617b      	str	r3, [r7, #20]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	697a      	ldr	r2, [r7, #20]
 8007514:	429a      	cmp	r2, r3
 8007516:	dbd2      	blt.n	80074be <sh_help+0x12>
    }
    return 0;
 8007518:	2300      	movs	r3, #0
}
 800751a:	4618      	mov	r0, r3
 800751c:	371c      	adds	r7, #28
 800751e:	46bd      	mov	sp, r7
 8007520:	bd90      	pop	{r4, r7, pc}
 8007522:	bf00      	nop
 8007524:	08008bd8 	.word	0x08008bd8

08007528 <shell_uart_rx_callback>:

// Callback appelé depuis l'interruption UART
void shell_uart_rx_callback(void) {
 8007528:	b580      	push	{r7, lr}
 800752a:	b082      	sub	sp, #8
 800752c:	af00      	add	r7, sp, #0
    BaseType_t higher_priority_task_woken = pdFALSE;
 800752e:	2300      	movs	r3, #0
 8007530:	607b      	str	r3, [r7, #4]

    if (shell_instance != NULL) {
 8007532:	4b0d      	ldr	r3, [pc, #52]	@ (8007568 <shell_uart_rx_callback+0x40>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d012      	beq.n	8007560 <shell_uart_rx_callback+0x38>
        // Donner le sémaphore pour débloquer la tâche shell
        xSemaphoreGiveFromISR(shell_instance->sem_uart_rx, &higher_priority_task_woken);
 800753a:	4b0b      	ldr	r3, [pc, #44]	@ (8007568 <shell_uart_rx_callback+0x40>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007540:	1d3a      	adds	r2, r7, #4
 8007542:	4611      	mov	r1, r2
 8007544:	4618      	mov	r0, r3
 8007546:	f7fe f8e3 	bl	8005710 <xQueueGiveFromISR>
        portYIELD_FROM_ISR(higher_priority_task_woken);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d007      	beq.n	8007560 <shell_uart_rx_callback+0x38>
 8007550:	4b06      	ldr	r3, [pc, #24]	@ (800756c <shell_uart_rx_callback+0x44>)
 8007552:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007556:	601a      	str	r2, [r3, #0]
 8007558:	f3bf 8f4f 	dsb	sy
 800755c:	f3bf 8f6f 	isb	sy
    }
}
 8007560:	bf00      	nop
 8007562:	3708      	adds	r7, #8
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}
 8007568:	200011ac 	.word	0x200011ac
 800756c:	e000ed04 	.word	0xe000ed04

08007570 <shell_init>:

// Initialisation du shell
void shell_init(h_shell_t *shell) {
 8007570:	b580      	push	{r7, lr}
 8007572:	b084      	sub	sp, #16
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
    shell_instance = shell;
 8007578:	4a21      	ldr	r2, [pc, #132]	@ (8007600 <shell_init+0x90>)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6013      	str	r3, [r2, #0]

    // Allocation dynamique de la liste des fonctions
    shell->shell_func_list = (struct shell_func_t *)malloc(sizeof(struct shell_func_t) * SHELL_FUNC_LIST_MAX_SIZE);
 800757e:	f44f 7040 	mov.w	r0, #768	@ 0x300
 8007582:	f000 f97b 	bl	800787c <malloc>
 8007586:	4603      	mov	r3, r0
 8007588:	461a      	mov	r2, r3
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	605a      	str	r2, [r3, #4]
    if (shell->shell_func_list == NULL) {
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	685b      	ldr	r3, [r3, #4]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d101      	bne.n	800759a <shell_init+0x2a>
        while (1); // Erreur critique
 8007596:	bf00      	nop
 8007598:	e7fd      	b.n	8007596 <shell_init+0x26>
    }
    shell->shell_func_list_size = 0;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2200      	movs	r2, #0
 800759e:	601a      	str	r2, [r3, #0]

    // Création du sémaphore binaire
    shell->sem_uart_rx = xSemaphoreCreateBinary();
 80075a0:	2203      	movs	r2, #3
 80075a2:	2100      	movs	r1, #0
 80075a4:	2001      	movs	r0, #1
 80075a6:	f7fe f859 	bl	800565c <xQueueGenericCreate>
 80075aa:	4602      	mov	r2, r0
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	659a      	str	r2, [r3, #88]	@ 0x58
    if (shell->sem_uart_rx == NULL) {
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d101      	bne.n	80075bc <shell_init+0x4c>
        while (1); // Erreur critique
 80075b8:	bf00      	nop
 80075ba:	e7fd      	b.n	80075b8 <shell_init+0x48>
    }

    // Message de bienvenue
    int size = snprintf(shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	3308      	adds	r3, #8
 80075c0:	4a10      	ldr	r2, [pc, #64]	@ (8007604 <shell_init+0x94>)
 80075c2:	2128      	movs	r1, #40	@ 0x28
 80075c4:	4618      	mov	r0, r3
 80075c6:	f000 fbb3 	bl	8007d30 <sniprintf>
 80075ca:	60f8      	str	r0, [r7, #12]
    shell_uart_write(shell->print_buffer, size);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	3308      	adds	r3, #8
 80075d0:	68fa      	ldr	r2, [r7, #12]
 80075d2:	b292      	uxth	r2, r2
 80075d4:	4611      	mov	r1, r2
 80075d6:	4618      	mov	r0, r3
 80075d8:	f7ff ff54 	bl	8007484 <shell_uart_write>

    // Ajout de la commande help
    shell_add(shell, 'h', sh_help, "Help");
 80075dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007608 <shell_init+0x98>)
 80075de:	4a0b      	ldr	r2, [pc, #44]	@ (800760c <shell_init+0x9c>)
 80075e0:	2168      	movs	r1, #104	@ 0x68
 80075e2:	6878      	ldr	r0, [r7, #4]
 80075e4:	f000 f816 	bl	8007614 <shell_add>

    // Démarrer la première réception UART en interruption
    HAL_UART_Receive_IT(&UART_DEVICE, (uint8_t*)&shell->received_char, 1);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	335c      	adds	r3, #92	@ 0x5c
 80075ec:	2201      	movs	r2, #1
 80075ee:	4619      	mov	r1, r3
 80075f0:	4807      	ldr	r0, [pc, #28]	@ (8007610 <shell_init+0xa0>)
 80075f2:	f7fc fb83 	bl	8003cfc <HAL_UART_Receive_IT>
}
 80075f6:	bf00      	nop
 80075f8:	3710      	adds	r7, #16
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}
 80075fe:	bf00      	nop
 8007600:	200011ac 	.word	0x200011ac
 8007604:	08008be4 	.word	0x08008be4
 8007608:	08008c0c 	.word	0x08008c0c
 800760c:	080074ad 	.word	0x080074ad
 8007610:	20000414 	.word	0x20000414

08007614 <shell_add>:

// Ajout d'une commande au shell
int shell_add(h_shell_t *shell, char c, int (*pfunc)(h_shell_t *shell, int argc, char **argv), char *description) {
 8007614:	b480      	push	{r7}
 8007616:	b085      	sub	sp, #20
 8007618:	af00      	add	r7, sp, #0
 800761a:	60f8      	str	r0, [r7, #12]
 800761c:	607a      	str	r2, [r7, #4]
 800761e:	603b      	str	r3, [r7, #0]
 8007620:	460b      	mov	r3, r1
 8007622:	72fb      	strb	r3, [r7, #11]
    if (shell->shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	2b3f      	cmp	r3, #63	@ 0x3f
 800762a:	dc2a      	bgt.n	8007682 <shell_add+0x6e>
        shell->shell_func_list[shell->shell_func_list_size].c = c;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	685a      	ldr	r2, [r3, #4]
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4619      	mov	r1, r3
 8007636:	460b      	mov	r3, r1
 8007638:	005b      	lsls	r3, r3, #1
 800763a:	440b      	add	r3, r1
 800763c:	009b      	lsls	r3, r3, #2
 800763e:	4413      	add	r3, r2
 8007640:	7afa      	ldrb	r2, [r7, #11]
 8007642:	701a      	strb	r2, [r3, #0]
        shell->shell_func_list[shell->shell_func_list_size].func = pfunc;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	685a      	ldr	r2, [r3, #4]
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4619      	mov	r1, r3
 800764e:	460b      	mov	r3, r1
 8007650:	005b      	lsls	r3, r3, #1
 8007652:	440b      	add	r3, r1
 8007654:	009b      	lsls	r3, r3, #2
 8007656:	4413      	add	r3, r2
 8007658:	687a      	ldr	r2, [r7, #4]
 800765a:	605a      	str	r2, [r3, #4]
        shell->shell_func_list[shell->shell_func_list_size].description = description;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	685a      	ldr	r2, [r3, #4]
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4619      	mov	r1, r3
 8007666:	460b      	mov	r3, r1
 8007668:	005b      	lsls	r3, r3, #1
 800766a:	440b      	add	r3, r1
 800766c:	009b      	lsls	r3, r3, #2
 800766e:	4413      	add	r3, r2
 8007670:	683a      	ldr	r2, [r7, #0]
 8007672:	609a      	str	r2, [r3, #8]
        shell->shell_func_list_size++;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	1c5a      	adds	r2, r3, #1
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	601a      	str	r2, [r3, #0]
        return 0;
 800767e:	2300      	movs	r3, #0
 8007680:	e001      	b.n	8007686 <shell_add+0x72>
    }
    return -1;
 8007682:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007686:	4618      	mov	r0, r3
 8007688:	3714      	adds	r7, #20
 800768a:	46bd      	mov	sp, r7
 800768c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007690:	4770      	bx	lr
	...

08007694 <shell_exec>:

// Exécution d'une commande
static int shell_exec(h_shell_t *shell, char *buf) {
 8007694:	b580      	push	{r7, lr}
 8007696:	b090      	sub	sp, #64	@ 0x40
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
 800769c:	6039      	str	r1, [r7, #0]
    int i;
    char c = buf[0];
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	781b      	ldrb	r3, [r3, #0]
 80076a2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    int argc;
    char *argv[ARGC_MAX];
    char *p;

    for (i = 0; i < shell->shell_func_list_size; i++) {
 80076a6:	2300      	movs	r3, #0
 80076a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80076aa:	e041      	b.n	8007730 <shell_exec+0x9c>
        if (shell->shell_func_list[i].c == c) {
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	6859      	ldr	r1, [r3, #4]
 80076b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80076b2:	4613      	mov	r3, r2
 80076b4:	005b      	lsls	r3, r3, #1
 80076b6:	4413      	add	r3, r2
 80076b8:	009b      	lsls	r3, r3, #2
 80076ba:	440b      	add	r3, r1
 80076bc:	781b      	ldrb	r3, [r3, #0]
 80076be:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80076c2:	429a      	cmp	r2, r3
 80076c4:	d131      	bne.n	800772a <shell_exec+0x96>
            argc = 1;
 80076c6:	2301      	movs	r3, #1
 80076c8:	63bb      	str	r3, [r7, #56]	@ 0x38
            argv[0] = buf;
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	60fb      	str	r3, [r7, #12]

            // Parsing des arguments
            for (p = buf; *p != '\0' && argc < ARGC_MAX; p++) {
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80076d2:	e013      	b.n	80076fc <shell_exec+0x68>
                if (*p == ' ') {
 80076d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076d6:	781b      	ldrb	r3, [r3, #0]
 80076d8:	2b20      	cmp	r3, #32
 80076da:	d10c      	bne.n	80076f6 <shell_exec+0x62>
                    *p = '\0';
 80076dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076de:	2200      	movs	r2, #0
 80076e0:	701a      	strb	r2, [r3, #0]
                    argv[argc++] = p + 1;
 80076e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076e4:	1c5a      	adds	r2, r3, #1
 80076e6:	63ba      	str	r2, [r7, #56]	@ 0x38
 80076e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80076ea:	3201      	adds	r2, #1
 80076ec:	009b      	lsls	r3, r3, #2
 80076ee:	3340      	adds	r3, #64	@ 0x40
 80076f0:	443b      	add	r3, r7
 80076f2:	f843 2c34 	str.w	r2, [r3, #-52]
            for (p = buf; *p != '\0' && argc < ARGC_MAX; p++) {
 80076f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076f8:	3301      	adds	r3, #1
 80076fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80076fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076fe:	781b      	ldrb	r3, [r3, #0]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d002      	beq.n	800770a <shell_exec+0x76>
 8007704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007706:	2b07      	cmp	r3, #7
 8007708:	dde4      	ble.n	80076d4 <shell_exec+0x40>
                }
            }
            return shell->shell_func_list[i].func(shell, argc, argv);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6859      	ldr	r1, [r3, #4]
 800770e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007710:	4613      	mov	r3, r2
 8007712:	005b      	lsls	r3, r3, #1
 8007714:	4413      	add	r3, r2
 8007716:	009b      	lsls	r3, r3, #2
 8007718:	440b      	add	r3, r1
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	f107 020c 	add.w	r2, r7, #12
 8007720:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	4798      	blx	r3
 8007726:	4603      	mov	r3, r0
 8007728:	e01b      	b.n	8007762 <shell_exec+0xce>
    for (i = 0; i < shell->shell_func_list_size; i++) {
 800772a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800772c:	3301      	adds	r3, #1
 800772e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007736:	429a      	cmp	r2, r3
 8007738:	dbb8      	blt.n	80076ac <shell_exec+0x18>
        }
    }

    // Commande non trouvée
    int size = snprintf(shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	f103 0008 	add.w	r0, r3, #8
 8007740:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007744:	4a09      	ldr	r2, [pc, #36]	@ (800776c <shell_exec+0xd8>)
 8007746:	2128      	movs	r1, #40	@ 0x28
 8007748:	f000 faf2 	bl	8007d30 <sniprintf>
 800774c:	62f8      	str	r0, [r7, #44]	@ 0x2c
    shell_uart_write(shell->print_buffer, size);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	3308      	adds	r3, #8
 8007752:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007754:	b292      	uxth	r2, r2
 8007756:	4611      	mov	r1, r2
 8007758:	4618      	mov	r0, r3
 800775a:	f7ff fe93 	bl	8007484 <shell_uart_write>
    return -1;
 800775e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007762:	4618      	mov	r0, r3
 8007764:	3740      	adds	r7, #64	@ 0x40
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}
 800776a:	bf00      	nop
 800776c:	08008c14 	.word	0x08008c14

08007770 <shell_run>:

// Boucle principale du shell
int shell_run(h_shell_t *shell) {
 8007770:	b580      	push	{r7, lr}
 8007772:	b086      	sub	sp, #24
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
    static char backspace[] = "\b \b";
    static char prompt[] = "> ";
    int reading = 0;
 8007778:	2300      	movs	r3, #0
 800777a:	617b      	str	r3, [r7, #20]
    int pos = 0;
 800777c:	2300      	movs	r3, #0
 800777e:	613b      	str	r3, [r7, #16]

    while (1) {
        shell_uart_write(prompt, 2);
 8007780:	2102      	movs	r1, #2
 8007782:	4838      	ldr	r0, [pc, #224]	@ (8007864 <shell_run+0xf4>)
 8007784:	f7ff fe7e 	bl	8007484 <shell_uart_write>
        reading = 1;
 8007788:	2301      	movs	r3, #1
 800778a:	617b      	str	r3, [r7, #20]
        pos = 0;
 800778c:	2300      	movs	r3, #0
 800778e:	613b      	str	r3, [r7, #16]

        while (reading) {
 8007790:	e063      	b.n	800785a <shell_run+0xea>
            // Lecture d'un caractère (bloquant sur sémaphore)
            char c = uart_read(shell);
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f7ff fe64 	bl	8007460 <uart_read>
 8007798:	4603      	mov	r3, r0
 800779a:	72fb      	strb	r3, [r7, #11]

            // Relancer immédiatement la réception pour le prochain caractère
            HAL_UART_Receive_IT(&UART_DEVICE, (uint8_t*)&shell->received_char, 1);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	335c      	adds	r3, #92	@ 0x5c
 80077a0:	2201      	movs	r2, #1
 80077a2:	4619      	mov	r1, r3
 80077a4:	4830      	ldr	r0, [pc, #192]	@ (8007868 <shell_run+0xf8>)
 80077a6:	f7fc faa9 	bl	8003cfc <HAL_UART_Receive_IT>

            int size;

            switch (c) {
 80077aa:	7afb      	ldrb	r3, [r7, #11]
 80077ac:	2b7f      	cmp	r3, #127	@ 0x7f
 80077ae:	d02d      	beq.n	800780c <shell_run+0x9c>
 80077b0:	2b7f      	cmp	r3, #127	@ 0x7f
 80077b2:	dc36      	bgt.n	8007822 <shell_run+0xb2>
 80077b4:	2b0d      	cmp	r3, #13
 80077b6:	d005      	beq.n	80077c4 <shell_run+0x54>
 80077b8:	2b0d      	cmp	r3, #13
 80077ba:	dc32      	bgt.n	8007822 <shell_run+0xb2>
 80077bc:	2b08      	cmp	r3, #8
 80077be:	d025      	beq.n	800780c <shell_run+0x9c>
 80077c0:	2b0a      	cmp	r3, #10
 80077c2:	d12e      	bne.n	8007822 <shell_run+0xb2>
            case '\r':
            case '\n':
                size = snprintf(shell->print_buffer, BUFFER_SIZE, "\r\n");
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	3308      	adds	r3, #8
 80077c8:	4a28      	ldr	r2, [pc, #160]	@ (800786c <shell_run+0xfc>)
 80077ca:	2128      	movs	r1, #40	@ 0x28
 80077cc:	4618      	mov	r0, r3
 80077ce:	f000 faaf 	bl	8007d30 <sniprintf>
 80077d2:	60f8      	str	r0, [r7, #12]
                shell_uart_write(shell->print_buffer, size);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	3308      	adds	r3, #8
 80077d8:	68fa      	ldr	r2, [r7, #12]
 80077da:	b292      	uxth	r2, r2
 80077dc:	4611      	mov	r1, r2
 80077de:	4618      	mov	r0, r3
 80077e0:	f7ff fe50 	bl	8007484 <shell_uart_write>
                shell->cmd_buffer[pos] = '\0';
 80077e4:	687a      	ldr	r2, [r7, #4]
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	4413      	add	r3, r2
 80077ea:	3330      	adds	r3, #48	@ 0x30
 80077ec:	2200      	movs	r2, #0
 80077ee:	701a      	strb	r2, [r3, #0]

                if (pos > 0) {
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	dd05      	ble.n	8007802 <shell_run+0x92>
                    shell_exec(shell, shell->cmd_buffer);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	3330      	adds	r3, #48	@ 0x30
 80077fa:	4619      	mov	r1, r3
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f7ff ff49 	bl	8007694 <shell_exec>
                }

                reading = 0;
 8007802:	2300      	movs	r3, #0
 8007804:	617b      	str	r3, [r7, #20]
                pos = 0;
 8007806:	2300      	movs	r3, #0
 8007808:	613b      	str	r3, [r7, #16]
                break;
 800780a:	e026      	b.n	800785a <shell_run+0xea>

            case '\b':
            case 127: // DEL
                if (pos > 0) {
 800780c:	693b      	ldr	r3, [r7, #16]
 800780e:	2b00      	cmp	r3, #0
 8007810:	dd20      	ble.n	8007854 <shell_run+0xe4>
                    pos--;
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	3b01      	subs	r3, #1
 8007816:	613b      	str	r3, [r7, #16]
                    shell_uart_write(backspace, 3);
 8007818:	2103      	movs	r1, #3
 800781a:	4815      	ldr	r0, [pc, #84]	@ (8007870 <shell_run+0x100>)
 800781c:	f7ff fe32 	bl	8007484 <shell_uart_write>
                }
                break;
 8007820:	e018      	b.n	8007854 <shell_run+0xe4>

            default:
                if (pos < BUFFER_SIZE - 1 && c >= 32 && c <= 126) {
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	2b26      	cmp	r3, #38	@ 0x26
 8007826:	dc17      	bgt.n	8007858 <shell_run+0xe8>
 8007828:	7afb      	ldrb	r3, [r7, #11]
 800782a:	2b1f      	cmp	r3, #31
 800782c:	d914      	bls.n	8007858 <shell_run+0xe8>
 800782e:	7afb      	ldrb	r3, [r7, #11]
 8007830:	2b7e      	cmp	r3, #126	@ 0x7e
 8007832:	d811      	bhi.n	8007858 <shell_run+0xe8>
                    shell_uart_write(&c, 1);
 8007834:	f107 030b 	add.w	r3, r7, #11
 8007838:	2101      	movs	r1, #1
 800783a:	4618      	mov	r0, r3
 800783c:	f7ff fe22 	bl	8007484 <shell_uart_write>
                    shell->cmd_buffer[pos++] = c;
 8007840:	693b      	ldr	r3, [r7, #16]
 8007842:	1c5a      	adds	r2, r3, #1
 8007844:	613a      	str	r2, [r7, #16]
 8007846:	7af9      	ldrb	r1, [r7, #11]
 8007848:	687a      	ldr	r2, [r7, #4]
 800784a:	4413      	add	r3, r2
 800784c:	460a      	mov	r2, r1
 800784e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
                }
                break;
 8007852:	e001      	b.n	8007858 <shell_run+0xe8>
                break;
 8007854:	bf00      	nop
 8007856:	e000      	b.n	800785a <shell_run+0xea>
                break;
 8007858:	bf00      	nop
        while (reading) {
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d198      	bne.n	8007792 <shell_run+0x22>
        shell_uart_write(prompt, 2);
 8007860:	e78e      	b.n	8007780 <shell_run+0x10>
 8007862:	bf00      	nop
 8007864:	20000024 	.word	0x20000024
 8007868:	20000414 	.word	0x20000414
 800786c:	08008c2c 	.word	0x08008c2c
 8007870:	20000028 	.word	0x20000028

08007874 <atoi>:
 8007874:	220a      	movs	r2, #10
 8007876:	2100      	movs	r1, #0
 8007878:	f000 b930 	b.w	8007adc <strtol>

0800787c <malloc>:
 800787c:	4b02      	ldr	r3, [pc, #8]	@ (8007888 <malloc+0xc>)
 800787e:	4601      	mov	r1, r0
 8007880:	6818      	ldr	r0, [r3, #0]
 8007882:	f000 b825 	b.w	80078d0 <_malloc_r>
 8007886:	bf00      	nop
 8007888:	20000038 	.word	0x20000038

0800788c <sbrk_aligned>:
 800788c:	b570      	push	{r4, r5, r6, lr}
 800788e:	4e0f      	ldr	r6, [pc, #60]	@ (80078cc <sbrk_aligned+0x40>)
 8007890:	460c      	mov	r4, r1
 8007892:	6831      	ldr	r1, [r6, #0]
 8007894:	4605      	mov	r5, r0
 8007896:	b911      	cbnz	r1, 800789e <sbrk_aligned+0x12>
 8007898:	f000 fbf2 	bl	8008080 <_sbrk_r>
 800789c:	6030      	str	r0, [r6, #0]
 800789e:	4621      	mov	r1, r4
 80078a0:	4628      	mov	r0, r5
 80078a2:	f000 fbed 	bl	8008080 <_sbrk_r>
 80078a6:	1c43      	adds	r3, r0, #1
 80078a8:	d103      	bne.n	80078b2 <sbrk_aligned+0x26>
 80078aa:	f04f 34ff 	mov.w	r4, #4294967295
 80078ae:	4620      	mov	r0, r4
 80078b0:	bd70      	pop	{r4, r5, r6, pc}
 80078b2:	1cc4      	adds	r4, r0, #3
 80078b4:	f024 0403 	bic.w	r4, r4, #3
 80078b8:	42a0      	cmp	r0, r4
 80078ba:	d0f8      	beq.n	80078ae <sbrk_aligned+0x22>
 80078bc:	1a21      	subs	r1, r4, r0
 80078be:	4628      	mov	r0, r5
 80078c0:	f000 fbde 	bl	8008080 <_sbrk_r>
 80078c4:	3001      	adds	r0, #1
 80078c6:	d1f2      	bne.n	80078ae <sbrk_aligned+0x22>
 80078c8:	e7ef      	b.n	80078aa <sbrk_aligned+0x1e>
 80078ca:	bf00      	nop
 80078cc:	200011b0 	.word	0x200011b0

080078d0 <_malloc_r>:
 80078d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078d4:	1ccd      	adds	r5, r1, #3
 80078d6:	f025 0503 	bic.w	r5, r5, #3
 80078da:	3508      	adds	r5, #8
 80078dc:	2d0c      	cmp	r5, #12
 80078de:	bf38      	it	cc
 80078e0:	250c      	movcc	r5, #12
 80078e2:	2d00      	cmp	r5, #0
 80078e4:	4606      	mov	r6, r0
 80078e6:	db01      	blt.n	80078ec <_malloc_r+0x1c>
 80078e8:	42a9      	cmp	r1, r5
 80078ea:	d904      	bls.n	80078f6 <_malloc_r+0x26>
 80078ec:	230c      	movs	r3, #12
 80078ee:	6033      	str	r3, [r6, #0]
 80078f0:	2000      	movs	r0, #0
 80078f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80079cc <_malloc_r+0xfc>
 80078fa:	f000 f869 	bl	80079d0 <__malloc_lock>
 80078fe:	f8d8 3000 	ldr.w	r3, [r8]
 8007902:	461c      	mov	r4, r3
 8007904:	bb44      	cbnz	r4, 8007958 <_malloc_r+0x88>
 8007906:	4629      	mov	r1, r5
 8007908:	4630      	mov	r0, r6
 800790a:	f7ff ffbf 	bl	800788c <sbrk_aligned>
 800790e:	1c43      	adds	r3, r0, #1
 8007910:	4604      	mov	r4, r0
 8007912:	d158      	bne.n	80079c6 <_malloc_r+0xf6>
 8007914:	f8d8 4000 	ldr.w	r4, [r8]
 8007918:	4627      	mov	r7, r4
 800791a:	2f00      	cmp	r7, #0
 800791c:	d143      	bne.n	80079a6 <_malloc_r+0xd6>
 800791e:	2c00      	cmp	r4, #0
 8007920:	d04b      	beq.n	80079ba <_malloc_r+0xea>
 8007922:	6823      	ldr	r3, [r4, #0]
 8007924:	4639      	mov	r1, r7
 8007926:	4630      	mov	r0, r6
 8007928:	eb04 0903 	add.w	r9, r4, r3
 800792c:	f000 fba8 	bl	8008080 <_sbrk_r>
 8007930:	4581      	cmp	r9, r0
 8007932:	d142      	bne.n	80079ba <_malloc_r+0xea>
 8007934:	6821      	ldr	r1, [r4, #0]
 8007936:	1a6d      	subs	r5, r5, r1
 8007938:	4629      	mov	r1, r5
 800793a:	4630      	mov	r0, r6
 800793c:	f7ff ffa6 	bl	800788c <sbrk_aligned>
 8007940:	3001      	adds	r0, #1
 8007942:	d03a      	beq.n	80079ba <_malloc_r+0xea>
 8007944:	6823      	ldr	r3, [r4, #0]
 8007946:	442b      	add	r3, r5
 8007948:	6023      	str	r3, [r4, #0]
 800794a:	f8d8 3000 	ldr.w	r3, [r8]
 800794e:	685a      	ldr	r2, [r3, #4]
 8007950:	bb62      	cbnz	r2, 80079ac <_malloc_r+0xdc>
 8007952:	f8c8 7000 	str.w	r7, [r8]
 8007956:	e00f      	b.n	8007978 <_malloc_r+0xa8>
 8007958:	6822      	ldr	r2, [r4, #0]
 800795a:	1b52      	subs	r2, r2, r5
 800795c:	d420      	bmi.n	80079a0 <_malloc_r+0xd0>
 800795e:	2a0b      	cmp	r2, #11
 8007960:	d917      	bls.n	8007992 <_malloc_r+0xc2>
 8007962:	1961      	adds	r1, r4, r5
 8007964:	42a3      	cmp	r3, r4
 8007966:	6025      	str	r5, [r4, #0]
 8007968:	bf18      	it	ne
 800796a:	6059      	strne	r1, [r3, #4]
 800796c:	6863      	ldr	r3, [r4, #4]
 800796e:	bf08      	it	eq
 8007970:	f8c8 1000 	streq.w	r1, [r8]
 8007974:	5162      	str	r2, [r4, r5]
 8007976:	604b      	str	r3, [r1, #4]
 8007978:	4630      	mov	r0, r6
 800797a:	f000 f82f 	bl	80079dc <__malloc_unlock>
 800797e:	f104 000b 	add.w	r0, r4, #11
 8007982:	1d23      	adds	r3, r4, #4
 8007984:	f020 0007 	bic.w	r0, r0, #7
 8007988:	1ac2      	subs	r2, r0, r3
 800798a:	bf1c      	itt	ne
 800798c:	1a1b      	subne	r3, r3, r0
 800798e:	50a3      	strne	r3, [r4, r2]
 8007990:	e7af      	b.n	80078f2 <_malloc_r+0x22>
 8007992:	6862      	ldr	r2, [r4, #4]
 8007994:	42a3      	cmp	r3, r4
 8007996:	bf0c      	ite	eq
 8007998:	f8c8 2000 	streq.w	r2, [r8]
 800799c:	605a      	strne	r2, [r3, #4]
 800799e:	e7eb      	b.n	8007978 <_malloc_r+0xa8>
 80079a0:	4623      	mov	r3, r4
 80079a2:	6864      	ldr	r4, [r4, #4]
 80079a4:	e7ae      	b.n	8007904 <_malloc_r+0x34>
 80079a6:	463c      	mov	r4, r7
 80079a8:	687f      	ldr	r7, [r7, #4]
 80079aa:	e7b6      	b.n	800791a <_malloc_r+0x4a>
 80079ac:	461a      	mov	r2, r3
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	42a3      	cmp	r3, r4
 80079b2:	d1fb      	bne.n	80079ac <_malloc_r+0xdc>
 80079b4:	2300      	movs	r3, #0
 80079b6:	6053      	str	r3, [r2, #4]
 80079b8:	e7de      	b.n	8007978 <_malloc_r+0xa8>
 80079ba:	230c      	movs	r3, #12
 80079bc:	6033      	str	r3, [r6, #0]
 80079be:	4630      	mov	r0, r6
 80079c0:	f000 f80c 	bl	80079dc <__malloc_unlock>
 80079c4:	e794      	b.n	80078f0 <_malloc_r+0x20>
 80079c6:	6005      	str	r5, [r0, #0]
 80079c8:	e7d6      	b.n	8007978 <_malloc_r+0xa8>
 80079ca:	bf00      	nop
 80079cc:	200011b4 	.word	0x200011b4

080079d0 <__malloc_lock>:
 80079d0:	4801      	ldr	r0, [pc, #4]	@ (80079d8 <__malloc_lock+0x8>)
 80079d2:	f000 bba2 	b.w	800811a <__retarget_lock_acquire_recursive>
 80079d6:	bf00      	nop
 80079d8:	200012f8 	.word	0x200012f8

080079dc <__malloc_unlock>:
 80079dc:	4801      	ldr	r0, [pc, #4]	@ (80079e4 <__malloc_unlock+0x8>)
 80079de:	f000 bb9d 	b.w	800811c <__retarget_lock_release_recursive>
 80079e2:	bf00      	nop
 80079e4:	200012f8 	.word	0x200012f8

080079e8 <_strtol_l.isra.0>:
 80079e8:	2b24      	cmp	r3, #36	@ 0x24
 80079ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079ee:	4686      	mov	lr, r0
 80079f0:	4690      	mov	r8, r2
 80079f2:	d801      	bhi.n	80079f8 <_strtol_l.isra.0+0x10>
 80079f4:	2b01      	cmp	r3, #1
 80079f6:	d106      	bne.n	8007a06 <_strtol_l.isra.0+0x1e>
 80079f8:	f000 fb64 	bl	80080c4 <__errno>
 80079fc:	2316      	movs	r3, #22
 80079fe:	6003      	str	r3, [r0, #0]
 8007a00:	2000      	movs	r0, #0
 8007a02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a06:	4834      	ldr	r0, [pc, #208]	@ (8007ad8 <_strtol_l.isra.0+0xf0>)
 8007a08:	460d      	mov	r5, r1
 8007a0a:	462a      	mov	r2, r5
 8007a0c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007a10:	5d06      	ldrb	r6, [r0, r4]
 8007a12:	f016 0608 	ands.w	r6, r6, #8
 8007a16:	d1f8      	bne.n	8007a0a <_strtol_l.isra.0+0x22>
 8007a18:	2c2d      	cmp	r4, #45	@ 0x2d
 8007a1a:	d110      	bne.n	8007a3e <_strtol_l.isra.0+0x56>
 8007a1c:	782c      	ldrb	r4, [r5, #0]
 8007a1e:	2601      	movs	r6, #1
 8007a20:	1c95      	adds	r5, r2, #2
 8007a22:	f033 0210 	bics.w	r2, r3, #16
 8007a26:	d115      	bne.n	8007a54 <_strtol_l.isra.0+0x6c>
 8007a28:	2c30      	cmp	r4, #48	@ 0x30
 8007a2a:	d10d      	bne.n	8007a48 <_strtol_l.isra.0+0x60>
 8007a2c:	782a      	ldrb	r2, [r5, #0]
 8007a2e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007a32:	2a58      	cmp	r2, #88	@ 0x58
 8007a34:	d108      	bne.n	8007a48 <_strtol_l.isra.0+0x60>
 8007a36:	786c      	ldrb	r4, [r5, #1]
 8007a38:	3502      	adds	r5, #2
 8007a3a:	2310      	movs	r3, #16
 8007a3c:	e00a      	b.n	8007a54 <_strtol_l.isra.0+0x6c>
 8007a3e:	2c2b      	cmp	r4, #43	@ 0x2b
 8007a40:	bf04      	itt	eq
 8007a42:	782c      	ldrbeq	r4, [r5, #0]
 8007a44:	1c95      	addeq	r5, r2, #2
 8007a46:	e7ec      	b.n	8007a22 <_strtol_l.isra.0+0x3a>
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d1f6      	bne.n	8007a3a <_strtol_l.isra.0+0x52>
 8007a4c:	2c30      	cmp	r4, #48	@ 0x30
 8007a4e:	bf14      	ite	ne
 8007a50:	230a      	movne	r3, #10
 8007a52:	2308      	moveq	r3, #8
 8007a54:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007a58:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	fbbc f9f3 	udiv	r9, ip, r3
 8007a62:	4610      	mov	r0, r2
 8007a64:	fb03 ca19 	mls	sl, r3, r9, ip
 8007a68:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007a6c:	2f09      	cmp	r7, #9
 8007a6e:	d80f      	bhi.n	8007a90 <_strtol_l.isra.0+0xa8>
 8007a70:	463c      	mov	r4, r7
 8007a72:	42a3      	cmp	r3, r4
 8007a74:	dd1b      	ble.n	8007aae <_strtol_l.isra.0+0xc6>
 8007a76:	1c57      	adds	r7, r2, #1
 8007a78:	d007      	beq.n	8007a8a <_strtol_l.isra.0+0xa2>
 8007a7a:	4581      	cmp	r9, r0
 8007a7c:	d314      	bcc.n	8007aa8 <_strtol_l.isra.0+0xc0>
 8007a7e:	d101      	bne.n	8007a84 <_strtol_l.isra.0+0x9c>
 8007a80:	45a2      	cmp	sl, r4
 8007a82:	db11      	blt.n	8007aa8 <_strtol_l.isra.0+0xc0>
 8007a84:	fb00 4003 	mla	r0, r0, r3, r4
 8007a88:	2201      	movs	r2, #1
 8007a8a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007a8e:	e7eb      	b.n	8007a68 <_strtol_l.isra.0+0x80>
 8007a90:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007a94:	2f19      	cmp	r7, #25
 8007a96:	d801      	bhi.n	8007a9c <_strtol_l.isra.0+0xb4>
 8007a98:	3c37      	subs	r4, #55	@ 0x37
 8007a9a:	e7ea      	b.n	8007a72 <_strtol_l.isra.0+0x8a>
 8007a9c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007aa0:	2f19      	cmp	r7, #25
 8007aa2:	d804      	bhi.n	8007aae <_strtol_l.isra.0+0xc6>
 8007aa4:	3c57      	subs	r4, #87	@ 0x57
 8007aa6:	e7e4      	b.n	8007a72 <_strtol_l.isra.0+0x8a>
 8007aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8007aac:	e7ed      	b.n	8007a8a <_strtol_l.isra.0+0xa2>
 8007aae:	1c53      	adds	r3, r2, #1
 8007ab0:	d108      	bne.n	8007ac4 <_strtol_l.isra.0+0xdc>
 8007ab2:	2322      	movs	r3, #34	@ 0x22
 8007ab4:	f8ce 3000 	str.w	r3, [lr]
 8007ab8:	4660      	mov	r0, ip
 8007aba:	f1b8 0f00 	cmp.w	r8, #0
 8007abe:	d0a0      	beq.n	8007a02 <_strtol_l.isra.0+0x1a>
 8007ac0:	1e69      	subs	r1, r5, #1
 8007ac2:	e006      	b.n	8007ad2 <_strtol_l.isra.0+0xea>
 8007ac4:	b106      	cbz	r6, 8007ac8 <_strtol_l.isra.0+0xe0>
 8007ac6:	4240      	negs	r0, r0
 8007ac8:	f1b8 0f00 	cmp.w	r8, #0
 8007acc:	d099      	beq.n	8007a02 <_strtol_l.isra.0+0x1a>
 8007ace:	2a00      	cmp	r2, #0
 8007ad0:	d1f6      	bne.n	8007ac0 <_strtol_l.isra.0+0xd8>
 8007ad2:	f8c8 1000 	str.w	r1, [r8]
 8007ad6:	e794      	b.n	8007a02 <_strtol_l.isra.0+0x1a>
 8007ad8:	08008c79 	.word	0x08008c79

08007adc <strtol>:
 8007adc:	4613      	mov	r3, r2
 8007ade:	460a      	mov	r2, r1
 8007ae0:	4601      	mov	r1, r0
 8007ae2:	4802      	ldr	r0, [pc, #8]	@ (8007aec <strtol+0x10>)
 8007ae4:	6800      	ldr	r0, [r0, #0]
 8007ae6:	f7ff bf7f 	b.w	80079e8 <_strtol_l.isra.0>
 8007aea:	bf00      	nop
 8007aec:	20000038 	.word	0x20000038

08007af0 <std>:
 8007af0:	2300      	movs	r3, #0
 8007af2:	b510      	push	{r4, lr}
 8007af4:	4604      	mov	r4, r0
 8007af6:	e9c0 3300 	strd	r3, r3, [r0]
 8007afa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007afe:	6083      	str	r3, [r0, #8]
 8007b00:	8181      	strh	r1, [r0, #12]
 8007b02:	6643      	str	r3, [r0, #100]	@ 0x64
 8007b04:	81c2      	strh	r2, [r0, #14]
 8007b06:	6183      	str	r3, [r0, #24]
 8007b08:	4619      	mov	r1, r3
 8007b0a:	2208      	movs	r2, #8
 8007b0c:	305c      	adds	r0, #92	@ 0x5c
 8007b0e:	f000 fa1d 	bl	8007f4c <memset>
 8007b12:	4b0d      	ldr	r3, [pc, #52]	@ (8007b48 <std+0x58>)
 8007b14:	6263      	str	r3, [r4, #36]	@ 0x24
 8007b16:	4b0d      	ldr	r3, [pc, #52]	@ (8007b4c <std+0x5c>)
 8007b18:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8007b50 <std+0x60>)
 8007b1c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8007b54 <std+0x64>)
 8007b20:	6323      	str	r3, [r4, #48]	@ 0x30
 8007b22:	4b0d      	ldr	r3, [pc, #52]	@ (8007b58 <std+0x68>)
 8007b24:	6224      	str	r4, [r4, #32]
 8007b26:	429c      	cmp	r4, r3
 8007b28:	d006      	beq.n	8007b38 <std+0x48>
 8007b2a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007b2e:	4294      	cmp	r4, r2
 8007b30:	d002      	beq.n	8007b38 <std+0x48>
 8007b32:	33d0      	adds	r3, #208	@ 0xd0
 8007b34:	429c      	cmp	r4, r3
 8007b36:	d105      	bne.n	8007b44 <std+0x54>
 8007b38:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007b3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b40:	f000 baea 	b.w	8008118 <__retarget_lock_init_recursive>
 8007b44:	bd10      	pop	{r4, pc}
 8007b46:	bf00      	nop
 8007b48:	08007d9d 	.word	0x08007d9d
 8007b4c:	08007dbf 	.word	0x08007dbf
 8007b50:	08007df7 	.word	0x08007df7
 8007b54:	08007e1b 	.word	0x08007e1b
 8007b58:	200011b8 	.word	0x200011b8

08007b5c <stdio_exit_handler>:
 8007b5c:	4a02      	ldr	r2, [pc, #8]	@ (8007b68 <stdio_exit_handler+0xc>)
 8007b5e:	4903      	ldr	r1, [pc, #12]	@ (8007b6c <stdio_exit_handler+0x10>)
 8007b60:	4803      	ldr	r0, [pc, #12]	@ (8007b70 <stdio_exit_handler+0x14>)
 8007b62:	f000 b869 	b.w	8007c38 <_fwalk_sglue>
 8007b66:	bf00      	nop
 8007b68:	2000002c 	.word	0x2000002c
 8007b6c:	080088a1 	.word	0x080088a1
 8007b70:	2000003c 	.word	0x2000003c

08007b74 <cleanup_stdio>:
 8007b74:	6841      	ldr	r1, [r0, #4]
 8007b76:	4b0c      	ldr	r3, [pc, #48]	@ (8007ba8 <cleanup_stdio+0x34>)
 8007b78:	4299      	cmp	r1, r3
 8007b7a:	b510      	push	{r4, lr}
 8007b7c:	4604      	mov	r4, r0
 8007b7e:	d001      	beq.n	8007b84 <cleanup_stdio+0x10>
 8007b80:	f000 fe8e 	bl	80088a0 <_fflush_r>
 8007b84:	68a1      	ldr	r1, [r4, #8]
 8007b86:	4b09      	ldr	r3, [pc, #36]	@ (8007bac <cleanup_stdio+0x38>)
 8007b88:	4299      	cmp	r1, r3
 8007b8a:	d002      	beq.n	8007b92 <cleanup_stdio+0x1e>
 8007b8c:	4620      	mov	r0, r4
 8007b8e:	f000 fe87 	bl	80088a0 <_fflush_r>
 8007b92:	68e1      	ldr	r1, [r4, #12]
 8007b94:	4b06      	ldr	r3, [pc, #24]	@ (8007bb0 <cleanup_stdio+0x3c>)
 8007b96:	4299      	cmp	r1, r3
 8007b98:	d004      	beq.n	8007ba4 <cleanup_stdio+0x30>
 8007b9a:	4620      	mov	r0, r4
 8007b9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ba0:	f000 be7e 	b.w	80088a0 <_fflush_r>
 8007ba4:	bd10      	pop	{r4, pc}
 8007ba6:	bf00      	nop
 8007ba8:	200011b8 	.word	0x200011b8
 8007bac:	20001220 	.word	0x20001220
 8007bb0:	20001288 	.word	0x20001288

08007bb4 <global_stdio_init.part.0>:
 8007bb4:	b510      	push	{r4, lr}
 8007bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8007be4 <global_stdio_init.part.0+0x30>)
 8007bb8:	4c0b      	ldr	r4, [pc, #44]	@ (8007be8 <global_stdio_init.part.0+0x34>)
 8007bba:	4a0c      	ldr	r2, [pc, #48]	@ (8007bec <global_stdio_init.part.0+0x38>)
 8007bbc:	601a      	str	r2, [r3, #0]
 8007bbe:	4620      	mov	r0, r4
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	2104      	movs	r1, #4
 8007bc4:	f7ff ff94 	bl	8007af0 <std>
 8007bc8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007bcc:	2201      	movs	r2, #1
 8007bce:	2109      	movs	r1, #9
 8007bd0:	f7ff ff8e 	bl	8007af0 <std>
 8007bd4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007bd8:	2202      	movs	r2, #2
 8007bda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bde:	2112      	movs	r1, #18
 8007be0:	f7ff bf86 	b.w	8007af0 <std>
 8007be4:	200012f0 	.word	0x200012f0
 8007be8:	200011b8 	.word	0x200011b8
 8007bec:	08007b5d 	.word	0x08007b5d

08007bf0 <__sfp_lock_acquire>:
 8007bf0:	4801      	ldr	r0, [pc, #4]	@ (8007bf8 <__sfp_lock_acquire+0x8>)
 8007bf2:	f000 ba92 	b.w	800811a <__retarget_lock_acquire_recursive>
 8007bf6:	bf00      	nop
 8007bf8:	200012f9 	.word	0x200012f9

08007bfc <__sfp_lock_release>:
 8007bfc:	4801      	ldr	r0, [pc, #4]	@ (8007c04 <__sfp_lock_release+0x8>)
 8007bfe:	f000 ba8d 	b.w	800811c <__retarget_lock_release_recursive>
 8007c02:	bf00      	nop
 8007c04:	200012f9 	.word	0x200012f9

08007c08 <__sinit>:
 8007c08:	b510      	push	{r4, lr}
 8007c0a:	4604      	mov	r4, r0
 8007c0c:	f7ff fff0 	bl	8007bf0 <__sfp_lock_acquire>
 8007c10:	6a23      	ldr	r3, [r4, #32]
 8007c12:	b11b      	cbz	r3, 8007c1c <__sinit+0x14>
 8007c14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c18:	f7ff bff0 	b.w	8007bfc <__sfp_lock_release>
 8007c1c:	4b04      	ldr	r3, [pc, #16]	@ (8007c30 <__sinit+0x28>)
 8007c1e:	6223      	str	r3, [r4, #32]
 8007c20:	4b04      	ldr	r3, [pc, #16]	@ (8007c34 <__sinit+0x2c>)
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d1f5      	bne.n	8007c14 <__sinit+0xc>
 8007c28:	f7ff ffc4 	bl	8007bb4 <global_stdio_init.part.0>
 8007c2c:	e7f2      	b.n	8007c14 <__sinit+0xc>
 8007c2e:	bf00      	nop
 8007c30:	08007b75 	.word	0x08007b75
 8007c34:	200012f0 	.word	0x200012f0

08007c38 <_fwalk_sglue>:
 8007c38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c3c:	4607      	mov	r7, r0
 8007c3e:	4688      	mov	r8, r1
 8007c40:	4614      	mov	r4, r2
 8007c42:	2600      	movs	r6, #0
 8007c44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007c48:	f1b9 0901 	subs.w	r9, r9, #1
 8007c4c:	d505      	bpl.n	8007c5a <_fwalk_sglue+0x22>
 8007c4e:	6824      	ldr	r4, [r4, #0]
 8007c50:	2c00      	cmp	r4, #0
 8007c52:	d1f7      	bne.n	8007c44 <_fwalk_sglue+0xc>
 8007c54:	4630      	mov	r0, r6
 8007c56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c5a:	89ab      	ldrh	r3, [r5, #12]
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	d907      	bls.n	8007c70 <_fwalk_sglue+0x38>
 8007c60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007c64:	3301      	adds	r3, #1
 8007c66:	d003      	beq.n	8007c70 <_fwalk_sglue+0x38>
 8007c68:	4629      	mov	r1, r5
 8007c6a:	4638      	mov	r0, r7
 8007c6c:	47c0      	blx	r8
 8007c6e:	4306      	orrs	r6, r0
 8007c70:	3568      	adds	r5, #104	@ 0x68
 8007c72:	e7e9      	b.n	8007c48 <_fwalk_sglue+0x10>

08007c74 <_puts_r>:
 8007c74:	6a03      	ldr	r3, [r0, #32]
 8007c76:	b570      	push	{r4, r5, r6, lr}
 8007c78:	6884      	ldr	r4, [r0, #8]
 8007c7a:	4605      	mov	r5, r0
 8007c7c:	460e      	mov	r6, r1
 8007c7e:	b90b      	cbnz	r3, 8007c84 <_puts_r+0x10>
 8007c80:	f7ff ffc2 	bl	8007c08 <__sinit>
 8007c84:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c86:	07db      	lsls	r3, r3, #31
 8007c88:	d405      	bmi.n	8007c96 <_puts_r+0x22>
 8007c8a:	89a3      	ldrh	r3, [r4, #12]
 8007c8c:	0598      	lsls	r0, r3, #22
 8007c8e:	d402      	bmi.n	8007c96 <_puts_r+0x22>
 8007c90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c92:	f000 fa42 	bl	800811a <__retarget_lock_acquire_recursive>
 8007c96:	89a3      	ldrh	r3, [r4, #12]
 8007c98:	0719      	lsls	r1, r3, #28
 8007c9a:	d502      	bpl.n	8007ca2 <_puts_r+0x2e>
 8007c9c:	6923      	ldr	r3, [r4, #16]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d135      	bne.n	8007d0e <_puts_r+0x9a>
 8007ca2:	4621      	mov	r1, r4
 8007ca4:	4628      	mov	r0, r5
 8007ca6:	f000 f8fb 	bl	8007ea0 <__swsetup_r>
 8007caa:	b380      	cbz	r0, 8007d0e <_puts_r+0x9a>
 8007cac:	f04f 35ff 	mov.w	r5, #4294967295
 8007cb0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007cb2:	07da      	lsls	r2, r3, #31
 8007cb4:	d405      	bmi.n	8007cc2 <_puts_r+0x4e>
 8007cb6:	89a3      	ldrh	r3, [r4, #12]
 8007cb8:	059b      	lsls	r3, r3, #22
 8007cba:	d402      	bmi.n	8007cc2 <_puts_r+0x4e>
 8007cbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cbe:	f000 fa2d 	bl	800811c <__retarget_lock_release_recursive>
 8007cc2:	4628      	mov	r0, r5
 8007cc4:	bd70      	pop	{r4, r5, r6, pc}
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	da04      	bge.n	8007cd4 <_puts_r+0x60>
 8007cca:	69a2      	ldr	r2, [r4, #24]
 8007ccc:	429a      	cmp	r2, r3
 8007cce:	dc17      	bgt.n	8007d00 <_puts_r+0x8c>
 8007cd0:	290a      	cmp	r1, #10
 8007cd2:	d015      	beq.n	8007d00 <_puts_r+0x8c>
 8007cd4:	6823      	ldr	r3, [r4, #0]
 8007cd6:	1c5a      	adds	r2, r3, #1
 8007cd8:	6022      	str	r2, [r4, #0]
 8007cda:	7019      	strb	r1, [r3, #0]
 8007cdc:	68a3      	ldr	r3, [r4, #8]
 8007cde:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007ce2:	3b01      	subs	r3, #1
 8007ce4:	60a3      	str	r3, [r4, #8]
 8007ce6:	2900      	cmp	r1, #0
 8007ce8:	d1ed      	bne.n	8007cc6 <_puts_r+0x52>
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	da11      	bge.n	8007d12 <_puts_r+0x9e>
 8007cee:	4622      	mov	r2, r4
 8007cf0:	210a      	movs	r1, #10
 8007cf2:	4628      	mov	r0, r5
 8007cf4:	f000 f895 	bl	8007e22 <__swbuf_r>
 8007cf8:	3001      	adds	r0, #1
 8007cfa:	d0d7      	beq.n	8007cac <_puts_r+0x38>
 8007cfc:	250a      	movs	r5, #10
 8007cfe:	e7d7      	b.n	8007cb0 <_puts_r+0x3c>
 8007d00:	4622      	mov	r2, r4
 8007d02:	4628      	mov	r0, r5
 8007d04:	f000 f88d 	bl	8007e22 <__swbuf_r>
 8007d08:	3001      	adds	r0, #1
 8007d0a:	d1e7      	bne.n	8007cdc <_puts_r+0x68>
 8007d0c:	e7ce      	b.n	8007cac <_puts_r+0x38>
 8007d0e:	3e01      	subs	r6, #1
 8007d10:	e7e4      	b.n	8007cdc <_puts_r+0x68>
 8007d12:	6823      	ldr	r3, [r4, #0]
 8007d14:	1c5a      	adds	r2, r3, #1
 8007d16:	6022      	str	r2, [r4, #0]
 8007d18:	220a      	movs	r2, #10
 8007d1a:	701a      	strb	r2, [r3, #0]
 8007d1c:	e7ee      	b.n	8007cfc <_puts_r+0x88>
	...

08007d20 <puts>:
 8007d20:	4b02      	ldr	r3, [pc, #8]	@ (8007d2c <puts+0xc>)
 8007d22:	4601      	mov	r1, r0
 8007d24:	6818      	ldr	r0, [r3, #0]
 8007d26:	f7ff bfa5 	b.w	8007c74 <_puts_r>
 8007d2a:	bf00      	nop
 8007d2c:	20000038 	.word	0x20000038

08007d30 <sniprintf>:
 8007d30:	b40c      	push	{r2, r3}
 8007d32:	b530      	push	{r4, r5, lr}
 8007d34:	4b18      	ldr	r3, [pc, #96]	@ (8007d98 <sniprintf+0x68>)
 8007d36:	1e0c      	subs	r4, r1, #0
 8007d38:	681d      	ldr	r5, [r3, #0]
 8007d3a:	b09d      	sub	sp, #116	@ 0x74
 8007d3c:	da08      	bge.n	8007d50 <sniprintf+0x20>
 8007d3e:	238b      	movs	r3, #139	@ 0x8b
 8007d40:	602b      	str	r3, [r5, #0]
 8007d42:	f04f 30ff 	mov.w	r0, #4294967295
 8007d46:	b01d      	add	sp, #116	@ 0x74
 8007d48:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007d4c:	b002      	add	sp, #8
 8007d4e:	4770      	bx	lr
 8007d50:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007d54:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007d58:	f04f 0300 	mov.w	r3, #0
 8007d5c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007d5e:	bf14      	ite	ne
 8007d60:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007d64:	4623      	moveq	r3, r4
 8007d66:	9304      	str	r3, [sp, #16]
 8007d68:	9307      	str	r3, [sp, #28]
 8007d6a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007d6e:	9002      	str	r0, [sp, #8]
 8007d70:	9006      	str	r0, [sp, #24]
 8007d72:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007d76:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007d78:	ab21      	add	r3, sp, #132	@ 0x84
 8007d7a:	a902      	add	r1, sp, #8
 8007d7c:	4628      	mov	r0, r5
 8007d7e:	9301      	str	r3, [sp, #4]
 8007d80:	f000 fa82 	bl	8008288 <_svfiprintf_r>
 8007d84:	1c43      	adds	r3, r0, #1
 8007d86:	bfbc      	itt	lt
 8007d88:	238b      	movlt	r3, #139	@ 0x8b
 8007d8a:	602b      	strlt	r3, [r5, #0]
 8007d8c:	2c00      	cmp	r4, #0
 8007d8e:	d0da      	beq.n	8007d46 <sniprintf+0x16>
 8007d90:	9b02      	ldr	r3, [sp, #8]
 8007d92:	2200      	movs	r2, #0
 8007d94:	701a      	strb	r2, [r3, #0]
 8007d96:	e7d6      	b.n	8007d46 <sniprintf+0x16>
 8007d98:	20000038 	.word	0x20000038

08007d9c <__sread>:
 8007d9c:	b510      	push	{r4, lr}
 8007d9e:	460c      	mov	r4, r1
 8007da0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007da4:	f000 f95a 	bl	800805c <_read_r>
 8007da8:	2800      	cmp	r0, #0
 8007daa:	bfab      	itete	ge
 8007dac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007dae:	89a3      	ldrhlt	r3, [r4, #12]
 8007db0:	181b      	addge	r3, r3, r0
 8007db2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007db6:	bfac      	ite	ge
 8007db8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007dba:	81a3      	strhlt	r3, [r4, #12]
 8007dbc:	bd10      	pop	{r4, pc}

08007dbe <__swrite>:
 8007dbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dc2:	461f      	mov	r7, r3
 8007dc4:	898b      	ldrh	r3, [r1, #12]
 8007dc6:	05db      	lsls	r3, r3, #23
 8007dc8:	4605      	mov	r5, r0
 8007dca:	460c      	mov	r4, r1
 8007dcc:	4616      	mov	r6, r2
 8007dce:	d505      	bpl.n	8007ddc <__swrite+0x1e>
 8007dd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dd4:	2302      	movs	r3, #2
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	f000 f92e 	bl	8008038 <_lseek_r>
 8007ddc:	89a3      	ldrh	r3, [r4, #12]
 8007dde:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007de2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007de6:	81a3      	strh	r3, [r4, #12]
 8007de8:	4632      	mov	r2, r6
 8007dea:	463b      	mov	r3, r7
 8007dec:	4628      	mov	r0, r5
 8007dee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007df2:	f000 b955 	b.w	80080a0 <_write_r>

08007df6 <__sseek>:
 8007df6:	b510      	push	{r4, lr}
 8007df8:	460c      	mov	r4, r1
 8007dfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dfe:	f000 f91b 	bl	8008038 <_lseek_r>
 8007e02:	1c43      	adds	r3, r0, #1
 8007e04:	89a3      	ldrh	r3, [r4, #12]
 8007e06:	bf15      	itete	ne
 8007e08:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007e0a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007e0e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007e12:	81a3      	strheq	r3, [r4, #12]
 8007e14:	bf18      	it	ne
 8007e16:	81a3      	strhne	r3, [r4, #12]
 8007e18:	bd10      	pop	{r4, pc}

08007e1a <__sclose>:
 8007e1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e1e:	f000 b89d 	b.w	8007f5c <_close_r>

08007e22 <__swbuf_r>:
 8007e22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e24:	460e      	mov	r6, r1
 8007e26:	4614      	mov	r4, r2
 8007e28:	4605      	mov	r5, r0
 8007e2a:	b118      	cbz	r0, 8007e34 <__swbuf_r+0x12>
 8007e2c:	6a03      	ldr	r3, [r0, #32]
 8007e2e:	b90b      	cbnz	r3, 8007e34 <__swbuf_r+0x12>
 8007e30:	f7ff feea 	bl	8007c08 <__sinit>
 8007e34:	69a3      	ldr	r3, [r4, #24]
 8007e36:	60a3      	str	r3, [r4, #8]
 8007e38:	89a3      	ldrh	r3, [r4, #12]
 8007e3a:	071a      	lsls	r2, r3, #28
 8007e3c:	d501      	bpl.n	8007e42 <__swbuf_r+0x20>
 8007e3e:	6923      	ldr	r3, [r4, #16]
 8007e40:	b943      	cbnz	r3, 8007e54 <__swbuf_r+0x32>
 8007e42:	4621      	mov	r1, r4
 8007e44:	4628      	mov	r0, r5
 8007e46:	f000 f82b 	bl	8007ea0 <__swsetup_r>
 8007e4a:	b118      	cbz	r0, 8007e54 <__swbuf_r+0x32>
 8007e4c:	f04f 37ff 	mov.w	r7, #4294967295
 8007e50:	4638      	mov	r0, r7
 8007e52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e54:	6823      	ldr	r3, [r4, #0]
 8007e56:	6922      	ldr	r2, [r4, #16]
 8007e58:	1a98      	subs	r0, r3, r2
 8007e5a:	6963      	ldr	r3, [r4, #20]
 8007e5c:	b2f6      	uxtb	r6, r6
 8007e5e:	4283      	cmp	r3, r0
 8007e60:	4637      	mov	r7, r6
 8007e62:	dc05      	bgt.n	8007e70 <__swbuf_r+0x4e>
 8007e64:	4621      	mov	r1, r4
 8007e66:	4628      	mov	r0, r5
 8007e68:	f000 fd1a 	bl	80088a0 <_fflush_r>
 8007e6c:	2800      	cmp	r0, #0
 8007e6e:	d1ed      	bne.n	8007e4c <__swbuf_r+0x2a>
 8007e70:	68a3      	ldr	r3, [r4, #8]
 8007e72:	3b01      	subs	r3, #1
 8007e74:	60a3      	str	r3, [r4, #8]
 8007e76:	6823      	ldr	r3, [r4, #0]
 8007e78:	1c5a      	adds	r2, r3, #1
 8007e7a:	6022      	str	r2, [r4, #0]
 8007e7c:	701e      	strb	r6, [r3, #0]
 8007e7e:	6962      	ldr	r2, [r4, #20]
 8007e80:	1c43      	adds	r3, r0, #1
 8007e82:	429a      	cmp	r2, r3
 8007e84:	d004      	beq.n	8007e90 <__swbuf_r+0x6e>
 8007e86:	89a3      	ldrh	r3, [r4, #12]
 8007e88:	07db      	lsls	r3, r3, #31
 8007e8a:	d5e1      	bpl.n	8007e50 <__swbuf_r+0x2e>
 8007e8c:	2e0a      	cmp	r6, #10
 8007e8e:	d1df      	bne.n	8007e50 <__swbuf_r+0x2e>
 8007e90:	4621      	mov	r1, r4
 8007e92:	4628      	mov	r0, r5
 8007e94:	f000 fd04 	bl	80088a0 <_fflush_r>
 8007e98:	2800      	cmp	r0, #0
 8007e9a:	d0d9      	beq.n	8007e50 <__swbuf_r+0x2e>
 8007e9c:	e7d6      	b.n	8007e4c <__swbuf_r+0x2a>
	...

08007ea0 <__swsetup_r>:
 8007ea0:	b538      	push	{r3, r4, r5, lr}
 8007ea2:	4b29      	ldr	r3, [pc, #164]	@ (8007f48 <__swsetup_r+0xa8>)
 8007ea4:	4605      	mov	r5, r0
 8007ea6:	6818      	ldr	r0, [r3, #0]
 8007ea8:	460c      	mov	r4, r1
 8007eaa:	b118      	cbz	r0, 8007eb4 <__swsetup_r+0x14>
 8007eac:	6a03      	ldr	r3, [r0, #32]
 8007eae:	b90b      	cbnz	r3, 8007eb4 <__swsetup_r+0x14>
 8007eb0:	f7ff feaa 	bl	8007c08 <__sinit>
 8007eb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007eb8:	0719      	lsls	r1, r3, #28
 8007eba:	d422      	bmi.n	8007f02 <__swsetup_r+0x62>
 8007ebc:	06da      	lsls	r2, r3, #27
 8007ebe:	d407      	bmi.n	8007ed0 <__swsetup_r+0x30>
 8007ec0:	2209      	movs	r2, #9
 8007ec2:	602a      	str	r2, [r5, #0]
 8007ec4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ec8:	81a3      	strh	r3, [r4, #12]
 8007eca:	f04f 30ff 	mov.w	r0, #4294967295
 8007ece:	e033      	b.n	8007f38 <__swsetup_r+0x98>
 8007ed0:	0758      	lsls	r0, r3, #29
 8007ed2:	d512      	bpl.n	8007efa <__swsetup_r+0x5a>
 8007ed4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007ed6:	b141      	cbz	r1, 8007eea <__swsetup_r+0x4a>
 8007ed8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007edc:	4299      	cmp	r1, r3
 8007ede:	d002      	beq.n	8007ee6 <__swsetup_r+0x46>
 8007ee0:	4628      	mov	r0, r5
 8007ee2:	f000 f92b 	bl	800813c <_free_r>
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	6363      	str	r3, [r4, #52]	@ 0x34
 8007eea:	89a3      	ldrh	r3, [r4, #12]
 8007eec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007ef0:	81a3      	strh	r3, [r4, #12]
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	6063      	str	r3, [r4, #4]
 8007ef6:	6923      	ldr	r3, [r4, #16]
 8007ef8:	6023      	str	r3, [r4, #0]
 8007efa:	89a3      	ldrh	r3, [r4, #12]
 8007efc:	f043 0308 	orr.w	r3, r3, #8
 8007f00:	81a3      	strh	r3, [r4, #12]
 8007f02:	6923      	ldr	r3, [r4, #16]
 8007f04:	b94b      	cbnz	r3, 8007f1a <__swsetup_r+0x7a>
 8007f06:	89a3      	ldrh	r3, [r4, #12]
 8007f08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007f0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f10:	d003      	beq.n	8007f1a <__swsetup_r+0x7a>
 8007f12:	4621      	mov	r1, r4
 8007f14:	4628      	mov	r0, r5
 8007f16:	f000 fd11 	bl	800893c <__smakebuf_r>
 8007f1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f1e:	f013 0201 	ands.w	r2, r3, #1
 8007f22:	d00a      	beq.n	8007f3a <__swsetup_r+0x9a>
 8007f24:	2200      	movs	r2, #0
 8007f26:	60a2      	str	r2, [r4, #8]
 8007f28:	6962      	ldr	r2, [r4, #20]
 8007f2a:	4252      	negs	r2, r2
 8007f2c:	61a2      	str	r2, [r4, #24]
 8007f2e:	6922      	ldr	r2, [r4, #16]
 8007f30:	b942      	cbnz	r2, 8007f44 <__swsetup_r+0xa4>
 8007f32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007f36:	d1c5      	bne.n	8007ec4 <__swsetup_r+0x24>
 8007f38:	bd38      	pop	{r3, r4, r5, pc}
 8007f3a:	0799      	lsls	r1, r3, #30
 8007f3c:	bf58      	it	pl
 8007f3e:	6962      	ldrpl	r2, [r4, #20]
 8007f40:	60a2      	str	r2, [r4, #8]
 8007f42:	e7f4      	b.n	8007f2e <__swsetup_r+0x8e>
 8007f44:	2000      	movs	r0, #0
 8007f46:	e7f7      	b.n	8007f38 <__swsetup_r+0x98>
 8007f48:	20000038 	.word	0x20000038

08007f4c <memset>:
 8007f4c:	4402      	add	r2, r0
 8007f4e:	4603      	mov	r3, r0
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d100      	bne.n	8007f56 <memset+0xa>
 8007f54:	4770      	bx	lr
 8007f56:	f803 1b01 	strb.w	r1, [r3], #1
 8007f5a:	e7f9      	b.n	8007f50 <memset+0x4>

08007f5c <_close_r>:
 8007f5c:	b538      	push	{r3, r4, r5, lr}
 8007f5e:	4d06      	ldr	r5, [pc, #24]	@ (8007f78 <_close_r+0x1c>)
 8007f60:	2300      	movs	r3, #0
 8007f62:	4604      	mov	r4, r0
 8007f64:	4608      	mov	r0, r1
 8007f66:	602b      	str	r3, [r5, #0]
 8007f68:	f7f9 f807 	bl	8000f7a <_close>
 8007f6c:	1c43      	adds	r3, r0, #1
 8007f6e:	d102      	bne.n	8007f76 <_close_r+0x1a>
 8007f70:	682b      	ldr	r3, [r5, #0]
 8007f72:	b103      	cbz	r3, 8007f76 <_close_r+0x1a>
 8007f74:	6023      	str	r3, [r4, #0]
 8007f76:	bd38      	pop	{r3, r4, r5, pc}
 8007f78:	200012f4 	.word	0x200012f4

08007f7c <_reclaim_reent>:
 8007f7c:	4b2d      	ldr	r3, [pc, #180]	@ (8008034 <_reclaim_reent+0xb8>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	4283      	cmp	r3, r0
 8007f82:	b570      	push	{r4, r5, r6, lr}
 8007f84:	4604      	mov	r4, r0
 8007f86:	d053      	beq.n	8008030 <_reclaim_reent+0xb4>
 8007f88:	69c3      	ldr	r3, [r0, #28]
 8007f8a:	b31b      	cbz	r3, 8007fd4 <_reclaim_reent+0x58>
 8007f8c:	68db      	ldr	r3, [r3, #12]
 8007f8e:	b163      	cbz	r3, 8007faa <_reclaim_reent+0x2e>
 8007f90:	2500      	movs	r5, #0
 8007f92:	69e3      	ldr	r3, [r4, #28]
 8007f94:	68db      	ldr	r3, [r3, #12]
 8007f96:	5959      	ldr	r1, [r3, r5]
 8007f98:	b9b1      	cbnz	r1, 8007fc8 <_reclaim_reent+0x4c>
 8007f9a:	3504      	adds	r5, #4
 8007f9c:	2d80      	cmp	r5, #128	@ 0x80
 8007f9e:	d1f8      	bne.n	8007f92 <_reclaim_reent+0x16>
 8007fa0:	69e3      	ldr	r3, [r4, #28]
 8007fa2:	4620      	mov	r0, r4
 8007fa4:	68d9      	ldr	r1, [r3, #12]
 8007fa6:	f000 f8c9 	bl	800813c <_free_r>
 8007faa:	69e3      	ldr	r3, [r4, #28]
 8007fac:	6819      	ldr	r1, [r3, #0]
 8007fae:	b111      	cbz	r1, 8007fb6 <_reclaim_reent+0x3a>
 8007fb0:	4620      	mov	r0, r4
 8007fb2:	f000 f8c3 	bl	800813c <_free_r>
 8007fb6:	69e3      	ldr	r3, [r4, #28]
 8007fb8:	689d      	ldr	r5, [r3, #8]
 8007fba:	b15d      	cbz	r5, 8007fd4 <_reclaim_reent+0x58>
 8007fbc:	4629      	mov	r1, r5
 8007fbe:	4620      	mov	r0, r4
 8007fc0:	682d      	ldr	r5, [r5, #0]
 8007fc2:	f000 f8bb 	bl	800813c <_free_r>
 8007fc6:	e7f8      	b.n	8007fba <_reclaim_reent+0x3e>
 8007fc8:	680e      	ldr	r6, [r1, #0]
 8007fca:	4620      	mov	r0, r4
 8007fcc:	f000 f8b6 	bl	800813c <_free_r>
 8007fd0:	4631      	mov	r1, r6
 8007fd2:	e7e1      	b.n	8007f98 <_reclaim_reent+0x1c>
 8007fd4:	6961      	ldr	r1, [r4, #20]
 8007fd6:	b111      	cbz	r1, 8007fde <_reclaim_reent+0x62>
 8007fd8:	4620      	mov	r0, r4
 8007fda:	f000 f8af 	bl	800813c <_free_r>
 8007fde:	69e1      	ldr	r1, [r4, #28]
 8007fe0:	b111      	cbz	r1, 8007fe8 <_reclaim_reent+0x6c>
 8007fe2:	4620      	mov	r0, r4
 8007fe4:	f000 f8aa 	bl	800813c <_free_r>
 8007fe8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007fea:	b111      	cbz	r1, 8007ff2 <_reclaim_reent+0x76>
 8007fec:	4620      	mov	r0, r4
 8007fee:	f000 f8a5 	bl	800813c <_free_r>
 8007ff2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007ff4:	b111      	cbz	r1, 8007ffc <_reclaim_reent+0x80>
 8007ff6:	4620      	mov	r0, r4
 8007ff8:	f000 f8a0 	bl	800813c <_free_r>
 8007ffc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007ffe:	b111      	cbz	r1, 8008006 <_reclaim_reent+0x8a>
 8008000:	4620      	mov	r0, r4
 8008002:	f000 f89b 	bl	800813c <_free_r>
 8008006:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008008:	b111      	cbz	r1, 8008010 <_reclaim_reent+0x94>
 800800a:	4620      	mov	r0, r4
 800800c:	f000 f896 	bl	800813c <_free_r>
 8008010:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008012:	b111      	cbz	r1, 800801a <_reclaim_reent+0x9e>
 8008014:	4620      	mov	r0, r4
 8008016:	f000 f891 	bl	800813c <_free_r>
 800801a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800801c:	b111      	cbz	r1, 8008024 <_reclaim_reent+0xa8>
 800801e:	4620      	mov	r0, r4
 8008020:	f000 f88c 	bl	800813c <_free_r>
 8008024:	6a23      	ldr	r3, [r4, #32]
 8008026:	b11b      	cbz	r3, 8008030 <_reclaim_reent+0xb4>
 8008028:	4620      	mov	r0, r4
 800802a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800802e:	4718      	bx	r3
 8008030:	bd70      	pop	{r4, r5, r6, pc}
 8008032:	bf00      	nop
 8008034:	20000038 	.word	0x20000038

08008038 <_lseek_r>:
 8008038:	b538      	push	{r3, r4, r5, lr}
 800803a:	4d07      	ldr	r5, [pc, #28]	@ (8008058 <_lseek_r+0x20>)
 800803c:	4604      	mov	r4, r0
 800803e:	4608      	mov	r0, r1
 8008040:	4611      	mov	r1, r2
 8008042:	2200      	movs	r2, #0
 8008044:	602a      	str	r2, [r5, #0]
 8008046:	461a      	mov	r2, r3
 8008048:	f7f8 ffbe 	bl	8000fc8 <_lseek>
 800804c:	1c43      	adds	r3, r0, #1
 800804e:	d102      	bne.n	8008056 <_lseek_r+0x1e>
 8008050:	682b      	ldr	r3, [r5, #0]
 8008052:	b103      	cbz	r3, 8008056 <_lseek_r+0x1e>
 8008054:	6023      	str	r3, [r4, #0]
 8008056:	bd38      	pop	{r3, r4, r5, pc}
 8008058:	200012f4 	.word	0x200012f4

0800805c <_read_r>:
 800805c:	b538      	push	{r3, r4, r5, lr}
 800805e:	4d07      	ldr	r5, [pc, #28]	@ (800807c <_read_r+0x20>)
 8008060:	4604      	mov	r4, r0
 8008062:	4608      	mov	r0, r1
 8008064:	4611      	mov	r1, r2
 8008066:	2200      	movs	r2, #0
 8008068:	602a      	str	r2, [r5, #0]
 800806a:	461a      	mov	r2, r3
 800806c:	f7f8 ff4c 	bl	8000f08 <_read>
 8008070:	1c43      	adds	r3, r0, #1
 8008072:	d102      	bne.n	800807a <_read_r+0x1e>
 8008074:	682b      	ldr	r3, [r5, #0]
 8008076:	b103      	cbz	r3, 800807a <_read_r+0x1e>
 8008078:	6023      	str	r3, [r4, #0]
 800807a:	bd38      	pop	{r3, r4, r5, pc}
 800807c:	200012f4 	.word	0x200012f4

08008080 <_sbrk_r>:
 8008080:	b538      	push	{r3, r4, r5, lr}
 8008082:	4d06      	ldr	r5, [pc, #24]	@ (800809c <_sbrk_r+0x1c>)
 8008084:	2300      	movs	r3, #0
 8008086:	4604      	mov	r4, r0
 8008088:	4608      	mov	r0, r1
 800808a:	602b      	str	r3, [r5, #0]
 800808c:	f7f8 ffaa 	bl	8000fe4 <_sbrk>
 8008090:	1c43      	adds	r3, r0, #1
 8008092:	d102      	bne.n	800809a <_sbrk_r+0x1a>
 8008094:	682b      	ldr	r3, [r5, #0]
 8008096:	b103      	cbz	r3, 800809a <_sbrk_r+0x1a>
 8008098:	6023      	str	r3, [r4, #0]
 800809a:	bd38      	pop	{r3, r4, r5, pc}
 800809c:	200012f4 	.word	0x200012f4

080080a0 <_write_r>:
 80080a0:	b538      	push	{r3, r4, r5, lr}
 80080a2:	4d07      	ldr	r5, [pc, #28]	@ (80080c0 <_write_r+0x20>)
 80080a4:	4604      	mov	r4, r0
 80080a6:	4608      	mov	r0, r1
 80080a8:	4611      	mov	r1, r2
 80080aa:	2200      	movs	r2, #0
 80080ac:	602a      	str	r2, [r5, #0]
 80080ae:	461a      	mov	r2, r3
 80080b0:	f7f8 ff47 	bl	8000f42 <_write>
 80080b4:	1c43      	adds	r3, r0, #1
 80080b6:	d102      	bne.n	80080be <_write_r+0x1e>
 80080b8:	682b      	ldr	r3, [r5, #0]
 80080ba:	b103      	cbz	r3, 80080be <_write_r+0x1e>
 80080bc:	6023      	str	r3, [r4, #0]
 80080be:	bd38      	pop	{r3, r4, r5, pc}
 80080c0:	200012f4 	.word	0x200012f4

080080c4 <__errno>:
 80080c4:	4b01      	ldr	r3, [pc, #4]	@ (80080cc <__errno+0x8>)
 80080c6:	6818      	ldr	r0, [r3, #0]
 80080c8:	4770      	bx	lr
 80080ca:	bf00      	nop
 80080cc:	20000038 	.word	0x20000038

080080d0 <__libc_init_array>:
 80080d0:	b570      	push	{r4, r5, r6, lr}
 80080d2:	4d0d      	ldr	r5, [pc, #52]	@ (8008108 <__libc_init_array+0x38>)
 80080d4:	4c0d      	ldr	r4, [pc, #52]	@ (800810c <__libc_init_array+0x3c>)
 80080d6:	1b64      	subs	r4, r4, r5
 80080d8:	10a4      	asrs	r4, r4, #2
 80080da:	2600      	movs	r6, #0
 80080dc:	42a6      	cmp	r6, r4
 80080de:	d109      	bne.n	80080f4 <__libc_init_array+0x24>
 80080e0:	4d0b      	ldr	r5, [pc, #44]	@ (8008110 <__libc_init_array+0x40>)
 80080e2:	4c0c      	ldr	r4, [pc, #48]	@ (8008114 <__libc_init_array+0x44>)
 80080e4:	f000 fcd8 	bl	8008a98 <_init>
 80080e8:	1b64      	subs	r4, r4, r5
 80080ea:	10a4      	asrs	r4, r4, #2
 80080ec:	2600      	movs	r6, #0
 80080ee:	42a6      	cmp	r6, r4
 80080f0:	d105      	bne.n	80080fe <__libc_init_array+0x2e>
 80080f2:	bd70      	pop	{r4, r5, r6, pc}
 80080f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80080f8:	4798      	blx	r3
 80080fa:	3601      	adds	r6, #1
 80080fc:	e7ee      	b.n	80080dc <__libc_init_array+0xc>
 80080fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8008102:	4798      	blx	r3
 8008104:	3601      	adds	r6, #1
 8008106:	e7f2      	b.n	80080ee <__libc_init_array+0x1e>
 8008108:	08008db4 	.word	0x08008db4
 800810c:	08008db4 	.word	0x08008db4
 8008110:	08008db4 	.word	0x08008db4
 8008114:	08008db8 	.word	0x08008db8

08008118 <__retarget_lock_init_recursive>:
 8008118:	4770      	bx	lr

0800811a <__retarget_lock_acquire_recursive>:
 800811a:	4770      	bx	lr

0800811c <__retarget_lock_release_recursive>:
 800811c:	4770      	bx	lr

0800811e <memcpy>:
 800811e:	440a      	add	r2, r1
 8008120:	4291      	cmp	r1, r2
 8008122:	f100 33ff 	add.w	r3, r0, #4294967295
 8008126:	d100      	bne.n	800812a <memcpy+0xc>
 8008128:	4770      	bx	lr
 800812a:	b510      	push	{r4, lr}
 800812c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008130:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008134:	4291      	cmp	r1, r2
 8008136:	d1f9      	bne.n	800812c <memcpy+0xe>
 8008138:	bd10      	pop	{r4, pc}
	...

0800813c <_free_r>:
 800813c:	b538      	push	{r3, r4, r5, lr}
 800813e:	4605      	mov	r5, r0
 8008140:	2900      	cmp	r1, #0
 8008142:	d041      	beq.n	80081c8 <_free_r+0x8c>
 8008144:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008148:	1f0c      	subs	r4, r1, #4
 800814a:	2b00      	cmp	r3, #0
 800814c:	bfb8      	it	lt
 800814e:	18e4      	addlt	r4, r4, r3
 8008150:	f7ff fc3e 	bl	80079d0 <__malloc_lock>
 8008154:	4a1d      	ldr	r2, [pc, #116]	@ (80081cc <_free_r+0x90>)
 8008156:	6813      	ldr	r3, [r2, #0]
 8008158:	b933      	cbnz	r3, 8008168 <_free_r+0x2c>
 800815a:	6063      	str	r3, [r4, #4]
 800815c:	6014      	str	r4, [r2, #0]
 800815e:	4628      	mov	r0, r5
 8008160:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008164:	f7ff bc3a 	b.w	80079dc <__malloc_unlock>
 8008168:	42a3      	cmp	r3, r4
 800816a:	d908      	bls.n	800817e <_free_r+0x42>
 800816c:	6820      	ldr	r0, [r4, #0]
 800816e:	1821      	adds	r1, r4, r0
 8008170:	428b      	cmp	r3, r1
 8008172:	bf01      	itttt	eq
 8008174:	6819      	ldreq	r1, [r3, #0]
 8008176:	685b      	ldreq	r3, [r3, #4]
 8008178:	1809      	addeq	r1, r1, r0
 800817a:	6021      	streq	r1, [r4, #0]
 800817c:	e7ed      	b.n	800815a <_free_r+0x1e>
 800817e:	461a      	mov	r2, r3
 8008180:	685b      	ldr	r3, [r3, #4]
 8008182:	b10b      	cbz	r3, 8008188 <_free_r+0x4c>
 8008184:	42a3      	cmp	r3, r4
 8008186:	d9fa      	bls.n	800817e <_free_r+0x42>
 8008188:	6811      	ldr	r1, [r2, #0]
 800818a:	1850      	adds	r0, r2, r1
 800818c:	42a0      	cmp	r0, r4
 800818e:	d10b      	bne.n	80081a8 <_free_r+0x6c>
 8008190:	6820      	ldr	r0, [r4, #0]
 8008192:	4401      	add	r1, r0
 8008194:	1850      	adds	r0, r2, r1
 8008196:	4283      	cmp	r3, r0
 8008198:	6011      	str	r1, [r2, #0]
 800819a:	d1e0      	bne.n	800815e <_free_r+0x22>
 800819c:	6818      	ldr	r0, [r3, #0]
 800819e:	685b      	ldr	r3, [r3, #4]
 80081a0:	6053      	str	r3, [r2, #4]
 80081a2:	4408      	add	r0, r1
 80081a4:	6010      	str	r0, [r2, #0]
 80081a6:	e7da      	b.n	800815e <_free_r+0x22>
 80081a8:	d902      	bls.n	80081b0 <_free_r+0x74>
 80081aa:	230c      	movs	r3, #12
 80081ac:	602b      	str	r3, [r5, #0]
 80081ae:	e7d6      	b.n	800815e <_free_r+0x22>
 80081b0:	6820      	ldr	r0, [r4, #0]
 80081b2:	1821      	adds	r1, r4, r0
 80081b4:	428b      	cmp	r3, r1
 80081b6:	bf04      	itt	eq
 80081b8:	6819      	ldreq	r1, [r3, #0]
 80081ba:	685b      	ldreq	r3, [r3, #4]
 80081bc:	6063      	str	r3, [r4, #4]
 80081be:	bf04      	itt	eq
 80081c0:	1809      	addeq	r1, r1, r0
 80081c2:	6021      	streq	r1, [r4, #0]
 80081c4:	6054      	str	r4, [r2, #4]
 80081c6:	e7ca      	b.n	800815e <_free_r+0x22>
 80081c8:	bd38      	pop	{r3, r4, r5, pc}
 80081ca:	bf00      	nop
 80081cc:	200011b4 	.word	0x200011b4

080081d0 <__ssputs_r>:
 80081d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081d4:	688e      	ldr	r6, [r1, #8]
 80081d6:	461f      	mov	r7, r3
 80081d8:	42be      	cmp	r6, r7
 80081da:	680b      	ldr	r3, [r1, #0]
 80081dc:	4682      	mov	sl, r0
 80081de:	460c      	mov	r4, r1
 80081e0:	4690      	mov	r8, r2
 80081e2:	d82d      	bhi.n	8008240 <__ssputs_r+0x70>
 80081e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80081e8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80081ec:	d026      	beq.n	800823c <__ssputs_r+0x6c>
 80081ee:	6965      	ldr	r5, [r4, #20]
 80081f0:	6909      	ldr	r1, [r1, #16]
 80081f2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80081f6:	eba3 0901 	sub.w	r9, r3, r1
 80081fa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80081fe:	1c7b      	adds	r3, r7, #1
 8008200:	444b      	add	r3, r9
 8008202:	106d      	asrs	r5, r5, #1
 8008204:	429d      	cmp	r5, r3
 8008206:	bf38      	it	cc
 8008208:	461d      	movcc	r5, r3
 800820a:	0553      	lsls	r3, r2, #21
 800820c:	d527      	bpl.n	800825e <__ssputs_r+0x8e>
 800820e:	4629      	mov	r1, r5
 8008210:	f7ff fb5e 	bl	80078d0 <_malloc_r>
 8008214:	4606      	mov	r6, r0
 8008216:	b360      	cbz	r0, 8008272 <__ssputs_r+0xa2>
 8008218:	6921      	ldr	r1, [r4, #16]
 800821a:	464a      	mov	r2, r9
 800821c:	f7ff ff7f 	bl	800811e <memcpy>
 8008220:	89a3      	ldrh	r3, [r4, #12]
 8008222:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008226:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800822a:	81a3      	strh	r3, [r4, #12]
 800822c:	6126      	str	r6, [r4, #16]
 800822e:	6165      	str	r5, [r4, #20]
 8008230:	444e      	add	r6, r9
 8008232:	eba5 0509 	sub.w	r5, r5, r9
 8008236:	6026      	str	r6, [r4, #0]
 8008238:	60a5      	str	r5, [r4, #8]
 800823a:	463e      	mov	r6, r7
 800823c:	42be      	cmp	r6, r7
 800823e:	d900      	bls.n	8008242 <__ssputs_r+0x72>
 8008240:	463e      	mov	r6, r7
 8008242:	6820      	ldr	r0, [r4, #0]
 8008244:	4632      	mov	r2, r6
 8008246:	4641      	mov	r1, r8
 8008248:	f000 fbb4 	bl	80089b4 <memmove>
 800824c:	68a3      	ldr	r3, [r4, #8]
 800824e:	1b9b      	subs	r3, r3, r6
 8008250:	60a3      	str	r3, [r4, #8]
 8008252:	6823      	ldr	r3, [r4, #0]
 8008254:	4433      	add	r3, r6
 8008256:	6023      	str	r3, [r4, #0]
 8008258:	2000      	movs	r0, #0
 800825a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800825e:	462a      	mov	r2, r5
 8008260:	f000 fbe4 	bl	8008a2c <_realloc_r>
 8008264:	4606      	mov	r6, r0
 8008266:	2800      	cmp	r0, #0
 8008268:	d1e0      	bne.n	800822c <__ssputs_r+0x5c>
 800826a:	6921      	ldr	r1, [r4, #16]
 800826c:	4650      	mov	r0, sl
 800826e:	f7ff ff65 	bl	800813c <_free_r>
 8008272:	230c      	movs	r3, #12
 8008274:	f8ca 3000 	str.w	r3, [sl]
 8008278:	89a3      	ldrh	r3, [r4, #12]
 800827a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800827e:	81a3      	strh	r3, [r4, #12]
 8008280:	f04f 30ff 	mov.w	r0, #4294967295
 8008284:	e7e9      	b.n	800825a <__ssputs_r+0x8a>
	...

08008288 <_svfiprintf_r>:
 8008288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800828c:	4698      	mov	r8, r3
 800828e:	898b      	ldrh	r3, [r1, #12]
 8008290:	061b      	lsls	r3, r3, #24
 8008292:	b09d      	sub	sp, #116	@ 0x74
 8008294:	4607      	mov	r7, r0
 8008296:	460d      	mov	r5, r1
 8008298:	4614      	mov	r4, r2
 800829a:	d510      	bpl.n	80082be <_svfiprintf_r+0x36>
 800829c:	690b      	ldr	r3, [r1, #16]
 800829e:	b973      	cbnz	r3, 80082be <_svfiprintf_r+0x36>
 80082a0:	2140      	movs	r1, #64	@ 0x40
 80082a2:	f7ff fb15 	bl	80078d0 <_malloc_r>
 80082a6:	6028      	str	r0, [r5, #0]
 80082a8:	6128      	str	r0, [r5, #16]
 80082aa:	b930      	cbnz	r0, 80082ba <_svfiprintf_r+0x32>
 80082ac:	230c      	movs	r3, #12
 80082ae:	603b      	str	r3, [r7, #0]
 80082b0:	f04f 30ff 	mov.w	r0, #4294967295
 80082b4:	b01d      	add	sp, #116	@ 0x74
 80082b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ba:	2340      	movs	r3, #64	@ 0x40
 80082bc:	616b      	str	r3, [r5, #20]
 80082be:	2300      	movs	r3, #0
 80082c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80082c2:	2320      	movs	r3, #32
 80082c4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80082c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80082cc:	2330      	movs	r3, #48	@ 0x30
 80082ce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800846c <_svfiprintf_r+0x1e4>
 80082d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80082d6:	f04f 0901 	mov.w	r9, #1
 80082da:	4623      	mov	r3, r4
 80082dc:	469a      	mov	sl, r3
 80082de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082e2:	b10a      	cbz	r2, 80082e8 <_svfiprintf_r+0x60>
 80082e4:	2a25      	cmp	r2, #37	@ 0x25
 80082e6:	d1f9      	bne.n	80082dc <_svfiprintf_r+0x54>
 80082e8:	ebba 0b04 	subs.w	fp, sl, r4
 80082ec:	d00b      	beq.n	8008306 <_svfiprintf_r+0x7e>
 80082ee:	465b      	mov	r3, fp
 80082f0:	4622      	mov	r2, r4
 80082f2:	4629      	mov	r1, r5
 80082f4:	4638      	mov	r0, r7
 80082f6:	f7ff ff6b 	bl	80081d0 <__ssputs_r>
 80082fa:	3001      	adds	r0, #1
 80082fc:	f000 80a7 	beq.w	800844e <_svfiprintf_r+0x1c6>
 8008300:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008302:	445a      	add	r2, fp
 8008304:	9209      	str	r2, [sp, #36]	@ 0x24
 8008306:	f89a 3000 	ldrb.w	r3, [sl]
 800830a:	2b00      	cmp	r3, #0
 800830c:	f000 809f 	beq.w	800844e <_svfiprintf_r+0x1c6>
 8008310:	2300      	movs	r3, #0
 8008312:	f04f 32ff 	mov.w	r2, #4294967295
 8008316:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800831a:	f10a 0a01 	add.w	sl, sl, #1
 800831e:	9304      	str	r3, [sp, #16]
 8008320:	9307      	str	r3, [sp, #28]
 8008322:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008326:	931a      	str	r3, [sp, #104]	@ 0x68
 8008328:	4654      	mov	r4, sl
 800832a:	2205      	movs	r2, #5
 800832c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008330:	484e      	ldr	r0, [pc, #312]	@ (800846c <_svfiprintf_r+0x1e4>)
 8008332:	f7f7 ff4d 	bl	80001d0 <memchr>
 8008336:	9a04      	ldr	r2, [sp, #16]
 8008338:	b9d8      	cbnz	r0, 8008372 <_svfiprintf_r+0xea>
 800833a:	06d0      	lsls	r0, r2, #27
 800833c:	bf44      	itt	mi
 800833e:	2320      	movmi	r3, #32
 8008340:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008344:	0711      	lsls	r1, r2, #28
 8008346:	bf44      	itt	mi
 8008348:	232b      	movmi	r3, #43	@ 0x2b
 800834a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800834e:	f89a 3000 	ldrb.w	r3, [sl]
 8008352:	2b2a      	cmp	r3, #42	@ 0x2a
 8008354:	d015      	beq.n	8008382 <_svfiprintf_r+0xfa>
 8008356:	9a07      	ldr	r2, [sp, #28]
 8008358:	4654      	mov	r4, sl
 800835a:	2000      	movs	r0, #0
 800835c:	f04f 0c0a 	mov.w	ip, #10
 8008360:	4621      	mov	r1, r4
 8008362:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008366:	3b30      	subs	r3, #48	@ 0x30
 8008368:	2b09      	cmp	r3, #9
 800836a:	d94b      	bls.n	8008404 <_svfiprintf_r+0x17c>
 800836c:	b1b0      	cbz	r0, 800839c <_svfiprintf_r+0x114>
 800836e:	9207      	str	r2, [sp, #28]
 8008370:	e014      	b.n	800839c <_svfiprintf_r+0x114>
 8008372:	eba0 0308 	sub.w	r3, r0, r8
 8008376:	fa09 f303 	lsl.w	r3, r9, r3
 800837a:	4313      	orrs	r3, r2
 800837c:	9304      	str	r3, [sp, #16]
 800837e:	46a2      	mov	sl, r4
 8008380:	e7d2      	b.n	8008328 <_svfiprintf_r+0xa0>
 8008382:	9b03      	ldr	r3, [sp, #12]
 8008384:	1d19      	adds	r1, r3, #4
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	9103      	str	r1, [sp, #12]
 800838a:	2b00      	cmp	r3, #0
 800838c:	bfbb      	ittet	lt
 800838e:	425b      	neglt	r3, r3
 8008390:	f042 0202 	orrlt.w	r2, r2, #2
 8008394:	9307      	strge	r3, [sp, #28]
 8008396:	9307      	strlt	r3, [sp, #28]
 8008398:	bfb8      	it	lt
 800839a:	9204      	strlt	r2, [sp, #16]
 800839c:	7823      	ldrb	r3, [r4, #0]
 800839e:	2b2e      	cmp	r3, #46	@ 0x2e
 80083a0:	d10a      	bne.n	80083b8 <_svfiprintf_r+0x130>
 80083a2:	7863      	ldrb	r3, [r4, #1]
 80083a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80083a6:	d132      	bne.n	800840e <_svfiprintf_r+0x186>
 80083a8:	9b03      	ldr	r3, [sp, #12]
 80083aa:	1d1a      	adds	r2, r3, #4
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	9203      	str	r2, [sp, #12]
 80083b0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80083b4:	3402      	adds	r4, #2
 80083b6:	9305      	str	r3, [sp, #20]
 80083b8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800847c <_svfiprintf_r+0x1f4>
 80083bc:	7821      	ldrb	r1, [r4, #0]
 80083be:	2203      	movs	r2, #3
 80083c0:	4650      	mov	r0, sl
 80083c2:	f7f7 ff05 	bl	80001d0 <memchr>
 80083c6:	b138      	cbz	r0, 80083d8 <_svfiprintf_r+0x150>
 80083c8:	9b04      	ldr	r3, [sp, #16]
 80083ca:	eba0 000a 	sub.w	r0, r0, sl
 80083ce:	2240      	movs	r2, #64	@ 0x40
 80083d0:	4082      	lsls	r2, r0
 80083d2:	4313      	orrs	r3, r2
 80083d4:	3401      	adds	r4, #1
 80083d6:	9304      	str	r3, [sp, #16]
 80083d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083dc:	4824      	ldr	r0, [pc, #144]	@ (8008470 <_svfiprintf_r+0x1e8>)
 80083de:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80083e2:	2206      	movs	r2, #6
 80083e4:	f7f7 fef4 	bl	80001d0 <memchr>
 80083e8:	2800      	cmp	r0, #0
 80083ea:	d036      	beq.n	800845a <_svfiprintf_r+0x1d2>
 80083ec:	4b21      	ldr	r3, [pc, #132]	@ (8008474 <_svfiprintf_r+0x1ec>)
 80083ee:	bb1b      	cbnz	r3, 8008438 <_svfiprintf_r+0x1b0>
 80083f0:	9b03      	ldr	r3, [sp, #12]
 80083f2:	3307      	adds	r3, #7
 80083f4:	f023 0307 	bic.w	r3, r3, #7
 80083f8:	3308      	adds	r3, #8
 80083fa:	9303      	str	r3, [sp, #12]
 80083fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083fe:	4433      	add	r3, r6
 8008400:	9309      	str	r3, [sp, #36]	@ 0x24
 8008402:	e76a      	b.n	80082da <_svfiprintf_r+0x52>
 8008404:	fb0c 3202 	mla	r2, ip, r2, r3
 8008408:	460c      	mov	r4, r1
 800840a:	2001      	movs	r0, #1
 800840c:	e7a8      	b.n	8008360 <_svfiprintf_r+0xd8>
 800840e:	2300      	movs	r3, #0
 8008410:	3401      	adds	r4, #1
 8008412:	9305      	str	r3, [sp, #20]
 8008414:	4619      	mov	r1, r3
 8008416:	f04f 0c0a 	mov.w	ip, #10
 800841a:	4620      	mov	r0, r4
 800841c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008420:	3a30      	subs	r2, #48	@ 0x30
 8008422:	2a09      	cmp	r2, #9
 8008424:	d903      	bls.n	800842e <_svfiprintf_r+0x1a6>
 8008426:	2b00      	cmp	r3, #0
 8008428:	d0c6      	beq.n	80083b8 <_svfiprintf_r+0x130>
 800842a:	9105      	str	r1, [sp, #20]
 800842c:	e7c4      	b.n	80083b8 <_svfiprintf_r+0x130>
 800842e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008432:	4604      	mov	r4, r0
 8008434:	2301      	movs	r3, #1
 8008436:	e7f0      	b.n	800841a <_svfiprintf_r+0x192>
 8008438:	ab03      	add	r3, sp, #12
 800843a:	9300      	str	r3, [sp, #0]
 800843c:	462a      	mov	r2, r5
 800843e:	4b0e      	ldr	r3, [pc, #56]	@ (8008478 <_svfiprintf_r+0x1f0>)
 8008440:	a904      	add	r1, sp, #16
 8008442:	4638      	mov	r0, r7
 8008444:	f3af 8000 	nop.w
 8008448:	1c42      	adds	r2, r0, #1
 800844a:	4606      	mov	r6, r0
 800844c:	d1d6      	bne.n	80083fc <_svfiprintf_r+0x174>
 800844e:	89ab      	ldrh	r3, [r5, #12]
 8008450:	065b      	lsls	r3, r3, #25
 8008452:	f53f af2d 	bmi.w	80082b0 <_svfiprintf_r+0x28>
 8008456:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008458:	e72c      	b.n	80082b4 <_svfiprintf_r+0x2c>
 800845a:	ab03      	add	r3, sp, #12
 800845c:	9300      	str	r3, [sp, #0]
 800845e:	462a      	mov	r2, r5
 8008460:	4b05      	ldr	r3, [pc, #20]	@ (8008478 <_svfiprintf_r+0x1f0>)
 8008462:	a904      	add	r1, sp, #16
 8008464:	4638      	mov	r0, r7
 8008466:	f000 f879 	bl	800855c <_printf_i>
 800846a:	e7ed      	b.n	8008448 <_svfiprintf_r+0x1c0>
 800846c:	08008d79 	.word	0x08008d79
 8008470:	08008d83 	.word	0x08008d83
 8008474:	00000000 	.word	0x00000000
 8008478:	080081d1 	.word	0x080081d1
 800847c:	08008d7f 	.word	0x08008d7f

08008480 <_printf_common>:
 8008480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008484:	4616      	mov	r6, r2
 8008486:	4698      	mov	r8, r3
 8008488:	688a      	ldr	r2, [r1, #8]
 800848a:	690b      	ldr	r3, [r1, #16]
 800848c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008490:	4293      	cmp	r3, r2
 8008492:	bfb8      	it	lt
 8008494:	4613      	movlt	r3, r2
 8008496:	6033      	str	r3, [r6, #0]
 8008498:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800849c:	4607      	mov	r7, r0
 800849e:	460c      	mov	r4, r1
 80084a0:	b10a      	cbz	r2, 80084a6 <_printf_common+0x26>
 80084a2:	3301      	adds	r3, #1
 80084a4:	6033      	str	r3, [r6, #0]
 80084a6:	6823      	ldr	r3, [r4, #0]
 80084a8:	0699      	lsls	r1, r3, #26
 80084aa:	bf42      	ittt	mi
 80084ac:	6833      	ldrmi	r3, [r6, #0]
 80084ae:	3302      	addmi	r3, #2
 80084b0:	6033      	strmi	r3, [r6, #0]
 80084b2:	6825      	ldr	r5, [r4, #0]
 80084b4:	f015 0506 	ands.w	r5, r5, #6
 80084b8:	d106      	bne.n	80084c8 <_printf_common+0x48>
 80084ba:	f104 0a19 	add.w	sl, r4, #25
 80084be:	68e3      	ldr	r3, [r4, #12]
 80084c0:	6832      	ldr	r2, [r6, #0]
 80084c2:	1a9b      	subs	r3, r3, r2
 80084c4:	42ab      	cmp	r3, r5
 80084c6:	dc26      	bgt.n	8008516 <_printf_common+0x96>
 80084c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80084cc:	6822      	ldr	r2, [r4, #0]
 80084ce:	3b00      	subs	r3, #0
 80084d0:	bf18      	it	ne
 80084d2:	2301      	movne	r3, #1
 80084d4:	0692      	lsls	r2, r2, #26
 80084d6:	d42b      	bmi.n	8008530 <_printf_common+0xb0>
 80084d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80084dc:	4641      	mov	r1, r8
 80084de:	4638      	mov	r0, r7
 80084e0:	47c8      	blx	r9
 80084e2:	3001      	adds	r0, #1
 80084e4:	d01e      	beq.n	8008524 <_printf_common+0xa4>
 80084e6:	6823      	ldr	r3, [r4, #0]
 80084e8:	6922      	ldr	r2, [r4, #16]
 80084ea:	f003 0306 	and.w	r3, r3, #6
 80084ee:	2b04      	cmp	r3, #4
 80084f0:	bf02      	ittt	eq
 80084f2:	68e5      	ldreq	r5, [r4, #12]
 80084f4:	6833      	ldreq	r3, [r6, #0]
 80084f6:	1aed      	subeq	r5, r5, r3
 80084f8:	68a3      	ldr	r3, [r4, #8]
 80084fa:	bf0c      	ite	eq
 80084fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008500:	2500      	movne	r5, #0
 8008502:	4293      	cmp	r3, r2
 8008504:	bfc4      	itt	gt
 8008506:	1a9b      	subgt	r3, r3, r2
 8008508:	18ed      	addgt	r5, r5, r3
 800850a:	2600      	movs	r6, #0
 800850c:	341a      	adds	r4, #26
 800850e:	42b5      	cmp	r5, r6
 8008510:	d11a      	bne.n	8008548 <_printf_common+0xc8>
 8008512:	2000      	movs	r0, #0
 8008514:	e008      	b.n	8008528 <_printf_common+0xa8>
 8008516:	2301      	movs	r3, #1
 8008518:	4652      	mov	r2, sl
 800851a:	4641      	mov	r1, r8
 800851c:	4638      	mov	r0, r7
 800851e:	47c8      	blx	r9
 8008520:	3001      	adds	r0, #1
 8008522:	d103      	bne.n	800852c <_printf_common+0xac>
 8008524:	f04f 30ff 	mov.w	r0, #4294967295
 8008528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800852c:	3501      	adds	r5, #1
 800852e:	e7c6      	b.n	80084be <_printf_common+0x3e>
 8008530:	18e1      	adds	r1, r4, r3
 8008532:	1c5a      	adds	r2, r3, #1
 8008534:	2030      	movs	r0, #48	@ 0x30
 8008536:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800853a:	4422      	add	r2, r4
 800853c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008540:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008544:	3302      	adds	r3, #2
 8008546:	e7c7      	b.n	80084d8 <_printf_common+0x58>
 8008548:	2301      	movs	r3, #1
 800854a:	4622      	mov	r2, r4
 800854c:	4641      	mov	r1, r8
 800854e:	4638      	mov	r0, r7
 8008550:	47c8      	blx	r9
 8008552:	3001      	adds	r0, #1
 8008554:	d0e6      	beq.n	8008524 <_printf_common+0xa4>
 8008556:	3601      	adds	r6, #1
 8008558:	e7d9      	b.n	800850e <_printf_common+0x8e>
	...

0800855c <_printf_i>:
 800855c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008560:	7e0f      	ldrb	r7, [r1, #24]
 8008562:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008564:	2f78      	cmp	r7, #120	@ 0x78
 8008566:	4691      	mov	r9, r2
 8008568:	4680      	mov	r8, r0
 800856a:	460c      	mov	r4, r1
 800856c:	469a      	mov	sl, r3
 800856e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008572:	d807      	bhi.n	8008584 <_printf_i+0x28>
 8008574:	2f62      	cmp	r7, #98	@ 0x62
 8008576:	d80a      	bhi.n	800858e <_printf_i+0x32>
 8008578:	2f00      	cmp	r7, #0
 800857a:	f000 80d1 	beq.w	8008720 <_printf_i+0x1c4>
 800857e:	2f58      	cmp	r7, #88	@ 0x58
 8008580:	f000 80b8 	beq.w	80086f4 <_printf_i+0x198>
 8008584:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008588:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800858c:	e03a      	b.n	8008604 <_printf_i+0xa8>
 800858e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008592:	2b15      	cmp	r3, #21
 8008594:	d8f6      	bhi.n	8008584 <_printf_i+0x28>
 8008596:	a101      	add	r1, pc, #4	@ (adr r1, 800859c <_printf_i+0x40>)
 8008598:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800859c:	080085f5 	.word	0x080085f5
 80085a0:	08008609 	.word	0x08008609
 80085a4:	08008585 	.word	0x08008585
 80085a8:	08008585 	.word	0x08008585
 80085ac:	08008585 	.word	0x08008585
 80085b0:	08008585 	.word	0x08008585
 80085b4:	08008609 	.word	0x08008609
 80085b8:	08008585 	.word	0x08008585
 80085bc:	08008585 	.word	0x08008585
 80085c0:	08008585 	.word	0x08008585
 80085c4:	08008585 	.word	0x08008585
 80085c8:	08008707 	.word	0x08008707
 80085cc:	08008633 	.word	0x08008633
 80085d0:	080086c1 	.word	0x080086c1
 80085d4:	08008585 	.word	0x08008585
 80085d8:	08008585 	.word	0x08008585
 80085dc:	08008729 	.word	0x08008729
 80085e0:	08008585 	.word	0x08008585
 80085e4:	08008633 	.word	0x08008633
 80085e8:	08008585 	.word	0x08008585
 80085ec:	08008585 	.word	0x08008585
 80085f0:	080086c9 	.word	0x080086c9
 80085f4:	6833      	ldr	r3, [r6, #0]
 80085f6:	1d1a      	adds	r2, r3, #4
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	6032      	str	r2, [r6, #0]
 80085fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008600:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008604:	2301      	movs	r3, #1
 8008606:	e09c      	b.n	8008742 <_printf_i+0x1e6>
 8008608:	6833      	ldr	r3, [r6, #0]
 800860a:	6820      	ldr	r0, [r4, #0]
 800860c:	1d19      	adds	r1, r3, #4
 800860e:	6031      	str	r1, [r6, #0]
 8008610:	0606      	lsls	r6, r0, #24
 8008612:	d501      	bpl.n	8008618 <_printf_i+0xbc>
 8008614:	681d      	ldr	r5, [r3, #0]
 8008616:	e003      	b.n	8008620 <_printf_i+0xc4>
 8008618:	0645      	lsls	r5, r0, #25
 800861a:	d5fb      	bpl.n	8008614 <_printf_i+0xb8>
 800861c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008620:	2d00      	cmp	r5, #0
 8008622:	da03      	bge.n	800862c <_printf_i+0xd0>
 8008624:	232d      	movs	r3, #45	@ 0x2d
 8008626:	426d      	negs	r5, r5
 8008628:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800862c:	4858      	ldr	r0, [pc, #352]	@ (8008790 <_printf_i+0x234>)
 800862e:	230a      	movs	r3, #10
 8008630:	e011      	b.n	8008656 <_printf_i+0xfa>
 8008632:	6821      	ldr	r1, [r4, #0]
 8008634:	6833      	ldr	r3, [r6, #0]
 8008636:	0608      	lsls	r0, r1, #24
 8008638:	f853 5b04 	ldr.w	r5, [r3], #4
 800863c:	d402      	bmi.n	8008644 <_printf_i+0xe8>
 800863e:	0649      	lsls	r1, r1, #25
 8008640:	bf48      	it	mi
 8008642:	b2ad      	uxthmi	r5, r5
 8008644:	2f6f      	cmp	r7, #111	@ 0x6f
 8008646:	4852      	ldr	r0, [pc, #328]	@ (8008790 <_printf_i+0x234>)
 8008648:	6033      	str	r3, [r6, #0]
 800864a:	bf14      	ite	ne
 800864c:	230a      	movne	r3, #10
 800864e:	2308      	moveq	r3, #8
 8008650:	2100      	movs	r1, #0
 8008652:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008656:	6866      	ldr	r6, [r4, #4]
 8008658:	60a6      	str	r6, [r4, #8]
 800865a:	2e00      	cmp	r6, #0
 800865c:	db05      	blt.n	800866a <_printf_i+0x10e>
 800865e:	6821      	ldr	r1, [r4, #0]
 8008660:	432e      	orrs	r6, r5
 8008662:	f021 0104 	bic.w	r1, r1, #4
 8008666:	6021      	str	r1, [r4, #0]
 8008668:	d04b      	beq.n	8008702 <_printf_i+0x1a6>
 800866a:	4616      	mov	r6, r2
 800866c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008670:	fb03 5711 	mls	r7, r3, r1, r5
 8008674:	5dc7      	ldrb	r7, [r0, r7]
 8008676:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800867a:	462f      	mov	r7, r5
 800867c:	42bb      	cmp	r3, r7
 800867e:	460d      	mov	r5, r1
 8008680:	d9f4      	bls.n	800866c <_printf_i+0x110>
 8008682:	2b08      	cmp	r3, #8
 8008684:	d10b      	bne.n	800869e <_printf_i+0x142>
 8008686:	6823      	ldr	r3, [r4, #0]
 8008688:	07df      	lsls	r7, r3, #31
 800868a:	d508      	bpl.n	800869e <_printf_i+0x142>
 800868c:	6923      	ldr	r3, [r4, #16]
 800868e:	6861      	ldr	r1, [r4, #4]
 8008690:	4299      	cmp	r1, r3
 8008692:	bfde      	ittt	le
 8008694:	2330      	movle	r3, #48	@ 0x30
 8008696:	f806 3c01 	strble.w	r3, [r6, #-1]
 800869a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800869e:	1b92      	subs	r2, r2, r6
 80086a0:	6122      	str	r2, [r4, #16]
 80086a2:	f8cd a000 	str.w	sl, [sp]
 80086a6:	464b      	mov	r3, r9
 80086a8:	aa03      	add	r2, sp, #12
 80086aa:	4621      	mov	r1, r4
 80086ac:	4640      	mov	r0, r8
 80086ae:	f7ff fee7 	bl	8008480 <_printf_common>
 80086b2:	3001      	adds	r0, #1
 80086b4:	d14a      	bne.n	800874c <_printf_i+0x1f0>
 80086b6:	f04f 30ff 	mov.w	r0, #4294967295
 80086ba:	b004      	add	sp, #16
 80086bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086c0:	6823      	ldr	r3, [r4, #0]
 80086c2:	f043 0320 	orr.w	r3, r3, #32
 80086c6:	6023      	str	r3, [r4, #0]
 80086c8:	4832      	ldr	r0, [pc, #200]	@ (8008794 <_printf_i+0x238>)
 80086ca:	2778      	movs	r7, #120	@ 0x78
 80086cc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80086d0:	6823      	ldr	r3, [r4, #0]
 80086d2:	6831      	ldr	r1, [r6, #0]
 80086d4:	061f      	lsls	r7, r3, #24
 80086d6:	f851 5b04 	ldr.w	r5, [r1], #4
 80086da:	d402      	bmi.n	80086e2 <_printf_i+0x186>
 80086dc:	065f      	lsls	r7, r3, #25
 80086de:	bf48      	it	mi
 80086e0:	b2ad      	uxthmi	r5, r5
 80086e2:	6031      	str	r1, [r6, #0]
 80086e4:	07d9      	lsls	r1, r3, #31
 80086e6:	bf44      	itt	mi
 80086e8:	f043 0320 	orrmi.w	r3, r3, #32
 80086ec:	6023      	strmi	r3, [r4, #0]
 80086ee:	b11d      	cbz	r5, 80086f8 <_printf_i+0x19c>
 80086f0:	2310      	movs	r3, #16
 80086f2:	e7ad      	b.n	8008650 <_printf_i+0xf4>
 80086f4:	4826      	ldr	r0, [pc, #152]	@ (8008790 <_printf_i+0x234>)
 80086f6:	e7e9      	b.n	80086cc <_printf_i+0x170>
 80086f8:	6823      	ldr	r3, [r4, #0]
 80086fa:	f023 0320 	bic.w	r3, r3, #32
 80086fe:	6023      	str	r3, [r4, #0]
 8008700:	e7f6      	b.n	80086f0 <_printf_i+0x194>
 8008702:	4616      	mov	r6, r2
 8008704:	e7bd      	b.n	8008682 <_printf_i+0x126>
 8008706:	6833      	ldr	r3, [r6, #0]
 8008708:	6825      	ldr	r5, [r4, #0]
 800870a:	6961      	ldr	r1, [r4, #20]
 800870c:	1d18      	adds	r0, r3, #4
 800870e:	6030      	str	r0, [r6, #0]
 8008710:	062e      	lsls	r6, r5, #24
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	d501      	bpl.n	800871a <_printf_i+0x1be>
 8008716:	6019      	str	r1, [r3, #0]
 8008718:	e002      	b.n	8008720 <_printf_i+0x1c4>
 800871a:	0668      	lsls	r0, r5, #25
 800871c:	d5fb      	bpl.n	8008716 <_printf_i+0x1ba>
 800871e:	8019      	strh	r1, [r3, #0]
 8008720:	2300      	movs	r3, #0
 8008722:	6123      	str	r3, [r4, #16]
 8008724:	4616      	mov	r6, r2
 8008726:	e7bc      	b.n	80086a2 <_printf_i+0x146>
 8008728:	6833      	ldr	r3, [r6, #0]
 800872a:	1d1a      	adds	r2, r3, #4
 800872c:	6032      	str	r2, [r6, #0]
 800872e:	681e      	ldr	r6, [r3, #0]
 8008730:	6862      	ldr	r2, [r4, #4]
 8008732:	2100      	movs	r1, #0
 8008734:	4630      	mov	r0, r6
 8008736:	f7f7 fd4b 	bl	80001d0 <memchr>
 800873a:	b108      	cbz	r0, 8008740 <_printf_i+0x1e4>
 800873c:	1b80      	subs	r0, r0, r6
 800873e:	6060      	str	r0, [r4, #4]
 8008740:	6863      	ldr	r3, [r4, #4]
 8008742:	6123      	str	r3, [r4, #16]
 8008744:	2300      	movs	r3, #0
 8008746:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800874a:	e7aa      	b.n	80086a2 <_printf_i+0x146>
 800874c:	6923      	ldr	r3, [r4, #16]
 800874e:	4632      	mov	r2, r6
 8008750:	4649      	mov	r1, r9
 8008752:	4640      	mov	r0, r8
 8008754:	47d0      	blx	sl
 8008756:	3001      	adds	r0, #1
 8008758:	d0ad      	beq.n	80086b6 <_printf_i+0x15a>
 800875a:	6823      	ldr	r3, [r4, #0]
 800875c:	079b      	lsls	r3, r3, #30
 800875e:	d413      	bmi.n	8008788 <_printf_i+0x22c>
 8008760:	68e0      	ldr	r0, [r4, #12]
 8008762:	9b03      	ldr	r3, [sp, #12]
 8008764:	4298      	cmp	r0, r3
 8008766:	bfb8      	it	lt
 8008768:	4618      	movlt	r0, r3
 800876a:	e7a6      	b.n	80086ba <_printf_i+0x15e>
 800876c:	2301      	movs	r3, #1
 800876e:	4632      	mov	r2, r6
 8008770:	4649      	mov	r1, r9
 8008772:	4640      	mov	r0, r8
 8008774:	47d0      	blx	sl
 8008776:	3001      	adds	r0, #1
 8008778:	d09d      	beq.n	80086b6 <_printf_i+0x15a>
 800877a:	3501      	adds	r5, #1
 800877c:	68e3      	ldr	r3, [r4, #12]
 800877e:	9903      	ldr	r1, [sp, #12]
 8008780:	1a5b      	subs	r3, r3, r1
 8008782:	42ab      	cmp	r3, r5
 8008784:	dcf2      	bgt.n	800876c <_printf_i+0x210>
 8008786:	e7eb      	b.n	8008760 <_printf_i+0x204>
 8008788:	2500      	movs	r5, #0
 800878a:	f104 0619 	add.w	r6, r4, #25
 800878e:	e7f5      	b.n	800877c <_printf_i+0x220>
 8008790:	08008d8a 	.word	0x08008d8a
 8008794:	08008d9b 	.word	0x08008d9b

08008798 <__sflush_r>:
 8008798:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800879c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087a0:	0716      	lsls	r6, r2, #28
 80087a2:	4605      	mov	r5, r0
 80087a4:	460c      	mov	r4, r1
 80087a6:	d454      	bmi.n	8008852 <__sflush_r+0xba>
 80087a8:	684b      	ldr	r3, [r1, #4]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	dc02      	bgt.n	80087b4 <__sflush_r+0x1c>
 80087ae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	dd48      	ble.n	8008846 <__sflush_r+0xae>
 80087b4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80087b6:	2e00      	cmp	r6, #0
 80087b8:	d045      	beq.n	8008846 <__sflush_r+0xae>
 80087ba:	2300      	movs	r3, #0
 80087bc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80087c0:	682f      	ldr	r7, [r5, #0]
 80087c2:	6a21      	ldr	r1, [r4, #32]
 80087c4:	602b      	str	r3, [r5, #0]
 80087c6:	d030      	beq.n	800882a <__sflush_r+0x92>
 80087c8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80087ca:	89a3      	ldrh	r3, [r4, #12]
 80087cc:	0759      	lsls	r1, r3, #29
 80087ce:	d505      	bpl.n	80087dc <__sflush_r+0x44>
 80087d0:	6863      	ldr	r3, [r4, #4]
 80087d2:	1ad2      	subs	r2, r2, r3
 80087d4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80087d6:	b10b      	cbz	r3, 80087dc <__sflush_r+0x44>
 80087d8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80087da:	1ad2      	subs	r2, r2, r3
 80087dc:	2300      	movs	r3, #0
 80087de:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80087e0:	6a21      	ldr	r1, [r4, #32]
 80087e2:	4628      	mov	r0, r5
 80087e4:	47b0      	blx	r6
 80087e6:	1c43      	adds	r3, r0, #1
 80087e8:	89a3      	ldrh	r3, [r4, #12]
 80087ea:	d106      	bne.n	80087fa <__sflush_r+0x62>
 80087ec:	6829      	ldr	r1, [r5, #0]
 80087ee:	291d      	cmp	r1, #29
 80087f0:	d82b      	bhi.n	800884a <__sflush_r+0xb2>
 80087f2:	4a2a      	ldr	r2, [pc, #168]	@ (800889c <__sflush_r+0x104>)
 80087f4:	40ca      	lsrs	r2, r1
 80087f6:	07d6      	lsls	r6, r2, #31
 80087f8:	d527      	bpl.n	800884a <__sflush_r+0xb2>
 80087fa:	2200      	movs	r2, #0
 80087fc:	6062      	str	r2, [r4, #4]
 80087fe:	04d9      	lsls	r1, r3, #19
 8008800:	6922      	ldr	r2, [r4, #16]
 8008802:	6022      	str	r2, [r4, #0]
 8008804:	d504      	bpl.n	8008810 <__sflush_r+0x78>
 8008806:	1c42      	adds	r2, r0, #1
 8008808:	d101      	bne.n	800880e <__sflush_r+0x76>
 800880a:	682b      	ldr	r3, [r5, #0]
 800880c:	b903      	cbnz	r3, 8008810 <__sflush_r+0x78>
 800880e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008810:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008812:	602f      	str	r7, [r5, #0]
 8008814:	b1b9      	cbz	r1, 8008846 <__sflush_r+0xae>
 8008816:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800881a:	4299      	cmp	r1, r3
 800881c:	d002      	beq.n	8008824 <__sflush_r+0x8c>
 800881e:	4628      	mov	r0, r5
 8008820:	f7ff fc8c 	bl	800813c <_free_r>
 8008824:	2300      	movs	r3, #0
 8008826:	6363      	str	r3, [r4, #52]	@ 0x34
 8008828:	e00d      	b.n	8008846 <__sflush_r+0xae>
 800882a:	2301      	movs	r3, #1
 800882c:	4628      	mov	r0, r5
 800882e:	47b0      	blx	r6
 8008830:	4602      	mov	r2, r0
 8008832:	1c50      	adds	r0, r2, #1
 8008834:	d1c9      	bne.n	80087ca <__sflush_r+0x32>
 8008836:	682b      	ldr	r3, [r5, #0]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d0c6      	beq.n	80087ca <__sflush_r+0x32>
 800883c:	2b1d      	cmp	r3, #29
 800883e:	d001      	beq.n	8008844 <__sflush_r+0xac>
 8008840:	2b16      	cmp	r3, #22
 8008842:	d11e      	bne.n	8008882 <__sflush_r+0xea>
 8008844:	602f      	str	r7, [r5, #0]
 8008846:	2000      	movs	r0, #0
 8008848:	e022      	b.n	8008890 <__sflush_r+0xf8>
 800884a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800884e:	b21b      	sxth	r3, r3
 8008850:	e01b      	b.n	800888a <__sflush_r+0xf2>
 8008852:	690f      	ldr	r7, [r1, #16]
 8008854:	2f00      	cmp	r7, #0
 8008856:	d0f6      	beq.n	8008846 <__sflush_r+0xae>
 8008858:	0793      	lsls	r3, r2, #30
 800885a:	680e      	ldr	r6, [r1, #0]
 800885c:	bf08      	it	eq
 800885e:	694b      	ldreq	r3, [r1, #20]
 8008860:	600f      	str	r7, [r1, #0]
 8008862:	bf18      	it	ne
 8008864:	2300      	movne	r3, #0
 8008866:	eba6 0807 	sub.w	r8, r6, r7
 800886a:	608b      	str	r3, [r1, #8]
 800886c:	f1b8 0f00 	cmp.w	r8, #0
 8008870:	dde9      	ble.n	8008846 <__sflush_r+0xae>
 8008872:	6a21      	ldr	r1, [r4, #32]
 8008874:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008876:	4643      	mov	r3, r8
 8008878:	463a      	mov	r2, r7
 800887a:	4628      	mov	r0, r5
 800887c:	47b0      	blx	r6
 800887e:	2800      	cmp	r0, #0
 8008880:	dc08      	bgt.n	8008894 <__sflush_r+0xfc>
 8008882:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008886:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800888a:	81a3      	strh	r3, [r4, #12]
 800888c:	f04f 30ff 	mov.w	r0, #4294967295
 8008890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008894:	4407      	add	r7, r0
 8008896:	eba8 0800 	sub.w	r8, r8, r0
 800889a:	e7e7      	b.n	800886c <__sflush_r+0xd4>
 800889c:	20400001 	.word	0x20400001

080088a0 <_fflush_r>:
 80088a0:	b538      	push	{r3, r4, r5, lr}
 80088a2:	690b      	ldr	r3, [r1, #16]
 80088a4:	4605      	mov	r5, r0
 80088a6:	460c      	mov	r4, r1
 80088a8:	b913      	cbnz	r3, 80088b0 <_fflush_r+0x10>
 80088aa:	2500      	movs	r5, #0
 80088ac:	4628      	mov	r0, r5
 80088ae:	bd38      	pop	{r3, r4, r5, pc}
 80088b0:	b118      	cbz	r0, 80088ba <_fflush_r+0x1a>
 80088b2:	6a03      	ldr	r3, [r0, #32]
 80088b4:	b90b      	cbnz	r3, 80088ba <_fflush_r+0x1a>
 80088b6:	f7ff f9a7 	bl	8007c08 <__sinit>
 80088ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d0f3      	beq.n	80088aa <_fflush_r+0xa>
 80088c2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80088c4:	07d0      	lsls	r0, r2, #31
 80088c6:	d404      	bmi.n	80088d2 <_fflush_r+0x32>
 80088c8:	0599      	lsls	r1, r3, #22
 80088ca:	d402      	bmi.n	80088d2 <_fflush_r+0x32>
 80088cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80088ce:	f7ff fc24 	bl	800811a <__retarget_lock_acquire_recursive>
 80088d2:	4628      	mov	r0, r5
 80088d4:	4621      	mov	r1, r4
 80088d6:	f7ff ff5f 	bl	8008798 <__sflush_r>
 80088da:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80088dc:	07da      	lsls	r2, r3, #31
 80088de:	4605      	mov	r5, r0
 80088e0:	d4e4      	bmi.n	80088ac <_fflush_r+0xc>
 80088e2:	89a3      	ldrh	r3, [r4, #12]
 80088e4:	059b      	lsls	r3, r3, #22
 80088e6:	d4e1      	bmi.n	80088ac <_fflush_r+0xc>
 80088e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80088ea:	f7ff fc17 	bl	800811c <__retarget_lock_release_recursive>
 80088ee:	e7dd      	b.n	80088ac <_fflush_r+0xc>

080088f0 <__swhatbuf_r>:
 80088f0:	b570      	push	{r4, r5, r6, lr}
 80088f2:	460c      	mov	r4, r1
 80088f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088f8:	2900      	cmp	r1, #0
 80088fa:	b096      	sub	sp, #88	@ 0x58
 80088fc:	4615      	mov	r5, r2
 80088fe:	461e      	mov	r6, r3
 8008900:	da0d      	bge.n	800891e <__swhatbuf_r+0x2e>
 8008902:	89a3      	ldrh	r3, [r4, #12]
 8008904:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008908:	f04f 0100 	mov.w	r1, #0
 800890c:	bf14      	ite	ne
 800890e:	2340      	movne	r3, #64	@ 0x40
 8008910:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008914:	2000      	movs	r0, #0
 8008916:	6031      	str	r1, [r6, #0]
 8008918:	602b      	str	r3, [r5, #0]
 800891a:	b016      	add	sp, #88	@ 0x58
 800891c:	bd70      	pop	{r4, r5, r6, pc}
 800891e:	466a      	mov	r2, sp
 8008920:	f000 f862 	bl	80089e8 <_fstat_r>
 8008924:	2800      	cmp	r0, #0
 8008926:	dbec      	blt.n	8008902 <__swhatbuf_r+0x12>
 8008928:	9901      	ldr	r1, [sp, #4]
 800892a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800892e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008932:	4259      	negs	r1, r3
 8008934:	4159      	adcs	r1, r3
 8008936:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800893a:	e7eb      	b.n	8008914 <__swhatbuf_r+0x24>

0800893c <__smakebuf_r>:
 800893c:	898b      	ldrh	r3, [r1, #12]
 800893e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008940:	079d      	lsls	r5, r3, #30
 8008942:	4606      	mov	r6, r0
 8008944:	460c      	mov	r4, r1
 8008946:	d507      	bpl.n	8008958 <__smakebuf_r+0x1c>
 8008948:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800894c:	6023      	str	r3, [r4, #0]
 800894e:	6123      	str	r3, [r4, #16]
 8008950:	2301      	movs	r3, #1
 8008952:	6163      	str	r3, [r4, #20]
 8008954:	b003      	add	sp, #12
 8008956:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008958:	ab01      	add	r3, sp, #4
 800895a:	466a      	mov	r2, sp
 800895c:	f7ff ffc8 	bl	80088f0 <__swhatbuf_r>
 8008960:	9f00      	ldr	r7, [sp, #0]
 8008962:	4605      	mov	r5, r0
 8008964:	4639      	mov	r1, r7
 8008966:	4630      	mov	r0, r6
 8008968:	f7fe ffb2 	bl	80078d0 <_malloc_r>
 800896c:	b948      	cbnz	r0, 8008982 <__smakebuf_r+0x46>
 800896e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008972:	059a      	lsls	r2, r3, #22
 8008974:	d4ee      	bmi.n	8008954 <__smakebuf_r+0x18>
 8008976:	f023 0303 	bic.w	r3, r3, #3
 800897a:	f043 0302 	orr.w	r3, r3, #2
 800897e:	81a3      	strh	r3, [r4, #12]
 8008980:	e7e2      	b.n	8008948 <__smakebuf_r+0xc>
 8008982:	89a3      	ldrh	r3, [r4, #12]
 8008984:	6020      	str	r0, [r4, #0]
 8008986:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800898a:	81a3      	strh	r3, [r4, #12]
 800898c:	9b01      	ldr	r3, [sp, #4]
 800898e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008992:	b15b      	cbz	r3, 80089ac <__smakebuf_r+0x70>
 8008994:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008998:	4630      	mov	r0, r6
 800899a:	f000 f837 	bl	8008a0c <_isatty_r>
 800899e:	b128      	cbz	r0, 80089ac <__smakebuf_r+0x70>
 80089a0:	89a3      	ldrh	r3, [r4, #12]
 80089a2:	f023 0303 	bic.w	r3, r3, #3
 80089a6:	f043 0301 	orr.w	r3, r3, #1
 80089aa:	81a3      	strh	r3, [r4, #12]
 80089ac:	89a3      	ldrh	r3, [r4, #12]
 80089ae:	431d      	orrs	r5, r3
 80089b0:	81a5      	strh	r5, [r4, #12]
 80089b2:	e7cf      	b.n	8008954 <__smakebuf_r+0x18>

080089b4 <memmove>:
 80089b4:	4288      	cmp	r0, r1
 80089b6:	b510      	push	{r4, lr}
 80089b8:	eb01 0402 	add.w	r4, r1, r2
 80089bc:	d902      	bls.n	80089c4 <memmove+0x10>
 80089be:	4284      	cmp	r4, r0
 80089c0:	4623      	mov	r3, r4
 80089c2:	d807      	bhi.n	80089d4 <memmove+0x20>
 80089c4:	1e43      	subs	r3, r0, #1
 80089c6:	42a1      	cmp	r1, r4
 80089c8:	d008      	beq.n	80089dc <memmove+0x28>
 80089ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80089ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80089d2:	e7f8      	b.n	80089c6 <memmove+0x12>
 80089d4:	4402      	add	r2, r0
 80089d6:	4601      	mov	r1, r0
 80089d8:	428a      	cmp	r2, r1
 80089da:	d100      	bne.n	80089de <memmove+0x2a>
 80089dc:	bd10      	pop	{r4, pc}
 80089de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80089e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80089e6:	e7f7      	b.n	80089d8 <memmove+0x24>

080089e8 <_fstat_r>:
 80089e8:	b538      	push	{r3, r4, r5, lr}
 80089ea:	4d07      	ldr	r5, [pc, #28]	@ (8008a08 <_fstat_r+0x20>)
 80089ec:	2300      	movs	r3, #0
 80089ee:	4604      	mov	r4, r0
 80089f0:	4608      	mov	r0, r1
 80089f2:	4611      	mov	r1, r2
 80089f4:	602b      	str	r3, [r5, #0]
 80089f6:	f7f8 facc 	bl	8000f92 <_fstat>
 80089fa:	1c43      	adds	r3, r0, #1
 80089fc:	d102      	bne.n	8008a04 <_fstat_r+0x1c>
 80089fe:	682b      	ldr	r3, [r5, #0]
 8008a00:	b103      	cbz	r3, 8008a04 <_fstat_r+0x1c>
 8008a02:	6023      	str	r3, [r4, #0]
 8008a04:	bd38      	pop	{r3, r4, r5, pc}
 8008a06:	bf00      	nop
 8008a08:	200012f4 	.word	0x200012f4

08008a0c <_isatty_r>:
 8008a0c:	b538      	push	{r3, r4, r5, lr}
 8008a0e:	4d06      	ldr	r5, [pc, #24]	@ (8008a28 <_isatty_r+0x1c>)
 8008a10:	2300      	movs	r3, #0
 8008a12:	4604      	mov	r4, r0
 8008a14:	4608      	mov	r0, r1
 8008a16:	602b      	str	r3, [r5, #0]
 8008a18:	f7f8 facb 	bl	8000fb2 <_isatty>
 8008a1c:	1c43      	adds	r3, r0, #1
 8008a1e:	d102      	bne.n	8008a26 <_isatty_r+0x1a>
 8008a20:	682b      	ldr	r3, [r5, #0]
 8008a22:	b103      	cbz	r3, 8008a26 <_isatty_r+0x1a>
 8008a24:	6023      	str	r3, [r4, #0]
 8008a26:	bd38      	pop	{r3, r4, r5, pc}
 8008a28:	200012f4 	.word	0x200012f4

08008a2c <_realloc_r>:
 8008a2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a30:	4607      	mov	r7, r0
 8008a32:	4614      	mov	r4, r2
 8008a34:	460d      	mov	r5, r1
 8008a36:	b921      	cbnz	r1, 8008a42 <_realloc_r+0x16>
 8008a38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a3c:	4611      	mov	r1, r2
 8008a3e:	f7fe bf47 	b.w	80078d0 <_malloc_r>
 8008a42:	b92a      	cbnz	r2, 8008a50 <_realloc_r+0x24>
 8008a44:	f7ff fb7a 	bl	800813c <_free_r>
 8008a48:	4625      	mov	r5, r4
 8008a4a:	4628      	mov	r0, r5
 8008a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a50:	f000 f81a 	bl	8008a88 <_malloc_usable_size_r>
 8008a54:	4284      	cmp	r4, r0
 8008a56:	4606      	mov	r6, r0
 8008a58:	d802      	bhi.n	8008a60 <_realloc_r+0x34>
 8008a5a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008a5e:	d8f4      	bhi.n	8008a4a <_realloc_r+0x1e>
 8008a60:	4621      	mov	r1, r4
 8008a62:	4638      	mov	r0, r7
 8008a64:	f7fe ff34 	bl	80078d0 <_malloc_r>
 8008a68:	4680      	mov	r8, r0
 8008a6a:	b908      	cbnz	r0, 8008a70 <_realloc_r+0x44>
 8008a6c:	4645      	mov	r5, r8
 8008a6e:	e7ec      	b.n	8008a4a <_realloc_r+0x1e>
 8008a70:	42b4      	cmp	r4, r6
 8008a72:	4622      	mov	r2, r4
 8008a74:	4629      	mov	r1, r5
 8008a76:	bf28      	it	cs
 8008a78:	4632      	movcs	r2, r6
 8008a7a:	f7ff fb50 	bl	800811e <memcpy>
 8008a7e:	4629      	mov	r1, r5
 8008a80:	4638      	mov	r0, r7
 8008a82:	f7ff fb5b 	bl	800813c <_free_r>
 8008a86:	e7f1      	b.n	8008a6c <_realloc_r+0x40>

08008a88 <_malloc_usable_size_r>:
 8008a88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a8c:	1f18      	subs	r0, r3, #4
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	bfbc      	itt	lt
 8008a92:	580b      	ldrlt	r3, [r1, r0]
 8008a94:	18c0      	addlt	r0, r0, r3
 8008a96:	4770      	bx	lr

08008a98 <_init>:
 8008a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a9a:	bf00      	nop
 8008a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a9e:	bc08      	pop	{r3}
 8008aa0:	469e      	mov	lr, r3
 8008aa2:	4770      	bx	lr

08008aa4 <_fini>:
 8008aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aa6:	bf00      	nop
 8008aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aaa:	bc08      	pop	{r3}
 8008aac:	469e      	mov	lr, r3
 8008aae:	4770      	bx	lr
