// pcie_core_mem_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 17.1 590

`timescale 1 ps / 1 ps
module pcie_core_mem_mm_interconnect_0 (
		input  wire        PCIe_hard_ip_pcie_core_clk_clk,           //         PCIe_hard_ip_pcie_core_clk.clk
		input  wire        RamSrc_reset_reset_bridge_in_reset_reset, // RamSrc_reset_reset_bridge_in_reset.reset
		input  wire [31:0] PCIe_hard_ip_bar0_address,                //                  PCIe_hard_ip_bar0.address
		output wire        PCIe_hard_ip_bar0_waitrequest,            //                                   .waitrequest
		input  wire [6:0]  PCIe_hard_ip_bar0_burstcount,             //                                   .burstcount
		input  wire [7:0]  PCIe_hard_ip_bar0_byteenable,             //                                   .byteenable
		input  wire        PCIe_hard_ip_bar0_read,                   //                                   .read
		output wire [63:0] PCIe_hard_ip_bar0_readdata,               //                                   .readdata
		output wire        PCIe_hard_ip_bar0_readdatavalid,          //                                   .readdatavalid
		input  wire        PCIe_hard_ip_bar0_write,                  //                                   .write
		input  wire [63:0] PCIe_hard_ip_bar0_writedata,              //                                   .writedata
		output wire [0:0]  Actuator_s1_address,                      //                        Actuator_s1.address
		output wire        Actuator_s1_write,                        //                                   .write
		input  wire [7:0]  Actuator_s1_readdata,                     //                                   .readdata
		output wire [7:0]  Actuator_s1_writedata,                    //                                   .writedata
		output wire [11:0] PCIe_hard_ip_cra_address,                 //                   PCIe_hard_ip_cra.address
		output wire        PCIe_hard_ip_cra_write,                   //                                   .write
		output wire        PCIe_hard_ip_cra_read,                    //                                   .read
		input  wire [31:0] PCIe_hard_ip_cra_readdata,                //                                   .readdata
		output wire [31:0] PCIe_hard_ip_cra_writedata,               //                                   .writedata
		output wire [3:0]  PCIe_hard_ip_cra_byteenable,              //                                   .byteenable
		input  wire        PCIe_hard_ip_cra_waitrequest,             //                                   .waitrequest
		output wire        PCIe_hard_ip_cra_chipselect,              //                                   .chipselect
		output wire [14:0] PCIe_hard_ip_txs_address,                 //                   PCIe_hard_ip_txs.address
		output wire        PCIe_hard_ip_txs_write,                   //                                   .write
		output wire        PCIe_hard_ip_txs_read,                    //                                   .read
		input  wire [63:0] PCIe_hard_ip_txs_readdata,                //                                   .readdata
		output wire [63:0] PCIe_hard_ip_txs_writedata,               //                                   .writedata
		output wire [6:0]  PCIe_hard_ip_txs_burstcount,              //                                   .burstcount
		output wire [7:0]  PCIe_hard_ip_txs_byteenable,              //                                   .byteenable
		input  wire        PCIe_hard_ip_txs_readdatavalid,           //                                   .readdatavalid
		input  wire        PCIe_hard_ip_txs_waitrequest,             //                                   .waitrequest
		output wire        PCIe_hard_ip_txs_chipselect,              //                                   .chipselect
		output wire [9:0]  RamDes_s1_address,                        //                          RamDes_s1.address
		output wire        RamDes_s1_write,                          //                                   .write
		input  wire [31:0] RamDes_s1_readdata,                       //                                   .readdata
		output wire [31:0] RamDes_s1_writedata,                      //                                   .writedata
		output wire [9:0]  RamSrc_s1_address,                        //                          RamSrc_s1.address
		output wire        RamSrc_s1_write,                          //                                   .write
		input  wire [31:0] RamSrc_s1_readdata,                       //                                   .readdata
		output wire [31:0] RamSrc_s1_writedata,                      //                                   .writedata
		output wire [0:0]  RegMask_s1_address,                       //                         RegMask_s1.address
		output wire        RegMask_s1_write,                         //                                   .write
		input  wire [31:0] RegMask_s1_readdata,                      //                                   .readdata
		output wire [31:0] RegMask_s1_writedata                      //                                   .writedata
	);

	wire          pcie_hard_ip_bar0_translator_avalon_universal_master_0_waitrequest;   // PCIe_hard_ip_bar0_agent:av_waitrequest -> PCIe_hard_ip_bar0_translator:uav_waitrequest
	wire   [63:0] pcie_hard_ip_bar0_translator_avalon_universal_master_0_readdata;      // PCIe_hard_ip_bar0_agent:av_readdata -> PCIe_hard_ip_bar0_translator:uav_readdata
	wire          pcie_hard_ip_bar0_translator_avalon_universal_master_0_debugaccess;   // PCIe_hard_ip_bar0_translator:uav_debugaccess -> PCIe_hard_ip_bar0_agent:av_debugaccess
	wire   [31:0] pcie_hard_ip_bar0_translator_avalon_universal_master_0_address;       // PCIe_hard_ip_bar0_translator:uav_address -> PCIe_hard_ip_bar0_agent:av_address
	wire          pcie_hard_ip_bar0_translator_avalon_universal_master_0_read;          // PCIe_hard_ip_bar0_translator:uav_read -> PCIe_hard_ip_bar0_agent:av_read
	wire    [7:0] pcie_hard_ip_bar0_translator_avalon_universal_master_0_byteenable;    // PCIe_hard_ip_bar0_translator:uav_byteenable -> PCIe_hard_ip_bar0_agent:av_byteenable
	wire          pcie_hard_ip_bar0_translator_avalon_universal_master_0_readdatavalid; // PCIe_hard_ip_bar0_agent:av_readdatavalid -> PCIe_hard_ip_bar0_translator:uav_readdatavalid
	wire          pcie_hard_ip_bar0_translator_avalon_universal_master_0_lock;          // PCIe_hard_ip_bar0_translator:uav_lock -> PCIe_hard_ip_bar0_agent:av_lock
	wire          pcie_hard_ip_bar0_translator_avalon_universal_master_0_write;         // PCIe_hard_ip_bar0_translator:uav_write -> PCIe_hard_ip_bar0_agent:av_write
	wire   [63:0] pcie_hard_ip_bar0_translator_avalon_universal_master_0_writedata;     // PCIe_hard_ip_bar0_translator:uav_writedata -> PCIe_hard_ip_bar0_agent:av_writedata
	wire    [9:0] pcie_hard_ip_bar0_translator_avalon_universal_master_0_burstcount;    // PCIe_hard_ip_bar0_translator:uav_burstcount -> PCIe_hard_ip_bar0_agent:av_burstcount
	wire   [31:0] pcie_hard_ip_cra_agent_m0_readdata;                                   // PCIe_hard_ip_cra_translator:uav_readdata -> PCIe_hard_ip_cra_agent:m0_readdata
	wire          pcie_hard_ip_cra_agent_m0_waitrequest;                                // PCIe_hard_ip_cra_translator:uav_waitrequest -> PCIe_hard_ip_cra_agent:m0_waitrequest
	wire          pcie_hard_ip_cra_agent_m0_debugaccess;                                // PCIe_hard_ip_cra_agent:m0_debugaccess -> PCIe_hard_ip_cra_translator:uav_debugaccess
	wire   [31:0] pcie_hard_ip_cra_agent_m0_address;                                    // PCIe_hard_ip_cra_agent:m0_address -> PCIe_hard_ip_cra_translator:uav_address
	wire    [3:0] pcie_hard_ip_cra_agent_m0_byteenable;                                 // PCIe_hard_ip_cra_agent:m0_byteenable -> PCIe_hard_ip_cra_translator:uav_byteenable
	wire          pcie_hard_ip_cra_agent_m0_read;                                       // PCIe_hard_ip_cra_agent:m0_read -> PCIe_hard_ip_cra_translator:uav_read
	wire          pcie_hard_ip_cra_agent_m0_readdatavalid;                              // PCIe_hard_ip_cra_translator:uav_readdatavalid -> PCIe_hard_ip_cra_agent:m0_readdatavalid
	wire          pcie_hard_ip_cra_agent_m0_lock;                                       // PCIe_hard_ip_cra_agent:m0_lock -> PCIe_hard_ip_cra_translator:uav_lock
	wire   [31:0] pcie_hard_ip_cra_agent_m0_writedata;                                  // PCIe_hard_ip_cra_agent:m0_writedata -> PCIe_hard_ip_cra_translator:uav_writedata
	wire          pcie_hard_ip_cra_agent_m0_write;                                      // PCIe_hard_ip_cra_agent:m0_write -> PCIe_hard_ip_cra_translator:uav_write
	wire    [2:0] pcie_hard_ip_cra_agent_m0_burstcount;                                 // PCIe_hard_ip_cra_agent:m0_burstcount -> PCIe_hard_ip_cra_translator:uav_burstcount
	wire          pcie_hard_ip_cra_agent_rf_source_valid;                               // PCIe_hard_ip_cra_agent:rf_source_valid -> PCIe_hard_ip_cra_agent_rsp_fifo:in_valid
	wire  [113:0] pcie_hard_ip_cra_agent_rf_source_data;                                // PCIe_hard_ip_cra_agent:rf_source_data -> PCIe_hard_ip_cra_agent_rsp_fifo:in_data
	wire          pcie_hard_ip_cra_agent_rf_source_ready;                               // PCIe_hard_ip_cra_agent_rsp_fifo:in_ready -> PCIe_hard_ip_cra_agent:rf_source_ready
	wire          pcie_hard_ip_cra_agent_rf_source_startofpacket;                       // PCIe_hard_ip_cra_agent:rf_source_startofpacket -> PCIe_hard_ip_cra_agent_rsp_fifo:in_startofpacket
	wire          pcie_hard_ip_cra_agent_rf_source_endofpacket;                         // PCIe_hard_ip_cra_agent:rf_source_endofpacket -> PCIe_hard_ip_cra_agent_rsp_fifo:in_endofpacket
	wire          pcie_hard_ip_cra_agent_rsp_fifo_out_valid;                            // PCIe_hard_ip_cra_agent_rsp_fifo:out_valid -> PCIe_hard_ip_cra_agent:rf_sink_valid
	wire  [113:0] pcie_hard_ip_cra_agent_rsp_fifo_out_data;                             // PCIe_hard_ip_cra_agent_rsp_fifo:out_data -> PCIe_hard_ip_cra_agent:rf_sink_data
	wire          pcie_hard_ip_cra_agent_rsp_fifo_out_ready;                            // PCIe_hard_ip_cra_agent:rf_sink_ready -> PCIe_hard_ip_cra_agent_rsp_fifo:out_ready
	wire          pcie_hard_ip_cra_agent_rsp_fifo_out_startofpacket;                    // PCIe_hard_ip_cra_agent_rsp_fifo:out_startofpacket -> PCIe_hard_ip_cra_agent:rf_sink_startofpacket
	wire          pcie_hard_ip_cra_agent_rsp_fifo_out_endofpacket;                      // PCIe_hard_ip_cra_agent_rsp_fifo:out_endofpacket -> PCIe_hard_ip_cra_agent:rf_sink_endofpacket
	wire   [31:0] ramsrc_s1_agent_m0_readdata;                                          // RamSrc_s1_translator:uav_readdata -> RamSrc_s1_agent:m0_readdata
	wire          ramsrc_s1_agent_m0_waitrequest;                                       // RamSrc_s1_translator:uav_waitrequest -> RamSrc_s1_agent:m0_waitrequest
	wire          ramsrc_s1_agent_m0_debugaccess;                                       // RamSrc_s1_agent:m0_debugaccess -> RamSrc_s1_translator:uav_debugaccess
	wire   [31:0] ramsrc_s1_agent_m0_address;                                           // RamSrc_s1_agent:m0_address -> RamSrc_s1_translator:uav_address
	wire    [3:0] ramsrc_s1_agent_m0_byteenable;                                        // RamSrc_s1_agent:m0_byteenable -> RamSrc_s1_translator:uav_byteenable
	wire          ramsrc_s1_agent_m0_read;                                              // RamSrc_s1_agent:m0_read -> RamSrc_s1_translator:uav_read
	wire          ramsrc_s1_agent_m0_readdatavalid;                                     // RamSrc_s1_translator:uav_readdatavalid -> RamSrc_s1_agent:m0_readdatavalid
	wire          ramsrc_s1_agent_m0_lock;                                              // RamSrc_s1_agent:m0_lock -> RamSrc_s1_translator:uav_lock
	wire   [31:0] ramsrc_s1_agent_m0_writedata;                                         // RamSrc_s1_agent:m0_writedata -> RamSrc_s1_translator:uav_writedata
	wire          ramsrc_s1_agent_m0_write;                                             // RamSrc_s1_agent:m0_write -> RamSrc_s1_translator:uav_write
	wire    [2:0] ramsrc_s1_agent_m0_burstcount;                                        // RamSrc_s1_agent:m0_burstcount -> RamSrc_s1_translator:uav_burstcount
	wire          ramsrc_s1_agent_rf_source_valid;                                      // RamSrc_s1_agent:rf_source_valid -> RamSrc_s1_agent_rsp_fifo:in_valid
	wire  [113:0] ramsrc_s1_agent_rf_source_data;                                       // RamSrc_s1_agent:rf_source_data -> RamSrc_s1_agent_rsp_fifo:in_data
	wire          ramsrc_s1_agent_rf_source_ready;                                      // RamSrc_s1_agent_rsp_fifo:in_ready -> RamSrc_s1_agent:rf_source_ready
	wire          ramsrc_s1_agent_rf_source_startofpacket;                              // RamSrc_s1_agent:rf_source_startofpacket -> RamSrc_s1_agent_rsp_fifo:in_startofpacket
	wire          ramsrc_s1_agent_rf_source_endofpacket;                                // RamSrc_s1_agent:rf_source_endofpacket -> RamSrc_s1_agent_rsp_fifo:in_endofpacket
	wire          ramsrc_s1_agent_rsp_fifo_out_valid;                                   // RamSrc_s1_agent_rsp_fifo:out_valid -> RamSrc_s1_agent:rf_sink_valid
	wire  [113:0] ramsrc_s1_agent_rsp_fifo_out_data;                                    // RamSrc_s1_agent_rsp_fifo:out_data -> RamSrc_s1_agent:rf_sink_data
	wire          ramsrc_s1_agent_rsp_fifo_out_ready;                                   // RamSrc_s1_agent:rf_sink_ready -> RamSrc_s1_agent_rsp_fifo:out_ready
	wire          ramsrc_s1_agent_rsp_fifo_out_startofpacket;                           // RamSrc_s1_agent_rsp_fifo:out_startofpacket -> RamSrc_s1_agent:rf_sink_startofpacket
	wire          ramsrc_s1_agent_rsp_fifo_out_endofpacket;                             // RamSrc_s1_agent_rsp_fifo:out_endofpacket -> RamSrc_s1_agent:rf_sink_endofpacket
	wire   [31:0] ramdes_s1_agent_m0_readdata;                                          // RamDes_s1_translator:uav_readdata -> RamDes_s1_agent:m0_readdata
	wire          ramdes_s1_agent_m0_waitrequest;                                       // RamDes_s1_translator:uav_waitrequest -> RamDes_s1_agent:m0_waitrequest
	wire          ramdes_s1_agent_m0_debugaccess;                                       // RamDes_s1_agent:m0_debugaccess -> RamDes_s1_translator:uav_debugaccess
	wire   [31:0] ramdes_s1_agent_m0_address;                                           // RamDes_s1_agent:m0_address -> RamDes_s1_translator:uav_address
	wire    [3:0] ramdes_s1_agent_m0_byteenable;                                        // RamDes_s1_agent:m0_byteenable -> RamDes_s1_translator:uav_byteenable
	wire          ramdes_s1_agent_m0_read;                                              // RamDes_s1_agent:m0_read -> RamDes_s1_translator:uav_read
	wire          ramdes_s1_agent_m0_readdatavalid;                                     // RamDes_s1_translator:uav_readdatavalid -> RamDes_s1_agent:m0_readdatavalid
	wire          ramdes_s1_agent_m0_lock;                                              // RamDes_s1_agent:m0_lock -> RamDes_s1_translator:uav_lock
	wire   [31:0] ramdes_s1_agent_m0_writedata;                                         // RamDes_s1_agent:m0_writedata -> RamDes_s1_translator:uav_writedata
	wire          ramdes_s1_agent_m0_write;                                             // RamDes_s1_agent:m0_write -> RamDes_s1_translator:uav_write
	wire    [2:0] ramdes_s1_agent_m0_burstcount;                                        // RamDes_s1_agent:m0_burstcount -> RamDes_s1_translator:uav_burstcount
	wire          ramdes_s1_agent_rf_source_valid;                                      // RamDes_s1_agent:rf_source_valid -> RamDes_s1_agent_rsp_fifo:in_valid
	wire  [113:0] ramdes_s1_agent_rf_source_data;                                       // RamDes_s1_agent:rf_source_data -> RamDes_s1_agent_rsp_fifo:in_data
	wire          ramdes_s1_agent_rf_source_ready;                                      // RamDes_s1_agent_rsp_fifo:in_ready -> RamDes_s1_agent:rf_source_ready
	wire          ramdes_s1_agent_rf_source_startofpacket;                              // RamDes_s1_agent:rf_source_startofpacket -> RamDes_s1_agent_rsp_fifo:in_startofpacket
	wire          ramdes_s1_agent_rf_source_endofpacket;                                // RamDes_s1_agent:rf_source_endofpacket -> RamDes_s1_agent_rsp_fifo:in_endofpacket
	wire          ramdes_s1_agent_rsp_fifo_out_valid;                                   // RamDes_s1_agent_rsp_fifo:out_valid -> RamDes_s1_agent:rf_sink_valid
	wire  [113:0] ramdes_s1_agent_rsp_fifo_out_data;                                    // RamDes_s1_agent_rsp_fifo:out_data -> RamDes_s1_agent:rf_sink_data
	wire          ramdes_s1_agent_rsp_fifo_out_ready;                                   // RamDes_s1_agent:rf_sink_ready -> RamDes_s1_agent_rsp_fifo:out_ready
	wire          ramdes_s1_agent_rsp_fifo_out_startofpacket;                           // RamDes_s1_agent_rsp_fifo:out_startofpacket -> RamDes_s1_agent:rf_sink_startofpacket
	wire          ramdes_s1_agent_rsp_fifo_out_endofpacket;                             // RamDes_s1_agent_rsp_fifo:out_endofpacket -> RamDes_s1_agent:rf_sink_endofpacket
	wire   [31:0] regmask_s1_agent_m0_readdata;                                         // RegMask_s1_translator:uav_readdata -> RegMask_s1_agent:m0_readdata
	wire          regmask_s1_agent_m0_waitrequest;                                      // RegMask_s1_translator:uav_waitrequest -> RegMask_s1_agent:m0_waitrequest
	wire          regmask_s1_agent_m0_debugaccess;                                      // RegMask_s1_agent:m0_debugaccess -> RegMask_s1_translator:uav_debugaccess
	wire   [31:0] regmask_s1_agent_m0_address;                                          // RegMask_s1_agent:m0_address -> RegMask_s1_translator:uav_address
	wire    [3:0] regmask_s1_agent_m0_byteenable;                                       // RegMask_s1_agent:m0_byteenable -> RegMask_s1_translator:uav_byteenable
	wire          regmask_s1_agent_m0_read;                                             // RegMask_s1_agent:m0_read -> RegMask_s1_translator:uav_read
	wire          regmask_s1_agent_m0_readdatavalid;                                    // RegMask_s1_translator:uav_readdatavalid -> RegMask_s1_agent:m0_readdatavalid
	wire          regmask_s1_agent_m0_lock;                                             // RegMask_s1_agent:m0_lock -> RegMask_s1_translator:uav_lock
	wire   [31:0] regmask_s1_agent_m0_writedata;                                        // RegMask_s1_agent:m0_writedata -> RegMask_s1_translator:uav_writedata
	wire          regmask_s1_agent_m0_write;                                            // RegMask_s1_agent:m0_write -> RegMask_s1_translator:uav_write
	wire    [2:0] regmask_s1_agent_m0_burstcount;                                       // RegMask_s1_agent:m0_burstcount -> RegMask_s1_translator:uav_burstcount
	wire          regmask_s1_agent_rf_source_valid;                                     // RegMask_s1_agent:rf_source_valid -> RegMask_s1_agent_rsp_fifo:in_valid
	wire  [113:0] regmask_s1_agent_rf_source_data;                                      // RegMask_s1_agent:rf_source_data -> RegMask_s1_agent_rsp_fifo:in_data
	wire          regmask_s1_agent_rf_source_ready;                                     // RegMask_s1_agent_rsp_fifo:in_ready -> RegMask_s1_agent:rf_source_ready
	wire          regmask_s1_agent_rf_source_startofpacket;                             // RegMask_s1_agent:rf_source_startofpacket -> RegMask_s1_agent_rsp_fifo:in_startofpacket
	wire          regmask_s1_agent_rf_source_endofpacket;                               // RegMask_s1_agent:rf_source_endofpacket -> RegMask_s1_agent_rsp_fifo:in_endofpacket
	wire          regmask_s1_agent_rsp_fifo_out_valid;                                  // RegMask_s1_agent_rsp_fifo:out_valid -> RegMask_s1_agent:rf_sink_valid
	wire  [113:0] regmask_s1_agent_rsp_fifo_out_data;                                   // RegMask_s1_agent_rsp_fifo:out_data -> RegMask_s1_agent:rf_sink_data
	wire          regmask_s1_agent_rsp_fifo_out_ready;                                  // RegMask_s1_agent:rf_sink_ready -> RegMask_s1_agent_rsp_fifo:out_ready
	wire          regmask_s1_agent_rsp_fifo_out_startofpacket;                          // RegMask_s1_agent_rsp_fifo:out_startofpacket -> RegMask_s1_agent:rf_sink_startofpacket
	wire          regmask_s1_agent_rsp_fifo_out_endofpacket;                            // RegMask_s1_agent_rsp_fifo:out_endofpacket -> RegMask_s1_agent:rf_sink_endofpacket
	wire    [7:0] actuator_s1_agent_m0_readdata;                                        // Actuator_s1_translator:uav_readdata -> Actuator_s1_agent:m0_readdata
	wire          actuator_s1_agent_m0_waitrequest;                                     // Actuator_s1_translator:uav_waitrequest -> Actuator_s1_agent:m0_waitrequest
	wire          actuator_s1_agent_m0_debugaccess;                                     // Actuator_s1_agent:m0_debugaccess -> Actuator_s1_translator:uav_debugaccess
	wire   [31:0] actuator_s1_agent_m0_address;                                         // Actuator_s1_agent:m0_address -> Actuator_s1_translator:uav_address
	wire    [0:0] actuator_s1_agent_m0_byteenable;                                      // Actuator_s1_agent:m0_byteenable -> Actuator_s1_translator:uav_byteenable
	wire          actuator_s1_agent_m0_read;                                            // Actuator_s1_agent:m0_read -> Actuator_s1_translator:uav_read
	wire          actuator_s1_agent_m0_readdatavalid;                                   // Actuator_s1_translator:uav_readdatavalid -> Actuator_s1_agent:m0_readdatavalid
	wire          actuator_s1_agent_m0_lock;                                            // Actuator_s1_agent:m0_lock -> Actuator_s1_translator:uav_lock
	wire    [7:0] actuator_s1_agent_m0_writedata;                                       // Actuator_s1_agent:m0_writedata -> Actuator_s1_translator:uav_writedata
	wire          actuator_s1_agent_m0_write;                                           // Actuator_s1_agent:m0_write -> Actuator_s1_translator:uav_write
	wire    [0:0] actuator_s1_agent_m0_burstcount;                                      // Actuator_s1_agent:m0_burstcount -> Actuator_s1_translator:uav_burstcount
	wire          actuator_s1_agent_rf_source_valid;                                    // Actuator_s1_agent:rf_source_valid -> Actuator_s1_agent_rsp_fifo:in_valid
	wire   [86:0] actuator_s1_agent_rf_source_data;                                     // Actuator_s1_agent:rf_source_data -> Actuator_s1_agent_rsp_fifo:in_data
	wire          actuator_s1_agent_rf_source_ready;                                    // Actuator_s1_agent_rsp_fifo:in_ready -> Actuator_s1_agent:rf_source_ready
	wire          actuator_s1_agent_rf_source_startofpacket;                            // Actuator_s1_agent:rf_source_startofpacket -> Actuator_s1_agent_rsp_fifo:in_startofpacket
	wire          actuator_s1_agent_rf_source_endofpacket;                              // Actuator_s1_agent:rf_source_endofpacket -> Actuator_s1_agent_rsp_fifo:in_endofpacket
	wire          actuator_s1_agent_rsp_fifo_out_valid;                                 // Actuator_s1_agent_rsp_fifo:out_valid -> Actuator_s1_agent:rf_sink_valid
	wire   [86:0] actuator_s1_agent_rsp_fifo_out_data;                                  // Actuator_s1_agent_rsp_fifo:out_data -> Actuator_s1_agent:rf_sink_data
	wire          actuator_s1_agent_rsp_fifo_out_ready;                                 // Actuator_s1_agent:rf_sink_ready -> Actuator_s1_agent_rsp_fifo:out_ready
	wire          actuator_s1_agent_rsp_fifo_out_startofpacket;                         // Actuator_s1_agent_rsp_fifo:out_startofpacket -> Actuator_s1_agent:rf_sink_startofpacket
	wire          actuator_s1_agent_rsp_fifo_out_endofpacket;                           // Actuator_s1_agent_rsp_fifo:out_endofpacket -> Actuator_s1_agent:rf_sink_endofpacket
	wire   [63:0] pcie_hard_ip_txs_agent_m0_readdata;                                   // PCIe_hard_ip_txs_translator:uav_readdata -> PCIe_hard_ip_txs_agent:m0_readdata
	wire          pcie_hard_ip_txs_agent_m0_waitrequest;                                // PCIe_hard_ip_txs_translator:uav_waitrequest -> PCIe_hard_ip_txs_agent:m0_waitrequest
	wire          pcie_hard_ip_txs_agent_m0_debugaccess;                                // PCIe_hard_ip_txs_agent:m0_debugaccess -> PCIe_hard_ip_txs_translator:uav_debugaccess
	wire   [31:0] pcie_hard_ip_txs_agent_m0_address;                                    // PCIe_hard_ip_txs_agent:m0_address -> PCIe_hard_ip_txs_translator:uav_address
	wire    [7:0] pcie_hard_ip_txs_agent_m0_byteenable;                                 // PCIe_hard_ip_txs_agent:m0_byteenable -> PCIe_hard_ip_txs_translator:uav_byteenable
	wire          pcie_hard_ip_txs_agent_m0_read;                                       // PCIe_hard_ip_txs_agent:m0_read -> PCIe_hard_ip_txs_translator:uav_read
	wire          pcie_hard_ip_txs_agent_m0_readdatavalid;                              // PCIe_hard_ip_txs_translator:uav_readdatavalid -> PCIe_hard_ip_txs_agent:m0_readdatavalid
	wire          pcie_hard_ip_txs_agent_m0_lock;                                       // PCIe_hard_ip_txs_agent:m0_lock -> PCIe_hard_ip_txs_translator:uav_lock
	wire   [63:0] pcie_hard_ip_txs_agent_m0_writedata;                                  // PCIe_hard_ip_txs_agent:m0_writedata -> PCIe_hard_ip_txs_translator:uav_writedata
	wire          pcie_hard_ip_txs_agent_m0_write;                                      // PCIe_hard_ip_txs_agent:m0_write -> PCIe_hard_ip_txs_translator:uav_write
	wire    [9:0] pcie_hard_ip_txs_agent_m0_burstcount;                                 // PCIe_hard_ip_txs_agent:m0_burstcount -> PCIe_hard_ip_txs_translator:uav_burstcount
	wire          pcie_hard_ip_txs_agent_rf_source_valid;                               // PCIe_hard_ip_txs_agent:rf_source_valid -> PCIe_hard_ip_txs_agent_rsp_fifo:in_valid
	wire  [149:0] pcie_hard_ip_txs_agent_rf_source_data;                                // PCIe_hard_ip_txs_agent:rf_source_data -> PCIe_hard_ip_txs_agent_rsp_fifo:in_data
	wire          pcie_hard_ip_txs_agent_rf_source_ready;                               // PCIe_hard_ip_txs_agent_rsp_fifo:in_ready -> PCIe_hard_ip_txs_agent:rf_source_ready
	wire          pcie_hard_ip_txs_agent_rf_source_startofpacket;                       // PCIe_hard_ip_txs_agent:rf_source_startofpacket -> PCIe_hard_ip_txs_agent_rsp_fifo:in_startofpacket
	wire          pcie_hard_ip_txs_agent_rf_source_endofpacket;                         // PCIe_hard_ip_txs_agent:rf_source_endofpacket -> PCIe_hard_ip_txs_agent_rsp_fifo:in_endofpacket
	wire          pcie_hard_ip_txs_agent_rsp_fifo_out_valid;                            // PCIe_hard_ip_txs_agent_rsp_fifo:out_valid -> PCIe_hard_ip_txs_agent:rf_sink_valid
	wire  [149:0] pcie_hard_ip_txs_agent_rsp_fifo_out_data;                             // PCIe_hard_ip_txs_agent_rsp_fifo:out_data -> PCIe_hard_ip_txs_agent:rf_sink_data
	wire          pcie_hard_ip_txs_agent_rsp_fifo_out_ready;                            // PCIe_hard_ip_txs_agent:rf_sink_ready -> PCIe_hard_ip_txs_agent_rsp_fifo:out_ready
	wire          pcie_hard_ip_txs_agent_rsp_fifo_out_startofpacket;                    // PCIe_hard_ip_txs_agent_rsp_fifo:out_startofpacket -> PCIe_hard_ip_txs_agent:rf_sink_startofpacket
	wire          pcie_hard_ip_txs_agent_rsp_fifo_out_endofpacket;                      // PCIe_hard_ip_txs_agent_rsp_fifo:out_endofpacket -> PCIe_hard_ip_txs_agent:rf_sink_endofpacket
	wire          cmd_mux_005_src_valid;                                                // cmd_mux_005:src_valid -> PCIe_hard_ip_txs_agent:cp_valid
	wire  [148:0] cmd_mux_005_src_data;                                                 // cmd_mux_005:src_data -> PCIe_hard_ip_txs_agent:cp_data
	wire          cmd_mux_005_src_ready;                                                // PCIe_hard_ip_txs_agent:cp_ready -> cmd_mux_005:src_ready
	wire    [5:0] cmd_mux_005_src_channel;                                              // cmd_mux_005:src_channel -> PCIe_hard_ip_txs_agent:cp_channel
	wire          cmd_mux_005_src_startofpacket;                                        // cmd_mux_005:src_startofpacket -> PCIe_hard_ip_txs_agent:cp_startofpacket
	wire          cmd_mux_005_src_endofpacket;                                          // cmd_mux_005:src_endofpacket -> PCIe_hard_ip_txs_agent:cp_endofpacket
	wire          pcie_hard_ip_bar0_agent_cp_valid;                                     // PCIe_hard_ip_bar0_agent:cp_valid -> router:sink_valid
	wire  [148:0] pcie_hard_ip_bar0_agent_cp_data;                                      // PCIe_hard_ip_bar0_agent:cp_data -> router:sink_data
	wire          pcie_hard_ip_bar0_agent_cp_ready;                                     // router:sink_ready -> PCIe_hard_ip_bar0_agent:cp_ready
	wire          pcie_hard_ip_bar0_agent_cp_startofpacket;                             // PCIe_hard_ip_bar0_agent:cp_startofpacket -> router:sink_startofpacket
	wire          pcie_hard_ip_bar0_agent_cp_endofpacket;                               // PCIe_hard_ip_bar0_agent:cp_endofpacket -> router:sink_endofpacket
	wire          pcie_hard_ip_cra_agent_rp_valid;                                      // PCIe_hard_ip_cra_agent:rp_valid -> router_001:sink_valid
	wire  [112:0] pcie_hard_ip_cra_agent_rp_data;                                       // PCIe_hard_ip_cra_agent:rp_data -> router_001:sink_data
	wire          pcie_hard_ip_cra_agent_rp_ready;                                      // router_001:sink_ready -> PCIe_hard_ip_cra_agent:rp_ready
	wire          pcie_hard_ip_cra_agent_rp_startofpacket;                              // PCIe_hard_ip_cra_agent:rp_startofpacket -> router_001:sink_startofpacket
	wire          pcie_hard_ip_cra_agent_rp_endofpacket;                                // PCIe_hard_ip_cra_agent:rp_endofpacket -> router_001:sink_endofpacket
	wire          ramsrc_s1_agent_rp_valid;                                             // RamSrc_s1_agent:rp_valid -> router_002:sink_valid
	wire  [112:0] ramsrc_s1_agent_rp_data;                                              // RamSrc_s1_agent:rp_data -> router_002:sink_data
	wire          ramsrc_s1_agent_rp_ready;                                             // router_002:sink_ready -> RamSrc_s1_agent:rp_ready
	wire          ramsrc_s1_agent_rp_startofpacket;                                     // RamSrc_s1_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire          ramsrc_s1_agent_rp_endofpacket;                                       // RamSrc_s1_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire          ramdes_s1_agent_rp_valid;                                             // RamDes_s1_agent:rp_valid -> router_003:sink_valid
	wire  [112:0] ramdes_s1_agent_rp_data;                                              // RamDes_s1_agent:rp_data -> router_003:sink_data
	wire          ramdes_s1_agent_rp_ready;                                             // router_003:sink_ready -> RamDes_s1_agent:rp_ready
	wire          ramdes_s1_agent_rp_startofpacket;                                     // RamDes_s1_agent:rp_startofpacket -> router_003:sink_startofpacket
	wire          ramdes_s1_agent_rp_endofpacket;                                       // RamDes_s1_agent:rp_endofpacket -> router_003:sink_endofpacket
	wire          regmask_s1_agent_rp_valid;                                            // RegMask_s1_agent:rp_valid -> router_004:sink_valid
	wire  [112:0] regmask_s1_agent_rp_data;                                             // RegMask_s1_agent:rp_data -> router_004:sink_data
	wire          regmask_s1_agent_rp_ready;                                            // router_004:sink_ready -> RegMask_s1_agent:rp_ready
	wire          regmask_s1_agent_rp_startofpacket;                                    // RegMask_s1_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire          regmask_s1_agent_rp_endofpacket;                                      // RegMask_s1_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire          actuator_s1_agent_rp_valid;                                           // Actuator_s1_agent:rp_valid -> router_005:sink_valid
	wire   [85:0] actuator_s1_agent_rp_data;                                            // Actuator_s1_agent:rp_data -> router_005:sink_data
	wire          actuator_s1_agent_rp_ready;                                           // router_005:sink_ready -> Actuator_s1_agent:rp_ready
	wire          actuator_s1_agent_rp_startofpacket;                                   // Actuator_s1_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire          actuator_s1_agent_rp_endofpacket;                                     // Actuator_s1_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire          pcie_hard_ip_txs_agent_rp_valid;                                      // PCIe_hard_ip_txs_agent:rp_valid -> router_006:sink_valid
	wire  [148:0] pcie_hard_ip_txs_agent_rp_data;                                       // PCIe_hard_ip_txs_agent:rp_data -> router_006:sink_data
	wire          pcie_hard_ip_txs_agent_rp_ready;                                      // router_006:sink_ready -> PCIe_hard_ip_txs_agent:rp_ready
	wire          pcie_hard_ip_txs_agent_rp_startofpacket;                              // PCIe_hard_ip_txs_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire          pcie_hard_ip_txs_agent_rp_endofpacket;                                // PCIe_hard_ip_txs_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire          router_006_src_valid;                                                 // router_006:src_valid -> rsp_demux_005:sink_valid
	wire  [148:0] router_006_src_data;                                                  // router_006:src_data -> rsp_demux_005:sink_data
	wire          router_006_src_ready;                                                 // rsp_demux_005:sink_ready -> router_006:src_ready
	wire    [5:0] router_006_src_channel;                                               // router_006:src_channel -> rsp_demux_005:sink_channel
	wire          router_006_src_startofpacket;                                         // router_006:src_startofpacket -> rsp_demux_005:sink_startofpacket
	wire          router_006_src_endofpacket;                                           // router_006:src_endofpacket -> rsp_demux_005:sink_endofpacket
	wire          router_src_valid;                                                     // router:src_valid -> PCIe_hard_ip_bar0_limiter:cmd_sink_valid
	wire  [148:0] router_src_data;                                                      // router:src_data -> PCIe_hard_ip_bar0_limiter:cmd_sink_data
	wire          router_src_ready;                                                     // PCIe_hard_ip_bar0_limiter:cmd_sink_ready -> router:src_ready
	wire    [5:0] router_src_channel;                                                   // router:src_channel -> PCIe_hard_ip_bar0_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                             // router:src_startofpacket -> PCIe_hard_ip_bar0_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                               // router:src_endofpacket -> PCIe_hard_ip_bar0_limiter:cmd_sink_endofpacket
	wire  [148:0] pcie_hard_ip_bar0_limiter_cmd_src_data;                               // PCIe_hard_ip_bar0_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          pcie_hard_ip_bar0_limiter_cmd_src_ready;                              // cmd_demux:sink_ready -> PCIe_hard_ip_bar0_limiter:cmd_src_ready
	wire    [5:0] pcie_hard_ip_bar0_limiter_cmd_src_channel;                            // PCIe_hard_ip_bar0_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          pcie_hard_ip_bar0_limiter_cmd_src_startofpacket;                      // PCIe_hard_ip_bar0_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          pcie_hard_ip_bar0_limiter_cmd_src_endofpacket;                        // PCIe_hard_ip_bar0_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                    // rsp_mux:src_valid -> PCIe_hard_ip_bar0_limiter:rsp_sink_valid
	wire  [148:0] rsp_mux_src_data;                                                     // rsp_mux:src_data -> PCIe_hard_ip_bar0_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                                    // PCIe_hard_ip_bar0_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire    [5:0] rsp_mux_src_channel;                                                  // rsp_mux:src_channel -> PCIe_hard_ip_bar0_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                            // rsp_mux:src_startofpacket -> PCIe_hard_ip_bar0_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                              // rsp_mux:src_endofpacket -> PCIe_hard_ip_bar0_limiter:rsp_sink_endofpacket
	wire          pcie_hard_ip_bar0_limiter_rsp_src_valid;                              // PCIe_hard_ip_bar0_limiter:rsp_src_valid -> PCIe_hard_ip_bar0_agent:rp_valid
	wire  [148:0] pcie_hard_ip_bar0_limiter_rsp_src_data;                               // PCIe_hard_ip_bar0_limiter:rsp_src_data -> PCIe_hard_ip_bar0_agent:rp_data
	wire          pcie_hard_ip_bar0_limiter_rsp_src_ready;                              // PCIe_hard_ip_bar0_agent:rp_ready -> PCIe_hard_ip_bar0_limiter:rsp_src_ready
	wire    [5:0] pcie_hard_ip_bar0_limiter_rsp_src_channel;                            // PCIe_hard_ip_bar0_limiter:rsp_src_channel -> PCIe_hard_ip_bar0_agent:rp_channel
	wire          pcie_hard_ip_bar0_limiter_rsp_src_startofpacket;                      // PCIe_hard_ip_bar0_limiter:rsp_src_startofpacket -> PCIe_hard_ip_bar0_agent:rp_startofpacket
	wire          pcie_hard_ip_bar0_limiter_rsp_src_endofpacket;                        // PCIe_hard_ip_bar0_limiter:rsp_src_endofpacket -> PCIe_hard_ip_bar0_agent:rp_endofpacket
	wire          pcie_hard_ip_cra_burst_adapter_source0_valid;                         // PCIe_hard_ip_cra_burst_adapter:source0_valid -> PCIe_hard_ip_cra_agent:cp_valid
	wire  [112:0] pcie_hard_ip_cra_burst_adapter_source0_data;                          // PCIe_hard_ip_cra_burst_adapter:source0_data -> PCIe_hard_ip_cra_agent:cp_data
	wire          pcie_hard_ip_cra_burst_adapter_source0_ready;                         // PCIe_hard_ip_cra_agent:cp_ready -> PCIe_hard_ip_cra_burst_adapter:source0_ready
	wire    [5:0] pcie_hard_ip_cra_burst_adapter_source0_channel;                       // PCIe_hard_ip_cra_burst_adapter:source0_channel -> PCIe_hard_ip_cra_agent:cp_channel
	wire          pcie_hard_ip_cra_burst_adapter_source0_startofpacket;                 // PCIe_hard_ip_cra_burst_adapter:source0_startofpacket -> PCIe_hard_ip_cra_agent:cp_startofpacket
	wire          pcie_hard_ip_cra_burst_adapter_source0_endofpacket;                   // PCIe_hard_ip_cra_burst_adapter:source0_endofpacket -> PCIe_hard_ip_cra_agent:cp_endofpacket
	wire          ramsrc_s1_burst_adapter_source0_valid;                                // RamSrc_s1_burst_adapter:source0_valid -> RamSrc_s1_agent:cp_valid
	wire  [112:0] ramsrc_s1_burst_adapter_source0_data;                                 // RamSrc_s1_burst_adapter:source0_data -> RamSrc_s1_agent:cp_data
	wire          ramsrc_s1_burst_adapter_source0_ready;                                // RamSrc_s1_agent:cp_ready -> RamSrc_s1_burst_adapter:source0_ready
	wire    [5:0] ramsrc_s1_burst_adapter_source0_channel;                              // RamSrc_s1_burst_adapter:source0_channel -> RamSrc_s1_agent:cp_channel
	wire          ramsrc_s1_burst_adapter_source0_startofpacket;                        // RamSrc_s1_burst_adapter:source0_startofpacket -> RamSrc_s1_agent:cp_startofpacket
	wire          ramsrc_s1_burst_adapter_source0_endofpacket;                          // RamSrc_s1_burst_adapter:source0_endofpacket -> RamSrc_s1_agent:cp_endofpacket
	wire          ramdes_s1_burst_adapter_source0_valid;                                // RamDes_s1_burst_adapter:source0_valid -> RamDes_s1_agent:cp_valid
	wire  [112:0] ramdes_s1_burst_adapter_source0_data;                                 // RamDes_s1_burst_adapter:source0_data -> RamDes_s1_agent:cp_data
	wire          ramdes_s1_burst_adapter_source0_ready;                                // RamDes_s1_agent:cp_ready -> RamDes_s1_burst_adapter:source0_ready
	wire    [5:0] ramdes_s1_burst_adapter_source0_channel;                              // RamDes_s1_burst_adapter:source0_channel -> RamDes_s1_agent:cp_channel
	wire          ramdes_s1_burst_adapter_source0_startofpacket;                        // RamDes_s1_burst_adapter:source0_startofpacket -> RamDes_s1_agent:cp_startofpacket
	wire          ramdes_s1_burst_adapter_source0_endofpacket;                          // RamDes_s1_burst_adapter:source0_endofpacket -> RamDes_s1_agent:cp_endofpacket
	wire          regmask_s1_burst_adapter_source0_valid;                               // RegMask_s1_burst_adapter:source0_valid -> RegMask_s1_agent:cp_valid
	wire  [112:0] regmask_s1_burst_adapter_source0_data;                                // RegMask_s1_burst_adapter:source0_data -> RegMask_s1_agent:cp_data
	wire          regmask_s1_burst_adapter_source0_ready;                               // RegMask_s1_agent:cp_ready -> RegMask_s1_burst_adapter:source0_ready
	wire    [5:0] regmask_s1_burst_adapter_source0_channel;                             // RegMask_s1_burst_adapter:source0_channel -> RegMask_s1_agent:cp_channel
	wire          regmask_s1_burst_adapter_source0_startofpacket;                       // RegMask_s1_burst_adapter:source0_startofpacket -> RegMask_s1_agent:cp_startofpacket
	wire          regmask_s1_burst_adapter_source0_endofpacket;                         // RegMask_s1_burst_adapter:source0_endofpacket -> RegMask_s1_agent:cp_endofpacket
	wire          actuator_s1_burst_adapter_source0_valid;                              // Actuator_s1_burst_adapter:source0_valid -> Actuator_s1_agent:cp_valid
	wire   [85:0] actuator_s1_burst_adapter_source0_data;                               // Actuator_s1_burst_adapter:source0_data -> Actuator_s1_agent:cp_data
	wire          actuator_s1_burst_adapter_source0_ready;                              // Actuator_s1_agent:cp_ready -> Actuator_s1_burst_adapter:source0_ready
	wire    [5:0] actuator_s1_burst_adapter_source0_channel;                            // Actuator_s1_burst_adapter:source0_channel -> Actuator_s1_agent:cp_channel
	wire          actuator_s1_burst_adapter_source0_startofpacket;                      // Actuator_s1_burst_adapter:source0_startofpacket -> Actuator_s1_agent:cp_startofpacket
	wire          actuator_s1_burst_adapter_source0_endofpacket;                        // Actuator_s1_burst_adapter:source0_endofpacket -> Actuator_s1_agent:cp_endofpacket
	wire          cmd_demux_src0_valid;                                                 // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [148:0] cmd_demux_src0_data;                                                  // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                                 // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [5:0] cmd_demux_src0_channel;                                               // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                         // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                           // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                                 // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [148:0] cmd_demux_src1_data;                                                  // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_src1_ready;                                                 // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire    [5:0] cmd_demux_src1_channel;                                               // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                         // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                           // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_src2_valid;                                                 // cmd_demux:src2_valid -> cmd_mux_002:sink0_valid
	wire  [148:0] cmd_demux_src2_data;                                                  // cmd_demux:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_src2_ready;                                                 // cmd_mux_002:sink0_ready -> cmd_demux:src2_ready
	wire    [5:0] cmd_demux_src2_channel;                                               // cmd_demux:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_src2_startofpacket;                                         // cmd_demux:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_src2_endofpacket;                                           // cmd_demux:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_src3_valid;                                                 // cmd_demux:src3_valid -> cmd_mux_003:sink0_valid
	wire  [148:0] cmd_demux_src3_data;                                                  // cmd_demux:src3_data -> cmd_mux_003:sink0_data
	wire          cmd_demux_src3_ready;                                                 // cmd_mux_003:sink0_ready -> cmd_demux:src3_ready
	wire    [5:0] cmd_demux_src3_channel;                                               // cmd_demux:src3_channel -> cmd_mux_003:sink0_channel
	wire          cmd_demux_src3_startofpacket;                                         // cmd_demux:src3_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          cmd_demux_src3_endofpacket;                                           // cmd_demux:src3_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          cmd_demux_src4_valid;                                                 // cmd_demux:src4_valid -> cmd_mux_004:sink0_valid
	wire  [148:0] cmd_demux_src4_data;                                                  // cmd_demux:src4_data -> cmd_mux_004:sink0_data
	wire          cmd_demux_src4_ready;                                                 // cmd_mux_004:sink0_ready -> cmd_demux:src4_ready
	wire    [5:0] cmd_demux_src4_channel;                                               // cmd_demux:src4_channel -> cmd_mux_004:sink0_channel
	wire          cmd_demux_src4_startofpacket;                                         // cmd_demux:src4_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire          cmd_demux_src4_endofpacket;                                           // cmd_demux:src4_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire          cmd_demux_src5_valid;                                                 // cmd_demux:src5_valid -> cmd_mux_005:sink0_valid
	wire  [148:0] cmd_demux_src5_data;                                                  // cmd_demux:src5_data -> cmd_mux_005:sink0_data
	wire          cmd_demux_src5_ready;                                                 // cmd_mux_005:sink0_ready -> cmd_demux:src5_ready
	wire    [5:0] cmd_demux_src5_channel;                                               // cmd_demux:src5_channel -> cmd_mux_005:sink0_channel
	wire          cmd_demux_src5_startofpacket;                                         // cmd_demux:src5_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire          cmd_demux_src5_endofpacket;                                           // cmd_demux:src5_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire          rsp_demux_src0_valid;                                                 // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [148:0] rsp_demux_src0_data;                                                  // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                                 // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [5:0] rsp_demux_src0_channel;                                               // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                         // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                           // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                             // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [148:0] rsp_demux_001_src0_data;                                              // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_001_src0_ready;                                             // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire    [5:0] rsp_demux_001_src0_channel;                                           // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                                     // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                       // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_002_src0_valid;                                             // rsp_demux_002:src0_valid -> rsp_mux:sink2_valid
	wire  [148:0] rsp_demux_002_src0_data;                                              // rsp_demux_002:src0_data -> rsp_mux:sink2_data
	wire          rsp_demux_002_src0_ready;                                             // rsp_mux:sink2_ready -> rsp_demux_002:src0_ready
	wire    [5:0] rsp_demux_002_src0_channel;                                           // rsp_demux_002:src0_channel -> rsp_mux:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                                     // rsp_demux_002:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                       // rsp_demux_002:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire          rsp_demux_003_src0_valid;                                             // rsp_demux_003:src0_valid -> rsp_mux:sink3_valid
	wire  [148:0] rsp_demux_003_src0_data;                                              // rsp_demux_003:src0_data -> rsp_mux:sink3_data
	wire          rsp_demux_003_src0_ready;                                             // rsp_mux:sink3_ready -> rsp_demux_003:src0_ready
	wire    [5:0] rsp_demux_003_src0_channel;                                           // rsp_demux_003:src0_channel -> rsp_mux:sink3_channel
	wire          rsp_demux_003_src0_startofpacket;                                     // rsp_demux_003:src0_startofpacket -> rsp_mux:sink3_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                       // rsp_demux_003:src0_endofpacket -> rsp_mux:sink3_endofpacket
	wire          rsp_demux_004_src0_valid;                                             // rsp_demux_004:src0_valid -> rsp_mux:sink4_valid
	wire  [148:0] rsp_demux_004_src0_data;                                              // rsp_demux_004:src0_data -> rsp_mux:sink4_data
	wire          rsp_demux_004_src0_ready;                                             // rsp_mux:sink4_ready -> rsp_demux_004:src0_ready
	wire    [5:0] rsp_demux_004_src0_channel;                                           // rsp_demux_004:src0_channel -> rsp_mux:sink4_channel
	wire          rsp_demux_004_src0_startofpacket;                                     // rsp_demux_004:src0_startofpacket -> rsp_mux:sink4_startofpacket
	wire          rsp_demux_004_src0_endofpacket;                                       // rsp_demux_004:src0_endofpacket -> rsp_mux:sink4_endofpacket
	wire          rsp_demux_005_src0_valid;                                             // rsp_demux_005:src0_valid -> rsp_mux:sink5_valid
	wire  [148:0] rsp_demux_005_src0_data;                                              // rsp_demux_005:src0_data -> rsp_mux:sink5_data
	wire          rsp_demux_005_src0_ready;                                             // rsp_mux:sink5_ready -> rsp_demux_005:src0_ready
	wire    [5:0] rsp_demux_005_src0_channel;                                           // rsp_demux_005:src0_channel -> rsp_mux:sink5_channel
	wire          rsp_demux_005_src0_startofpacket;                                     // rsp_demux_005:src0_startofpacket -> rsp_mux:sink5_startofpacket
	wire          rsp_demux_005_src0_endofpacket;                                       // rsp_demux_005:src0_endofpacket -> rsp_mux:sink5_endofpacket
	wire          router_001_src_valid;                                                 // router_001:src_valid -> PCIe_hard_ip_cra_rsp_width_adapter:in_valid
	wire  [112:0] router_001_src_data;                                                  // router_001:src_data -> PCIe_hard_ip_cra_rsp_width_adapter:in_data
	wire          router_001_src_ready;                                                 // PCIe_hard_ip_cra_rsp_width_adapter:in_ready -> router_001:src_ready
	wire    [5:0] router_001_src_channel;                                               // router_001:src_channel -> PCIe_hard_ip_cra_rsp_width_adapter:in_channel
	wire          router_001_src_startofpacket;                                         // router_001:src_startofpacket -> PCIe_hard_ip_cra_rsp_width_adapter:in_startofpacket
	wire          router_001_src_endofpacket;                                           // router_001:src_endofpacket -> PCIe_hard_ip_cra_rsp_width_adapter:in_endofpacket
	wire          pcie_hard_ip_cra_rsp_width_adapter_src_valid;                         // PCIe_hard_ip_cra_rsp_width_adapter:out_valid -> rsp_demux:sink_valid
	wire  [148:0] pcie_hard_ip_cra_rsp_width_adapter_src_data;                          // PCIe_hard_ip_cra_rsp_width_adapter:out_data -> rsp_demux:sink_data
	wire          pcie_hard_ip_cra_rsp_width_adapter_src_ready;                         // rsp_demux:sink_ready -> PCIe_hard_ip_cra_rsp_width_adapter:out_ready
	wire    [5:0] pcie_hard_ip_cra_rsp_width_adapter_src_channel;                       // PCIe_hard_ip_cra_rsp_width_adapter:out_channel -> rsp_demux:sink_channel
	wire          pcie_hard_ip_cra_rsp_width_adapter_src_startofpacket;                 // PCIe_hard_ip_cra_rsp_width_adapter:out_startofpacket -> rsp_demux:sink_startofpacket
	wire          pcie_hard_ip_cra_rsp_width_adapter_src_endofpacket;                   // PCIe_hard_ip_cra_rsp_width_adapter:out_endofpacket -> rsp_demux:sink_endofpacket
	wire          router_002_src_valid;                                                 // router_002:src_valid -> RamSrc_s1_rsp_width_adapter:in_valid
	wire  [112:0] router_002_src_data;                                                  // router_002:src_data -> RamSrc_s1_rsp_width_adapter:in_data
	wire          router_002_src_ready;                                                 // RamSrc_s1_rsp_width_adapter:in_ready -> router_002:src_ready
	wire    [5:0] router_002_src_channel;                                               // router_002:src_channel -> RamSrc_s1_rsp_width_adapter:in_channel
	wire          router_002_src_startofpacket;                                         // router_002:src_startofpacket -> RamSrc_s1_rsp_width_adapter:in_startofpacket
	wire          router_002_src_endofpacket;                                           // router_002:src_endofpacket -> RamSrc_s1_rsp_width_adapter:in_endofpacket
	wire          ramsrc_s1_rsp_width_adapter_src_valid;                                // RamSrc_s1_rsp_width_adapter:out_valid -> rsp_demux_001:sink_valid
	wire  [148:0] ramsrc_s1_rsp_width_adapter_src_data;                                 // RamSrc_s1_rsp_width_adapter:out_data -> rsp_demux_001:sink_data
	wire          ramsrc_s1_rsp_width_adapter_src_ready;                                // rsp_demux_001:sink_ready -> RamSrc_s1_rsp_width_adapter:out_ready
	wire    [5:0] ramsrc_s1_rsp_width_adapter_src_channel;                              // RamSrc_s1_rsp_width_adapter:out_channel -> rsp_demux_001:sink_channel
	wire          ramsrc_s1_rsp_width_adapter_src_startofpacket;                        // RamSrc_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          ramsrc_s1_rsp_width_adapter_src_endofpacket;                          // RamSrc_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          router_003_src_valid;                                                 // router_003:src_valid -> RamDes_s1_rsp_width_adapter:in_valid
	wire  [112:0] router_003_src_data;                                                  // router_003:src_data -> RamDes_s1_rsp_width_adapter:in_data
	wire          router_003_src_ready;                                                 // RamDes_s1_rsp_width_adapter:in_ready -> router_003:src_ready
	wire    [5:0] router_003_src_channel;                                               // router_003:src_channel -> RamDes_s1_rsp_width_adapter:in_channel
	wire          router_003_src_startofpacket;                                         // router_003:src_startofpacket -> RamDes_s1_rsp_width_adapter:in_startofpacket
	wire          router_003_src_endofpacket;                                           // router_003:src_endofpacket -> RamDes_s1_rsp_width_adapter:in_endofpacket
	wire          ramdes_s1_rsp_width_adapter_src_valid;                                // RamDes_s1_rsp_width_adapter:out_valid -> rsp_demux_002:sink_valid
	wire  [148:0] ramdes_s1_rsp_width_adapter_src_data;                                 // RamDes_s1_rsp_width_adapter:out_data -> rsp_demux_002:sink_data
	wire          ramdes_s1_rsp_width_adapter_src_ready;                                // rsp_demux_002:sink_ready -> RamDes_s1_rsp_width_adapter:out_ready
	wire    [5:0] ramdes_s1_rsp_width_adapter_src_channel;                              // RamDes_s1_rsp_width_adapter:out_channel -> rsp_demux_002:sink_channel
	wire          ramdes_s1_rsp_width_adapter_src_startofpacket;                        // RamDes_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          ramdes_s1_rsp_width_adapter_src_endofpacket;                          // RamDes_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          router_004_src_valid;                                                 // router_004:src_valid -> RegMask_s1_rsp_width_adapter:in_valid
	wire  [112:0] router_004_src_data;                                                  // router_004:src_data -> RegMask_s1_rsp_width_adapter:in_data
	wire          router_004_src_ready;                                                 // RegMask_s1_rsp_width_adapter:in_ready -> router_004:src_ready
	wire    [5:0] router_004_src_channel;                                               // router_004:src_channel -> RegMask_s1_rsp_width_adapter:in_channel
	wire          router_004_src_startofpacket;                                         // router_004:src_startofpacket -> RegMask_s1_rsp_width_adapter:in_startofpacket
	wire          router_004_src_endofpacket;                                           // router_004:src_endofpacket -> RegMask_s1_rsp_width_adapter:in_endofpacket
	wire          regmask_s1_rsp_width_adapter_src_valid;                               // RegMask_s1_rsp_width_adapter:out_valid -> rsp_demux_003:sink_valid
	wire  [148:0] regmask_s1_rsp_width_adapter_src_data;                                // RegMask_s1_rsp_width_adapter:out_data -> rsp_demux_003:sink_data
	wire          regmask_s1_rsp_width_adapter_src_ready;                               // rsp_demux_003:sink_ready -> RegMask_s1_rsp_width_adapter:out_ready
	wire    [5:0] regmask_s1_rsp_width_adapter_src_channel;                             // RegMask_s1_rsp_width_adapter:out_channel -> rsp_demux_003:sink_channel
	wire          regmask_s1_rsp_width_adapter_src_startofpacket;                       // RegMask_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          regmask_s1_rsp_width_adapter_src_endofpacket;                         // RegMask_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          router_005_src_valid;                                                 // router_005:src_valid -> Actuator_s1_rsp_width_adapter:in_valid
	wire   [85:0] router_005_src_data;                                                  // router_005:src_data -> Actuator_s1_rsp_width_adapter:in_data
	wire          router_005_src_ready;                                                 // Actuator_s1_rsp_width_adapter:in_ready -> router_005:src_ready
	wire    [5:0] router_005_src_channel;                                               // router_005:src_channel -> Actuator_s1_rsp_width_adapter:in_channel
	wire          router_005_src_startofpacket;                                         // router_005:src_startofpacket -> Actuator_s1_rsp_width_adapter:in_startofpacket
	wire          router_005_src_endofpacket;                                           // router_005:src_endofpacket -> Actuator_s1_rsp_width_adapter:in_endofpacket
	wire          actuator_s1_rsp_width_adapter_src_valid;                              // Actuator_s1_rsp_width_adapter:out_valid -> rsp_demux_004:sink_valid
	wire  [148:0] actuator_s1_rsp_width_adapter_src_data;                               // Actuator_s1_rsp_width_adapter:out_data -> rsp_demux_004:sink_data
	wire          actuator_s1_rsp_width_adapter_src_ready;                              // rsp_demux_004:sink_ready -> Actuator_s1_rsp_width_adapter:out_ready
	wire    [5:0] actuator_s1_rsp_width_adapter_src_channel;                            // Actuator_s1_rsp_width_adapter:out_channel -> rsp_demux_004:sink_channel
	wire          actuator_s1_rsp_width_adapter_src_startofpacket;                      // Actuator_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_004:sink_startofpacket
	wire          actuator_s1_rsp_width_adapter_src_endofpacket;                        // Actuator_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_004:sink_endofpacket
	wire          cmd_mux_src_valid;                                                    // cmd_mux:src_valid -> PCIe_hard_ip_cra_cmd_width_adapter:in_valid
	wire  [148:0] cmd_mux_src_data;                                                     // cmd_mux:src_data -> PCIe_hard_ip_cra_cmd_width_adapter:in_data
	wire          cmd_mux_src_ready;                                                    // PCIe_hard_ip_cra_cmd_width_adapter:in_ready -> cmd_mux:src_ready
	wire    [5:0] cmd_mux_src_channel;                                                  // cmd_mux:src_channel -> PCIe_hard_ip_cra_cmd_width_adapter:in_channel
	wire          cmd_mux_src_startofpacket;                                            // cmd_mux:src_startofpacket -> PCIe_hard_ip_cra_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_src_endofpacket;                                              // cmd_mux:src_endofpacket -> PCIe_hard_ip_cra_cmd_width_adapter:in_endofpacket
	wire          pcie_hard_ip_cra_cmd_width_adapter_src_valid;                         // PCIe_hard_ip_cra_cmd_width_adapter:out_valid -> PCIe_hard_ip_cra_burst_adapter:sink0_valid
	wire  [112:0] pcie_hard_ip_cra_cmd_width_adapter_src_data;                          // PCIe_hard_ip_cra_cmd_width_adapter:out_data -> PCIe_hard_ip_cra_burst_adapter:sink0_data
	wire          pcie_hard_ip_cra_cmd_width_adapter_src_ready;                         // PCIe_hard_ip_cra_burst_adapter:sink0_ready -> PCIe_hard_ip_cra_cmd_width_adapter:out_ready
	wire    [5:0] pcie_hard_ip_cra_cmd_width_adapter_src_channel;                       // PCIe_hard_ip_cra_cmd_width_adapter:out_channel -> PCIe_hard_ip_cra_burst_adapter:sink0_channel
	wire          pcie_hard_ip_cra_cmd_width_adapter_src_startofpacket;                 // PCIe_hard_ip_cra_cmd_width_adapter:out_startofpacket -> PCIe_hard_ip_cra_burst_adapter:sink0_startofpacket
	wire          pcie_hard_ip_cra_cmd_width_adapter_src_endofpacket;                   // PCIe_hard_ip_cra_cmd_width_adapter:out_endofpacket -> PCIe_hard_ip_cra_burst_adapter:sink0_endofpacket
	wire          cmd_mux_001_src_valid;                                                // cmd_mux_001:src_valid -> RamSrc_s1_cmd_width_adapter:in_valid
	wire  [148:0] cmd_mux_001_src_data;                                                 // cmd_mux_001:src_data -> RamSrc_s1_cmd_width_adapter:in_data
	wire          cmd_mux_001_src_ready;                                                // RamSrc_s1_cmd_width_adapter:in_ready -> cmd_mux_001:src_ready
	wire    [5:0] cmd_mux_001_src_channel;                                              // cmd_mux_001:src_channel -> RamSrc_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_001_src_startofpacket;                                        // cmd_mux_001:src_startofpacket -> RamSrc_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                          // cmd_mux_001:src_endofpacket -> RamSrc_s1_cmd_width_adapter:in_endofpacket
	wire          ramsrc_s1_cmd_width_adapter_src_valid;                                // RamSrc_s1_cmd_width_adapter:out_valid -> RamSrc_s1_burst_adapter:sink0_valid
	wire  [112:0] ramsrc_s1_cmd_width_adapter_src_data;                                 // RamSrc_s1_cmd_width_adapter:out_data -> RamSrc_s1_burst_adapter:sink0_data
	wire          ramsrc_s1_cmd_width_adapter_src_ready;                                // RamSrc_s1_burst_adapter:sink0_ready -> RamSrc_s1_cmd_width_adapter:out_ready
	wire    [5:0] ramsrc_s1_cmd_width_adapter_src_channel;                              // RamSrc_s1_cmd_width_adapter:out_channel -> RamSrc_s1_burst_adapter:sink0_channel
	wire          ramsrc_s1_cmd_width_adapter_src_startofpacket;                        // RamSrc_s1_cmd_width_adapter:out_startofpacket -> RamSrc_s1_burst_adapter:sink0_startofpacket
	wire          ramsrc_s1_cmd_width_adapter_src_endofpacket;                          // RamSrc_s1_cmd_width_adapter:out_endofpacket -> RamSrc_s1_burst_adapter:sink0_endofpacket
	wire          cmd_mux_002_src_valid;                                                // cmd_mux_002:src_valid -> RamDes_s1_cmd_width_adapter:in_valid
	wire  [148:0] cmd_mux_002_src_data;                                                 // cmd_mux_002:src_data -> RamDes_s1_cmd_width_adapter:in_data
	wire          cmd_mux_002_src_ready;                                                // RamDes_s1_cmd_width_adapter:in_ready -> cmd_mux_002:src_ready
	wire    [5:0] cmd_mux_002_src_channel;                                              // cmd_mux_002:src_channel -> RamDes_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_002_src_startofpacket;                                        // cmd_mux_002:src_startofpacket -> RamDes_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                          // cmd_mux_002:src_endofpacket -> RamDes_s1_cmd_width_adapter:in_endofpacket
	wire          ramdes_s1_cmd_width_adapter_src_valid;                                // RamDes_s1_cmd_width_adapter:out_valid -> RamDes_s1_burst_adapter:sink0_valid
	wire  [112:0] ramdes_s1_cmd_width_adapter_src_data;                                 // RamDes_s1_cmd_width_adapter:out_data -> RamDes_s1_burst_adapter:sink0_data
	wire          ramdes_s1_cmd_width_adapter_src_ready;                                // RamDes_s1_burst_adapter:sink0_ready -> RamDes_s1_cmd_width_adapter:out_ready
	wire    [5:0] ramdes_s1_cmd_width_adapter_src_channel;                              // RamDes_s1_cmd_width_adapter:out_channel -> RamDes_s1_burst_adapter:sink0_channel
	wire          ramdes_s1_cmd_width_adapter_src_startofpacket;                        // RamDes_s1_cmd_width_adapter:out_startofpacket -> RamDes_s1_burst_adapter:sink0_startofpacket
	wire          ramdes_s1_cmd_width_adapter_src_endofpacket;                          // RamDes_s1_cmd_width_adapter:out_endofpacket -> RamDes_s1_burst_adapter:sink0_endofpacket
	wire          cmd_mux_003_src_valid;                                                // cmd_mux_003:src_valid -> RegMask_s1_cmd_width_adapter:in_valid
	wire  [148:0] cmd_mux_003_src_data;                                                 // cmd_mux_003:src_data -> RegMask_s1_cmd_width_adapter:in_data
	wire          cmd_mux_003_src_ready;                                                // RegMask_s1_cmd_width_adapter:in_ready -> cmd_mux_003:src_ready
	wire    [5:0] cmd_mux_003_src_channel;                                              // cmd_mux_003:src_channel -> RegMask_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_003_src_startofpacket;                                        // cmd_mux_003:src_startofpacket -> RegMask_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                          // cmd_mux_003:src_endofpacket -> RegMask_s1_cmd_width_adapter:in_endofpacket
	wire          regmask_s1_cmd_width_adapter_src_valid;                               // RegMask_s1_cmd_width_adapter:out_valid -> RegMask_s1_burst_adapter:sink0_valid
	wire  [112:0] regmask_s1_cmd_width_adapter_src_data;                                // RegMask_s1_cmd_width_adapter:out_data -> RegMask_s1_burst_adapter:sink0_data
	wire          regmask_s1_cmd_width_adapter_src_ready;                               // RegMask_s1_burst_adapter:sink0_ready -> RegMask_s1_cmd_width_adapter:out_ready
	wire    [5:0] regmask_s1_cmd_width_adapter_src_channel;                             // RegMask_s1_cmd_width_adapter:out_channel -> RegMask_s1_burst_adapter:sink0_channel
	wire          regmask_s1_cmd_width_adapter_src_startofpacket;                       // RegMask_s1_cmd_width_adapter:out_startofpacket -> RegMask_s1_burst_adapter:sink0_startofpacket
	wire          regmask_s1_cmd_width_adapter_src_endofpacket;                         // RegMask_s1_cmd_width_adapter:out_endofpacket -> RegMask_s1_burst_adapter:sink0_endofpacket
	wire          cmd_mux_004_src_valid;                                                // cmd_mux_004:src_valid -> Actuator_s1_cmd_width_adapter:in_valid
	wire  [148:0] cmd_mux_004_src_data;                                                 // cmd_mux_004:src_data -> Actuator_s1_cmd_width_adapter:in_data
	wire          cmd_mux_004_src_ready;                                                // Actuator_s1_cmd_width_adapter:in_ready -> cmd_mux_004:src_ready
	wire    [5:0] cmd_mux_004_src_channel;                                              // cmd_mux_004:src_channel -> Actuator_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_004_src_startofpacket;                                        // cmd_mux_004:src_startofpacket -> Actuator_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_004_src_endofpacket;                                          // cmd_mux_004:src_endofpacket -> Actuator_s1_cmd_width_adapter:in_endofpacket
	wire          actuator_s1_cmd_width_adapter_src_valid;                              // Actuator_s1_cmd_width_adapter:out_valid -> Actuator_s1_burst_adapter:sink0_valid
	wire   [85:0] actuator_s1_cmd_width_adapter_src_data;                               // Actuator_s1_cmd_width_adapter:out_data -> Actuator_s1_burst_adapter:sink0_data
	wire          actuator_s1_cmd_width_adapter_src_ready;                              // Actuator_s1_burst_adapter:sink0_ready -> Actuator_s1_cmd_width_adapter:out_ready
	wire    [5:0] actuator_s1_cmd_width_adapter_src_channel;                            // Actuator_s1_cmd_width_adapter:out_channel -> Actuator_s1_burst_adapter:sink0_channel
	wire          actuator_s1_cmd_width_adapter_src_startofpacket;                      // Actuator_s1_cmd_width_adapter:out_startofpacket -> Actuator_s1_burst_adapter:sink0_startofpacket
	wire          actuator_s1_cmd_width_adapter_src_endofpacket;                        // Actuator_s1_cmd_width_adapter:out_endofpacket -> Actuator_s1_burst_adapter:sink0_endofpacket
	wire    [5:0] pcie_hard_ip_bar0_limiter_cmd_valid_data;                             // PCIe_hard_ip_bar0_limiter:cmd_src_valid -> cmd_demux:sink_valid
	wire          pcie_hard_ip_cra_agent_rdata_fifo_src_valid;                          // PCIe_hard_ip_cra_agent:rdata_fifo_src_valid -> avalon_st_adapter:in_0_valid
	wire   [33:0] pcie_hard_ip_cra_agent_rdata_fifo_src_data;                           // PCIe_hard_ip_cra_agent:rdata_fifo_src_data -> avalon_st_adapter:in_0_data
	wire          pcie_hard_ip_cra_agent_rdata_fifo_src_ready;                          // avalon_st_adapter:in_0_ready -> PCIe_hard_ip_cra_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_out_0_valid;                                        // avalon_st_adapter:out_0_valid -> PCIe_hard_ip_cra_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_out_0_data;                                         // avalon_st_adapter:out_0_data -> PCIe_hard_ip_cra_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_out_0_ready;                                        // PCIe_hard_ip_cra_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire    [0:0] avalon_st_adapter_out_0_error;                                        // avalon_st_adapter:out_0_error -> PCIe_hard_ip_cra_agent:rdata_fifo_sink_error
	wire          ramsrc_s1_agent_rdata_fifo_src_valid;                                 // RamSrc_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_001:in_0_valid
	wire   [33:0] ramsrc_s1_agent_rdata_fifo_src_data;                                  // RamSrc_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_001:in_0_data
	wire          ramsrc_s1_agent_rdata_fifo_src_ready;                                 // avalon_st_adapter_001:in_0_ready -> RamSrc_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_001_out_0_valid;                                    // avalon_st_adapter_001:out_0_valid -> RamSrc_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_001_out_0_data;                                     // avalon_st_adapter_001:out_0_data -> RamSrc_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_001_out_0_ready;                                    // RamSrc_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire    [0:0] avalon_st_adapter_001_out_0_error;                                    // avalon_st_adapter_001:out_0_error -> RamSrc_s1_agent:rdata_fifo_sink_error
	wire          ramdes_s1_agent_rdata_fifo_src_valid;                                 // RamDes_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_002:in_0_valid
	wire   [33:0] ramdes_s1_agent_rdata_fifo_src_data;                                  // RamDes_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_002:in_0_data
	wire          ramdes_s1_agent_rdata_fifo_src_ready;                                 // avalon_st_adapter_002:in_0_ready -> RamDes_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_002_out_0_valid;                                    // avalon_st_adapter_002:out_0_valid -> RamDes_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_002_out_0_data;                                     // avalon_st_adapter_002:out_0_data -> RamDes_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_002_out_0_ready;                                    // RamDes_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_002:out_0_ready
	wire    [0:0] avalon_st_adapter_002_out_0_error;                                    // avalon_st_adapter_002:out_0_error -> RamDes_s1_agent:rdata_fifo_sink_error
	wire          regmask_s1_agent_rdata_fifo_src_valid;                                // RegMask_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_003:in_0_valid
	wire   [33:0] regmask_s1_agent_rdata_fifo_src_data;                                 // RegMask_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_003:in_0_data
	wire          regmask_s1_agent_rdata_fifo_src_ready;                                // avalon_st_adapter_003:in_0_ready -> RegMask_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_003_out_0_valid;                                    // avalon_st_adapter_003:out_0_valid -> RegMask_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_003_out_0_data;                                     // avalon_st_adapter_003:out_0_data -> RegMask_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_003_out_0_ready;                                    // RegMask_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_003:out_0_ready
	wire    [0:0] avalon_st_adapter_003_out_0_error;                                    // avalon_st_adapter_003:out_0_error -> RegMask_s1_agent:rdata_fifo_sink_error
	wire          actuator_s1_agent_rdata_fifo_src_valid;                               // Actuator_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_004:in_0_valid
	wire    [9:0] actuator_s1_agent_rdata_fifo_src_data;                                // Actuator_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_004:in_0_data
	wire          actuator_s1_agent_rdata_fifo_src_ready;                               // avalon_st_adapter_004:in_0_ready -> Actuator_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_004_out_0_valid;                                    // avalon_st_adapter_004:out_0_valid -> Actuator_s1_agent:rdata_fifo_sink_valid
	wire    [9:0] avalon_st_adapter_004_out_0_data;                                     // avalon_st_adapter_004:out_0_data -> Actuator_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_004_out_0_ready;                                    // Actuator_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_004:out_0_ready
	wire    [0:0] avalon_st_adapter_004_out_0_error;                                    // avalon_st_adapter_004:out_0_error -> Actuator_s1_agent:rdata_fifo_sink_error
	wire          pcie_hard_ip_txs_agent_rdata_fifo_src_valid;                          // PCIe_hard_ip_txs_agent:rdata_fifo_src_valid -> avalon_st_adapter_005:in_0_valid
	wire   [65:0] pcie_hard_ip_txs_agent_rdata_fifo_src_data;                           // PCIe_hard_ip_txs_agent:rdata_fifo_src_data -> avalon_st_adapter_005:in_0_data
	wire          pcie_hard_ip_txs_agent_rdata_fifo_src_ready;                          // avalon_st_adapter_005:in_0_ready -> PCIe_hard_ip_txs_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_005_out_0_valid;                                    // avalon_st_adapter_005:out_0_valid -> PCIe_hard_ip_txs_agent:rdata_fifo_sink_valid
	wire   [65:0] avalon_st_adapter_005_out_0_data;                                     // avalon_st_adapter_005:out_0_data -> PCIe_hard_ip_txs_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_005_out_0_ready;                                    // PCIe_hard_ip_txs_agent:rdata_fifo_sink_ready -> avalon_st_adapter_005:out_0_ready
	wire    [0:0] avalon_st_adapter_005_out_0_error;                                    // avalon_st_adapter_005:out_0_error -> PCIe_hard_ip_txs_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (64),
		.AV_BURSTCOUNT_W             (7),
		.AV_BYTEENABLE_W             (8),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (10),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (8),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (1),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) pcie_hard_ip_bar0_translator (
		.clk                    (PCIe_hard_ip_pcie_core_clk_clk),                                       //                       clk.clk
		.reset                  (RamSrc_reset_reset_bridge_in_reset_reset),                             //                     reset.reset
		.uav_address            (pcie_hard_ip_bar0_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (pcie_hard_ip_bar0_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (pcie_hard_ip_bar0_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (pcie_hard_ip_bar0_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (pcie_hard_ip_bar0_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (pcie_hard_ip_bar0_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (pcie_hard_ip_bar0_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (pcie_hard_ip_bar0_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (pcie_hard_ip_bar0_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (pcie_hard_ip_bar0_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (pcie_hard_ip_bar0_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (PCIe_hard_ip_bar0_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (PCIe_hard_ip_bar0_waitrequest),                                        //                          .waitrequest
		.av_burstcount          (PCIe_hard_ip_bar0_burstcount),                                         //                          .burstcount
		.av_byteenable          (PCIe_hard_ip_bar0_byteenable),                                         //                          .byteenable
		.av_read                (PCIe_hard_ip_bar0_read),                                               //                          .read
		.av_readdata            (PCIe_hard_ip_bar0_readdata),                                           //                          .readdata
		.av_readdatavalid       (PCIe_hard_ip_bar0_readdatavalid),                                      //                          .readdatavalid
		.av_write               (PCIe_hard_ip_bar0_write),                                              //                          .write
		.av_writedata           (PCIe_hard_ip_bar0_writedata),                                          //                          .writedata
		.av_beginbursttransfer  (1'b0),                                                                 //               (terminated)
		.av_begintransfer       (1'b0),                                                                 //               (terminated)
		.av_chipselect          (1'b0),                                                                 //               (terminated)
		.av_lock                (1'b0),                                                                 //               (terminated)
		.av_debugaccess         (1'b0),                                                                 //               (terminated)
		.uav_clken              (),                                                                     //               (terminated)
		.av_clken               (1'b1),                                                                 //               (terminated)
		.uav_response           (2'b00),                                                                //               (terminated)
		.av_response            (),                                                                     //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                 //               (terminated)
		.av_writeresponsevalid  ()                                                                      //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (12),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (1),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pcie_hard_ip_cra_translator (
		.clk                    (PCIe_hard_ip_pcie_core_clk_clk),           //                      clk.clk
		.reset                  (RamSrc_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (pcie_hard_ip_cra_agent_m0_address),        // avalon_universal_slave_0.address
		.uav_burstcount         (pcie_hard_ip_cra_agent_m0_burstcount),     //                         .burstcount
		.uav_read               (pcie_hard_ip_cra_agent_m0_read),           //                         .read
		.uav_write              (pcie_hard_ip_cra_agent_m0_write),          //                         .write
		.uav_waitrequest        (pcie_hard_ip_cra_agent_m0_waitrequest),    //                         .waitrequest
		.uav_readdatavalid      (pcie_hard_ip_cra_agent_m0_readdatavalid),  //                         .readdatavalid
		.uav_byteenable         (pcie_hard_ip_cra_agent_m0_byteenable),     //                         .byteenable
		.uav_readdata           (pcie_hard_ip_cra_agent_m0_readdata),       //                         .readdata
		.uav_writedata          (pcie_hard_ip_cra_agent_m0_writedata),      //                         .writedata
		.uav_lock               (pcie_hard_ip_cra_agent_m0_lock),           //                         .lock
		.uav_debugaccess        (pcie_hard_ip_cra_agent_m0_debugaccess),    //                         .debugaccess
		.av_address             (PCIe_hard_ip_cra_address),                 //      avalon_anti_slave_0.address
		.av_write               (PCIe_hard_ip_cra_write),                   //                         .write
		.av_read                (PCIe_hard_ip_cra_read),                    //                         .read
		.av_readdata            (PCIe_hard_ip_cra_readdata),                //                         .readdata
		.av_writedata           (PCIe_hard_ip_cra_writedata),               //                         .writedata
		.av_byteenable          (PCIe_hard_ip_cra_byteenable),              //                         .byteenable
		.av_waitrequest         (PCIe_hard_ip_cra_waitrequest),             //                         .waitrequest
		.av_chipselect          (PCIe_hard_ip_cra_chipselect),              //                         .chipselect
		.av_begintransfer       (),                                         //              (terminated)
		.av_beginbursttransfer  (),                                         //              (terminated)
		.av_burstcount          (),                                         //              (terminated)
		.av_readdatavalid       (1'b0),                                     //              (terminated)
		.av_writebyteenable     (),                                         //              (terminated)
		.av_lock                (),                                         //              (terminated)
		.av_clken               (),                                         //              (terminated)
		.uav_clken              (1'b0),                                     //              (terminated)
		.av_debugaccess         (),                                         //              (terminated)
		.av_outputenable        (),                                         //              (terminated)
		.uav_response           (),                                         //              (terminated)
		.av_response            (2'b00),                                    //              (terminated)
		.uav_writeresponsevalid (),                                         //              (terminated)
		.av_writeresponsevalid  (1'b0)                                      //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (10),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) ramsrc_s1_translator (
		.clk                    (PCIe_hard_ip_pcie_core_clk_clk),           //                      clk.clk
		.reset                  (RamSrc_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (ramsrc_s1_agent_m0_address),               // avalon_universal_slave_0.address
		.uav_burstcount         (ramsrc_s1_agent_m0_burstcount),            //                         .burstcount
		.uav_read               (ramsrc_s1_agent_m0_read),                  //                         .read
		.uav_write              (ramsrc_s1_agent_m0_write),                 //                         .write
		.uav_waitrequest        (ramsrc_s1_agent_m0_waitrequest),           //                         .waitrequest
		.uav_readdatavalid      (ramsrc_s1_agent_m0_readdatavalid),         //                         .readdatavalid
		.uav_byteenable         (ramsrc_s1_agent_m0_byteenable),            //                         .byteenable
		.uav_readdata           (ramsrc_s1_agent_m0_readdata),              //                         .readdata
		.uav_writedata          (ramsrc_s1_agent_m0_writedata),             //                         .writedata
		.uav_lock               (ramsrc_s1_agent_m0_lock),                  //                         .lock
		.uav_debugaccess        (ramsrc_s1_agent_m0_debugaccess),           //                         .debugaccess
		.av_address             (RamSrc_s1_address),                        //      avalon_anti_slave_0.address
		.av_write               (RamSrc_s1_write),                          //                         .write
		.av_readdata            (RamSrc_s1_readdata),                       //                         .readdata
		.av_writedata           (RamSrc_s1_writedata),                      //                         .writedata
		.av_read                (),                                         //              (terminated)
		.av_begintransfer       (),                                         //              (terminated)
		.av_beginbursttransfer  (),                                         //              (terminated)
		.av_burstcount          (),                                         //              (terminated)
		.av_byteenable          (),                                         //              (terminated)
		.av_readdatavalid       (1'b0),                                     //              (terminated)
		.av_waitrequest         (1'b0),                                     //              (terminated)
		.av_writebyteenable     (),                                         //              (terminated)
		.av_lock                (),                                         //              (terminated)
		.av_chipselect          (),                                         //              (terminated)
		.av_clken               (),                                         //              (terminated)
		.uav_clken              (1'b0),                                     //              (terminated)
		.av_debugaccess         (),                                         //              (terminated)
		.av_outputenable        (),                                         //              (terminated)
		.uav_response           (),                                         //              (terminated)
		.av_response            (2'b00),                                    //              (terminated)
		.uav_writeresponsevalid (),                                         //              (terminated)
		.av_writeresponsevalid  (1'b0)                                      //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (10),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) ramdes_s1_translator (
		.clk                    (PCIe_hard_ip_pcie_core_clk_clk),           //                      clk.clk
		.reset                  (RamSrc_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (ramdes_s1_agent_m0_address),               // avalon_universal_slave_0.address
		.uav_burstcount         (ramdes_s1_agent_m0_burstcount),            //                         .burstcount
		.uav_read               (ramdes_s1_agent_m0_read),                  //                         .read
		.uav_write              (ramdes_s1_agent_m0_write),                 //                         .write
		.uav_waitrequest        (ramdes_s1_agent_m0_waitrequest),           //                         .waitrequest
		.uav_readdatavalid      (ramdes_s1_agent_m0_readdatavalid),         //                         .readdatavalid
		.uav_byteenable         (ramdes_s1_agent_m0_byteenable),            //                         .byteenable
		.uav_readdata           (ramdes_s1_agent_m0_readdata),              //                         .readdata
		.uav_writedata          (ramdes_s1_agent_m0_writedata),             //                         .writedata
		.uav_lock               (ramdes_s1_agent_m0_lock),                  //                         .lock
		.uav_debugaccess        (ramdes_s1_agent_m0_debugaccess),           //                         .debugaccess
		.av_address             (RamDes_s1_address),                        //      avalon_anti_slave_0.address
		.av_write               (RamDes_s1_write),                          //                         .write
		.av_readdata            (RamDes_s1_readdata),                       //                         .readdata
		.av_writedata           (RamDes_s1_writedata),                      //                         .writedata
		.av_read                (),                                         //              (terminated)
		.av_begintransfer       (),                                         //              (terminated)
		.av_beginbursttransfer  (),                                         //              (terminated)
		.av_burstcount          (),                                         //              (terminated)
		.av_byteenable          (),                                         //              (terminated)
		.av_readdatavalid       (1'b0),                                     //              (terminated)
		.av_waitrequest         (1'b0),                                     //              (terminated)
		.av_writebyteenable     (),                                         //              (terminated)
		.av_lock                (),                                         //              (terminated)
		.av_chipselect          (),                                         //              (terminated)
		.av_clken               (),                                         //              (terminated)
		.uav_clken              (1'b0),                                     //              (terminated)
		.av_debugaccess         (),                                         //              (terminated)
		.av_outputenable        (),                                         //              (terminated)
		.uav_response           (),                                         //              (terminated)
		.av_response            (2'b00),                                    //              (terminated)
		.uav_writeresponsevalid (),                                         //              (terminated)
		.av_writeresponsevalid  (1'b0)                                      //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) regmask_s1_translator (
		.clk                    (PCIe_hard_ip_pcie_core_clk_clk),           //                      clk.clk
		.reset                  (RamSrc_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (regmask_s1_agent_m0_address),              // avalon_universal_slave_0.address
		.uav_burstcount         (regmask_s1_agent_m0_burstcount),           //                         .burstcount
		.uav_read               (regmask_s1_agent_m0_read),                 //                         .read
		.uav_write              (regmask_s1_agent_m0_write),                //                         .write
		.uav_waitrequest        (regmask_s1_agent_m0_waitrequest),          //                         .waitrequest
		.uav_readdatavalid      (regmask_s1_agent_m0_readdatavalid),        //                         .readdatavalid
		.uav_byteenable         (regmask_s1_agent_m0_byteenable),           //                         .byteenable
		.uav_readdata           (regmask_s1_agent_m0_readdata),             //                         .readdata
		.uav_writedata          (regmask_s1_agent_m0_writedata),            //                         .writedata
		.uav_lock               (regmask_s1_agent_m0_lock),                 //                         .lock
		.uav_debugaccess        (regmask_s1_agent_m0_debugaccess),          //                         .debugaccess
		.av_address             (RegMask_s1_address),                       //      avalon_anti_slave_0.address
		.av_write               (RegMask_s1_write),                         //                         .write
		.av_readdata            (RegMask_s1_readdata),                      //                         .readdata
		.av_writedata           (RegMask_s1_writedata),                     //                         .writedata
		.av_read                (),                                         //              (terminated)
		.av_begintransfer       (),                                         //              (terminated)
		.av_beginbursttransfer  (),                                         //              (terminated)
		.av_burstcount          (),                                         //              (terminated)
		.av_byteenable          (),                                         //              (terminated)
		.av_readdatavalid       (1'b0),                                     //              (terminated)
		.av_waitrequest         (1'b0),                                     //              (terminated)
		.av_writebyteenable     (),                                         //              (terminated)
		.av_lock                (),                                         //              (terminated)
		.av_chipselect          (),                                         //              (terminated)
		.av_clken               (),                                         //              (terminated)
		.uav_clken              (1'b0),                                     //              (terminated)
		.av_debugaccess         (),                                         //              (terminated)
		.av_outputenable        (),                                         //              (terminated)
		.uav_response           (),                                         //              (terminated)
		.av_response            (2'b00),                                    //              (terminated)
		.uav_writeresponsevalid (),                                         //              (terminated)
		.av_writeresponsevalid  (1'b0)                                      //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (8),
		.UAV_DATA_W                     (8),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (1),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (1),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (1),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) actuator_s1_translator (
		.clk                    (PCIe_hard_ip_pcie_core_clk_clk),           //                      clk.clk
		.reset                  (RamSrc_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (actuator_s1_agent_m0_address),             // avalon_universal_slave_0.address
		.uav_burstcount         (actuator_s1_agent_m0_burstcount),          //                         .burstcount
		.uav_read               (actuator_s1_agent_m0_read),                //                         .read
		.uav_write              (actuator_s1_agent_m0_write),               //                         .write
		.uav_waitrequest        (actuator_s1_agent_m0_waitrequest),         //                         .waitrequest
		.uav_readdatavalid      (actuator_s1_agent_m0_readdatavalid),       //                         .readdatavalid
		.uav_byteenable         (actuator_s1_agent_m0_byteenable),          //                         .byteenable
		.uav_readdata           (actuator_s1_agent_m0_readdata),            //                         .readdata
		.uav_writedata          (actuator_s1_agent_m0_writedata),           //                         .writedata
		.uav_lock               (actuator_s1_agent_m0_lock),                //                         .lock
		.uav_debugaccess        (actuator_s1_agent_m0_debugaccess),         //                         .debugaccess
		.av_address             (Actuator_s1_address),                      //      avalon_anti_slave_0.address
		.av_write               (Actuator_s1_write),                        //                         .write
		.av_readdata            (Actuator_s1_readdata),                     //                         .readdata
		.av_writedata           (Actuator_s1_writedata),                    //                         .writedata
		.av_read                (),                                         //              (terminated)
		.av_begintransfer       (),                                         //              (terminated)
		.av_beginbursttransfer  (),                                         //              (terminated)
		.av_burstcount          (),                                         //              (terminated)
		.av_byteenable          (),                                         //              (terminated)
		.av_readdatavalid       (1'b0),                                     //              (terminated)
		.av_waitrequest         (1'b0),                                     //              (terminated)
		.av_writebyteenable     (),                                         //              (terminated)
		.av_lock                (),                                         //              (terminated)
		.av_chipselect          (),                                         //              (terminated)
		.av_clken               (),                                         //              (terminated)
		.uav_clken              (1'b0),                                     //              (terminated)
		.av_debugaccess         (),                                         //              (terminated)
		.av_outputenable        (),                                         //              (terminated)
		.uav_response           (),                                         //              (terminated)
		.av_response            (2'b00),                                    //              (terminated)
		.uav_writeresponsevalid (),                                         //              (terminated)
		.av_writeresponsevalid  (1'b0)                                      //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (15),
		.AV_DATA_W                      (64),
		.UAV_DATA_W                     (64),
		.AV_BURSTCOUNT_W                (7),
		.AV_BYTEENABLE_W                (8),
		.UAV_BYTEENABLE_W               (8),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (10),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (8),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (1),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pcie_hard_ip_txs_translator (
		.clk                    (PCIe_hard_ip_pcie_core_clk_clk),           //                      clk.clk
		.reset                  (RamSrc_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (pcie_hard_ip_txs_agent_m0_address),        // avalon_universal_slave_0.address
		.uav_burstcount         (pcie_hard_ip_txs_agent_m0_burstcount),     //                         .burstcount
		.uav_read               (pcie_hard_ip_txs_agent_m0_read),           //                         .read
		.uav_write              (pcie_hard_ip_txs_agent_m0_write),          //                         .write
		.uav_waitrequest        (pcie_hard_ip_txs_agent_m0_waitrequest),    //                         .waitrequest
		.uav_readdatavalid      (pcie_hard_ip_txs_agent_m0_readdatavalid),  //                         .readdatavalid
		.uav_byteenable         (pcie_hard_ip_txs_agent_m0_byteenable),     //                         .byteenable
		.uav_readdata           (pcie_hard_ip_txs_agent_m0_readdata),       //                         .readdata
		.uav_writedata          (pcie_hard_ip_txs_agent_m0_writedata),      //                         .writedata
		.uav_lock               (pcie_hard_ip_txs_agent_m0_lock),           //                         .lock
		.uav_debugaccess        (pcie_hard_ip_txs_agent_m0_debugaccess),    //                         .debugaccess
		.av_address             (PCIe_hard_ip_txs_address),                 //      avalon_anti_slave_0.address
		.av_write               (PCIe_hard_ip_txs_write),                   //                         .write
		.av_read                (PCIe_hard_ip_txs_read),                    //                         .read
		.av_readdata            (PCIe_hard_ip_txs_readdata),                //                         .readdata
		.av_writedata           (PCIe_hard_ip_txs_writedata),               //                         .writedata
		.av_burstcount          (PCIe_hard_ip_txs_burstcount),              //                         .burstcount
		.av_byteenable          (PCIe_hard_ip_txs_byteenable),              //                         .byteenable
		.av_readdatavalid       (PCIe_hard_ip_txs_readdatavalid),           //                         .readdatavalid
		.av_waitrequest         (PCIe_hard_ip_txs_waitrequest),             //                         .waitrequest
		.av_chipselect          (PCIe_hard_ip_txs_chipselect),              //                         .chipselect
		.av_begintransfer       (),                                         //              (terminated)
		.av_beginbursttransfer  (),                                         //              (terminated)
		.av_writebyteenable     (),                                         //              (terminated)
		.av_lock                (),                                         //              (terminated)
		.av_clken               (),                                         //              (terminated)
		.uav_clken              (1'b0),                                     //              (terminated)
		.av_debugaccess         (),                                         //              (terminated)
		.av_outputenable        (),                                         //              (terminated)
		.uav_response           (),                                         //              (terminated)
		.av_response            (2'b00),                                    //              (terminated)
		.uav_writeresponsevalid (),                                         //              (terminated)
		.av_writeresponsevalid  (1'b0)                                      //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (148),
		.PKT_ORI_BURST_SIZE_L      (146),
		.PKT_RESPONSE_STATUS_H     (145),
		.PKT_RESPONSE_STATUS_L     (144),
		.PKT_QOS_H                 (129),
		.PKT_QOS_L                 (129),
		.PKT_DATA_SIDEBAND_H       (127),
		.PKT_DATA_SIDEBAND_L       (127),
		.PKT_ADDR_SIDEBAND_H       (126),
		.PKT_ADDR_SIDEBAND_L       (126),
		.PKT_BURST_TYPE_H          (125),
		.PKT_BURST_TYPE_L          (124),
		.PKT_CACHE_H               (143),
		.PKT_CACHE_L               (140),
		.PKT_THREAD_ID_H           (136),
		.PKT_THREAD_ID_L           (136),
		.PKT_BURST_SIZE_H          (123),
		.PKT_BURST_SIZE_L          (121),
		.PKT_TRANS_EXCLUSIVE       (109),
		.PKT_TRANS_LOCK            (108),
		.PKT_BEGIN_BURST           (128),
		.PKT_PROTECTION_H          (139),
		.PKT_PROTECTION_L          (137),
		.PKT_BURSTWRAP_H           (120),
		.PKT_BURSTWRAP_L           (120),
		.PKT_BYTE_CNT_H            (119),
		.PKT_BYTE_CNT_L            (110),
		.PKT_ADDR_H                (103),
		.PKT_ADDR_L                (72),
		.PKT_TRANS_COMPRESSED_READ (104),
		.PKT_TRANS_POSTED          (105),
		.PKT_TRANS_WRITE           (106),
		.PKT_TRANS_READ            (107),
		.PKT_DATA_H                (63),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_SRC_ID_H              (132),
		.PKT_SRC_ID_L              (130),
		.PKT_DEST_ID_H             (135),
		.PKT_DEST_ID_L             (133),
		.ST_DATA_W                 (149),
		.ST_CHANNEL_W              (6),
		.AV_BURSTCOUNT_W           (10),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) pcie_hard_ip_bar0_agent (
		.clk                   (PCIe_hard_ip_pcie_core_clk_clk),                                       //       clk.clk
		.reset                 (RamSrc_reset_reset_bridge_in_reset_reset),                             // clk_reset.reset
		.av_address            (pcie_hard_ip_bar0_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (pcie_hard_ip_bar0_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (pcie_hard_ip_bar0_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (pcie_hard_ip_bar0_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (pcie_hard_ip_bar0_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (pcie_hard_ip_bar0_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (pcie_hard_ip_bar0_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (pcie_hard_ip_bar0_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (pcie_hard_ip_bar0_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (pcie_hard_ip_bar0_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (pcie_hard_ip_bar0_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (pcie_hard_ip_bar0_agent_cp_valid),                                     //        cp.valid
		.cp_data               (pcie_hard_ip_bar0_agent_cp_data),                                      //          .data
		.cp_startofpacket      (pcie_hard_ip_bar0_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (pcie_hard_ip_bar0_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (pcie_hard_ip_bar0_agent_cp_ready),                                     //          .ready
		.rp_valid              (pcie_hard_ip_bar0_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (pcie_hard_ip_bar0_limiter_rsp_src_data),                               //          .data
		.rp_channel            (pcie_hard_ip_bar0_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (pcie_hard_ip_bar0_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (pcie_hard_ip_bar0_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (pcie_hard_ip_bar0_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                     // (terminated)
		.av_writeresponsevalid ()                                                                      // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (112),
		.PKT_ORI_BURST_SIZE_L      (110),
		.PKT_RESPONSE_STATUS_H     (109),
		.PKT_RESPONSE_STATUS_L     (108),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (103),
		.PKT_PROTECTION_L          (101),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (96),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (99),
		.PKT_DEST_ID_L             (97),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (113),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) pcie_hard_ip_cra_agent (
		.clk                     (PCIe_hard_ip_pcie_core_clk_clk),                       //             clk.clk
		.reset                   (RamSrc_reset_reset_bridge_in_reset_reset),             //       clk_reset.reset
		.m0_address              (pcie_hard_ip_cra_agent_m0_address),                    //              m0.address
		.m0_burstcount           (pcie_hard_ip_cra_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (pcie_hard_ip_cra_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (pcie_hard_ip_cra_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (pcie_hard_ip_cra_agent_m0_lock),                       //                .lock
		.m0_readdata             (pcie_hard_ip_cra_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (pcie_hard_ip_cra_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (pcie_hard_ip_cra_agent_m0_read),                       //                .read
		.m0_waitrequest          (pcie_hard_ip_cra_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (pcie_hard_ip_cra_agent_m0_writedata),                  //                .writedata
		.m0_write                (pcie_hard_ip_cra_agent_m0_write),                      //                .write
		.rp_endofpacket          (pcie_hard_ip_cra_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (pcie_hard_ip_cra_agent_rp_ready),                      //                .ready
		.rp_valid                (pcie_hard_ip_cra_agent_rp_valid),                      //                .valid
		.rp_data                 (pcie_hard_ip_cra_agent_rp_data),                       //                .data
		.rp_startofpacket        (pcie_hard_ip_cra_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (pcie_hard_ip_cra_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (pcie_hard_ip_cra_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (pcie_hard_ip_cra_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (pcie_hard_ip_cra_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (pcie_hard_ip_cra_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (pcie_hard_ip_cra_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (pcie_hard_ip_cra_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (pcie_hard_ip_cra_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (pcie_hard_ip_cra_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (pcie_hard_ip_cra_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (pcie_hard_ip_cra_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (pcie_hard_ip_cra_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (pcie_hard_ip_cra_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (pcie_hard_ip_cra_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (pcie_hard_ip_cra_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (pcie_hard_ip_cra_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                        // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                        //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                         //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                        //                .error
		.rdata_fifo_src_ready    (pcie_hard_ip_cra_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pcie_hard_ip_cra_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (pcie_hard_ip_cra_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                  //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (114),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pcie_hard_ip_cra_agent_rsp_fifo (
		.clk               (PCIe_hard_ip_pcie_core_clk_clk),                    //       clk.clk
		.reset             (RamSrc_reset_reset_bridge_in_reset_reset),          // clk_reset.reset
		.in_data           (pcie_hard_ip_cra_agent_rf_source_data),             //        in.data
		.in_valid          (pcie_hard_ip_cra_agent_rf_source_valid),            //          .valid
		.in_ready          (pcie_hard_ip_cra_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (pcie_hard_ip_cra_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (pcie_hard_ip_cra_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (pcie_hard_ip_cra_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (pcie_hard_ip_cra_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (pcie_hard_ip_cra_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (pcie_hard_ip_cra_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (pcie_hard_ip_cra_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                             // (terminated)
		.csr_read          (1'b0),                                              // (terminated)
		.csr_write         (1'b0),                                              // (terminated)
		.csr_readdata      (),                                                  // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated)
		.almost_full_data  (),                                                  // (terminated)
		.almost_empty_data (),                                                  // (terminated)
		.in_empty          (1'b0),                                              // (terminated)
		.out_empty         (),                                                  // (terminated)
		.in_error          (1'b0),                                              // (terminated)
		.out_error         (),                                                  // (terminated)
		.in_channel        (1'b0),                                              // (terminated)
		.out_channel       ()                                                   // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (112),
		.PKT_ORI_BURST_SIZE_L      (110),
		.PKT_RESPONSE_STATUS_H     (109),
		.PKT_RESPONSE_STATUS_L     (108),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (103),
		.PKT_PROTECTION_L          (101),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (96),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (99),
		.PKT_DEST_ID_L             (97),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (113),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) ramsrc_s1_agent (
		.clk                     (PCIe_hard_ip_pcie_core_clk_clk),                //             clk.clk
		.reset                   (RamSrc_reset_reset_bridge_in_reset_reset),      //       clk_reset.reset
		.m0_address              (ramsrc_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (ramsrc_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (ramsrc_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (ramsrc_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (ramsrc_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (ramsrc_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (ramsrc_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (ramsrc_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (ramsrc_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (ramsrc_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (ramsrc_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (ramsrc_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (ramsrc_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (ramsrc_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (ramsrc_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (ramsrc_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (ramsrc_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (ramsrc_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (ramsrc_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (ramsrc_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (ramsrc_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (ramsrc_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (ramsrc_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (ramsrc_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (ramsrc_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (ramsrc_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (ramsrc_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (ramsrc_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (ramsrc_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (ramsrc_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (ramsrc_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (ramsrc_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),             // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),             //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),              //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),             //                .error
		.rdata_fifo_src_ready    (ramsrc_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ramsrc_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (ramsrc_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                         //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                           //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (114),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ramsrc_s1_agent_rsp_fifo (
		.clk               (PCIe_hard_ip_pcie_core_clk_clk),             //       clk.clk
		.reset             (RamSrc_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (ramsrc_s1_agent_rf_source_data),             //        in.data
		.in_valid          (ramsrc_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (ramsrc_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (ramsrc_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (ramsrc_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (ramsrc_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (ramsrc_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (ramsrc_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (ramsrc_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (ramsrc_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (112),
		.PKT_ORI_BURST_SIZE_L      (110),
		.PKT_RESPONSE_STATUS_H     (109),
		.PKT_RESPONSE_STATUS_L     (108),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (103),
		.PKT_PROTECTION_L          (101),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (96),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (99),
		.PKT_DEST_ID_L             (97),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (113),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) ramdes_s1_agent (
		.clk                     (PCIe_hard_ip_pcie_core_clk_clk),                //             clk.clk
		.reset                   (RamSrc_reset_reset_bridge_in_reset_reset),      //       clk_reset.reset
		.m0_address              (ramdes_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (ramdes_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (ramdes_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (ramdes_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (ramdes_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (ramdes_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (ramdes_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (ramdes_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (ramdes_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (ramdes_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (ramdes_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (ramdes_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (ramdes_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (ramdes_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (ramdes_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (ramdes_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (ramdes_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (ramdes_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (ramdes_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (ramdes_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (ramdes_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (ramdes_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (ramdes_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (ramdes_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (ramdes_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (ramdes_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (ramdes_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (ramdes_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (ramdes_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (ramdes_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (ramdes_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (ramdes_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),             // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),             //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),              //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),             //                .error
		.rdata_fifo_src_ready    (ramdes_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ramdes_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (ramdes_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                         //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                           //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (114),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ramdes_s1_agent_rsp_fifo (
		.clk               (PCIe_hard_ip_pcie_core_clk_clk),             //       clk.clk
		.reset             (RamSrc_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (ramdes_s1_agent_rf_source_data),             //        in.data
		.in_valid          (ramdes_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (ramdes_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (ramdes_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (ramdes_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (ramdes_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (ramdes_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (ramdes_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (ramdes_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (ramdes_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (112),
		.PKT_ORI_BURST_SIZE_L      (110),
		.PKT_RESPONSE_STATUS_H     (109),
		.PKT_RESPONSE_STATUS_L     (108),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (103),
		.PKT_PROTECTION_L          (101),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (96),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (99),
		.PKT_DEST_ID_L             (97),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (113),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) regmask_s1_agent (
		.clk                     (PCIe_hard_ip_pcie_core_clk_clk),                 //             clk.clk
		.reset                   (RamSrc_reset_reset_bridge_in_reset_reset),       //       clk_reset.reset
		.m0_address              (regmask_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (regmask_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (regmask_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (regmask_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (regmask_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (regmask_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (regmask_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (regmask_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (regmask_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (regmask_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (regmask_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (regmask_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (regmask_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (regmask_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (regmask_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (regmask_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (regmask_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (regmask_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (regmask_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (regmask_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (regmask_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (regmask_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (regmask_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (regmask_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (regmask_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (regmask_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (regmask_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (regmask_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (regmask_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (regmask_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (regmask_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (regmask_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),              //                .error
		.rdata_fifo_src_ready    (regmask_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (regmask_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (regmask_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (114),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) regmask_s1_agent_rsp_fifo (
		.clk               (PCIe_hard_ip_pcie_core_clk_clk),              //       clk.clk
		.reset             (RamSrc_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_data           (regmask_s1_agent_rf_source_data),             //        in.data
		.in_valid          (regmask_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (regmask_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (regmask_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (regmask_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (regmask_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (regmask_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (regmask_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (regmask_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (regmask_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (85),
		.PKT_ORI_BURST_SIZE_L      (83),
		.PKT_RESPONSE_STATUS_H     (82),
		.PKT_RESPONSE_STATUS_L     (81),
		.PKT_BURST_SIZE_H          (60),
		.PKT_BURST_SIZE_L          (58),
		.PKT_TRANS_LOCK            (45),
		.PKT_BEGIN_BURST           (65),
		.PKT_PROTECTION_H          (76),
		.PKT_PROTECTION_L          (74),
		.PKT_BURSTWRAP_H           (57),
		.PKT_BURSTWRAP_L           (57),
		.PKT_BYTE_CNT_H            (56),
		.PKT_BYTE_CNT_L            (47),
		.PKT_ADDR_H                (40),
		.PKT_ADDR_L                (9),
		.PKT_TRANS_COMPRESSED_READ (41),
		.PKT_TRANS_POSTED          (42),
		.PKT_TRANS_WRITE           (43),
		.PKT_TRANS_READ            (44),
		.PKT_DATA_H                (7),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_SRC_ID_H              (69),
		.PKT_SRC_ID_L              (67),
		.PKT_DEST_ID_H             (72),
		.PKT_DEST_ID_L             (70),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (86),
		.AVS_BURSTCOUNT_W          (1),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) actuator_s1_agent (
		.clk                     (PCIe_hard_ip_pcie_core_clk_clk),                  //             clk.clk
		.reset                   (RamSrc_reset_reset_bridge_in_reset_reset),        //       clk_reset.reset
		.m0_address              (actuator_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (actuator_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (actuator_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (actuator_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (actuator_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (actuator_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (actuator_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (actuator_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (actuator_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (actuator_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (actuator_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (actuator_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (actuator_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (actuator_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (actuator_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (actuator_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (actuator_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (actuator_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (actuator_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (actuator_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (actuator_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (actuator_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (actuator_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (actuator_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (actuator_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (actuator_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (actuator_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (actuator_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (actuator_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (actuator_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (actuator_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (actuator_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_004_out_0_ready),               // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_004_out_0_valid),               //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_004_out_0_data),                //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_004_out_0_error),               //                .error
		.rdata_fifo_src_ready    (actuator_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (actuator_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (actuator_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                           //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                             //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (87),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) actuator_s1_agent_rsp_fifo (
		.clk               (PCIe_hard_ip_pcie_core_clk_clk),               //       clk.clk
		.reset             (RamSrc_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_data           (actuator_s1_agent_rf_source_data),             //        in.data
		.in_valid          (actuator_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (actuator_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (actuator_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (actuator_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (actuator_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (actuator_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (actuator_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (actuator_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (actuator_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (148),
		.PKT_ORI_BURST_SIZE_L      (146),
		.PKT_RESPONSE_STATUS_H     (145),
		.PKT_RESPONSE_STATUS_L     (144),
		.PKT_BURST_SIZE_H          (123),
		.PKT_BURST_SIZE_L          (121),
		.PKT_TRANS_LOCK            (108),
		.PKT_BEGIN_BURST           (128),
		.PKT_PROTECTION_H          (139),
		.PKT_PROTECTION_L          (137),
		.PKT_BURSTWRAP_H           (120),
		.PKT_BURSTWRAP_L           (120),
		.PKT_BYTE_CNT_H            (119),
		.PKT_BYTE_CNT_L            (110),
		.PKT_ADDR_H                (103),
		.PKT_ADDR_L                (72),
		.PKT_TRANS_COMPRESSED_READ (104),
		.PKT_TRANS_POSTED          (105),
		.PKT_TRANS_WRITE           (106),
		.PKT_TRANS_READ            (107),
		.PKT_DATA_H                (63),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_SRC_ID_H              (132),
		.PKT_SRC_ID_L              (130),
		.PKT_DEST_ID_H             (135),
		.PKT_DEST_ID_L             (133),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (149),
		.AVS_BURSTCOUNT_W          (10),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) pcie_hard_ip_txs_agent (
		.clk                     (PCIe_hard_ip_pcie_core_clk_clk),                    //             clk.clk
		.reset                   (RamSrc_reset_reset_bridge_in_reset_reset),          //       clk_reset.reset
		.m0_address              (pcie_hard_ip_txs_agent_m0_address),                 //              m0.address
		.m0_burstcount           (pcie_hard_ip_txs_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (pcie_hard_ip_txs_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (pcie_hard_ip_txs_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (pcie_hard_ip_txs_agent_m0_lock),                    //                .lock
		.m0_readdata             (pcie_hard_ip_txs_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (pcie_hard_ip_txs_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (pcie_hard_ip_txs_agent_m0_read),                    //                .read
		.m0_waitrequest          (pcie_hard_ip_txs_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (pcie_hard_ip_txs_agent_m0_writedata),               //                .writedata
		.m0_write                (pcie_hard_ip_txs_agent_m0_write),                   //                .write
		.rp_endofpacket          (pcie_hard_ip_txs_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (pcie_hard_ip_txs_agent_rp_ready),                   //                .ready
		.rp_valid                (pcie_hard_ip_txs_agent_rp_valid),                   //                .valid
		.rp_data                 (pcie_hard_ip_txs_agent_rp_data),                    //                .data
		.rp_startofpacket        (pcie_hard_ip_txs_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_005_src_ready),                             //              cp.ready
		.cp_valid                (cmd_mux_005_src_valid),                             //                .valid
		.cp_data                 (cmd_mux_005_src_data),                              //                .data
		.cp_startofpacket        (cmd_mux_005_src_startofpacket),                     //                .startofpacket
		.cp_endofpacket          (cmd_mux_005_src_endofpacket),                       //                .endofpacket
		.cp_channel              (cmd_mux_005_src_channel),                           //                .channel
		.rf_sink_ready           (pcie_hard_ip_txs_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (pcie_hard_ip_txs_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (pcie_hard_ip_txs_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (pcie_hard_ip_txs_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (pcie_hard_ip_txs_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (pcie_hard_ip_txs_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (pcie_hard_ip_txs_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (pcie_hard_ip_txs_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (pcie_hard_ip_txs_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (pcie_hard_ip_txs_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_005_out_0_ready),                 // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_005_out_0_valid),                 //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_005_out_0_data),                  //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_005_out_0_error),                 //                .error
		.rdata_fifo_src_ready    (pcie_hard_ip_txs_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pcie_hard_ip_txs_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (pcie_hard_ip_txs_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                               //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (150),
		.FIFO_DEPTH          (9),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pcie_hard_ip_txs_agent_rsp_fifo (
		.clk               (PCIe_hard_ip_pcie_core_clk_clk),                    //       clk.clk
		.reset             (RamSrc_reset_reset_bridge_in_reset_reset),          // clk_reset.reset
		.in_data           (pcie_hard_ip_txs_agent_rf_source_data),             //        in.data
		.in_valid          (pcie_hard_ip_txs_agent_rf_source_valid),            //          .valid
		.in_ready          (pcie_hard_ip_txs_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (pcie_hard_ip_txs_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (pcie_hard_ip_txs_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (pcie_hard_ip_txs_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (pcie_hard_ip_txs_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (pcie_hard_ip_txs_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (pcie_hard_ip_txs_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (pcie_hard_ip_txs_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                             // (terminated)
		.csr_read          (1'b0),                                              // (terminated)
		.csr_write         (1'b0),                                              // (terminated)
		.csr_readdata      (),                                                  // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated)
		.almost_full_data  (),                                                  // (terminated)
		.almost_empty_data (),                                                  // (terminated)
		.in_empty          (1'b0),                                              // (terminated)
		.out_empty         (),                                                  // (terminated)
		.in_error          (1'b0),                                              // (terminated)
		.out_error         (),                                                  // (terminated)
		.in_channel        (1'b0),                                              // (terminated)
		.out_channel       ()                                                   // (terminated)
	);

	pcie_core_mem_mm_interconnect_0_router router (
		.sink_ready         (pcie_hard_ip_bar0_agent_cp_ready),         //      sink.ready
		.sink_valid         (pcie_hard_ip_bar0_agent_cp_valid),         //          .valid
		.sink_data          (pcie_hard_ip_bar0_agent_cp_data),          //          .data
		.sink_startofpacket (pcie_hard_ip_bar0_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (pcie_hard_ip_bar0_agent_cp_endofpacket),   //          .endofpacket
		.clk                (PCIe_hard_ip_pcie_core_clk_clk),           //       clk.clk
		.reset              (RamSrc_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_src_ready),                         //       src.ready
		.src_valid          (router_src_valid),                         //          .valid
		.src_data           (router_src_data),                          //          .data
		.src_channel        (router_src_channel),                       //          .channel
		.src_startofpacket  (router_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                    //          .endofpacket
	);

	pcie_core_mem_mm_interconnect_0_router_001 router_001 (
		.sink_ready         (pcie_hard_ip_cra_agent_rp_ready),          //      sink.ready
		.sink_valid         (pcie_hard_ip_cra_agent_rp_valid),          //          .valid
		.sink_data          (pcie_hard_ip_cra_agent_rp_data),           //          .data
		.sink_startofpacket (pcie_hard_ip_cra_agent_rp_startofpacket),  //          .startofpacket
		.sink_endofpacket   (pcie_hard_ip_cra_agent_rp_endofpacket),    //          .endofpacket
		.clk                (PCIe_hard_ip_pcie_core_clk_clk),           //       clk.clk
		.reset              (RamSrc_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_001_src_ready),                     //       src.ready
		.src_valid          (router_001_src_valid),                     //          .valid
		.src_data           (router_001_src_data),                      //          .data
		.src_channel        (router_001_src_channel),                   //          .channel
		.src_startofpacket  (router_001_src_startofpacket),             //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                //          .endofpacket
	);

	pcie_core_mem_mm_interconnect_0_router_001 router_002 (
		.sink_ready         (ramsrc_s1_agent_rp_ready),                 //      sink.ready
		.sink_valid         (ramsrc_s1_agent_rp_valid),                 //          .valid
		.sink_data          (ramsrc_s1_agent_rp_data),                  //          .data
		.sink_startofpacket (ramsrc_s1_agent_rp_startofpacket),         //          .startofpacket
		.sink_endofpacket   (ramsrc_s1_agent_rp_endofpacket),           //          .endofpacket
		.clk                (PCIe_hard_ip_pcie_core_clk_clk),           //       clk.clk
		.reset              (RamSrc_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_002_src_ready),                     //       src.ready
		.src_valid          (router_002_src_valid),                     //          .valid
		.src_data           (router_002_src_data),                      //          .data
		.src_channel        (router_002_src_channel),                   //          .channel
		.src_startofpacket  (router_002_src_startofpacket),             //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                //          .endofpacket
	);

	pcie_core_mem_mm_interconnect_0_router_001 router_003 (
		.sink_ready         (ramdes_s1_agent_rp_ready),                 //      sink.ready
		.sink_valid         (ramdes_s1_agent_rp_valid),                 //          .valid
		.sink_data          (ramdes_s1_agent_rp_data),                  //          .data
		.sink_startofpacket (ramdes_s1_agent_rp_startofpacket),         //          .startofpacket
		.sink_endofpacket   (ramdes_s1_agent_rp_endofpacket),           //          .endofpacket
		.clk                (PCIe_hard_ip_pcie_core_clk_clk),           //       clk.clk
		.reset              (RamSrc_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_003_src_ready),                     //       src.ready
		.src_valid          (router_003_src_valid),                     //          .valid
		.src_data           (router_003_src_data),                      //          .data
		.src_channel        (router_003_src_channel),                   //          .channel
		.src_startofpacket  (router_003_src_startofpacket),             //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                //          .endofpacket
	);

	pcie_core_mem_mm_interconnect_0_router_001 router_004 (
		.sink_ready         (regmask_s1_agent_rp_ready),                //      sink.ready
		.sink_valid         (regmask_s1_agent_rp_valid),                //          .valid
		.sink_data          (regmask_s1_agent_rp_data),                 //          .data
		.sink_startofpacket (regmask_s1_agent_rp_startofpacket),        //          .startofpacket
		.sink_endofpacket   (regmask_s1_agent_rp_endofpacket),          //          .endofpacket
		.clk                (PCIe_hard_ip_pcie_core_clk_clk),           //       clk.clk
		.reset              (RamSrc_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_004_src_ready),                     //       src.ready
		.src_valid          (router_004_src_valid),                     //          .valid
		.src_data           (router_004_src_data),                      //          .data
		.src_channel        (router_004_src_channel),                   //          .channel
		.src_startofpacket  (router_004_src_startofpacket),             //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                //          .endofpacket
	);

	pcie_core_mem_mm_interconnect_0_router_005 router_005 (
		.sink_ready         (actuator_s1_agent_rp_ready),               //      sink.ready
		.sink_valid         (actuator_s1_agent_rp_valid),               //          .valid
		.sink_data          (actuator_s1_agent_rp_data),                //          .data
		.sink_startofpacket (actuator_s1_agent_rp_startofpacket),       //          .startofpacket
		.sink_endofpacket   (actuator_s1_agent_rp_endofpacket),         //          .endofpacket
		.clk                (PCIe_hard_ip_pcie_core_clk_clk),           //       clk.clk
		.reset              (RamSrc_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_005_src_ready),                     //       src.ready
		.src_valid          (router_005_src_valid),                     //          .valid
		.src_data           (router_005_src_data),                      //          .data
		.src_channel        (router_005_src_channel),                   //          .channel
		.src_startofpacket  (router_005_src_startofpacket),             //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                //          .endofpacket
	);

	pcie_core_mem_mm_interconnect_0_router_006 router_006 (
		.sink_ready         (pcie_hard_ip_txs_agent_rp_ready),          //      sink.ready
		.sink_valid         (pcie_hard_ip_txs_agent_rp_valid),          //          .valid
		.sink_data          (pcie_hard_ip_txs_agent_rp_data),           //          .data
		.sink_startofpacket (pcie_hard_ip_txs_agent_rp_startofpacket),  //          .startofpacket
		.sink_endofpacket   (pcie_hard_ip_txs_agent_rp_endofpacket),    //          .endofpacket
		.clk                (PCIe_hard_ip_pcie_core_clk_clk),           //       clk.clk
		.reset              (RamSrc_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_006_src_ready),                     //       src.ready
		.src_valid          (router_006_src_valid),                     //          .valid
		.src_data           (router_006_src_data),                      //          .data
		.src_channel        (router_006_src_channel),                   //          .channel
		.src_startofpacket  (router_006_src_startofpacket),             //          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (135),
		.PKT_DEST_ID_L             (133),
		.PKT_SRC_ID_H              (132),
		.PKT_SRC_ID_L              (130),
		.PKT_BYTE_CNT_H            (119),
		.PKT_BYTE_CNT_L            (110),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_TRANS_POSTED          (105),
		.PKT_TRANS_WRITE           (106),
		.MAX_OUTSTANDING_RESPONSES (8),
		.PIPELINED                 (0),
		.ST_DATA_W                 (149),
		.ST_CHANNEL_W              (6),
		.VALID_WIDTH               (6),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) pcie_hard_ip_bar0_limiter (
		.clk                    (PCIe_hard_ip_pcie_core_clk_clk),                  //       clk.clk
		.reset                  (RamSrc_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                //  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                //          .valid
		.cmd_sink_data          (router_src_data),                                 //          .data
		.cmd_sink_channel       (router_src_channel),                              //          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                        //          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                          //          .endofpacket
		.cmd_src_ready          (pcie_hard_ip_bar0_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (pcie_hard_ip_bar0_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (pcie_hard_ip_bar0_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (pcie_hard_ip_bar0_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (pcie_hard_ip_bar0_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                               //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                               //          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                             //          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                //          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                       //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                         //          .endofpacket
		.rsp_src_ready          (pcie_hard_ip_bar0_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (pcie_hard_ip_bar0_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (pcie_hard_ip_bar0_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (pcie_hard_ip_bar0_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (pcie_hard_ip_bar0_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (pcie_hard_ip_bar0_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (pcie_hard_ip_bar0_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (92),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (113),
		.ST_CHANNEL_W              (6),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (84),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) pcie_hard_ip_cra_burst_adapter (
		.clk                   (PCIe_hard_ip_pcie_core_clk_clk),                       //       cr0.clk
		.reset                 (RamSrc_reset_reset_bridge_in_reset_reset),             // cr0_reset.reset
		.sink0_valid           (pcie_hard_ip_cra_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (pcie_hard_ip_cra_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (pcie_hard_ip_cra_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (pcie_hard_ip_cra_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (pcie_hard_ip_cra_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (pcie_hard_ip_cra_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (pcie_hard_ip_cra_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (pcie_hard_ip_cra_burst_adapter_source0_data),          //          .data
		.source0_channel       (pcie_hard_ip_cra_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (pcie_hard_ip_cra_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (pcie_hard_ip_cra_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (pcie_hard_ip_cra_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (92),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (113),
		.ST_CHANNEL_W              (6),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (84),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) ramsrc_s1_burst_adapter (
		.clk                   (PCIe_hard_ip_pcie_core_clk_clk),                //       cr0.clk
		.reset                 (RamSrc_reset_reset_bridge_in_reset_reset),      // cr0_reset.reset
		.sink0_valid           (ramsrc_s1_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (ramsrc_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (ramsrc_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (ramsrc_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (ramsrc_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (ramsrc_s1_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (ramsrc_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (ramsrc_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (ramsrc_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (ramsrc_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (ramsrc_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (ramsrc_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (92),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (113),
		.ST_CHANNEL_W              (6),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (84),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) ramdes_s1_burst_adapter (
		.clk                   (PCIe_hard_ip_pcie_core_clk_clk),                //       cr0.clk
		.reset                 (RamSrc_reset_reset_bridge_in_reset_reset),      // cr0_reset.reset
		.sink0_valid           (ramdes_s1_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (ramdes_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (ramdes_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (ramdes_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (ramdes_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (ramdes_s1_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (ramdes_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (ramdes_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (ramdes_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (ramdes_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (ramdes_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (ramdes_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (92),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (113),
		.ST_CHANNEL_W              (6),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (84),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) regmask_s1_burst_adapter (
		.clk                   (PCIe_hard_ip_pcie_core_clk_clk),                 //       cr0.clk
		.reset                 (RamSrc_reset_reset_bridge_in_reset_reset),       // cr0_reset.reset
		.sink0_valid           (regmask_s1_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (regmask_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (regmask_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (regmask_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (regmask_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (regmask_s1_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (regmask_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (regmask_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (regmask_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (regmask_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (regmask_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (regmask_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (40),
		.PKT_ADDR_L                (9),
		.PKT_BEGIN_BURST           (65),
		.PKT_BYTE_CNT_H            (56),
		.PKT_BYTE_CNT_L            (47),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_BURST_SIZE_H          (60),
		.PKT_BURST_SIZE_L          (58),
		.PKT_BURST_TYPE_H          (62),
		.PKT_BURST_TYPE_L          (61),
		.PKT_BURSTWRAP_H           (57),
		.PKT_BURSTWRAP_L           (57),
		.PKT_TRANS_COMPRESSED_READ (41),
		.PKT_TRANS_WRITE           (43),
		.PKT_TRANS_READ            (44),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (86),
		.ST_CHANNEL_W              (6),
		.OUT_BYTE_CNT_H            (47),
		.OUT_BURSTWRAP_H           (57),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) actuator_s1_burst_adapter (
		.clk                   (PCIe_hard_ip_pcie_core_clk_clk),                  //       cr0.clk
		.reset                 (RamSrc_reset_reset_bridge_in_reset_reset),        // cr0_reset.reset
		.sink0_valid           (actuator_s1_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (actuator_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (actuator_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (actuator_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (actuator_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (actuator_s1_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (actuator_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (actuator_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (actuator_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (actuator_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (actuator_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (actuator_s1_burst_adapter_source0_ready)          //          .ready
	);

	pcie_core_mem_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                (PCIe_hard_ip_pcie_core_clk_clk),                  //        clk.clk
		.reset              (RamSrc_reset_reset_bridge_in_reset_reset),        //  clk_reset.reset
		.sink_ready         (pcie_hard_ip_bar0_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (pcie_hard_ip_bar0_limiter_cmd_src_channel),       //           .channel
		.sink_data          (pcie_hard_ip_bar0_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (pcie_hard_ip_bar0_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (pcie_hard_ip_bar0_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (pcie_hard_ip_bar0_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                            //       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                            //           .valid
		.src0_data          (cmd_demux_src0_data),                             //           .data
		.src0_channel       (cmd_demux_src0_channel),                          //           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                    //           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                      //           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                            //       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                            //           .valid
		.src1_data          (cmd_demux_src1_data),                             //           .data
		.src1_channel       (cmd_demux_src1_channel),                          //           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                    //           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                      //           .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                            //       src2.ready
		.src2_valid         (cmd_demux_src2_valid),                            //           .valid
		.src2_data          (cmd_demux_src2_data),                             //           .data
		.src2_channel       (cmd_demux_src2_channel),                          //           .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),                    //           .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket),                      //           .endofpacket
		.src3_ready         (cmd_demux_src3_ready),                            //       src3.ready
		.src3_valid         (cmd_demux_src3_valid),                            //           .valid
		.src3_data          (cmd_demux_src3_data),                             //           .data
		.src3_channel       (cmd_demux_src3_channel),                          //           .channel
		.src3_startofpacket (cmd_demux_src3_startofpacket),                    //           .startofpacket
		.src3_endofpacket   (cmd_demux_src3_endofpacket),                      //           .endofpacket
		.src4_ready         (cmd_demux_src4_ready),                            //       src4.ready
		.src4_valid         (cmd_demux_src4_valid),                            //           .valid
		.src4_data          (cmd_demux_src4_data),                             //           .data
		.src4_channel       (cmd_demux_src4_channel),                          //           .channel
		.src4_startofpacket (cmd_demux_src4_startofpacket),                    //           .startofpacket
		.src4_endofpacket   (cmd_demux_src4_endofpacket),                      //           .endofpacket
		.src5_ready         (cmd_demux_src5_ready),                            //       src5.ready
		.src5_valid         (cmd_demux_src5_valid),                            //           .valid
		.src5_data          (cmd_demux_src5_data),                             //           .data
		.src5_channel       (cmd_demux_src5_channel),                          //           .channel
		.src5_startofpacket (cmd_demux_src5_startofpacket),                    //           .startofpacket
		.src5_endofpacket   (cmd_demux_src5_endofpacket)                       //           .endofpacket
	);

	pcie_core_mem_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (PCIe_hard_ip_pcie_core_clk_clk),           //       clk.clk
		.reset               (RamSrc_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                        //       src.ready
		.src_valid           (cmd_mux_src_valid),                        //          .valid
		.src_data            (cmd_mux_src_data),                         //          .data
		.src_channel         (cmd_mux_src_channel),                      //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                     //     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                     //          .valid
		.sink0_channel       (cmd_demux_src0_channel),                   //          .channel
		.sink0_data          (cmd_demux_src0_data),                      //          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),             //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket)                //          .endofpacket
	);

	pcie_core_mem_mm_interconnect_0_cmd_mux cmd_mux_001 (
		.clk                 (PCIe_hard_ip_pcie_core_clk_clk),           //       clk.clk
		.reset               (RamSrc_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                    //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                    //          .valid
		.src_data            (cmd_mux_001_src_data),                     //          .data
		.src_channel         (cmd_mux_001_src_channel),                  //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),            //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),              //          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                     //     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                     //          .valid
		.sink0_channel       (cmd_demux_src1_channel),                   //          .channel
		.sink0_data          (cmd_demux_src1_data),                      //          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),             //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket)                //          .endofpacket
	);

	pcie_core_mem_mm_interconnect_0_cmd_mux cmd_mux_002 (
		.clk                 (PCIe_hard_ip_pcie_core_clk_clk),           //       clk.clk
		.reset               (RamSrc_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                    //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                    //          .valid
		.src_data            (cmd_mux_002_src_data),                     //          .data
		.src_channel         (cmd_mux_002_src_channel),                  //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),            //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),              //          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                     //     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                     //          .valid
		.sink0_channel       (cmd_demux_src2_channel),                   //          .channel
		.sink0_data          (cmd_demux_src2_data),                      //          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),             //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket)                //          .endofpacket
	);

	pcie_core_mem_mm_interconnect_0_cmd_mux cmd_mux_003 (
		.clk                 (PCIe_hard_ip_pcie_core_clk_clk),           //       clk.clk
		.reset               (RamSrc_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                    //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                    //          .valid
		.src_data            (cmd_mux_003_src_data),                     //          .data
		.src_channel         (cmd_mux_003_src_channel),                  //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),            //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),              //          .endofpacket
		.sink0_ready         (cmd_demux_src3_ready),                     //     sink0.ready
		.sink0_valid         (cmd_demux_src3_valid),                     //          .valid
		.sink0_channel       (cmd_demux_src3_channel),                   //          .channel
		.sink0_data          (cmd_demux_src3_data),                      //          .data
		.sink0_startofpacket (cmd_demux_src3_startofpacket),             //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src3_endofpacket)                //          .endofpacket
	);

	pcie_core_mem_mm_interconnect_0_cmd_mux cmd_mux_004 (
		.clk                 (PCIe_hard_ip_pcie_core_clk_clk),           //       clk.clk
		.reset               (RamSrc_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                    //       src.ready
		.src_valid           (cmd_mux_004_src_valid),                    //          .valid
		.src_data            (cmd_mux_004_src_data),                     //          .data
		.src_channel         (cmd_mux_004_src_channel),                  //          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),            //          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),              //          .endofpacket
		.sink0_ready         (cmd_demux_src4_ready),                     //     sink0.ready
		.sink0_valid         (cmd_demux_src4_valid),                     //          .valid
		.sink0_channel       (cmd_demux_src4_channel),                   //          .channel
		.sink0_data          (cmd_demux_src4_data),                      //          .data
		.sink0_startofpacket (cmd_demux_src4_startofpacket),             //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src4_endofpacket)                //          .endofpacket
	);

	pcie_core_mem_mm_interconnect_0_cmd_mux cmd_mux_005 (
		.clk                 (PCIe_hard_ip_pcie_core_clk_clk),           //       clk.clk
		.reset               (RamSrc_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                    //       src.ready
		.src_valid           (cmd_mux_005_src_valid),                    //          .valid
		.src_data            (cmd_mux_005_src_data),                     //          .data
		.src_channel         (cmd_mux_005_src_channel),                  //          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),            //          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),              //          .endofpacket
		.sink0_ready         (cmd_demux_src5_ready),                     //     sink0.ready
		.sink0_valid         (cmd_demux_src5_valid),                     //          .valid
		.sink0_channel       (cmd_demux_src5_channel),                   //          .channel
		.sink0_data          (cmd_demux_src5_data),                      //          .data
		.sink0_startofpacket (cmd_demux_src5_startofpacket),             //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src5_endofpacket)                //          .endofpacket
	);

	pcie_core_mem_mm_interconnect_0_rsp_demux rsp_demux (
		.clk                (PCIe_hard_ip_pcie_core_clk_clk),                       //       clk.clk
		.reset              (RamSrc_reset_reset_bridge_in_reset_reset),             // clk_reset.reset
		.sink_ready         (pcie_hard_ip_cra_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (pcie_hard_ip_cra_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (pcie_hard_ip_cra_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (pcie_hard_ip_cra_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (pcie_hard_ip_cra_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (pcie_hard_ip_cra_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_src0_ready),                                 //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                 //          .valid
		.src0_data          (rsp_demux_src0_data),                                  //          .data
		.src0_channel       (rsp_demux_src0_channel),                               //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                         //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket)                            //          .endofpacket
	);

	pcie_core_mem_mm_interconnect_0_rsp_demux rsp_demux_001 (
		.clk                (PCIe_hard_ip_pcie_core_clk_clk),                //       clk.clk
		.reset              (RamSrc_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.sink_ready         (ramsrc_s1_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (ramsrc_s1_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (ramsrc_s1_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (ramsrc_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (ramsrc_s1_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (ramsrc_s1_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                      //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                      //          .valid
		.src0_data          (rsp_demux_001_src0_data),                       //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                    //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),              //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket)                 //          .endofpacket
	);

	pcie_core_mem_mm_interconnect_0_rsp_demux rsp_demux_002 (
		.clk                (PCIe_hard_ip_pcie_core_clk_clk),                //       clk.clk
		.reset              (RamSrc_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.sink_ready         (ramdes_s1_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (ramdes_s1_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (ramdes_s1_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (ramdes_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (ramdes_s1_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (ramdes_s1_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                      //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                      //          .valid
		.src0_data          (rsp_demux_002_src0_data),                       //          .data
		.src0_channel       (rsp_demux_002_src0_channel),                    //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),              //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket)                 //          .endofpacket
	);

	pcie_core_mem_mm_interconnect_0_rsp_demux rsp_demux_003 (
		.clk                (PCIe_hard_ip_pcie_core_clk_clk),                 //       clk.clk
		.reset              (RamSrc_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.sink_ready         (regmask_s1_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (regmask_s1_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (regmask_s1_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (regmask_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (regmask_s1_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (regmask_s1_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_003_src0_data),                        //          .data
		.src0_channel       (rsp_demux_003_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket)                  //          .endofpacket
	);

	pcie_core_mem_mm_interconnect_0_rsp_demux rsp_demux_004 (
		.clk                (PCIe_hard_ip_pcie_core_clk_clk),                  //       clk.clk
		.reset              (RamSrc_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.sink_ready         (actuator_s1_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (actuator_s1_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (actuator_s1_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (actuator_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (actuator_s1_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (actuator_s1_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                        //      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                        //          .valid
		.src0_data          (rsp_demux_004_src0_data),                         //          .data
		.src0_channel       (rsp_demux_004_src0_channel),                      //          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),                //          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket)                   //          .endofpacket
	);

	pcie_core_mem_mm_interconnect_0_rsp_demux rsp_demux_005 (
		.clk                (PCIe_hard_ip_pcie_core_clk_clk),           //       clk.clk
		.reset              (RamSrc_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_006_src_ready),                     //      sink.ready
		.sink_channel       (router_006_src_channel),                   //          .channel
		.sink_data          (router_006_src_data),                      //          .data
		.sink_startofpacket (router_006_src_startofpacket),             //          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),               //          .endofpacket
		.sink_valid         (router_006_src_valid),                     //          .valid
		.src0_ready         (rsp_demux_005_src0_ready),                 //      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),                 //          .valid
		.src0_data          (rsp_demux_005_src0_data),                  //          .data
		.src0_channel       (rsp_demux_005_src0_channel),               //          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),         //          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket)            //          .endofpacket
	);

	pcie_core_mem_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                 (PCIe_hard_ip_pcie_core_clk_clk),           //       clk.clk
		.reset               (RamSrc_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                        //       src.ready
		.src_valid           (rsp_mux_src_valid),                        //          .valid
		.src_data            (rsp_mux_src_data),                         //          .data
		.src_channel         (rsp_mux_src_channel),                      //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                  //          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                     //     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                     //          .valid
		.sink0_channel       (rsp_demux_src0_channel),                   //          .channel
		.sink0_data          (rsp_demux_src0_data),                      //          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),             //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),               //          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                 //     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                 //          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),               //          .channel
		.sink1_data          (rsp_demux_001_src0_data),                  //          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),         //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket),           //          .endofpacket
		.sink2_ready         (rsp_demux_002_src0_ready),                 //     sink2.ready
		.sink2_valid         (rsp_demux_002_src0_valid),                 //          .valid
		.sink2_channel       (rsp_demux_002_src0_channel),               //          .channel
		.sink2_data          (rsp_demux_002_src0_data),                  //          .data
		.sink2_startofpacket (rsp_demux_002_src0_startofpacket),         //          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src0_endofpacket),           //          .endofpacket
		.sink3_ready         (rsp_demux_003_src0_ready),                 //     sink3.ready
		.sink3_valid         (rsp_demux_003_src0_valid),                 //          .valid
		.sink3_channel       (rsp_demux_003_src0_channel),               //          .channel
		.sink3_data          (rsp_demux_003_src0_data),                  //          .data
		.sink3_startofpacket (rsp_demux_003_src0_startofpacket),         //          .startofpacket
		.sink3_endofpacket   (rsp_demux_003_src0_endofpacket),           //          .endofpacket
		.sink4_ready         (rsp_demux_004_src0_ready),                 //     sink4.ready
		.sink4_valid         (rsp_demux_004_src0_valid),                 //          .valid
		.sink4_channel       (rsp_demux_004_src0_channel),               //          .channel
		.sink4_data          (rsp_demux_004_src0_data),                  //          .data
		.sink4_startofpacket (rsp_demux_004_src0_startofpacket),         //          .startofpacket
		.sink4_endofpacket   (rsp_demux_004_src0_endofpacket),           //          .endofpacket
		.sink5_ready         (rsp_demux_005_src0_ready),                 //     sink5.ready
		.sink5_valid         (rsp_demux_005_src0_valid),                 //          .valid
		.sink5_channel       (rsp_demux_005_src0_channel),               //          .channel
		.sink5_data          (rsp_demux_005_src0_data),                  //          .data
		.sink5_startofpacket (rsp_demux_005_src0_startofpacket),         //          .startofpacket
		.sink5_endofpacket   (rsp_demux_005_src0_endofpacket)            //          .endofpacket
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (109),
		.IN_PKT_RESPONSE_STATUS_L      (108),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (110),
		.IN_PKT_ORI_BURST_SIZE_H       (112),
		.IN_ST_DATA_W                  (113),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (145),
		.OUT_PKT_RESPONSE_STATUS_L     (144),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (146),
		.OUT_PKT_ORI_BURST_SIZE_H      (148),
		.OUT_ST_DATA_W                 (149),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pcie_hard_ip_cra_rsp_width_adapter (
		.clk                  (PCIe_hard_ip_pcie_core_clk_clk),                       //       clk.clk
		.reset                (RamSrc_reset_reset_bridge_in_reset_reset),             // clk_reset.reset
		.in_valid             (router_001_src_valid),                                 //      sink.valid
		.in_channel           (router_001_src_channel),                               //          .channel
		.in_startofpacket     (router_001_src_startofpacket),                         //          .startofpacket
		.in_endofpacket       (router_001_src_endofpacket),                           //          .endofpacket
		.in_ready             (router_001_src_ready),                                 //          .ready
		.in_data              (router_001_src_data),                                  //          .data
		.out_endofpacket      (pcie_hard_ip_cra_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pcie_hard_ip_cra_rsp_width_adapter_src_data),          //          .data
		.out_channel          (pcie_hard_ip_cra_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (pcie_hard_ip_cra_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (pcie_hard_ip_cra_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pcie_hard_ip_cra_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (109),
		.IN_PKT_RESPONSE_STATUS_L      (108),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (110),
		.IN_PKT_ORI_BURST_SIZE_H       (112),
		.IN_ST_DATA_W                  (113),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (145),
		.OUT_PKT_RESPONSE_STATUS_L     (144),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (146),
		.OUT_PKT_ORI_BURST_SIZE_H      (148),
		.OUT_ST_DATA_W                 (149),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) ramsrc_s1_rsp_width_adapter (
		.clk                  (PCIe_hard_ip_pcie_core_clk_clk),                //       clk.clk
		.reset                (RamSrc_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.in_valid             (router_002_src_valid),                          //      sink.valid
		.in_channel           (router_002_src_channel),                        //          .channel
		.in_startofpacket     (router_002_src_startofpacket),                  //          .startofpacket
		.in_endofpacket       (router_002_src_endofpacket),                    //          .endofpacket
		.in_ready             (router_002_src_ready),                          //          .ready
		.in_data              (router_002_src_data),                           //          .data
		.out_endofpacket      (ramsrc_s1_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (ramsrc_s1_rsp_width_adapter_src_data),          //          .data
		.out_channel          (ramsrc_s1_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (ramsrc_s1_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (ramsrc_s1_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (ramsrc_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                         // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (109),
		.IN_PKT_RESPONSE_STATUS_L      (108),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (110),
		.IN_PKT_ORI_BURST_SIZE_H       (112),
		.IN_ST_DATA_W                  (113),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (145),
		.OUT_PKT_RESPONSE_STATUS_L     (144),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (146),
		.OUT_PKT_ORI_BURST_SIZE_H      (148),
		.OUT_ST_DATA_W                 (149),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) ramdes_s1_rsp_width_adapter (
		.clk                  (PCIe_hard_ip_pcie_core_clk_clk),                //       clk.clk
		.reset                (RamSrc_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.in_valid             (router_003_src_valid),                          //      sink.valid
		.in_channel           (router_003_src_channel),                        //          .channel
		.in_startofpacket     (router_003_src_startofpacket),                  //          .startofpacket
		.in_endofpacket       (router_003_src_endofpacket),                    //          .endofpacket
		.in_ready             (router_003_src_ready),                          //          .ready
		.in_data              (router_003_src_data),                           //          .data
		.out_endofpacket      (ramdes_s1_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (ramdes_s1_rsp_width_adapter_src_data),          //          .data
		.out_channel          (ramdes_s1_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (ramdes_s1_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (ramdes_s1_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (ramdes_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                         // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (109),
		.IN_PKT_RESPONSE_STATUS_L      (108),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (110),
		.IN_PKT_ORI_BURST_SIZE_H       (112),
		.IN_ST_DATA_W                  (113),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (145),
		.OUT_PKT_RESPONSE_STATUS_L     (144),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (146),
		.OUT_PKT_ORI_BURST_SIZE_H      (148),
		.OUT_ST_DATA_W                 (149),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) regmask_s1_rsp_width_adapter (
		.clk                  (PCIe_hard_ip_pcie_core_clk_clk),                 //       clk.clk
		.reset                (RamSrc_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_valid             (router_004_src_valid),                           //      sink.valid
		.in_channel           (router_004_src_channel),                         //          .channel
		.in_startofpacket     (router_004_src_startofpacket),                   //          .startofpacket
		.in_endofpacket       (router_004_src_endofpacket),                     //          .endofpacket
		.in_ready             (router_004_src_ready),                           //          .ready
		.in_data              (router_004_src_data),                            //          .data
		.out_endofpacket      (regmask_s1_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (regmask_s1_rsp_width_adapter_src_data),          //          .data
		.out_channel          (regmask_s1_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (regmask_s1_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (regmask_s1_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (regmask_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                          // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (40),
		.IN_PKT_ADDR_L                 (9),
		.IN_PKT_DATA_H                 (7),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (8),
		.IN_PKT_BYTEEN_L               (8),
		.IN_PKT_BYTE_CNT_H             (56),
		.IN_PKT_BYTE_CNT_L             (47),
		.IN_PKT_TRANS_COMPRESSED_READ  (41),
		.IN_PKT_TRANS_WRITE            (43),
		.IN_PKT_BURSTWRAP_H            (57),
		.IN_PKT_BURSTWRAP_L            (57),
		.IN_PKT_BURST_SIZE_H           (60),
		.IN_PKT_BURST_SIZE_L           (58),
		.IN_PKT_RESPONSE_STATUS_H      (82),
		.IN_PKT_RESPONSE_STATUS_L      (81),
		.IN_PKT_TRANS_EXCLUSIVE        (46),
		.IN_PKT_BURST_TYPE_H           (62),
		.IN_PKT_BURST_TYPE_L           (61),
		.IN_PKT_ORI_BURST_SIZE_L       (83),
		.IN_PKT_ORI_BURST_SIZE_H       (85),
		.IN_ST_DATA_W                  (86),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (145),
		.OUT_PKT_RESPONSE_STATUS_L     (144),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (146),
		.OUT_PKT_ORI_BURST_SIZE_H      (148),
		.OUT_ST_DATA_W                 (149),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) actuator_s1_rsp_width_adapter (
		.clk                  (PCIe_hard_ip_pcie_core_clk_clk),                  //       clk.clk
		.reset                (RamSrc_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.in_valid             (router_005_src_valid),                            //      sink.valid
		.in_channel           (router_005_src_channel),                          //          .channel
		.in_startofpacket     (router_005_src_startofpacket),                    //          .startofpacket
		.in_endofpacket       (router_005_src_endofpacket),                      //          .endofpacket
		.in_ready             (router_005_src_ready),                            //          .ready
		.in_data              (router_005_src_data),                             //          .data
		.out_endofpacket      (actuator_s1_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (actuator_s1_rsp_width_adapter_src_data),          //          .data
		.out_channel          (actuator_s1_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (actuator_s1_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (actuator_s1_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (actuator_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                           // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (145),
		.IN_PKT_RESPONSE_STATUS_L      (144),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (146),
		.IN_PKT_ORI_BURST_SIZE_H       (148),
		.IN_ST_DATA_W                  (149),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (109),
		.OUT_PKT_RESPONSE_STATUS_L     (108),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (110),
		.OUT_PKT_ORI_BURST_SIZE_H      (112),
		.OUT_ST_DATA_W                 (113),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pcie_hard_ip_cra_cmd_width_adapter (
		.clk                  (PCIe_hard_ip_pcie_core_clk_clk),                       //       clk.clk
		.reset                (RamSrc_reset_reset_bridge_in_reset_reset),             // clk_reset.reset
		.in_valid             (cmd_mux_src_valid),                                    //      sink.valid
		.in_channel           (cmd_mux_src_channel),                                  //          .channel
		.in_startofpacket     (cmd_mux_src_startofpacket),                            //          .startofpacket
		.in_endofpacket       (cmd_mux_src_endofpacket),                              //          .endofpacket
		.in_ready             (cmd_mux_src_ready),                                    //          .ready
		.in_data              (cmd_mux_src_data),                                     //          .data
		.out_endofpacket      (pcie_hard_ip_cra_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pcie_hard_ip_cra_cmd_width_adapter_src_data),          //          .data
		.out_channel          (pcie_hard_ip_cra_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (pcie_hard_ip_cra_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (pcie_hard_ip_cra_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pcie_hard_ip_cra_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (145),
		.IN_PKT_RESPONSE_STATUS_L      (144),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (146),
		.IN_PKT_ORI_BURST_SIZE_H       (148),
		.IN_ST_DATA_W                  (149),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (109),
		.OUT_PKT_RESPONSE_STATUS_L     (108),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (110),
		.OUT_PKT_ORI_BURST_SIZE_H      (112),
		.OUT_ST_DATA_W                 (113),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) ramsrc_s1_cmd_width_adapter (
		.clk                  (PCIe_hard_ip_pcie_core_clk_clk),                //       clk.clk
		.reset                (RamSrc_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.in_valid             (cmd_mux_001_src_valid),                         //      sink.valid
		.in_channel           (cmd_mux_001_src_channel),                       //          .channel
		.in_startofpacket     (cmd_mux_001_src_startofpacket),                 //          .startofpacket
		.in_endofpacket       (cmd_mux_001_src_endofpacket),                   //          .endofpacket
		.in_ready             (cmd_mux_001_src_ready),                         //          .ready
		.in_data              (cmd_mux_001_src_data),                          //          .data
		.out_endofpacket      (ramsrc_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (ramsrc_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (ramsrc_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (ramsrc_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (ramsrc_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (ramsrc_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                         // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (145),
		.IN_PKT_RESPONSE_STATUS_L      (144),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (146),
		.IN_PKT_ORI_BURST_SIZE_H       (148),
		.IN_ST_DATA_W                  (149),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (109),
		.OUT_PKT_RESPONSE_STATUS_L     (108),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (110),
		.OUT_PKT_ORI_BURST_SIZE_H      (112),
		.OUT_ST_DATA_W                 (113),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) ramdes_s1_cmd_width_adapter (
		.clk                  (PCIe_hard_ip_pcie_core_clk_clk),                //       clk.clk
		.reset                (RamSrc_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.in_valid             (cmd_mux_002_src_valid),                         //      sink.valid
		.in_channel           (cmd_mux_002_src_channel),                       //          .channel
		.in_startofpacket     (cmd_mux_002_src_startofpacket),                 //          .startofpacket
		.in_endofpacket       (cmd_mux_002_src_endofpacket),                   //          .endofpacket
		.in_ready             (cmd_mux_002_src_ready),                         //          .ready
		.in_data              (cmd_mux_002_src_data),                          //          .data
		.out_endofpacket      (ramdes_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (ramdes_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (ramdes_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (ramdes_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (ramdes_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (ramdes_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                         // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (145),
		.IN_PKT_RESPONSE_STATUS_L      (144),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (146),
		.IN_PKT_ORI_BURST_SIZE_H       (148),
		.IN_ST_DATA_W                  (149),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (109),
		.OUT_PKT_RESPONSE_STATUS_L     (108),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (110),
		.OUT_PKT_ORI_BURST_SIZE_H      (112),
		.OUT_ST_DATA_W                 (113),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) regmask_s1_cmd_width_adapter (
		.clk                  (PCIe_hard_ip_pcie_core_clk_clk),                 //       clk.clk
		.reset                (RamSrc_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_valid             (cmd_mux_003_src_valid),                          //      sink.valid
		.in_channel           (cmd_mux_003_src_channel),                        //          .channel
		.in_startofpacket     (cmd_mux_003_src_startofpacket),                  //          .startofpacket
		.in_endofpacket       (cmd_mux_003_src_endofpacket),                    //          .endofpacket
		.in_ready             (cmd_mux_003_src_ready),                          //          .ready
		.in_data              (cmd_mux_003_src_data),                           //          .data
		.out_endofpacket      (regmask_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (regmask_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (regmask_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (regmask_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (regmask_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (regmask_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                          // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (145),
		.IN_PKT_RESPONSE_STATUS_L      (144),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (146),
		.IN_PKT_ORI_BURST_SIZE_H       (148),
		.IN_ST_DATA_W                  (149),
		.OUT_PKT_ADDR_H                (40),
		.OUT_PKT_ADDR_L                (9),
		.OUT_PKT_DATA_H                (7),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (8),
		.OUT_PKT_BYTEEN_L              (8),
		.OUT_PKT_BYTE_CNT_H            (56),
		.OUT_PKT_BYTE_CNT_L            (47),
		.OUT_PKT_TRANS_COMPRESSED_READ (41),
		.OUT_PKT_BURST_SIZE_H          (60),
		.OUT_PKT_BURST_SIZE_L          (58),
		.OUT_PKT_RESPONSE_STATUS_H     (82),
		.OUT_PKT_RESPONSE_STATUS_L     (81),
		.OUT_PKT_TRANS_EXCLUSIVE       (46),
		.OUT_PKT_BURST_TYPE_H          (62),
		.OUT_PKT_BURST_TYPE_L          (61),
		.OUT_PKT_ORI_BURST_SIZE_L      (83),
		.OUT_PKT_ORI_BURST_SIZE_H      (85),
		.OUT_ST_DATA_W                 (86),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) actuator_s1_cmd_width_adapter (
		.clk                  (PCIe_hard_ip_pcie_core_clk_clk),                  //       clk.clk
		.reset                (RamSrc_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.in_valid             (cmd_mux_004_src_valid),                           //      sink.valid
		.in_channel           (cmd_mux_004_src_channel),                         //          .channel
		.in_startofpacket     (cmd_mux_004_src_startofpacket),                   //          .startofpacket
		.in_endofpacket       (cmd_mux_004_src_endofpacket),                     //          .endofpacket
		.in_ready             (cmd_mux_004_src_ready),                           //          .ready
		.in_data              (cmd_mux_004_src_data),                            //          .data
		.out_endofpacket      (actuator_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (actuator_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (actuator_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (actuator_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (actuator_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (actuator_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                           // (terminated)
	);

	pcie_core_mem_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (PCIe_hard_ip_pcie_core_clk_clk),              // in_clk_0.clk
		.in_rst_0_reset (RamSrc_reset_reset_bridge_in_reset_reset),    // in_rst_0.reset
		.in_0_data      (pcie_hard_ip_cra_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (pcie_hard_ip_cra_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (pcie_hard_ip_cra_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),               //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),               //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                //         .error
	);

	pcie_core_mem_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (PCIe_hard_ip_pcie_core_clk_clk),           // in_clk_0.clk
		.in_rst_0_reset (RamSrc_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (ramsrc_s1_agent_rdata_fifo_src_data),      //     in_0.data
		.in_0_valid     (ramsrc_s1_agent_rdata_fifo_src_valid),     //         .valid
		.in_0_ready     (ramsrc_s1_agent_rdata_fifo_src_ready),     //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),         //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),        //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),        //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)         //         .error
	);

	pcie_core_mem_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_002 (
		.in_clk_0_clk   (PCIe_hard_ip_pcie_core_clk_clk),           // in_clk_0.clk
		.in_rst_0_reset (RamSrc_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (ramdes_s1_agent_rdata_fifo_src_data),      //     in_0.data
		.in_0_valid     (ramdes_s1_agent_rdata_fifo_src_valid),     //         .valid
		.in_0_ready     (ramdes_s1_agent_rdata_fifo_src_ready),     //         .ready
		.out_0_data     (avalon_st_adapter_002_out_0_data),         //    out_0.data
		.out_0_valid    (avalon_st_adapter_002_out_0_valid),        //         .valid
		.out_0_ready    (avalon_st_adapter_002_out_0_ready),        //         .ready
		.out_0_error    (avalon_st_adapter_002_out_0_error)         //         .error
	);

	pcie_core_mem_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_003 (
		.in_clk_0_clk   (PCIe_hard_ip_pcie_core_clk_clk),           // in_clk_0.clk
		.in_rst_0_reset (RamSrc_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (regmask_s1_agent_rdata_fifo_src_data),     //     in_0.data
		.in_0_valid     (regmask_s1_agent_rdata_fifo_src_valid),    //         .valid
		.in_0_ready     (regmask_s1_agent_rdata_fifo_src_ready),    //         .ready
		.out_0_data     (avalon_st_adapter_003_out_0_data),         //    out_0.data
		.out_0_valid    (avalon_st_adapter_003_out_0_valid),        //         .valid
		.out_0_ready    (avalon_st_adapter_003_out_0_ready),        //         .ready
		.out_0_error    (avalon_st_adapter_003_out_0_error)         //         .error
	);

	pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004 #(
		.inBitsPerSymbol (10),
		.inUsePackets    (0),
		.inDataWidth     (10),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (10),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_004 (
		.in_clk_0_clk   (PCIe_hard_ip_pcie_core_clk_clk),           // in_clk_0.clk
		.in_rst_0_reset (RamSrc_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (actuator_s1_agent_rdata_fifo_src_data),    //     in_0.data
		.in_0_valid     (actuator_s1_agent_rdata_fifo_src_valid),   //         .valid
		.in_0_ready     (actuator_s1_agent_rdata_fifo_src_ready),   //         .ready
		.out_0_data     (avalon_st_adapter_004_out_0_data),         //    out_0.data
		.out_0_valid    (avalon_st_adapter_004_out_0_valid),        //         .valid
		.out_0_ready    (avalon_st_adapter_004_out_0_ready),        //         .ready
		.out_0_error    (avalon_st_adapter_004_out_0_error)         //         .error
	);

	pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005 #(
		.inBitsPerSymbol (66),
		.inUsePackets    (0),
		.inDataWidth     (66),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (66),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_005 (
		.in_clk_0_clk   (PCIe_hard_ip_pcie_core_clk_clk),              // in_clk_0.clk
		.in_rst_0_reset (RamSrc_reset_reset_bridge_in_reset_reset),    // in_rst_0.reset
		.in_0_data      (pcie_hard_ip_txs_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (pcie_hard_ip_txs_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (pcie_hard_ip_txs_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_005_out_0_data),            //    out_0.data
		.out_0_valid    (avalon_st_adapter_005_out_0_valid),           //         .valid
		.out_0_ready    (avalon_st_adapter_005_out_0_ready),           //         .ready
		.out_0_error    (avalon_st_adapter_005_out_0_error)            //         .error
	);

endmodule
