
SPI_SLAVE.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002d9e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000020  00800060  00002d9e  00002e32  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000010  00800080  00800080  00002e52  2**0
                  ALLOC
  3 .stab         00003450  00000000  00000000  00002e54  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001ad1  00000000  00000000  000062a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00007d75  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00007eb5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00008025  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00009c6e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000ab59  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000b908  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000ba68  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000bcf5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000c4c3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 b5 0b 	jmp	0x176a	; 0x176a <__vector_1>
       8:	0c 94 f4 0b 	jmp	0x17e8	; 0x17e8 <__vector_2>
       c:	0c 94 33 0c 	jmp	0x1866	; 0x1866 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 18 09 	jmp	0x1230	; 0x1230 <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 a2 11 	jmp	0x2344	; 0x2344 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee e9       	ldi	r30, 0x9E	; 158
      68:	fd e2       	ldi	r31, 0x2D	; 45
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 38       	cpi	r26, 0x80	; 128
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a0 e8       	ldi	r26, 0x80	; 128
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a0 39       	cpi	r26, 0x90	; 144
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 fc 15 	call	0x2bf8	; 0x2bf8 <main>
      8a:	0c 94 cd 16 	jmp	0x2d9a	; 0x2d9a <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 96 16 	jmp	0x2d2c	; 0x2d2c <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 b2 16 	jmp	0x2d64	; 0x2d64 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 a2 16 	jmp	0x2d44	; 0x2d44 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 be 16 	jmp	0x2d7c	; 0x2d7c <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 a2 16 	jmp	0x2d44	; 0x2d44 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 be 16 	jmp	0x2d7c	; 0x2d7c <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 96 16 	jmp	0x2d2c	; 0x2d2c <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 b2 16 	jmp	0x2d64	; 0x2d64 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 a2 16 	jmp	0x2d44	; 0x2d44 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 be 16 	jmp	0x2d7c	; 0x2d7c <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 a2 16 	jmp	0x2d44	; 0x2d44 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 be 16 	jmp	0x2d7c	; 0x2d7c <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 a2 16 	jmp	0x2d44	; 0x2d44 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 be 16 	jmp	0x2d7c	; 0x2d7c <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 a6 16 	jmp	0x2d4c	; 0x2d4c <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 c2 16 	jmp	0x2d84	; 0x2d84 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <WDT_VoidEnable>:
#include "WDT_interface.h"
#include "WDT_private.h"
#include "WDT_config.h"

void  WDT_VoidEnable(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
    //set WDTCR_WDE to enable
    SET_BIT(WDTCR,WDTCR_WDE);
     b4e:	a1 e4       	ldi	r26, 0x41	; 65
     b50:	b0 e0       	ldi	r27, 0x00	; 0
     b52:	e1 e4       	ldi	r30, 0x41	; 65
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	80 81       	ld	r24, Z
     b58:	88 60       	ori	r24, 0x08	; 8
     b5a:	8c 93       	st	X, r24
}
     b5c:	cf 91       	pop	r28
     b5e:	df 91       	pop	r29
     b60:	08 95       	ret

00000b62 <WDT_VoidSleep>:
 

 void WDT_VoidSleep(u8 Copy_U8sleeptime)
 {
     b62:	df 93       	push	r29
     b64:	cf 93       	push	r28
     b66:	0f 92       	push	r0
     b68:	cd b7       	in	r28, 0x3d	; 61
     b6a:	de b7       	in	r29, 0x3e	; 62
     b6c:	89 83       	std	Y+1, r24	; 0x01
    //mask to clear the first 3 bit
    WDTCR &= 0b11111000 ;
     b6e:	a1 e4       	ldi	r26, 0x41	; 65
     b70:	b0 e0       	ldi	r27, 0x00	; 0
     b72:	e1 e4       	ldi	r30, 0x41	; 65
     b74:	f0 e0       	ldi	r31, 0x00	; 0
     b76:	80 81       	ld	r24, Z
     b78:	88 7f       	andi	r24, 0xF8	; 248
     b7a:	8c 93       	st	X, r24
    // or with time user select 
    WDTCR |=Copy_U8sleeptime ;
     b7c:	a1 e4       	ldi	r26, 0x41	; 65
     b7e:	b0 e0       	ldi	r27, 0x00	; 0
     b80:	e1 e4       	ldi	r30, 0x41	; 65
     b82:	f0 e0       	ldi	r31, 0x00	; 0
     b84:	90 81       	ld	r25, Z
     b86:	89 81       	ldd	r24, Y+1	; 0x01
     b88:	89 2b       	or	r24, r25
     b8a:	8c 93       	st	X, r24
 }
     b8c:	0f 90       	pop	r0
     b8e:	cf 91       	pop	r28
     b90:	df 91       	pop	r29
     b92:	08 95       	ret

00000b94 <WDT_VoidDisable>:

 void WDT_VoidDisable(void)
 {
     b94:	df 93       	push	r29
     b96:	cf 93       	push	r28
     b98:	cd b7       	in	r28, 0x3d	; 61
     b9a:	de b7       	in	r29, 0x3e	; 62
    // set bit in  in enable bit and turn off bit in same time and clear WDE 
   WDTCR = (1 << WDTCR_WDTOE) | (1 << WDTCR_WDE);
     b9c:	e1 e4       	ldi	r30, 0x41	; 65
     b9e:	f0 e0       	ldi	r31, 0x00	; 0
     ba0:	88 e1       	ldi	r24, 0x18	; 24
     ba2:	80 83       	st	Z, r24
   WDTCR = 0;
     ba4:	e1 e4       	ldi	r30, 0x41	; 65
     ba6:	f0 e0       	ldi	r31, 0x00	; 0
     ba8:	10 82       	st	Z, r1
 }
     baa:	cf 91       	pop	r28
     bac:	df 91       	pop	r29
     bae:	08 95       	ret

00000bb0 <UART_VoidInit>:
#include "UART_private.h"
#include "UART_config.h"


void UART_VoidInit(void)
{
     bb0:	df 93       	push	r29
     bb2:	cf 93       	push	r28
     bb4:	0f 92       	push	r0
     bb6:	cd b7       	in	r28, 0x3d	; 61
     bb8:	de b7       	in	r29, 0x3e	; 62
        u8 Local_u8UCSRCTemp=0 ;  
     bba:	19 82       	std	Y+1, r1	; 0x01

        /* asynchrounous mode */
        CLEAR_BIT(Local_u8UCSRCTemp , UCSRC_URSEL);
     bbc:	89 81       	ldd	r24, Y+1	; 0x01
     bbe:	8f 77       	andi	r24, 0x7F	; 127
     bc0:	89 83       	std	Y+1, r24	; 0x01

        /* enable tx and rx circuits*/
            SET_BIT(UCSRB , UCSRB_TXEN);
     bc2:	aa e2       	ldi	r26, 0x2A	; 42
     bc4:	b0 e0       	ldi	r27, 0x00	; 0
     bc6:	ea e2       	ldi	r30, 0x2A	; 42
     bc8:	f0 e0       	ldi	r31, 0x00	; 0
     bca:	80 81       	ld	r24, Z
     bcc:	88 60       	ori	r24, 0x08	; 8
     bce:	8c 93       	st	X, r24
            SET_BIT(UCSRB , UCSRB_RXEN);
     bd0:	aa e2       	ldi	r26, 0x2A	; 42
     bd2:	b0 e0       	ldi	r27, 0x00	; 0
     bd4:	ea e2       	ldi	r30, 0x2A	; 42
     bd6:	f0 e0       	ldi	r31, 0x00	; 0
     bd8:	80 81       	ld	r24, Z
     bda:	80 61       	ori	r24, 0x10	; 16
     bdc:	8c 93       	st	X, r24
        /*data size */
        SET_BIT(Local_u8UCSRCTemp,UCSRC_UCSZ0);
     bde:	89 81       	ldd	r24, Y+1	; 0x01
     be0:	82 60       	ori	r24, 0x02	; 2
     be2:	89 83       	std	Y+1, r24	; 0x01
        SET_BIT(Local_u8UCSRCTemp,UCSRC_UCSZ1);
     be4:	89 81       	ldd	r24, Y+1	; 0x01
     be6:	84 60       	ori	r24, 0x04	; 4
     be8:	89 83       	std	Y+1, r24	; 0x01
        SET_BIT(UCSRB , UCSRB_UCSZ2);
     bea:	aa e2       	ldi	r26, 0x2A	; 42
     bec:	b0 e0       	ldi	r27, 0x00	; 0
     bee:	ea e2       	ldi	r30, 0x2A	; 42
     bf0:	f0 e0       	ldi	r31, 0x00	; 0
     bf2:	80 81       	ld	r24, Z
     bf4:	84 60       	ori	r24, 0x04	; 4
     bf6:	8c 93       	st	X, r24
        /*parity disabled*/

        CLEAR_BIT(Local_u8UCSRCTemp , UCSRC_UPM0);
     bf8:	89 81       	ldd	r24, Y+1	; 0x01
     bfa:	8f 7e       	andi	r24, 0xEF	; 239
     bfc:	89 83       	std	Y+1, r24	; 0x01
        CLEAR_BIT(Local_u8UCSRCTemp , UCSRC_UPM0);
     bfe:	89 81       	ldd	r24, Y+1	; 0x01
     c00:	8f 7e       	andi	r24, 0xEF	; 239
     c02:	89 83       	std	Y+1, r24	; 0x01

        /* stop bit 1 bit*/
        CLEAR_BIT(Local_u8UCSRCTemp , UCSRC_USBS);
     c04:	89 81       	ldd	r24, Y+1	; 0x01
     c06:	87 7f       	andi	r24, 0xF7	; 247
     c08:	89 83       	std	Y+1, r24	; 0x01


        SET_BIT(Local_u8UCSRCTemp,UCSRC_URSEL);     //write in ucsrc register
     c0a:	89 81       	ldd	r24, Y+1	; 0x01
     c0c:	80 68       	ori	r24, 0x80	; 128
     c0e:	89 83       	std	Y+1, r24	; 0x01
            /* assign variable value to register */
        UCSRC=Local_u8UCSRCTemp ;
     c10:	e0 e4       	ldi	r30, 0x40	; 64
     c12:	f0 e0       	ldi	r31, 0x00	; 0
     c14:	89 81       	ldd	r24, Y+1	; 0x01
     c16:	80 83       	st	Z, r24

        

        /* disable double speed mode*/
        CLEAR_BIT(UCSRA , UCSRA_U2X);
     c18:	ab e2       	ldi	r26, 0x2B	; 43
     c1a:	b0 e0       	ldi	r27, 0x00	; 0
     c1c:	eb e2       	ldi	r30, 0x2B	; 43
     c1e:	f0 e0       	ldi	r31, 0x00	; 0
     c20:	80 81       	ld	r24, Z
     c22:	8d 7f       	andi	r24, 0xFD	; 253
     c24:	8c 93       	st	X, r24
        /* set baudrate to be 9600*/
        UBRRL=51 ;
     c26:	e9 e2       	ldi	r30, 0x29	; 41
     c28:	f0 e0       	ldi	r31, 0x00	; 0
     c2a:	83 e3       	ldi	r24, 0x33	; 51
     c2c:	80 83       	st	Z, r24
        /*write in UBRRH register*/
        SET_BIT(UBRRH,UBRRH_URSEL);
     c2e:	a0 e4       	ldi	r26, 0x40	; 64
     c30:	b0 e0       	ldi	r27, 0x00	; 0
     c32:	e0 e4       	ldi	r30, 0x40	; 64
     c34:	f0 e0       	ldi	r31, 0x00	; 0
     c36:	80 81       	ld	r24, Z
     c38:	80 68       	ori	r24, 0x80	; 128
     c3a:	8c 93       	st	X, r24

        UBRRH = 0;
     c3c:	e0 e4       	ldi	r30, 0x40	; 64
     c3e:	f0 e0       	ldi	r31, 0x00	; 0
     c40:	10 82       	st	Z, r1

}
     c42:	0f 90       	pop	r0
     c44:	cf 91       	pop	r28
     c46:	df 91       	pop	r29
     c48:	08 95       	ret

00000c4a <UART_VoidTransmitDataSynchronous>:

void UART_VoidTransmitDataSynchronous(u8 Copy_u8Data)
{
     c4a:	df 93       	push	r29
     c4c:	cf 93       	push	r28
     c4e:	0f 92       	push	r0
     c50:	cd b7       	in	r28, 0x3d	; 61
     c52:	de b7       	in	r29, 0x3e	; 62
     c54:	89 83       	std	Y+1, r24	; 0x01
            /*polling untill UDR empty*/
        while(GET_BIT(UCSRA ,UCSRA_UDRE)==0);
     c56:	eb e2       	ldi	r30, 0x2B	; 43
     c58:	f0 e0       	ldi	r31, 0x00	; 0
     c5a:	80 81       	ld	r24, Z
     c5c:	82 95       	swap	r24
     c5e:	86 95       	lsr	r24
     c60:	87 70       	andi	r24, 0x07	; 7
     c62:	88 2f       	mov	r24, r24
     c64:	90 e0       	ldi	r25, 0x00	; 0
     c66:	81 70       	andi	r24, 0x01	; 1
     c68:	90 70       	andi	r25, 0x00	; 0
     c6a:	00 97       	sbiw	r24, 0x00	; 0
     c6c:	a1 f3       	breq	.-24     	; 0xc56 <UART_VoidTransmitDataSynchronous+0xc>
            /*copy data to udr register*/
        UDR = Copy_u8Data ;
     c6e:	ec e2       	ldi	r30, 0x2C	; 44
     c70:	f0 e0       	ldi	r31, 0x00	; 0
     c72:	89 81       	ldd	r24, Y+1	; 0x01
     c74:	80 83       	st	Z, r24
            /*polling untill transmitting complete*/
        while(GET_BIT(UCSRA ,UCSRA_TXC)==0);
     c76:	eb e2       	ldi	r30, 0x2B	; 43
     c78:	f0 e0       	ldi	r31, 0x00	; 0
     c7a:	80 81       	ld	r24, Z
     c7c:	82 95       	swap	r24
     c7e:	86 95       	lsr	r24
     c80:	86 95       	lsr	r24
     c82:	83 70       	andi	r24, 0x03	; 3
     c84:	88 2f       	mov	r24, r24
     c86:	90 e0       	ldi	r25, 0x00	; 0
     c88:	81 70       	andi	r24, 0x01	; 1
     c8a:	90 70       	andi	r25, 0x00	; 0
     c8c:	00 97       	sbiw	r24, 0x00	; 0
     c8e:	99 f3       	breq	.-26     	; 0xc76 <UART_VoidTransmitDataSynchronous+0x2c>
            /* clear flag*/
        SET_BIT(UCSRA , UCSRA_TXC);
     c90:	ab e2       	ldi	r26, 0x2B	; 43
     c92:	b0 e0       	ldi	r27, 0x00	; 0
     c94:	eb e2       	ldi	r30, 0x2B	; 43
     c96:	f0 e0       	ldi	r31, 0x00	; 0
     c98:	80 81       	ld	r24, Z
     c9a:	80 64       	ori	r24, 0x40	; 64
     c9c:	8c 93       	st	X, r24
}
     c9e:	0f 90       	pop	r0
     ca0:	cf 91       	pop	r28
     ca2:	df 91       	pop	r29
     ca4:	08 95       	ret

00000ca6 <UART_u8ReceiveDataSynchronous>:

void UART_u8ReceiveDataSynchronous(u8 * Copy_u8ReceivedData)
{
     ca6:	df 93       	push	r29
     ca8:	cf 93       	push	r28
     caa:	00 d0       	rcall	.+0      	; 0xcac <UART_u8ReceiveDataSynchronous+0x6>
     cac:	cd b7       	in	r28, 0x3d	; 61
     cae:	de b7       	in	r29, 0x3e	; 62
     cb0:	9a 83       	std	Y+2, r25	; 0x02
     cb2:	89 83       	std	Y+1, r24	; 0x01
        /*polling untill receiving complete*/
        while(GET_BIT(UCSRA , UCSRA_RXC)==0);
     cb4:	eb e2       	ldi	r30, 0x2B	; 43
     cb6:	f0 e0       	ldi	r31, 0x00	; 0
     cb8:	80 81       	ld	r24, Z
     cba:	88 23       	and	r24, r24
     cbc:	dc f7       	brge	.-10     	; 0xcb4 <UART_u8ReceiveDataSynchronous+0xe>
            /* get the receive data */
            * Copy_u8ReceivedData = UDR ;
     cbe:	ec e2       	ldi	r30, 0x2C	; 44
     cc0:	f0 e0       	ldi	r31, 0x00	; 0
     cc2:	80 81       	ld	r24, Z
     cc4:	e9 81       	ldd	r30, Y+1	; 0x01
     cc6:	fa 81       	ldd	r31, Y+2	; 0x02
     cc8:	80 83       	st	Z, r24
      
}
     cca:	0f 90       	pop	r0
     ccc:	0f 90       	pop	r0
     cce:	cf 91       	pop	r28
     cd0:	df 91       	pop	r29
     cd2:	08 95       	ret

00000cd4 <TIMER0_voidInit>:
static void (*Global_pvOCNotificationFunction)(void) = NULL;

static void (*ICU_NotificationFunction)(void)=NULL ;

void TIMER0_voidInit(void)
{
     cd4:	df 93       	push	r29
     cd6:	cf 93       	push	r28
     cd8:	cd b7       	in	r28, 0x3d	; 61
     cda:	de b7       	in	r29, 0x3e	; 62
	#if TIMER0_MODE == NORMAL_MODE
		CLEAR_BIT(TCCR0,TCCR0_WGM00);
		CLEAR_BIT(TCCR0,TCCR0_WGM01);
		/* Set CTC Mode for timer0 */
	#elif TIMER0_MODE == CTC_MODE
			CLEAR_BIT(TCCR0,TCCR0_WGM00);
     cdc:	a3 e5       	ldi	r26, 0x53	; 83
     cde:	b0 e0       	ldi	r27, 0x00	; 0
     ce0:	e3 e5       	ldi	r30, 0x53	; 83
     ce2:	f0 e0       	ldi	r31, 0x00	; 0
     ce4:	80 81       	ld	r24, Z
     ce6:	8f 7b       	andi	r24, 0xBF	; 191
     ce8:	8c 93       	st	X, r24
			SET_BIT(TCCR0,TCCR0_WGM01);
     cea:	a3 e5       	ldi	r26, 0x53	; 83
     cec:	b0 e0       	ldi	r27, 0x00	; 0
     cee:	e3 e5       	ldi	r30, 0x53	; 83
     cf0:	f0 e0       	ldi	r31, 0x00	; 0
     cf2:	80 81       	ld	r24, Z
     cf4:	88 60       	ori	r24, 0x08	; 8
     cf6:	8c 93       	st	X, r24
	#else

	#endif

	/*Set The Prescaler to be 8*/
		TCCR0 &= PRESCALER_MASK ;
     cf8:	a3 e5       	ldi	r26, 0x53	; 83
     cfa:	b0 e0       	ldi	r27, 0x00	; 0
     cfc:	e3 e5       	ldi	r30, 0x53	; 83
     cfe:	f0 e0       	ldi	r31, 0x00	; 0
     d00:	80 81       	ld	r24, Z
     d02:	88 7f       	andi	r24, 0xF8	; 248
     d04:	8c 93       	st	X, r24
		TCCR0 |= TIMER0_PRESCALER ;
     d06:	a3 e5       	ldi	r26, 0x53	; 83
     d08:	b0 e0       	ldi	r27, 0x00	; 0
     d0a:	e3 e5       	ldi	r30, 0x53	; 83
     d0c:	f0 e0       	ldi	r31, 0x00	; 0
     d0e:	80 81       	ld	r24, Z
     d10:	82 60       	ori	r24, 0x02	; 2
     d12:	8c 93       	st	X, r24

}
     d14:	cf 91       	pop	r28
     d16:	df 91       	pop	r29
     d18:	08 95       	ret

00000d1a <TIMER2_voidInit>:
void TIMER2_voidInit(void)
{
     d1a:	df 93       	push	r29
     d1c:	cf 93       	push	r28
     d1e:	cd b7       	in	r28, 0x3d	; 61
     d20:	de b7       	in	r29, 0x3e	; 62
		/* Set Normal Mode for timer2*/ 
	#if TIMER2_MODE == NORMAL_MODE
		CLEAR_BIT(TCCR2,TCCR2_WGM20);
     d22:	a5 e4       	ldi	r26, 0x45	; 69
     d24:	b0 e0       	ldi	r27, 0x00	; 0
     d26:	e5 e4       	ldi	r30, 0x45	; 69
     d28:	f0 e0       	ldi	r31, 0x00	; 0
     d2a:	80 81       	ld	r24, Z
     d2c:	8f 7b       	andi	r24, 0xBF	; 191
     d2e:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,TCCR2_WGM21);
     d30:	a5 e4       	ldi	r26, 0x45	; 69
     d32:	b0 e0       	ldi	r27, 0x00	; 0
     d34:	e5 e4       	ldi	r30, 0x45	; 69
     d36:	f0 e0       	ldi	r31, 0x00	; 0
     d38:	80 81       	ld	r24, Z
     d3a:	87 7f       	andi	r24, 0xF7	; 247
     d3c:	8c 93       	st	X, r24
	#else

	#endif

	/*Set The Prescaler to be 8*/
		TCCR2 &= PRESCALER_MASK ;
     d3e:	a5 e4       	ldi	r26, 0x45	; 69
     d40:	b0 e0       	ldi	r27, 0x00	; 0
     d42:	e5 e4       	ldi	r30, 0x45	; 69
     d44:	f0 e0       	ldi	r31, 0x00	; 0
     d46:	80 81       	ld	r24, Z
     d48:	88 7f       	andi	r24, 0xF8	; 248
     d4a:	8c 93       	st	X, r24
		TCCR2 |= TIMER2_PRESCALER ;
     d4c:	a5 e4       	ldi	r26, 0x45	; 69
     d4e:	b0 e0       	ldi	r27, 0x00	; 0
     d50:	e5 e4       	ldi	r30, 0x45	; 69
     d52:	f0 e0       	ldi	r31, 0x00	; 0
     d54:	80 81       	ld	r24, Z
     d56:	82 60       	ori	r24, 0x02	; 2
     d58:	8c 93       	st	X, r24

}
     d5a:	cf 91       	pop	r28
     d5c:	df 91       	pop	r29
     d5e:	08 95       	ret

00000d60 <TIMER0_VoidSetModeForFastmode>:

void TIMER0_VoidSetModeForFastmode(u8 Copy_U8Mode)
{
     d60:	df 93       	push	r29
     d62:	cf 93       	push	r28
     d64:	00 d0       	rcall	.+0      	; 0xd66 <TIMER0_VoidSetModeForFastmode+0x6>
     d66:	0f 92       	push	r0
     d68:	cd b7       	in	r28, 0x3d	; 61
     d6a:	de b7       	in	r29, 0x3e	; 62
     d6c:	89 83       	std	Y+1, r24	; 0x01
	switch (Copy_U8Mode)
     d6e:	89 81       	ldd	r24, Y+1	; 0x01
     d70:	28 2f       	mov	r18, r24
     d72:	30 e0       	ldi	r19, 0x00	; 0
     d74:	3b 83       	std	Y+3, r19	; 0x03
     d76:	2a 83       	std	Y+2, r18	; 0x02
     d78:	8a 81       	ldd	r24, Y+2	; 0x02
     d7a:	9b 81       	ldd	r25, Y+3	; 0x03
     d7c:	81 30       	cpi	r24, 0x01	; 1
     d7e:	91 05       	cpc	r25, r1
     d80:	c1 f0       	breq	.+48     	; 0xdb2 <TIMER0_VoidSetModeForFastmode+0x52>
     d82:	2a 81       	ldd	r18, Y+2	; 0x02
     d84:	3b 81       	ldd	r19, Y+3	; 0x03
     d86:	22 30       	cpi	r18, 0x02	; 2
     d88:	31 05       	cpc	r19, r1
     d8a:	11 f1       	breq	.+68     	; 0xdd0 <TIMER0_VoidSetModeForFastmode+0x70>
     d8c:	8a 81       	ldd	r24, Y+2	; 0x02
     d8e:	9b 81       	ldd	r25, Y+3	; 0x03
     d90:	00 97       	sbiw	r24, 0x00	; 0
     d92:	61 f5       	brne	.+88     	; 0xdec <TIMER0_VoidSetModeForFastmode+0x8c>
	{
	case FAST_OC0_DISCONNECTED :
		CLEAR_BIT(TCCR0,TCCR0_COM00);
     d94:	a3 e5       	ldi	r26, 0x53	; 83
     d96:	b0 e0       	ldi	r27, 0x00	; 0
     d98:	e3 e5       	ldi	r30, 0x53	; 83
     d9a:	f0 e0       	ldi	r31, 0x00	; 0
     d9c:	80 81       	ld	r24, Z
     d9e:	8f 7e       	andi	r24, 0xEF	; 239
     da0:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,TCCR0_COM01);
     da2:	a3 e5       	ldi	r26, 0x53	; 83
     da4:	b0 e0       	ldi	r27, 0x00	; 0
     da6:	e3 e5       	ldi	r30, 0x53	; 83
     da8:	f0 e0       	ldi	r31, 0x00	; 0
     daa:	80 81       	ld	r24, Z
     dac:	8f 7d       	andi	r24, 0xDF	; 223
     dae:	8c 93       	st	X, r24
     db0:	1d c0       	rjmp	.+58     	; 0xdec <TIMER0_VoidSetModeForFastmode+0x8c>
		break;
	case FAST_SET_ON_TOP :
		CLEAR_BIT(TCCR0,TCCR0_COM00);
     db2:	a3 e5       	ldi	r26, 0x53	; 83
     db4:	b0 e0       	ldi	r27, 0x00	; 0
     db6:	e3 e5       	ldi	r30, 0x53	; 83
     db8:	f0 e0       	ldi	r31, 0x00	; 0
     dba:	80 81       	ld	r24, Z
     dbc:	8f 7e       	andi	r24, 0xEF	; 239
     dbe:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_COM01);
     dc0:	a3 e5       	ldi	r26, 0x53	; 83
     dc2:	b0 e0       	ldi	r27, 0x00	; 0
     dc4:	e3 e5       	ldi	r30, 0x53	; 83
     dc6:	f0 e0       	ldi	r31, 0x00	; 0
     dc8:	80 81       	ld	r24, Z
     dca:	80 62       	ori	r24, 0x20	; 32
     dcc:	8c 93       	st	X, r24
     dce:	0e c0       	rjmp	.+28     	; 0xdec <TIMER0_VoidSetModeForFastmode+0x8c>
		break;
	case FAST_CLEAR_ON_TOP :
		SET_BIT(TCCR0,TCCR0_COM00);
     dd0:	a3 e5       	ldi	r26, 0x53	; 83
     dd2:	b0 e0       	ldi	r27, 0x00	; 0
     dd4:	e3 e5       	ldi	r30, 0x53	; 83
     dd6:	f0 e0       	ldi	r31, 0x00	; 0
     dd8:	80 81       	ld	r24, Z
     dda:	80 61       	ori	r24, 0x10	; 16
     ddc:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_COM01);
     dde:	a3 e5       	ldi	r26, 0x53	; 83
     de0:	b0 e0       	ldi	r27, 0x00	; 0
     de2:	e3 e5       	ldi	r30, 0x53	; 83
     de4:	f0 e0       	ldi	r31, 0x00	; 0
     de6:	80 81       	ld	r24, Z
     de8:	80 62       	ori	r24, 0x20	; 32
     dea:	8c 93       	st	X, r24
		break;
	default:
		break;
	}
}
     dec:	0f 90       	pop	r0
     dee:	0f 90       	pop	r0
     df0:	0f 90       	pop	r0
     df2:	cf 91       	pop	r28
     df4:	df 91       	pop	r29
     df6:	08 95       	ret

00000df8 <TIMER0_VoidSetModeForPhaseCorrectmode>:

void TIMER0_VoidSetModeForPhaseCorrectmode(u8 Copy_U8Mode)
{
     df8:	df 93       	push	r29
     dfa:	cf 93       	push	r28
     dfc:	00 d0       	rcall	.+0      	; 0xdfe <TIMER0_VoidSetModeForPhaseCorrectmode+0x6>
     dfe:	0f 92       	push	r0
     e00:	cd b7       	in	r28, 0x3d	; 61
     e02:	de b7       	in	r29, 0x3e	; 62
     e04:	89 83       	std	Y+1, r24	; 0x01
	switch (Copy_U8Mode)
     e06:	89 81       	ldd	r24, Y+1	; 0x01
     e08:	28 2f       	mov	r18, r24
     e0a:	30 e0       	ldi	r19, 0x00	; 0
     e0c:	3b 83       	std	Y+3, r19	; 0x03
     e0e:	2a 83       	std	Y+2, r18	; 0x02
     e10:	8a 81       	ldd	r24, Y+2	; 0x02
     e12:	9b 81       	ldd	r25, Y+3	; 0x03
     e14:	81 30       	cpi	r24, 0x01	; 1
     e16:	91 05       	cpc	r25, r1
     e18:	c1 f0       	breq	.+48     	; 0xe4a <TIMER0_VoidSetModeForPhaseCorrectmode+0x52>
     e1a:	2a 81       	ldd	r18, Y+2	; 0x02
     e1c:	3b 81       	ldd	r19, Y+3	; 0x03
     e1e:	22 30       	cpi	r18, 0x02	; 2
     e20:	31 05       	cpc	r19, r1
     e22:	11 f1       	breq	.+68     	; 0xe68 <TIMER0_VoidSetModeForPhaseCorrectmode+0x70>
     e24:	8a 81       	ldd	r24, Y+2	; 0x02
     e26:	9b 81       	ldd	r25, Y+3	; 0x03
     e28:	00 97       	sbiw	r24, 0x00	; 0
     e2a:	61 f5       	brne	.+88     	; 0xe84 <TIMER0_VoidSetModeForPhaseCorrectmode+0x8c>
	{
	case PHASE_OC0_DISCONNECTED :
		CLEAR_BIT(TCCR0,TCCR0_COM00);
     e2c:	a3 e5       	ldi	r26, 0x53	; 83
     e2e:	b0 e0       	ldi	r27, 0x00	; 0
     e30:	e3 e5       	ldi	r30, 0x53	; 83
     e32:	f0 e0       	ldi	r31, 0x00	; 0
     e34:	80 81       	ld	r24, Z
     e36:	8f 7e       	andi	r24, 0xEF	; 239
     e38:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,TCCR0_COM01);
     e3a:	a3 e5       	ldi	r26, 0x53	; 83
     e3c:	b0 e0       	ldi	r27, 0x00	; 0
     e3e:	e3 e5       	ldi	r30, 0x53	; 83
     e40:	f0 e0       	ldi	r31, 0x00	; 0
     e42:	80 81       	ld	r24, Z
     e44:	8f 7d       	andi	r24, 0xDF	; 223
     e46:	8c 93       	st	X, r24
     e48:	1d c0       	rjmp	.+58     	; 0xe84 <TIMER0_VoidSetModeForPhaseCorrectmode+0x8c>
		break;
	case PHASE_SET_OC0_ON_COMAPRE :
		CLEAR_BIT(TCCR0,TCCR0_COM00);
     e4a:	a3 e5       	ldi	r26, 0x53	; 83
     e4c:	b0 e0       	ldi	r27, 0x00	; 0
     e4e:	e3 e5       	ldi	r30, 0x53	; 83
     e50:	f0 e0       	ldi	r31, 0x00	; 0
     e52:	80 81       	ld	r24, Z
     e54:	8f 7e       	andi	r24, 0xEF	; 239
     e56:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_COM01);
     e58:	a3 e5       	ldi	r26, 0x53	; 83
     e5a:	b0 e0       	ldi	r27, 0x00	; 0
     e5c:	e3 e5       	ldi	r30, 0x53	; 83
     e5e:	f0 e0       	ldi	r31, 0x00	; 0
     e60:	80 81       	ld	r24, Z
     e62:	80 62       	ori	r24, 0x20	; 32
     e64:	8c 93       	st	X, r24
     e66:	0e c0       	rjmp	.+28     	; 0xe84 <TIMER0_VoidSetModeForPhaseCorrectmode+0x8c>
		break;
	case PHASE_CLEAR_OC0_ON_COMPARE :
		SET_BIT(TCCR0,TCCR0_COM00);
     e68:	a3 e5       	ldi	r26, 0x53	; 83
     e6a:	b0 e0       	ldi	r27, 0x00	; 0
     e6c:	e3 e5       	ldi	r30, 0x53	; 83
     e6e:	f0 e0       	ldi	r31, 0x00	; 0
     e70:	80 81       	ld	r24, Z
     e72:	80 61       	ori	r24, 0x10	; 16
     e74:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_COM01);
     e76:	a3 e5       	ldi	r26, 0x53	; 83
     e78:	b0 e0       	ldi	r27, 0x00	; 0
     e7a:	e3 e5       	ldi	r30, 0x53	; 83
     e7c:	f0 e0       	ldi	r31, 0x00	; 0
     e7e:	80 81       	ld	r24, Z
     e80:	80 62       	ori	r24, 0x20	; 32
     e82:	8c 93       	st	X, r24
		break;
	default:
		break;
	}
}
     e84:	0f 90       	pop	r0
     e86:	0f 90       	pop	r0
     e88:	0f 90       	pop	r0
     e8a:	cf 91       	pop	r28
     e8c:	df 91       	pop	r29
     e8e:	08 95       	ret

00000e90 <TIMER2_voidSetPreloadValue>:
void TIMER2_voidSetPreloadValue(u8 Copy_u8Value)
{
     e90:	df 93       	push	r29
     e92:	cf 93       	push	r28
     e94:	0f 92       	push	r0
     e96:	cd b7       	in	r28, 0x3d	; 61
     e98:	de b7       	in	r29, 0x3e	; 62
     e9a:	89 83       	std	Y+1, r24	; 0x01
	TCNT2 = Copy_u8Value ;
     e9c:	e4 e4       	ldi	r30, 0x44	; 68
     e9e:	f0 e0       	ldi	r31, 0x00	; 0
     ea0:	89 81       	ldd	r24, Y+1	; 0x01
     ea2:	80 83       	st	Z, r24
}
     ea4:	0f 90       	pop	r0
     ea6:	cf 91       	pop	r28
     ea8:	df 91       	pop	r29
     eaa:	08 95       	ret

00000eac <TIMER2_voidSetOCMatchValue>:
void TIMER2_voidSetOCMatchValue(u8 Copy_u8Value)
{
     eac:	df 93       	push	r29
     eae:	cf 93       	push	r28
     eb0:	0f 92       	push	r0
     eb2:	cd b7       	in	r28, 0x3d	; 61
     eb4:	de b7       	in	r29, 0x3e	; 62
     eb6:	89 83       	std	Y+1, r24	; 0x01
	OCR2 = Copy_u8Value;
     eb8:	e3 e4       	ldi	r30, 0x43	; 67
     eba:	f0 e0       	ldi	r31, 0x00	; 0
     ebc:	89 81       	ldd	r24, Y+1	; 0x01
     ebe:	80 83       	st	Z, r24
}
     ec0:	0f 90       	pop	r0
     ec2:	cf 91       	pop	r28
     ec4:	df 91       	pop	r29
     ec6:	08 95       	ret

00000ec8 <TIMER0_voidSetPreloadValue>:

void TIMER0_voidSetPreloadValue(u8 Copy_u8Value)
{
     ec8:	df 93       	push	r29
     eca:	cf 93       	push	r28
     ecc:	0f 92       	push	r0
     ece:	cd b7       	in	r28, 0x3d	; 61
     ed0:	de b7       	in	r29, 0x3e	; 62
     ed2:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = Copy_u8Value;
     ed4:	e2 e5       	ldi	r30, 0x52	; 82
     ed6:	f0 e0       	ldi	r31, 0x00	; 0
     ed8:	89 81       	ldd	r24, Y+1	; 0x01
     eda:	80 83       	st	Z, r24
}
     edc:	0f 90       	pop	r0
     ede:	cf 91       	pop	r28
     ee0:	df 91       	pop	r29
     ee2:	08 95       	ret

00000ee4 <TIMER0_voidSetOCMatchValue>:
void TIMER0_voidSetOCMatchValue(u8 Copy_u8Value)
{
     ee4:	df 93       	push	r29
     ee6:	cf 93       	push	r28
     ee8:	0f 92       	push	r0
     eea:	cd b7       	in	r28, 0x3d	; 61
     eec:	de b7       	in	r29, 0x3e	; 62
     eee:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = Copy_u8Value;
     ef0:	ec e5       	ldi	r30, 0x5C	; 92
     ef2:	f0 e0       	ldi	r31, 0x00	; 0
     ef4:	89 81       	ldd	r24, Y+1	; 0x01
     ef6:	80 83       	st	Z, r24
}
     ef8:	0f 90       	pop	r0
     efa:	cf 91       	pop	r28
     efc:	df 91       	pop	r29
     efe:	08 95       	ret

00000f00 <TIMER0_voidSetOVFCallBack>:

void TIMER0_voidSetOVFCallBack(void(*pvNotificationFunction)(void))
{
     f00:	df 93       	push	r29
     f02:	cf 93       	push	r28
     f04:	00 d0       	rcall	.+0      	; 0xf06 <TIMER0_voidSetOVFCallBack+0x6>
     f06:	cd b7       	in	r28, 0x3d	; 61
     f08:	de b7       	in	r29, 0x3e	; 62
     f0a:	9a 83       	std	Y+2, r25	; 0x02
     f0c:	89 83       	std	Y+1, r24	; 0x01
	Global_pvOVFNotificationFunction = pvNotificationFunction;
     f0e:	89 81       	ldd	r24, Y+1	; 0x01
     f10:	9a 81       	ldd	r25, Y+2	; 0x02
     f12:	90 93 81 00 	sts	0x0081, r25
     f16:	80 93 80 00 	sts	0x0080, r24
}
     f1a:	0f 90       	pop	r0
     f1c:	0f 90       	pop	r0
     f1e:	cf 91       	pop	r28
     f20:	df 91       	pop	r29
     f22:	08 95       	ret

00000f24 <TIMER0_voidSetOCCallBack>:
void TIMER0_voidSetOCCallBack(void(*pvNotificationFunction)(void))
{
     f24:	df 93       	push	r29
     f26:	cf 93       	push	r28
     f28:	00 d0       	rcall	.+0      	; 0xf2a <TIMER0_voidSetOCCallBack+0x6>
     f2a:	cd b7       	in	r28, 0x3d	; 61
     f2c:	de b7       	in	r29, 0x3e	; 62
     f2e:	9a 83       	std	Y+2, r25	; 0x02
     f30:	89 83       	std	Y+1, r24	; 0x01
	Global_pvOCNotificationFunction = pvNotificationFunction;
     f32:	89 81       	ldd	r24, Y+1	; 0x01
     f34:	9a 81       	ldd	r25, Y+2	; 0x02
     f36:	90 93 83 00 	sts	0x0083, r25
     f3a:	80 93 82 00 	sts	0x0082, r24
}
     f3e:	0f 90       	pop	r0
     f40:	0f 90       	pop	r0
     f42:	cf 91       	pop	r28
     f44:	df 91       	pop	r29
     f46:	08 95       	ret

00000f48 <TIMER0_voidEnableInterrupt>:

void TIMER0_voidEnableInterrupt(u8 Copy_u8Mode)
{
     f48:	df 93       	push	r29
     f4a:	cf 93       	push	r28
     f4c:	0f 92       	push	r0
     f4e:	cd b7       	in	r28, 0x3d	; 61
     f50:	de b7       	in	r29, 0x3e	; 62
     f52:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8Mode == NORMAL_MODE)
     f54:	89 81       	ldd	r24, Y+1	; 0x01
     f56:	88 23       	and	r24, r24
     f58:	41 f4       	brne	.+16     	; 0xf6a <TIMER0_voidEnableInterrupt+0x22>
	{
		SET_BIT(TIMSK,TIMSK_TOIE0);
     f5a:	a9 e5       	ldi	r26, 0x59	; 89
     f5c:	b0 e0       	ldi	r27, 0x00	; 0
     f5e:	e9 e5       	ldi	r30, 0x59	; 89
     f60:	f0 e0       	ldi	r31, 0x00	; 0
     f62:	80 81       	ld	r24, Z
     f64:	81 60       	ori	r24, 0x01	; 1
     f66:	8c 93       	st	X, r24
     f68:	0a c0       	rjmp	.+20     	; 0xf7e <TIMER0_voidEnableInterrupt+0x36>
	}
	else if(Copy_u8Mode == CTC_MODE)
     f6a:	89 81       	ldd	r24, Y+1	; 0x01
     f6c:	81 30       	cpi	r24, 0x01	; 1
     f6e:	39 f4       	brne	.+14     	; 0xf7e <TIMER0_voidEnableInterrupt+0x36>
	{
		SET_BIT(TIMSK,TIMSK_OCIE0);
     f70:	a9 e5       	ldi	r26, 0x59	; 89
     f72:	b0 e0       	ldi	r27, 0x00	; 0
     f74:	e9 e5       	ldi	r30, 0x59	; 89
     f76:	f0 e0       	ldi	r31, 0x00	; 0
     f78:	80 81       	ld	r24, Z
     f7a:	82 60       	ori	r24, 0x02	; 2
     f7c:	8c 93       	st	X, r24
	}
}
     f7e:	0f 90       	pop	r0
     f80:	cf 91       	pop	r28
     f82:	df 91       	pop	r29
     f84:	08 95       	ret

00000f86 <TIMER0_voidDisableInterrupt>:
void TIMER0_voidDisableInterrupt(u8 Copy_u8Mode)
{
     f86:	df 93       	push	r29
     f88:	cf 93       	push	r28
     f8a:	0f 92       	push	r0
     f8c:	cd b7       	in	r28, 0x3d	; 61
     f8e:	de b7       	in	r29, 0x3e	; 62
     f90:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8Mode == NORMAL_MODE)
     f92:	89 81       	ldd	r24, Y+1	; 0x01
     f94:	88 23       	and	r24, r24
     f96:	41 f4       	brne	.+16     	; 0xfa8 <TIMER0_voidDisableInterrupt+0x22>
	{
		CLEAR_BIT(TIMSK,TIMSK_TOIE0);
     f98:	a9 e5       	ldi	r26, 0x59	; 89
     f9a:	b0 e0       	ldi	r27, 0x00	; 0
     f9c:	e9 e5       	ldi	r30, 0x59	; 89
     f9e:	f0 e0       	ldi	r31, 0x00	; 0
     fa0:	80 81       	ld	r24, Z
     fa2:	8e 7f       	andi	r24, 0xFE	; 254
     fa4:	8c 93       	st	X, r24
     fa6:	0a c0       	rjmp	.+20     	; 0xfbc <TIMER0_voidDisableInterrupt+0x36>
	}
	else if(Copy_u8Mode == CTC_MODE)
     fa8:	89 81       	ldd	r24, Y+1	; 0x01
     faa:	81 30       	cpi	r24, 0x01	; 1
     fac:	39 f4       	brne	.+14     	; 0xfbc <TIMER0_voidDisableInterrupt+0x36>
	{
		CLEAR_BIT(TIMSK,TIMSK_OCIE0);
     fae:	a9 e5       	ldi	r26, 0x59	; 89
     fb0:	b0 e0       	ldi	r27, 0x00	; 0
     fb2:	e9 e5       	ldi	r30, 0x59	; 89
     fb4:	f0 e0       	ldi	r31, 0x00	; 0
     fb6:	80 81       	ld	r24, Z
     fb8:	8d 7f       	andi	r24, 0xFD	; 253
     fba:	8c 93       	st	X, r24
	}
}
     fbc:	0f 90       	pop	r0
     fbe:	cf 91       	pop	r28
     fc0:	df 91       	pop	r29
     fc2:	08 95       	ret

00000fc4 <TIMER0_voidSetBusyWait_OVFMode>:

void TIMER0_voidSetBusyWait_OVFMode(u32 Copy_u32Time)
{
     fc4:	df 93       	push	r29
     fc6:	cf 93       	push	r28
     fc8:	00 d0       	rcall	.+0      	; 0xfca <TIMER0_voidSetBusyWait_OVFMode+0x6>
     fca:	00 d0       	rcall	.+0      	; 0xfcc <TIMER0_voidSetBusyWait_OVFMode+0x8>
     fcc:	00 d0       	rcall	.+0      	; 0xfce <TIMER0_voidSetBusyWait_OVFMode+0xa>
     fce:	cd b7       	in	r28, 0x3d	; 61
     fd0:	de b7       	in	r29, 0x3e	; 62
     fd2:	9e 83       	std	Y+6, r25	; 0x06
     fd4:	8d 83       	std	Y+5, r24	; 0x05
	/*Set The Prescaler to be 8*/
	CLEAR_BIT(TCCR0, TCCR0_CS00);
     fd6:	a3 e5       	ldi	r26, 0x53	; 83
     fd8:	b0 e0       	ldi	r27, 0x00	; 0
     fda:	e3 e5       	ldi	r30, 0x53	; 83
     fdc:	f0 e0       	ldi	r31, 0x00	; 0
     fde:	80 81       	ld	r24, Z
     fe0:	8e 7f       	andi	r24, 0xFE	; 254
     fe2:	8c 93       	st	X, r24
	SET_BIT(TCCR0, TCCR0_CS01);
     fe4:	a3 e5       	ldi	r26, 0x53	; 83
     fe6:	b0 e0       	ldi	r27, 0x00	; 0
     fe8:	e3 e5       	ldi	r30, 0x53	; 83
     fea:	f0 e0       	ldi	r31, 0x00	; 0
     fec:	80 81       	ld	r24, Z
     fee:	82 60       	ori	r24, 0x02	; 2
     ff0:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR0, TCCR0_CS02);
     ff2:	a3 e5       	ldi	r26, 0x53	; 83
     ff4:	b0 e0       	ldi	r27, 0x00	; 0
     ff6:	e3 e5       	ldi	r30, 0x53	; 83
     ff8:	f0 e0       	ldi	r31, 0x00	; 0
     ffa:	80 81       	ld	r24, Z
     ffc:	8b 7f       	andi	r24, 0xFB	; 251
     ffe:	8c 93       	st	X, r24

	TIMER0_voidSetPreloadValue(6);
    1000:	86 e0       	ldi	r24, 0x06	; 6
    1002:	0e 94 64 07 	call	0xec8	; 0xec8 <TIMER0_voidSetPreloadValue>
	u32 Number_of_OVF = ((u32)(Copy_u32Time*1000)) / 250;
    1006:	2d 81       	ldd	r18, Y+5	; 0x05
    1008:	3e 81       	ldd	r19, Y+6	; 0x06
    100a:	88 ee       	ldi	r24, 0xE8	; 232
    100c:	93 e0       	ldi	r25, 0x03	; 3
    100e:	ac 01       	movw	r20, r24
    1010:	24 9f       	mul	r18, r20
    1012:	c0 01       	movw	r24, r0
    1014:	25 9f       	mul	r18, r21
    1016:	90 0d       	add	r25, r0
    1018:	34 9f       	mul	r19, r20
    101a:	90 0d       	add	r25, r0
    101c:	11 24       	eor	r1, r1
    101e:	2a ef       	ldi	r18, 0xFA	; 250
    1020:	30 e0       	ldi	r19, 0x00	; 0
    1022:	b9 01       	movw	r22, r18
    1024:	0e 94 4d 16 	call	0x2c9a	; 0x2c9a <__udivmodhi4>
    1028:	cb 01       	movw	r24, r22
    102a:	9c 83       	std	Y+4, r25	; 0x04
    102c:	8b 83       	std	Y+3, r24	; 0x03

	u32 Counter = 0;
    102e:	1a 82       	std	Y+2, r1	; 0x02
    1030:	19 82       	std	Y+1, r1	; 0x01
    1032:	18 c0       	rjmp	.+48     	; 0x1064 <TIMER0_voidSetBusyWait_OVFMode+0xa0>

	while(Counter < Number_of_OVF)
	{
		while(GET_BIT(TIFR , TIFR_TOV0) == 0);
    1034:	e8 e5       	ldi	r30, 0x58	; 88
    1036:	f0 e0       	ldi	r31, 0x00	; 0
    1038:	80 81       	ld	r24, Z
    103a:	88 2f       	mov	r24, r24
    103c:	90 e0       	ldi	r25, 0x00	; 0
    103e:	81 70       	andi	r24, 0x01	; 1
    1040:	90 70       	andi	r25, 0x00	; 0
    1042:	00 97       	sbiw	r24, 0x00	; 0
    1044:	b9 f3       	breq	.-18     	; 0x1034 <TIMER0_voidSetBusyWait_OVFMode+0x70>
		SET_BIT(TIFR , TIFR_TOV0);
    1046:	a8 e5       	ldi	r26, 0x58	; 88
    1048:	b0 e0       	ldi	r27, 0x00	; 0
    104a:	e8 e5       	ldi	r30, 0x58	; 88
    104c:	f0 e0       	ldi	r31, 0x00	; 0
    104e:	80 81       	ld	r24, Z
    1050:	81 60       	ori	r24, 0x01	; 1
    1052:	8c 93       	st	X, r24
		Counter++;
    1054:	89 81       	ldd	r24, Y+1	; 0x01
    1056:	9a 81       	ldd	r25, Y+2	; 0x02
    1058:	01 96       	adiw	r24, 0x01	; 1
    105a:	9a 83       	std	Y+2, r25	; 0x02
    105c:	89 83       	std	Y+1, r24	; 0x01
		TIMER0_voidSetPreloadValue(6);
    105e:	86 e0       	ldi	r24, 0x06	; 6
    1060:	0e 94 64 07 	call	0xec8	; 0xec8 <TIMER0_voidSetPreloadValue>
	TIMER0_voidSetPreloadValue(6);
	u32 Number_of_OVF = ((u32)(Copy_u32Time*1000)) / 250;

	u32 Counter = 0;

	while(Counter < Number_of_OVF)
    1064:	29 81       	ldd	r18, Y+1	; 0x01
    1066:	3a 81       	ldd	r19, Y+2	; 0x02
    1068:	8b 81       	ldd	r24, Y+3	; 0x03
    106a:	9c 81       	ldd	r25, Y+4	; 0x04
    106c:	28 17       	cp	r18, r24
    106e:	39 07       	cpc	r19, r25
    1070:	08 f3       	brcs	.-62     	; 0x1034 <TIMER0_voidSetBusyWait_OVFMode+0x70>
		while(GET_BIT(TIFR , TIFR_TOV0) == 0);
		SET_BIT(TIFR , TIFR_TOV0);
		Counter++;
		TIMER0_voidSetPreloadValue(6);
	}
}
    1072:	26 96       	adiw	r28, 0x06	; 6
    1074:	0f b6       	in	r0, 0x3f	; 63
    1076:	f8 94       	cli
    1078:	de bf       	out	0x3e, r29	; 62
    107a:	0f be       	out	0x3f, r0	; 63
    107c:	cd bf       	out	0x3d, r28	; 61
    107e:	cf 91       	pop	r28
    1080:	df 91       	pop	r29
    1082:	08 95       	ret

00001084 <TIMER0_voidSetBusyWait_OCMode>:
void TIMER0_voidSetBusyWait_OCMode(u32 Copy_u32Time)
{
    1084:	df 93       	push	r29
    1086:	cf 93       	push	r28
    1088:	00 d0       	rcall	.+0      	; 0x108a <TIMER0_voidSetBusyWait_OCMode+0x6>
    108a:	00 d0       	rcall	.+0      	; 0x108c <TIMER0_voidSetBusyWait_OCMode+0x8>
    108c:	00 d0       	rcall	.+0      	; 0x108e <TIMER0_voidSetBusyWait_OCMode+0xa>
    108e:	cd b7       	in	r28, 0x3d	; 61
    1090:	de b7       	in	r29, 0x3e	; 62
    1092:	9e 83       	std	Y+6, r25	; 0x06
    1094:	8d 83       	std	Y+5, r24	; 0x05
	/*Set The Prescaler to be 8*/
	CLEAR_BIT(TCCR0, TCCR0_CS00);
    1096:	a3 e5       	ldi	r26, 0x53	; 83
    1098:	b0 e0       	ldi	r27, 0x00	; 0
    109a:	e3 e5       	ldi	r30, 0x53	; 83
    109c:	f0 e0       	ldi	r31, 0x00	; 0
    109e:	80 81       	ld	r24, Z
    10a0:	8e 7f       	andi	r24, 0xFE	; 254
    10a2:	8c 93       	st	X, r24
	SET_BIT(TCCR0, TCCR0_CS01);
    10a4:	a3 e5       	ldi	r26, 0x53	; 83
    10a6:	b0 e0       	ldi	r27, 0x00	; 0
    10a8:	e3 e5       	ldi	r30, 0x53	; 83
    10aa:	f0 e0       	ldi	r31, 0x00	; 0
    10ac:	80 81       	ld	r24, Z
    10ae:	82 60       	ori	r24, 0x02	; 2
    10b0:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR0, TCCR0_CS02);
    10b2:	a3 e5       	ldi	r26, 0x53	; 83
    10b4:	b0 e0       	ldi	r27, 0x00	; 0
    10b6:	e3 e5       	ldi	r30, 0x53	; 83
    10b8:	f0 e0       	ldi	r31, 0x00	; 0
    10ba:	80 81       	ld	r24, Z
    10bc:	8b 7f       	andi	r24, 0xFB	; 251
    10be:	8c 93       	st	X, r24

	TIMER0_voidSetOCMatchValue(250);
    10c0:	8a ef       	ldi	r24, 0xFA	; 250
    10c2:	0e 94 72 07 	call	0xee4	; 0xee4 <TIMER0_voidSetOCMatchValue>
	/*You should cast the constants, i.e., 1000 and 250 to unsigned long (u32) and compute the multiplication operation first before the division */
	//u32 Number_of_OCFlags = ((u32)(Copy_u32Time*1000)) / 250;
	u32 Number_Of_OCF = ((u32)Copy_u32Time * 1000UL) / 250UL;
    10c6:	8d 81       	ldd	r24, Y+5	; 0x05
    10c8:	9e 81       	ldd	r25, Y+6	; 0x06
    10ca:	cc 01       	movw	r24, r24
    10cc:	a0 e0       	ldi	r26, 0x00	; 0
    10ce:	b0 e0       	ldi	r27, 0x00	; 0
    10d0:	28 ee       	ldi	r18, 0xE8	; 232
    10d2:	33 e0       	ldi	r19, 0x03	; 3
    10d4:	40 e0       	ldi	r20, 0x00	; 0
    10d6:	50 e0       	ldi	r21, 0x00	; 0
    10d8:	bc 01       	movw	r22, r24
    10da:	cd 01       	movw	r24, r26
    10dc:	0e 94 2e 16 	call	0x2c5c	; 0x2c5c <__mulsi3>
    10e0:	dc 01       	movw	r26, r24
    10e2:	cb 01       	movw	r24, r22
    10e4:	2a ef       	ldi	r18, 0xFA	; 250
    10e6:	30 e0       	ldi	r19, 0x00	; 0
    10e8:	40 e0       	ldi	r20, 0x00	; 0
    10ea:	50 e0       	ldi	r21, 0x00	; 0
    10ec:	bc 01       	movw	r22, r24
    10ee:	cd 01       	movw	r24, r26
    10f0:	0e 94 74 16 	call	0x2ce8	; 0x2ce8 <__udivmodsi4>
    10f4:	da 01       	movw	r26, r20
    10f6:	c9 01       	movw	r24, r18
    10f8:	9c 83       	std	Y+4, r25	; 0x04
    10fa:	8b 83       	std	Y+3, r24	; 0x03

	u32 Local_u32Counter = 0;
    10fc:	1a 82       	std	Y+2, r1	; 0x02
    10fe:	19 82       	std	Y+1, r1	; 0x01
    1100:	16 c0       	rjmp	.+44     	; 0x112e <TIMER0_voidSetBusyWait_OCMode+0xaa>

	while(Local_u32Counter <= Number_Of_OCF)
	{
		while(GET_BIT(TIFR , TIFR_OCF0) == 0);
    1102:	e8 e5       	ldi	r30, 0x58	; 88
    1104:	f0 e0       	ldi	r31, 0x00	; 0
    1106:	80 81       	ld	r24, Z
    1108:	86 95       	lsr	r24
    110a:	88 2f       	mov	r24, r24
    110c:	90 e0       	ldi	r25, 0x00	; 0
    110e:	81 70       	andi	r24, 0x01	; 1
    1110:	90 70       	andi	r25, 0x00	; 0
    1112:	00 97       	sbiw	r24, 0x00	; 0
    1114:	b1 f3       	breq	.-20     	; 0x1102 <TIMER0_voidSetBusyWait_OCMode+0x7e>
		SET_BIT(TIFR , TIFR_OCF0);
    1116:	a8 e5       	ldi	r26, 0x58	; 88
    1118:	b0 e0       	ldi	r27, 0x00	; 0
    111a:	e8 e5       	ldi	r30, 0x58	; 88
    111c:	f0 e0       	ldi	r31, 0x00	; 0
    111e:	80 81       	ld	r24, Z
    1120:	82 60       	ori	r24, 0x02	; 2
    1122:	8c 93       	st	X, r24
		Local_u32Counter++;
    1124:	89 81       	ldd	r24, Y+1	; 0x01
    1126:	9a 81       	ldd	r25, Y+2	; 0x02
    1128:	01 96       	adiw	r24, 0x01	; 1
    112a:	9a 83       	std	Y+2, r25	; 0x02
    112c:	89 83       	std	Y+1, r24	; 0x01
	//u32 Number_of_OCFlags = ((u32)(Copy_u32Time*1000)) / 250;
	u32 Number_Of_OCF = ((u32)Copy_u32Time * 1000UL) / 250UL;

	u32 Local_u32Counter = 0;

	while(Local_u32Counter <= Number_Of_OCF)
    112e:	29 81       	ldd	r18, Y+1	; 0x01
    1130:	3a 81       	ldd	r19, Y+2	; 0x02
    1132:	8b 81       	ldd	r24, Y+3	; 0x03
    1134:	9c 81       	ldd	r25, Y+4	; 0x04
    1136:	82 17       	cp	r24, r18
    1138:	93 07       	cpc	r25, r19
    113a:	18 f7       	brcc	.-58     	; 0x1102 <TIMER0_voidSetBusyWait_OCMode+0x7e>
	{
		while(GET_BIT(TIFR , TIFR_OCF0) == 0);
		SET_BIT(TIFR , TIFR_OCF0);
		Local_u32Counter++;
	}
}
    113c:	26 96       	adiw	r28, 0x06	; 6
    113e:	0f b6       	in	r0, 0x3f	; 63
    1140:	f8 94       	cli
    1142:	de bf       	out	0x3e, r29	; 62
    1144:	0f be       	out	0x3f, r0	; 63
    1146:	cd bf       	out	0x3d, r28	; 61
    1148:	cf 91       	pop	r28
    114a:	df 91       	pop	r29
    114c:	08 95       	ret

0000114e <ICU_U16GetICRRegister>:
u16 ICU_U16GetICRRegister(void)
{
    114e:	df 93       	push	r29
    1150:	cf 93       	push	r28
    1152:	cd b7       	in	r28, 0x3d	; 61
    1154:	de b7       	in	r29, 0x3e	; 62
	return ICR1 ;
    1156:	e6 e4       	ldi	r30, 0x46	; 70
    1158:	f0 e0       	ldi	r31, 0x00	; 0
    115a:	80 81       	ld	r24, Z
    115c:	91 81       	ldd	r25, Z+1	; 0x01
}
    115e:	cf 91       	pop	r28
    1160:	df 91       	pop	r29
    1162:	08 95       	ret

00001164 <ICU_VoidSetTriggerSignal>:
void ICU_VoidSetTriggerSignal( u8 Copy_u8TriggerSignal)
{
    1164:	df 93       	push	r29
    1166:	cf 93       	push	r28
    1168:	00 d0       	rcall	.+0      	; 0x116a <ICU_VoidSetTriggerSignal+0x6>
    116a:	0f 92       	push	r0
    116c:	cd b7       	in	r28, 0x3d	; 61
    116e:	de b7       	in	r29, 0x3e	; 62
    1170:	89 83       	std	Y+1, r24	; 0x01
	switch (Copy_u8TriggerSignal)
    1172:	89 81       	ldd	r24, Y+1	; 0x01
    1174:	28 2f       	mov	r18, r24
    1176:	30 e0       	ldi	r19, 0x00	; 0
    1178:	3b 83       	std	Y+3, r19	; 0x03
    117a:	2a 83       	std	Y+2, r18	; 0x02
    117c:	8a 81       	ldd	r24, Y+2	; 0x02
    117e:	9b 81       	ldd	r25, Y+3	; 0x03
    1180:	00 97       	sbiw	r24, 0x00	; 0
    1182:	69 f0       	breq	.+26     	; 0x119e <ICU_VoidSetTriggerSignal+0x3a>
    1184:	2a 81       	ldd	r18, Y+2	; 0x02
    1186:	3b 81       	ldd	r19, Y+3	; 0x03
    1188:	21 30       	cpi	r18, 0x01	; 1
    118a:	31 05       	cpc	r19, r1
    118c:	79 f4       	brne	.+30     	; 0x11ac <ICU_VoidSetTriggerSignal+0x48>
	{
	case  ICU_FALLING_EDGE :
				//SET BIT TO MAKE SENSE OF ICU IS FALLING
				CLEAR_BIT(TCCR1B,TCCR1B_ICES1);
    118e:	ae e4       	ldi	r26, 0x4E	; 78
    1190:	b0 e0       	ldi	r27, 0x00	; 0
    1192:	ee e4       	ldi	r30, 0x4E	; 78
    1194:	f0 e0       	ldi	r31, 0x00	; 0
    1196:	80 81       	ld	r24, Z
    1198:	8f 7b       	andi	r24, 0xBF	; 191
    119a:	8c 93       	st	X, r24
    119c:	07 c0       	rjmp	.+14     	; 0x11ac <ICU_VoidSetTriggerSignal+0x48>
		break;
		case  ICU_RISING_EDGE :
				//SET BIT TO MAKE SENSE OF ICU IS RISING
				SET_BIT(TCCR1B,TCCR1B_ICES1);
    119e:	ae e4       	ldi	r26, 0x4E	; 78
    11a0:	b0 e0       	ldi	r27, 0x00	; 0
    11a2:	ee e4       	ldi	r30, 0x4E	; 78
    11a4:	f0 e0       	ldi	r31, 0x00	; 0
    11a6:	80 81       	ld	r24, Z
    11a8:	80 64       	ori	r24, 0x40	; 64
    11aa:	8c 93       	st	X, r24
		break;
	
	default:
		break;
	}
}
    11ac:	0f 90       	pop	r0
    11ae:	0f 90       	pop	r0
    11b0:	0f 90       	pop	r0
    11b2:	cf 91       	pop	r28
    11b4:	df 91       	pop	r29
    11b6:	08 95       	ret

000011b8 <ICU_VoidEnableIntrrupt>:
void ICU_VoidEnableIntrrupt(u8 Copu_U8InterruptStatus)
{
    11b8:	df 93       	push	r29
    11ba:	cf 93       	push	r28
    11bc:	00 d0       	rcall	.+0      	; 0x11be <ICU_VoidEnableIntrrupt+0x6>
    11be:	0f 92       	push	r0
    11c0:	cd b7       	in	r28, 0x3d	; 61
    11c2:	de b7       	in	r29, 0x3e	; 62
    11c4:	89 83       	std	Y+1, r24	; 0x01
	switch (Copu_U8InterruptStatus)
    11c6:	89 81       	ldd	r24, Y+1	; 0x01
    11c8:	28 2f       	mov	r18, r24
    11ca:	30 e0       	ldi	r19, 0x00	; 0
    11cc:	3b 83       	std	Y+3, r19	; 0x03
    11ce:	2a 83       	std	Y+2, r18	; 0x02
    11d0:	8a 81       	ldd	r24, Y+2	; 0x02
    11d2:	9b 81       	ldd	r25, Y+3	; 0x03
    11d4:	00 97       	sbiw	r24, 0x00	; 0
    11d6:	69 f0       	breq	.+26     	; 0x11f2 <ICU_VoidEnableIntrrupt+0x3a>
    11d8:	2a 81       	ldd	r18, Y+2	; 0x02
    11da:	3b 81       	ldd	r19, Y+3	; 0x03
    11dc:	21 30       	cpi	r18, 0x01	; 1
    11de:	31 05       	cpc	r19, r1
    11e0:	79 f4       	brne	.+30     	; 0x1200 <ICU_VoidEnableIntrrupt+0x48>
	{
	case  ICU_INTERRUPT_ENABLE :
				SET_BIT(TIMSK,TIMSK_TICIE1);
    11e2:	a9 e5       	ldi	r26, 0x59	; 89
    11e4:	b0 e0       	ldi	r27, 0x00	; 0
    11e6:	e9 e5       	ldi	r30, 0x59	; 89
    11e8:	f0 e0       	ldi	r31, 0x00	; 0
    11ea:	80 81       	ld	r24, Z
    11ec:	80 62       	ori	r24, 0x20	; 32
    11ee:	8c 93       	st	X, r24
    11f0:	07 c0       	rjmp	.+14     	; 0x1200 <ICU_VoidEnableIntrrupt+0x48>
		break;
		case  ICU_INTERRUPT_DISABLE :
				CLEAR_BIT(TIMSK,TIMSK_TICIE1);
    11f2:	a9 e5       	ldi	r26, 0x59	; 89
    11f4:	b0 e0       	ldi	r27, 0x00	; 0
    11f6:	e9 e5       	ldi	r30, 0x59	; 89
    11f8:	f0 e0       	ldi	r31, 0x00	; 0
    11fa:	80 81       	ld	r24, Z
    11fc:	8f 7d       	andi	r24, 0xDF	; 223
    11fe:	8c 93       	st	X, r24
		break;
	
	default:
		break;
	}
}
    1200:	0f 90       	pop	r0
    1202:	0f 90       	pop	r0
    1204:	0f 90       	pop	r0
    1206:	cf 91       	pop	r28
    1208:	df 91       	pop	r29
    120a:	08 95       	ret

0000120c <ICU_VoidSetCallBack>:
void ICU_VoidSetCallBack(void (*notification)(void))
{
    120c:	df 93       	push	r29
    120e:	cf 93       	push	r28
    1210:	00 d0       	rcall	.+0      	; 0x1212 <ICU_VoidSetCallBack+0x6>
    1212:	cd b7       	in	r28, 0x3d	; 61
    1214:	de b7       	in	r29, 0x3e	; 62
    1216:	9a 83       	std	Y+2, r25	; 0x02
    1218:	89 83       	std	Y+1, r24	; 0x01
	
	ICU_NotificationFunction=notification;
    121a:	89 81       	ldd	r24, Y+1	; 0x01
    121c:	9a 81       	ldd	r25, Y+2	; 0x02
    121e:	90 93 85 00 	sts	0x0085, r25
    1222:	80 93 84 00 	sts	0x0084, r24
}
    1226:	0f 90       	pop	r0
    1228:	0f 90       	pop	r0
    122a:	cf 91       	pop	r28
    122c:	df 91       	pop	r29
    122e:	08 95       	ret

00001230 <__vector_6>:
//ISR FOR ICU INTERRUPT FLAG 

void __vector_6 (void) __attribute__((signal));
void __vector_6 (void)
{
    1230:	1f 92       	push	r1
    1232:	0f 92       	push	r0
    1234:	0f b6       	in	r0, 0x3f	; 63
    1236:	0f 92       	push	r0
    1238:	11 24       	eor	r1, r1
    123a:	2f 93       	push	r18
    123c:	3f 93       	push	r19
    123e:	4f 93       	push	r20
    1240:	5f 93       	push	r21
    1242:	6f 93       	push	r22
    1244:	7f 93       	push	r23
    1246:	8f 93       	push	r24
    1248:	9f 93       	push	r25
    124a:	af 93       	push	r26
    124c:	bf 93       	push	r27
    124e:	ef 93       	push	r30
    1250:	ff 93       	push	r31
    1252:	df 93       	push	r29
    1254:	cf 93       	push	r28
    1256:	cd b7       	in	r28, 0x3d	; 61
    1258:	de b7       	in	r29, 0x3e	; 62
	if (ICU_NotificationFunction != NULL)
    125a:	80 91 84 00 	lds	r24, 0x0084
    125e:	90 91 85 00 	lds	r25, 0x0085
    1262:	00 97       	sbiw	r24, 0x00	; 0
    1264:	29 f0       	breq	.+10     	; 0x1270 <__vector_6+0x40>
	{
		ICU_NotificationFunction();
    1266:	e0 91 84 00 	lds	r30, 0x0084
    126a:	f0 91 85 00 	lds	r31, 0x0085
    126e:	09 95       	icall
	else
	{
		//do nothing
	}
	
}
    1270:	cf 91       	pop	r28
    1272:	df 91       	pop	r29
    1274:	ff 91       	pop	r31
    1276:	ef 91       	pop	r30
    1278:	bf 91       	pop	r27
    127a:	af 91       	pop	r26
    127c:	9f 91       	pop	r25
    127e:	8f 91       	pop	r24
    1280:	7f 91       	pop	r23
    1282:	6f 91       	pop	r22
    1284:	5f 91       	pop	r21
    1286:	4f 91       	pop	r20
    1288:	3f 91       	pop	r19
    128a:	2f 91       	pop	r18
    128c:	0f 90       	pop	r0
    128e:	0f be       	out	0x3f, r0	; 63
    1290:	0f 90       	pop	r0
    1292:	1f 90       	pop	r1
    1294:	18 95       	reti

00001296 <SPI_VoidMAsterInit>:
#include "SPI_private.h"
#include "SPI_config.h"


void SPI_VoidMAsterInit(void)
{
    1296:	df 93       	push	r29
    1298:	cf 93       	push	r28
    129a:	cd b7       	in	r28, 0x3d	; 61
    129c:	de b7       	in	r29, 0x3e	; 62
       /* set as master */
    SET_BIT(SPCR,SPCR_MSTR);
    129e:	ad e2       	ldi	r26, 0x2D	; 45
    12a0:	b0 e0       	ldi	r27, 0x00	; 0
    12a2:	ed e2       	ldi	r30, 0x2D	; 45
    12a4:	f0 e0       	ldi	r31, 0x00	; 0
    12a6:	80 81       	ld	r24, Z
    12a8:	80 61       	ori	r24, 0x10	; 16
    12aa:	8c 93       	st	X, r24
      /*chosse MSB*/
    CLEAR_BIT(SPCR , SPCR_DORD);
    12ac:	ad e2       	ldi	r26, 0x2D	; 45
    12ae:	b0 e0       	ldi	r27, 0x00	; 0
    12b0:	ed e2       	ldi	r30, 0x2D	; 45
    12b2:	f0 e0       	ldi	r31, 0x00	; 0
    12b4:	80 81       	ld	r24, Z
    12b6:	8f 7d       	andi	r24, 0xDF	; 223
    12b8:	8c 93       	st	X, r24
        /*select leading edge  as rising  egde and trailing  as falling edge */
    CLEAR_BIT(SPCR ,SPCR_CPOL);
    12ba:	ad e2       	ldi	r26, 0x2D	; 45
    12bc:	b0 e0       	ldi	r27, 0x00	; 0
    12be:	ed e2       	ldi	r30, 0x2D	; 45
    12c0:	f0 e0       	ldi	r31, 0x00	; 0
    12c2:	80 81       	ld	r24, Z
    12c4:	87 7f       	andi	r24, 0xF7	; 247
    12c6:	8c 93       	st	X, r24
        /*select clock phase at leading as sample */
        CLEAR_BIT(SPCR ,SPCR_CPHA);
    12c8:	ad e2       	ldi	r26, 0x2D	; 45
    12ca:	b0 e0       	ldi	r27, 0x00	; 0
    12cc:	ed e2       	ldi	r30, 0x2D	; 45
    12ce:	f0 e0       	ldi	r31, 0x00	; 0
    12d0:	80 81       	ld	r24, Z
    12d2:	8b 7f       	andi	r24, 0xFB	; 251
    12d4:	8c 93       	st	X, r24
        /* select clock frequency clk /16*/
        SET_BIT(SPCR,SPCR_SPR0);
    12d6:	ad e2       	ldi	r26, 0x2D	; 45
    12d8:	b0 e0       	ldi	r27, 0x00	; 0
    12da:	ed e2       	ldi	r30, 0x2D	; 45
    12dc:	f0 e0       	ldi	r31, 0x00	; 0
    12de:	80 81       	ld	r24, Z
    12e0:	81 60       	ori	r24, 0x01	; 1
    12e2:	8c 93       	st	X, r24
        CLEAR_BIT(SPCR , SPCR_SPR1);
    12e4:	ad e2       	ldi	r26, 0x2D	; 45
    12e6:	b0 e0       	ldi	r27, 0x00	; 0
    12e8:	ed e2       	ldi	r30, 0x2D	; 45
    12ea:	f0 e0       	ldi	r31, 0x00	; 0
    12ec:	80 81       	ld	r24, Z
    12ee:	8d 7f       	andi	r24, 0xFD	; 253
    12f0:	8c 93       	st	X, r24
        CLEAR_BIT(SPSR , SPSR_SPI2X);
    12f2:	ae e2       	ldi	r26, 0x2E	; 46
    12f4:	b0 e0       	ldi	r27, 0x00	; 0
    12f6:	ee e2       	ldi	r30, 0x2E	; 46
    12f8:	f0 e0       	ldi	r31, 0x00	; 0
    12fa:	80 81       	ld	r24, Z
    12fc:	8e 7f       	andi	r24, 0xFE	; 254
    12fe:	8c 93       	st	X, r24

        /* ENABLE SPI */
        SET_BIT(SPCR ,SPCR_SPE);
    1300:	ad e2       	ldi	r26, 0x2D	; 45
    1302:	b0 e0       	ldi	r27, 0x00	; 0
    1304:	ed e2       	ldi	r30, 0x2D	; 45
    1306:	f0 e0       	ldi	r31, 0x00	; 0
    1308:	80 81       	ld	r24, Z
    130a:	80 64       	ori	r24, 0x40	; 64
    130c:	8c 93       	st	X, r24


}
    130e:	cf 91       	pop	r28
    1310:	df 91       	pop	r29
    1312:	08 95       	ret

00001314 <SPI_VoidSlaveInit>:
void SPI_VoidSlaveInit(void)
{
    1314:	df 93       	push	r29
    1316:	cf 93       	push	r28
    1318:	cd b7       	in	r28, 0x3d	; 61
    131a:	de b7       	in	r29, 0x3e	; 62

            /* set as master */
         CLEAR_BIT(SPCR,SPCR_MSTR);
    131c:	ad e2       	ldi	r26, 0x2D	; 45
    131e:	b0 e0       	ldi	r27, 0x00	; 0
    1320:	ed e2       	ldi	r30, 0x2D	; 45
    1322:	f0 e0       	ldi	r31, 0x00	; 0
    1324:	80 81       	ld	r24, Z
    1326:	8f 7e       	andi	r24, 0xEF	; 239
    1328:	8c 93       	st	X, r24
            /*chosse MSB*/
         CLEAR_BIT(SPCR , SPCR_DORD);
    132a:	ad e2       	ldi	r26, 0x2D	; 45
    132c:	b0 e0       	ldi	r27, 0x00	; 0
    132e:	ed e2       	ldi	r30, 0x2D	; 45
    1330:	f0 e0       	ldi	r31, 0x00	; 0
    1332:	80 81       	ld	r24, Z
    1334:	8f 7d       	andi	r24, 0xDF	; 223
    1336:	8c 93       	st	X, r24
            /*select leading edge  as rising  egde and trailing  as falling edge */
        CLEAR_BIT(SPCR ,SPCR_CPOL);
    1338:	ad e2       	ldi	r26, 0x2D	; 45
    133a:	b0 e0       	ldi	r27, 0x00	; 0
    133c:	ed e2       	ldi	r30, 0x2D	; 45
    133e:	f0 e0       	ldi	r31, 0x00	; 0
    1340:	80 81       	ld	r24, Z
    1342:	87 7f       	andi	r24, 0xF7	; 247
    1344:	8c 93       	st	X, r24
            /*select clock phase at leading as sample */
        CLEAR_BIT(SPCR ,SPCR_CPHA);
    1346:	ad e2       	ldi	r26, 0x2D	; 45
    1348:	b0 e0       	ldi	r27, 0x00	; 0
    134a:	ed e2       	ldi	r30, 0x2D	; 45
    134c:	f0 e0       	ldi	r31, 0x00	; 0
    134e:	80 81       	ld	r24, Z
    1350:	8b 7f       	andi	r24, 0xFB	; 251
    1352:	8c 93       	st	X, r24
            /* ENABLE SPI */
        SET_BIT(SPCR ,SPCR_SPE);
    1354:	ad e2       	ldi	r26, 0x2D	; 45
    1356:	b0 e0       	ldi	r27, 0x00	; 0
    1358:	ed e2       	ldi	r30, 0x2D	; 45
    135a:	f0 e0       	ldi	r31, 0x00	; 0
    135c:	80 81       	ld	r24, Z
    135e:	80 64       	ori	r24, 0x40	; 64
    1360:	8c 93       	st	X, r24

}
    1362:	cf 91       	pop	r28
    1364:	df 91       	pop	r29
    1366:	08 95       	ret

00001368 <SPI_u8SendReceive>:
u8 SPI_u8SendReceive(u8 Copy_Data)
{   
    1368:	df 93       	push	r29
    136a:	cf 93       	push	r28
    136c:	0f 92       	push	r0
    136e:	cd b7       	in	r28, 0x3d	; 61
    1370:	de b7       	in	r29, 0x3e	; 62
    1372:	89 83       	std	Y+1, r24	; 0x01
    SPDR = Copy_Data ;
    1374:	ef e2       	ldi	r30, 0x2F	; 47
    1376:	f0 e0       	ldi	r31, 0x00	; 0
    1378:	89 81       	ldd	r24, Y+1	; 0x01
    137a:	80 83       	st	Z, r24

    while(GET_BIT(SPSR , SPSR_SPIF)==0);
    137c:	ee e2       	ldi	r30, 0x2E	; 46
    137e:	f0 e0       	ldi	r31, 0x00	; 0
    1380:	80 81       	ld	r24, Z
    1382:	88 23       	and	r24, r24
    1384:	dc f7       	brge	.-10     	; 0x137c <SPI_u8SendReceive+0x14>

    SET_BIT(SPSR ,SPSR_SPIF);
    1386:	ae e2       	ldi	r26, 0x2E	; 46
    1388:	b0 e0       	ldi	r27, 0x00	; 0
    138a:	ee e2       	ldi	r30, 0x2E	; 46
    138c:	f0 e0       	ldi	r31, 0x00	; 0
    138e:	80 81       	ld	r24, Z
    1390:	80 68       	ori	r24, 0x80	; 128
    1392:	8c 93       	st	X, r24

    return SPDR ;
    1394:	ef e2       	ldi	r30, 0x2F	; 47
    1396:	f0 e0       	ldi	r31, 0x00	; 0
    1398:	80 81       	ld	r24, Z
}
    139a:	0f 90       	pop	r0
    139c:	cf 91       	pop	r28
    139e:	df 91       	pop	r29
    13a0:	08 95       	ret

000013a2 <GIE_VoidEnabledGlobalInterrupt>:

#include "GIE_interface.h"
#include "GIE_private.h"

void GIE_VoidEnabledGlobalInterrupt(void)
{
    13a2:	df 93       	push	r29
    13a4:	cf 93       	push	r28
    13a6:	cd b7       	in	r28, 0x3d	; 61
    13a8:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(SREG , SREG_BIT7);
    13aa:	af e5       	ldi	r26, 0x5F	; 95
    13ac:	b0 e0       	ldi	r27, 0x00	; 0
    13ae:	ef e5       	ldi	r30, 0x5F	; 95
    13b0:	f0 e0       	ldi	r31, 0x00	; 0
    13b2:	80 81       	ld	r24, Z
    13b4:	80 68       	ori	r24, 0x80	; 128
    13b6:	8c 93       	st	X, r24


}
    13b8:	cf 91       	pop	r28
    13ba:	df 91       	pop	r29
    13bc:	08 95       	ret

000013be <GIE_VoidDisabledGlobalInterrupt>:
void GIE_VoidDisabledGlobalInterrupt(void)
{
    13be:	df 93       	push	r29
    13c0:	cf 93       	push	r28
    13c2:	cd b7       	in	r28, 0x3d	; 61
    13c4:	de b7       	in	r29, 0x3e	; 62
    CLEAR_BIT(SREG , SREG_BIT7);
    13c6:	af e5       	ldi	r26, 0x5F	; 95
    13c8:	b0 e0       	ldi	r27, 0x00	; 0
    13ca:	ef e5       	ldi	r30, 0x5F	; 95
    13cc:	f0 e0       	ldi	r31, 0x00	; 0
    13ce:	80 81       	ld	r24, Z
    13d0:	8f 77       	andi	r24, 0x7F	; 127
    13d2:	8c 93       	st	X, r24


}
    13d4:	cf 91       	pop	r28
    13d6:	df 91       	pop	r29
    13d8:	08 95       	ret

000013da <EXTI_VoidIntit>:
static void (*EXTI_PVoidINT1NotificationFunction) (void) = NULL ;
static void (*EXTI_PVoidINT2NotificationFunction) (void) = NULL ;


void EXTI_VoidIntit( u8 Copy_U8INTNum)
{
    13da:	df 93       	push	r29
    13dc:	cf 93       	push	r28
    13de:	00 d0       	rcall	.+0      	; 0x13e0 <EXTI_VoidIntit+0x6>
    13e0:	0f 92       	push	r0
    13e2:	cd b7       	in	r28, 0x3d	; 61
    13e4:	de b7       	in	r29, 0x3e	; 62
    13e6:	89 83       	std	Y+1, r24	; 0x01

    switch (Copy_U8INTNum)
    13e8:	89 81       	ldd	r24, Y+1	; 0x01
    13ea:	28 2f       	mov	r18, r24
    13ec:	30 e0       	ldi	r19, 0x00	; 0
    13ee:	3b 83       	std	Y+3, r19	; 0x03
    13f0:	2a 83       	std	Y+2, r18	; 0x02
    13f2:	8a 81       	ldd	r24, Y+2	; 0x02
    13f4:	9b 81       	ldd	r25, Y+3	; 0x03
    13f6:	81 30       	cpi	r24, 0x01	; 1
    13f8:	91 05       	cpc	r25, r1
    13fa:	a1 f0       	breq	.+40     	; 0x1424 <EXTI_VoidIntit+0x4a>
    13fc:	2a 81       	ldd	r18, Y+2	; 0x02
    13fe:	3b 81       	ldd	r19, Y+3	; 0x03
    1400:	22 30       	cpi	r18, 0x02	; 2
    1402:	31 05       	cpc	r19, r1
    1404:	d1 f0       	breq	.+52     	; 0x143a <EXTI_VoidIntit+0x60>
    1406:	8a 81       	ldd	r24, Y+2	; 0x02
    1408:	9b 81       	ldd	r25, Y+3	; 0x03
    140a:	00 97       	sbiw	r24, 0x00	; 0
    140c:	01 f5       	brne	.+64     	; 0x144e <EXTI_VoidIntit+0x74>
    {
    case EXTI_INT0:
            #if INT0_PIN_CONNECTION==INTERNAL_PULLUP
                    DIO_voidSetPinDirection(EXTI0_PORT,EXTI0_PIN,INPUT);
    140e:	83 e0       	ldi	r24, 0x03	; 3
    1410:	62 e0       	ldi	r22, 0x02	; 2
    1412:	40 e0       	ldi	r20, 0x00	; 0
    1414:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <DIO_voidSetPinDirection>
                    DIO_VoidSetPinValue(EXTI0_PORT,EXTI0_PIN,HIGH);
    1418:	83 e0       	ldi	r24, 0x03	; 3
    141a:	62 e0       	ldi	r22, 0x02	; 2
    141c:	41 e0       	ldi	r20, 0x01	; 1
    141e:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
    1422:	15 c0       	rjmp	.+42     	; 0x144e <EXTI_VoidIntit+0x74>
                DIO_voidSetPinDirection(EXTI0_PORT,EXTI0_PIN,INPUT);
            #endif             
        break;
        case EXTI_INT1:
            #if INT0_PIN_CONNECTION==INTERNAL_PULLUP
                    DIO_voidSetPinDirection(EXTI1_PORT,EXTI1_PIN,INPUT);
    1424:	83 e0       	ldi	r24, 0x03	; 3
    1426:	63 e0       	ldi	r22, 0x03	; 3
    1428:	40 e0       	ldi	r20, 0x00	; 0
    142a:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <DIO_voidSetPinDirection>
                    DIO_VoidSetPinValue(EXTI1_PORT,EXTI1_PIN,HIGH);
    142e:	83 e0       	ldi	r24, 0x03	; 3
    1430:	63 e0       	ldi	r22, 0x03	; 3
    1432:	41 e0       	ldi	r20, 0x01	; 1
    1434:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
    1438:	0a c0       	rjmp	.+20     	; 0x144e <EXTI_VoidIntit+0x74>
                DIO_voidSetPinDirection(EXTI1_PORT,EXTI1_PIN,INPUT);
            #endif             
        break;
        case EXTI_INT2:
            #if INT0_PIN_CONNECTION==INTERNAL_PULLUP
                    DIO_voidSetPinDirection(EXTI2_PORT,EXTI2_PIN,INPUT);
    143a:	81 e0       	ldi	r24, 0x01	; 1
    143c:	62 e0       	ldi	r22, 0x02	; 2
    143e:	40 e0       	ldi	r20, 0x00	; 0
    1440:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <DIO_voidSetPinDirection>
                    DIO_VoidSetPinValue(EXTI2_PORT,EXTI2_PIN,HIGH);
    1444:	81 e0       	ldi	r24, 0x01	; 1
    1446:	62 e0       	ldi	r22, 0x02	; 2
    1448:	41 e0       	ldi	r20, 0x01	; 1
    144a:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
        break;
    
    default:
        break;
    }
}
    144e:	0f 90       	pop	r0
    1450:	0f 90       	pop	r0
    1452:	0f 90       	pop	r0
    1454:	cf 91       	pop	r28
    1456:	df 91       	pop	r29
    1458:	08 95       	ret

0000145a <EXTI_VoidEnable>:

void EXTI_VoidEnable(u8 Copy_U8Intnum)
{
    145a:	df 93       	push	r29
    145c:	cf 93       	push	r28
    145e:	00 d0       	rcall	.+0      	; 0x1460 <EXTI_VoidEnable+0x6>
    1460:	0f 92       	push	r0
    1462:	cd b7       	in	r28, 0x3d	; 61
    1464:	de b7       	in	r29, 0x3e	; 62
    1466:	89 83       	std	Y+1, r24	; 0x01
    switch (Copy_U8Intnum)
    1468:	89 81       	ldd	r24, Y+1	; 0x01
    146a:	28 2f       	mov	r18, r24
    146c:	30 e0       	ldi	r19, 0x00	; 0
    146e:	3b 83       	std	Y+3, r19	; 0x03
    1470:	2a 83       	std	Y+2, r18	; 0x02
    1472:	8a 81       	ldd	r24, Y+2	; 0x02
    1474:	9b 81       	ldd	r25, Y+3	; 0x03
    1476:	81 30       	cpi	r24, 0x01	; 1
    1478:	91 05       	cpc	r25, r1
    147a:	89 f0       	breq	.+34     	; 0x149e <EXTI_VoidEnable+0x44>
    147c:	2a 81       	ldd	r18, Y+2	; 0x02
    147e:	3b 81       	ldd	r19, Y+3	; 0x03
    1480:	22 30       	cpi	r18, 0x02	; 2
    1482:	31 05       	cpc	r19, r1
    1484:	a1 f0       	breq	.+40     	; 0x14ae <EXTI_VoidEnable+0x54>
    1486:	8a 81       	ldd	r24, Y+2	; 0x02
    1488:	9b 81       	ldd	r25, Y+3	; 0x03
    148a:	00 97       	sbiw	r24, 0x00	; 0
    148c:	b9 f4       	brne	.+46     	; 0x14bc <EXTI_VoidEnable+0x62>
    {
    case  EXTI_INT0  :
            SET_BIT(GICR,INT0);
    148e:	ab e5       	ldi	r26, 0x5B	; 91
    1490:	b0 e0       	ldi	r27, 0x00	; 0
    1492:	eb e5       	ldi	r30, 0x5B	; 91
    1494:	f0 e0       	ldi	r31, 0x00	; 0
    1496:	80 81       	ld	r24, Z
    1498:	80 64       	ori	r24, 0x40	; 64
    149a:	8c 93       	st	X, r24
    149c:	0f c0       	rjmp	.+30     	; 0x14bc <EXTI_VoidEnable+0x62>
        break;
        case  EXTI_INT1:
            SET_BIT(GICR,INT1);
    149e:	ab e5       	ldi	r26, 0x5B	; 91
    14a0:	b0 e0       	ldi	r27, 0x00	; 0
    14a2:	eb e5       	ldi	r30, 0x5B	; 91
    14a4:	f0 e0       	ldi	r31, 0x00	; 0
    14a6:	80 81       	ld	r24, Z
    14a8:	80 68       	ori	r24, 0x80	; 128
    14aa:	8c 93       	st	X, r24
    14ac:	07 c0       	rjmp	.+14     	; 0x14bc <EXTI_VoidEnable+0x62>
        break;
        case  EXTI_INT2 :
            SET_BIT(GICR,INT2);
    14ae:	ab e5       	ldi	r26, 0x5B	; 91
    14b0:	b0 e0       	ldi	r27, 0x00	; 0
    14b2:	eb e5       	ldi	r30, 0x5B	; 91
    14b4:	f0 e0       	ldi	r31, 0x00	; 0
    14b6:	80 81       	ld	r24, Z
    14b8:	80 62       	ori	r24, 0x20	; 32
    14ba:	8c 93       	st	X, r24
        break;
    
    default:
        break;
    }
}
    14bc:	0f 90       	pop	r0
    14be:	0f 90       	pop	r0
    14c0:	0f 90       	pop	r0
    14c2:	cf 91       	pop	r28
    14c4:	df 91       	pop	r29
    14c6:	08 95       	ret

000014c8 <EXTI_VoidDisable>:
void EXTI_VoidDisable(u8 Copy_U8Intnum)
{
    14c8:	df 93       	push	r29
    14ca:	cf 93       	push	r28
    14cc:	00 d0       	rcall	.+0      	; 0x14ce <EXTI_VoidDisable+0x6>
    14ce:	0f 92       	push	r0
    14d0:	cd b7       	in	r28, 0x3d	; 61
    14d2:	de b7       	in	r29, 0x3e	; 62
    14d4:	89 83       	std	Y+1, r24	; 0x01
    switch (Copy_U8Intnum)
    14d6:	89 81       	ldd	r24, Y+1	; 0x01
    14d8:	28 2f       	mov	r18, r24
    14da:	30 e0       	ldi	r19, 0x00	; 0
    14dc:	3b 83       	std	Y+3, r19	; 0x03
    14de:	2a 83       	std	Y+2, r18	; 0x02
    14e0:	8a 81       	ldd	r24, Y+2	; 0x02
    14e2:	9b 81       	ldd	r25, Y+3	; 0x03
    14e4:	81 30       	cpi	r24, 0x01	; 1
    14e6:	91 05       	cpc	r25, r1
    14e8:	89 f0       	breq	.+34     	; 0x150c <EXTI_VoidDisable+0x44>
    14ea:	2a 81       	ldd	r18, Y+2	; 0x02
    14ec:	3b 81       	ldd	r19, Y+3	; 0x03
    14ee:	22 30       	cpi	r18, 0x02	; 2
    14f0:	31 05       	cpc	r19, r1
    14f2:	a1 f0       	breq	.+40     	; 0x151c <EXTI_VoidDisable+0x54>
    14f4:	8a 81       	ldd	r24, Y+2	; 0x02
    14f6:	9b 81       	ldd	r25, Y+3	; 0x03
    14f8:	00 97       	sbiw	r24, 0x00	; 0
    14fa:	b9 f4       	brne	.+46     	; 0x152a <EXTI_VoidDisable+0x62>
    {
    case  EXTI_INT0:
            CLEAR_BIT(GICR,INT0);
    14fc:	ab e5       	ldi	r26, 0x5B	; 91
    14fe:	b0 e0       	ldi	r27, 0x00	; 0
    1500:	eb e5       	ldi	r30, 0x5B	; 91
    1502:	f0 e0       	ldi	r31, 0x00	; 0
    1504:	80 81       	ld	r24, Z
    1506:	8f 7b       	andi	r24, 0xBF	; 191
    1508:	8c 93       	st	X, r24
    150a:	0f c0       	rjmp	.+30     	; 0x152a <EXTI_VoidDisable+0x62>
        break;
        case  EXTI_INT1:
            CLEAR_BIT(GICR,INT1);
    150c:	ab e5       	ldi	r26, 0x5B	; 91
    150e:	b0 e0       	ldi	r27, 0x00	; 0
    1510:	eb e5       	ldi	r30, 0x5B	; 91
    1512:	f0 e0       	ldi	r31, 0x00	; 0
    1514:	80 81       	ld	r24, Z
    1516:	8f 77       	andi	r24, 0x7F	; 127
    1518:	8c 93       	st	X, r24
    151a:	07 c0       	rjmp	.+14     	; 0x152a <EXTI_VoidDisable+0x62>
        break;
        case  EXTI_INT2:
            CLEAR_BIT(GICR,INT2);
    151c:	ab e5       	ldi	r26, 0x5B	; 91
    151e:	b0 e0       	ldi	r27, 0x00	; 0
    1520:	eb e5       	ldi	r30, 0x5B	; 91
    1522:	f0 e0       	ldi	r31, 0x00	; 0
    1524:	80 81       	ld	r24, Z
    1526:	8f 7d       	andi	r24, 0xDF	; 223
    1528:	8c 93       	st	X, r24
    
    default:
        break;
    }

}
    152a:	0f 90       	pop	r0
    152c:	0f 90       	pop	r0
    152e:	0f 90       	pop	r0
    1530:	cf 91       	pop	r28
    1532:	df 91       	pop	r29
    1534:	08 95       	ret

00001536 <EXTI_VoidTriggerEdge>:
void EXTI_VoidTriggerEdge(u8 Copy_U8Intnum , u8 Copy_U8Edge)
{
    1536:	df 93       	push	r29
    1538:	cf 93       	push	r28
    153a:	cd b7       	in	r28, 0x3d	; 61
    153c:	de b7       	in	r29, 0x3e	; 62
    153e:	2a 97       	sbiw	r28, 0x0a	; 10
    1540:	0f b6       	in	r0, 0x3f	; 63
    1542:	f8 94       	cli
    1544:	de bf       	out	0x3e, r29	; 62
    1546:	0f be       	out	0x3f, r0	; 63
    1548:	cd bf       	out	0x3d, r28	; 61
    154a:	89 83       	std	Y+1, r24	; 0x01
    154c:	6a 83       	std	Y+2, r22	; 0x02

    switch (Copy_U8Intnum)
    154e:	89 81       	ldd	r24, Y+1	; 0x01
    1550:	28 2f       	mov	r18, r24
    1552:	30 e0       	ldi	r19, 0x00	; 0
    1554:	3a 87       	std	Y+10, r19	; 0x0a
    1556:	29 87       	std	Y+9, r18	; 0x09
    1558:	89 85       	ldd	r24, Y+9	; 0x09
    155a:	9a 85       	ldd	r25, Y+10	; 0x0a
    155c:	81 30       	cpi	r24, 0x01	; 1
    155e:	91 05       	cpc	r25, r1
    1560:	09 f4       	brne	.+2      	; 0x1564 <EXTI_VoidTriggerEdge+0x2e>
    1562:	66 c0       	rjmp	.+204    	; 0x1630 <EXTI_VoidTriggerEdge+0xfa>
    1564:	29 85       	ldd	r18, Y+9	; 0x09
    1566:	3a 85       	ldd	r19, Y+10	; 0x0a
    1568:	22 30       	cpi	r18, 0x02	; 2
    156a:	31 05       	cpc	r19, r1
    156c:	09 f4       	brne	.+2      	; 0x1570 <EXTI_VoidTriggerEdge+0x3a>
    156e:	bb c0       	rjmp	.+374    	; 0x16e6 <EXTI_VoidTriggerEdge+0x1b0>
    1570:	89 85       	ldd	r24, Y+9	; 0x09
    1572:	9a 85       	ldd	r25, Y+10	; 0x0a
    1574:	00 97       	sbiw	r24, 0x00	; 0
    1576:	09 f0       	breq	.+2      	; 0x157a <EXTI_VoidTriggerEdge+0x44>
    1578:	dd c0       	rjmp	.+442    	; 0x1734 <EXTI_VoidTriggerEdge+0x1fe>
    {
    case  EXTI_INT0:
                switch (Copy_U8Edge)
    157a:	8a 81       	ldd	r24, Y+2	; 0x02
    157c:	28 2f       	mov	r18, r24
    157e:	30 e0       	ldi	r19, 0x00	; 0
    1580:	38 87       	std	Y+8, r19	; 0x08
    1582:	2f 83       	std	Y+7, r18	; 0x07
    1584:	8f 81       	ldd	r24, Y+7	; 0x07
    1586:	98 85       	ldd	r25, Y+8	; 0x08
    1588:	81 30       	cpi	r24, 0x01	; 1
    158a:	91 05       	cpc	r25, r1
    158c:	21 f1       	breq	.+72     	; 0x15d6 <EXTI_VoidTriggerEdge+0xa0>
    158e:	2f 81       	ldd	r18, Y+7	; 0x07
    1590:	38 85       	ldd	r19, Y+8	; 0x08
    1592:	22 30       	cpi	r18, 0x02	; 2
    1594:	31 05       	cpc	r19, r1
    1596:	2c f4       	brge	.+10     	; 0x15a2 <EXTI_VoidTriggerEdge+0x6c>
    1598:	8f 81       	ldd	r24, Y+7	; 0x07
    159a:	98 85       	ldd	r25, Y+8	; 0x08
    159c:	00 97       	sbiw	r24, 0x00	; 0
    159e:	61 f0       	breq	.+24     	; 0x15b8 <EXTI_VoidTriggerEdge+0x82>
    15a0:	c9 c0       	rjmp	.+402    	; 0x1734 <EXTI_VoidTriggerEdge+0x1fe>
    15a2:	2f 81       	ldd	r18, Y+7	; 0x07
    15a4:	38 85       	ldd	r19, Y+8	; 0x08
    15a6:	22 30       	cpi	r18, 0x02	; 2
    15a8:	31 05       	cpc	r19, r1
    15aa:	21 f1       	breq	.+72     	; 0x15f4 <EXTI_VoidTriggerEdge+0xbe>
    15ac:	8f 81       	ldd	r24, Y+7	; 0x07
    15ae:	98 85       	ldd	r25, Y+8	; 0x08
    15b0:	83 30       	cpi	r24, 0x03	; 3
    15b2:	91 05       	cpc	r25, r1
    15b4:	71 f1       	breq	.+92     	; 0x1612 <EXTI_VoidTriggerEdge+0xdc>
    15b6:	be c0       	rjmp	.+380    	; 0x1734 <EXTI_VoidTriggerEdge+0x1fe>
                {
                     case  LOW_LEVEL:
                        CLEAR_BIT(MCUCR,ISC00);
    15b8:	a5 e5       	ldi	r26, 0x55	; 85
    15ba:	b0 e0       	ldi	r27, 0x00	; 0
    15bc:	e5 e5       	ldi	r30, 0x55	; 85
    15be:	f0 e0       	ldi	r31, 0x00	; 0
    15c0:	80 81       	ld	r24, Z
    15c2:	8e 7f       	andi	r24, 0xFE	; 254
    15c4:	8c 93       	st	X, r24
                        CLEAR_BIT(MCUCR,ISC01);
    15c6:	a5 e5       	ldi	r26, 0x55	; 85
    15c8:	b0 e0       	ldi	r27, 0x00	; 0
    15ca:	e5 e5       	ldi	r30, 0x55	; 85
    15cc:	f0 e0       	ldi	r31, 0x00	; 0
    15ce:	80 81       	ld	r24, Z
    15d0:	8d 7f       	andi	r24, 0xFD	; 253
    15d2:	8c 93       	st	X, r24
    15d4:	af c0       	rjmp	.+350    	; 0x1734 <EXTI_VoidTriggerEdge+0x1fe>
                         break;
                    case  ANY_LOGICAL_CHANGE :
                        SET_BIT(MCUCR,ISC00);
    15d6:	a5 e5       	ldi	r26, 0x55	; 85
    15d8:	b0 e0       	ldi	r27, 0x00	; 0
    15da:	e5 e5       	ldi	r30, 0x55	; 85
    15dc:	f0 e0       	ldi	r31, 0x00	; 0
    15de:	80 81       	ld	r24, Z
    15e0:	81 60       	ori	r24, 0x01	; 1
    15e2:	8c 93       	st	X, r24
                        CLEAR_BIT(MCUCR,ISC01);
    15e4:	a5 e5       	ldi	r26, 0x55	; 85
    15e6:	b0 e0       	ldi	r27, 0x00	; 0
    15e8:	e5 e5       	ldi	r30, 0x55	; 85
    15ea:	f0 e0       	ldi	r31, 0x00	; 0
    15ec:	80 81       	ld	r24, Z
    15ee:	8d 7f       	andi	r24, 0xFD	; 253
    15f0:	8c 93       	st	X, r24
    15f2:	a0 c0       	rjmp	.+320    	; 0x1734 <EXTI_VoidTriggerEdge+0x1fe>
                         break;
                     case  FALLING_EDGE :
                        CLEAR_BIT(MCUCR,ISC00);
    15f4:	a5 e5       	ldi	r26, 0x55	; 85
    15f6:	b0 e0       	ldi	r27, 0x00	; 0
    15f8:	e5 e5       	ldi	r30, 0x55	; 85
    15fa:	f0 e0       	ldi	r31, 0x00	; 0
    15fc:	80 81       	ld	r24, Z
    15fe:	8e 7f       	andi	r24, 0xFE	; 254
    1600:	8c 93       	st	X, r24
                        SET_BIT(MCUCR,ISC01);
    1602:	a5 e5       	ldi	r26, 0x55	; 85
    1604:	b0 e0       	ldi	r27, 0x00	; 0
    1606:	e5 e5       	ldi	r30, 0x55	; 85
    1608:	f0 e0       	ldi	r31, 0x00	; 0
    160a:	80 81       	ld	r24, Z
    160c:	82 60       	ori	r24, 0x02	; 2
    160e:	8c 93       	st	X, r24
    1610:	91 c0       	rjmp	.+290    	; 0x1734 <EXTI_VoidTriggerEdge+0x1fe>
                         break;
                    case  RISING_EDGE :
                        SET_BIT(MCUCR,ISC00);
    1612:	a5 e5       	ldi	r26, 0x55	; 85
    1614:	b0 e0       	ldi	r27, 0x00	; 0
    1616:	e5 e5       	ldi	r30, 0x55	; 85
    1618:	f0 e0       	ldi	r31, 0x00	; 0
    161a:	80 81       	ld	r24, Z
    161c:	81 60       	ori	r24, 0x01	; 1
    161e:	8c 93       	st	X, r24
                        SET_BIT(MCUCR,ISC01);
    1620:	a5 e5       	ldi	r26, 0x55	; 85
    1622:	b0 e0       	ldi	r27, 0x00	; 0
    1624:	e5 e5       	ldi	r30, 0x55	; 85
    1626:	f0 e0       	ldi	r31, 0x00	; 0
    1628:	80 81       	ld	r24, Z
    162a:	82 60       	ori	r24, 0x02	; 2
    162c:	8c 93       	st	X, r24
    162e:	82 c0       	rjmp	.+260    	; 0x1734 <EXTI_VoidTriggerEdge+0x1fe>
                     default:
                         break;
                }
        break;
        case  EXTI_INT1:
                switch (Copy_U8Edge)
    1630:	8a 81       	ldd	r24, Y+2	; 0x02
    1632:	28 2f       	mov	r18, r24
    1634:	30 e0       	ldi	r19, 0x00	; 0
    1636:	3e 83       	std	Y+6, r19	; 0x06
    1638:	2d 83       	std	Y+5, r18	; 0x05
    163a:	8d 81       	ldd	r24, Y+5	; 0x05
    163c:	9e 81       	ldd	r25, Y+6	; 0x06
    163e:	81 30       	cpi	r24, 0x01	; 1
    1640:	91 05       	cpc	r25, r1
    1642:	21 f1       	breq	.+72     	; 0x168c <EXTI_VoidTriggerEdge+0x156>
    1644:	2d 81       	ldd	r18, Y+5	; 0x05
    1646:	3e 81       	ldd	r19, Y+6	; 0x06
    1648:	22 30       	cpi	r18, 0x02	; 2
    164a:	31 05       	cpc	r19, r1
    164c:	2c f4       	brge	.+10     	; 0x1658 <EXTI_VoidTriggerEdge+0x122>
    164e:	8d 81       	ldd	r24, Y+5	; 0x05
    1650:	9e 81       	ldd	r25, Y+6	; 0x06
    1652:	00 97       	sbiw	r24, 0x00	; 0
    1654:	61 f0       	breq	.+24     	; 0x166e <EXTI_VoidTriggerEdge+0x138>
    1656:	6e c0       	rjmp	.+220    	; 0x1734 <EXTI_VoidTriggerEdge+0x1fe>
    1658:	2d 81       	ldd	r18, Y+5	; 0x05
    165a:	3e 81       	ldd	r19, Y+6	; 0x06
    165c:	22 30       	cpi	r18, 0x02	; 2
    165e:	31 05       	cpc	r19, r1
    1660:	21 f1       	breq	.+72     	; 0x16aa <EXTI_VoidTriggerEdge+0x174>
    1662:	8d 81       	ldd	r24, Y+5	; 0x05
    1664:	9e 81       	ldd	r25, Y+6	; 0x06
    1666:	83 30       	cpi	r24, 0x03	; 3
    1668:	91 05       	cpc	r25, r1
    166a:	71 f1       	breq	.+92     	; 0x16c8 <EXTI_VoidTriggerEdge+0x192>
    166c:	63 c0       	rjmp	.+198    	; 0x1734 <EXTI_VoidTriggerEdge+0x1fe>
                {
                     case  LOW_LEVEL:
                        CLEAR_BIT(MCUCR,ISC10);
    166e:	a5 e5       	ldi	r26, 0x55	; 85
    1670:	b0 e0       	ldi	r27, 0x00	; 0
    1672:	e5 e5       	ldi	r30, 0x55	; 85
    1674:	f0 e0       	ldi	r31, 0x00	; 0
    1676:	80 81       	ld	r24, Z
    1678:	8b 7f       	andi	r24, 0xFB	; 251
    167a:	8c 93       	st	X, r24
                        CLEAR_BIT(MCUCR,ISC11);
    167c:	a5 e5       	ldi	r26, 0x55	; 85
    167e:	b0 e0       	ldi	r27, 0x00	; 0
    1680:	e5 e5       	ldi	r30, 0x55	; 85
    1682:	f0 e0       	ldi	r31, 0x00	; 0
    1684:	80 81       	ld	r24, Z
    1686:	87 7f       	andi	r24, 0xF7	; 247
    1688:	8c 93       	st	X, r24
    168a:	54 c0       	rjmp	.+168    	; 0x1734 <EXTI_VoidTriggerEdge+0x1fe>
                         break;
                    case  ANY_LOGICAL_CHANGE :
                        SET_BIT(MCUCR,ISC10);
    168c:	a5 e5       	ldi	r26, 0x55	; 85
    168e:	b0 e0       	ldi	r27, 0x00	; 0
    1690:	e5 e5       	ldi	r30, 0x55	; 85
    1692:	f0 e0       	ldi	r31, 0x00	; 0
    1694:	80 81       	ld	r24, Z
    1696:	84 60       	ori	r24, 0x04	; 4
    1698:	8c 93       	st	X, r24
                        CLEAR_BIT(MCUCR,ISC11);
    169a:	a5 e5       	ldi	r26, 0x55	; 85
    169c:	b0 e0       	ldi	r27, 0x00	; 0
    169e:	e5 e5       	ldi	r30, 0x55	; 85
    16a0:	f0 e0       	ldi	r31, 0x00	; 0
    16a2:	80 81       	ld	r24, Z
    16a4:	87 7f       	andi	r24, 0xF7	; 247
    16a6:	8c 93       	st	X, r24
    16a8:	45 c0       	rjmp	.+138    	; 0x1734 <EXTI_VoidTriggerEdge+0x1fe>
                         break;
                     case  FALLING_EDGE :
                        CLEAR_BIT(MCUCR,ISC10);
    16aa:	a5 e5       	ldi	r26, 0x55	; 85
    16ac:	b0 e0       	ldi	r27, 0x00	; 0
    16ae:	e5 e5       	ldi	r30, 0x55	; 85
    16b0:	f0 e0       	ldi	r31, 0x00	; 0
    16b2:	80 81       	ld	r24, Z
    16b4:	8b 7f       	andi	r24, 0xFB	; 251
    16b6:	8c 93       	st	X, r24
                        SET_BIT(MCUCR,ISC11);
    16b8:	a5 e5       	ldi	r26, 0x55	; 85
    16ba:	b0 e0       	ldi	r27, 0x00	; 0
    16bc:	e5 e5       	ldi	r30, 0x55	; 85
    16be:	f0 e0       	ldi	r31, 0x00	; 0
    16c0:	80 81       	ld	r24, Z
    16c2:	88 60       	ori	r24, 0x08	; 8
    16c4:	8c 93       	st	X, r24
    16c6:	36 c0       	rjmp	.+108    	; 0x1734 <EXTI_VoidTriggerEdge+0x1fe>
                         break;
                    case  RISING_EDGE :
                        SET_BIT(MCUCR,ISC10);
    16c8:	a5 e5       	ldi	r26, 0x55	; 85
    16ca:	b0 e0       	ldi	r27, 0x00	; 0
    16cc:	e5 e5       	ldi	r30, 0x55	; 85
    16ce:	f0 e0       	ldi	r31, 0x00	; 0
    16d0:	80 81       	ld	r24, Z
    16d2:	84 60       	ori	r24, 0x04	; 4
    16d4:	8c 93       	st	X, r24
                        SET_BIT(MCUCR,ISC11);
    16d6:	a5 e5       	ldi	r26, 0x55	; 85
    16d8:	b0 e0       	ldi	r27, 0x00	; 0
    16da:	e5 e5       	ldi	r30, 0x55	; 85
    16dc:	f0 e0       	ldi	r31, 0x00	; 0
    16de:	80 81       	ld	r24, Z
    16e0:	88 60       	ori	r24, 0x08	; 8
    16e2:	8c 93       	st	X, r24
    16e4:	27 c0       	rjmp	.+78     	; 0x1734 <EXTI_VoidTriggerEdge+0x1fe>
                     default:
                         break;
                }
        break;
        case  EXTI_INT2:
                switch (Copy_U8Edge)
    16e6:	8a 81       	ldd	r24, Y+2	; 0x02
    16e8:	28 2f       	mov	r18, r24
    16ea:	30 e0       	ldi	r19, 0x00	; 0
    16ec:	3c 83       	std	Y+4, r19	; 0x04
    16ee:	2b 83       	std	Y+3, r18	; 0x03
    16f0:	8b 81       	ldd	r24, Y+3	; 0x03
    16f2:	9c 81       	ldd	r25, Y+4	; 0x04
    16f4:	82 30       	cpi	r24, 0x02	; 2
    16f6:	91 05       	cpc	r25, r1
    16f8:	31 f0       	breq	.+12     	; 0x1706 <EXTI_VoidTriggerEdge+0x1d0>
    16fa:	2b 81       	ldd	r18, Y+3	; 0x03
    16fc:	3c 81       	ldd	r19, Y+4	; 0x04
    16fe:	23 30       	cpi	r18, 0x03	; 3
    1700:	31 05       	cpc	r19, r1
    1702:	49 f0       	breq	.+18     	; 0x1716 <EXTI_VoidTriggerEdge+0x1e0>
    1704:	10 c0       	rjmp	.+32     	; 0x1726 <EXTI_VoidTriggerEdge+0x1f0>
                {
            
                     case  FALLING_EDGE :
                        CLEAR_BIT(MCUCSR,ISC2);
    1706:	a4 e5       	ldi	r26, 0x54	; 84
    1708:	b0 e0       	ldi	r27, 0x00	; 0
    170a:	e4 e5       	ldi	r30, 0x54	; 84
    170c:	f0 e0       	ldi	r31, 0x00	; 0
    170e:	80 81       	ld	r24, Z
    1710:	8f 7b       	andi	r24, 0xBF	; 191
    1712:	8c 93       	st	X, r24
    1714:	0f c0       	rjmp	.+30     	; 0x1734 <EXTI_VoidTriggerEdge+0x1fe>
                        
                         break;
                    case  RISING_EDGE :
                        SET_BIT(MCUCSR,ISC2);
    1716:	a4 e5       	ldi	r26, 0x54	; 84
    1718:	b0 e0       	ldi	r27, 0x00	; 0
    171a:	e4 e5       	ldi	r30, 0x54	; 84
    171c:	f0 e0       	ldi	r31, 0x00	; 0
    171e:	80 81       	ld	r24, Z
    1720:	80 64       	ori	r24, 0x40	; 64
    1722:	8c 93       	st	X, r24
    1724:	07 c0       	rjmp	.+14     	; 0x1734 <EXTI_VoidTriggerEdge+0x1fe>
                         break;
                
                     default:
                            CLEAR_BIT(MCUCSR,ISC2);
    1726:	a4 e5       	ldi	r26, 0x54	; 84
    1728:	b0 e0       	ldi	r27, 0x00	; 0
    172a:	e4 e5       	ldi	r30, 0x54	; 84
    172c:	f0 e0       	ldi	r31, 0x00	; 0
    172e:	80 81       	ld	r24, Z
    1730:	8f 7b       	andi	r24, 0xBF	; 191
    1732:	8c 93       	st	X, r24
            break;
    
        default:
        break;
    }
}
    1734:	2a 96       	adiw	r28, 0x0a	; 10
    1736:	0f b6       	in	r0, 0x3f	; 63
    1738:	f8 94       	cli
    173a:	de bf       	out	0x3e, r29	; 62
    173c:	0f be       	out	0x3f, r0	; 63
    173e:	cd bf       	out	0x3d, r28	; 61
    1740:	cf 91       	pop	r28
    1742:	df 91       	pop	r29
    1744:	08 95       	ret

00001746 <EXTI_VoidINT0SetCallBack>:

//function to take adress of user function  for EXTI0
void EXTI_VoidINT0SetCallBack(void (*NotificationFunction) (void))
{
    1746:	df 93       	push	r29
    1748:	cf 93       	push	r28
    174a:	00 d0       	rcall	.+0      	; 0x174c <EXTI_VoidINT0SetCallBack+0x6>
    174c:	cd b7       	in	r28, 0x3d	; 61
    174e:	de b7       	in	r29, 0x3e	; 62
    1750:	9a 83       	std	Y+2, r25	; 0x02
    1752:	89 83       	std	Y+1, r24	; 0x01
    //assing global pointer to function to address that take from user 
    EXTI_PVoidINT0NotificationFunction=NotificationFunction ;
    1754:	89 81       	ldd	r24, Y+1	; 0x01
    1756:	9a 81       	ldd	r25, Y+2	; 0x02
    1758:	90 93 87 00 	sts	0x0087, r25
    175c:	80 93 86 00 	sts	0x0086, r24
}
    1760:	0f 90       	pop	r0
    1762:	0f 90       	pop	r0
    1764:	cf 91       	pop	r28
    1766:	df 91       	pop	r29
    1768:	08 95       	ret

0000176a <__vector_1>:
//TELL LINKER OPTMIZER that function change within hardware donts delete it  
void __vector_1 (void)  __attribute__ ((signal)) ; 
//function implemention that takes global pointer to function and execute it  
// we can make macro to #define EXTI0_vector    __vector_1
void __vector_1 (void)
{   
    176a:	1f 92       	push	r1
    176c:	0f 92       	push	r0
    176e:	0f b6       	in	r0, 0x3f	; 63
    1770:	0f 92       	push	r0
    1772:	11 24       	eor	r1, r1
    1774:	2f 93       	push	r18
    1776:	3f 93       	push	r19
    1778:	4f 93       	push	r20
    177a:	5f 93       	push	r21
    177c:	6f 93       	push	r22
    177e:	7f 93       	push	r23
    1780:	8f 93       	push	r24
    1782:	9f 93       	push	r25
    1784:	af 93       	push	r26
    1786:	bf 93       	push	r27
    1788:	ef 93       	push	r30
    178a:	ff 93       	push	r31
    178c:	df 93       	push	r29
    178e:	cf 93       	push	r28
    1790:	cd b7       	in	r28, 0x3d	; 61
    1792:	de b7       	in	r29, 0x3e	; 62
    //execute function 
    EXTI_PVoidINT0NotificationFunction();
    1794:	e0 91 86 00 	lds	r30, 0x0086
    1798:	f0 91 87 00 	lds	r31, 0x0087
    179c:	09 95       	icall
}
    179e:	cf 91       	pop	r28
    17a0:	df 91       	pop	r29
    17a2:	ff 91       	pop	r31
    17a4:	ef 91       	pop	r30
    17a6:	bf 91       	pop	r27
    17a8:	af 91       	pop	r26
    17aa:	9f 91       	pop	r25
    17ac:	8f 91       	pop	r24
    17ae:	7f 91       	pop	r23
    17b0:	6f 91       	pop	r22
    17b2:	5f 91       	pop	r21
    17b4:	4f 91       	pop	r20
    17b6:	3f 91       	pop	r19
    17b8:	2f 91       	pop	r18
    17ba:	0f 90       	pop	r0
    17bc:	0f be       	out	0x3f, r0	; 63
    17be:	0f 90       	pop	r0
    17c0:	1f 90       	pop	r1
    17c2:	18 95       	reti

000017c4 <EXTI_VoidINT1SetCallBack>:

//function to take adress of user function  for EXTI1
void EXTI_VoidINT1SetCallBack(void (*NotificationFunction) (void))
{
    17c4:	df 93       	push	r29
    17c6:	cf 93       	push	r28
    17c8:	00 d0       	rcall	.+0      	; 0x17ca <EXTI_VoidINT1SetCallBack+0x6>
    17ca:	cd b7       	in	r28, 0x3d	; 61
    17cc:	de b7       	in	r29, 0x3e	; 62
    17ce:	9a 83       	std	Y+2, r25	; 0x02
    17d0:	89 83       	std	Y+1, r24	; 0x01
    //assing global pointer to function to address that take from user
    EXTI_PVoidINT1NotificationFunction=NotificationFunction ;
    17d2:	89 81       	ldd	r24, Y+1	; 0x01
    17d4:	9a 81       	ldd	r25, Y+2	; 0x02
    17d6:	90 93 89 00 	sts	0x0089, r25
    17da:	80 93 88 00 	sts	0x0088, r24
}
    17de:	0f 90       	pop	r0
    17e0:	0f 90       	pop	r0
    17e2:	cf 91       	pop	r28
    17e4:	df 91       	pop	r29
    17e6:	08 95       	ret

000017e8 <__vector_2>:
//ISR for INT1
//TELL LINKER OPTMIZER that function change within hardware donts delete it
void __vector_2(void) __attribute__((signal));
//function implemention that takes global pointer to function and execute it 
void __vector_2(void)
{
    17e8:	1f 92       	push	r1
    17ea:	0f 92       	push	r0
    17ec:	0f b6       	in	r0, 0x3f	; 63
    17ee:	0f 92       	push	r0
    17f0:	11 24       	eor	r1, r1
    17f2:	2f 93       	push	r18
    17f4:	3f 93       	push	r19
    17f6:	4f 93       	push	r20
    17f8:	5f 93       	push	r21
    17fa:	6f 93       	push	r22
    17fc:	7f 93       	push	r23
    17fe:	8f 93       	push	r24
    1800:	9f 93       	push	r25
    1802:	af 93       	push	r26
    1804:	bf 93       	push	r27
    1806:	ef 93       	push	r30
    1808:	ff 93       	push	r31
    180a:	df 93       	push	r29
    180c:	cf 93       	push	r28
    180e:	cd b7       	in	r28, 0x3d	; 61
    1810:	de b7       	in	r29, 0x3e	; 62
    //execute function
    EXTI_PVoidINT1NotificationFunction();
    1812:	e0 91 88 00 	lds	r30, 0x0088
    1816:	f0 91 89 00 	lds	r31, 0x0089
    181a:	09 95       	icall
}
    181c:	cf 91       	pop	r28
    181e:	df 91       	pop	r29
    1820:	ff 91       	pop	r31
    1822:	ef 91       	pop	r30
    1824:	bf 91       	pop	r27
    1826:	af 91       	pop	r26
    1828:	9f 91       	pop	r25
    182a:	8f 91       	pop	r24
    182c:	7f 91       	pop	r23
    182e:	6f 91       	pop	r22
    1830:	5f 91       	pop	r21
    1832:	4f 91       	pop	r20
    1834:	3f 91       	pop	r19
    1836:	2f 91       	pop	r18
    1838:	0f 90       	pop	r0
    183a:	0f be       	out	0x3f, r0	; 63
    183c:	0f 90       	pop	r0
    183e:	1f 90       	pop	r1
    1840:	18 95       	reti

00001842 <EXTI_VoidINT2SetCallBack>:

void EXTI_VoidINT2SetCallBack (void (*NotificationFunction) (void))
{
    1842:	df 93       	push	r29
    1844:	cf 93       	push	r28
    1846:	00 d0       	rcall	.+0      	; 0x1848 <EXTI_VoidINT2SetCallBack+0x6>
    1848:	cd b7       	in	r28, 0x3d	; 61
    184a:	de b7       	in	r29, 0x3e	; 62
    184c:	9a 83       	std	Y+2, r25	; 0x02
    184e:	89 83       	std	Y+1, r24	; 0x01
    EXTI_PVoidINT2NotificationFunction=NotificationFunction;
    1850:	89 81       	ldd	r24, Y+1	; 0x01
    1852:	9a 81       	ldd	r25, Y+2	; 0x02
    1854:	90 93 8b 00 	sts	0x008B, r25
    1858:	80 93 8a 00 	sts	0x008A, r24
}
    185c:	0f 90       	pop	r0
    185e:	0f 90       	pop	r0
    1860:	cf 91       	pop	r28
    1862:	df 91       	pop	r29
    1864:	08 95       	ret

00001866 <__vector_3>:

void __vector_3 (void) __attribute__ ((signal));
void __vector_3 (void)
{
    1866:	1f 92       	push	r1
    1868:	0f 92       	push	r0
    186a:	0f b6       	in	r0, 0x3f	; 63
    186c:	0f 92       	push	r0
    186e:	11 24       	eor	r1, r1
    1870:	2f 93       	push	r18
    1872:	3f 93       	push	r19
    1874:	4f 93       	push	r20
    1876:	5f 93       	push	r21
    1878:	6f 93       	push	r22
    187a:	7f 93       	push	r23
    187c:	8f 93       	push	r24
    187e:	9f 93       	push	r25
    1880:	af 93       	push	r26
    1882:	bf 93       	push	r27
    1884:	ef 93       	push	r30
    1886:	ff 93       	push	r31
    1888:	df 93       	push	r29
    188a:	cf 93       	push	r28
    188c:	cd b7       	in	r28, 0x3d	; 61
    188e:	de b7       	in	r29, 0x3e	; 62
    EXTI_PVoidINT2NotificationFunction();
    1890:	e0 91 8a 00 	lds	r30, 0x008A
    1894:	f0 91 8b 00 	lds	r31, 0x008B
    1898:	09 95       	icall
}
    189a:	cf 91       	pop	r28
    189c:	df 91       	pop	r29
    189e:	ff 91       	pop	r31
    18a0:	ef 91       	pop	r30
    18a2:	bf 91       	pop	r27
    18a4:	af 91       	pop	r26
    18a6:	9f 91       	pop	r25
    18a8:	8f 91       	pop	r24
    18aa:	7f 91       	pop	r23
    18ac:	6f 91       	pop	r22
    18ae:	5f 91       	pop	r21
    18b0:	4f 91       	pop	r20
    18b2:	3f 91       	pop	r19
    18b4:	2f 91       	pop	r18
    18b6:	0f 90       	pop	r0
    18b8:	0f be       	out	0x3f, r0	; 63
    18ba:	0f 90       	pop	r0
    18bc:	1f 90       	pop	r1
    18be:	18 95       	reti

000018c0 <DIO_voidSetPinDirection>:
/*Self files INclusions in the same sequence  */
#include "DIO_interface.h"
#include "DIO_private.h"
#include "DIO_config.h"
void 	DIO_voidSetPinDirection(u8 Copy_U8PortNmame , u8 Copy_u8PinNumber , u8 Copy_u8Direction)
{
    18c0:	df 93       	push	r29
    18c2:	cf 93       	push	r28
    18c4:	00 d0       	rcall	.+0      	; 0x18c6 <DIO_voidSetPinDirection+0x6>
    18c6:	00 d0       	rcall	.+0      	; 0x18c8 <DIO_voidSetPinDirection+0x8>
    18c8:	0f 92       	push	r0
    18ca:	cd b7       	in	r28, 0x3d	; 61
    18cc:	de b7       	in	r29, 0x3e	; 62
    18ce:	89 83       	std	Y+1, r24	; 0x01
    18d0:	6a 83       	std	Y+2, r22	; 0x02
    18d2:	4b 83       	std	Y+3, r20	; 0x03
	switch (Copy_U8PortNmame)
    18d4:	89 81       	ldd	r24, Y+1	; 0x01
    18d6:	28 2f       	mov	r18, r24
    18d8:	30 e0       	ldi	r19, 0x00	; 0
    18da:	3d 83       	std	Y+5, r19	; 0x05
    18dc:	2c 83       	std	Y+4, r18	; 0x04
    18de:	8c 81       	ldd	r24, Y+4	; 0x04
    18e0:	9d 81       	ldd	r25, Y+5	; 0x05
    18e2:	81 30       	cpi	r24, 0x01	; 1
    18e4:	91 05       	cpc	r25, r1
    18e6:	09 f4       	brne	.+2      	; 0x18ea <DIO_voidSetPinDirection+0x2a>
    18e8:	47 c0       	rjmp	.+142    	; 0x1978 <DIO_voidSetPinDirection+0xb8>
    18ea:	2c 81       	ldd	r18, Y+4	; 0x04
    18ec:	3d 81       	ldd	r19, Y+5	; 0x05
    18ee:	22 30       	cpi	r18, 0x02	; 2
    18f0:	31 05       	cpc	r19, r1
    18f2:	2c f4       	brge	.+10     	; 0x18fe <DIO_voidSetPinDirection+0x3e>
    18f4:	8c 81       	ldd	r24, Y+4	; 0x04
    18f6:	9d 81       	ldd	r25, Y+5	; 0x05
    18f8:	00 97       	sbiw	r24, 0x00	; 0
    18fa:	71 f0       	breq	.+28     	; 0x1918 <DIO_voidSetPinDirection+0x58>
    18fc:	cb c0       	rjmp	.+406    	; 0x1a94 <DIO_voidSetPinDirection+0x1d4>
    18fe:	2c 81       	ldd	r18, Y+4	; 0x04
    1900:	3d 81       	ldd	r19, Y+5	; 0x05
    1902:	22 30       	cpi	r18, 0x02	; 2
    1904:	31 05       	cpc	r19, r1
    1906:	09 f4       	brne	.+2      	; 0x190a <DIO_voidSetPinDirection+0x4a>
    1908:	67 c0       	rjmp	.+206    	; 0x19d8 <DIO_voidSetPinDirection+0x118>
    190a:	8c 81       	ldd	r24, Y+4	; 0x04
    190c:	9d 81       	ldd	r25, Y+5	; 0x05
    190e:	83 30       	cpi	r24, 0x03	; 3
    1910:	91 05       	cpc	r25, r1
    1912:	09 f4       	brne	.+2      	; 0x1916 <DIO_voidSetPinDirection+0x56>
    1914:	91 c0       	rjmp	.+290    	; 0x1a38 <DIO_voidSetPinDirection+0x178>
    1916:	be c0       	rjmp	.+380    	; 0x1a94 <DIO_voidSetPinDirection+0x1d4>
	{
		case DIO_PORTA:
			if(Copy_u8Direction == OUTPUT)
    1918:	8b 81       	ldd	r24, Y+3	; 0x03
    191a:	81 30       	cpi	r24, 0x01	; 1
    191c:	a1 f4       	brne	.+40     	; 0x1946 <DIO_voidSetPinDirection+0x86>
			{
				SET_BIT(DDRA , Copy_u8PinNumber);
    191e:	aa e3       	ldi	r26, 0x3A	; 58
    1920:	b0 e0       	ldi	r27, 0x00	; 0
    1922:	ea e3       	ldi	r30, 0x3A	; 58
    1924:	f0 e0       	ldi	r31, 0x00	; 0
    1926:	80 81       	ld	r24, Z
    1928:	48 2f       	mov	r20, r24
    192a:	8a 81       	ldd	r24, Y+2	; 0x02
    192c:	28 2f       	mov	r18, r24
    192e:	30 e0       	ldi	r19, 0x00	; 0
    1930:	81 e0       	ldi	r24, 0x01	; 1
    1932:	90 e0       	ldi	r25, 0x00	; 0
    1934:	02 2e       	mov	r0, r18
    1936:	02 c0       	rjmp	.+4      	; 0x193c <DIO_voidSetPinDirection+0x7c>
    1938:	88 0f       	add	r24, r24
    193a:	99 1f       	adc	r25, r25
    193c:	0a 94       	dec	r0
    193e:	e2 f7       	brpl	.-8      	; 0x1938 <DIO_voidSetPinDirection+0x78>
    1940:	84 2b       	or	r24, r20
    1942:	8c 93       	st	X, r24
    1944:	a7 c0       	rjmp	.+334    	; 0x1a94 <DIO_voidSetPinDirection+0x1d4>
			}
			else if (Copy_u8Direction == INPUT)
    1946:	8b 81       	ldd	r24, Y+3	; 0x03
    1948:	88 23       	and	r24, r24
    194a:	09 f0       	breq	.+2      	; 0x194e <DIO_voidSetPinDirection+0x8e>
    194c:	a3 c0       	rjmp	.+326    	; 0x1a94 <DIO_voidSetPinDirection+0x1d4>
			{
				CLEAR_BIT(DDRA , Copy_u8PinNumber);
    194e:	aa e3       	ldi	r26, 0x3A	; 58
    1950:	b0 e0       	ldi	r27, 0x00	; 0
    1952:	ea e3       	ldi	r30, 0x3A	; 58
    1954:	f0 e0       	ldi	r31, 0x00	; 0
    1956:	80 81       	ld	r24, Z
    1958:	48 2f       	mov	r20, r24
    195a:	8a 81       	ldd	r24, Y+2	; 0x02
    195c:	28 2f       	mov	r18, r24
    195e:	30 e0       	ldi	r19, 0x00	; 0
    1960:	81 e0       	ldi	r24, 0x01	; 1
    1962:	90 e0       	ldi	r25, 0x00	; 0
    1964:	02 2e       	mov	r0, r18
    1966:	02 c0       	rjmp	.+4      	; 0x196c <DIO_voidSetPinDirection+0xac>
    1968:	88 0f       	add	r24, r24
    196a:	99 1f       	adc	r25, r25
    196c:	0a 94       	dec	r0
    196e:	e2 f7       	brpl	.-8      	; 0x1968 <DIO_voidSetPinDirection+0xa8>
    1970:	80 95       	com	r24
    1972:	84 23       	and	r24, r20
    1974:	8c 93       	st	X, r24
    1976:	8e c0       	rjmp	.+284    	; 0x1a94 <DIO_voidSetPinDirection+0x1d4>
			{
				// no thing
			}
		break;
		case DIO_PORTB:
			if(Copy_u8Direction == OUTPUT)
    1978:	8b 81       	ldd	r24, Y+3	; 0x03
    197a:	81 30       	cpi	r24, 0x01	; 1
    197c:	a1 f4       	brne	.+40     	; 0x19a6 <DIO_voidSetPinDirection+0xe6>
			{
				SET_BIT(DDRB , Copy_u8PinNumber);
    197e:	a7 e3       	ldi	r26, 0x37	; 55
    1980:	b0 e0       	ldi	r27, 0x00	; 0
    1982:	e7 e3       	ldi	r30, 0x37	; 55
    1984:	f0 e0       	ldi	r31, 0x00	; 0
    1986:	80 81       	ld	r24, Z
    1988:	48 2f       	mov	r20, r24
    198a:	8a 81       	ldd	r24, Y+2	; 0x02
    198c:	28 2f       	mov	r18, r24
    198e:	30 e0       	ldi	r19, 0x00	; 0
    1990:	81 e0       	ldi	r24, 0x01	; 1
    1992:	90 e0       	ldi	r25, 0x00	; 0
    1994:	02 2e       	mov	r0, r18
    1996:	02 c0       	rjmp	.+4      	; 0x199c <DIO_voidSetPinDirection+0xdc>
    1998:	88 0f       	add	r24, r24
    199a:	99 1f       	adc	r25, r25
    199c:	0a 94       	dec	r0
    199e:	e2 f7       	brpl	.-8      	; 0x1998 <DIO_voidSetPinDirection+0xd8>
    19a0:	84 2b       	or	r24, r20
    19a2:	8c 93       	st	X, r24
    19a4:	77 c0       	rjmp	.+238    	; 0x1a94 <DIO_voidSetPinDirection+0x1d4>
			}
			else if (Copy_u8Direction == INPUT)
    19a6:	8b 81       	ldd	r24, Y+3	; 0x03
    19a8:	88 23       	and	r24, r24
    19aa:	09 f0       	breq	.+2      	; 0x19ae <DIO_voidSetPinDirection+0xee>
    19ac:	73 c0       	rjmp	.+230    	; 0x1a94 <DIO_voidSetPinDirection+0x1d4>
			{
				CLEAR_BIT(DDRB , Copy_u8PinNumber);
    19ae:	a7 e3       	ldi	r26, 0x37	; 55
    19b0:	b0 e0       	ldi	r27, 0x00	; 0
    19b2:	e7 e3       	ldi	r30, 0x37	; 55
    19b4:	f0 e0       	ldi	r31, 0x00	; 0
    19b6:	80 81       	ld	r24, Z
    19b8:	48 2f       	mov	r20, r24
    19ba:	8a 81       	ldd	r24, Y+2	; 0x02
    19bc:	28 2f       	mov	r18, r24
    19be:	30 e0       	ldi	r19, 0x00	; 0
    19c0:	81 e0       	ldi	r24, 0x01	; 1
    19c2:	90 e0       	ldi	r25, 0x00	; 0
    19c4:	02 2e       	mov	r0, r18
    19c6:	02 c0       	rjmp	.+4      	; 0x19cc <DIO_voidSetPinDirection+0x10c>
    19c8:	88 0f       	add	r24, r24
    19ca:	99 1f       	adc	r25, r25
    19cc:	0a 94       	dec	r0
    19ce:	e2 f7       	brpl	.-8      	; 0x19c8 <DIO_voidSetPinDirection+0x108>
    19d0:	80 95       	com	r24
    19d2:	84 23       	and	r24, r20
    19d4:	8c 93       	st	X, r24
    19d6:	5e c0       	rjmp	.+188    	; 0x1a94 <DIO_voidSetPinDirection+0x1d4>
			{
				// no thing
			}
		break;
		case DIO_PORTC:
			if(Copy_u8Direction == OUTPUT)
    19d8:	8b 81       	ldd	r24, Y+3	; 0x03
    19da:	81 30       	cpi	r24, 0x01	; 1
    19dc:	a1 f4       	brne	.+40     	; 0x1a06 <DIO_voidSetPinDirection+0x146>
			{
				SET_BIT(DDRC , Copy_u8PinNumber);
    19de:	a4 e3       	ldi	r26, 0x34	; 52
    19e0:	b0 e0       	ldi	r27, 0x00	; 0
    19e2:	e4 e3       	ldi	r30, 0x34	; 52
    19e4:	f0 e0       	ldi	r31, 0x00	; 0
    19e6:	80 81       	ld	r24, Z
    19e8:	48 2f       	mov	r20, r24
    19ea:	8a 81       	ldd	r24, Y+2	; 0x02
    19ec:	28 2f       	mov	r18, r24
    19ee:	30 e0       	ldi	r19, 0x00	; 0
    19f0:	81 e0       	ldi	r24, 0x01	; 1
    19f2:	90 e0       	ldi	r25, 0x00	; 0
    19f4:	02 2e       	mov	r0, r18
    19f6:	02 c0       	rjmp	.+4      	; 0x19fc <DIO_voidSetPinDirection+0x13c>
    19f8:	88 0f       	add	r24, r24
    19fa:	99 1f       	adc	r25, r25
    19fc:	0a 94       	dec	r0
    19fe:	e2 f7       	brpl	.-8      	; 0x19f8 <DIO_voidSetPinDirection+0x138>
    1a00:	84 2b       	or	r24, r20
    1a02:	8c 93       	st	X, r24
    1a04:	47 c0       	rjmp	.+142    	; 0x1a94 <DIO_voidSetPinDirection+0x1d4>
			}
			else if (Copy_u8Direction == INPUT)
    1a06:	8b 81       	ldd	r24, Y+3	; 0x03
    1a08:	88 23       	and	r24, r24
    1a0a:	09 f0       	breq	.+2      	; 0x1a0e <DIO_voidSetPinDirection+0x14e>
    1a0c:	43 c0       	rjmp	.+134    	; 0x1a94 <DIO_voidSetPinDirection+0x1d4>
			{
				CLEAR_BIT(DDRC , Copy_u8PinNumber);
    1a0e:	a4 e3       	ldi	r26, 0x34	; 52
    1a10:	b0 e0       	ldi	r27, 0x00	; 0
    1a12:	e4 e3       	ldi	r30, 0x34	; 52
    1a14:	f0 e0       	ldi	r31, 0x00	; 0
    1a16:	80 81       	ld	r24, Z
    1a18:	48 2f       	mov	r20, r24
    1a1a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a1c:	28 2f       	mov	r18, r24
    1a1e:	30 e0       	ldi	r19, 0x00	; 0
    1a20:	81 e0       	ldi	r24, 0x01	; 1
    1a22:	90 e0       	ldi	r25, 0x00	; 0
    1a24:	02 2e       	mov	r0, r18
    1a26:	02 c0       	rjmp	.+4      	; 0x1a2c <DIO_voidSetPinDirection+0x16c>
    1a28:	88 0f       	add	r24, r24
    1a2a:	99 1f       	adc	r25, r25
    1a2c:	0a 94       	dec	r0
    1a2e:	e2 f7       	brpl	.-8      	; 0x1a28 <DIO_voidSetPinDirection+0x168>
    1a30:	80 95       	com	r24
    1a32:	84 23       	and	r24, r20
    1a34:	8c 93       	st	X, r24
    1a36:	2e c0       	rjmp	.+92     	; 0x1a94 <DIO_voidSetPinDirection+0x1d4>
			{
				// no thing
			}
		break;
		case DIO_PORTD:
			if(Copy_u8Direction == OUTPUT)
    1a38:	8b 81       	ldd	r24, Y+3	; 0x03
    1a3a:	81 30       	cpi	r24, 0x01	; 1
    1a3c:	a1 f4       	brne	.+40     	; 0x1a66 <DIO_voidSetPinDirection+0x1a6>
			{
				SET_BIT(DDRD , Copy_u8PinNumber);
    1a3e:	a1 e3       	ldi	r26, 0x31	; 49
    1a40:	b0 e0       	ldi	r27, 0x00	; 0
    1a42:	e1 e3       	ldi	r30, 0x31	; 49
    1a44:	f0 e0       	ldi	r31, 0x00	; 0
    1a46:	80 81       	ld	r24, Z
    1a48:	48 2f       	mov	r20, r24
    1a4a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a4c:	28 2f       	mov	r18, r24
    1a4e:	30 e0       	ldi	r19, 0x00	; 0
    1a50:	81 e0       	ldi	r24, 0x01	; 1
    1a52:	90 e0       	ldi	r25, 0x00	; 0
    1a54:	02 2e       	mov	r0, r18
    1a56:	02 c0       	rjmp	.+4      	; 0x1a5c <DIO_voidSetPinDirection+0x19c>
    1a58:	88 0f       	add	r24, r24
    1a5a:	99 1f       	adc	r25, r25
    1a5c:	0a 94       	dec	r0
    1a5e:	e2 f7       	brpl	.-8      	; 0x1a58 <DIO_voidSetPinDirection+0x198>
    1a60:	84 2b       	or	r24, r20
    1a62:	8c 93       	st	X, r24
    1a64:	17 c0       	rjmp	.+46     	; 0x1a94 <DIO_voidSetPinDirection+0x1d4>
			}
			else if (Copy_u8Direction == INPUT)
    1a66:	8b 81       	ldd	r24, Y+3	; 0x03
    1a68:	88 23       	and	r24, r24
    1a6a:	a1 f4       	brne	.+40     	; 0x1a94 <DIO_voidSetPinDirection+0x1d4>
			{
				CLEAR_BIT(DDRD , Copy_u8PinNumber);
    1a6c:	a1 e3       	ldi	r26, 0x31	; 49
    1a6e:	b0 e0       	ldi	r27, 0x00	; 0
    1a70:	e1 e3       	ldi	r30, 0x31	; 49
    1a72:	f0 e0       	ldi	r31, 0x00	; 0
    1a74:	80 81       	ld	r24, Z
    1a76:	48 2f       	mov	r20, r24
    1a78:	8a 81       	ldd	r24, Y+2	; 0x02
    1a7a:	28 2f       	mov	r18, r24
    1a7c:	30 e0       	ldi	r19, 0x00	; 0
    1a7e:	81 e0       	ldi	r24, 0x01	; 1
    1a80:	90 e0       	ldi	r25, 0x00	; 0
    1a82:	02 2e       	mov	r0, r18
    1a84:	02 c0       	rjmp	.+4      	; 0x1a8a <DIO_voidSetPinDirection+0x1ca>
    1a86:	88 0f       	add	r24, r24
    1a88:	99 1f       	adc	r25, r25
    1a8a:	0a 94       	dec	r0
    1a8c:	e2 f7       	brpl	.-8      	; 0x1a86 <DIO_voidSetPinDirection+0x1c6>
    1a8e:	80 95       	com	r24
    1a90:	84 23       	and	r24, r20
    1a92:	8c 93       	st	X, r24
	
	default:
			//do no thing 
		break;
	}
}
    1a94:	0f 90       	pop	r0
    1a96:	0f 90       	pop	r0
    1a98:	0f 90       	pop	r0
    1a9a:	0f 90       	pop	r0
    1a9c:	0f 90       	pop	r0
    1a9e:	cf 91       	pop	r28
    1aa0:	df 91       	pop	r29
    1aa2:	08 95       	ret

00001aa4 <DIO_VoidSetPinValue>:

void DIO_VoidSetPinValue(u8 Copy_u8PortNumber , u8 Copy_u8PinNumber , u8 Copy_U8PinState)
{
    1aa4:	df 93       	push	r29
    1aa6:	cf 93       	push	r28
    1aa8:	cd b7       	in	r28, 0x3d	; 61
    1aaa:	de b7       	in	r29, 0x3e	; 62
    1aac:	2d 97       	sbiw	r28, 0x0d	; 13
    1aae:	0f b6       	in	r0, 0x3f	; 63
    1ab0:	f8 94       	cli
    1ab2:	de bf       	out	0x3e, r29	; 62
    1ab4:	0f be       	out	0x3f, r0	; 63
    1ab6:	cd bf       	out	0x3d, r28	; 61
    1ab8:	89 83       	std	Y+1, r24	; 0x01
    1aba:	6a 83       	std	Y+2, r22	; 0x02
    1abc:	4b 83       	std	Y+3, r20	; 0x03
	switch (Copy_u8PortNumber)
    1abe:	89 81       	ldd	r24, Y+1	; 0x01
    1ac0:	28 2f       	mov	r18, r24
    1ac2:	30 e0       	ldi	r19, 0x00	; 0
    1ac4:	3d 87       	std	Y+13, r19	; 0x0d
    1ac6:	2c 87       	std	Y+12, r18	; 0x0c
    1ac8:	8c 85       	ldd	r24, Y+12	; 0x0c
    1aca:	9d 85       	ldd	r25, Y+13	; 0x0d
    1acc:	81 30       	cpi	r24, 0x01	; 1
    1ace:	91 05       	cpc	r25, r1
    1ad0:	09 f4       	brne	.+2      	; 0x1ad4 <DIO_VoidSetPinValue+0x30>
    1ad2:	4f c0       	rjmp	.+158    	; 0x1b72 <DIO_VoidSetPinValue+0xce>
    1ad4:	2c 85       	ldd	r18, Y+12	; 0x0c
    1ad6:	3d 85       	ldd	r19, Y+13	; 0x0d
    1ad8:	22 30       	cpi	r18, 0x02	; 2
    1ada:	31 05       	cpc	r19, r1
    1adc:	2c f4       	brge	.+10     	; 0x1ae8 <DIO_VoidSetPinValue+0x44>
    1ade:	8c 85       	ldd	r24, Y+12	; 0x0c
    1ae0:	9d 85       	ldd	r25, Y+13	; 0x0d
    1ae2:	00 97       	sbiw	r24, 0x00	; 0
    1ae4:	71 f0       	breq	.+28     	; 0x1b02 <DIO_VoidSetPinValue+0x5e>
    1ae6:	ec c0       	rjmp	.+472    	; 0x1cc0 <DIO_VoidSetPinValue+0x21c>
    1ae8:	2c 85       	ldd	r18, Y+12	; 0x0c
    1aea:	3d 85       	ldd	r19, Y+13	; 0x0d
    1aec:	22 30       	cpi	r18, 0x02	; 2
    1aee:	31 05       	cpc	r19, r1
    1af0:	09 f4       	brne	.+2      	; 0x1af4 <DIO_VoidSetPinValue+0x50>
    1af2:	77 c0       	rjmp	.+238    	; 0x1be2 <DIO_VoidSetPinValue+0x13e>
    1af4:	8c 85       	ldd	r24, Y+12	; 0x0c
    1af6:	9d 85       	ldd	r25, Y+13	; 0x0d
    1af8:	83 30       	cpi	r24, 0x03	; 3
    1afa:	91 05       	cpc	r25, r1
    1afc:	09 f4       	brne	.+2      	; 0x1b00 <DIO_VoidSetPinValue+0x5c>
    1afe:	a9 c0       	rjmp	.+338    	; 0x1c52 <DIO_VoidSetPinValue+0x1ae>
    1b00:	df c0       	rjmp	.+446    	; 0x1cc0 <DIO_VoidSetPinValue+0x21c>
	{
		case DIO_PORTA :
			switch(Copy_U8PinState)
    1b02:	8b 81       	ldd	r24, Y+3	; 0x03
    1b04:	28 2f       	mov	r18, r24
    1b06:	30 e0       	ldi	r19, 0x00	; 0
    1b08:	3b 87       	std	Y+11, r19	; 0x0b
    1b0a:	2a 87       	std	Y+10, r18	; 0x0a
    1b0c:	8a 85       	ldd	r24, Y+10	; 0x0a
    1b0e:	9b 85       	ldd	r25, Y+11	; 0x0b
    1b10:	00 97       	sbiw	r24, 0x00	; 0
    1b12:	31 f0       	breq	.+12     	; 0x1b20 <DIO_VoidSetPinValue+0x7c>
    1b14:	2a 85       	ldd	r18, Y+10	; 0x0a
    1b16:	3b 85       	ldd	r19, Y+11	; 0x0b
    1b18:	21 30       	cpi	r18, 0x01	; 1
    1b1a:	31 05       	cpc	r19, r1
    1b1c:	b1 f0       	breq	.+44     	; 0x1b4a <DIO_VoidSetPinValue+0xa6>
    1b1e:	d0 c0       	rjmp	.+416    	; 0x1cc0 <DIO_VoidSetPinValue+0x21c>
			{
				case LOW :
					CLEAR_BIT(PORTA , Copy_u8PinNumber );
    1b20:	ab e3       	ldi	r26, 0x3B	; 59
    1b22:	b0 e0       	ldi	r27, 0x00	; 0
    1b24:	eb e3       	ldi	r30, 0x3B	; 59
    1b26:	f0 e0       	ldi	r31, 0x00	; 0
    1b28:	80 81       	ld	r24, Z
    1b2a:	48 2f       	mov	r20, r24
    1b2c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b2e:	28 2f       	mov	r18, r24
    1b30:	30 e0       	ldi	r19, 0x00	; 0
    1b32:	81 e0       	ldi	r24, 0x01	; 1
    1b34:	90 e0       	ldi	r25, 0x00	; 0
    1b36:	02 2e       	mov	r0, r18
    1b38:	02 c0       	rjmp	.+4      	; 0x1b3e <DIO_VoidSetPinValue+0x9a>
    1b3a:	88 0f       	add	r24, r24
    1b3c:	99 1f       	adc	r25, r25
    1b3e:	0a 94       	dec	r0
    1b40:	e2 f7       	brpl	.-8      	; 0x1b3a <DIO_VoidSetPinValue+0x96>
    1b42:	80 95       	com	r24
    1b44:	84 23       	and	r24, r20
    1b46:	8c 93       	st	X, r24
    1b48:	bb c0       	rjmp	.+374    	; 0x1cc0 <DIO_VoidSetPinValue+0x21c>
				break;
				case HIGH :
					SET_BIT(PORTA , Copy_u8PinNumber );
    1b4a:	ab e3       	ldi	r26, 0x3B	; 59
    1b4c:	b0 e0       	ldi	r27, 0x00	; 0
    1b4e:	eb e3       	ldi	r30, 0x3B	; 59
    1b50:	f0 e0       	ldi	r31, 0x00	; 0
    1b52:	80 81       	ld	r24, Z
    1b54:	48 2f       	mov	r20, r24
    1b56:	8a 81       	ldd	r24, Y+2	; 0x02
    1b58:	28 2f       	mov	r18, r24
    1b5a:	30 e0       	ldi	r19, 0x00	; 0
    1b5c:	81 e0       	ldi	r24, 0x01	; 1
    1b5e:	90 e0       	ldi	r25, 0x00	; 0
    1b60:	02 2e       	mov	r0, r18
    1b62:	02 c0       	rjmp	.+4      	; 0x1b68 <DIO_VoidSetPinValue+0xc4>
    1b64:	88 0f       	add	r24, r24
    1b66:	99 1f       	adc	r25, r25
    1b68:	0a 94       	dec	r0
    1b6a:	e2 f7       	brpl	.-8      	; 0x1b64 <DIO_VoidSetPinValue+0xc0>
    1b6c:	84 2b       	or	r24, r20
    1b6e:	8c 93       	st	X, r24
    1b70:	a7 c0       	rjmp	.+334    	; 0x1cc0 <DIO_VoidSetPinValue+0x21c>
				break;
			}
		break;
		case DIO_PORTB :
			switch(Copy_U8PinState)
    1b72:	8b 81       	ldd	r24, Y+3	; 0x03
    1b74:	28 2f       	mov	r18, r24
    1b76:	30 e0       	ldi	r19, 0x00	; 0
    1b78:	39 87       	std	Y+9, r19	; 0x09
    1b7a:	28 87       	std	Y+8, r18	; 0x08
    1b7c:	88 85       	ldd	r24, Y+8	; 0x08
    1b7e:	99 85       	ldd	r25, Y+9	; 0x09
    1b80:	00 97       	sbiw	r24, 0x00	; 0
    1b82:	31 f0       	breq	.+12     	; 0x1b90 <DIO_VoidSetPinValue+0xec>
    1b84:	28 85       	ldd	r18, Y+8	; 0x08
    1b86:	39 85       	ldd	r19, Y+9	; 0x09
    1b88:	21 30       	cpi	r18, 0x01	; 1
    1b8a:	31 05       	cpc	r19, r1
    1b8c:	b1 f0       	breq	.+44     	; 0x1bba <DIO_VoidSetPinValue+0x116>
    1b8e:	98 c0       	rjmp	.+304    	; 0x1cc0 <DIO_VoidSetPinValue+0x21c>
			{
				case LOW :
					CLEAR_BIT(PORTB , Copy_u8PinNumber );
    1b90:	a8 e3       	ldi	r26, 0x38	; 56
    1b92:	b0 e0       	ldi	r27, 0x00	; 0
    1b94:	e8 e3       	ldi	r30, 0x38	; 56
    1b96:	f0 e0       	ldi	r31, 0x00	; 0
    1b98:	80 81       	ld	r24, Z
    1b9a:	48 2f       	mov	r20, r24
    1b9c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b9e:	28 2f       	mov	r18, r24
    1ba0:	30 e0       	ldi	r19, 0x00	; 0
    1ba2:	81 e0       	ldi	r24, 0x01	; 1
    1ba4:	90 e0       	ldi	r25, 0x00	; 0
    1ba6:	02 2e       	mov	r0, r18
    1ba8:	02 c0       	rjmp	.+4      	; 0x1bae <DIO_VoidSetPinValue+0x10a>
    1baa:	88 0f       	add	r24, r24
    1bac:	99 1f       	adc	r25, r25
    1bae:	0a 94       	dec	r0
    1bb0:	e2 f7       	brpl	.-8      	; 0x1baa <DIO_VoidSetPinValue+0x106>
    1bb2:	80 95       	com	r24
    1bb4:	84 23       	and	r24, r20
    1bb6:	8c 93       	st	X, r24
    1bb8:	83 c0       	rjmp	.+262    	; 0x1cc0 <DIO_VoidSetPinValue+0x21c>
				break;
				case HIGH :
					SET_BIT(PORTB , Copy_u8PinNumber );
    1bba:	a8 e3       	ldi	r26, 0x38	; 56
    1bbc:	b0 e0       	ldi	r27, 0x00	; 0
    1bbe:	e8 e3       	ldi	r30, 0x38	; 56
    1bc0:	f0 e0       	ldi	r31, 0x00	; 0
    1bc2:	80 81       	ld	r24, Z
    1bc4:	48 2f       	mov	r20, r24
    1bc6:	8a 81       	ldd	r24, Y+2	; 0x02
    1bc8:	28 2f       	mov	r18, r24
    1bca:	30 e0       	ldi	r19, 0x00	; 0
    1bcc:	81 e0       	ldi	r24, 0x01	; 1
    1bce:	90 e0       	ldi	r25, 0x00	; 0
    1bd0:	02 2e       	mov	r0, r18
    1bd2:	02 c0       	rjmp	.+4      	; 0x1bd8 <DIO_VoidSetPinValue+0x134>
    1bd4:	88 0f       	add	r24, r24
    1bd6:	99 1f       	adc	r25, r25
    1bd8:	0a 94       	dec	r0
    1bda:	e2 f7       	brpl	.-8      	; 0x1bd4 <DIO_VoidSetPinValue+0x130>
    1bdc:	84 2b       	or	r24, r20
    1bde:	8c 93       	st	X, r24
    1be0:	6f c0       	rjmp	.+222    	; 0x1cc0 <DIO_VoidSetPinValue+0x21c>
				break;
			}
		break;
		case DIO_PORTC :
			switch(Copy_U8PinState)
    1be2:	8b 81       	ldd	r24, Y+3	; 0x03
    1be4:	28 2f       	mov	r18, r24
    1be6:	30 e0       	ldi	r19, 0x00	; 0
    1be8:	3f 83       	std	Y+7, r19	; 0x07
    1bea:	2e 83       	std	Y+6, r18	; 0x06
    1bec:	8e 81       	ldd	r24, Y+6	; 0x06
    1bee:	9f 81       	ldd	r25, Y+7	; 0x07
    1bf0:	00 97       	sbiw	r24, 0x00	; 0
    1bf2:	31 f0       	breq	.+12     	; 0x1c00 <DIO_VoidSetPinValue+0x15c>
    1bf4:	2e 81       	ldd	r18, Y+6	; 0x06
    1bf6:	3f 81       	ldd	r19, Y+7	; 0x07
    1bf8:	21 30       	cpi	r18, 0x01	; 1
    1bfa:	31 05       	cpc	r19, r1
    1bfc:	b1 f0       	breq	.+44     	; 0x1c2a <DIO_VoidSetPinValue+0x186>
    1bfe:	60 c0       	rjmp	.+192    	; 0x1cc0 <DIO_VoidSetPinValue+0x21c>
			{
				case LOW :
					CLEAR_BIT(PORTC , Copy_u8PinNumber );
    1c00:	a5 e3       	ldi	r26, 0x35	; 53
    1c02:	b0 e0       	ldi	r27, 0x00	; 0
    1c04:	e5 e3       	ldi	r30, 0x35	; 53
    1c06:	f0 e0       	ldi	r31, 0x00	; 0
    1c08:	80 81       	ld	r24, Z
    1c0a:	48 2f       	mov	r20, r24
    1c0c:	8a 81       	ldd	r24, Y+2	; 0x02
    1c0e:	28 2f       	mov	r18, r24
    1c10:	30 e0       	ldi	r19, 0x00	; 0
    1c12:	81 e0       	ldi	r24, 0x01	; 1
    1c14:	90 e0       	ldi	r25, 0x00	; 0
    1c16:	02 2e       	mov	r0, r18
    1c18:	02 c0       	rjmp	.+4      	; 0x1c1e <DIO_VoidSetPinValue+0x17a>
    1c1a:	88 0f       	add	r24, r24
    1c1c:	99 1f       	adc	r25, r25
    1c1e:	0a 94       	dec	r0
    1c20:	e2 f7       	brpl	.-8      	; 0x1c1a <DIO_VoidSetPinValue+0x176>
    1c22:	80 95       	com	r24
    1c24:	84 23       	and	r24, r20
    1c26:	8c 93       	st	X, r24
    1c28:	4b c0       	rjmp	.+150    	; 0x1cc0 <DIO_VoidSetPinValue+0x21c>
				break;
				case HIGH :
					SET_BIT(PORTC , Copy_u8PinNumber );
    1c2a:	a5 e3       	ldi	r26, 0x35	; 53
    1c2c:	b0 e0       	ldi	r27, 0x00	; 0
    1c2e:	e5 e3       	ldi	r30, 0x35	; 53
    1c30:	f0 e0       	ldi	r31, 0x00	; 0
    1c32:	80 81       	ld	r24, Z
    1c34:	48 2f       	mov	r20, r24
    1c36:	8a 81       	ldd	r24, Y+2	; 0x02
    1c38:	28 2f       	mov	r18, r24
    1c3a:	30 e0       	ldi	r19, 0x00	; 0
    1c3c:	81 e0       	ldi	r24, 0x01	; 1
    1c3e:	90 e0       	ldi	r25, 0x00	; 0
    1c40:	02 2e       	mov	r0, r18
    1c42:	02 c0       	rjmp	.+4      	; 0x1c48 <DIO_VoidSetPinValue+0x1a4>
    1c44:	88 0f       	add	r24, r24
    1c46:	99 1f       	adc	r25, r25
    1c48:	0a 94       	dec	r0
    1c4a:	e2 f7       	brpl	.-8      	; 0x1c44 <DIO_VoidSetPinValue+0x1a0>
    1c4c:	84 2b       	or	r24, r20
    1c4e:	8c 93       	st	X, r24
    1c50:	37 c0       	rjmp	.+110    	; 0x1cc0 <DIO_VoidSetPinValue+0x21c>
				break;
			}
		break;
		case DIO_PORTD :
			switch(Copy_U8PinState)
    1c52:	8b 81       	ldd	r24, Y+3	; 0x03
    1c54:	28 2f       	mov	r18, r24
    1c56:	30 e0       	ldi	r19, 0x00	; 0
    1c58:	3d 83       	std	Y+5, r19	; 0x05
    1c5a:	2c 83       	std	Y+4, r18	; 0x04
    1c5c:	8c 81       	ldd	r24, Y+4	; 0x04
    1c5e:	9d 81       	ldd	r25, Y+5	; 0x05
    1c60:	00 97       	sbiw	r24, 0x00	; 0
    1c62:	31 f0       	breq	.+12     	; 0x1c70 <DIO_VoidSetPinValue+0x1cc>
    1c64:	2c 81       	ldd	r18, Y+4	; 0x04
    1c66:	3d 81       	ldd	r19, Y+5	; 0x05
    1c68:	21 30       	cpi	r18, 0x01	; 1
    1c6a:	31 05       	cpc	r19, r1
    1c6c:	b1 f0       	breq	.+44     	; 0x1c9a <DIO_VoidSetPinValue+0x1f6>
    1c6e:	28 c0       	rjmp	.+80     	; 0x1cc0 <DIO_VoidSetPinValue+0x21c>
			{
				case LOW :
					CLEAR_BIT(PORTD , Copy_u8PinNumber );
    1c70:	a2 e3       	ldi	r26, 0x32	; 50
    1c72:	b0 e0       	ldi	r27, 0x00	; 0
    1c74:	e2 e3       	ldi	r30, 0x32	; 50
    1c76:	f0 e0       	ldi	r31, 0x00	; 0
    1c78:	80 81       	ld	r24, Z
    1c7a:	48 2f       	mov	r20, r24
    1c7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1c7e:	28 2f       	mov	r18, r24
    1c80:	30 e0       	ldi	r19, 0x00	; 0
    1c82:	81 e0       	ldi	r24, 0x01	; 1
    1c84:	90 e0       	ldi	r25, 0x00	; 0
    1c86:	02 2e       	mov	r0, r18
    1c88:	02 c0       	rjmp	.+4      	; 0x1c8e <DIO_VoidSetPinValue+0x1ea>
    1c8a:	88 0f       	add	r24, r24
    1c8c:	99 1f       	adc	r25, r25
    1c8e:	0a 94       	dec	r0
    1c90:	e2 f7       	brpl	.-8      	; 0x1c8a <DIO_VoidSetPinValue+0x1e6>
    1c92:	80 95       	com	r24
    1c94:	84 23       	and	r24, r20
    1c96:	8c 93       	st	X, r24
    1c98:	13 c0       	rjmp	.+38     	; 0x1cc0 <DIO_VoidSetPinValue+0x21c>
				break;
				case HIGH :
					SET_BIT(PORTD , Copy_u8PinNumber );
    1c9a:	a2 e3       	ldi	r26, 0x32	; 50
    1c9c:	b0 e0       	ldi	r27, 0x00	; 0
    1c9e:	e2 e3       	ldi	r30, 0x32	; 50
    1ca0:	f0 e0       	ldi	r31, 0x00	; 0
    1ca2:	80 81       	ld	r24, Z
    1ca4:	48 2f       	mov	r20, r24
    1ca6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ca8:	28 2f       	mov	r18, r24
    1caa:	30 e0       	ldi	r19, 0x00	; 0
    1cac:	81 e0       	ldi	r24, 0x01	; 1
    1cae:	90 e0       	ldi	r25, 0x00	; 0
    1cb0:	02 2e       	mov	r0, r18
    1cb2:	02 c0       	rjmp	.+4      	; 0x1cb8 <DIO_VoidSetPinValue+0x214>
    1cb4:	88 0f       	add	r24, r24
    1cb6:	99 1f       	adc	r25, r25
    1cb8:	0a 94       	dec	r0
    1cba:	e2 f7       	brpl	.-8      	; 0x1cb4 <DIO_VoidSetPinValue+0x210>
    1cbc:	84 2b       	or	r24, r20
    1cbe:	8c 93       	st	X, r24
	
	default:
			// Do nothing 
		break;
	}
}
    1cc0:	2d 96       	adiw	r28, 0x0d	; 13
    1cc2:	0f b6       	in	r0, 0x3f	; 63
    1cc4:	f8 94       	cli
    1cc6:	de bf       	out	0x3e, r29	; 62
    1cc8:	0f be       	out	0x3f, r0	; 63
    1cca:	cd bf       	out	0x3d, r28	; 61
    1ccc:	cf 91       	pop	r28
    1cce:	df 91       	pop	r29
    1cd0:	08 95       	ret

00001cd2 <DIO_VoidGetPinValue>:

u8  DIO_VoidGetPinValue(u8 Copy_u8PortName , u8 Copy_u8PinNumber)
{
    1cd2:	df 93       	push	r29
    1cd4:	cf 93       	push	r28
    1cd6:	00 d0       	rcall	.+0      	; 0x1cd8 <DIO_VoidGetPinValue+0x6>
    1cd8:	00 d0       	rcall	.+0      	; 0x1cda <DIO_VoidGetPinValue+0x8>
    1cda:	0f 92       	push	r0
    1cdc:	cd b7       	in	r28, 0x3d	; 61
    1cde:	de b7       	in	r29, 0x3e	; 62
    1ce0:	8a 83       	std	Y+2, r24	; 0x02
    1ce2:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8PinValue =0 ;
    1ce4:	19 82       	std	Y+1, r1	; 0x01
	switch (Copy_u8PortName)
    1ce6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ce8:	28 2f       	mov	r18, r24
    1cea:	30 e0       	ldi	r19, 0x00	; 0
    1cec:	3d 83       	std	Y+5, r19	; 0x05
    1cee:	2c 83       	std	Y+4, r18	; 0x04
    1cf0:	4c 81       	ldd	r20, Y+4	; 0x04
    1cf2:	5d 81       	ldd	r21, Y+5	; 0x05
    1cf4:	41 30       	cpi	r20, 0x01	; 1
    1cf6:	51 05       	cpc	r21, r1
    1cf8:	41 f1       	breq	.+80     	; 0x1d4a <DIO_VoidGetPinValue+0x78>
    1cfa:	8c 81       	ldd	r24, Y+4	; 0x04
    1cfc:	9d 81       	ldd	r25, Y+5	; 0x05
    1cfe:	82 30       	cpi	r24, 0x02	; 2
    1d00:	91 05       	cpc	r25, r1
    1d02:	34 f4       	brge	.+12     	; 0x1d10 <DIO_VoidGetPinValue+0x3e>
    1d04:	2c 81       	ldd	r18, Y+4	; 0x04
    1d06:	3d 81       	ldd	r19, Y+5	; 0x05
    1d08:	21 15       	cp	r18, r1
    1d0a:	31 05       	cpc	r19, r1
    1d0c:	61 f0       	breq	.+24     	; 0x1d26 <DIO_VoidGetPinValue+0x54>
    1d0e:	52 c0       	rjmp	.+164    	; 0x1db4 <DIO_VoidGetPinValue+0xe2>
    1d10:	4c 81       	ldd	r20, Y+4	; 0x04
    1d12:	5d 81       	ldd	r21, Y+5	; 0x05
    1d14:	42 30       	cpi	r20, 0x02	; 2
    1d16:	51 05       	cpc	r21, r1
    1d18:	51 f1       	breq	.+84     	; 0x1d6e <DIO_VoidGetPinValue+0x9c>
    1d1a:	8c 81       	ldd	r24, Y+4	; 0x04
    1d1c:	9d 81       	ldd	r25, Y+5	; 0x05
    1d1e:	83 30       	cpi	r24, 0x03	; 3
    1d20:	91 05       	cpc	r25, r1
    1d22:	b9 f1       	breq	.+110    	; 0x1d92 <DIO_VoidGetPinValue+0xc0>
    1d24:	47 c0       	rjmp	.+142    	; 0x1db4 <DIO_VoidGetPinValue+0xe2>
	{
		case DIO_PORTA :
			Local_u8PinValue=GET_BIT(PORTA,Copy_u8PinNumber);
    1d26:	eb e3       	ldi	r30, 0x3B	; 59
    1d28:	f0 e0       	ldi	r31, 0x00	; 0
    1d2a:	80 81       	ld	r24, Z
    1d2c:	28 2f       	mov	r18, r24
    1d2e:	30 e0       	ldi	r19, 0x00	; 0
    1d30:	8b 81       	ldd	r24, Y+3	; 0x03
    1d32:	88 2f       	mov	r24, r24
    1d34:	90 e0       	ldi	r25, 0x00	; 0
    1d36:	a9 01       	movw	r20, r18
    1d38:	02 c0       	rjmp	.+4      	; 0x1d3e <DIO_VoidGetPinValue+0x6c>
    1d3a:	55 95       	asr	r21
    1d3c:	47 95       	ror	r20
    1d3e:	8a 95       	dec	r24
    1d40:	e2 f7       	brpl	.-8      	; 0x1d3a <DIO_VoidGetPinValue+0x68>
    1d42:	ca 01       	movw	r24, r20
    1d44:	81 70       	andi	r24, 0x01	; 1
    1d46:	89 83       	std	Y+1, r24	; 0x01
    1d48:	35 c0       	rjmp	.+106    	; 0x1db4 <DIO_VoidGetPinValue+0xe2>
		break;
		case DIO_PORTB :
			Local_u8PinValue=GET_BIT(PORTB,Copy_u8PinNumber);
    1d4a:	e8 e3       	ldi	r30, 0x38	; 56
    1d4c:	f0 e0       	ldi	r31, 0x00	; 0
    1d4e:	80 81       	ld	r24, Z
    1d50:	28 2f       	mov	r18, r24
    1d52:	30 e0       	ldi	r19, 0x00	; 0
    1d54:	8b 81       	ldd	r24, Y+3	; 0x03
    1d56:	88 2f       	mov	r24, r24
    1d58:	90 e0       	ldi	r25, 0x00	; 0
    1d5a:	a9 01       	movw	r20, r18
    1d5c:	02 c0       	rjmp	.+4      	; 0x1d62 <DIO_VoidGetPinValue+0x90>
    1d5e:	55 95       	asr	r21
    1d60:	47 95       	ror	r20
    1d62:	8a 95       	dec	r24
    1d64:	e2 f7       	brpl	.-8      	; 0x1d5e <DIO_VoidGetPinValue+0x8c>
    1d66:	ca 01       	movw	r24, r20
    1d68:	81 70       	andi	r24, 0x01	; 1
    1d6a:	89 83       	std	Y+1, r24	; 0x01
    1d6c:	23 c0       	rjmp	.+70     	; 0x1db4 <DIO_VoidGetPinValue+0xe2>
		break;
		case DIO_PORTC :
			Local_u8PinValue=GET_BIT(PORTC,Copy_u8PinNumber);
    1d6e:	e5 e3       	ldi	r30, 0x35	; 53
    1d70:	f0 e0       	ldi	r31, 0x00	; 0
    1d72:	80 81       	ld	r24, Z
    1d74:	28 2f       	mov	r18, r24
    1d76:	30 e0       	ldi	r19, 0x00	; 0
    1d78:	8b 81       	ldd	r24, Y+3	; 0x03
    1d7a:	88 2f       	mov	r24, r24
    1d7c:	90 e0       	ldi	r25, 0x00	; 0
    1d7e:	a9 01       	movw	r20, r18
    1d80:	02 c0       	rjmp	.+4      	; 0x1d86 <DIO_VoidGetPinValue+0xb4>
    1d82:	55 95       	asr	r21
    1d84:	47 95       	ror	r20
    1d86:	8a 95       	dec	r24
    1d88:	e2 f7       	brpl	.-8      	; 0x1d82 <DIO_VoidGetPinValue+0xb0>
    1d8a:	ca 01       	movw	r24, r20
    1d8c:	81 70       	andi	r24, 0x01	; 1
    1d8e:	89 83       	std	Y+1, r24	; 0x01
    1d90:	11 c0       	rjmp	.+34     	; 0x1db4 <DIO_VoidGetPinValue+0xe2>
		break;
		case DIO_PORTD :
			Local_u8PinValue=GET_BIT(PORTD,Copy_u8PinNumber);
    1d92:	e2 e3       	ldi	r30, 0x32	; 50
    1d94:	f0 e0       	ldi	r31, 0x00	; 0
    1d96:	80 81       	ld	r24, Z
    1d98:	28 2f       	mov	r18, r24
    1d9a:	30 e0       	ldi	r19, 0x00	; 0
    1d9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1d9e:	88 2f       	mov	r24, r24
    1da0:	90 e0       	ldi	r25, 0x00	; 0
    1da2:	a9 01       	movw	r20, r18
    1da4:	02 c0       	rjmp	.+4      	; 0x1daa <DIO_VoidGetPinValue+0xd8>
    1da6:	55 95       	asr	r21
    1da8:	47 95       	ror	r20
    1daa:	8a 95       	dec	r24
    1dac:	e2 f7       	brpl	.-8      	; 0x1da6 <DIO_VoidGetPinValue+0xd4>
    1dae:	ca 01       	movw	r24, r20
    1db0:	81 70       	andi	r24, 0x01	; 1
    1db2:	89 83       	std	Y+1, r24	; 0x01
	
		default:
				//Do nothing
			break;
	}
	return Local_u8PinValue;
    1db4:	89 81       	ldd	r24, Y+1	; 0x01
}
    1db6:	0f 90       	pop	r0
    1db8:	0f 90       	pop	r0
    1dba:	0f 90       	pop	r0
    1dbc:	0f 90       	pop	r0
    1dbe:	0f 90       	pop	r0
    1dc0:	cf 91       	pop	r28
    1dc2:	df 91       	pop	r29
    1dc4:	08 95       	ret

00001dc6 <DIO_VoidSetPortDirection>:
void DIO_VoidSetPortDirection(u8 Copy_U8PortName , u8  Copy_U8PortState)
{
    1dc6:	df 93       	push	r29
    1dc8:	cf 93       	push	r28
    1dca:	00 d0       	rcall	.+0      	; 0x1dcc <DIO_VoidSetPortDirection+0x6>
    1dcc:	00 d0       	rcall	.+0      	; 0x1dce <DIO_VoidSetPortDirection+0x8>
    1dce:	cd b7       	in	r28, 0x3d	; 61
    1dd0:	de b7       	in	r29, 0x3e	; 62
    1dd2:	89 83       	std	Y+1, r24	; 0x01
    1dd4:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_U8PortName)
    1dd6:	89 81       	ldd	r24, Y+1	; 0x01
    1dd8:	28 2f       	mov	r18, r24
    1dda:	30 e0       	ldi	r19, 0x00	; 0
    1ddc:	3c 83       	std	Y+4, r19	; 0x04
    1dde:	2b 83       	std	Y+3, r18	; 0x03
    1de0:	8b 81       	ldd	r24, Y+3	; 0x03
    1de2:	9c 81       	ldd	r25, Y+4	; 0x04
    1de4:	81 30       	cpi	r24, 0x01	; 1
    1de6:	91 05       	cpc	r25, r1
    1de8:	21 f1       	breq	.+72     	; 0x1e32 <DIO_VoidSetPortDirection+0x6c>
    1dea:	2b 81       	ldd	r18, Y+3	; 0x03
    1dec:	3c 81       	ldd	r19, Y+4	; 0x04
    1dee:	22 30       	cpi	r18, 0x02	; 2
    1df0:	31 05       	cpc	r19, r1
    1df2:	2c f4       	brge	.+10     	; 0x1dfe <DIO_VoidSetPortDirection+0x38>
    1df4:	8b 81       	ldd	r24, Y+3	; 0x03
    1df6:	9c 81       	ldd	r25, Y+4	; 0x04
    1df8:	00 97       	sbiw	r24, 0x00	; 0
    1dfa:	61 f0       	breq	.+24     	; 0x1e14 <DIO_VoidSetPortDirection+0x4e>
    1dfc:	46 c0       	rjmp	.+140    	; 0x1e8a <DIO_VoidSetPortDirection+0xc4>
    1dfe:	2b 81       	ldd	r18, Y+3	; 0x03
    1e00:	3c 81       	ldd	r19, Y+4	; 0x04
    1e02:	22 30       	cpi	r18, 0x02	; 2
    1e04:	31 05       	cpc	r19, r1
    1e06:	21 f1       	breq	.+72     	; 0x1e50 <DIO_VoidSetPortDirection+0x8a>
    1e08:	8b 81       	ldd	r24, Y+3	; 0x03
    1e0a:	9c 81       	ldd	r25, Y+4	; 0x04
    1e0c:	83 30       	cpi	r24, 0x03	; 3
    1e0e:	91 05       	cpc	r25, r1
    1e10:	71 f1       	breq	.+92     	; 0x1e6e <DIO_VoidSetPortDirection+0xa8>
    1e12:	3b c0       	rjmp	.+118    	; 0x1e8a <DIO_VoidSetPortDirection+0xc4>
	{
		case DIO_PORTA :
			if(Copy_U8PortState==OUTPUT)
    1e14:	8a 81       	ldd	r24, Y+2	; 0x02
    1e16:	81 30       	cpi	r24, 0x01	; 1
    1e18:	29 f4       	brne	.+10     	; 0x1e24 <DIO_VoidSetPortDirection+0x5e>
			{
				SET_REG(DDRA);
    1e1a:	ea e3       	ldi	r30, 0x3A	; 58
    1e1c:	f0 e0       	ldi	r31, 0x00	; 0
    1e1e:	8f ef       	ldi	r24, 0xFF	; 255
    1e20:	80 83       	st	Z, r24
    1e22:	33 c0       	rjmp	.+102    	; 0x1e8a <DIO_VoidSetPortDirection+0xc4>
			}
			else if (Copy_U8PortState==INPUT)
    1e24:	8a 81       	ldd	r24, Y+2	; 0x02
    1e26:	88 23       	and	r24, r24
    1e28:	81 f5       	brne	.+96     	; 0x1e8a <DIO_VoidSetPortDirection+0xc4>
			{
				CLEAR_REG(DDRA);
    1e2a:	ea e3       	ldi	r30, 0x3A	; 58
    1e2c:	f0 e0       	ldi	r31, 0x00	; 0
    1e2e:	10 82       	st	Z, r1
    1e30:	2c c0       	rjmp	.+88     	; 0x1e8a <DIO_VoidSetPortDirection+0xc4>
			{
				//do no thing
			}
		break;
		case DIO_PORTB :
			if(Copy_U8PortState==OUTPUT)
    1e32:	8a 81       	ldd	r24, Y+2	; 0x02
    1e34:	81 30       	cpi	r24, 0x01	; 1
    1e36:	29 f4       	brne	.+10     	; 0x1e42 <DIO_VoidSetPortDirection+0x7c>
			{
				SET_REG(DDRB);
    1e38:	e7 e3       	ldi	r30, 0x37	; 55
    1e3a:	f0 e0       	ldi	r31, 0x00	; 0
    1e3c:	8f ef       	ldi	r24, 0xFF	; 255
    1e3e:	80 83       	st	Z, r24
    1e40:	24 c0       	rjmp	.+72     	; 0x1e8a <DIO_VoidSetPortDirection+0xc4>
			}
			else if (Copy_U8PortState==INPUT)
    1e42:	8a 81       	ldd	r24, Y+2	; 0x02
    1e44:	88 23       	and	r24, r24
    1e46:	09 f5       	brne	.+66     	; 0x1e8a <DIO_VoidSetPortDirection+0xc4>
			{
				CLEAR_REG(DDRB);
    1e48:	e7 e3       	ldi	r30, 0x37	; 55
    1e4a:	f0 e0       	ldi	r31, 0x00	; 0
    1e4c:	10 82       	st	Z, r1
    1e4e:	1d c0       	rjmp	.+58     	; 0x1e8a <DIO_VoidSetPortDirection+0xc4>
			{
				//do no thing
			}
		break;
		case DIO_PORTC :
			if(Copy_U8PortState==OUTPUT)
    1e50:	8a 81       	ldd	r24, Y+2	; 0x02
    1e52:	81 30       	cpi	r24, 0x01	; 1
    1e54:	29 f4       	brne	.+10     	; 0x1e60 <DIO_VoidSetPortDirection+0x9a>
			{
				SET_REG(DDRC);
    1e56:	e4 e3       	ldi	r30, 0x34	; 52
    1e58:	f0 e0       	ldi	r31, 0x00	; 0
    1e5a:	8f ef       	ldi	r24, 0xFF	; 255
    1e5c:	80 83       	st	Z, r24
    1e5e:	15 c0       	rjmp	.+42     	; 0x1e8a <DIO_VoidSetPortDirection+0xc4>
			}
			else if (Copy_U8PortState==INPUT)
    1e60:	8a 81       	ldd	r24, Y+2	; 0x02
    1e62:	88 23       	and	r24, r24
    1e64:	91 f4       	brne	.+36     	; 0x1e8a <DIO_VoidSetPortDirection+0xc4>
			{
				CLEAR_REG(DDRC);
    1e66:	e4 e3       	ldi	r30, 0x34	; 52
    1e68:	f0 e0       	ldi	r31, 0x00	; 0
    1e6a:	10 82       	st	Z, r1
    1e6c:	0e c0       	rjmp	.+28     	; 0x1e8a <DIO_VoidSetPortDirection+0xc4>
			{
				//do no thing
			}
		break;
		case DIO_PORTD :
			if(Copy_U8PortState==OUTPUT)
    1e6e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e70:	81 30       	cpi	r24, 0x01	; 1
    1e72:	29 f4       	brne	.+10     	; 0x1e7e <DIO_VoidSetPortDirection+0xb8>
			{
				SET_REG(DDRD);
    1e74:	e1 e3       	ldi	r30, 0x31	; 49
    1e76:	f0 e0       	ldi	r31, 0x00	; 0
    1e78:	8f ef       	ldi	r24, 0xFF	; 255
    1e7a:	80 83       	st	Z, r24
    1e7c:	06 c0       	rjmp	.+12     	; 0x1e8a <DIO_VoidSetPortDirection+0xc4>
			}
			else if (Copy_U8PortState==INPUT)
    1e7e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e80:	88 23       	and	r24, r24
    1e82:	19 f4       	brne	.+6      	; 0x1e8a <DIO_VoidSetPortDirection+0xc4>
			{
				CLEAR_REG(DDRD);
    1e84:	e1 e3       	ldi	r30, 0x31	; 49
    1e86:	f0 e0       	ldi	r31, 0x00	; 0
    1e88:	10 82       	st	Z, r1
		default:
			//do no thing
			break;

	}
}
    1e8a:	0f 90       	pop	r0
    1e8c:	0f 90       	pop	r0
    1e8e:	0f 90       	pop	r0
    1e90:	0f 90       	pop	r0
    1e92:	cf 91       	pop	r28
    1e94:	df 91       	pop	r29
    1e96:	08 95       	ret

00001e98 <DIO_VOidTogglePortValue>:
void DIO_VOidTogglePortValue(u8 Copy_U8PortName)
{
    1e98:	df 93       	push	r29
    1e9a:	cf 93       	push	r28
    1e9c:	00 d0       	rcall	.+0      	; 0x1e9e <DIO_VOidTogglePortValue+0x6>
    1e9e:	0f 92       	push	r0
    1ea0:	cd b7       	in	r28, 0x3d	; 61
    1ea2:	de b7       	in	r29, 0x3e	; 62
    1ea4:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_U8PortName)
    1ea6:	89 81       	ldd	r24, Y+1	; 0x01
    1ea8:	28 2f       	mov	r18, r24
    1eaa:	30 e0       	ldi	r19, 0x00	; 0
    1eac:	3b 83       	std	Y+3, r19	; 0x03
    1eae:	2a 83       	std	Y+2, r18	; 0x02
    1eb0:	8a 81       	ldd	r24, Y+2	; 0x02
    1eb2:	9b 81       	ldd	r25, Y+3	; 0x03
    1eb4:	81 30       	cpi	r24, 0x01	; 1
    1eb6:	91 05       	cpc	r25, r1
    1eb8:	e9 f0       	breq	.+58     	; 0x1ef4 <DIO_VOidTogglePortValue+0x5c>
    1eba:	2a 81       	ldd	r18, Y+2	; 0x02
    1ebc:	3b 81       	ldd	r19, Y+3	; 0x03
    1ebe:	22 30       	cpi	r18, 0x02	; 2
    1ec0:	31 05       	cpc	r19, r1
    1ec2:	2c f4       	brge	.+10     	; 0x1ece <DIO_VOidTogglePortValue+0x36>
    1ec4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ec6:	9b 81       	ldd	r25, Y+3	; 0x03
    1ec8:	00 97       	sbiw	r24, 0x00	; 0
    1eca:	61 f0       	breq	.+24     	; 0x1ee4 <DIO_VOidTogglePortValue+0x4c>
    1ecc:	2a c0       	rjmp	.+84     	; 0x1f22 <DIO_VOidTogglePortValue+0x8a>
    1ece:	2a 81       	ldd	r18, Y+2	; 0x02
    1ed0:	3b 81       	ldd	r19, Y+3	; 0x03
    1ed2:	22 30       	cpi	r18, 0x02	; 2
    1ed4:	31 05       	cpc	r19, r1
    1ed6:	b1 f0       	breq	.+44     	; 0x1f04 <DIO_VOidTogglePortValue+0x6c>
    1ed8:	8a 81       	ldd	r24, Y+2	; 0x02
    1eda:	9b 81       	ldd	r25, Y+3	; 0x03
    1edc:	83 30       	cpi	r24, 0x03	; 3
    1ede:	91 05       	cpc	r25, r1
    1ee0:	c9 f0       	breq	.+50     	; 0x1f14 <DIO_VOidTogglePortValue+0x7c>
    1ee2:	1f c0       	rjmp	.+62     	; 0x1f22 <DIO_VOidTogglePortValue+0x8a>
	{
		case DIO_PORTA :
			TOGGLE_REG(PORTA);
    1ee4:	ab e3       	ldi	r26, 0x3B	; 59
    1ee6:	b0 e0       	ldi	r27, 0x00	; 0
    1ee8:	eb e3       	ldi	r30, 0x3B	; 59
    1eea:	f0 e0       	ldi	r31, 0x00	; 0
    1eec:	80 81       	ld	r24, Z
    1eee:	80 95       	com	r24
    1ef0:	8c 93       	st	X, r24
    1ef2:	17 c0       	rjmp	.+46     	; 0x1f22 <DIO_VOidTogglePortValue+0x8a>
		break;
		case DIO_PORTB :
			TOGGLE_REG(PORTB);
    1ef4:	a8 e3       	ldi	r26, 0x38	; 56
    1ef6:	b0 e0       	ldi	r27, 0x00	; 0
    1ef8:	e8 e3       	ldi	r30, 0x38	; 56
    1efa:	f0 e0       	ldi	r31, 0x00	; 0
    1efc:	80 81       	ld	r24, Z
    1efe:	80 95       	com	r24
    1f00:	8c 93       	st	X, r24
    1f02:	0f c0       	rjmp	.+30     	; 0x1f22 <DIO_VOidTogglePortValue+0x8a>
		break;
		case DIO_PORTC :
			TOGGLE_REG(PORTC);
    1f04:	a5 e3       	ldi	r26, 0x35	; 53
    1f06:	b0 e0       	ldi	r27, 0x00	; 0
    1f08:	e5 e3       	ldi	r30, 0x35	; 53
    1f0a:	f0 e0       	ldi	r31, 0x00	; 0
    1f0c:	80 81       	ld	r24, Z
    1f0e:	80 95       	com	r24
    1f10:	8c 93       	st	X, r24
    1f12:	07 c0       	rjmp	.+14     	; 0x1f22 <DIO_VOidTogglePortValue+0x8a>
		break;
		case DIO_PORTD :
			TOGGLE_REG(PORTD);
    1f14:	a2 e3       	ldi	r26, 0x32	; 50
    1f16:	b0 e0       	ldi	r27, 0x00	; 0
    1f18:	e2 e3       	ldi	r30, 0x32	; 50
    1f1a:	f0 e0       	ldi	r31, 0x00	; 0
    1f1c:	80 81       	ld	r24, Z
    1f1e:	80 95       	com	r24
    1f20:	8c 93       	st	X, r24
			//do no thing
			break;

	}

}
    1f22:	0f 90       	pop	r0
    1f24:	0f 90       	pop	r0
    1f26:	0f 90       	pop	r0
    1f28:	cf 91       	pop	r28
    1f2a:	df 91       	pop	r29
    1f2c:	08 95       	ret

00001f2e <DIO_VoidSetSpacificvalue>:
void DIO_VoidSetSpacificvalue(u8 Copy_U8PortName , u8 Copy_U8Value)
{
    1f2e:	df 93       	push	r29
    1f30:	cf 93       	push	r28
    1f32:	00 d0       	rcall	.+0      	; 0x1f34 <DIO_VoidSetSpacificvalue+0x6>
    1f34:	00 d0       	rcall	.+0      	; 0x1f36 <DIO_VoidSetSpacificvalue+0x8>
    1f36:	cd b7       	in	r28, 0x3d	; 61
    1f38:	de b7       	in	r29, 0x3e	; 62
    1f3a:	89 83       	std	Y+1, r24	; 0x01
    1f3c:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_U8PortName)
    1f3e:	89 81       	ldd	r24, Y+1	; 0x01
    1f40:	28 2f       	mov	r18, r24
    1f42:	30 e0       	ldi	r19, 0x00	; 0
    1f44:	3c 83       	std	Y+4, r19	; 0x04
    1f46:	2b 83       	std	Y+3, r18	; 0x03
    1f48:	8b 81       	ldd	r24, Y+3	; 0x03
    1f4a:	9c 81       	ldd	r25, Y+4	; 0x04
    1f4c:	81 30       	cpi	r24, 0x01	; 1
    1f4e:	91 05       	cpc	r25, r1
    1f50:	d1 f0       	breq	.+52     	; 0x1f86 <DIO_VoidSetSpacificvalue+0x58>
    1f52:	2b 81       	ldd	r18, Y+3	; 0x03
    1f54:	3c 81       	ldd	r19, Y+4	; 0x04
    1f56:	22 30       	cpi	r18, 0x02	; 2
    1f58:	31 05       	cpc	r19, r1
    1f5a:	2c f4       	brge	.+10     	; 0x1f66 <DIO_VoidSetSpacificvalue+0x38>
    1f5c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f5e:	9c 81       	ldd	r25, Y+4	; 0x04
    1f60:	00 97       	sbiw	r24, 0x00	; 0
    1f62:	61 f0       	breq	.+24     	; 0x1f7c <DIO_VoidSetSpacificvalue+0x4e>
    1f64:	1e c0       	rjmp	.+60     	; 0x1fa2 <DIO_VoidSetSpacificvalue+0x74>
    1f66:	2b 81       	ldd	r18, Y+3	; 0x03
    1f68:	3c 81       	ldd	r19, Y+4	; 0x04
    1f6a:	22 30       	cpi	r18, 0x02	; 2
    1f6c:	31 05       	cpc	r19, r1
    1f6e:	81 f0       	breq	.+32     	; 0x1f90 <DIO_VoidSetSpacificvalue+0x62>
    1f70:	8b 81       	ldd	r24, Y+3	; 0x03
    1f72:	9c 81       	ldd	r25, Y+4	; 0x04
    1f74:	83 30       	cpi	r24, 0x03	; 3
    1f76:	91 05       	cpc	r25, r1
    1f78:	81 f0       	breq	.+32     	; 0x1f9a <DIO_VoidSetSpacificvalue+0x6c>
    1f7a:	13 c0       	rjmp	.+38     	; 0x1fa2 <DIO_VoidSetSpacificvalue+0x74>
	{
		case DIO_PORTA :
			ASSIGN_REG(PORTA,Copy_U8Value);
    1f7c:	eb e3       	ldi	r30, 0x3B	; 59
    1f7e:	f0 e0       	ldi	r31, 0x00	; 0
    1f80:	8a 81       	ldd	r24, Y+2	; 0x02
    1f82:	80 83       	st	Z, r24
    1f84:	0e c0       	rjmp	.+28     	; 0x1fa2 <DIO_VoidSetSpacificvalue+0x74>
		break;
		case DIO_PORTB :
			ASSIGN_REG(PORTB,Copy_U8Value);
    1f86:	e8 e3       	ldi	r30, 0x38	; 56
    1f88:	f0 e0       	ldi	r31, 0x00	; 0
    1f8a:	8a 81       	ldd	r24, Y+2	; 0x02
    1f8c:	80 83       	st	Z, r24
    1f8e:	09 c0       	rjmp	.+18     	; 0x1fa2 <DIO_VoidSetSpacificvalue+0x74>
		break;
		case DIO_PORTC :
			ASSIGN_REG(PORTC,Copy_U8Value);
    1f90:	e5 e3       	ldi	r30, 0x35	; 53
    1f92:	f0 e0       	ldi	r31, 0x00	; 0
    1f94:	8a 81       	ldd	r24, Y+2	; 0x02
    1f96:	80 83       	st	Z, r24
    1f98:	04 c0       	rjmp	.+8      	; 0x1fa2 <DIO_VoidSetSpacificvalue+0x74>
		break;
		case DIO_PORTD :
			ASSIGN_REG(PORTD,Copy_U8Value);
    1f9a:	e2 e3       	ldi	r30, 0x32	; 50
    1f9c:	f0 e0       	ldi	r31, 0x00	; 0
    1f9e:	8a 81       	ldd	r24, Y+2	; 0x02
    1fa0:	80 83       	st	Z, r24
			//do no thing
			break;

	}

}
    1fa2:	0f 90       	pop	r0
    1fa4:	0f 90       	pop	r0
    1fa6:	0f 90       	pop	r0
    1fa8:	0f 90       	pop	r0
    1faa:	cf 91       	pop	r28
    1fac:	df 91       	pop	r29
    1fae:	08 95       	ret

00001fb0 <DIO_U8GetPortValue>:
u8 DIO_U8GetPortValue(u8 Copy_U8PortName )
{
    1fb0:	df 93       	push	r29
    1fb2:	cf 93       	push	r28
    1fb4:	00 d0       	rcall	.+0      	; 0x1fb6 <DIO_U8GetPortValue+0x6>
    1fb6:	00 d0       	rcall	.+0      	; 0x1fb8 <DIO_U8GetPortValue+0x8>
    1fb8:	0f 92       	push	r0
    1fba:	cd b7       	in	r28, 0x3d	; 61
    1fbc:	de b7       	in	r29, 0x3e	; 62
    1fbe:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_U8PortName)
    1fc0:	89 81       	ldd	r24, Y+1	; 0x01
    1fc2:	28 2f       	mov	r18, r24
    1fc4:	30 e0       	ldi	r19, 0x00	; 0
    1fc6:	3c 83       	std	Y+4, r19	; 0x04
    1fc8:	2b 83       	std	Y+3, r18	; 0x03
    1fca:	8b 81       	ldd	r24, Y+3	; 0x03
    1fcc:	9c 81       	ldd	r25, Y+4	; 0x04
    1fce:	81 30       	cpi	r24, 0x01	; 1
    1fd0:	91 05       	cpc	r25, r1
    1fd2:	d1 f0       	breq	.+52     	; 0x2008 <DIO_U8GetPortValue+0x58>
    1fd4:	2b 81       	ldd	r18, Y+3	; 0x03
    1fd6:	3c 81       	ldd	r19, Y+4	; 0x04
    1fd8:	22 30       	cpi	r18, 0x02	; 2
    1fda:	31 05       	cpc	r19, r1
    1fdc:	2c f4       	brge	.+10     	; 0x1fe8 <DIO_U8GetPortValue+0x38>
    1fde:	8b 81       	ldd	r24, Y+3	; 0x03
    1fe0:	9c 81       	ldd	r25, Y+4	; 0x04
    1fe2:	00 97       	sbiw	r24, 0x00	; 0
    1fe4:	61 f0       	breq	.+24     	; 0x1ffe <DIO_U8GetPortValue+0x4e>
    1fe6:	1f c0       	rjmp	.+62     	; 0x2026 <DIO_U8GetPortValue+0x76>
    1fe8:	2b 81       	ldd	r18, Y+3	; 0x03
    1fea:	3c 81       	ldd	r19, Y+4	; 0x04
    1fec:	22 30       	cpi	r18, 0x02	; 2
    1fee:	31 05       	cpc	r19, r1
    1ff0:	81 f0       	breq	.+32     	; 0x2012 <DIO_U8GetPortValue+0x62>
    1ff2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ff4:	9c 81       	ldd	r25, Y+4	; 0x04
    1ff6:	83 30       	cpi	r24, 0x03	; 3
    1ff8:	91 05       	cpc	r25, r1
    1ffa:	81 f0       	breq	.+32     	; 0x201c <DIO_U8GetPortValue+0x6c>
    1ffc:	14 c0       	rjmp	.+40     	; 0x2026 <DIO_U8GetPortValue+0x76>
	{
		case DIO_PORTA :
			return PINA;
    1ffe:	e9 e3       	ldi	r30, 0x39	; 57
    2000:	f0 e0       	ldi	r31, 0x00	; 0
    2002:	90 81       	ld	r25, Z
    2004:	9a 83       	std	Y+2, r25	; 0x02
    2006:	10 c0       	rjmp	.+32     	; 0x2028 <DIO_U8GetPortValue+0x78>
		break;
		case DIO_PORTB :
			return PINB ;
    2008:	e6 e3       	ldi	r30, 0x36	; 54
    200a:	f0 e0       	ldi	r31, 0x00	; 0
    200c:	20 81       	ld	r18, Z
    200e:	2a 83       	std	Y+2, r18	; 0x02
    2010:	0b c0       	rjmp	.+22     	; 0x2028 <DIO_U8GetPortValue+0x78>
		break;
		case DIO_PORTC :
			return PINC;
    2012:	e3 e3       	ldi	r30, 0x33	; 51
    2014:	f0 e0       	ldi	r31, 0x00	; 0
    2016:	30 81       	ld	r19, Z
    2018:	3a 83       	std	Y+2, r19	; 0x02
    201a:	06 c0       	rjmp	.+12     	; 0x2028 <DIO_U8GetPortValue+0x78>
		break;
		case DIO_PORTD :
			return PIND;
    201c:	e0 e3       	ldi	r30, 0x30	; 48
    201e:	f0 e0       	ldi	r31, 0x00	; 0
    2020:	80 81       	ld	r24, Z
    2022:	8a 83       	std	Y+2, r24	; 0x02
    2024:	01 c0       	rjmp	.+2      	; 0x2028 <DIO_U8GetPortValue+0x78>
    2026:	02 c0       	rjmp	.+4      	; 0x202c <DIO_U8GetPortValue+0x7c>
			//do no thing
			break;

	}

}
    2028:	9a 81       	ldd	r25, Y+2	; 0x02
    202a:	9d 83       	std	Y+5, r25	; 0x05
    202c:	8d 81       	ldd	r24, Y+5	; 0x05
    202e:	0f 90       	pop	r0
    2030:	0f 90       	pop	r0
    2032:	0f 90       	pop	r0
    2034:	0f 90       	pop	r0
    2036:	0f 90       	pop	r0
    2038:	cf 91       	pop	r28
    203a:	df 91       	pop	r29
    203c:	08 95       	ret

0000203e <DIO_VoidSetPortSpecificDirection>:
void DIO_VoidSetPortSpecificDirection(u8 Copy_U8PortName, u8 Copy_U8SpectificDirection)
{
    203e:	df 93       	push	r29
    2040:	cf 93       	push	r28
    2042:	00 d0       	rcall	.+0      	; 0x2044 <DIO_VoidSetPortSpecificDirection+0x6>
    2044:	00 d0       	rcall	.+0      	; 0x2046 <DIO_VoidSetPortSpecificDirection+0x8>
    2046:	cd b7       	in	r28, 0x3d	; 61
    2048:	de b7       	in	r29, 0x3e	; 62
    204a:	89 83       	std	Y+1, r24	; 0x01
    204c:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_U8PortName)
    204e:	89 81       	ldd	r24, Y+1	; 0x01
    2050:	28 2f       	mov	r18, r24
    2052:	30 e0       	ldi	r19, 0x00	; 0
    2054:	3c 83       	std	Y+4, r19	; 0x04
    2056:	2b 83       	std	Y+3, r18	; 0x03
    2058:	8b 81       	ldd	r24, Y+3	; 0x03
    205a:	9c 81       	ldd	r25, Y+4	; 0x04
    205c:	81 30       	cpi	r24, 0x01	; 1
    205e:	91 05       	cpc	r25, r1
    2060:	d1 f0       	breq	.+52     	; 0x2096 <DIO_VoidSetPortSpecificDirection+0x58>
    2062:	2b 81       	ldd	r18, Y+3	; 0x03
    2064:	3c 81       	ldd	r19, Y+4	; 0x04
    2066:	22 30       	cpi	r18, 0x02	; 2
    2068:	31 05       	cpc	r19, r1
    206a:	2c f4       	brge	.+10     	; 0x2076 <DIO_VoidSetPortSpecificDirection+0x38>
    206c:	8b 81       	ldd	r24, Y+3	; 0x03
    206e:	9c 81       	ldd	r25, Y+4	; 0x04
    2070:	00 97       	sbiw	r24, 0x00	; 0
    2072:	61 f0       	breq	.+24     	; 0x208c <DIO_VoidSetPortSpecificDirection+0x4e>
    2074:	1e c0       	rjmp	.+60     	; 0x20b2 <DIO_VoidSetPortSpecificDirection+0x74>
    2076:	2b 81       	ldd	r18, Y+3	; 0x03
    2078:	3c 81       	ldd	r19, Y+4	; 0x04
    207a:	22 30       	cpi	r18, 0x02	; 2
    207c:	31 05       	cpc	r19, r1
    207e:	81 f0       	breq	.+32     	; 0x20a0 <DIO_VoidSetPortSpecificDirection+0x62>
    2080:	8b 81       	ldd	r24, Y+3	; 0x03
    2082:	9c 81       	ldd	r25, Y+4	; 0x04
    2084:	83 30       	cpi	r24, 0x03	; 3
    2086:	91 05       	cpc	r25, r1
    2088:	81 f0       	breq	.+32     	; 0x20aa <DIO_VoidSetPortSpecificDirection+0x6c>
    208a:	13 c0       	rjmp	.+38     	; 0x20b2 <DIO_VoidSetPortSpecificDirection+0x74>
	{
		case DIO_PORTA :
			ASSIGN_REG(DDRA,Copy_U8SpectificDirection);
    208c:	ea e3       	ldi	r30, 0x3A	; 58
    208e:	f0 e0       	ldi	r31, 0x00	; 0
    2090:	8a 81       	ldd	r24, Y+2	; 0x02
    2092:	80 83       	st	Z, r24
    2094:	0e c0       	rjmp	.+28     	; 0x20b2 <DIO_VoidSetPortSpecificDirection+0x74>
		break;
		case DIO_PORTB :
			ASSIGN_REG(DDRB,Copy_U8SpectificDirection);
    2096:	e7 e3       	ldi	r30, 0x37	; 55
    2098:	f0 e0       	ldi	r31, 0x00	; 0
    209a:	8a 81       	ldd	r24, Y+2	; 0x02
    209c:	80 83       	st	Z, r24
    209e:	09 c0       	rjmp	.+18     	; 0x20b2 <DIO_VoidSetPortSpecificDirection+0x74>
		break;
		case DIO_PORTC :
			ASSIGN_REG(DDRC,Copy_U8SpectificDirection);
    20a0:	e4 e3       	ldi	r30, 0x34	; 52
    20a2:	f0 e0       	ldi	r31, 0x00	; 0
    20a4:	8a 81       	ldd	r24, Y+2	; 0x02
    20a6:	80 83       	st	Z, r24
    20a8:	04 c0       	rjmp	.+8      	; 0x20b2 <DIO_VoidSetPortSpecificDirection+0x74>
		break;
		case DIO_PORTD :
			ASSIGN_REG(DDRD,Copy_U8SpectificDirection);
    20aa:	e1 e3       	ldi	r30, 0x31	; 49
    20ac:	f0 e0       	ldi	r31, 0x00	; 0
    20ae:	8a 81       	ldd	r24, Y+2	; 0x02
    20b0:	80 83       	st	Z, r24
			//do no thing
			break;

	}

}
    20b2:	0f 90       	pop	r0
    20b4:	0f 90       	pop	r0
    20b6:	0f 90       	pop	r0
    20b8:	0f 90       	pop	r0
    20ba:	cf 91       	pop	r28
    20bc:	df 91       	pop	r29
    20be:	08 95       	ret

000020c0 <DIO_VoidTogglePinValu>:
void DIO_VoidTogglePinValu(u8 Copy_U8PortName ,u8 Copy_u8PinNumber ) 
{
    20c0:	df 93       	push	r29
    20c2:	cf 93       	push	r28
    20c4:	00 d0       	rcall	.+0      	; 0x20c6 <DIO_VoidTogglePinValu+0x6>
    20c6:	00 d0       	rcall	.+0      	; 0x20c8 <DIO_VoidTogglePinValu+0x8>
    20c8:	cd b7       	in	r28, 0x3d	; 61
    20ca:	de b7       	in	r29, 0x3e	; 62
    20cc:	89 83       	std	Y+1, r24	; 0x01
    20ce:	6a 83       	std	Y+2, r22	; 0x02
	switch (Copy_U8PortName)
    20d0:	89 81       	ldd	r24, Y+1	; 0x01
    20d2:	28 2f       	mov	r18, r24
    20d4:	30 e0       	ldi	r19, 0x00	; 0
    20d6:	3c 83       	std	Y+4, r19	; 0x04
    20d8:	2b 83       	std	Y+3, r18	; 0x03
    20da:	8b 81       	ldd	r24, Y+3	; 0x03
    20dc:	9c 81       	ldd	r25, Y+4	; 0x04
    20de:	81 30       	cpi	r24, 0x01	; 1
    20e0:	91 05       	cpc	r25, r1
    20e2:	49 f1       	breq	.+82     	; 0x2136 <DIO_VoidTogglePinValu+0x76>
    20e4:	2b 81       	ldd	r18, Y+3	; 0x03
    20e6:	3c 81       	ldd	r19, Y+4	; 0x04
    20e8:	22 30       	cpi	r18, 0x02	; 2
    20ea:	31 05       	cpc	r19, r1
    20ec:	2c f4       	brge	.+10     	; 0x20f8 <DIO_VoidTogglePinValu+0x38>
    20ee:	8b 81       	ldd	r24, Y+3	; 0x03
    20f0:	9c 81       	ldd	r25, Y+4	; 0x04
    20f2:	00 97       	sbiw	r24, 0x00	; 0
    20f4:	61 f0       	breq	.+24     	; 0x210e <DIO_VoidTogglePinValu+0x4e>
    20f6:	5a c0       	rjmp	.+180    	; 0x21ac <DIO_VoidTogglePinValu+0xec>
    20f8:	2b 81       	ldd	r18, Y+3	; 0x03
    20fa:	3c 81       	ldd	r19, Y+4	; 0x04
    20fc:	22 30       	cpi	r18, 0x02	; 2
    20fe:	31 05       	cpc	r19, r1
    2100:	71 f1       	breq	.+92     	; 0x215e <DIO_VoidTogglePinValu+0x9e>
    2102:	8b 81       	ldd	r24, Y+3	; 0x03
    2104:	9c 81       	ldd	r25, Y+4	; 0x04
    2106:	83 30       	cpi	r24, 0x03	; 3
    2108:	91 05       	cpc	r25, r1
    210a:	e9 f1       	breq	.+122    	; 0x2186 <DIO_VoidTogglePinValu+0xc6>
    210c:	4f c0       	rjmp	.+158    	; 0x21ac <DIO_VoidTogglePinValu+0xec>
	{
	case DIO_PORTA:
			TOGGLE_BIT(PORTA ,Copy_u8PinNumber);
    210e:	ab e3       	ldi	r26, 0x3B	; 59
    2110:	b0 e0       	ldi	r27, 0x00	; 0
    2112:	eb e3       	ldi	r30, 0x3B	; 59
    2114:	f0 e0       	ldi	r31, 0x00	; 0
    2116:	80 81       	ld	r24, Z
    2118:	48 2f       	mov	r20, r24
    211a:	8a 81       	ldd	r24, Y+2	; 0x02
    211c:	28 2f       	mov	r18, r24
    211e:	30 e0       	ldi	r19, 0x00	; 0
    2120:	81 e0       	ldi	r24, 0x01	; 1
    2122:	90 e0       	ldi	r25, 0x00	; 0
    2124:	02 2e       	mov	r0, r18
    2126:	02 c0       	rjmp	.+4      	; 0x212c <DIO_VoidTogglePinValu+0x6c>
    2128:	88 0f       	add	r24, r24
    212a:	99 1f       	adc	r25, r25
    212c:	0a 94       	dec	r0
    212e:	e2 f7       	brpl	.-8      	; 0x2128 <DIO_VoidTogglePinValu+0x68>
    2130:	84 27       	eor	r24, r20
    2132:	8c 93       	st	X, r24
    2134:	3b c0       	rjmp	.+118    	; 0x21ac <DIO_VoidTogglePinValu+0xec>
		break;
		case DIO_PORTB:
			TOGGLE_BIT(PORTB ,Copy_u8PinNumber);
    2136:	a8 e3       	ldi	r26, 0x38	; 56
    2138:	b0 e0       	ldi	r27, 0x00	; 0
    213a:	e8 e3       	ldi	r30, 0x38	; 56
    213c:	f0 e0       	ldi	r31, 0x00	; 0
    213e:	80 81       	ld	r24, Z
    2140:	48 2f       	mov	r20, r24
    2142:	8a 81       	ldd	r24, Y+2	; 0x02
    2144:	28 2f       	mov	r18, r24
    2146:	30 e0       	ldi	r19, 0x00	; 0
    2148:	81 e0       	ldi	r24, 0x01	; 1
    214a:	90 e0       	ldi	r25, 0x00	; 0
    214c:	02 2e       	mov	r0, r18
    214e:	02 c0       	rjmp	.+4      	; 0x2154 <DIO_VoidTogglePinValu+0x94>
    2150:	88 0f       	add	r24, r24
    2152:	99 1f       	adc	r25, r25
    2154:	0a 94       	dec	r0
    2156:	e2 f7       	brpl	.-8      	; 0x2150 <DIO_VoidTogglePinValu+0x90>
    2158:	84 27       	eor	r24, r20
    215a:	8c 93       	st	X, r24
    215c:	27 c0       	rjmp	.+78     	; 0x21ac <DIO_VoidTogglePinValu+0xec>
		break;
		case DIO_PORTC:
			TOGGLE_BIT(PORTC ,Copy_u8PinNumber);
    215e:	a5 e3       	ldi	r26, 0x35	; 53
    2160:	b0 e0       	ldi	r27, 0x00	; 0
    2162:	e5 e3       	ldi	r30, 0x35	; 53
    2164:	f0 e0       	ldi	r31, 0x00	; 0
    2166:	80 81       	ld	r24, Z
    2168:	48 2f       	mov	r20, r24
    216a:	8a 81       	ldd	r24, Y+2	; 0x02
    216c:	28 2f       	mov	r18, r24
    216e:	30 e0       	ldi	r19, 0x00	; 0
    2170:	81 e0       	ldi	r24, 0x01	; 1
    2172:	90 e0       	ldi	r25, 0x00	; 0
    2174:	02 2e       	mov	r0, r18
    2176:	02 c0       	rjmp	.+4      	; 0x217c <DIO_VoidTogglePinValu+0xbc>
    2178:	88 0f       	add	r24, r24
    217a:	99 1f       	adc	r25, r25
    217c:	0a 94       	dec	r0
    217e:	e2 f7       	brpl	.-8      	; 0x2178 <DIO_VoidTogglePinValu+0xb8>
    2180:	84 27       	eor	r24, r20
    2182:	8c 93       	st	X, r24
    2184:	13 c0       	rjmp	.+38     	; 0x21ac <DIO_VoidTogglePinValu+0xec>
		break;
		case DIO_PORTD:
			TOGGLE_BIT(PORTD ,Copy_u8PinNumber);
    2186:	a2 e3       	ldi	r26, 0x32	; 50
    2188:	b0 e0       	ldi	r27, 0x00	; 0
    218a:	e2 e3       	ldi	r30, 0x32	; 50
    218c:	f0 e0       	ldi	r31, 0x00	; 0
    218e:	80 81       	ld	r24, Z
    2190:	48 2f       	mov	r20, r24
    2192:	8a 81       	ldd	r24, Y+2	; 0x02
    2194:	28 2f       	mov	r18, r24
    2196:	30 e0       	ldi	r19, 0x00	; 0
    2198:	81 e0       	ldi	r24, 0x01	; 1
    219a:	90 e0       	ldi	r25, 0x00	; 0
    219c:	02 2e       	mov	r0, r18
    219e:	02 c0       	rjmp	.+4      	; 0x21a4 <DIO_VoidTogglePinValu+0xe4>
    21a0:	88 0f       	add	r24, r24
    21a2:	99 1f       	adc	r25, r25
    21a4:	0a 94       	dec	r0
    21a6:	e2 f7       	brpl	.-8      	; 0x21a0 <DIO_VoidTogglePinValu+0xe0>
    21a8:	84 27       	eor	r24, r20
    21aa:	8c 93       	st	X, r24
		break;
	
	default:
		break;
	}
}
    21ac:	0f 90       	pop	r0
    21ae:	0f 90       	pop	r0
    21b0:	0f 90       	pop	r0
    21b2:	0f 90       	pop	r0
    21b4:	cf 91       	pop	r28
    21b6:	df 91       	pop	r29
    21b8:	08 95       	ret

000021ba <ADC_VoidInit>:

static void (*ADC_pvoidNotificationFunction)(void) = NULL;
volatile   u16  ADC_Digital_Value ;

void ADC_VoidInit(void)
{
    21ba:	df 93       	push	r29
    21bc:	cf 93       	push	r28
    21be:	cd b7       	in	r28, 0x3d	; 61
    21c0:	de b7       	in	r29, 0x3e	; 62
    // ADC ENABLE BIT 
    #if ADC_ENABLE == ENABLE
        SET_BIT(ADCSRA,ADEN);
    21c2:	a6 e2       	ldi	r26, 0x26	; 38
    21c4:	b0 e0       	ldi	r27, 0x00	; 0
    21c6:	e6 e2       	ldi	r30, 0x26	; 38
    21c8:	f0 e0       	ldi	r31, 0x00	; 0
    21ca:	80 81       	ld	r24, Z
    21cc:	80 68       	ori	r24, 0x80	; 128
    21ce:	8c 93       	st	X, r24
    #else
        #error "Error, ADC_ENABLE Configuration Error"
    #endif
    //ADC ENABLE FLAG 
    #if ADC_INTERRUPT_STATUS  ==  ENABLE
        SET_BIT(ADCSRA,ADIE);
    21d0:	a6 e2       	ldi	r26, 0x26	; 38
    21d2:	b0 e0       	ldi	r27, 0x00	; 0
    21d4:	e6 e2       	ldi	r30, 0x26	; 38
    21d6:	f0 e0       	ldi	r31, 0x00	; 0
    21d8:	80 81       	ld	r24, Z
    21da:	88 60       	ori	r24, 0x08	; 8
    21dc:	8c 93       	st	X, r24
    #else
        #error "Error, ADC_INTERRUPT_ENABLE Configuration Error"
    #endif
    //
    #if ADC_AJUST_RESULT  ==    LEFT_ADJUST
        SET_BIT(ADMUX,ADLAR);
    21de:	a7 e2       	ldi	r26, 0x27	; 39
    21e0:	b0 e0       	ldi	r27, 0x00	; 0
    21e2:	e7 e2       	ldi	r30, 0x27	; 39
    21e4:	f0 e0       	ldi	r31, 0x00	; 0
    21e6:	80 81       	ld	r24, Z
    21e8:	80 62       	ori	r24, 0x20	; 32
    21ea:	8c 93       	st	X, r24
    #else
        #error "Error, ADC_ADJUST Configuration Error"
    #endif


    ADMUX &= REFERENCE_SELECTION_MASK ;
    21ec:	a7 e2       	ldi	r26, 0x27	; 39
    21ee:	b0 e0       	ldi	r27, 0x00	; 0
    21f0:	e7 e2       	ldi	r30, 0x27	; 39
    21f2:	f0 e0       	ldi	r31, 0x00	; 0
    21f4:	80 81       	ld	r24, Z
    21f6:	8f 73       	andi	r24, 0x3F	; 63
    21f8:	8c 93       	st	X, r24
    ADMUX |= Reference_Selection ;
    21fa:	a7 e2       	ldi	r26, 0x27	; 39
    21fc:	b0 e0       	ldi	r27, 0x00	; 0
    21fe:	e7 e2       	ldi	r30, 0x27	; 39
    2200:	f0 e0       	ldi	r31, 0x00	; 0
    2202:	80 81       	ld	r24, Z
    2204:	8c 93       	st	X, r24

    ADCSRA &= PRESCALER_SELECTION_MASK ;
    2206:	a6 e2       	ldi	r26, 0x26	; 38
    2208:	b0 e0       	ldi	r27, 0x00	; 0
    220a:	e6 e2       	ldi	r30, 0x26	; 38
    220c:	f0 e0       	ldi	r31, 0x00	; 0
    220e:	80 81       	ld	r24, Z
    2210:	88 7f       	andi	r24, 0xF8	; 248
    2212:	8c 93       	st	X, r24
    ADCSRA |=  PRESCALER_SELECTION ;
    2214:	a6 e2       	ldi	r26, 0x26	; 38
    2216:	b0 e0       	ldi	r27, 0x00	; 0
    2218:	e6 e2       	ldi	r30, 0x26	; 38
    221a:	f0 e0       	ldi	r31, 0x00	; 0
    221c:	80 81       	ld	r24, Z
    221e:	82 60       	ori	r24, 0x02	; 2
    2220:	8c 93       	st	X, r24

}
    2222:	cf 91       	pop	r28
    2224:	df 91       	pop	r29
    2226:	08 95       	ret

00002228 <ADC_VoidInterruptControl>:
 void ADC_VoidInterruptControl(u8 Copy_InterruptStatus)
 {
    2228:	df 93       	push	r29
    222a:	cf 93       	push	r28
    222c:	00 d0       	rcall	.+0      	; 0x222e <ADC_VoidInterruptControl+0x6>
    222e:	0f 92       	push	r0
    2230:	cd b7       	in	r28, 0x3d	; 61
    2232:	de b7       	in	r29, 0x3e	; 62
    2234:	89 83       	std	Y+1, r24	; 0x01
    switch (Copy_InterruptStatus)
    2236:	89 81       	ldd	r24, Y+1	; 0x01
    2238:	28 2f       	mov	r18, r24
    223a:	30 e0       	ldi	r19, 0x00	; 0
    223c:	3b 83       	std	Y+3, r19	; 0x03
    223e:	2a 83       	std	Y+2, r18	; 0x02
    2240:	8a 81       	ldd	r24, Y+2	; 0x02
    2242:	9b 81       	ldd	r25, Y+3	; 0x03
    2244:	00 97       	sbiw	r24, 0x00	; 0
    2246:	31 f0       	breq	.+12     	; 0x2254 <ADC_VoidInterruptControl+0x2c>
    2248:	2a 81       	ldd	r18, Y+2	; 0x02
    224a:	3b 81       	ldd	r19, Y+3	; 0x03
    224c:	21 30       	cpi	r18, 0x01	; 1
    224e:	31 05       	cpc	r19, r1
    2250:	49 f0       	breq	.+18     	; 0x2264 <ADC_VoidInterruptControl+0x3c>
    2252:	0f c0       	rjmp	.+30     	; 0x2272 <ADC_VoidInterruptControl+0x4a>
    {
    case DISABLE :
            CLEAR_BIT(ADCSRA,ADIE);
    2254:	a6 e2       	ldi	r26, 0x26	; 38
    2256:	b0 e0       	ldi	r27, 0x00	; 0
    2258:	e6 e2       	ldi	r30, 0x26	; 38
    225a:	f0 e0       	ldi	r31, 0x00	; 0
    225c:	80 81       	ld	r24, Z
    225e:	87 7f       	andi	r24, 0xF7	; 247
    2260:	8c 93       	st	X, r24
    2262:	07 c0       	rjmp	.+14     	; 0x2272 <ADC_VoidInterruptControl+0x4a>
        break;
    case ENABLE :
        CLEAR_BIT(ADCSRA,ADIE);
    2264:	a6 e2       	ldi	r26, 0x26	; 38
    2266:	b0 e0       	ldi	r27, 0x00	; 0
    2268:	e6 e2       	ldi	r30, 0x26	; 38
    226a:	f0 e0       	ldi	r31, 0x00	; 0
    226c:	80 81       	ld	r24, Z
    226e:	87 7f       	andi	r24, 0xF7	; 247
    2270:	8c 93       	st	X, r24
        break ;
    default:
        break;
    }
 }
    2272:	0f 90       	pop	r0
    2274:	0f 90       	pop	r0
    2276:	0f 90       	pop	r0
    2278:	cf 91       	pop	r28
    227a:	df 91       	pop	r29
    227c:	08 95       	ret

0000227e <ADC_U8StartConversionSynchronous>:

 u8 ADC_U8StartConversionSynchronous(u8 Copy_U8ChannelNumber)
 {
    227e:	df 93       	push	r29
    2280:	cf 93       	push	r28
    2282:	00 d0       	rcall	.+0      	; 0x2284 <ADC_U8StartConversionSynchronous+0x6>
    2284:	cd b7       	in	r28, 0x3d	; 61
    2286:	de b7       	in	r29, 0x3e	; 62
    2288:	8a 83       	std	Y+2, r24	; 0x02
    // VARIABLE TO STORE THE DIGITAL DATA FROM ADC
    u8 Local_U8DigitalValue ;
    //SELECT THE CHANNEL FOR DOING CONVERSION 
    ADMUX &= CHANEL_SELECTION_MASK ;
    228a:	a7 e2       	ldi	r26, 0x27	; 39
    228c:	b0 e0       	ldi	r27, 0x00	; 0
    228e:	e7 e2       	ldi	r30, 0x27	; 39
    2290:	f0 e0       	ldi	r31, 0x00	; 0
    2292:	80 81       	ld	r24, Z
    2294:	80 7e       	andi	r24, 0xE0	; 224
    2296:	8c 93       	st	X, r24
    ADMUX |= Copy_U8ChannelNumber ;
    2298:	a7 e2       	ldi	r26, 0x27	; 39
    229a:	b0 e0       	ldi	r27, 0x00	; 0
    229c:	e7 e2       	ldi	r30, 0x27	; 39
    229e:	f0 e0       	ldi	r31, 0x00	; 0
    22a0:	90 81       	ld	r25, Z
    22a2:	8a 81       	ldd	r24, Y+2	; 0x02
    22a4:	89 2b       	or	r24, r25
    22a6:	8c 93       	st	X, r24
    //START THE CONVERSION
    SET_BIT(ADCSRA , ADSC);
    22a8:	a6 e2       	ldi	r26, 0x26	; 38
    22aa:	b0 e0       	ldi	r27, 0x00	; 0
    22ac:	e6 e2       	ldi	r30, 0x26	; 38
    22ae:	f0 e0       	ldi	r31, 0x00	; 0
    22b0:	80 81       	ld	r24, Z
    22b2:	80 64       	ori	r24, 0x40	; 64
    22b4:	8c 93       	st	X, r24
    //POLLING UNTILL CONVERSION END , PROCESSOR STOP UNTILL CONVERSION END 
    while(GET_BIT(ADCSRA,ADIF) == FALSE);
    22b6:	e6 e2       	ldi	r30, 0x26	; 38
    22b8:	f0 e0       	ldi	r31, 0x00	; 0
    22ba:	80 81       	ld	r24, Z
    22bc:	82 95       	swap	r24
    22be:	8f 70       	andi	r24, 0x0F	; 15
    22c0:	88 2f       	mov	r24, r24
    22c2:	90 e0       	ldi	r25, 0x00	; 0
    22c4:	81 70       	andi	r24, 0x01	; 1
    22c6:	90 70       	andi	r25, 0x00	; 0
    22c8:	00 97       	sbiw	r24, 0x00	; 0
    22ca:	a9 f3       	breq	.-22     	; 0x22b6 <ADC_U8StartConversionSynchronous+0x38>
    //RESET THE ADC FLAG AFTER CONVERSION DONE
    SET_BIT(ADCSRA,ADIF);
    22cc:	a6 e2       	ldi	r26, 0x26	; 38
    22ce:	b0 e0       	ldi	r27, 0x00	; 0
    22d0:	e6 e2       	ldi	r30, 0x26	; 38
    22d2:	f0 e0       	ldi	r31, 0x00	; 0
    22d4:	80 81       	ld	r24, Z
    22d6:	80 61       	ori	r24, 0x10	; 16
    22d8:	8c 93       	st	X, r24
    //TO READ VALUE FORM HIG REGISTER OR LOW
    #if ADC_AJUST_RESULT  ==    LEFT_ADJUST
        Local_U8DigitalValue = ADCH ;
    22da:	e5 e2       	ldi	r30, 0x25	; 37
    22dc:	f0 e0       	ldi	r31, 0x00	; 0
    22de:	80 81       	ld	r24, Z
    22e0:	89 83       	std	Y+1, r24	; 0x01
    #elif ADC_AJUST_RESULT  ==    RIGHT_ADJUST  
        Local_U8DigitalValue = ADCL;
    #endif
    //RETURN THE DIGITAL VALUE FROM ADC 
    return Local_U8DigitalValue ;
    22e2:	89 81       	ldd	r24, Y+1	; 0x01

 }
    22e4:	0f 90       	pop	r0
    22e6:	0f 90       	pop	r0
    22e8:	cf 91       	pop	r28
    22ea:	df 91       	pop	r29
    22ec:	08 95       	ret

000022ee <ADC_U8StartConversionAsynchronous>:
 void ADC_U8StartConversionAsynchronous(u8 Copy_U8ChannelNumber  ,  void (* Notification ) (void))
 {
    22ee:	df 93       	push	r29
    22f0:	cf 93       	push	r28
    22f2:	00 d0       	rcall	.+0      	; 0x22f4 <ADC_U8StartConversionAsynchronous+0x6>
    22f4:	0f 92       	push	r0
    22f6:	cd b7       	in	r28, 0x3d	; 61
    22f8:	de b7       	in	r29, 0x3e	; 62
    22fa:	89 83       	std	Y+1, r24	; 0x01
    22fc:	7b 83       	std	Y+3, r23	; 0x03
    22fe:	6a 83       	std	Y+2, r22	; 0x02
    //set channel 
    ADMUX &= CHANEL_SELECTION_MASK ;
    2300:	a7 e2       	ldi	r26, 0x27	; 39
    2302:	b0 e0       	ldi	r27, 0x00	; 0
    2304:	e7 e2       	ldi	r30, 0x27	; 39
    2306:	f0 e0       	ldi	r31, 0x00	; 0
    2308:	80 81       	ld	r24, Z
    230a:	80 7e       	andi	r24, 0xE0	; 224
    230c:	8c 93       	st	X, r24
    ADMUX |= Copy_U8ChannelNumber ;
    230e:	a7 e2       	ldi	r26, 0x27	; 39
    2310:	b0 e0       	ldi	r27, 0x00	; 0
    2312:	e7 e2       	ldi	r30, 0x27	; 39
    2314:	f0 e0       	ldi	r31, 0x00	; 0
    2316:	90 81       	ld	r25, Z
    2318:	89 81       	ldd	r24, Y+1	; 0x01
    231a:	89 2b       	or	r24, r25
    231c:	8c 93       	st	X, r24

    ADC_pvoidNotificationFunction = Notification;
    231e:	8a 81       	ldd	r24, Y+2	; 0x02
    2320:	9b 81       	ldd	r25, Y+3	; 0x03
    2322:	90 93 8d 00 	sts	0x008D, r25
    2326:	80 93 8c 00 	sts	0x008C, r24

    SET_BIT(ADCSRA , ADSC);
    232a:	a6 e2       	ldi	r26, 0x26	; 38
    232c:	b0 e0       	ldi	r27, 0x00	; 0
    232e:	e6 e2       	ldi	r30, 0x26	; 38
    2330:	f0 e0       	ldi	r31, 0x00	; 0
    2332:	80 81       	ld	r24, Z
    2334:	80 64       	ori	r24, 0x40	; 64
    2336:	8c 93       	st	X, r24

 }
    2338:	0f 90       	pop	r0
    233a:	0f 90       	pop	r0
    233c:	0f 90       	pop	r0
    233e:	cf 91       	pop	r28
    2340:	df 91       	pop	r29
    2342:	08 95       	ret

00002344 <__vector_16>:
 void __vector_16 (void)  __attribute__ ((signal));
 void __vector_16 (void)
{
    2344:	1f 92       	push	r1
    2346:	0f 92       	push	r0
    2348:	0f b6       	in	r0, 0x3f	; 63
    234a:	0f 92       	push	r0
    234c:	11 24       	eor	r1, r1
    234e:	2f 93       	push	r18
    2350:	3f 93       	push	r19
    2352:	4f 93       	push	r20
    2354:	5f 93       	push	r21
    2356:	6f 93       	push	r22
    2358:	7f 93       	push	r23
    235a:	8f 93       	push	r24
    235c:	9f 93       	push	r25
    235e:	af 93       	push	r26
    2360:	bf 93       	push	r27
    2362:	ef 93       	push	r30
    2364:	ff 93       	push	r31
    2366:	df 93       	push	r29
    2368:	cf 93       	push	r28
    236a:	cd b7       	in	r28, 0x3d	; 61
    236c:	de b7       	in	r29, 0x3e	; 62
     ADC_VoidInterruptControl(DISABLE);
    236e:	80 e0       	ldi	r24, 0x00	; 0
    2370:	0e 94 14 11 	call	0x2228	; 0x2228 <ADC_VoidInterruptControl>
    ADC_Digital_Value = ADCH;
    2374:	e5 e2       	ldi	r30, 0x25	; 37
    2376:	f0 e0       	ldi	r31, 0x00	; 0
    2378:	80 81       	ld	r24, Z
    237a:	88 2f       	mov	r24, r24
    237c:	90 e0       	ldi	r25, 0x00	; 0
    237e:	90 93 8f 00 	sts	0x008F, r25
    2382:	80 93 8e 00 	sts	0x008E, r24
    if(ADC_pvoidNotificationFunction != NULL)
    2386:	80 91 8c 00 	lds	r24, 0x008C
    238a:	90 91 8d 00 	lds	r25, 0x008D
    238e:	00 97       	sbiw	r24, 0x00	; 0
    2390:	29 f0       	breq	.+10     	; 0x239c <__vector_16+0x58>
    {
        ADC_pvoidNotificationFunction();
    2392:	e0 91 8c 00 	lds	r30, 0x008C
    2396:	f0 91 8d 00 	lds	r31, 0x008D
    239a:	09 95       	icall
    }
    else
    {
        /* Do Nothing*/
    }
    ADC_VoidInterruptControl(ENABLE);
    239c:	81 e0       	ldi	r24, 0x01	; 1
    239e:	0e 94 14 11 	call	0x2228	; 0x2228 <ADC_VoidInterruptControl>
                    
                    #endif

    #endif
    */
}
    23a2:	cf 91       	pop	r28
    23a4:	df 91       	pop	r29
    23a6:	ff 91       	pop	r31
    23a8:	ef 91       	pop	r30
    23aa:	bf 91       	pop	r27
    23ac:	af 91       	pop	r26
    23ae:	9f 91       	pop	r25
    23b0:	8f 91       	pop	r24
    23b2:	7f 91       	pop	r23
    23b4:	6f 91       	pop	r22
    23b6:	5f 91       	pop	r21
    23b8:	4f 91       	pop	r20
    23ba:	3f 91       	pop	r19
    23bc:	2f 91       	pop	r18
    23be:	0f 90       	pop	r0
    23c0:	0f be       	out	0x3f, r0	; 63
    23c2:	0f 90       	pop	r0
    23c4:	1f 90       	pop	r1
    23c6:	18 95       	reti

000023c8 <LED_VoidInit>:
#include "LED_interface.h"
#include "LED_private.h"
#include "LED_config.h"

void LED_VoidInit(led_t * ledobj)
{
    23c8:	df 93       	push	r29
    23ca:	cf 93       	push	r28
    23cc:	00 d0       	rcall	.+0      	; 0x23ce <LED_VoidInit+0x6>
    23ce:	cd b7       	in	r28, 0x3d	; 61
    23d0:	de b7       	in	r29, 0x3e	; 62
    23d2:	9a 83       	std	Y+2, r25	; 0x02
    23d4:	89 83       	std	Y+1, r24	; 0x01
    DIO_voidSetPinDirection(ledobj->Copy_U8led_Port,ledobj->Copy_U8Led_Pin,OUTPUT);
    23d6:	e9 81       	ldd	r30, Y+1	; 0x01
    23d8:	fa 81       	ldd	r31, Y+2	; 0x02
    23da:	80 81       	ld	r24, Z
    23dc:	e9 81       	ldd	r30, Y+1	; 0x01
    23de:	fa 81       	ldd	r31, Y+2	; 0x02
    23e0:	91 81       	ldd	r25, Z+1	; 0x01
    23e2:	69 2f       	mov	r22, r25
    23e4:	41 e0       	ldi	r20, 0x01	; 1
    23e6:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <DIO_voidSetPinDirection>
}
    23ea:	0f 90       	pop	r0
    23ec:	0f 90       	pop	r0
    23ee:	cf 91       	pop	r28
    23f0:	df 91       	pop	r29
    23f2:	08 95       	ret

000023f4 <LED_VoidTurnOn>:
void LED_VoidTurnOn(led_t * ledobj)
{
    23f4:	df 93       	push	r29
    23f6:	cf 93       	push	r28
    23f8:	00 d0       	rcall	.+0      	; 0x23fa <LED_VoidTurnOn+0x6>
    23fa:	cd b7       	in	r28, 0x3d	; 61
    23fc:	de b7       	in	r29, 0x3e	; 62
    23fe:	9a 83       	std	Y+2, r25	; 0x02
    2400:	89 83       	std	Y+1, r24	; 0x01
    DIO_VoidSetPinValue(ledobj->Copy_U8led_Port,ledobj->Copy_U8Led_Pin,HIGH);
    2402:	e9 81       	ldd	r30, Y+1	; 0x01
    2404:	fa 81       	ldd	r31, Y+2	; 0x02
    2406:	80 81       	ld	r24, Z
    2408:	e9 81       	ldd	r30, Y+1	; 0x01
    240a:	fa 81       	ldd	r31, Y+2	; 0x02
    240c:	91 81       	ldd	r25, Z+1	; 0x01
    240e:	69 2f       	mov	r22, r25
    2410:	41 e0       	ldi	r20, 0x01	; 1
    2412:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
}
    2416:	0f 90       	pop	r0
    2418:	0f 90       	pop	r0
    241a:	cf 91       	pop	r28
    241c:	df 91       	pop	r29
    241e:	08 95       	ret

00002420 <LED_VoidTurnOff>:
void LED_VoidTurnOff(led_t * ledobj)
{
    2420:	df 93       	push	r29
    2422:	cf 93       	push	r28
    2424:	00 d0       	rcall	.+0      	; 0x2426 <LED_VoidTurnOff+0x6>
    2426:	cd b7       	in	r28, 0x3d	; 61
    2428:	de b7       	in	r29, 0x3e	; 62
    242a:	9a 83       	std	Y+2, r25	; 0x02
    242c:	89 83       	std	Y+1, r24	; 0x01
    DIO_VoidSetPinValue(ledobj->Copy_U8led_Port,ledobj->Copy_U8Led_Pin,LOW);
    242e:	e9 81       	ldd	r30, Y+1	; 0x01
    2430:	fa 81       	ldd	r31, Y+2	; 0x02
    2432:	80 81       	ld	r24, Z
    2434:	e9 81       	ldd	r30, Y+1	; 0x01
    2436:	fa 81       	ldd	r31, Y+2	; 0x02
    2438:	91 81       	ldd	r25, Z+1	; 0x01
    243a:	69 2f       	mov	r22, r25
    243c:	40 e0       	ldi	r20, 0x00	; 0
    243e:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
}
    2442:	0f 90       	pop	r0
    2444:	0f 90       	pop	r0
    2446:	cf 91       	pop	r28
    2448:	df 91       	pop	r29
    244a:	08 95       	ret

0000244c <LED_VoidToggleLed>:
void LED_VoidToggleLed(led_t * ledobj)
{
    244c:	df 93       	push	r29
    244e:	cf 93       	push	r28
    2450:	00 d0       	rcall	.+0      	; 0x2452 <LED_VoidToggleLed+0x6>
    2452:	cd b7       	in	r28, 0x3d	; 61
    2454:	de b7       	in	r29, 0x3e	; 62
    2456:	9a 83       	std	Y+2, r25	; 0x02
    2458:	89 83       	std	Y+1, r24	; 0x01
    DIO_VoidTogglePinValu(ledobj->Copy_U8led_Port,ledobj->Copy_U8Led_Pin);
    245a:	e9 81       	ldd	r30, Y+1	; 0x01
    245c:	fa 81       	ldd	r31, Y+2	; 0x02
    245e:	80 81       	ld	r24, Z
    2460:	e9 81       	ldd	r30, Y+1	; 0x01
    2462:	fa 81       	ldd	r31, Y+2	; 0x02
    2464:	91 81       	ldd	r25, Z+1	; 0x01
    2466:	69 2f       	mov	r22, r25
    2468:	0e 94 60 10 	call	0x20c0	; 0x20c0 <DIO_VoidTogglePinValu>
}
    246c:	0f 90       	pop	r0
    246e:	0f 90       	pop	r0
    2470:	cf 91       	pop	r28
    2472:	df 91       	pop	r29
    2474:	08 95       	ret

00002476 <LCD_voidInit>:
#include "LCD_private.h"
#include "LCD_config.h"


void LCD_voidInit(void)
{
    2476:	df 93       	push	r29
    2478:	cf 93       	push	r28
    247a:	cd b7       	in	r28, 0x3d	; 61
    247c:	de b7       	in	r29, 0x3e	; 62
    247e:	2e 97       	sbiw	r28, 0x0e	; 14
    2480:	0f b6       	in	r0, 0x3f	; 63
    2482:	f8 94       	cli
    2484:	de bf       	out	0x3e, r29	; 62
    2486:	0f be       	out	0x3f, r0	; 63
    2488:	cd bf       	out	0x3d, r28	; 61

#if(LCD_MODE == EIGHT_BIT_MODE)
    //Initialize Data Port
    DIO_VoidSetPortDirection(LCD_DATA_PORT, OUTPUT);
    248a:	82 e0       	ldi	r24, 0x02	; 2
    248c:	61 e0       	ldi	r22, 0x01	; 1
    248e:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <DIO_VoidSetPortDirection>
    //Initialize Control Pins
    DIO_voidSetPinDirection(LCD_CONTROL_PORT, RS, OUTPUT);
    2492:	83 e0       	ldi	r24, 0x03	; 3
    2494:	60 e0       	ldi	r22, 0x00	; 0
    2496:	41 e0       	ldi	r20, 0x01	; 1
    2498:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(LCD_CONTROL_PORT, RW, OUTPUT);
    249c:	83 e0       	ldi	r24, 0x03	; 3
    249e:	61 e0       	ldi	r22, 0x01	; 1
    24a0:	41 e0       	ldi	r20, 0x01	; 1
    24a2:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(LCD_CONTROL_PORT, EN, OUTPUT);
    24a6:	83 e0       	ldi	r24, 0x03	; 3
    24a8:	62 e0       	ldi	r22, 0x02	; 2
    24aa:	41 e0       	ldi	r20, 0x01	; 1
    24ac:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <DIO_voidSetPinDirection>
    24b0:	80 e0       	ldi	r24, 0x00	; 0
    24b2:	90 e0       	ldi	r25, 0x00	; 0
    24b4:	a8 e4       	ldi	r26, 0x48	; 72
    24b6:	b2 e4       	ldi	r27, 0x42	; 66
    24b8:	8b 87       	std	Y+11, r24	; 0x0b
    24ba:	9c 87       	std	Y+12, r25	; 0x0c
    24bc:	ad 87       	std	Y+13, r26	; 0x0d
    24be:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    24c0:	6b 85       	ldd	r22, Y+11	; 0x0b
    24c2:	7c 85       	ldd	r23, Y+12	; 0x0c
    24c4:	8d 85       	ldd	r24, Y+13	; 0x0d
    24c6:	9e 85       	ldd	r25, Y+14	; 0x0e
    24c8:	20 e0       	ldi	r18, 0x00	; 0
    24ca:	30 e0       	ldi	r19, 0x00	; 0
    24cc:	4a ef       	ldi	r20, 0xFA	; 250
    24ce:	54 e4       	ldi	r21, 0x44	; 68
    24d0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24d4:	dc 01       	movw	r26, r24
    24d6:	cb 01       	movw	r24, r22
    24d8:	8f 83       	std	Y+7, r24	; 0x07
    24da:	98 87       	std	Y+8, r25	; 0x08
    24dc:	a9 87       	std	Y+9, r26	; 0x09
    24de:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    24e0:	6f 81       	ldd	r22, Y+7	; 0x07
    24e2:	78 85       	ldd	r23, Y+8	; 0x08
    24e4:	89 85       	ldd	r24, Y+9	; 0x09
    24e6:	9a 85       	ldd	r25, Y+10	; 0x0a
    24e8:	20 e0       	ldi	r18, 0x00	; 0
    24ea:	30 e0       	ldi	r19, 0x00	; 0
    24ec:	40 e8       	ldi	r20, 0x80	; 128
    24ee:	5f e3       	ldi	r21, 0x3F	; 63
    24f0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    24f4:	88 23       	and	r24, r24
    24f6:	2c f4       	brge	.+10     	; 0x2502 <LCD_voidInit+0x8c>
		__ticks = 1;
    24f8:	81 e0       	ldi	r24, 0x01	; 1
    24fa:	90 e0       	ldi	r25, 0x00	; 0
    24fc:	9e 83       	std	Y+6, r25	; 0x06
    24fe:	8d 83       	std	Y+5, r24	; 0x05
    2500:	3f c0       	rjmp	.+126    	; 0x2580 <LCD_voidInit+0x10a>
	else if (__tmp > 65535)
    2502:	6f 81       	ldd	r22, Y+7	; 0x07
    2504:	78 85       	ldd	r23, Y+8	; 0x08
    2506:	89 85       	ldd	r24, Y+9	; 0x09
    2508:	9a 85       	ldd	r25, Y+10	; 0x0a
    250a:	20 e0       	ldi	r18, 0x00	; 0
    250c:	3f ef       	ldi	r19, 0xFF	; 255
    250e:	4f e7       	ldi	r20, 0x7F	; 127
    2510:	57 e4       	ldi	r21, 0x47	; 71
    2512:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2516:	18 16       	cp	r1, r24
    2518:	4c f5       	brge	.+82     	; 0x256c <LCD_voidInit+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    251a:	6b 85       	ldd	r22, Y+11	; 0x0b
    251c:	7c 85       	ldd	r23, Y+12	; 0x0c
    251e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2520:	9e 85       	ldd	r25, Y+14	; 0x0e
    2522:	20 e0       	ldi	r18, 0x00	; 0
    2524:	30 e0       	ldi	r19, 0x00	; 0
    2526:	40 e2       	ldi	r20, 0x20	; 32
    2528:	51 e4       	ldi	r21, 0x41	; 65
    252a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    252e:	dc 01       	movw	r26, r24
    2530:	cb 01       	movw	r24, r22
    2532:	bc 01       	movw	r22, r24
    2534:	cd 01       	movw	r24, r26
    2536:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    253a:	dc 01       	movw	r26, r24
    253c:	cb 01       	movw	r24, r22
    253e:	9e 83       	std	Y+6, r25	; 0x06
    2540:	8d 83       	std	Y+5, r24	; 0x05
    2542:	0f c0       	rjmp	.+30     	; 0x2562 <LCD_voidInit+0xec>
    2544:	88 ec       	ldi	r24, 0xC8	; 200
    2546:	90 e0       	ldi	r25, 0x00	; 0
    2548:	9c 83       	std	Y+4, r25	; 0x04
    254a:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    254c:	8b 81       	ldd	r24, Y+3	; 0x03
    254e:	9c 81       	ldd	r25, Y+4	; 0x04
    2550:	01 97       	sbiw	r24, 0x01	; 1
    2552:	f1 f7       	brne	.-4      	; 0x2550 <LCD_voidInit+0xda>
    2554:	9c 83       	std	Y+4, r25	; 0x04
    2556:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2558:	8d 81       	ldd	r24, Y+5	; 0x05
    255a:	9e 81       	ldd	r25, Y+6	; 0x06
    255c:	01 97       	sbiw	r24, 0x01	; 1
    255e:	9e 83       	std	Y+6, r25	; 0x06
    2560:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2562:	8d 81       	ldd	r24, Y+5	; 0x05
    2564:	9e 81       	ldd	r25, Y+6	; 0x06
    2566:	00 97       	sbiw	r24, 0x00	; 0
    2568:	69 f7       	brne	.-38     	; 0x2544 <LCD_voidInit+0xce>
    256a:	14 c0       	rjmp	.+40     	; 0x2594 <LCD_voidInit+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    256c:	6f 81       	ldd	r22, Y+7	; 0x07
    256e:	78 85       	ldd	r23, Y+8	; 0x08
    2570:	89 85       	ldd	r24, Y+9	; 0x09
    2572:	9a 85       	ldd	r25, Y+10	; 0x0a
    2574:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2578:	dc 01       	movw	r26, r24
    257a:	cb 01       	movw	r24, r22
    257c:	9e 83       	std	Y+6, r25	; 0x06
    257e:	8d 83       	std	Y+5, r24	; 0x05
    2580:	8d 81       	ldd	r24, Y+5	; 0x05
    2582:	9e 81       	ldd	r25, Y+6	; 0x06
    2584:	9a 83       	std	Y+2, r25	; 0x02
    2586:	89 83       	std	Y+1, r24	; 0x01
    2588:	89 81       	ldd	r24, Y+1	; 0x01
    258a:	9a 81       	ldd	r25, Y+2	; 0x02
    258c:	01 97       	sbiw	r24, 0x01	; 1
    258e:	f1 f7       	brne	.-4      	; 0x258c <LCD_voidInit+0x116>
    2590:	9a 83       	std	Y+2, r25	; 0x02
    2592:	89 83       	std	Y+1, r24	; 0x01

    //wait for more than 30ms
    _delay_ms(50);

    //Send Function Set Command
    LCD_voidSendCommand(FUNCTION_SET_CMD);
    2594:	8c e3       	ldi	r24, 0x3C	; 60
    2596:	0e 94 7f 13 	call	0x26fe	; 0x26fe <LCD_voidSendCommand>
    //wait for 1ms
    //Send Display ON/ OFF Control Command
    LCD_voidSendCommand(FUNCTION_ON_OFF_CMD);
    259a:	8c e0       	ldi	r24, 0x0C	; 12
    259c:	0e 94 7f 13 	call	0x26fe	; 0x26fe <LCD_voidSendCommand>

    //Send Clear Command
    LCD_voidSendCommand(DISPLAY_CLEAR_CMD);
    25a0:	81 e0       	ldi	r24, 0x01	; 1
    25a2:	0e 94 7f 13 	call	0x26fe	; 0x26fe <LCD_voidSendCommand>




#endif
}
    25a6:	2e 96       	adiw	r28, 0x0e	; 14
    25a8:	0f b6       	in	r0, 0x3f	; 63
    25aa:	f8 94       	cli
    25ac:	de bf       	out	0x3e, r29	; 62
    25ae:	0f be       	out	0x3f, r0	; 63
    25b0:	cd bf       	out	0x3d, r28	; 61
    25b2:	cf 91       	pop	r28
    25b4:	df 91       	pop	r29
    25b6:	08 95       	ret

000025b8 <LCD_voidSendData>:


void LCD_voidSendData(u8 Copy_u8Data)
{
    25b8:	df 93       	push	r29
    25ba:	cf 93       	push	r28
    25bc:	cd b7       	in	r28, 0x3d	; 61
    25be:	de b7       	in	r29, 0x3e	; 62
    25c0:	2f 97       	sbiw	r28, 0x0f	; 15
    25c2:	0f b6       	in	r0, 0x3f	; 63
    25c4:	f8 94       	cli
    25c6:	de bf       	out	0x3e, r29	; 62
    25c8:	0f be       	out	0x3f, r0	; 63
    25ca:	cd bf       	out	0x3d, r28	; 61
    25cc:	8f 87       	std	Y+15, r24	; 0x0f
    //SET RS Pin To Send Command (RS -> 0: Command, 1: Data)
    DIO_VoidSetPinValue(LCD_CONTROL_PORT, RS, HIGH);
    25ce:	83 e0       	ldi	r24, 0x03	; 3
    25d0:	60 e0       	ldi	r22, 0x00	; 0
    25d2:	41 e0       	ldi	r20, 0x01	; 1
    25d4:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
    //Clear RW Pin To Write The Command (RW -> 0: Write, 1: Read)
    DIO_VoidSetPinValue(LCD_CONTROL_PORT, RW, LOW);
    25d8:	83 e0       	ldi	r24, 0x03	; 3
    25da:	61 e0       	ldi	r22, 0x01	; 1
    25dc:	40 e0       	ldi	r20, 0x00	; 0
    25de:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>

    //Set The Command On The Data/Command Port
    DIO_VoidSetSpacificvalue(LCD_DATA_PORT, Copy_u8Data);
    25e2:	82 e0       	ldi	r24, 0x02	; 2
    25e4:	6f 85       	ldd	r22, Y+15	; 0x0f
    25e6:	0e 94 97 0f 	call	0x1f2e	; 0x1f2e <DIO_VoidSetSpacificvalue>

    //Send Enable Pulse
    //LOW
    DIO_VoidSetPinValue(LCD_CONTROL_PORT, EN, LOW);
    25ea:	83 e0       	ldi	r24, 0x03	; 3
    25ec:	62 e0       	ldi	r22, 0x02	; 2
    25ee:	40 e0       	ldi	r20, 0x00	; 0
    25f0:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
    //HIGH
    DIO_VoidSetPinValue(LCD_CONTROL_PORT, EN, HIGH);
    25f4:	83 e0       	ldi	r24, 0x03	; 3
    25f6:	62 e0       	ldi	r22, 0x02	; 2
    25f8:	41 e0       	ldi	r20, 0x01	; 1
    25fa:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
    25fe:	80 e0       	ldi	r24, 0x00	; 0
    2600:	90 e0       	ldi	r25, 0x00	; 0
    2602:	a0 e0       	ldi	r26, 0x00	; 0
    2604:	b0 e4       	ldi	r27, 0x40	; 64
    2606:	8b 87       	std	Y+11, r24	; 0x0b
    2608:	9c 87       	std	Y+12, r25	; 0x0c
    260a:	ad 87       	std	Y+13, r26	; 0x0d
    260c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    260e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2610:	7c 85       	ldd	r23, Y+12	; 0x0c
    2612:	8d 85       	ldd	r24, Y+13	; 0x0d
    2614:	9e 85       	ldd	r25, Y+14	; 0x0e
    2616:	20 e0       	ldi	r18, 0x00	; 0
    2618:	30 e0       	ldi	r19, 0x00	; 0
    261a:	4a ef       	ldi	r20, 0xFA	; 250
    261c:	54 e4       	ldi	r21, 0x44	; 68
    261e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2622:	dc 01       	movw	r26, r24
    2624:	cb 01       	movw	r24, r22
    2626:	8f 83       	std	Y+7, r24	; 0x07
    2628:	98 87       	std	Y+8, r25	; 0x08
    262a:	a9 87       	std	Y+9, r26	; 0x09
    262c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    262e:	6f 81       	ldd	r22, Y+7	; 0x07
    2630:	78 85       	ldd	r23, Y+8	; 0x08
    2632:	89 85       	ldd	r24, Y+9	; 0x09
    2634:	9a 85       	ldd	r25, Y+10	; 0x0a
    2636:	20 e0       	ldi	r18, 0x00	; 0
    2638:	30 e0       	ldi	r19, 0x00	; 0
    263a:	40 e8       	ldi	r20, 0x80	; 128
    263c:	5f e3       	ldi	r21, 0x3F	; 63
    263e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2642:	88 23       	and	r24, r24
    2644:	2c f4       	brge	.+10     	; 0x2650 <LCD_voidSendData+0x98>
		__ticks = 1;
    2646:	81 e0       	ldi	r24, 0x01	; 1
    2648:	90 e0       	ldi	r25, 0x00	; 0
    264a:	9e 83       	std	Y+6, r25	; 0x06
    264c:	8d 83       	std	Y+5, r24	; 0x05
    264e:	3f c0       	rjmp	.+126    	; 0x26ce <LCD_voidSendData+0x116>
	else if (__tmp > 65535)
    2650:	6f 81       	ldd	r22, Y+7	; 0x07
    2652:	78 85       	ldd	r23, Y+8	; 0x08
    2654:	89 85       	ldd	r24, Y+9	; 0x09
    2656:	9a 85       	ldd	r25, Y+10	; 0x0a
    2658:	20 e0       	ldi	r18, 0x00	; 0
    265a:	3f ef       	ldi	r19, 0xFF	; 255
    265c:	4f e7       	ldi	r20, 0x7F	; 127
    265e:	57 e4       	ldi	r21, 0x47	; 71
    2660:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2664:	18 16       	cp	r1, r24
    2666:	4c f5       	brge	.+82     	; 0x26ba <LCD_voidSendData+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2668:	6b 85       	ldd	r22, Y+11	; 0x0b
    266a:	7c 85       	ldd	r23, Y+12	; 0x0c
    266c:	8d 85       	ldd	r24, Y+13	; 0x0d
    266e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2670:	20 e0       	ldi	r18, 0x00	; 0
    2672:	30 e0       	ldi	r19, 0x00	; 0
    2674:	40 e2       	ldi	r20, 0x20	; 32
    2676:	51 e4       	ldi	r21, 0x41	; 65
    2678:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    267c:	dc 01       	movw	r26, r24
    267e:	cb 01       	movw	r24, r22
    2680:	bc 01       	movw	r22, r24
    2682:	cd 01       	movw	r24, r26
    2684:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2688:	dc 01       	movw	r26, r24
    268a:	cb 01       	movw	r24, r22
    268c:	9e 83       	std	Y+6, r25	; 0x06
    268e:	8d 83       	std	Y+5, r24	; 0x05
    2690:	0f c0       	rjmp	.+30     	; 0x26b0 <LCD_voidSendData+0xf8>
    2692:	88 ec       	ldi	r24, 0xC8	; 200
    2694:	90 e0       	ldi	r25, 0x00	; 0
    2696:	9c 83       	std	Y+4, r25	; 0x04
    2698:	8b 83       	std	Y+3, r24	; 0x03
    269a:	8b 81       	ldd	r24, Y+3	; 0x03
    269c:	9c 81       	ldd	r25, Y+4	; 0x04
    269e:	01 97       	sbiw	r24, 0x01	; 1
    26a0:	f1 f7       	brne	.-4      	; 0x269e <LCD_voidSendData+0xe6>
    26a2:	9c 83       	std	Y+4, r25	; 0x04
    26a4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    26a6:	8d 81       	ldd	r24, Y+5	; 0x05
    26a8:	9e 81       	ldd	r25, Y+6	; 0x06
    26aa:	01 97       	sbiw	r24, 0x01	; 1
    26ac:	9e 83       	std	Y+6, r25	; 0x06
    26ae:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    26b0:	8d 81       	ldd	r24, Y+5	; 0x05
    26b2:	9e 81       	ldd	r25, Y+6	; 0x06
    26b4:	00 97       	sbiw	r24, 0x00	; 0
    26b6:	69 f7       	brne	.-38     	; 0x2692 <LCD_voidSendData+0xda>
    26b8:	14 c0       	rjmp	.+40     	; 0x26e2 <LCD_voidSendData+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    26ba:	6f 81       	ldd	r22, Y+7	; 0x07
    26bc:	78 85       	ldd	r23, Y+8	; 0x08
    26be:	89 85       	ldd	r24, Y+9	; 0x09
    26c0:	9a 85       	ldd	r25, Y+10	; 0x0a
    26c2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    26c6:	dc 01       	movw	r26, r24
    26c8:	cb 01       	movw	r24, r22
    26ca:	9e 83       	std	Y+6, r25	; 0x06
    26cc:	8d 83       	std	Y+5, r24	; 0x05
    26ce:	8d 81       	ldd	r24, Y+5	; 0x05
    26d0:	9e 81       	ldd	r25, Y+6	; 0x06
    26d2:	9a 83       	std	Y+2, r25	; 0x02
    26d4:	89 83       	std	Y+1, r24	; 0x01
    26d6:	89 81       	ldd	r24, Y+1	; 0x01
    26d8:	9a 81       	ldd	r25, Y+2	; 0x02
    26da:	01 97       	sbiw	r24, 0x01	; 1
    26dc:	f1 f7       	brne	.-4      	; 0x26da <LCD_voidSendData+0x122>
    26de:	9a 83       	std	Y+2, r25	; 0x02
    26e0:	89 83       	std	Y+1, r24	; 0x01
    //wait for 2ms
    _delay_ms(2);
    //LOW
    DIO_VoidSetPinValue(LCD_CONTROL_PORT, EN, LOW);
    26e2:	83 e0       	ldi	r24, 0x03	; 3
    26e4:	62 e0       	ldi	r22, 0x02	; 2
    26e6:	40 e0       	ldi	r20, 0x00	; 0
    26e8:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>

}
    26ec:	2f 96       	adiw	r28, 0x0f	; 15
    26ee:	0f b6       	in	r0, 0x3f	; 63
    26f0:	f8 94       	cli
    26f2:	de bf       	out	0x3e, r29	; 62
    26f4:	0f be       	out	0x3f, r0	; 63
    26f6:	cd bf       	out	0x3d, r28	; 61
    26f8:	cf 91       	pop	r28
    26fa:	df 91       	pop	r29
    26fc:	08 95       	ret

000026fe <LCD_voidSendCommand>:


static void LCD_voidSendCommand(u8 Copy_u8Command)
{
    26fe:	df 93       	push	r29
    2700:	cf 93       	push	r28
    2702:	cd b7       	in	r28, 0x3d	; 61
    2704:	de b7       	in	r29, 0x3e	; 62
    2706:	2f 97       	sbiw	r28, 0x0f	; 15
    2708:	0f b6       	in	r0, 0x3f	; 63
    270a:	f8 94       	cli
    270c:	de bf       	out	0x3e, r29	; 62
    270e:	0f be       	out	0x3f, r0	; 63
    2710:	cd bf       	out	0x3d, r28	; 61
    2712:	8f 87       	std	Y+15, r24	; 0x0f
    //Clear RS Pin To Send Command (RS -> 0: Command, 1: Data)
	DIO_VoidSetPinValue(LCD_CONTROL_PORT, RS, LOW);
    2714:	83 e0       	ldi	r24, 0x03	; 3
    2716:	60 e0       	ldi	r22, 0x00	; 0
    2718:	40 e0       	ldi	r20, 0x00	; 0
    271a:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
    //Clear RW Pin To Write The Command (RW -> 0: Write, 1: Read)
	DIO_VoidSetPinValue(LCD_CONTROL_PORT, RW, LOW);
    271e:	83 e0       	ldi	r24, 0x03	; 3
    2720:	61 e0       	ldi	r22, 0x01	; 1
    2722:	40 e0       	ldi	r20, 0x00	; 0
    2724:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>

    //Set The Command On The Data/Command Port
    DIO_VoidSetSpacificvalue(LCD_DATA_PORT, Copy_u8Command);
    2728:	82 e0       	ldi	r24, 0x02	; 2
    272a:	6f 85       	ldd	r22, Y+15	; 0x0f
    272c:	0e 94 97 0f 	call	0x1f2e	; 0x1f2e <DIO_VoidSetSpacificvalue>

    //Send Enable Pulse
    //LOW
    DIO_VoidSetPinValue(LCD_CONTROL_PORT, EN, LOW);
    2730:	83 e0       	ldi	r24, 0x03	; 3
    2732:	62 e0       	ldi	r22, 0x02	; 2
    2734:	40 e0       	ldi	r20, 0x00	; 0
    2736:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
    //HIGH
    DIO_VoidSetPinValue(LCD_CONTROL_PORT, EN, HIGH);
    273a:	83 e0       	ldi	r24, 0x03	; 3
    273c:	62 e0       	ldi	r22, 0x02	; 2
    273e:	41 e0       	ldi	r20, 0x01	; 1
    2740:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
    2744:	80 e0       	ldi	r24, 0x00	; 0
    2746:	90 e0       	ldi	r25, 0x00	; 0
    2748:	a0 e0       	ldi	r26, 0x00	; 0
    274a:	b0 e4       	ldi	r27, 0x40	; 64
    274c:	8b 87       	std	Y+11, r24	; 0x0b
    274e:	9c 87       	std	Y+12, r25	; 0x0c
    2750:	ad 87       	std	Y+13, r26	; 0x0d
    2752:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2754:	6b 85       	ldd	r22, Y+11	; 0x0b
    2756:	7c 85       	ldd	r23, Y+12	; 0x0c
    2758:	8d 85       	ldd	r24, Y+13	; 0x0d
    275a:	9e 85       	ldd	r25, Y+14	; 0x0e
    275c:	20 e0       	ldi	r18, 0x00	; 0
    275e:	30 e0       	ldi	r19, 0x00	; 0
    2760:	4a ef       	ldi	r20, 0xFA	; 250
    2762:	54 e4       	ldi	r21, 0x44	; 68
    2764:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2768:	dc 01       	movw	r26, r24
    276a:	cb 01       	movw	r24, r22
    276c:	8f 83       	std	Y+7, r24	; 0x07
    276e:	98 87       	std	Y+8, r25	; 0x08
    2770:	a9 87       	std	Y+9, r26	; 0x09
    2772:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2774:	6f 81       	ldd	r22, Y+7	; 0x07
    2776:	78 85       	ldd	r23, Y+8	; 0x08
    2778:	89 85       	ldd	r24, Y+9	; 0x09
    277a:	9a 85       	ldd	r25, Y+10	; 0x0a
    277c:	20 e0       	ldi	r18, 0x00	; 0
    277e:	30 e0       	ldi	r19, 0x00	; 0
    2780:	40 e8       	ldi	r20, 0x80	; 128
    2782:	5f e3       	ldi	r21, 0x3F	; 63
    2784:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2788:	88 23       	and	r24, r24
    278a:	2c f4       	brge	.+10     	; 0x2796 <LCD_voidSendCommand+0x98>
		__ticks = 1;
    278c:	81 e0       	ldi	r24, 0x01	; 1
    278e:	90 e0       	ldi	r25, 0x00	; 0
    2790:	9e 83       	std	Y+6, r25	; 0x06
    2792:	8d 83       	std	Y+5, r24	; 0x05
    2794:	3f c0       	rjmp	.+126    	; 0x2814 <LCD_voidSendCommand+0x116>
	else if (__tmp > 65535)
    2796:	6f 81       	ldd	r22, Y+7	; 0x07
    2798:	78 85       	ldd	r23, Y+8	; 0x08
    279a:	89 85       	ldd	r24, Y+9	; 0x09
    279c:	9a 85       	ldd	r25, Y+10	; 0x0a
    279e:	20 e0       	ldi	r18, 0x00	; 0
    27a0:	3f ef       	ldi	r19, 0xFF	; 255
    27a2:	4f e7       	ldi	r20, 0x7F	; 127
    27a4:	57 e4       	ldi	r21, 0x47	; 71
    27a6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    27aa:	18 16       	cp	r1, r24
    27ac:	4c f5       	brge	.+82     	; 0x2800 <LCD_voidSendCommand+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    27ae:	6b 85       	ldd	r22, Y+11	; 0x0b
    27b0:	7c 85       	ldd	r23, Y+12	; 0x0c
    27b2:	8d 85       	ldd	r24, Y+13	; 0x0d
    27b4:	9e 85       	ldd	r25, Y+14	; 0x0e
    27b6:	20 e0       	ldi	r18, 0x00	; 0
    27b8:	30 e0       	ldi	r19, 0x00	; 0
    27ba:	40 e2       	ldi	r20, 0x20	; 32
    27bc:	51 e4       	ldi	r21, 0x41	; 65
    27be:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    27c2:	dc 01       	movw	r26, r24
    27c4:	cb 01       	movw	r24, r22
    27c6:	bc 01       	movw	r22, r24
    27c8:	cd 01       	movw	r24, r26
    27ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27ce:	dc 01       	movw	r26, r24
    27d0:	cb 01       	movw	r24, r22
    27d2:	9e 83       	std	Y+6, r25	; 0x06
    27d4:	8d 83       	std	Y+5, r24	; 0x05
    27d6:	0f c0       	rjmp	.+30     	; 0x27f6 <LCD_voidSendCommand+0xf8>
    27d8:	88 ec       	ldi	r24, 0xC8	; 200
    27da:	90 e0       	ldi	r25, 0x00	; 0
    27dc:	9c 83       	std	Y+4, r25	; 0x04
    27de:	8b 83       	std	Y+3, r24	; 0x03
    27e0:	8b 81       	ldd	r24, Y+3	; 0x03
    27e2:	9c 81       	ldd	r25, Y+4	; 0x04
    27e4:	01 97       	sbiw	r24, 0x01	; 1
    27e6:	f1 f7       	brne	.-4      	; 0x27e4 <LCD_voidSendCommand+0xe6>
    27e8:	9c 83       	std	Y+4, r25	; 0x04
    27ea:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    27ec:	8d 81       	ldd	r24, Y+5	; 0x05
    27ee:	9e 81       	ldd	r25, Y+6	; 0x06
    27f0:	01 97       	sbiw	r24, 0x01	; 1
    27f2:	9e 83       	std	Y+6, r25	; 0x06
    27f4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    27f6:	8d 81       	ldd	r24, Y+5	; 0x05
    27f8:	9e 81       	ldd	r25, Y+6	; 0x06
    27fa:	00 97       	sbiw	r24, 0x00	; 0
    27fc:	69 f7       	brne	.-38     	; 0x27d8 <LCD_voidSendCommand+0xda>
    27fe:	14 c0       	rjmp	.+40     	; 0x2828 <LCD_voidSendCommand+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2800:	6f 81       	ldd	r22, Y+7	; 0x07
    2802:	78 85       	ldd	r23, Y+8	; 0x08
    2804:	89 85       	ldd	r24, Y+9	; 0x09
    2806:	9a 85       	ldd	r25, Y+10	; 0x0a
    2808:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    280c:	dc 01       	movw	r26, r24
    280e:	cb 01       	movw	r24, r22
    2810:	9e 83       	std	Y+6, r25	; 0x06
    2812:	8d 83       	std	Y+5, r24	; 0x05
    2814:	8d 81       	ldd	r24, Y+5	; 0x05
    2816:	9e 81       	ldd	r25, Y+6	; 0x06
    2818:	9a 83       	std	Y+2, r25	; 0x02
    281a:	89 83       	std	Y+1, r24	; 0x01
    281c:	89 81       	ldd	r24, Y+1	; 0x01
    281e:	9a 81       	ldd	r25, Y+2	; 0x02
    2820:	01 97       	sbiw	r24, 0x01	; 1
    2822:	f1 f7       	brne	.-4      	; 0x2820 <LCD_voidSendCommand+0x122>
    2824:	9a 83       	std	Y+2, r25	; 0x02
    2826:	89 83       	std	Y+1, r24	; 0x01
    //wait for 2ms
    _delay_ms(2);
    //LOW
    DIO_VoidSetPinValue(LCD_CONTROL_PORT, EN, LOW);
    2828:	83 e0       	ldi	r24, 0x03	; 3
    282a:	62 e0       	ldi	r22, 0x02	; 2
    282c:	40 e0       	ldi	r20, 0x00	; 0
    282e:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
}
    2832:	2f 96       	adiw	r28, 0x0f	; 15
    2834:	0f b6       	in	r0, 0x3f	; 63
    2836:	f8 94       	cli
    2838:	de bf       	out	0x3e, r29	; 62
    283a:	0f be       	out	0x3f, r0	; 63
    283c:	cd bf       	out	0x3d, r28	; 61
    283e:	cf 91       	pop	r28
    2840:	df 91       	pop	r29
    2842:	08 95       	ret

00002844 <LCD_voidClearDisplay>:


void LCD_voidClearDisplay(void)
{
    2844:	df 93       	push	r29
    2846:	cf 93       	push	r28
    2848:	cd b7       	in	r28, 0x3d	; 61
    284a:	de b7       	in	r29, 0x3e	; 62
    LCD_voidSendCommand(DISPLAY_CLEAR_CMD);
    284c:	81 e0       	ldi	r24, 0x01	; 1
    284e:	0e 94 7f 13 	call	0x26fe	; 0x26fe <LCD_voidSendCommand>
}
    2852:	cf 91       	pop	r28
    2854:	df 91       	pop	r29
    2856:	08 95       	ret

00002858 <LCD_voidGoToXY>:


void LCD_voidGoToXY(u8 Copy_u8XPos, u8 Copy_u8YPos)
{
    2858:	df 93       	push	r29
    285a:	cf 93       	push	r28
    285c:	00 d0       	rcall	.+0      	; 0x285e <LCD_voidGoToXY+0x6>
    285e:	0f 92       	push	r0
    2860:	cd b7       	in	r28, 0x3d	; 61
    2862:	de b7       	in	r29, 0x3e	; 62
    2864:	8a 83       	std	Y+2, r24	; 0x02
    2866:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8CharAddress = 0;
    2868:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8XPos == 0)
    286a:	8a 81       	ldd	r24, Y+2	; 0x02
    286c:	88 23       	and	r24, r24
    286e:	31 f4       	brne	.+12     	; 0x287c <LCD_voidGoToXY+0x24>
	{
		if(Copy_u8YPos < 16)
    2870:	8b 81       	ldd	r24, Y+3	; 0x03
    2872:	80 31       	cpi	r24, 0x10	; 16
    2874:	60 f4       	brcc	.+24     	; 0x288e <LCD_voidGoToXY+0x36>
		{
			//Address = Y-Position
			Local_u8CharAddress = Copy_u8YPos;
    2876:	8b 81       	ldd	r24, Y+3	; 0x03
    2878:	89 83       	std	Y+1, r24	; 0x01
    287a:	09 c0       	rjmp	.+18     	; 0x288e <LCD_voidGoToXY+0x36>
		}else{}
	}
	else if(Copy_u8XPos == 1)
    287c:	8a 81       	ldd	r24, Y+2	; 0x02
    287e:	81 30       	cpi	r24, 0x01	; 1
    2880:	31 f4       	brne	.+12     	; 0x288e <LCD_voidGoToXY+0x36>
	{
		if(Copy_u8YPos < 16)
    2882:	8b 81       	ldd	r24, Y+3	; 0x03
    2884:	80 31       	cpi	r24, 0x10	; 16
    2886:	18 f4       	brcc	.+6      	; 0x288e <LCD_voidGoToXY+0x36>
		{
			Local_u8CharAddress = Copy_u8YPos + ROW1_OFFSET;
    2888:	8b 81       	ldd	r24, Y+3	; 0x03
    288a:	80 5c       	subi	r24, 0xC0	; 192
    288c:	89 83       	std	Y+1, r24	; 0x01
	else
	{
		//Raise Error
	}

	Local_u8CharAddress += ROW1_CMD;
    288e:	89 81       	ldd	r24, Y+1	; 0x01
    2890:	80 58       	subi	r24, 0x80	; 128
    2892:	89 83       	std	Y+1, r24	; 0x01

	LCD_voidSendCommand(Local_u8CharAddress);
    2894:	89 81       	ldd	r24, Y+1	; 0x01
    2896:	0e 94 7f 13 	call	0x26fe	; 0x26fe <LCD_voidSendCommand>

}
    289a:	0f 90       	pop	r0
    289c:	0f 90       	pop	r0
    289e:	0f 90       	pop	r0
    28a0:	cf 91       	pop	r28
    28a2:	df 91       	pop	r29
    28a4:	08 95       	ret

000028a6 <LCD_voidSendString>:

void LCD_voidSendString(u8 * Copy_pu8StringArray)
{
    28a6:	df 93       	push	r29
    28a8:	cf 93       	push	r28
    28aa:	00 d0       	rcall	.+0      	; 0x28ac <LCD_voidSendString+0x6>
    28ac:	0f 92       	push	r0
    28ae:	cd b7       	in	r28, 0x3d	; 61
    28b0:	de b7       	in	r29, 0x3e	; 62
    28b2:	9b 83       	std	Y+3, r25	; 0x03
    28b4:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8LoopCounter = 0;
    28b6:	19 82       	std	Y+1, r1	; 0x01
    28b8:	0e c0       	rjmp	.+28     	; 0x28d6 <LCD_voidSendString+0x30>

	while(Copy_pu8StringArray[Local_u8LoopCounter] != '\0')
	{
		LCD_voidSendData(Copy_pu8StringArray[Local_u8LoopCounter]);
    28ba:	89 81       	ldd	r24, Y+1	; 0x01
    28bc:	28 2f       	mov	r18, r24
    28be:	30 e0       	ldi	r19, 0x00	; 0
    28c0:	8a 81       	ldd	r24, Y+2	; 0x02
    28c2:	9b 81       	ldd	r25, Y+3	; 0x03
    28c4:	fc 01       	movw	r30, r24
    28c6:	e2 0f       	add	r30, r18
    28c8:	f3 1f       	adc	r31, r19
    28ca:	80 81       	ld	r24, Z
    28cc:	0e 94 dc 12 	call	0x25b8	; 0x25b8 <LCD_voidSendData>
		Local_u8LoopCounter++;
    28d0:	89 81       	ldd	r24, Y+1	; 0x01
    28d2:	8f 5f       	subi	r24, 0xFF	; 255
    28d4:	89 83       	std	Y+1, r24	; 0x01

void LCD_voidSendString(u8 * Copy_pu8StringArray)
{
	u8 Local_u8LoopCounter = 0;

	while(Copy_pu8StringArray[Local_u8LoopCounter] != '\0')
    28d6:	89 81       	ldd	r24, Y+1	; 0x01
    28d8:	28 2f       	mov	r18, r24
    28da:	30 e0       	ldi	r19, 0x00	; 0
    28dc:	8a 81       	ldd	r24, Y+2	; 0x02
    28de:	9b 81       	ldd	r25, Y+3	; 0x03
    28e0:	fc 01       	movw	r30, r24
    28e2:	e2 0f       	add	r30, r18
    28e4:	f3 1f       	adc	r31, r19
    28e6:	80 81       	ld	r24, Z
    28e8:	88 23       	and	r24, r24
    28ea:	39 f7       	brne	.-50     	; 0x28ba <LCD_voidSendString+0x14>
	{
		LCD_voidSendData(Copy_pu8StringArray[Local_u8LoopCounter]);
		Local_u8LoopCounter++;
	}
}
    28ec:	0f 90       	pop	r0
    28ee:	0f 90       	pop	r0
    28f0:	0f 90       	pop	r0
    28f2:	cf 91       	pop	r28
    28f4:	df 91       	pop	r29
    28f6:	08 95       	ret

000028f8 <LCD_voidSendNumber>:


void LCD_voidSendNumber(s32 Copy_s8Number)
{
    28f8:	df 93       	push	r29
    28fa:	cf 93       	push	r28
    28fc:	cd b7       	in	r28, 0x3d	; 61
    28fe:	de b7       	in	r29, 0x3e	; 62
    2900:	2e 97       	sbiw	r28, 0x0e	; 14
    2902:	0f b6       	in	r0, 0x3f	; 63
    2904:	f8 94       	cli
    2906:	de bf       	out	0x3e, r29	; 62
    2908:	0f be       	out	0x3f, r0	; 63
    290a:	cd bf       	out	0x3d, r28	; 61
    290c:	9e 87       	std	Y+14, r25	; 0x0e
    290e:	8d 87       	std	Y+13, r24	; 0x0d
	s8 Local_u8DigitsDataArray[10] = {0};
    2910:	8a e0       	ldi	r24, 0x0A	; 10
    2912:	fe 01       	movw	r30, r28
    2914:	33 96       	adiw	r30, 0x03	; 3
    2916:	df 01       	movw	r26, r30
    2918:	98 2f       	mov	r25, r24
    291a:	1d 92       	st	X+, r1
    291c:	9a 95       	dec	r25
    291e:	e9 f7       	brne	.-6      	; 0x291a <LCD_voidSendNumber+0x22>
	s8 Local_u8LoopCounter = 0;
    2920:	1a 82       	std	Y+2, r1	; 0x02
	u8 Local_u8NumberSign = 0; //0 -> Positive Number, 1 for Negative Number
    2922:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_s8Number >= 0)
    2924:	8d 85       	ldd	r24, Y+13	; 0x0d
    2926:	9e 85       	ldd	r25, Y+14	; 0x0e
    2928:	99 23       	and	r25, r25
    292a:	14 f0       	brlt	.+4      	; 0x2930 <LCD_voidSendNumber+0x38>
	{
		Local_u8NumberSign = POSITIVE;
    292c:	19 82       	std	Y+1, r1	; 0x01
    292e:	2e c0       	rjmp	.+92     	; 0x298c <LCD_voidSendNumber+0x94>
	}
	else
	{	//Convert The Number To Positive, and take the sign
		Local_u8NumberSign = NEGATIVE;
    2930:	81 e0       	ldi	r24, 0x01	; 1
    2932:	89 83       	std	Y+1, r24	; 0x01
		Copy_s8Number--;
    2934:	8d 85       	ldd	r24, Y+13	; 0x0d
    2936:	9e 85       	ldd	r25, Y+14	; 0x0e
    2938:	01 97       	sbiw	r24, 0x01	; 1
    293a:	9e 87       	std	Y+14, r25	; 0x0e
    293c:	8d 87       	std	Y+13, r24	; 0x0d
		Copy_s8Number = ~Copy_s8Number;
    293e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2940:	9e 85       	ldd	r25, Y+14	; 0x0e
    2942:	80 95       	com	r24
    2944:	90 95       	com	r25
    2946:	9e 87       	std	Y+14, r25	; 0x0e
    2948:	8d 87       	std	Y+13, r24	; 0x0d
    294a:	20 c0       	rjmp	.+64     	; 0x298c <LCD_voidSendNumber+0x94>
	}

	while(Copy_s8Number != 0)
	{	//Split the Number to digits, Get there ASCII, and store them in array.
		Local_u8DigitsDataArray[Local_u8LoopCounter] = (Copy_s8Number % 10) + '0';
    294c:	8a 81       	ldd	r24, Y+2	; 0x02
    294e:	e8 2f       	mov	r30, r24
    2950:	ff 27       	eor	r31, r31
    2952:	e7 fd       	sbrc	r30, 7
    2954:	f0 95       	com	r31
    2956:	8d 85       	ldd	r24, Y+13	; 0x0d
    2958:	9e 85       	ldd	r25, Y+14	; 0x0e
    295a:	2a e0       	ldi	r18, 0x0A	; 10
    295c:	30 e0       	ldi	r19, 0x00	; 0
    295e:	b9 01       	movw	r22, r18
    2960:	0e 94 61 16 	call	0x2cc2	; 0x2cc2 <__divmodhi4>
    2964:	80 5d       	subi	r24, 0xD0	; 208
    2966:	28 2f       	mov	r18, r24
    2968:	ce 01       	movw	r24, r28
    296a:	03 96       	adiw	r24, 0x03	; 3
    296c:	e8 0f       	add	r30, r24
    296e:	f9 1f       	adc	r31, r25
    2970:	20 83       	st	Z, r18
		Copy_s8Number /= 10;
    2972:	8d 85       	ldd	r24, Y+13	; 0x0d
    2974:	9e 85       	ldd	r25, Y+14	; 0x0e
    2976:	2a e0       	ldi	r18, 0x0A	; 10
    2978:	30 e0       	ldi	r19, 0x00	; 0
    297a:	b9 01       	movw	r22, r18
    297c:	0e 94 61 16 	call	0x2cc2	; 0x2cc2 <__divmodhi4>
    2980:	cb 01       	movw	r24, r22
    2982:	9e 87       	std	Y+14, r25	; 0x0e
    2984:	8d 87       	std	Y+13, r24	; 0x0d
		Local_u8LoopCounter++;
    2986:	8a 81       	ldd	r24, Y+2	; 0x02
    2988:	8f 5f       	subi	r24, 0xFF	; 255
    298a:	8a 83       	std	Y+2, r24	; 0x02
		Local_u8NumberSign = NEGATIVE;
		Copy_s8Number--;
		Copy_s8Number = ~Copy_s8Number;
	}

	while(Copy_s8Number != 0)
    298c:	8d 85       	ldd	r24, Y+13	; 0x0d
    298e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2990:	00 97       	sbiw	r24, 0x00	; 0
    2992:	e1 f6       	brne	.-72     	; 0x294c <LCD_voidSendNumber+0x54>
		Local_u8DigitsDataArray[Local_u8LoopCounter] = (Copy_s8Number % 10) + '0';
		Copy_s8Number /= 10;
		Local_u8LoopCounter++;
	}

	Local_u8LoopCounter--;
    2994:	8a 81       	ldd	r24, Y+2	; 0x02
    2996:	81 50       	subi	r24, 0x01	; 1
    2998:	8a 83       	std	Y+2, r24	; 0x02

	if(Local_u8NumberSign == NEGATIVE)
    299a:	89 81       	ldd	r24, Y+1	; 0x01
    299c:	81 30       	cpi	r24, 0x01	; 1
    299e:	a1 f4       	brne	.+40     	; 0x29c8 <LCD_voidSendNumber+0xd0>
	{
		LCD_voidSendData('-');
    29a0:	8d e2       	ldi	r24, 0x2D	; 45
    29a2:	0e 94 dc 12 	call	0x25b8	; 0x25b8 <LCD_voidSendData>
    29a6:	10 c0       	rjmp	.+32     	; 0x29c8 <LCD_voidSendNumber+0xd0>
	}else{}

	while(Local_u8LoopCounter >= 0)
	{
		LCD_voidSendData(Local_u8DigitsDataArray[Local_u8LoopCounter]);
    29a8:	8a 81       	ldd	r24, Y+2	; 0x02
    29aa:	28 2f       	mov	r18, r24
    29ac:	33 27       	eor	r19, r19
    29ae:	27 fd       	sbrc	r18, 7
    29b0:	30 95       	com	r19
    29b2:	ce 01       	movw	r24, r28
    29b4:	03 96       	adiw	r24, 0x03	; 3
    29b6:	fc 01       	movw	r30, r24
    29b8:	e2 0f       	add	r30, r18
    29ba:	f3 1f       	adc	r31, r19
    29bc:	80 81       	ld	r24, Z
    29be:	0e 94 dc 12 	call	0x25b8	; 0x25b8 <LCD_voidSendData>
		Local_u8LoopCounter--;
    29c2:	8a 81       	ldd	r24, Y+2	; 0x02
    29c4:	81 50       	subi	r24, 0x01	; 1
    29c6:	8a 83       	std	Y+2, r24	; 0x02
	if(Local_u8NumberSign == NEGATIVE)
	{
		LCD_voidSendData('-');
	}else{}

	while(Local_u8LoopCounter >= 0)
    29c8:	8a 81       	ldd	r24, Y+2	; 0x02
    29ca:	88 23       	and	r24, r24
    29cc:	6c f7       	brge	.-38     	; 0x29a8 <LCD_voidSendNumber+0xb0>
	{
		LCD_voidSendData(Local_u8DigitsDataArray[Local_u8LoopCounter]);
		Local_u8LoopCounter--;
	}
}
    29ce:	2e 96       	adiw	r28, 0x0e	; 14
    29d0:	0f b6       	in	r0, 0x3f	; 63
    29d2:	f8 94       	cli
    29d4:	de bf       	out	0x3e, r29	; 62
    29d6:	0f be       	out	0x3f, r0	; 63
    29d8:	cd bf       	out	0x3d, r28	; 61
    29da:	cf 91       	pop	r28
    29dc:	df 91       	pop	r29
    29de:	08 95       	ret

000029e0 <LCD_voidSendCustomCharachter>:

void LCD_voidSendCustomCharachter(u8 * Copy_pu8CharArray,
								  u8 Copy_u8PatternNumber,
								  u8 Copy_u8XPos,
								  u8 Copy_u8YPos)
{
    29e0:	df 93       	push	r29
    29e2:	cf 93       	push	r28
    29e4:	cd b7       	in	r28, 0x3d	; 61
    29e6:	de b7       	in	r29, 0x3e	; 62
    29e8:	27 97       	sbiw	r28, 0x07	; 7
    29ea:	0f b6       	in	r0, 0x3f	; 63
    29ec:	f8 94       	cli
    29ee:	de bf       	out	0x3e, r29	; 62
    29f0:	0f be       	out	0x3f, r0	; 63
    29f2:	cd bf       	out	0x3d, r28	; 61
    29f4:	9c 83       	std	Y+4, r25	; 0x04
    29f6:	8b 83       	std	Y+3, r24	; 0x03
    29f8:	6d 83       	std	Y+5, r22	; 0x05
    29fa:	4e 83       	std	Y+6, r20	; 0x06
    29fc:	2f 83       	std	Y+7, r18	; 0x07
	u8 Local_u8LoopCounter = 0;
    29fe:	1a 82       	std	Y+2, r1	; 0x02
	u8 Local_u8CGRAMAddress = 0;
    2a00:	19 82       	std	Y+1, r1	; 0x01
	Local_u8CGRAMAddress = Copy_u8PatternNumber * 8;
    2a02:	8d 81       	ldd	r24, Y+5	; 0x05
    2a04:	88 2f       	mov	r24, r24
    2a06:	90 e0       	ldi	r25, 0x00	; 0
    2a08:	88 0f       	add	r24, r24
    2a0a:	99 1f       	adc	r25, r25
    2a0c:	88 0f       	add	r24, r24
    2a0e:	99 1f       	adc	r25, r25
    2a10:	88 0f       	add	r24, r24
    2a12:	99 1f       	adc	r25, r25
    2a14:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(Local_u8CGRAMAddress, 6);
    2a16:	89 81       	ldd	r24, Y+1	; 0x01
    2a18:	80 64       	ori	r24, 0x40	; 64
    2a1a:	89 83       	std	Y+1, r24	; 0x01

	LCD_voidSendCommand(Local_u8CGRAMAddress);
    2a1c:	89 81       	ldd	r24, Y+1	; 0x01
    2a1e:	0e 94 7f 13 	call	0x26fe	; 0x26fe <LCD_voidSendCommand>

	for(Local_u8LoopCounter=0; Local_u8LoopCounter<8; Local_u8LoopCounter++)
    2a22:	1a 82       	std	Y+2, r1	; 0x02
    2a24:	0e c0       	rjmp	.+28     	; 0x2a42 <LCD_voidSendCustomCharachter+0x62>
	{
		LCD_voidSendData(Copy_pu8CharArray[Local_u8LoopCounter]);
    2a26:	8a 81       	ldd	r24, Y+2	; 0x02
    2a28:	28 2f       	mov	r18, r24
    2a2a:	30 e0       	ldi	r19, 0x00	; 0
    2a2c:	8b 81       	ldd	r24, Y+3	; 0x03
    2a2e:	9c 81       	ldd	r25, Y+4	; 0x04
    2a30:	fc 01       	movw	r30, r24
    2a32:	e2 0f       	add	r30, r18
    2a34:	f3 1f       	adc	r31, r19
    2a36:	80 81       	ld	r24, Z
    2a38:	0e 94 dc 12 	call	0x25b8	; 0x25b8 <LCD_voidSendData>
	Local_u8CGRAMAddress = Copy_u8PatternNumber * 8;
	SET_BIT(Local_u8CGRAMAddress, 6);

	LCD_voidSendCommand(Local_u8CGRAMAddress);

	for(Local_u8LoopCounter=0; Local_u8LoopCounter<8; Local_u8LoopCounter++)
    2a3c:	8a 81       	ldd	r24, Y+2	; 0x02
    2a3e:	8f 5f       	subi	r24, 0xFF	; 255
    2a40:	8a 83       	std	Y+2, r24	; 0x02
    2a42:	8a 81       	ldd	r24, Y+2	; 0x02
    2a44:	88 30       	cpi	r24, 0x08	; 8
    2a46:	78 f3       	brcs	.-34     	; 0x2a26 <LCD_voidSendCustomCharachter+0x46>
	{
		LCD_voidSendData(Copy_pu8CharArray[Local_u8LoopCounter]);
	}

	LCD_voidGoToXY(Copy_u8XPos, Copy_u8YPos);
    2a48:	8e 81       	ldd	r24, Y+6	; 0x06
    2a4a:	6f 81       	ldd	r22, Y+7	; 0x07
    2a4c:	0e 94 2c 14 	call	0x2858	; 0x2858 <LCD_voidGoToXY>

	LCD_voidSendData(Copy_u8PatternNumber);
    2a50:	8d 81       	ldd	r24, Y+5	; 0x05
    2a52:	0e 94 dc 12 	call	0x25b8	; 0x25b8 <LCD_voidSendData>

}
    2a56:	27 96       	adiw	r28, 0x07	; 7
    2a58:	0f b6       	in	r0, 0x3f	; 63
    2a5a:	f8 94       	cli
    2a5c:	de bf       	out	0x3e, r29	; 62
    2a5e:	0f be       	out	0x3f, r0	; 63
    2a60:	cd bf       	out	0x3d, r28	; 61
    2a62:	cf 91       	pop	r28
    2a64:	df 91       	pop	r29
    2a66:	08 95       	ret

00002a68 <KPD_VoidIntit>:
#include "KPD_private.h"



void KPD_VoidIntit(void)
{
    2a68:	df 93       	push	r29
    2a6a:	cf 93       	push	r28
    2a6c:	cd b7       	in	r28, 0x3d	; 61
    2a6e:	de b7       	in	r29, 0x3e	; 62
    //set Rows pins to input pulled up
    DIO_voidSetPinDirection(KPD_ROWS_PORT,KPD_ROW0_PIN,INPUT);
    2a70:	83 e0       	ldi	r24, 0x03	; 3
    2a72:	60 e0       	ldi	r22, 0x00	; 0
    2a74:	40 e0       	ldi	r20, 0x00	; 0
    2a76:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_ROWS_PORT,KPD_ROW1_PIN,INPUT);
    2a7a:	83 e0       	ldi	r24, 0x03	; 3
    2a7c:	61 e0       	ldi	r22, 0x01	; 1
    2a7e:	40 e0       	ldi	r20, 0x00	; 0
    2a80:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_ROWS_PORT,KPD_ROW2_PIN,INPUT);
    2a84:	83 e0       	ldi	r24, 0x03	; 3
    2a86:	62 e0       	ldi	r22, 0x02	; 2
    2a88:	40 e0       	ldi	r20, 0x00	; 0
    2a8a:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_ROWS_PORT,KPD_ROW3_PIN,INPUT);
    2a8e:	83 e0       	ldi	r24, 0x03	; 3
    2a90:	63 e0       	ldi	r22, 0x03	; 3
    2a92:	40 e0       	ldi	r20, 0x00	; 0
    2a94:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <DIO_voidSetPinDirection>
    // PuLLED UP 
    DIO_VoidSetPinValue(KPD_ROWS_PORT,KPD_ROW0_PIN,PULLUP);
    2a98:	83 e0       	ldi	r24, 0x03	; 3
    2a9a:	60 e0       	ldi	r22, 0x00	; 0
    2a9c:	41 e0       	ldi	r20, 0x01	; 1
    2a9e:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
    DIO_VoidSetPinValue(KPD_ROWS_PORT,KPD_ROW1_PIN,PULLUP);
    2aa2:	83 e0       	ldi	r24, 0x03	; 3
    2aa4:	61 e0       	ldi	r22, 0x01	; 1
    2aa6:	41 e0       	ldi	r20, 0x01	; 1
    2aa8:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
    DIO_VoidSetPinValue(KPD_ROWS_PORT,KPD_ROW2_PIN,PULLUP);
    2aac:	83 e0       	ldi	r24, 0x03	; 3
    2aae:	62 e0       	ldi	r22, 0x02	; 2
    2ab0:	41 e0       	ldi	r20, 0x01	; 1
    2ab2:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
    DIO_VoidSetPinValue(KPD_ROWS_PORT,KPD_ROW3_PIN,PULLUP);
    2ab6:	83 e0       	ldi	r24, 0x03	; 3
    2ab8:	63 e0       	ldi	r22, 0x03	; 3
    2aba:	41 e0       	ldi	r20, 0x01	; 1
    2abc:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
    //set cols pins to output high
    DIO_voidSetPinDirection(KPD_COLUMNS_PORT,KPD_COLUMN0_PIN,OUTPUT);
    2ac0:	83 e0       	ldi	r24, 0x03	; 3
    2ac2:	64 e0       	ldi	r22, 0x04	; 4
    2ac4:	41 e0       	ldi	r20, 0x01	; 1
    2ac6:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_COLUMNS_PORT,KPD_COLUMN1_PIN,OUTPUT);
    2aca:	83 e0       	ldi	r24, 0x03	; 3
    2acc:	65 e0       	ldi	r22, 0x05	; 5
    2ace:	41 e0       	ldi	r20, 0x01	; 1
    2ad0:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_COLUMNS_PORT,KPD_COLUMN2_PIN,OUTPUT);
    2ad4:	83 e0       	ldi	r24, 0x03	; 3
    2ad6:	66 e0       	ldi	r22, 0x06	; 6
    2ad8:	41 e0       	ldi	r20, 0x01	; 1
    2ada:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_COLUMNS_PORT,KPD_COLUMN3_PIN,OUTPUT);
    2ade:	83 e0       	ldi	r24, 0x03	; 3
    2ae0:	67 e0       	ldi	r22, 0x07	; 7
    2ae2:	41 e0       	ldi	r20, 0x01	; 1
    2ae4:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <DIO_voidSetPinDirection>
    //SET COLUMNS HIGH
    DIO_VoidSetPinValue(KPD_COLUMNS_PORT,KPD_COLUMN0_PIN,HIGH);
    2ae8:	83 e0       	ldi	r24, 0x03	; 3
    2aea:	64 e0       	ldi	r22, 0x04	; 4
    2aec:	41 e0       	ldi	r20, 0x01	; 1
    2aee:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
    DIO_VoidSetPinValue(KPD_COLUMNS_PORT,KPD_COLUMN1_PIN,HIGH);
    2af2:	83 e0       	ldi	r24, 0x03	; 3
    2af4:	65 e0       	ldi	r22, 0x05	; 5
    2af6:	41 e0       	ldi	r20, 0x01	; 1
    2af8:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
    DIO_VoidSetPinValue(KPD_COLUMNS_PORT,KPD_COLUMN2_PIN,HIGH);
    2afc:	83 e0       	ldi	r24, 0x03	; 3
    2afe:	66 e0       	ldi	r22, 0x06	; 6
    2b00:	41 e0       	ldi	r20, 0x01	; 1
    2b02:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
    DIO_VoidSetPinValue(KPD_COLUMNS_PORT,KPD_COLUMN3_PIN,HIGH);
    2b06:	83 e0       	ldi	r24, 0x03	; 3
    2b08:	67 e0       	ldi	r22, 0x07	; 7
    2b0a:	41 e0       	ldi	r20, 0x01	; 1
    2b0c:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>


}
    2b10:	cf 91       	pop	r28
    2b12:	df 91       	pop	r29
    2b14:	08 95       	ret

00002b16 <KPD_U8GetPressedKey>:
                                                 

u8 KPD_U8GetPressedKey(void)
{
    2b16:	df 93       	push	r29
    2b18:	cf 93       	push	r28
    2b1a:	00 d0       	rcall	.+0      	; 0x2b1c <KPD_U8GetPressedKey+0x6>
    2b1c:	00 d0       	rcall	.+0      	; 0x2b1e <KPD_U8GetPressedKey+0x8>
    2b1e:	0f 92       	push	r0
    2b20:	cd b7       	in	r28, 0x3d	; 61
    2b22:	de b7       	in	r29, 0x3e	; 62
   //array of colums pins
   static u8 Local_u8Array_of_columns[KPD_COLUMNS_NUMBER]={KPD_COLUMN0_PIN,KPD_COLUMN1_PIN,KPD_COLUMN2_PIN,KPD_COLUMN3_PIN};
   //array of rows pins
   static  u8 Local_U8Array_Of_Rows[KPD_ROWS_NUMBER]={KPD_ROW0_PIN,KPD_ROW1_PIN,KPD_ROW2_PIN,KPD_ROW3_PIN};
   //local variable to take the pressed key
    u8 local_u8Key_pressed= KPD_NOT_PRESSED ;
    2b24:	8f ef       	ldi	r24, 0xFF	; 255
    2b26:	8c 83       	std	Y+4, r24	; 0x04
    u8 Local_u8ColumnCounter ;
    u8 Local_u8RowCounter ;
    u8 local_u8RowValue;
    for(Local_u8ColumnCounter=0 ; Local_u8ColumnCounter < KPD_COLUMNS_NUMBER ; Local_u8ColumnCounter++)
    2b28:	1b 82       	std	Y+3, r1	; 0x03
    2b2a:	57 c0       	rjmp	.+174    	; 0x2bda <KPD_U8GetPressedKey+0xc4>
    {
        //avtivate column to zero
        DIO_VoidSetPinValue(KPD_COLUMNS_PORT,Local_u8Array_of_columns[Local_u8ColumnCounter],LOW);
    2b2c:	8b 81       	ldd	r24, Y+3	; 0x03
    2b2e:	88 2f       	mov	r24, r24
    2b30:	90 e0       	ldi	r25, 0x00	; 0
    2b32:	fc 01       	movw	r30, r24
    2b34:	e4 59       	subi	r30, 0x94	; 148
    2b36:	ff 4f       	sbci	r31, 0xFF	; 255
    2b38:	90 81       	ld	r25, Z
    2b3a:	83 e0       	ldi	r24, 0x03	; 3
    2b3c:	69 2f       	mov	r22, r25
    2b3e:	40 e0       	ldi	r20, 0x00	; 0
    2b40:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
        for(Local_u8RowCounter=0 ; Local_u8RowCounter < KPD_ROWS_NUMBER ; Local_u8RowCounter++)
    2b44:	1a 82       	std	Y+2, r1	; 0x02
    2b46:	37 c0       	rjmp	.+110    	; 0x2bb6 <KPD_U8GetPressedKey+0xa0>
        {
            //search for which key in this row pressed
           local_u8RowValue = DIO_VoidGetPinValue(KPD_ROWS_PORT,Local_U8Array_Of_Rows[Local_u8RowCounter]);
    2b48:	8a 81       	ldd	r24, Y+2	; 0x02
    2b4a:	88 2f       	mov	r24, r24
    2b4c:	90 e0       	ldi	r25, 0x00	; 0
    2b4e:	fc 01       	movw	r30, r24
    2b50:	e8 59       	subi	r30, 0x98	; 152
    2b52:	ff 4f       	sbci	r31, 0xFF	; 255
    2b54:	90 81       	ld	r25, Z
    2b56:	83 e0       	ldi	r24, 0x03	; 3
    2b58:	69 2f       	mov	r22, r25
    2b5a:	0e 94 69 0e 	call	0x1cd2	; 0x1cd2 <DIO_VoidGetPinValue>
    2b5e:	89 83       	std	Y+1, r24	; 0x01
           if(local_u8RowValue== LOW)
    2b60:	89 81       	ldd	r24, Y+1	; 0x01
    2b62:	88 23       	and	r24, r24
    2b64:	29 f5       	brne	.+74     	; 0x2bb0 <KPD_U8GetPressedKey+0x9a>
           {    
        	   local_u8Key_pressed = Local_u8KPDArray[Local_u8RowCounter][Local_u8ColumnCounter];
    2b66:	8a 81       	ldd	r24, Y+2	; 0x02
    2b68:	48 2f       	mov	r20, r24
    2b6a:	50 e0       	ldi	r21, 0x00	; 0
    2b6c:	8b 81       	ldd	r24, Y+3	; 0x03
    2b6e:	28 2f       	mov	r18, r24
    2b70:	30 e0       	ldi	r19, 0x00	; 0
    2b72:	ca 01       	movw	r24, r20
    2b74:	88 0f       	add	r24, r24
    2b76:	99 1f       	adc	r25, r25
    2b78:	88 0f       	add	r24, r24
    2b7a:	99 1f       	adc	r25, r25
    2b7c:	82 0f       	add	r24, r18
    2b7e:	93 1f       	adc	r25, r19
    2b80:	fc 01       	movw	r30, r24
    2b82:	e0 59       	subi	r30, 0x90	; 144
    2b84:	ff 4f       	sbci	r31, 0xFF	; 255
    2b86:	80 81       	ld	r24, Z
    2b88:	8c 83       	std	Y+4, r24	; 0x04
    2b8a:	0c c0       	rjmp	.+24     	; 0x2ba4 <KPD_U8GetPressedKey+0x8e>
                while(local_u8RowValue==LOW)
                {
                    local_u8RowValue = DIO_VoidGetPinValue(KPD_ROWS_PORT,Local_U8Array_Of_Rows[Local_u8RowCounter]);
    2b8c:	8a 81       	ldd	r24, Y+2	; 0x02
    2b8e:	88 2f       	mov	r24, r24
    2b90:	90 e0       	ldi	r25, 0x00	; 0
    2b92:	fc 01       	movw	r30, r24
    2b94:	e8 59       	subi	r30, 0x98	; 152
    2b96:	ff 4f       	sbci	r31, 0xFF	; 255
    2b98:	90 81       	ld	r25, Z
    2b9a:	83 e0       	ldi	r24, 0x03	; 3
    2b9c:	69 2f       	mov	r22, r25
    2b9e:	0e 94 69 0e 	call	0x1cd2	; 0x1cd2 <DIO_VoidGetPinValue>
    2ba2:	89 83       	std	Y+1, r24	; 0x01
            //search for which key in this row pressed
           local_u8RowValue = DIO_VoidGetPinValue(KPD_ROWS_PORT,Local_U8Array_Of_Rows[Local_u8RowCounter]);
           if(local_u8RowValue== LOW)
           {    
        	   local_u8Key_pressed = Local_u8KPDArray[Local_u8RowCounter][Local_u8ColumnCounter];
                while(local_u8RowValue==LOW)
    2ba4:	89 81       	ldd	r24, Y+1	; 0x01
    2ba6:	88 23       	and	r24, r24
    2ba8:	89 f3       	breq	.-30     	; 0x2b8c <KPD_U8GetPressedKey+0x76>
                {
                    local_u8RowValue = DIO_VoidGetPinValue(KPD_ROWS_PORT,Local_U8Array_Of_Rows[Local_u8RowCounter]);
                }

                return  local_u8Key_pressed ;
    2baa:	8c 81       	ldd	r24, Y+4	; 0x04
    2bac:	8d 83       	std	Y+5, r24	; 0x05
    2bae:	1b c0       	rjmp	.+54     	; 0x2be6 <KPD_U8GetPressedKey+0xd0>
    u8 local_u8RowValue;
    for(Local_u8ColumnCounter=0 ; Local_u8ColumnCounter < KPD_COLUMNS_NUMBER ; Local_u8ColumnCounter++)
    {
        //avtivate column to zero
        DIO_VoidSetPinValue(KPD_COLUMNS_PORT,Local_u8Array_of_columns[Local_u8ColumnCounter],LOW);
        for(Local_u8RowCounter=0 ; Local_u8RowCounter < KPD_ROWS_NUMBER ; Local_u8RowCounter++)
    2bb0:	8a 81       	ldd	r24, Y+2	; 0x02
    2bb2:	8f 5f       	subi	r24, 0xFF	; 255
    2bb4:	8a 83       	std	Y+2, r24	; 0x02
    2bb6:	8a 81       	ldd	r24, Y+2	; 0x02
    2bb8:	84 30       	cpi	r24, 0x04	; 4
    2bba:	30 f2       	brcs	.-116    	; 0x2b48 <KPD_U8GetPressedKey+0x32>

           }

        }
        //deactivate column to high
        DIO_VoidSetPinValue(KPD_COLUMNS_PORT,Local_u8Array_of_columns[Local_u8ColumnCounter],HIGH);
    2bbc:	8b 81       	ldd	r24, Y+3	; 0x03
    2bbe:	88 2f       	mov	r24, r24
    2bc0:	90 e0       	ldi	r25, 0x00	; 0
    2bc2:	fc 01       	movw	r30, r24
    2bc4:	e4 59       	subi	r30, 0x94	; 148
    2bc6:	ff 4f       	sbci	r31, 0xFF	; 255
    2bc8:	90 81       	ld	r25, Z
    2bca:	83 e0       	ldi	r24, 0x03	; 3
    2bcc:	69 2f       	mov	r22, r25
    2bce:	41 e0       	ldi	r20, 0x01	; 1
    2bd0:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
   //local variable to take the pressed key
    u8 local_u8Key_pressed= KPD_NOT_PRESSED ;
    u8 Local_u8ColumnCounter ;
    u8 Local_u8RowCounter ;
    u8 local_u8RowValue;
    for(Local_u8ColumnCounter=0 ; Local_u8ColumnCounter < KPD_COLUMNS_NUMBER ; Local_u8ColumnCounter++)
    2bd4:	8b 81       	ldd	r24, Y+3	; 0x03
    2bd6:	8f 5f       	subi	r24, 0xFF	; 255
    2bd8:	8b 83       	std	Y+3, r24	; 0x03
    2bda:	8b 81       	ldd	r24, Y+3	; 0x03
    2bdc:	84 30       	cpi	r24, 0x04	; 4
    2bde:	08 f4       	brcc	.+2      	; 0x2be2 <KPD_U8GetPressedKey+0xcc>
    2be0:	a5 cf       	rjmp	.-182    	; 0x2b2c <KPD_U8GetPressedKey+0x16>
        //deactivate column to high
        DIO_VoidSetPinValue(KPD_COLUMNS_PORT,Local_u8Array_of_columns[Local_u8ColumnCounter],HIGH);

    }

    return local_u8Key_pressed ;
    2be2:	8c 81       	ldd	r24, Y+4	; 0x04
    2be4:	8d 83       	std	Y+5, r24	; 0x05
    2be6:	8d 81       	ldd	r24, Y+5	; 0x05
}
    2be8:	0f 90       	pop	r0
    2bea:	0f 90       	pop	r0
    2bec:	0f 90       	pop	r0
    2bee:	0f 90       	pop	r0
    2bf0:	0f 90       	pop	r0
    2bf2:	cf 91       	pop	r28
    2bf4:	df 91       	pop	r29
    2bf6:	08 95       	ret

00002bf8 <main>:
#include  "../MCAL/SPI/SPI_interface.h"
#define  F_CPU 8000000UL


u32 main (void)
{
    2bf8:	df 93       	push	r29
    2bfa:	cf 93       	push	r28
    2bfc:	0f 92       	push	r0
    2bfe:	cd b7       	in	r28, 0x3d	; 61
    2c00:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinDirection(DIO_PORTB,PIN5,INPUT);
    2c02:	81 e0       	ldi	r24, 0x01	; 1
    2c04:	65 e0       	ldi	r22, 0x05	; 5
    2c06:	40 e0       	ldi	r20, 0x00	; 0
    2c08:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_PORTB,PIN6,OUTPUT);
    2c0c:	81 e0       	ldi	r24, 0x01	; 1
    2c0e:	66 e0       	ldi	r22, 0x06	; 6
    2c10:	41 e0       	ldi	r20, 0x01	; 1
    2c12:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_PORTB,PIN7,INPUT);
    2c16:	81 e0       	ldi	r24, 0x01	; 1
    2c18:	67 e0       	ldi	r22, 0x07	; 7
    2c1a:	40 e0       	ldi	r20, 0x00	; 0
    2c1c:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <DIO_voidSetPinDirection>


	/*  led port */
	DIO_voidSetPinDirection(DIO_PORTA,PIN0 ,OUTPUT);
    2c20:	80 e0       	ldi	r24, 0x00	; 0
    2c22:	60 e0       	ldi	r22, 0x00	; 0
    2c24:	41 e0       	ldi	r20, 0x01	; 1
    2c26:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <DIO_voidSetPinDirection>

	SPI_VoidSlaveInit();
    2c2a:	0e 94 8a 09 	call	0x1314	; 0x1314 <SPI_VoidSlaveInit>

	u8 data =0 ;
    2c2e:	19 82       	std	Y+1, r1	; 0x01

	//_delay_ms(500);

	while(1)
	{
		data=SPI_u8SendReceive(255);
    2c30:	8f ef       	ldi	r24, 0xFF	; 255
    2c32:	0e 94 b4 09 	call	0x1368	; 0x1368 <SPI_u8SendReceive>
    2c36:	89 83       	std	Y+1, r24	; 0x01
		if(data == 10)
    2c38:	89 81       	ldd	r24, Y+1	; 0x01
    2c3a:	8a 30       	cpi	r24, 0x0A	; 10
    2c3c:	31 f4       	brne	.+12     	; 0x2c4a <main+0x52>
		{
			DIO_VoidSetPinValue(DIO_PORTA,PIN0,HIGH);
    2c3e:	80 e0       	ldi	r24, 0x00	; 0
    2c40:	60 e0       	ldi	r22, 0x00	; 0
    2c42:	41 e0       	ldi	r20, 0x01	; 1
    2c44:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
    2c48:	f3 cf       	rjmp	.-26     	; 0x2c30 <main+0x38>
		}
		else if (data == 20 )
    2c4a:	89 81       	ldd	r24, Y+1	; 0x01
    2c4c:	84 31       	cpi	r24, 0x14	; 20
    2c4e:	81 f7       	brne	.-32     	; 0x2c30 <main+0x38>
		{
			DIO_VoidSetPinValue(DIO_PORTA,PIN0,LOW);
    2c50:	80 e0       	ldi	r24, 0x00	; 0
    2c52:	60 e0       	ldi	r22, 0x00	; 0
    2c54:	40 e0       	ldi	r20, 0x00	; 0
    2c56:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_VoidSetPinValue>
    2c5a:	ea cf       	rjmp	.-44     	; 0x2c30 <main+0x38>

00002c5c <__mulsi3>:
    2c5c:	62 9f       	mul	r22, r18
    2c5e:	d0 01       	movw	r26, r0
    2c60:	73 9f       	mul	r23, r19
    2c62:	f0 01       	movw	r30, r0
    2c64:	82 9f       	mul	r24, r18
    2c66:	e0 0d       	add	r30, r0
    2c68:	f1 1d       	adc	r31, r1
    2c6a:	64 9f       	mul	r22, r20
    2c6c:	e0 0d       	add	r30, r0
    2c6e:	f1 1d       	adc	r31, r1
    2c70:	92 9f       	mul	r25, r18
    2c72:	f0 0d       	add	r31, r0
    2c74:	83 9f       	mul	r24, r19
    2c76:	f0 0d       	add	r31, r0
    2c78:	74 9f       	mul	r23, r20
    2c7a:	f0 0d       	add	r31, r0
    2c7c:	65 9f       	mul	r22, r21
    2c7e:	f0 0d       	add	r31, r0
    2c80:	99 27       	eor	r25, r25
    2c82:	72 9f       	mul	r23, r18
    2c84:	b0 0d       	add	r27, r0
    2c86:	e1 1d       	adc	r30, r1
    2c88:	f9 1f       	adc	r31, r25
    2c8a:	63 9f       	mul	r22, r19
    2c8c:	b0 0d       	add	r27, r0
    2c8e:	e1 1d       	adc	r30, r1
    2c90:	f9 1f       	adc	r31, r25
    2c92:	bd 01       	movw	r22, r26
    2c94:	cf 01       	movw	r24, r30
    2c96:	11 24       	eor	r1, r1
    2c98:	08 95       	ret

00002c9a <__udivmodhi4>:
    2c9a:	aa 1b       	sub	r26, r26
    2c9c:	bb 1b       	sub	r27, r27
    2c9e:	51 e1       	ldi	r21, 0x11	; 17
    2ca0:	07 c0       	rjmp	.+14     	; 0x2cb0 <__udivmodhi4_ep>

00002ca2 <__udivmodhi4_loop>:
    2ca2:	aa 1f       	adc	r26, r26
    2ca4:	bb 1f       	adc	r27, r27
    2ca6:	a6 17       	cp	r26, r22
    2ca8:	b7 07       	cpc	r27, r23
    2caa:	10 f0       	brcs	.+4      	; 0x2cb0 <__udivmodhi4_ep>
    2cac:	a6 1b       	sub	r26, r22
    2cae:	b7 0b       	sbc	r27, r23

00002cb0 <__udivmodhi4_ep>:
    2cb0:	88 1f       	adc	r24, r24
    2cb2:	99 1f       	adc	r25, r25
    2cb4:	5a 95       	dec	r21
    2cb6:	a9 f7       	brne	.-22     	; 0x2ca2 <__udivmodhi4_loop>
    2cb8:	80 95       	com	r24
    2cba:	90 95       	com	r25
    2cbc:	bc 01       	movw	r22, r24
    2cbe:	cd 01       	movw	r24, r26
    2cc0:	08 95       	ret

00002cc2 <__divmodhi4>:
    2cc2:	97 fb       	bst	r25, 7
    2cc4:	09 2e       	mov	r0, r25
    2cc6:	07 26       	eor	r0, r23
    2cc8:	0a d0       	rcall	.+20     	; 0x2cde <__divmodhi4_neg1>
    2cca:	77 fd       	sbrc	r23, 7
    2ccc:	04 d0       	rcall	.+8      	; 0x2cd6 <__divmodhi4_neg2>
    2cce:	e5 df       	rcall	.-54     	; 0x2c9a <__udivmodhi4>
    2cd0:	06 d0       	rcall	.+12     	; 0x2cde <__divmodhi4_neg1>
    2cd2:	00 20       	and	r0, r0
    2cd4:	1a f4       	brpl	.+6      	; 0x2cdc <__divmodhi4_exit>

00002cd6 <__divmodhi4_neg2>:
    2cd6:	70 95       	com	r23
    2cd8:	61 95       	neg	r22
    2cda:	7f 4f       	sbci	r23, 0xFF	; 255

00002cdc <__divmodhi4_exit>:
    2cdc:	08 95       	ret

00002cde <__divmodhi4_neg1>:
    2cde:	f6 f7       	brtc	.-4      	; 0x2cdc <__divmodhi4_exit>
    2ce0:	90 95       	com	r25
    2ce2:	81 95       	neg	r24
    2ce4:	9f 4f       	sbci	r25, 0xFF	; 255
    2ce6:	08 95       	ret

00002ce8 <__udivmodsi4>:
    2ce8:	a1 e2       	ldi	r26, 0x21	; 33
    2cea:	1a 2e       	mov	r1, r26
    2cec:	aa 1b       	sub	r26, r26
    2cee:	bb 1b       	sub	r27, r27
    2cf0:	fd 01       	movw	r30, r26
    2cf2:	0d c0       	rjmp	.+26     	; 0x2d0e <__udivmodsi4_ep>

00002cf4 <__udivmodsi4_loop>:
    2cf4:	aa 1f       	adc	r26, r26
    2cf6:	bb 1f       	adc	r27, r27
    2cf8:	ee 1f       	adc	r30, r30
    2cfa:	ff 1f       	adc	r31, r31
    2cfc:	a2 17       	cp	r26, r18
    2cfe:	b3 07       	cpc	r27, r19
    2d00:	e4 07       	cpc	r30, r20
    2d02:	f5 07       	cpc	r31, r21
    2d04:	20 f0       	brcs	.+8      	; 0x2d0e <__udivmodsi4_ep>
    2d06:	a2 1b       	sub	r26, r18
    2d08:	b3 0b       	sbc	r27, r19
    2d0a:	e4 0b       	sbc	r30, r20
    2d0c:	f5 0b       	sbc	r31, r21

00002d0e <__udivmodsi4_ep>:
    2d0e:	66 1f       	adc	r22, r22
    2d10:	77 1f       	adc	r23, r23
    2d12:	88 1f       	adc	r24, r24
    2d14:	99 1f       	adc	r25, r25
    2d16:	1a 94       	dec	r1
    2d18:	69 f7       	brne	.-38     	; 0x2cf4 <__udivmodsi4_loop>
    2d1a:	60 95       	com	r22
    2d1c:	70 95       	com	r23
    2d1e:	80 95       	com	r24
    2d20:	90 95       	com	r25
    2d22:	9b 01       	movw	r18, r22
    2d24:	ac 01       	movw	r20, r24
    2d26:	bd 01       	movw	r22, r26
    2d28:	cf 01       	movw	r24, r30
    2d2a:	08 95       	ret

00002d2c <__prologue_saves__>:
    2d2c:	2f 92       	push	r2
    2d2e:	3f 92       	push	r3
    2d30:	4f 92       	push	r4
    2d32:	5f 92       	push	r5
    2d34:	6f 92       	push	r6
    2d36:	7f 92       	push	r7
    2d38:	8f 92       	push	r8
    2d3a:	9f 92       	push	r9
    2d3c:	af 92       	push	r10
    2d3e:	bf 92       	push	r11
    2d40:	cf 92       	push	r12
    2d42:	df 92       	push	r13
    2d44:	ef 92       	push	r14
    2d46:	ff 92       	push	r15
    2d48:	0f 93       	push	r16
    2d4a:	1f 93       	push	r17
    2d4c:	cf 93       	push	r28
    2d4e:	df 93       	push	r29
    2d50:	cd b7       	in	r28, 0x3d	; 61
    2d52:	de b7       	in	r29, 0x3e	; 62
    2d54:	ca 1b       	sub	r28, r26
    2d56:	db 0b       	sbc	r29, r27
    2d58:	0f b6       	in	r0, 0x3f	; 63
    2d5a:	f8 94       	cli
    2d5c:	de bf       	out	0x3e, r29	; 62
    2d5e:	0f be       	out	0x3f, r0	; 63
    2d60:	cd bf       	out	0x3d, r28	; 61
    2d62:	09 94       	ijmp

00002d64 <__epilogue_restores__>:
    2d64:	2a 88       	ldd	r2, Y+18	; 0x12
    2d66:	39 88       	ldd	r3, Y+17	; 0x11
    2d68:	48 88       	ldd	r4, Y+16	; 0x10
    2d6a:	5f 84       	ldd	r5, Y+15	; 0x0f
    2d6c:	6e 84       	ldd	r6, Y+14	; 0x0e
    2d6e:	7d 84       	ldd	r7, Y+13	; 0x0d
    2d70:	8c 84       	ldd	r8, Y+12	; 0x0c
    2d72:	9b 84       	ldd	r9, Y+11	; 0x0b
    2d74:	aa 84       	ldd	r10, Y+10	; 0x0a
    2d76:	b9 84       	ldd	r11, Y+9	; 0x09
    2d78:	c8 84       	ldd	r12, Y+8	; 0x08
    2d7a:	df 80       	ldd	r13, Y+7	; 0x07
    2d7c:	ee 80       	ldd	r14, Y+6	; 0x06
    2d7e:	fd 80       	ldd	r15, Y+5	; 0x05
    2d80:	0c 81       	ldd	r16, Y+4	; 0x04
    2d82:	1b 81       	ldd	r17, Y+3	; 0x03
    2d84:	aa 81       	ldd	r26, Y+2	; 0x02
    2d86:	b9 81       	ldd	r27, Y+1	; 0x01
    2d88:	ce 0f       	add	r28, r30
    2d8a:	d1 1d       	adc	r29, r1
    2d8c:	0f b6       	in	r0, 0x3f	; 63
    2d8e:	f8 94       	cli
    2d90:	de bf       	out	0x3e, r29	; 62
    2d92:	0f be       	out	0x3f, r0	; 63
    2d94:	cd bf       	out	0x3d, r28	; 61
    2d96:	ed 01       	movw	r28, r26
    2d98:	08 95       	ret

00002d9a <_exit>:
    2d9a:	f8 94       	cli

00002d9c <__stop_program>:
    2d9c:	ff cf       	rjmp	.-2      	; 0x2d9c <__stop_program>
