// Seed: 2530504544
module module_0 #(
    parameter id_6 = 32'd0
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  wire _id_6;
  assign id_3 = id_5;
  wire [-1 'b0 : -1 'b0 -  id_6] id_7;
  assign id_3[-1] = id_3;
  wire id_8;
  assign id_4 = id_3 ? id_2 : id_7;
  parameter id_9 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output logic [7:0] id_3;
  inout tri1 id_2;
  output wire id_1;
  parameter id_9 = 1;
  assign id_8 = id_9[1'd0];
  always @(posedge id_5 or posedge -1) begin : LABEL_0
    return -1;
  end
  logic id_10;
  parameter id_11 = 1;
  wire [1 'd0 : 1] id_12;
  assign id_2 = -1;
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_9,
      id_7,
      id_5
  );
  wire id_15;
endmodule
