	component lab4_cpu is
		port (
			clk_clk                                 : in  std_logic                    := 'X';             -- clk
			reset_reset_n                           : in  std_logic                    := 'X';             -- reset_n
			leds_external_connection_export         : out std_logic_vector(7 downto 0);                    -- export
			datatomem_external_connection_export    : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			datatosent_external_connection_export   : out std_logic_vector(7 downto 0);                    -- export
			charsent_external_connection_export     : in  std_logic                    := 'X';             -- export
			charreceived_external_connection_export : in  std_logic                    := 'X';             -- export
			transenable_external_connection_export  : out std_logic                                        -- export
		);
	end component lab4_cpu;

