$date
	Mon Jul 12 12:27:14 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testebrench $end
$var wire 1 ! y0 $end
$var reg 1 " clk0 $end
$var reg 1 # ent0 $end
$var reg 1 $ rst0 $end
$scope module analise0 $end
$var wire 1 % D0 $end
$var wire 1 " clk $end
$var wire 1 # ent $end
$var wire 1 $ rst $end
$var wire 1 ! y $end
$var wire 1 & D1 $end
$var reg 1 ' Q0 $end
$var reg 1 ( Q1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
x%
0$
0#
0"
x!
$end
#1
0&
0!
0%
0(
0'
1$
#2
0$
#3
1%
1#
#4
1&
0%
1'
1"
#5
0"
#7
1&
1%
1(
0'
1"
#8
0"
#10
0&
1!
0%
1'
1"
#11
1&
1%
0#
#13
0&
0%
1#
#14
0"
#16
0!
1%
0(
0'
1"
#17
0"
#18
0%
0#
#19
1"
#20
0"
#21
