{"position": "Senior Device Engineer", "company": "Intel Corporation", "profiles": ["Summary Specialized in semiconductor device physics, process integration and characterization. Summary Specialized in semiconductor device physics, process integration and characterization. Specialized in semiconductor device physics, process integration and characterization. Specialized in semiconductor device physics, process integration and characterization. Experience Senior Device Engineer Intel Corporation September 2013  \u2013 Present (2 years) San Francisco Bay Area Working on next generation memory for Solid State Drive Devices Research Intern imec November 2012  \u2013  January 2013  (3 months) Belgium Worked in Logic Device Development Group Graduate Research Assistant University of Texas at Austin 2008  \u2013  2013  (5 years) Austin, Texas Area \u2022 Investigated III-V high-k metal gate transistor for high-speed low-power logic application.  \n\u2022 Designed and demonstrated novel device architectures including quantum well (QWFETs), gate-all-around (GAAFETs) and tunneling (TFETs) field effect transistors.  \n\u2022 Developed process flow for planar and nanowire GAA III-V high-k metal gate transistor. Device Research Intern IBM May 2012  \u2013  October 2012  (6 months) Yorktown Height, NY Worked in HK/MG Characterization and Reliability Group Device Engineer Intern PrivaTran January 2012  \u2013  May 2012  (5 months) Austin, Texas Area Worked on RRAM device development Process Engineer Intern Maxim Integrated Products May 2011  \u2013  August 2011  (4 months) Worked in Wafer Level Packaging Group Teaching Assistant University of Texas at Austin August 2008  \u2013  December 2009  (1 year 5 months) \u2022 Assisted undergraduate and graduate level courses in ECE Department including circuit theory, semiconductor device physics and submicron device physics and technology. Undergraduate Research Assistant Tsinghua University May 2007  \u2013  June 2008  (1 year 2 months) Beijing City, China Worked in Computer Aided Design (CAD) group Senior Device Engineer Intel Corporation September 2013  \u2013 Present (2 years) San Francisco Bay Area Working on next generation memory for Solid State Drive Senior Device Engineer Intel Corporation September 2013  \u2013 Present (2 years) San Francisco Bay Area Working on next generation memory for Solid State Drive Devices Research Intern imec November 2012  \u2013  January 2013  (3 months) Belgium Worked in Logic Device Development Group Devices Research Intern imec November 2012  \u2013  January 2013  (3 months) Belgium Worked in Logic Device Development Group Graduate Research Assistant University of Texas at Austin 2008  \u2013  2013  (5 years) Austin, Texas Area \u2022 Investigated III-V high-k metal gate transistor for high-speed low-power logic application.  \n\u2022 Designed and demonstrated novel device architectures including quantum well (QWFETs), gate-all-around (GAAFETs) and tunneling (TFETs) field effect transistors.  \n\u2022 Developed process flow for planar and nanowire GAA III-V high-k metal gate transistor. Graduate Research Assistant University of Texas at Austin 2008  \u2013  2013  (5 years) Austin, Texas Area \u2022 Investigated III-V high-k metal gate transistor for high-speed low-power logic application.  \n\u2022 Designed and demonstrated novel device architectures including quantum well (QWFETs), gate-all-around (GAAFETs) and tunneling (TFETs) field effect transistors.  \n\u2022 Developed process flow for planar and nanowire GAA III-V high-k metal gate transistor. Device Research Intern IBM May 2012  \u2013  October 2012  (6 months) Yorktown Height, NY Worked in HK/MG Characterization and Reliability Group Device Research Intern IBM May 2012  \u2013  October 2012  (6 months) Yorktown Height, NY Worked in HK/MG Characterization and Reliability Group Device Engineer Intern PrivaTran January 2012  \u2013  May 2012  (5 months) Austin, Texas Area Worked on RRAM device development Device Engineer Intern PrivaTran January 2012  \u2013  May 2012  (5 months) Austin, Texas Area Worked on RRAM device development Process Engineer Intern Maxim Integrated Products May 2011  \u2013  August 2011  (4 months) Worked in Wafer Level Packaging Group Process Engineer Intern Maxim Integrated Products May 2011  \u2013  August 2011  (4 months) Worked in Wafer Level Packaging Group Teaching Assistant University of Texas at Austin August 2008  \u2013  December 2009  (1 year 5 months) \u2022 Assisted undergraduate and graduate level courses in ECE Department including circuit theory, semiconductor device physics and submicron device physics and technology. Teaching Assistant University of Texas at Austin August 2008  \u2013  December 2009  (1 year 5 months) \u2022 Assisted undergraduate and graduate level courses in ECE Department including circuit theory, semiconductor device physics and submicron device physics and technology. Undergraduate Research Assistant Tsinghua University May 2007  \u2013  June 2008  (1 year 2 months) Beijing City, China Worked in Computer Aided Design (CAD) group Undergraduate Research Assistant Tsinghua University May 2007  \u2013  June 2008  (1 year 2 months) Beijing City, China Worked in Computer Aided Design (CAD) group Languages   Skills Characterization Semiconductors CMOS Electronics Physics Semiconductor... Metrology Signal Processing Process Integration Simulations Low-power Design Thin Films Nanotechnology AFM Skills  Characterization Semiconductors CMOS Electronics Physics Semiconductor... Metrology Signal Processing Process Integration Simulations Low-power Design Thin Films Nanotechnology AFM Characterization Semiconductors CMOS Electronics Physics Semiconductor... Metrology Signal Processing Process Integration Simulations Low-power Design Thin Films Nanotechnology AFM Characterization Semiconductors CMOS Electronics Physics Semiconductor... Metrology Signal Processing Process Integration Simulations Low-power Design Thin Films Nanotechnology AFM Education The University of Texas at Austin PhD,  Electrical and Computer Engineering 2008  \u2013 2013 Tsinghua University B.S.,  Electrical Engineering 2004  \u2013 2008 The University of Texas at Austin PhD,  Electrical and Computer Engineering 2008  \u2013 2013 The University of Texas at Austin PhD,  Electrical and Computer Engineering 2008  \u2013 2013 The University of Texas at Austin PhD,  Electrical and Computer Engineering 2008  \u2013 2013 Tsinghua University B.S.,  Electrical Engineering 2004  \u2013 2008 Tsinghua University B.S.,  Electrical Engineering 2004  \u2013 2008 Tsinghua University B.S.,  Electrical Engineering 2004  \u2013 2008 Honors & Awards ", "Experience Senior Device Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Santa Clara, California Graduate Assistant Vanderbilt University July 2010  \u2013  July 2014  (4 years 1 month) \u2013 Worked in the Radiation Effects and Reliability group, under Dr. Ron Schrimpf, researching \ndevice level effects from single-event strikes \n\u2013 Characterized emerging memory technologies to assess radiation reliability \n\u2013 Pioneered new single-event testing sources including focused x-ray at Argonne National Lab \n\u2013 Designed custom data acquisition and processing code for high speed measurements \n\u2013 Setup and managed an Owncloud server for group cloud backup and sync of crucial research \ndata Graduate Engineering Intern Intel Corporation May 2012  \u2013  August 2012  (4 months) Portland, Oregon Area \u2013 Quality Assurance and Reliability: Radiation Effects in Microelectronics \n\u2013 Worked with device simulations to improve Single Event Rate predictions in product designs \n\u2013 Worked with combinational logic simulations to produce accurate Single-Event Upset rates Electrical Engineer Griffin Technology May 2007  \u2013  August 2010  (3 years 4 months) \u2013 Designed and managed quality assurance for 'TuneJuice' which was sold nationwide \n\u2013 Managed sustaining engineering efforts on actively sold products Senior Device Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Santa Clara, California Senior Device Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Santa Clara, California Graduate Assistant Vanderbilt University July 2010  \u2013  July 2014  (4 years 1 month) \u2013 Worked in the Radiation Effects and Reliability group, under Dr. Ron Schrimpf, researching \ndevice level effects from single-event strikes \n\u2013 Characterized emerging memory technologies to assess radiation reliability \n\u2013 Pioneered new single-event testing sources including focused x-ray at Argonne National Lab \n\u2013 Designed custom data acquisition and processing code for high speed measurements \n\u2013 Setup and managed an Owncloud server for group cloud backup and sync of crucial research \ndata Graduate Assistant Vanderbilt University July 2010  \u2013  July 2014  (4 years 1 month) \u2013 Worked in the Radiation Effects and Reliability group, under Dr. Ron Schrimpf, researching \ndevice level effects from single-event strikes \n\u2013 Characterized emerging memory technologies to assess radiation reliability \n\u2013 Pioneered new single-event testing sources including focused x-ray at Argonne National Lab \n\u2013 Designed custom data acquisition and processing code for high speed measurements \n\u2013 Setup and managed an Owncloud server for group cloud backup and sync of crucial research \ndata Graduate Engineering Intern Intel Corporation May 2012  \u2013  August 2012  (4 months) Portland, Oregon Area \u2013 Quality Assurance and Reliability: Radiation Effects in Microelectronics \n\u2013 Worked with device simulations to improve Single Event Rate predictions in product designs \n\u2013 Worked with combinational logic simulations to produce accurate Single-Event Upset rates Graduate Engineering Intern Intel Corporation May 2012  \u2013  August 2012  (4 months) Portland, Oregon Area \u2013 Quality Assurance and Reliability: Radiation Effects in Microelectronics \n\u2013 Worked with device simulations to improve Single Event Rate predictions in product designs \n\u2013 Worked with combinational logic simulations to produce accurate Single-Event Upset rates Electrical Engineer Griffin Technology May 2007  \u2013  August 2010  (3 years 4 months) \u2013 Designed and managed quality assurance for 'TuneJuice' which was sold nationwide \n\u2013 Managed sustaining engineering efforts on actively sold products Electrical Engineer Griffin Technology May 2007  \u2013  August 2010  (3 years 4 months) \u2013 Designed and managed quality assurance for 'TuneJuice' which was sold nationwide \n\u2013 Managed sustaining engineering efforts on actively sold products Skills Simulations Synopsys tools Matlab High Speed Measurements Solid State Physics Two-photon Absorption Focused Xray Heavy-ion Testing Emerging Memory... RRAM Characterization Physics Electrical Engineering Testing C++ Embedded Systems Labview See 2+ \u00a0 \u00a0 See less Skills  Simulations Synopsys tools Matlab High Speed Measurements Solid State Physics Two-photon Absorption Focused Xray Heavy-ion Testing Emerging Memory... RRAM Characterization Physics Electrical Engineering Testing C++ Embedded Systems Labview See 2+ \u00a0 \u00a0 See less Simulations Synopsys tools Matlab High Speed Measurements Solid State Physics Two-photon Absorption Focused Xray Heavy-ion Testing Emerging Memory... RRAM Characterization Physics Electrical Engineering Testing C++ Embedded Systems Labview See 2+ \u00a0 \u00a0 See less Simulations Synopsys tools Matlab High Speed Measurements Solid State Physics Two-photon Absorption Focused Xray Heavy-ion Testing Emerging Memory... RRAM Characterization Physics Electrical Engineering Testing C++ Embedded Systems Labview See 2+ \u00a0 \u00a0 See less Education Vanderbilt University Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering , 3.78 2012  \u2013 2014 \u2013 First characterization of single event upsets in RRAM technologies for radiation environments \n\u2013 10 publications and 10 conference presentations Vanderbilt University Master's Degree,  Electrical and Electronics Engineering , 3.72 2010  \u2013 2012 \u2013 Emphasis on single-event pulse shape transient calculations for terrestrial environments \n\u2013 Utilized MRED (Monet Carlo Radiative Energy Deposition) in conjunction with Cadence to \nimplement a novel compact model for single event charge collection Tennessee Technological University B.S.,  Electrical Engineering 2005  \u2013 2010 \u2013 Emphasis on device physics \n\u2013 Cum Laude, Tau Beta Pi Honor Society \n\u2013 Undergraduate Research relating to Dielectric Breakdown in Current Transformers \nand Physical Phenomena \n\u2013 President and founding member of Tennessee Tech\u2018s only community service \norganization Activities and Societies:\u00a0 Tau Beta Pi\nXi\nWho's Who Vanderbilt University Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering , 3.78 2012  \u2013 2014 \u2013 First characterization of single event upsets in RRAM technologies for radiation environments \n\u2013 10 publications and 10 conference presentations Vanderbilt University Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering , 3.78 2012  \u2013 2014 \u2013 First characterization of single event upsets in RRAM technologies for radiation environments \n\u2013 10 publications and 10 conference presentations Vanderbilt University Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering , 3.78 2012  \u2013 2014 \u2013 First characterization of single event upsets in RRAM technologies for radiation environments \n\u2013 10 publications and 10 conference presentations Vanderbilt University Master's Degree,  Electrical and Electronics Engineering , 3.72 2010  \u2013 2012 \u2013 Emphasis on single-event pulse shape transient calculations for terrestrial environments \n\u2013 Utilized MRED (Monet Carlo Radiative Energy Deposition) in conjunction with Cadence to \nimplement a novel compact model for single event charge collection Vanderbilt University Master's Degree,  Electrical and Electronics Engineering , 3.72 2010  \u2013 2012 \u2013 Emphasis on single-event pulse shape transient calculations for terrestrial environments \n\u2013 Utilized MRED (Monet Carlo Radiative Energy Deposition) in conjunction with Cadence to \nimplement a novel compact model for single event charge collection Vanderbilt University Master's Degree,  Electrical and Electronics Engineering , 3.72 2010  \u2013 2012 \u2013 Emphasis on single-event pulse shape transient calculations for terrestrial environments \n\u2013 Utilized MRED (Monet Carlo Radiative Energy Deposition) in conjunction with Cadence to \nimplement a novel compact model for single event charge collection Tennessee Technological University B.S.,  Electrical Engineering 2005  \u2013 2010 \u2013 Emphasis on device physics \n\u2013 Cum Laude, Tau Beta Pi Honor Society \n\u2013 Undergraduate Research relating to Dielectric Breakdown in Current Transformers \nand Physical Phenomena \n\u2013 President and founding member of Tennessee Tech\u2018s only community service \norganization Activities and Societies:\u00a0 Tau Beta Pi\nXi\nWho's Who Tennessee Technological University B.S.,  Electrical Engineering 2005  \u2013 2010 \u2013 Emphasis on device physics \n\u2013 Cum Laude, Tau Beta Pi Honor Society \n\u2013 Undergraduate Research relating to Dielectric Breakdown in Current Transformers \nand Physical Phenomena \n\u2013 President and founding member of Tennessee Tech\u2018s only community service \norganization Activities and Societies:\u00a0 Tau Beta Pi\nXi\nWho's Who Tennessee Technological University B.S.,  Electrical Engineering 2005  \u2013 2010 \u2013 Emphasis on device physics \n\u2013 Cum Laude, Tau Beta Pi Honor Society \n\u2013 Undergraduate Research relating to Dielectric Breakdown in Current Transformers \nand Physical Phenomena \n\u2013 President and founding member of Tennessee Tech\u2018s only community service \norganization Activities and Societies:\u00a0 Tau Beta Pi\nXi\nWho's Who ", "Summary Specialties: Device physics, fabrication, and characterization techniques. Summary Specialties: Device physics, fabrication, and characterization techniques. Specialties: Device physics, fabrication, and characterization techniques. Specialties: Device physics, fabrication, and characterization techniques. Experience Senior Device Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) San Francisco Bay Area Next Generation NAND Device/Array Engineering. Graduate Student Researcher UC Berkeley 2008  \u2013  2014  (6 years) San Francisco Bay Area Device Research Intern Sumitomo Electric Industries, Ltd. June 2013  \u2013  August 2013  (3 months) Osaka, Japan Senior Device Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) San Francisco Bay Area Next Generation NAND Device/Array Engineering. Senior Device Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) San Francisco Bay Area Next Generation NAND Device/Array Engineering. Graduate Student Researcher UC Berkeley 2008  \u2013  2014  (6 years) San Francisco Bay Area Graduate Student Researcher UC Berkeley 2008  \u2013  2014  (6 years) San Francisco Bay Area Device Research Intern Sumitomo Electric Industries, Ltd. June 2013  \u2013  August 2013  (3 months) Osaka, Japan Device Research Intern Sumitomo Electric Industries, Ltd. June 2013  \u2013  August 2013  (3 months) Osaka, Japan Languages   Skills Simulations Matlab Semiconductors Electrical Engineering Scanning Electron... Labview MEMS AFM Nanotechnology Thin Films Characterization Sensors Physics LabVIEW Skills  Simulations Matlab Semiconductors Electrical Engineering Scanning Electron... Labview MEMS AFM Nanotechnology Thin Films Characterization Sensors Physics LabVIEW Simulations Matlab Semiconductors Electrical Engineering Scanning Electron... Labview MEMS AFM Nanotechnology Thin Films Characterization Sensors Physics LabVIEW Simulations Matlab Semiconductors Electrical Engineering Scanning Electron... Labview MEMS AFM Nanotechnology Thin Films Characterization Sensors Physics LabVIEW Education University of California, Berkeley Ph.D.,  Electrical and Electronics Engineering 2008  \u2013 2014 Tsinghua University B.S.,  Electrical Engineering 2003  \u2013 2008 University of California, Berkeley Ph.D.,  Electrical and Electronics Engineering 2008  \u2013 2014 University of California, Berkeley Ph.D.,  Electrical and Electronics Engineering 2008  \u2013 2014 University of California, Berkeley Ph.D.,  Electrical and Electronics Engineering 2008  \u2013 2014 Tsinghua University B.S.,  Electrical Engineering 2003  \u2013 2008 Tsinghua University B.S.,  Electrical Engineering 2003  \u2013 2008 Tsinghua University B.S.,  Electrical Engineering 2003  \u2013 2008 Honors & Awards Best Thesis Award Department of Electrical Engineering at Tsinghua University July 2008 5 out of 350+ theses were awarded Excellent Academic Performance Scholarship Department of Electrical Engineering at Tsinghua University 2007 Best Thesis Award Department of Electrical Engineering at Tsinghua University July 2008 5 out of 350+ theses were awarded Best Thesis Award Department of Electrical Engineering at Tsinghua University July 2008 5 out of 350+ theses were awarded Best Thesis Award Department of Electrical Engineering at Tsinghua University July 2008 5 out of 350+ theses were awarded Excellent Academic Performance Scholarship Department of Electrical Engineering at Tsinghua University 2007 Excellent Academic Performance Scholarship Department of Electrical Engineering at Tsinghua University 2007 Excellent Academic Performance Scholarship Department of Electrical Engineering at Tsinghua University 2007 "]}