# Compile of testbench.v was successful.
# Compile of TPA.vo was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.testfixture -L C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive -L C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera -sdftyp {/u_TPA=C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/TPA_v.sdo}
# vsim -gui work.testfixture -L C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive -L C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera -sdftyp "/u_TPA=C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/TPA_v.sdo" 
# Start time: 12:23:28 on Sep 11,2023
# Loading work.testfixture
# Loading work.TPA
# Loading work.hard_block
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_io_obuf
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_io_ibuf
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_clkctrl
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_mux41
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_ena_reg
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_lcell_comb
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera.dffeas
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/TPA_v.sdo
# Loading instances from TPA_v.sdo
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera.PRIM_GDFF_LOW
# ** Warning: Design size of 33655 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Loading timing data from C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/TPA_v.sdo
# Loading timing data from TPA_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture File: C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_univ_cell-based_final/testbench.v
add wave -position insertpoint sim:/testfixture/u_TPA/*
run -all
#  ----------------------------------------------------------------------
# TEST START !!!
#  ----------------------------------------------------------------------
#   
#  Stage 1. Register Interface Master [ WRITE ] Test ...
#   
#  Stage 1. Result Check ...
#   
#  Stage 1 . PASS!
#   
#  ------------------------------------ 
#  Stage 2. Register Interface Master [ READ + WRITE ] Test ...
#   
#  Stage 2. Result Check ...
#   
#  Stage 2 . PASS!
#   
#  ------------------------------------ 
#  Stage 3. Two-Wire Protocol Slaver [ WRITE ] Test ...
#   
#  Stage 3. Result Check ...
#   
#  Pattern          64 at address          64 Fail!, expected result is e413, but the responsed result is 0000
#  Pattern          65 at address          65 Fail!, expected result is f595, but the responsed result is 0000
#  Pattern          66 at address          66 Fail!, expected result is 8c17, but the responsed result is 0000
#  Pattern          67 at address          67 Fail!, expected result is 237d, but the responsed result is 0000
#  Pattern          68 at address          68 Fail!, expected result is 2639, but the responsed result is 0000
#  Pattern          69 at address          69 Fail!, expected result is 41ed, but the responsed result is 0000
#  Pattern          70 at address          70 Fail!, expected result is d73a, but the responsed result is 0000
#  Pattern          71 at address          71 Fail!, expected result is 4119, but the responsed result is 0000
#  Pattern          72 at address          72 Fail!, expected result is d075, but the responsed result is 0000
#  Pattern          73 at address          73 Fail!, expected result is 3e58, but the responsed result is 0000
#  Pattern          74 at address          74 Fail!, expected result is ede5, but the responsed result is 0000
#  Pattern          75 at address          75 Fail!, expected result is 5999, but the responsed result is 0000
#  Pattern          76 at address          76 Fail!, expected result is 3255, but the responsed result is 0000
#  Pattern          77 at address          77 Fail!, expected result is 4048, but the responsed result is 0000
#  Pattern          78 at address          78 Fail!, expected result is 9db6, but the responsed result is 0000
#  Pattern          79 at address          79 Fail!, expected result is 792a, but the responsed result is 0000
#  Pattern          80 at address          80 Fail!, expected result is 5a07, but the responsed result is 0000
#  Pattern          81 at address          81 Fail!, expected result is d4b2, but the responsed result is 0000
#  Pattern          82 at address          82 Fail!, expected result is 95d4, but the responsed result is 0000
#  Pattern          83 at address          83 Fail!, expected result is 8cbb, but the responsed result is 0000
#  Pattern          84 at address          84 Fail!, expected result is eace, but the responsed result is 0000
#  Pattern          85 at address          85 Fail!, expected result is 492d, but the responsed result is 0000
#  Pattern          86 at address          86 Fail!, expected result is c1d8, but the responsed result is 0000
#  Pattern          87 at address          87 Fail!, expected result is c0f5, but the responsed result is 0000
#  Pattern          88 at address          88 Fail!, expected result is 6165, but the responsed result is 0000
#  Pattern          89 at address          89 Fail!, expected result is 915d, but the responsed result is 0000
#  Pattern          90 at address          90 Fail!, expected result is 136c, but the responsed result is 0000
#  Pattern          91 at address          91 Fail!, expected result is 0dd0, but the responsed result is 0000
#  Pattern          92 at address          92 Fail!, expected result is 87e3, but the responsed result is 0000
#  Pattern          93 at address          93 Fail!, expected result is c778, but the responsed result is 0000
#  Pattern          94 at address          94 Fail!, expected result is ef1c, but the responsed result is 0000
#  Pattern          95 at address          95 Fail!, expected result is 2142, but the responsed result is 0000
#  Stage 3 . FAIL!, There are          32 error data in register spaces
#   
#  ------------------------------------ 
#  Stage 4. Two-Wire Protocol Slaver [ READ + WRITE ] Test ...
#   
# Break key hit
# Simulation stop requested.
# End time: 13:32:23 on Sep 11,2023, Elapsed time: 1:08:55
# Errors: 0, Warnings: 3
