<style type="text/css">/*<![CDATA[*/
div.rbtoc1759725520596 {padding: 0px;}
div.rbtoc1759725520596 ul {list-style: none;margin-left: 0px;}
div.rbtoc1759725520596 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class="toc-macro rbtoc1759725520596"><style>[data-colorid=l8lx14dyq4]{color:#006644} html[data-color-mode=dark] [data-colorid=l8lx14dyq4]{color:#99ffdd}[data-colorid=tnk805ciya]{color:#bf2600} html[data-color-mode=dark] [data-colorid=tnk805ciya]{color:#ff6640}[data-colorid=p41cx0zqth]{color:#bf2600} html[data-color-mode=dark] [data-colorid=p41cx0zqth]{color:#ff6640}[data-colorid=exaojlzoxo]{color:#bf2600} html[data-color-mode=dark] [data-colorid=exaojlzoxo]{color:#ff6640}</style>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-History">History</a></li>
<li><a href="#Ncore3.7DMITestplan:-ReviewHistory">Review History</a></li>
<li><a href="#Ncore3.7DMITestplan:-1.Introduction">1. Introduction</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-1.1ArchDoc.">1.1 Arch Doc.</a></li>
<li><a href="#Ncore3.7DMITestplan:-1.2DMIMirco-Arch">1.2 DMI Mirco-Arch</a></li>
<li><a href="#Ncore3.7DMITestplan:-1.3ARM">1.3 ARM</a></li>
<li><a href="#Ncore3.7DMITestplan:-1.4ReferenceDocuments">1.4 Reference Documents</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-2.TestbenchDescription">2. Test bench Description</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-2.1TBdiagram">2.1 TB diagram</a></li>
<li><a href="#Ncore3.7DMITestplan:-2.2ListanddescriptionofTBcomponents">2.2 List and description of TB components</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-2.2.1Monitors">2.2.1 Monitors</a></li>
<li><a href="#Ncore3.7DMITestplan:-2.2.2BFMs">2.2.2 BFMs</a></li>
<li><a href="#Ncore3.7DMITestplan:-2.2.3ScoreboardandAssertion.">2.2.3 Scoreboard and Assertion .</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-2.3QOSfeatureandLatencychecker">2.3 QOS feature and Latency checker</a></li>
<li><a href="#Ncore3.7DMITestplan:-2.4DMIdeadlockduetolackofRB(RequestBuffer)creditsfromDCE.">2.4 DMI deadlock due to lack of RB (Request Buffer) credits from DCE.</a></li>
<li><a href="#Ncore3.7DMITestplan:-2.5PossibledeadlockinDMIwhenresponsechannelsareshared">2.5 Possible deadlock in DMI when response channels are shared</a></li>
<li><a href="#Ncore3.7DMITestplan:-2.6Configurations">2.6 Configurations</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.FeaturesandTestlist">3. Features and Testlist</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.1ArchitecturalFeatures">3.1 Architectural Features</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.1.1CoherentRead(MRDs)">3.1.1 Coherent Read (MRDs)</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.1.1.1MRDMessage">3.1.1.1 MRD Message</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.1.1.1.2StimulusSystemLevelconstraint">3.1.1.1.2 Stimulus System Level constraint</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.1.1.1.3functionalcheck,Coverage">3.1.1.1.3 functional check, Coverage</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.1.1.1.4FunctionalChecks&amp;Coverage(withCMC)">3.1.1.1.4 Functional Checks &amp; Coverage (with CMC)</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.1.1.2MrdRsp">3.1.1.2 MrdRsp</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.1.1.2.1MRDrspBody">3.1.1.2.1 MRDrsp Body</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.1.1.2.2FunctionalChecks,&amp;Coverage">3.1.1.2.2 Functional Checks, &amp; Coverage</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.1.1.3DTRReq">3.1.1.3 DTRReq</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.1.1.3.1FunctionalChecks&amp;Coverage">3.1.1.3.1 Functional Checks &amp; Coverage</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.1.1.4DTRRsp">3.1.1.4 DTRRsp</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.1.1.4.1DTRrspBody">3.1.1.4.1 DTRrsp Body</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.1.1.4.2FunctionalChecks&amp;Coverage">3.1.1.4.2 Functional Checks &amp; Coverage</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.1.2CoherentWrite">3.1.2 Coherent Write</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.1.2.1RBMessage">3.1.2.1 RB Message</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.1.2.1.1RBprotocolupdatein3.6">3.1.2.1.1 RB protocol update in 3.6</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.1.2.1.1.1Stimulus:">3.1.2.1.1.1 Stimulus:</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.1.2.1.1.2Checks&amp;Coverage:">3.1.2.1.1.2 Checks &amp; Coverage:</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.1.2.2RBRrsp">3.1.2.2 RBRrsp</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.1.2.2.1RBRrspBody">3.1.2.2.1 RBRrsp Body</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.1.2.2.2FunctionalChecks&amp;Coverage">3.1.2.2.2 Functional Checks &amp; Coverage</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.1.2.3DTWMessage">3.1.2.3 DTW Message</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.1.2.4DTWrsp">3.1.2.4 DTWrsp</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.1.2.4.1DTWrspBody">3.1.2.4.1 DTWrsp Body</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.1.2.4.2FunctionalChecks&amp;Coverage">3.1.2.4.2 Functional Checks &amp; Coverage</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-" /></li>
<li><a href="#Ncore3.7DMITestplan:-3.1.2.7StimulusSystemLevelconstraint">3.1.2.7 Stimulus System Level constraint</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.1.2.8FunctionalChecks&amp;Coverage">3.1.2.8 Functional Checks &amp; Coverage</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.1.3Non-CoherentRead/Write/CMOs">3.1.3 Non-Coherent Read/Write/CMOs</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.1.3.1CMDReq">3.1.3.1 CMDReq</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.1.3.2StimulusSystemLevelconstraint">3.1.3.2 Stimulus System Level constraint</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.1.3.3DTWMessage">3.1.3.3 DTW Message</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.1.3.4FunctionalChecks&amp;Coverage">3.1.3.4 Functional Checks &amp; Coverage</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.1.3.5FunctionalChecks&amp;Coverage(withCMC)">3.1.3.5 Functional Checks &amp; Coverage (with CMC)</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.1.3.6CMDRsp">3.1.3.6 CMDRsp</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.1.3.6.1CMDrspBody">3.1.3.6.1 CMDrsp Body</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.1.3.6.2FunctionalChecks&amp;Coverage">3.1.3.6.2 Functional Checks &amp; Coverage</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.1.3.7STRreq">3.1.3.7 STRreq</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.1.3.7.1STRreqBody">3.1.3.7.1 STRreq Body</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.1.3.7.2FunctionalChecks&amp;Coverage">3.1.3.7.2 Functional Checks &amp; Coverage</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.1.3.8STRrspmessage">3.1.3.8 STRrsp message</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.1.4Atomictransaction">3.1.4 Atomic transaction</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.1.4.1FunctionalChecks&amp;Coverage">3.1.4.1 Functional Checks &amp; Coverage</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.1.5Scratchpadmemory">3.1.5 Scratchpad memory</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.1.5.1FunctionalChecks&amp;Coverage">3.1.5.1 Functional Checks &amp; Coverage</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.1.6WayPartition">3.1.6 Way Partition</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.1.6.1Functionalchecksandcoverage">3.1.6.1 Functional checks and coverage</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.1.7AddressTranslation">3.1.7 Address Translation</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.1.7.1Functionalchecksandcoverage">3.1.7.1 Functional checks and coverage</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.1.8SmcPolicy">3.1.8 Smc Policy</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.1.8.1Functionalchecksandcoverage">3.1.8.1 Functional checks and coverage</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.1.9AXIbus.">3.1.9 AXI bus .</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.1.9.1functionalcheckandcoverage">3.1.9.1 functional check and coverage</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.1.10DATAAdeptCheck">3.1.10 DATA Adept Check</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.1.10.1Functionalchecksandcoverage">3.1.10.1 Functional checks and coverage</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.1.11PMAVerification">3.1.11 PMA Verification</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.1.12ResiliencyVerification">3.1.12 Resiliency Verification</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.2QOSFeature">3.2 QOS Feature</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.2.1Stimulus">3.2.1 Stimulus</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.2.2Stimuluscombinations">3.2.2 Stimulus combinations</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.2.3FunctionalChecks::(QOSfeature)">3.2.3 Functional Checks:: (QOS feature)</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.3CoherentWriteBufferDoublingtopreventDeadlock">3.3 Coherent Write Buffer Doubling to prevent Deadlock</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.3.1Stimulus">3.3.1 Stimulus</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.3.2StressTestscenarios">3.3.2 Stress Test scenarios</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.3.3FunctionalChecks">3.3.3 Functional Checks</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.4PossibledeadlockinDMIwhenresponsechannelsareshared">3.4 Possible deadlock in DMI when response channels are shared</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.4.1Stimulus">3.4.1 Stimulus</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.5Perfcounter">3.5 Perf counter</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.5.1PMONuArchitecture:">3.5.1 PMON uArchitecture :</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.5.2Latencycounter:">3.5.2 Latency counter :</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.5.3Latencycounterverificationstrategy">3.5.3 Latency counter verification strategy</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.5.4Bandwidthcounters">3.5.4 Bandwidth counters</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.5.5PerfcountertestPlan">3.5.5 Perf counter testPlan</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.5.5.1Stimulus">3.5.5.1 Stimulus</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.5.5.2FunctionalChecks">3.5.5.2 Functional Checks</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.5.5.3FunctionalCoverage">3.5.5.3 Functional Coverage</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.6CSR">3.6 CSR</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.7.ExclusiveMonitor:">3.7. Exclusive Monitor:</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.7.2.ExclusiveMonitorParameters:">3.7.2. Exclusive Monitor Parameters :</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.7.3.BehavioroftheMonitor">3.7.3. Behavior of the Monitor</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.7.4.Stimulus:">3.7.4. Stimulus :</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.7.5.FunctionalChecks">3.7.5. Functional Checks</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.7.6.FunctionalCoverage">3.7.6. Functional Coverage</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.8.AddressHashing">3.8. Address Hashing</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.8.1HashingFunction:">3.8.1 Hashing Function:</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.8.2Checks&amp;Coverage:">3.8.2 Checks &amp; Coverage:</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.9SlowSRAM">3.9 Slow SRAM</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.9.1Configurations:">3.9.1 Configurations:</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.9.2BeatReordering:">3.9.2 Beat Reordering:</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.9.3Checks&amp;Coverage:">3.9.3 Checks &amp; Coverage:</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.10WriteEvictPropagate">3.10 Write Evict Propagate</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.10.1Stimulus:">3.10.1 Stimulus:</a></li>
<li><a href="#Ncore3.7DMITestplan:-3.10.2Checks:">3.10.2 Checks:</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.11GUIbasedaddressbitspecificationtogenerateAwID:">3.11 GUI based address bit specification to generate AwID:</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.11.1Checks:">3.11.1 Checks:</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.12SRAMErrorInjection">3.12 SRAM Error Injection</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DMITestplan:-3.12.1FunctionalChecks">3.12.1 Functional Checks</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DMITestplan:-3.13Plusargdescription:">3.13 Plusarg description:</a></li>
</ul>
</li>
</ul>
</div><h1 id="Ncore3.7DMITestplan:-History">History</h1><div class="table-wrap"><table data-table-width="1800" data-layout="wide" data-local-id="d3824bec-c945-4983-8153-95cd8692f76d" class="confluenceTable"><colgroup><col style="width: 108.0px;" /><col style="width: 210.0px;" /><col style="width: 311.0px;" /><col style="width: 330.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Version</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Date</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Comments</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Author</p></th></tr><tr><td class="confluenceTd"><p>0.1</p></td><td class="confluenceTd"><p>&nbsp;<time datetime="2024-06-26" class="date-past">26 Jun 2024</time></p></td><td class="confluenceTd"><p>Initial Document</p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="6377ef4c3e79f12e572009c2" href="https://arterisip.atlassian.net/wiki/people/6377ef4c3e79f12e572009c2?ref=confluence" target="_blank" data-linked-resource-id="90865694" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Vikram Sundaram</a></p></td></tr><tr><td class="confluenceTd"><p>0.2</p></td><td class="confluenceTd"><p><time datetime="2024-10-17" class="date-past">17 Oct 2024</time> </p></td><td class="confluenceTd"><p>Configuration and diagram updates, cleanup and 3.7 error testing on SRAM</p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="6377ef4c3e79f12e572009c2" href="https://arterisip.atlassian.net/wiki/people/6377ef4c3e79f12e572009c2?ref=confluence" target="_blank" data-linked-resource-id="90865694" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Vikram Sundaram</a> </p></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h1 id="Ncore3.7DMITestplan:-ReviewHistory">Review History</h1><div class="table-wrap"><table data-table-width="1800" data-layout="wide" data-local-id="7756dded-40db-41b8-86ac-3b65b42ed104" class="confluenceTable"><colgroup><col style="width: 48.0px;" /><col style="width: 93.0px;" /><col style="width: 495.0px;" /><col style="width: 324.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Version</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Date</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Attendees</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>0.1</p></td><td class="confluenceTd"><p>&nbsp;<time datetime="2024-10-17" class="date-past">17 Oct 2024</time> </p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;Parity doesn&rsquo;t support double bit error detection, remove it. Ensure SRAM implementation doesn&rsquo;t mess with latency values</p></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="Ncore3.7DMITestplan:-1.Introduction">1. Introduction</h1><h2 id="Ncore3.7DMITestplan:-1.1ArchDoc.">1.1 Arch Doc.</h2><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/569475076/Arch+Ncore+3.7+Docs" data-linked-resource-id="569475076" data-linked-resource-version="84" data-linked-resource-type="page">Arch Ncore 3.7 Docs - Engineering - Confluence (atlassian.net)</a></p><h2 id="Ncore3.7DMITestplan:-1.2DMIMirco-Arch">1.2 DMI Mirco-Arch</h2><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/626982924" rel="nofollow">Ncore 3.7_Micro-Architecture Specifications - Engineering - Confluence (atlassian.net)</a></p><h2 id="Ncore3.7DMITestplan:-1.3ARM">1.3 ARM</h2><p><a class="external-link" href="https://svn.arteris.com/engdocs/trunk/3rd_party/ARM/IHI0022E_amba_axi_and_ace_protocol_spec.pdf?view=log" rel="nofollow">AMBA AXI and ACE Protocol</a></p><h2 id="Ncore3.7DMITestplan:-1.4ReferenceDocuments">1.4 Reference Documents</h2><ol start="1"><li><p>NcoreQosUArchSpec :&nbsp;<a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=30512551&amp;preview=/30512551/42535586/Ncore3.4_DMI%20QOS_specs_2.docx" rel="nofollow">DMI QOS UArch Specs [3.4 release]</a></p></li><li><p>NcoreQosImpArchSpec :&nbsp;<a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163340" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163340</a> </p></li><li><p>DMI deadlock due to RB credit allocated by DCE:&nbsp;&nbsp;

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9018" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_722665559_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-9018" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-9018</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
</p></li><li><p>Transactions Flow:&nbsp;Refer to 3.7 System Specification</p></li><li><p>DMI 3.4 Read Data Buffer Implementation: &nbsp; &nbsp;&nbsp;<a href="https://arterisip.atlassian.net/wiki/pages/viewpageattachments.action?pageId=16171800&amp;preview=%2F16171800%2F16237684%2FDMI%203.4%20Read%20Buffer.pptx" rel="nofollow">DMI Possible deadlock with shared AXI rd/wr response channels</a></p></li><li><p>Ncore Concerto Perf Counter Specification :&nbsp;<a class="external-link" href="https://confluence.arteris.com/display/ENGR/Arch+Ncore+3.4+Docs?preview=/30510577/41386910/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf" rel="nofollow">Perf Counter SPEC</a>&nbsp;&nbsp;&nbsp;&nbsp;</p></li><li><p>Ncore Trace Debug <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159955/Ncore+3.2+Trace+and+Debug+Micro+Architecture+Specification" data-linked-resource-id="16159955" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.2 Trace and Debug Micro Architecture Specification</a></p></li></ol><h1 id="Ncore3.7DMITestplan:-2.TestbenchDescription">2. Test bench Description</h1><h2 id="Ncore3.7DMITestplan:-2.1TBdiagram">2.1 TB diagram</h2><p>&nbsp; </p><p>&nbsp;&nbsp;</p><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" width="1197" src="https://arterisip.atlassian.net/wiki/download/attachments/722665559/Ncore3_System_Diagram.png%3Fversion=1&amp;modificationDate=1543498184937&amp;cacheVersion=1&amp;api=v2&amp;width=711&amp;height=400?api=v2" /></span><p style="text-align: center;"><strong>Fig 1: DMI location within Ncore</strong></p><p style="text-align: center;" /><p /><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="dmi_test.png" width="982" src="https://arterisip.atlassian.net/wiki/download/attachments/722665559/dmi_test.png?api=v2" /></span><p style="text-align: center;"><strong>Fig 2: DMI unit DV TB</strong></p><h2 id="Ncore3.7DMITestplan:-2.2ListanddescriptionofTBcomponents">2.2 List and description of TB components</h2><h3 id="Ncore3.7DMITestplan:-2.2.1Monitors">2.2.1 Monitors</h3><p>&nbsp; &nbsp; &nbsp; &nbsp; SMI system if , Axi if and CCP if monitor are integrated &nbsp;</p><h3 id="Ncore3.7DMITestplan:-2.2.2BFMs">2.2.2 BFMs</h3><p>&nbsp; &nbsp; &nbsp; &nbsp; Master&nbsp; bfm is dmi system bfm which create&nbsp; system level&nbsp; stimulus for DMI, axi is slave agent which is used for system memory,</p><p>&nbsp; &nbsp; &nbsp;&nbsp; which react&nbsp; any Rd/Wr request. Any inter pkt transport delay is simulated by inserting random delay, which can also be controlled by parameter. &nbsp;&nbsp;</p><h3 id="Ncore3.7DMITestplan:-2.2.3ScoreboardandAssertion.">2.2.3 Scoreboard and Assertion .</h3><p>&nbsp; &nbsp; &nbsp;&nbsp; DMI scoreboard check the&nbsp; functionalities of DUT, To check the functionalities CCP scoreboard is enabled, if config has smc.</p><p>&nbsp; &nbsp; &nbsp;&nbsp; SMI&nbsp; interface has assertion to check unexpected single state&nbsp; .</p><p>&nbsp; &nbsp; &nbsp;&nbsp; To check AXI protocol , ARM assertion is used.</p><h2 id="Ncore3.7DMITestplan:-2.3QOSfeatureandLatencychecker">2.3 QOS feature and Latency checker</h2><p>QOS feature will not change the functional behavior / protocol of DMI and no new functional checks proposed. The intent of the QOS feature is to ensure that the DMI functionality is not broken by exercising various combinations of high priority and low priority traffic proposed in the DMI QOS Feature Stimulus combinations section.</p><p>Good to report the average latency for High priority and Low priority traffic as a function of WTT / RTT occupancy to check the effectiveness of the feature implementation.</p><h2 id="Ncore3.7DMITestplan:-2.4DMIdeadlockduetolackofRB(RequestBuffer)creditsfromDCE.">2.4 DMI deadlock due to lack of RB (Request Buffer) credits from DCE.</h2><p>The main goal here is to make sure such scenarios don't exist in our network. This requirement originated from a testbench micro-architecture violation. The violation was strictly related with transactions made of 2 sets of data, the architecture described them as <strong>primary</strong> and <strong>secondary</strong> data. For example,&nbsp;&nbsp;<strong>CmdWrUnqPtl</strong> is one of those types.&nbsp; In this particular case, DMI had received the&nbsp;primary data before the DTWRsp of the secondary data was even sent out.&nbsp; This caused a deadlock, as DMI did not expect to fill up 2 data buffers using 1 credit. There is a specific sequence of events that need to occur for such type of transactions. To understand the actual flow of CmdWrUnqPtl, CmdWrStshPtl or CmdWrAtm&nbsp;transaction in the Arch Spec or may refer to Table (<strong>Transactions flow for 2 sets of data processed)</strong>.</p><h2 id="Ncore3.7DMITestplan:-2.5PossibledeadlockinDMIwhenresponsechannelsareshared">2.5 Possible deadlock in DMI when response channels are shared</h2><p>To understand such deadlock scenario, it would be best to refer to the &quot;DMI 3.4 Read Data Buffer implementation document&quot; (&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171800/DMI+Possible+deadlock+with+shared+AXI+rd+wr+response+channels+Review" data-linked-resource-id="16171800" data-linked-resource-version="4" data-linked-resource-type="page">DMI Possible deadlock with shared AXI rd/wr response channels </a>).&nbsp;&nbsp;DV goal here is to make sure that such behavior will not be encountered after verification is done, whether the following parameter 'useMemRspIntrLv' is configured or not. Such parameter will be implemented by the RTL in the TCL files.</p><ul><li><p>useMemRspIntrLv = 0:&nbsp; indicates that the read buffer module will not be instantiated, as long as the AXI target supports read data interleaving</p></li><li><p>useMemRspIntrLv = 1:&nbsp; indicates that the read buffer module will be instantiated, as long as the AXI target supports read data interleaving</p></li></ul><p>Testcases that will be used to verified this deadlock scenario will have to set the following parameter:: &quot;+k_ace_slave_read_data_interleave_dis&quot;.&nbsp; Here is the definition of such parameter setting::</p><ul><li><p>&quot;0&quot;&nbsp; :&nbsp; enables read data interleaving</p></li><li><p>&quot;1&quot;&nbsp; :&nbsp; disables read data interleaving</p></li></ul><p>&nbsp;<strong>Notes</strong>:: DV and RTL teams agreed on not adding extra configurations to fully verify such implementation. Instead, we will modify the following existing configurations &quot;<strong>config1, config6 and config8</strong>&quot; to support the new requirements.&nbsp;</p><h2 id="Ncore3.7DMITestplan:-2.6Configurations">2.6 Configurations</h2><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="135796f4-8d98-4dcb-8c2d-0944b908d1f5" class="confluenceTable"><colgroup><col style="width: 125.0px;" /><col style="width: 116.0px;" /><col style="width: 116.0px;" /><col style="width: 116.0px;" /><col style="width: 116.0px;" /><col style="width: 116.0px;" /><col style="width: 116.0px;" /><col style="width: 116.0px;" /><col style="width: 116.0px;" /><col style="width: 116.0px;" /><col style="width: 116.0px;" /><col style="width: 116.0px;" /><col style="width: 156.0px;" /><col style="width: 240.0px;" /></colgroup><tbody><tr><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p><strong>Parameter</strong></p></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config1</p><p>(hw_config_50.tcl)</p></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config2</p><p>(hw_config_51.tcl)</p></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config3</p><p>(hw_config_52.tcl)</p></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>Config4</p><p>Resilency</p><p>(hw_config_53.tcl)</p></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config5</p><p>with Smc+Resilency</p><p>(hw_config_54.tcl)</p></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config5b</p><p>with Smc+Resilency</p><p>(hw_config_54b.tcl)</p></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>Config6</p><p>with Smc+SP+Resilency</p><p>(hw_config_55.tcl)</p></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config7</p><p>with Smc+WP</p><p>(hw_config_56.tcl)</p></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config7_snps</p><p>with Smc</p><p>(fsys_config/</p><p>hw_config_07_synthesis/</p><p>default_design)</p></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config7_snps0</p><p>with Smc+Resilency</p><p>(dmi_config/</p><p>hw_config_07_synthesis0/</p><p>default_design)</p></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config8</p><p>with Smc SP+WP</p><p>(hw_config_57.tcl)</p></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config8_random</p></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config9</p></td></tr><tr><td class="confluenceTd"><p>Used for Coverage</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>No</p></td><td class="confluenceTd"><p>No</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>Yes</p></td></tr><tr><td class="confluenceTd"><p>nAius</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>17</p></td><td class="confluenceTd"><p>17</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>17</p></td><td class="confluenceTd"><p>9</p></td></tr><tr><td class="confluenceTd"><p>nDce&nbsp;</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>8</p></td></tr><tr><td class="confluenceTd"><p>nDmi</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>16</p></td></tr><tr><td class="confluenceTd"><p>wAddr</p></td><td class="confluenceTd"><p>44</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>44</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>44</p></td><td class="confluenceTd"><p>44</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>44</p></td><td class="confluenceTd"><p>44</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>44</p></td><td class="confluenceTd"><p>48</p></td></tr><tr><td class="confluenceTd"><p>wData</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>Random [128/256]</p></td><td class="confluenceTd"><p>256</p></td></tr><tr><td class="confluenceTd"><p>wArID</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>14</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>14</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>16</p></td></tr><tr><td class="confluenceTd"><p>wAwID</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>14</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>14</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>16</p></td></tr><tr><td class="confluenceTd"><p>AwID Address Bits</p></td><td class="confluenceTd"><p>[31 32]</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>[6 7 8 9 15 16 18 20 23 34 36 40 42 47]</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>wAwUser</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>wArUser</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>nRttCtrlEntries</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>24</p></td><td class="confluenceTd"><p>24</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>Random[4:24]</p></td><td class="confluenceTd"><p>64</p></td></tr><tr><td class="confluenceTd"><p>nWttCtrlEntries</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>Random[4:24]</p></td><td class="confluenceTd"><p>64</p></td></tr><tr><td class="confluenceTd"><p>nDceRbEntries&nbsp;</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>80</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>160</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>80</p></td><td class="confluenceTd"><p>80</p></td><td class="confluenceTd"><p>80</p></td><td class="confluenceTd"><p>80</p></td><td class="confluenceTd"><p>10</p></td></tr><tr><td class="confluenceTd"><p>nDmiRbEntries</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>24</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>24</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>24</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>32</p></td></tr><tr><td class="confluenceTd"><p>useMemRspIntrlv</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>nCMDSkidBufSize</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>24</p></td><td class="confluenceTd"><p>272</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>272</p></td><td class="confluenceTd"><p>132</p></td><td class="confluenceTd"><p>172</p></td><td class="confluenceTd"><p>172</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>172</p></td><td class="confluenceTd"><p>128</p></td></tr><tr><td class="confluenceTd"><p>nCMDSkidBufArb</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>64</p></td></tr><tr><td class="confluenceTd"><p>nMrdSkidBufSize</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>264</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>320</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>64</p></td></tr><tr><td class="confluenceTd"><p>nMrdSkidBufArb</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>64</p></td></tr><tr><td class="confluenceTd"><p>fnErrDetectCorrect</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>PARITY</p></td><td class="confluenceTd"><p>PARITY</p></td><td class="confluenceTd"><p>SECDED</p></td><td class="confluenceTd"><p>PARITY</p></td><td class="confluenceTd"><p>PARITY</p></td><td class="confluenceTd"><p>PARITY</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>SECDED</p></td><td class="confluenceTd"><p>SECDED</p></td><td class="confluenceTd"><p>SECDED</p></td><td class="confluenceTd"><p>SECDED</p></td><td class="confluenceTd"><p>SECDED</p></td></tr><tr><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p><strong>Parameter</strong></p></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config1</p></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config2</p><p /></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config3</p><p /></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>Config4</p><p /></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config5</p><p /></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config5b</p><p /></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>Config6</p><p /></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config7</p><p /></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config7_snps</p><p /></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config7_snps0</p></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config8</p><p /></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config8_random</p></td><td data-highlight-colour="#f0f0f0" class="confluenceTd"><p>config9</p></td></tr><tr><td class="confluenceTd"><p>useScratchPad</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>&nbsp;-</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>useAtomic</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>nAddrTransRegisters</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p>nWayPartitioningRegisters</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>16</p></td></tr><tr><td class="confluenceTd"><p>useWayPartitioning</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>nTagBanks</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td></tr><tr><td class="confluenceTd"><p>nDatBanks</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p>nSets</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>512</p></td><td class="confluenceTd"><p>8196</p></td><td class="confluenceTd"><p>2048</p></td><td class="confluenceTd"><p>2048</p></td><td class="confluenceTd"><p>2048</p></td><td class="confluenceTd"><p>2048</p></td><td class="confluenceTd"><p>512</p></td></tr><tr><td class="confluenceTd"><p>nWays</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>16</p></td></tr><tr><td class="confluenceTd"><p>fnReplPolType</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>NRU</p></td><td class="confluenceTd"><p>NRU</p></td><td class="confluenceTd"><p>RANDOM</p></td><td class="confluenceTd"><p>RANDOM</p></td><td class="confluenceTd"><p>NRU</p></td><td class="confluenceTd"><p>NRU</p></td><td class="confluenceTd"><p>NRU</p></td><td class="confluenceTd"><p>NRU</p></td><td class="confluenceTd"><p>RANDOM</p></td></tr><tr><td class="confluenceTd"><p>useResiliency</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>enableUnitDuplication</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>enableNativeIntfProtection</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>nResiliencyDelay</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>fnResiliencyProtocationType</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>ECC</p></td><td class="confluenceTd"><p>PARITY</p></td><td class="confluenceTd"><p>ECC</p></td><td class="confluenceTd"><p>ECC</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td></tr><tr><td class="confluenceTd"><p>usePma</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>fnEnableQos</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>memType (Tag/Data)</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>REG</p></td><td class="confluenceTd"><p>REG</p></td><td class="confluenceTd"><p>REG</p></td><td class="confluenceTd"><p>REG</p></td><td class="confluenceTd"><p>SYNOPSYS</p></td><td class="confluenceTd"><p>SYNOPSYS</p></td><td class="confluenceTd"><p>REG</p></td><td class="confluenceTd"><p>SYNOPSYS</p></td><td class="confluenceTd"><p>SRAM</p></td></tr><tr><td class="confluenceTd"><p>memType (wr Buffer)</p></td><td class="confluenceTd"><p>REG</p></td><td class="confluenceTd"><p>REG</p></td><td class="confluenceTd"><p>REG</p></td><td class="confluenceTd"><p>REG</p></td><td class="confluenceTd"><p>REG</p></td><td class="confluenceTd"><p>REG</p></td><td class="confluenceTd"><p>REG</p></td><td class="confluenceTd"><p>REG</p></td><td class="confluenceTd"><p>SYNOPSYS</p></td><td class="confluenceTd"><p>SYNOPSYS</p></td><td class="confluenceTd"><p>REG</p></td><td class="confluenceTd"><p>SYNOPSYS</p></td><td class="confluenceTd"><p>SRAM</p></td></tr><tr><td class="confluenceTd"><p>memType (rd Buffer)</p></td><td class="confluenceTd"><p>REG</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>REG</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>SYNOPSYS</p></td><td class="confluenceTd"><p>SYNOPSYS</p></td><td class="confluenceTd"><p>REG</p></td><td class="confluenceTd"><p>SYNOPSYS</p></td><td class="confluenceTd"><p>SRAM</p></td></tr><tr><td class="confluenceTd"><p>Pipe for Tag</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>Input</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>Input+</p><p>Output</p></td><td class="confluenceTd"><p>Input+</p><p>Output</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>Input+</p><p>Output</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>Input+<br />Output</p></td></tr><tr><td class="confluenceTd"><p>Pipe for Data</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>Input</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>1 Cycle</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>2 Cycle</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>2 Cycle</p></td></tr><tr><td class="confluenceTd"><p>Pipe for Sram</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>1 Cycle</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td></tr></tbody></table></div><p>&nbsp;</p><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="92e01934-4c3f-4b4f-a08a-444c8741bbb1" class="confluenceTable"><colgroup><col style="width: 248.0px;" /><col style="width: 128.0px;" /><col style="width: 128.0px;" /><col style="width: 128.0px;" /><col style="width: 128.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>QOS parameters</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Config4(hw_config_53.tcl)</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Config5 (hw_config_54.tcl)</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Config6 (hw_config_55.tcl)</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Config7 (hw_config_56.tcl)</p></th></tr><tr><td class="confluenceTd"><p><strong>DmiQosThVal</strong></p></td><td class="confluenceTd"><p>15</p></td><td class="confluenceTd"><p>15</p></td><td class="confluenceTd"><p>12</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p><strong>nDmiWttQosRsv</strong></p></td><td class="confluenceTd"><p>50</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>15</p></td></tr><tr><td class="confluenceTd"><p><strong>nDmiRttQosRsv</strong></p></td><td class="confluenceTd"><p>40</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>19</p></td></tr></tbody></table></div><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="095f111f-b5ee-4681-989e-2ddb2a3e9840" class="confluenceTable"><colgroup><col style="width: 157.0px;" /><col style="width: 95.0px;" /><col style="width: 101.0px;" /><col style="width: 96.0px;" /><col style="width: 101.0px;" /><col style="width: 99.0px;" /><col style="width: 111.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Possible Deadlock in DMI</p><p>parameter</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>config1 (hw_config_50.tcl)</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>config4 (hw_config_53.tcl)</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>config5 (hw_config_54.tcl)</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>config6 (hw_config_55.tcl)</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>config7 (hw_config_56.tcl)</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>config8 (hw_config_57.tcl)</p></th></tr><tr><td class="confluenceTd"><p><strong>useMemRspIntrLv</strong></p></td><td class="confluenceTd"><p>&nbsp; &nbsp; &nbsp;<strong>1</strong></p></td><td class="confluenceTd"><p>&nbsp; &nbsp; &nbsp;0</p></td><td class="confluenceTd"><p>&nbsp; &nbsp; &nbsp; 0</p></td><td class="confluenceTd"><p>&nbsp; &nbsp; &nbsp;<strong>1</strong></p></td><td class="confluenceTd"><p>&nbsp; &nbsp; &nbsp; &nbsp; 0</p></td><td class="confluenceTd"><p>&nbsp; &nbsp; &nbsp;<strong>1</strong></p></td></tr></tbody></table></div><h1 id="Ncore3.7DMITestplan:-3.FeaturesandTestlist">3. Features and Testlist</h1><h2 id="Ncore3.7DMITestplan:-3.1ArchitecturalFeatures">3.1 Architectural Features</h2><h3 id="Ncore3.7DMITestplan:-3.1.1CoherentRead(MRDs)">3.1.1 Coherent Read (MRDs)</h3><p>An MRDreq message is sent by the DCE to a DMI to have a Read operation performed in system memory in response to a Read operation from a native agent.</p><p>After retrieving the data from memory, the DMI transmits the data to the requesting AIU via a DTRreq message. For CMO Dmi will only send MrdRsp&nbsp;</p><h4 id="Ncore3.7DMITestplan:-3.1.1.1MRDMessage">3.1.1.1&nbsp; MRD Message</h4><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="2445d4e8-cacc-4420-b3df-9fd23ae0d103" class="confluenceTable"><colgroup><col style="width: 189.0px;" /><col style="width: 179.0px;" /><col style="width: 179.0px;" /><col style="width: 179.0px;" /><col style="width: 179.0px;" /><col style="width: 179.0px;" /><col style="width: 179.0px;" /><col style="width: 179.0px;" /><col style="width: 179.0px;" /><col style="width: 179.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Name of Field</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Description</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>constraint</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>done ?</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td colspan="10" class="confluenceTd"><p><strong>MRDreq Header</strong></p></td></tr><tr><td class="confluenceTd"><p>&nbsp;Target Id</p></td><td class="confluenceTd"><p>&nbsp;Network identifier of the intended receiver</p></td><td class="confluenceTd"><p>= FUID of DMI</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.MrdReqDmiunitId</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect.4.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;Initiator Id</p></td><td class="confluenceTd"><p>&nbsp;Network identifier of the sender</p></td><td class="confluenceTd"><p>= All FUID of DCE attached with DMI</p><p>&nbsp;</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.MrdReqDceunitId</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect.4.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>CMType</p></td><td class="confluenceTd"><p>Type of Concerto C Message</p></td><td class="confluenceTd"><p>= All MRD Types</p><p>(MrdRdWSCln,MrdRdWUCln,MrdRdWU,MrdRdWInv,MrdCln,MrdInv,MrdFlush)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.MrdMsgType</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect.4.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Message Id</p></td><td class="confluenceTd"><p>Unique Message Identifier at sender</p></td><td class="confluenceTd"><p>= (0 to 2**wMsgId)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.MrdmsgId</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect 4.3,</p><p>Ncore 3.0 System Params.xlsx</p><p>Page: SystemCredits</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>HProtection</p></td><td class="confluenceTd"><p>Protection of the above 4 fields</p></td><td class="confluenceTd"><p>HProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p>= 0 for nonResiliency</p><p>&nbsp;</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.MrdReqHProt</p></td><td class="confluenceTd"><p>smi_seq_item.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td colspan="10" class="confluenceTd"><p><strong>MRDreq Body</strong></p></td></tr><tr><td class="confluenceTd"><p>CMStatus</p></td><td class="confluenceTd"><p>Used to deliver Transport encountered error to the target Unit</p></td><td class="confluenceTd"><p>= random (Ncore3.0 don't support CmStatus in Any incomping txn to Dmi)&nbsp;</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RxTxncmStatus</p></td><td class="confluenceTd"><p><a class="external-link" href="http://dmi_seq.sv/" rel="nofollow">dmi_seq.sv</a></p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>Ncore3.0 SysArch(confluence)</p><p>Sect 5.6</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Addr</p></td><td class="confluenceTd"><p>Address</p></td><td class="confluenceTd"><p>random address, width of address = wAddr , cover all value of addr[5:0], addr generated using a utility ADDR Manager , which has the intelligence to generate valid addr, which lies in Coh/Non-Coh region, it also has the ability to track&nbsp; hit/miss state&nbsp; inside cache</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.MrdReqAddrMinMidMax</p><p>#Cover.DMI.Concerto.v3.0.MrdReqAddrOffset</p></td><td rowspan="6" class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.4.3.2</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p><del>VZ</del></p></td><td class="confluenceTd"><p><del>Visibility ( coherent/System)</del></p></td><td class="confluenceTd"><p><del>for CMOs (1 = System Viz) for others</del></p><p><del>random (0 = Coherent Viz, 1 = System Viz)</del></p><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td rowspan="5" class="confluenceTd"><p>&nbsp;</p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.4.3.3</p><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>AC</p></td><td class="confluenceTd"><p>Allocate Hint</p></td><td class="confluenceTd"><p>if(Mrd_pref) ac =1 else random (0 = No-allocate, 1 = Allocate),</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.MrdReqallocate</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>NS</p></td><td class="confluenceTd"><p>Non-secure Access</p></td><td class="confluenceTd"><p>random (0 = Secure Access,1 = Non-secure Access)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.MrdSecurityAttribute&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>PR</p></td><td class="confluenceTd"><p>Privileged Access</p></td><td class="confluenceTd"><p>random (0 = Privileged access, 1 = privileged access)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.MrdReqprivilege</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p><del>LK</del></p></td><td class="confluenceTd"><p><del>Lock</del></p></td><td class="confluenceTd"><p><del>random (00:No-op,01:Lock,10:Unlock:11:Reserved)</del></p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>RL</p></td><td class="confluenceTd"><p>Response Level</p></td><td class="confluenceTd"><p>= 'b10 (Protocol Level completion) for CMOs</p><p>= 'b01 (Transport Level Acknowledgement) for others, MrdCln due to stash may have 'b11</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.MrdReqRL</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.9.4.3.2</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>TM</p></td><td class="confluenceTd"><p>Trace Me</p></td><td class="confluenceTd"><p>random (0: No-op, 1:Trace this access)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.MrdRqTM</p></td><td class="confluenceTd"><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.9.4.3.4</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>MPF1</p></td><td class="confluenceTd"><p>Used to carry DTR Target Id</p></td><td class="confluenceTd"><p>random( All FUID of AIUs attached to DMI)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v.3.MrdReqAiUIds</p></td><td rowspan="3" class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p><p>&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.9.4.4</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>MPF2</p></td><td class="confluenceTd"><p>Used to carry DTR Message Id</p></td><td class="confluenceTd"><p>random( width DTR_MSG_ID)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.3.MaxDtrInFlightperAius</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.9.4.5</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Size</p></td><td class="confluenceTd"><p>Access size in Bytes</p></td><td class="confluenceTd"><p>random (3'b000,3'b001,3'b010,3'b011,3'b100,3'b101,3'110)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.MrdReqsize</p></td><td class="confluenceTd"><p>&nbsp;Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.9.4.7</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>IntfSize</p></td><td class="confluenceTd"><p>Interface size in DW at the receiver of data</p></td><td class="confluenceTd"><p>wdata size of requesting aiu (target Id = MPF1)</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.MrdReqIntfSize</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.9.4.8</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Qos</p></td><td class="confluenceTd"><p>Qos label</p></td><td class="confluenceTd"><p>random</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.MrdReqQos</p></td><td class="confluenceTd"><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.9.4.9</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166830/Ncore+3.0+System+Specification" data-linked-resource-id="16166830" data-linked-resource-version="7" data-linked-resource-type="page">Ncore 3.0 System Specification</a> sect 7</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>AUX</p></td><td class="confluenceTd"><p>Auxiliary bits</p></td><td class="confluenceTd"><p>Not supported</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td rowspan="2" class="confluenceTd"><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>N</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.9.4.10</p></td><td class="confluenceTd"><p>Derived from native i/f UESR bits, which aren&rsquo;t supported</p></td></tr><tr><td class="confluenceTd"><p>MPROT</p></td><td class="confluenceTd"><p>Message Protection</p></td><td class="confluenceTd"><p>MProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p>= 0 for nonResiliency</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.MrdReqMProt</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.9.4.11</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h5 id="Ncore3.7DMITestplan:-3.1.1.1.2StimulusSystemLevelconstraint">3.1.1.1.2&nbsp; <strong>Stimulus System Level constraint&nbsp;</strong></h5><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="c245017b-a1c9-4d3b-971d-17095ce79ec0" class="confluenceTable"><colgroup><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>bfm should not send the MRD to the same address for which Dtr not received.</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.Mrdinflight</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p><p>&nbsp;dmi_seq.svh<br /></p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>bfm should not send MRD to same addr for which Dtwrsp is outstanding</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.MrdCollidewithDtwreq</p></td><td class="confluenceTd"><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>CONC-6448</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>bfm should not reuse smi_msg_id in flight for which Mrdrsp not received.</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.MrdReqSmiMsgIdInFlight</p></td><td class="confluenceTd"><p>&nbsp;dmi_seq.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>bfm should not reuse dtr_msg_id in flight for which Dtr not received.</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtrMsgInFlight</p></td><td class="confluenceTd"><p>&nbsp;dmi_seq.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Coh and NonCoh Address region should not overlap</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.AddrRegionCohNonCoh</p></td><td class="confluenceTd"><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Generate same Addr for Coh and NonCoh to check non hang processing capability of Dmi</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CohNonCohAddrCollision</p></td><td class="confluenceTd"><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h5 id="Ncore3.7DMITestplan:-3.1.1.1.3functionalcheck,Coverage">3.1.1.1.3&nbsp;<strong> functional check, Coverage&nbsp;</strong></h5><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="5cfee514-7cc1-410a-a0be-310b31831331" class="confluenceTable"><colgroup><col style="width: 88.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Run Cmd</p></th></tr><tr><td class="confluenceTd"><p>Check, if DMI will receive msg with wrong FunitId , it will drop the txn</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.MrdReqWrongDmiunitId</p></td><td rowspan="7" class="confluenceTd"><p>dmi_scoreboard.svh</p><p>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect.4.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p><del>Check, MrdReq Vz == 1 for CMOs (MrdCln,MrdInv,MrdFlush)</del></p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p><del>Y</del></p></td><td class="confluenceTd"><p><del>Pass</del></p></td><td class="confluenceTd"><p><del>1</del></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.9.4.3.1</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check, MrdReq RL == 'b10 for CMOs (MrdCln,MrdInv,MrdFlush) for others RL == 'b01,'b11</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.MrdReqRL</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.9.4.3.2</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check, If MrdReq collide with WTT outstanding, Dmi should block the axi read till dtw complete</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.MrdCollideWTT</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check , if Mrdflush, MrdCln collide with WTT outstanding, MRDrsp should not be sent before all write complete, will wait for brsp of all WTTs in flight ,</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.MrdFlushMrdClnCollideWTT</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check no DTR for MRD_FLUSH ,MRD_INV,MRD_CLN,MRD_PREF</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.NoDTRforCMOandMrdPref</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check That MRD_Req(nonCmo) with smi_rl =='b11, MrdRsp sent after receiving DTR_rsp</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.MrdRspforMrdReqRL11</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>CONC-5883</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h5 id="Ncore3.7DMITestplan:-3.1.1.1.4FunctionalChecks&amp;Coverage(withCMC)">3.1.1.1.4&nbsp;<strong> Functional Checks &amp; Coverage&nbsp; (with CMC)</strong></h5><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="003de849-2a00-4e7a-b51f-5a345de0efb3" class="confluenceTable"><colgroup><col style="width: 88.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Run Cmd</p></th></tr><tr><td class="confluenceTd"><p>Check, that CCP IF signal toggle as per table 5 and table 7</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.MrdTable5and7</p></td><td rowspan="2" class="confluenceTd"><p>dmi_scoreboard.svh</p><p>&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td rowspan="2" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565224" rel="nofollow">DMI U-Arch Spec 3.6 Release</a></p><p>Sect 6.2.3.5.2, 6.2.3.5.4</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that for MrdFlush and MrdInv guarantees at its completion that no valid cacheline copy remains in SMC</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.MrdFlushMrdInv</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.1.1.2MrdRsp">3.1.1.2<strong> MrdRsp</strong></h4><p><strong>&nbsp; &nbsp;</strong>After receiving the MRDreq message, The DMI issue an MRDrsp message back to the DCE to acknowledge the receipt of the former message. It returns a credit to the DCE to send another MRDreq.</p><h5 id="Ncore3.7DMITestplan:-3.1.1.2.1MRDrspBody">3.1.1.2.1 <strong>MRDrsp Body</strong></h5><p><strong>&nbsp;&nbsp;</strong>refer Table 4-46 of CCMP for MRDrsp message field</p><h5 id="Ncore3.7DMITestplan:-3.1.1.2.2FunctionalChecks,&amp;Coverage">3.1.1.2.2&nbsp;<strong> Functional Checks, &amp; Coverage&nbsp;</strong></h5><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="ac25f874-fcca-44ea-9a55-61fa98294afb" class="confluenceTable"><colgroup><col style="width: 88.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Prinrity</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Run</p><p>Cmd</p></th></tr><tr><td class="confluenceTd"><p>Check, RMessageId and Tgt_id is matching MessageId and src_id of any Mrd In flight</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.MrdRspRMessageId</p></td><td rowspan="5" class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.9.6</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that MrdFlush and MrdCln operation are performed all the way to memory device before MRDrsp generated</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.MrdRspTiming_0</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp;4.9.4.3.2</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that MrdInv require that the cacheline is invalidated from the SMC before MRDrsp is generated</p><p>for Non CMOs there is no ordering requirement</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.MrdRspTiming_1</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check CMStatus for Protocol error (CMS[7:5] = 'b100 &amp;&amp; CMS[2:0]= 'b010,'b100,'b101,'b110)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.MrdRspCMStatus</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp;4.5.3.1</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>check HProt/MProt = Parity/ECC(Resiliency testing) , = 0 (nonResilency )</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.MrdRspHProt</p><p>#Check.DMI.Concerto.v3.0.MrdRspMProt</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect 4.5.3.1</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.1.1.3DTRReq">3.1.1.3<strong> DTRReq</strong></h4><p>&nbsp;&nbsp; DTRreq messages are used to respond to Read request(Coh/NonCoh) made by AIU with data</p><h5 id="Ncore3.7DMITestplan:-3.1.1.3.1FunctionalChecks&amp;Coverage">3.1.1.3.1 <strong>Functional Checks &amp; Coverage&nbsp;</strong></h5><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="9106c52b-513f-4607-8454-d6b70e6a494d" class="confluenceTable"><colgroup><col style="width: 88.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Run</p><p>Cmd</p></th></tr><tr><td class="confluenceTd"><p>Check DTR type as per Table 4-37 and 4-38</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DTRType</p></td><td rowspan="10" class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.7</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check DTR req is matching any of the pending Rd comparing target aiu id and smi_rmsg_id</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtrReqReadInflight</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td rowspan="9" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.7.5&nbsp;&nbsp;&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check DTR is not received for cacheops</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtrReqCacheOps</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check and Cover Cmstatus (Addr Err:'b10000100,Tgt Err: 'b10000101,Data Err:'b10000011)</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DTRCmStatus</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check DTR RL = 'b01 Transport level acknowledge, = dtwMrgMrd.RL</p><p>= 'b11 if MrdReq.smi_rl = 'b11</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtrReqRL</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>;w</p><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check DTR TM, if MrdReq (TM= <a class="external-link" href="http://mrdreq.tm/" rel="nofollow">MrdReq.TM</a>), if CmdReq(TM = <a class="external-link" href="http://cmdreq.tm/" rel="nofollow">CMDReq.TM</a>)</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtrReqTM</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>No check for DTR Non-data payload (MPF1,AUX) ,</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>N</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check Data payload ,Dwid and Dbad</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtrReqDataIntegrity</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>No check for data payload (AUX)</p></td><td class="confluenceTd"><p>Not Supported</p></td><td class="confluenceTd"><p>N</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>HProt /MProt = Parity/ECC (checking in Resiliency Testing), = 0(nonResiliency)</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtrReqHProt</p><p>#Check.DMI.Concerto.v3.0.DtrReqMProt</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.1.1.4DTRRsp">3.1.1.4<strong> DTRRsp</strong></h4><p><strong>&nbsp; &nbsp;</strong>After receiving the DTRreq message, The AIU issue an DTRrsp message back to the DMI&nbsp; to acknowledge the receipt of the former message.&nbsp;</p><h5 id="Ncore3.7DMITestplan:-3.1.1.4.1DTRrspBody">3.1.1.4.1 <strong>DTRrsp Body</strong></h5><p><strong>&nbsp;&nbsp;</strong>refer Table 4-37 of CCMP for DTRrsp message field</p><h5 id="Ncore3.7DMITestplan:-3.1.1.4.2FunctionalChecks&amp;Coverage">3.1.1.4.2&nbsp;<strong>Functional Checks &amp; Coverage&nbsp;</strong></h5><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="4006b444-1c7f-4509-bdb7-dfdc213a1a15" class="confluenceTable"><colgroup><col style="width: 88.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Run</p><p>Cmd</p></th></tr><tr><td class="confluenceTd"><p>Check, if DMI will receive msg with wrong FunitId , it will drop the txn</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtrRspDmiunitId</p></td><td rowspan="4" class="confluenceTd"><p>dmi_scoreboard.svh</p><p>&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect.4.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check, RMessageId is matching MessageId of any Dtr In flight</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtrRspRMessageId</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.8.5</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check for CMStatus , all possible values,</p></td><td class="confluenceTd"><p>#&nbsp;Check.DMI.Concerto.v3.0.DtrRspCMStatus</p></td><td class="confluenceTd"><p>N</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>CmStatus for DtrRsp Don't care for DMI&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>HProt/MProt = Parity/Ecc (checking in Resiliency Testing ),= 0 (nonResilency)</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtrRspHProt</p><p>#Check.DMI.Concerto.v3.0.DtrRspMProt</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp;4.5.3.1</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><p>&nbsp;</p><h3 id="Ncore3.7DMITestplan:-3.1.2CoherentWrite">3.1.2 Coherent Write&nbsp;</h3><p>&nbsp; For Coherent Wr, DCE sent the RBRreq to DMI to inform a DTW may come with Rbid sent in RBRreq with reserve. RBreq with release sent by DCE if&nbsp; DTW is not sent by any AIU,</p><p>&nbsp;&nbsp; there are two category or DTW</p><p>&nbsp; &nbsp;&nbsp; 1.Those that are purely Writes to system memory locations. (DTWs)</p><ol start="1"><li><p>Those that are Writes to system memory but in addtion also cause data to be delivered to a</p></li></ol><p>&nbsp; &nbsp; &nbsp; &nbsp;&nbsp; Read requester. (DTWMrgMRD)</p><h4 id="Ncore3.7DMITestplan:-3.1.2.1RBMessage">3.1.2.1 RB Message</h4><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="c8b4efc5-62f8-40e0-8c2d-d0b189295fbb" class="confluenceTable"><colgroup><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Name of Field</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Description</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>constraint</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td colspan="10" class="confluenceTd"><p><strong>RBreq Header</strong></p></td></tr><tr><td class="confluenceTd"><p>&nbsp;Target Id</p></td><td class="confluenceTd"><p>&nbsp;Network identifier of the intended receiver</p></td><td class="confluenceTd"><p>= FUID of DMI</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.RbReqDmiunitId</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect.4.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;Initiator Id</p></td><td class="confluenceTd"><p>&nbsp;Network identifier of the sender</p></td><td class="confluenceTd"><p>= All FUID of DCE attached with DMI</p><p>&nbsp;</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RbReqDceunitId</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;<a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect.4.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>CMType</p></td><td class="confluenceTd"><p>Type of Concerto C Message</p></td><td class="confluenceTd"><p>RB_REQ</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.RbReqType</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect.4.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Message Id</p></td><td class="confluenceTd"><p>Unique Message Identifier at sender</p></td><td class="confluenceTd"><p>NmaxRBsPerDMI*nDce</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RbReqInflight</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect 4.3,</p><p>Ncore 3.0 System Paramspec.xlsx</p><p>Page: System Credit</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>HProtection</p></td><td class="confluenceTd"><p>Protection of the above 4 fields</p></td><td class="confluenceTd"><p>HProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p>= 0 for nonResiliency</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.RbReqHProt</p></td><td class="confluenceTd"><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td colspan="10" class="confluenceTd"><p><strong>RBreq Body</strong></p></td></tr><tr><td class="confluenceTd"><p>RBID</p></td><td class="confluenceTd"><p>Request buffer Identifier</p></td><td class="confluenceTd"><p>random[0:nRBsPerDMI*nDce-1]</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RbReq_RbId</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.12.4.1</p><p>Ncore 3.0 System Paramspec.xlsx</p><p>Page: System Credit</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>CMStatus</p></td><td class="confluenceTd"><p>Used to deliver Transport encountered error to the target Unit</p></td><td class="confluenceTd"><p>= 0 , (have to sent non-zero for error testing)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RbReqCmstatus</p></td><td class="confluenceTd"><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Rtype</p></td><td class="confluenceTd"><p>Request type</p></td><td class="confluenceTd"><p>1 = Reserve</p><p>0 = Release</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RbReqRType</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.12.4.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Addr</p></td><td class="confluenceTd"><p>Address</p></td><td class="confluenceTd"><p>random address, width of address = wAddr , cover all value of addr[5:0], addr generated using a utility ADDR Manager , which has the intelligence to generate valid addr, which lies in Coh/Non-Coh region, it also has the ability to track hit/miss state inside cache</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RbReqAddrMinMidMax</p><p>#Cover.DMI.Concerto.v3.0.RbReqAddrOffset</p></td><td rowspan="9" class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.2</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Size</p></td><td class="confluenceTd"><p>Access size in Bytes</p></td><td class="confluenceTd"><p>if (DTW_DATA_PTL,DTWMrgMrd)</p><p>size = random (3'b000,3'b001,3'b010,3'b011,3'b100,3'b101,3'110)</p><p>else</p><p>size = 3'110</p><p>&nbsp;</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RbReqsize</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.7.1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>VZ</p></td><td class="confluenceTd"><p>Visibility ( coherent/System)</p></td><td class="confluenceTd"><p>random (0 = Coherent Viz, 1 = System Viz)</p><p>&nbsp;</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RbReqvisibility</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td rowspan="6" class="confluenceTd"><p>&nbsp;</p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.3</p><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>CA</p></td><td class="confluenceTd"><p>Cacheable</p></td><td class="confluenceTd"><p>=AC</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>AC</p></td><td class="confluenceTd"><p>Allocate Hint</p></td><td class="confluenceTd"><p>random (0 = No-allocate, 1 = Allocate),</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RbReqallocate</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>NS</p></td><td class="confluenceTd"><p>Non-secure Access</p></td><td class="confluenceTd"><p>random (0 = Secure Access,1 = Non-secure Access)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RbReqsecurity</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>PR</p></td><td class="confluenceTd"><p>Privileged Access</p></td><td class="confluenceTd"><p>random (0 = Privileged access, 1 = privileged access)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RbReqprivilege</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p><del>LK</del></p></td><td class="confluenceTd"><p><del>Lock</del></p></td><td class="confluenceTd"><p><del>random (00:No-op,01:Lock,10:Unlock:11:Reserved)</del></p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p><del>Y</del></p></td><td class="confluenceTd"><p><del>Pass</del></p></td><td class="confluenceTd"><p><del>1</del></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>MW</p></td><td class="confluenceTd"><p>Merging write</p></td><td class="confluenceTd"><p>random (1= Merging write NOT indicated,0 = Merging write indicated)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RbreqMW</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.12.4.5.1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>RL</p></td><td class="confluenceTd"><p>Response Level</p></td><td class="confluenceTd"><p>= 'b10 for reserving RB</p><p>= 'b10 for releasing RB</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.RbReqRL</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh&nbsp;</p><p>&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.12.4.5.2</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>mpf1</p></td><td class="confluenceTd"><p>Multi-purpose field</p></td><td class="confluenceTd"><p>random</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RbReqMpf1</p></td><td class="confluenceTd"><p>dmi_coverage.svh</p><p>smi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p><del>TM</del></p></td><td class="confluenceTd"><p><del>Trace Me</del></p></td><td class="confluenceTd"><p><del>random (0: No-op, 1:Trace this access)</del></p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p><del>ConcertoCProtocolArch.pdf Sect&nbsp; 4.8.4.3.2</del></p></td><td rowspan="5" class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>TOF</p></td><td class="confluenceTd"><p>Transfer Ordering framework</p></td><td class="confluenceTd"><p>random</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RbReqTof</p></td><td class="confluenceTd"><p>dmi_coverage.svh</p><p>smi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.9</p></td></tr><tr><td class="confluenceTd"><p>Qos</p></td><td class="confluenceTd"><p>Qos Label</p></td><td class="confluenceTd"><p>random</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RbReqQos</p></td><td class="confluenceTd"><p>dmi_coverage.svh</p><p>smi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.10</p><p>Ncore3.1 system specs sect 7</p></td></tr><tr><td class="confluenceTd"><p>AUX</p></td><td class="confluenceTd"><p>Auxiliary bits</p></td><td class="confluenceTd"><p>random</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RbReqAux</p></td><td class="confluenceTd"><p>dmi_coverage.svh smi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.11</p></td></tr><tr><td class="confluenceTd"><p>MPROT</p></td><td class="confluenceTd"><p>Message Protection Bit</p></td><td class="confluenceTd"><p>MProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p>= 0 for nonResiliency</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.RbReqMProt</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.12</p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.1.2.1.1RBprotocolupdatein3.6">3.1.2.1.1 <strong>RB protocol update in 3.6</strong></h4><p>This addresses the modification in RBR (RB Reservation) protocol to optimize the network. Key aspects about this change:</p><ol start="1"><li><p>The following are de-featured:</p><ol start="1"><li><p>RBU&rsquo;s</p></li><li><p>RBReq of type release (RL = 2&rsquo;b10)</p></li></ol></li><li><p>A new GID bit field is introduced as the MSB of the RBID field.</p></li><li><p>A RB is considered usable until a RBRsp is triggered based on these cases:</p><ol start="1"><li><p>RB Release: DCE decides that a particular RBID will not receive intervention data and sends a RBReq on the same RBID while toggling the GID.</p></li><li><p>Intervention Data: DMI receives a DtwReq and utilizes the RB to process the write.</p></li></ol></li></ol><h4 id="Ncore3.7DMITestplan:-3.1.2.1.1.1Stimulus:">3.1.2.1.1.1 <strong>Stimulus:</strong></h4><ol start="1"><li><p>Model RB release and intervention data to the DMI.</p></li><li><p>Randomize between RB releases, writes and back-to-back cases.</p></li></ol><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" width="960" src="https://arterisip.atlassian.net/wiki/download/attachments/722665559/image-20230711-194344.png?api=v2" /></span><p>Two primary points of delay control include the SMI interface through which the RBRs and writes are transferred and the native AXI interface from the DMI to memory. SMI delays are modeled at the interface and AXI delays are modeled by the VIP.</p><p>Delays will be distributed, a specific test with coherent writes will target long delays to test the system at limit.</p><p>Corner Cases:</p><ul><li><p>All RBID in flight and in use either through backpressure from AXI I/F or reserving DTW dispatch.</p></li><li><p>Trigger release when all RBID in flight.</p></li><li><p>Only populate the buffer with 2 DTW intervention requests</p></li><li><p>Overflow the RB Response FIFO: Use the entire buffer for release scenario</p><ul><li><p>fill &rarr; empty (release only).</p></li><li><p>fill &rarr; empty (DTW only).</p></li><li><p>fill &rarr; empty (Primary/Secondary DTWs only).</p></li></ul></li></ul><h4 id="Ncore3.7DMITestplan:-3.1.2.1.1.2Checks&amp;Coverage:">3.1.2.1.1.2 <strong>Checks &amp; Coverage:</strong></h4><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="1b54edcf-b434-4c20-afda-286f62fefa16" class="confluenceTable"><colgroup><col style="width: 204.0px;" /><col style="width: 207.0px;" /><col style="width: 117.0px;" /><col style="width: 110.0px;" /><col style="width: 122.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>HashTag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Where</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Done</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th></tr><tr><td class="confluenceTd"><p>RBID servicing an intervention data should never be reused until released by RBRsp from DMI.</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.6.RBAliveforWrites</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td></tr><tr><td class="confluenceTd"><p>GID should toggle on the same RBID only on an internal release.</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.6.RBAliveforRelease</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td></tr><tr><td class="confluenceTd"><p>WTT should hold unique GID,RBID</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.6.UniqueRBID</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td></tr><tr><td class="confluenceTd"><p>RBRsp is triggered when (GID &rarr; !GID) occurs for every RB</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.6.EnforceRelease</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td></tr></tbody></table></div><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="05856646-d6a3-444b-80f2-d4487a05d881" class="confluenceTable"><colgroup><col style="width: 162.0px;" /><col style="width: 142.0px;" /><col style="width: 152.0px;" /><col style="width: 152.0px;" /><col style="width: 152.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>HashTag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Where</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Done</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th></tr><tr><td class="confluenceTd"><p>Both GIDs on all RBIDs are being used</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.6.RBusage</p></td><td class="confluenceTd"><p>dmi_coverage.sv</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>&nbsp;Pass</p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.1.2.2RBRrsp">3.1.2.2<strong> RBRrsp</strong></h4><p><strong>&nbsp; &nbsp;</strong>After receiving the RBRreq message, the DMI issue RBRrsp message back to the DCE to acknowledge the receipt of the former message</p><h5 id="Ncore3.7DMITestplan:-3.1.2.2.1RBRrspBody">3.1.2.2.1 <strong>RBRrsp Body</strong></h5><p><strong>&nbsp;&nbsp;</strong>refer Table 4-57 of CCMP for RBRrsp message field</p><h5 id="Ncore3.7DMITestplan:-3.1.2.2.2FunctionalChecks&amp;Coverage">3.1.2.2.2&nbsp;<strong> Functional Checks &amp; Coverage&nbsp;</strong></h5><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="e34bf19d-b0ef-430c-b060-8bc6a949962d" class="confluenceTable"><colgroup><col style="width: 88.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Prinrity</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Run</p><p>Cmd</p></th></tr><tr><td class="confluenceTd"><p>Check, RMessageId and Tgt_id is matching MessageId and src_id of any RBR In flight</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.RbRspRMessageId</p></td><td rowspan="3" class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.12.6</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check Cmstatus for error</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RbRspCmstatus</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.1</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>check HProt/MProt = Parity/ECC(Resiliency testing) , = 0 (nonResilency )</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.RbRspHProt</p><p>#Check.DMI.Concerto.v3.0.RbRspMProt</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.12</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.1.2.3DTWMessage">3.1.2.3 DTW Message</h4><p>&nbsp;&nbsp; This message are associated with delivering data to the system storage for Write , it carry Data payload in addition to non-data information.</p><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="42433b54-7409-4a4d-9443-817642314ec7" class="confluenceTable"><colgroup><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Name of Field</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Description</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>constraint</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td colspan="10" class="confluenceTd"><p><strong>DTWreq Header</strong></p></td></tr><tr><td class="confluenceTd"><p>&nbsp;Target Id</p></td><td class="confluenceTd"><p>&nbsp;Network identifier of the intended receiver</p></td><td class="confluenceTd"><p>= FUID of DMI</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtwReqDmiunitId</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect.4.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;Initiator Id</p></td><td class="confluenceTd"><p>&nbsp;Network identifier of the sender</p></td><td class="confluenceTd"><p>= All FUID of AIUs</p><p>&nbsp;</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.DtwReqAiuUnitId</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect.4.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>CMType</p></td><td class="confluenceTd"><p>Type of Concerto C Message</p></td><td class="confluenceTd"><p>(DTW_NO_DATA,DTW_DATA_CLN,DTW_DATA_DTY,DTW_DATA_PTL,</p><p>DTW_MRG_MRD_UCLN,DTW_MRG_MRD_UDTY,DTW_MRG_MRD_INV)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.DtwReqType</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect.4.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Message Id</p></td><td class="confluenceTd"><p>Unique Message Identifier at sender</p></td><td class="confluenceTd"><p>random</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.DtwReqMessageId</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect 4.3,</p><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>HProtection</p></td><td class="confluenceTd"><p>Protection of the above 4 field</p></td><td class="confluenceTd"><p>HProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p>= 0 for nonResiliency</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtwReqHProt</p></td><td class="confluenceTd"><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td colspan="10" class="confluenceTd"><p><strong>DTWreq Non-data payload</strong></p></td></tr><tr><td class="confluenceTd"><p>RBID</p></td><td class="confluenceTd"><p>Request buffer Identifier</p></td><td class="confluenceTd"><p>RBid reserved by DCE in Rb req, this value repeated per each Data Payload beat</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.DtwReqRbId</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.11.3.1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>CMStatus</p></td><td class="confluenceTd"><p>Used to deliver Transport encountered error to the target Unit</p></td><td class="confluenceTd"><p>= 0 , (have to send non-zero for error testing)</p></td><td class="confluenceTd"><p>Not supported</p></td><td class="confluenceTd"><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>N</p></td><td class="confluenceTd"><p>Not supported</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>RL</p></td><td class="confluenceTd"><p>Response Level</p></td><td class="confluenceTd"><p>= 'b11/'b01 for DtwMrgMrd else = 'b10</p><p>&nbsp;</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtwReqRL</p><p>&nbsp;</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.3.8 Table 4-15</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>TM</p></td><td class="confluenceTd"><p>Trace me</p></td><td class="confluenceTd"><p>random for Coh, ( = cmd_req.TM for NcCmd)</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtwReqTM</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159955/Ncore+3.2+Trace+and+Debug+Micro+Architecture+Specification" data-linked-resource-id="16159955" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.2 Trace and Debug Micro Architecture Specification</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Primary</p></td><td class="confluenceTd"><p>Primary data</p></td><td class="confluenceTd"><p>0: secondary Data, 1:primary Data, as per DTW_DATA type</p><p>if (<a class="external-link" href="http://rbreq.mw/" rel="nofollow">Rbreq.MW</a> =0) size of data for secondary will be full cacheline</p><p>else</p><p>size of data for secondary will be equal or smaller than a coherency</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.DtwReqPrim</p></td><td class="confluenceTd"><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.8.4.2.2.2</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>MPF1</p></td><td class="confluenceTd"><p>Multi-purpose field #1</p></td><td class="confluenceTd"><p>Target Id for DTWMrgMRD, random for others</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.DtwReqMpf1</p></td><td class="confluenceTd"><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.8.4.2.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>MPF2</p></td><td class="confluenceTd"><p>Multi-purpose field #2</p></td><td class="confluenceTd"><p>RMessageId for DTWMrgMRD, random for others</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.DtwReqMpf2</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.8.4.2.4</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>IntfSize</p></td><td class="confluenceTd"><p>Interface size</p></td><td class="confluenceTd"><p>used for DtwMrgMrdReq (0,1,2)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.DtwReqIntfSize</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.8.4.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>AUX</p></td><td class="confluenceTd"><p>Auxiliary data</p></td><td class="confluenceTd"><p>Supported for payload only, derived from native i/f UESR</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>N</p></td><td class="confluenceTd"><p>Not supported</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.8.4.4.1</p></td><td rowspan="2" class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>MPROT</p></td><td class="confluenceTd"><p>Protection bits for DTWReq Message Non-data paylad</p></td><td class="confluenceTd"><p>MProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p>= 0 for nonResiliency</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtwReqMProt</p></td><td class="confluenceTd"><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.8.4.4.2</p></td></tr><tr><td colspan="10" class="confluenceTd"><p><strong>Data Payload - Per Beat Contents</strong></p></td></tr><tr><td class="confluenceTd"><p>Data</p></td><td class="confluenceTd"><p>Data payload</p></td><td class="confluenceTd"><p>Random data according to DTW_DATA type</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtwReqDataIntegrity</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.8.4.5.1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>BE</p></td><td class="confluenceTd"><p>Byte Enable</p></td><td class="confluenceTd"><p>BE as per DTW_DATA type,</p><p>for DTW_DATA_PTL ,DTW_MRG_MRD , BE will be high only for valid bytes.</p><p>for DTW_NO_DATA, all BE should be 0.</p><p>for DTW_DATA_CLN, DTW_DATA_DTY all BE should be 1</p><p>&nbsp;</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtwReqDataIntegrity</p><p>#Cover.DMI.Concerto.v3.0.DtwReqBEtoggle</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.8.4.5.2</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Data Protection</p></td><td class="confluenceTd"><p>per DW, Parity or ECC</p></td><td class="confluenceTd"><p>calculating as per fnResiliencyProtectionType = ECC/Parity</p><p>= 0 for nonResiliency</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtwReqDataProt</p></td><td rowspan="4" class="confluenceTd"><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.8.4.5.3</p></td><td rowspan="4" class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>DWId</p></td><td class="confluenceTd"><p>DW Identifier</p></td><td class="confluenceTd"><p>= depend of critical dwid and data size</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtwReqDwid</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.8.4.5.4</p></td></tr><tr><td class="confluenceTd"><p>DBad</p></td><td class="confluenceTd"><p>Bad data indicator</p></td><td class="confluenceTd"><p>= 1 for errored data else = 0</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.DtwReqDbadset</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.8.4.5.5</p></td></tr><tr><td class="confluenceTd"><p>AUX</p></td><td class="confluenceTd"><p>Auxiliary data, can carry USER bits</p></td><td class="confluenceTd"><p>random , can be used to carry USER bits</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.DtwReqAux</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.8.4.5.6</p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.1.2.4DTWrsp">&nbsp;3.1.2.4<strong> DTWrsp</strong></h4><p>After receiving the DTWreq message, the DMI issue DTWrsp message back to the src of Dtw_req to acknowledge the receipt of the former message</p><h5 id="Ncore3.7DMITestplan:-3.1.2.4.1DTWrspBody">3.1.2.4.1 DTW<strong>rsp Body</strong></h5><p><strong>&nbsp;&nbsp;</strong>refer Table 4-47 of CCMP&nbsp; and&nbsp; Dtwrsp cpr for DTWrsp message field&nbsp;</p><h5 id="Ncore3.7DMITestplan:-3.1.2.4.2FunctionalChecks&amp;Coverage">3.1.2.4.2&nbsp;<strong> Functional Checks &amp; Coverage&nbsp;</strong>&nbsp;</h5><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="fc5e4724-31a3-4719-bff4-d47c0454904b" class="confluenceTable"><colgroup><col style="width: 88.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /><col style="width: 84.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Run</p><p>Cmd</p></th></tr><tr><td class="confluenceTd"><p>Check, RMessageId and Tgt_id is matching MessageId and src_id of any DTWreq In flight</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtwRspRMessageId</p></td><td rowspan="5" class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.8.6.1</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check Cmstatus for error</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.DtwrRspspCmstatus</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.8.6.2</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check expected RL</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.DtwRspRL</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.8.6.5</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>check HProt/MProt = Parity/ECC(Resiliency testing) , = 0 (nonResilency )</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtwRspHProt</p><p>#Check.DMI.Concerto.v3.0.DtwRspMProt</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.8.6.4</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>check for Dtw_Mrg_Mrd with smi_rl = 'b11, Dtw_rsp should send after receiving Dtr_rsp</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtwRspAfterDtrRsp</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.8.6.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-">&nbsp;</h4><h4 id="Ncore3.7DMITestplan:-3.1.2.7StimulusSystemLevelconstraint">3.1.2.7&nbsp; <strong>Stimulus System Level constraint&nbsp;</strong></h4><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="451ff4f5-4ac6-4f1f-95a4-701e7f8f1314" class="confluenceTable"><colgroup><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>bfm should not send the DTW to the same address for which MrdInflight including CMOs</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtwMrdMrdinflight</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh<br /></p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>CONC-6448</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>there is no ordering requirement between RBreq and DTW, bfm sending these concurrently, with random</p><p>transport delay inserted independently.</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RBreqDtwReqOrder</p></td><td class="confluenceTd"><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>If RbReq.Mw= 1 then if two Dtw, Dtw with primary =0 followed by Dtw with primary =1 , if One Dtw, only Dtw</p><p>with primary = 1</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.MWwithDtw</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.1.2.8FunctionalChecks&amp;Coverage">3.1.2.8&nbsp;<strong> Functional Checks &amp; Coverage&nbsp;</strong></h4><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="3b53f449-c9e4-4fc5-9c37-2b89db9a99d6" class="confluenceTable"><colgroup><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Check that Rbreq not colliding any MRD inflight</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtwMrdMrdinflight</p></td><td rowspan="19" class="confluenceTd"><p>dmi_scoreboard.svh&nbsp;</p><p>&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that RB Id should not be reused ,till DMI send the RBUreq</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.6.UniqueRBID</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a>&nbsp; 4.12.3.1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that if RbReq MW = 1, then DMI may or may not receive two Dtw with same RBID</p><p>if two Dtw then DTW with primary bit =0 followed by Dtw with primary bit =1,if one Dtw the only Dtw with primary bit =1</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.MWdtwOrdering</p><p>&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;<a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.12.3.5.1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that if RbReq MW = 0, and primary bit = 0 ,then size of Dtw data will be coherency granule</p><p>or cacheline</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.MWdtwSecondarySize</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a>&nbsp; 4.8.4.2.2.2</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p><del>Check that RBUreq sent by DMI after receiving DTWreq</del></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.12.1,4.12.2</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p><del>Check that if RbReq MW = 1,&nbsp;RBUreq sent by DMI after receiving primary DTW</del></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a>&nbsp; 4.12.4,5.2</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>check that CCP IF signal toggle as per table 6 of DMI Mirco arch</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.Dtwtable6</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565224" rel="nofollow">DMI U-Arch Spec 3.6 Release</a> sect 6.2.3.5.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>check that Dmi behavior as per table for Dtw on page DMI operation of CH-ConcertoC Mapping.xlsx</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DMIoperationforDtw</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>CHI-ConcertoCMapping.xlsx</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that DTR type sent for DTW_MRG_MRD</p><p>DTW_MRG_MRD_INV -&gt; DTR_DATA_INV,</p><p>DTW_MRG_MRD_UCLN -&gt; DTR_DATA_UNQ_CLN</p><p>DTW_MRG_MRD_UDTY -&gt; DTR_DATA_UNQ_DTY</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DTRTypeVsDtwMrgMrd</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that if DTW_MRG_MRD with primary bit = 0 , then size of the data transferred is that of coherency</p><p>granule or cacheline, if primary bit =1 , then size of data transferred may be equal or smaller than a coherency</p><p>granule.</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtwMrgMrdDataSize</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Table 4-43 note</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that DTRreq sent with correct source id, target id and message id.</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DTRfields</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.8.3.2.4</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that if there is Cache miss/NonSmc/(AC=1 and all way busy) for DTW_MRG_MRD , then AXI RD and AXI Wr sent independently ,AXI read data merged with DTW_MRG_MRD data, merged data sent in DTR</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DTWMrgMrdNoAlloc</p><p>#Cover.DMI.Concerto.v3.0.DTWMrgMrdNoAlloc</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td rowspan="3" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565224" rel="nofollow">DMI U-Arch Spec 3.6 Release</a> sect 6.2.4.1.4.6<br /></p><p>&nbsp;</p><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that DTW_MRG_MRD miss with AC=1, only AXI read will be sent, DMI will send merge data to DTR and Fill Path</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DTWMrgMrdmisswithAlloc</p><p>#Cover.DMI.Concerto.v3.0.DTWMrgMrdmisswithAlloc</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that DTW_MRG_MRD&nbsp; Hit, then DMI will do the Write bypass, read data from Smc will send to DTR</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DTWMrgMrdHit</p><p>#Cover.DMI.Concerto.v3.0.DTWMrgMrdHit</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check protocol flow for Dtw (RBreq,RBresp,DTWreq,DTWrsp,RBusedreq,RBusedRsp), RBreq and DtWreq can come in any order</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DTWProtocolFlow</p><p>#Cover.DMI.Concerto.v3.0.DTWProtocolFlow</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;<a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check protocol flow for&nbsp; DtwMrgMrd (RBreq,RBresp,DTWreq,DTRreq,DTRrsp,DTWrsp,RBusedreq,RBusedRsp,), RBreq and DTWMrgMrdreq can come in any order.</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DTWMrgMrdProtocolFlow</p><p>#Cover.DMI.Concerto.v3.0.DTWMrgMrdProtocolFlow</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Cover Rb(reserver) and Rb(release) sent before Rbrsp of Reserve,</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RbResRelOrder</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Cover Rb(reserver) and Rb(release) use same/different Rbid</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RbResRelRbid</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Toggle coverage for Data, BE, DP, Dbad, Aux</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.DpToggleCov</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h3 id="Ncore3.7DMITestplan:-3.1.3Non-CoherentRead/Write/CMOs">3.1.3 Non-Coherent Read/Write/CMOs</h3><p>&nbsp;&nbsp; Non-Coherent read/write is initiated by&nbsp; AIUs using CMDReq Messages, DMI will send Data using DTRreq for NcRd, for CMOs no DTRreq sent.</p><h4 id="Ncore3.7DMITestplan:-3.1.3.1CMDReq">3.1.3.1&nbsp; CMDReq</h4><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="fcbbeedf-8167-4016-bb7c-6082b7f3e1b3" class="confluenceTable"><colgroup><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Name of Field</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Description</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>constraint</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td colspan="10" class="confluenceTd"><p><strong>CMDreq Header</strong></p></td></tr><tr><td class="confluenceTd"><p>&nbsp;Target Id</p></td><td class="confluenceTd"><p>&nbsp;Network identifier of the intended receiver</p></td><td class="confluenceTd"><p>= FUID of DMI</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DmiunitId</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect.4.4</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;Initiator Id</p></td><td class="confluenceTd"><p>&nbsp;Network identifier of the sender</p></td><td class="confluenceTd"><p>= All FUID of AIU</p><p>&nbsp;</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.AiuUnitId</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect.4.4</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>CMType</p></td><td class="confluenceTd"><p>Type of Concerto C Message</p></td><td class="confluenceTd"><p>= All Nc Cmd Types</p><p>(CMD_RD_NC,CMD_WR_NC_PTL,CMD_WR_NC_FULL,CMD_PREF,CMD_CLN_INV</p><p>CMD_CLN_VLD,CMD_CLN_SH_PER,CMD_MK_INV)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CmdReqType</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect.4.4</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Message Id</p></td><td class="confluenceTd"><p>Unique Message Identifier at sender</p></td><td class="confluenceTd"><p>&lt; nNcCmdInFlight * nAius</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.maxNcCmdInflight</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect 4.4,</p><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>HProtection</p></td><td class="confluenceTd"><p>Protection of the above 4 fields</p></td><td class="confluenceTd"><p>HProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p>= 0 for nonResiliency</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.CmdReqHProt</p></td><td class="confluenceTd"><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.4</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td colspan="10" class="confluenceTd"><p><strong>CMDreq Body</strong></p></td></tr><tr><td class="confluenceTd"><p>CMStatus</p></td><td class="confluenceTd"><p>Used to deliver Transport encountered error to the target Unit</p></td><td class="confluenceTd"><p>= 0 , (have to sent non-zero for error testing)</p></td><td class="confluenceTd"><p>Cover.DMI.Concerto.v3.0.CmdReqCmStatus</p></td><td class="confluenceTd"><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.4.3.1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Addr</p></td><td class="confluenceTd"><p>Address</p></td><td class="confluenceTd"><p>size aligned random address, width of address = wAddr , cover all value of addr[5:0]</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CmdReqAddrMinMidMax</p><p>#Cover.DMI.Concerto.v3.0.CmdReqAddrOffset</p></td><td rowspan="12" class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.2</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>VZ</p></td><td class="confluenceTd"><p>Visibility ( coherent/System)</p></td><td class="confluenceTd"><p>random (0 = Coherent Viz, 1 = System Viz)</p><p>&nbsp;</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CmdReqvisibility</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td rowspan="5" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.3</p><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>CA</p></td><td class="confluenceTd"><p>Cacheable</p></td><td class="confluenceTd"><p>random(0 = Non-cacheable, 1=Cacheable)</p><p>= 1 for CMD_PREF</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CmdReqCacheable</p></td><td class="confluenceTd"><p>&nbsp;Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>AC</p></td><td class="confluenceTd"><p>Allocate Hint</p></td><td class="confluenceTd"><p>random (0 = No-allocate, 1 = Allocate), if(Ca=1 -&gt;Ac=1)</p><p>= 1 for CMD_PREF</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CmdReqallocate</p><p>#Cover.DMI.Concerto.v3.0.CmdReqAc_Ca1</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>CH</p></td><td class="confluenceTd"><p>Coherent Access</p></td><td class="confluenceTd"><p>= 0 (Non-Coherent) (this field is dont care in ncore3.1)</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.CmdReqCoherentAccess</p></td><td class="confluenceTd"><p>&nbsp;Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>ST</p></td><td class="confluenceTd"><p>Storage Type</p></td><td class="confluenceTd"><p>random(0 : System memory, 1: Peripheral storage)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CmdReqStoragetype</p></td><td class="confluenceTd"><p>&nbsp;Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>EN</p></td><td class="confluenceTd"><p>Endianess</p></td><td class="confluenceTd"><p>random (0 = LittleEndian, 1= BigEndian) Dmi always do little Endian, ignore this attribute</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CmdReqEndianess</p></td><td class="confluenceTd"><p>&nbsp;Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.3.3</p><p>Micro Arch Sect 5.2.2.1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>ES</p></td><td class="confluenceTd"><p>Exclusive/Self-snoop</p></td><td class="confluenceTd"><p>random (0 = not Exclusive access, 1 = Exclusive access)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CmdReqEndianess</p></td><td class="confluenceTd"><p>&nbsp;Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.3.4</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>NS</p></td><td class="confluenceTd"><p>Non-secure Access</p></td><td class="confluenceTd"><p>random (0 = Secure Access,1 = Non-secure Access)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CmdReqsecurity</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.3.5</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>PR</p></td><td class="confluenceTd"><p>Privileged Access</p></td><td class="confluenceTd"><p>random (0 = Privileged access, 1 = privileged access)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CmdReqprivilege</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>OR</p></td><td class="confluenceTd"><p>Order[1:0]</p></td><td class="confluenceTd"><p>random (00,01,10,11)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CmdReqOR</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.3.4</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>LK</p></td><td class="confluenceTd"><p>Lock</p></td><td class="confluenceTd"><p>random (00:No-op,01:Lock,10:Unlock:11:Reserved)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CmdReqlock</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>RL</p></td><td class="confluenceTd"><p>Response Level</p></td><td class="confluenceTd"><p>= 'b10 (Protocol Level completion) for CMOs</p><p>= 'b01 (Transport Level Acknowledgement) for others</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.CmdReqRL01</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.3.8, 4.5.3.3.8.1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>TM</p></td><td class="confluenceTd"><p>Trace Me</p></td><td class="confluenceTd"><p>random (0: No-op, 1:Trace this access)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CmdReqTM</p></td><td class="confluenceTd"><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.3.7</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>MPF1</p></td><td rowspan="2" class="confluenceTd"><p>this field not used</p><p>by Dmi for NcRd/NcWr</p></td><td rowspan="2" class="confluenceTd"><p>random</p></td><td rowspan="2" class="confluenceTd"><p>&nbsp;</p></td><td rowspan="2" class="confluenceTd"><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p></td><td class="confluenceTd"><p>N</p></td><td class="confluenceTd"><p>&nbsp;Not Supported</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td rowspan="2" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.4, 4.5.3.5</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>MPF2</p></td><td class="confluenceTd"><p>N</p></td><td class="confluenceTd"><p>&nbsp;Not Supported</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Size</p></td><td class="confluenceTd"><p>Access size in Bytes</p></td><td class="confluenceTd"><p>random (3'b000,3'b001,3'b010,3'b011,3'b100,3'b101,3'110)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CmdReqsize</p></td><td class="confluenceTd"><p>&nbsp;</p><p>dmi_seq.svh</p><p>&nbsp;</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.4.6</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>IntfSize</p></td><td class="confluenceTd"><p>Interface size in DW at the receiver of data</p></td><td class="confluenceTd"><p>random</p></td><td class="confluenceTd"><p>&nbsp;#Cover.DMI.Concerto.v3.0.CmdReqIntfSize</p></td><td rowspan="6" class="confluenceTd"><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.7</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>DId</p></td><td class="confluenceTd"><p>Destination Id</p></td><td class="confluenceTd"><p>= random</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CmdReqDid_6</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.8</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>TOF</p></td><td class="confluenceTd"><p>Transaction Ordering Framework</p></td><td class="confluenceTd"><p>TOF[1:0] = random (Ncore support only this value)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CmdReqTOF</p></td><td class="confluenceTd"><p>&nbsp;Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.9</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>QoS</p></td><td class="confluenceTd"><p>Quality of Service Label</p></td><td class="confluenceTd"><p>random</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CmdReqQos</p></td><td class="confluenceTd"><p>Y&nbsp;</p></td><td class="confluenceTd"><p>Pass&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.10</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>AUX</p></td><td class="confluenceTd"><p>Auxiliary bits</p></td><td class="confluenceTd"><p>random</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CmdReqAux</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.8.4.8&nbsp;</p></td><td rowspan="2" class="confluenceTd"><p>Not specified Any functionality for DMI v3.0<br /></p></td></tr><tr><td class="confluenceTd"><p>MPROT</p></td><td class="confluenceTd"><p>Parity/ECC</p></td><td class="confluenceTd"><p>MProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p>= 0 for nonResiliency</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.CmdReqMProt</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.1.3.2StimulusSystemLevelconstraint">3.1.3.2&nbsp; <strong>Stimulus System Level constraint&nbsp;</strong>&nbsp;</h4><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="e2578bc1-27e9-42f9-a500-f08e9db35c84" class="confluenceTable"><colgroup><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>bfm can send NcRd/NcWr in any order, bfm will not wait for completion of any prior txn before sending the NcCmd to same addr.</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.NcCmdInflight</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.1.3.3DTWMessage">3.1.3.3 DTW Message</h4><p>&nbsp;&nbsp;&nbsp; This message are associated with delivering data to the system storage for Write , it carry Data payload in addition to non-data information. the filed will be same as&nbsp; Coh DTWReq except following constraint&nbsp;&nbsp;</p><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="6757c389-1a19-4400-9f61-6a2f5a1b395f" class="confluenceTable"><colgroup><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Name of Field</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Description</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>constraint</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td colspan="10" class="confluenceTd"><p><strong>DTWreq Header</strong></p></td></tr><tr><td class="confluenceTd"><p>CMType</p></td><td class="confluenceTd"><p>Type of Concerto C Message</p></td><td class="confluenceTd"><p>= DTW_DATA_CLN,DTW_DATA_DTY if CMD_WR_NC_FULL</p><p>= DTW_NO_DATA,DTW_DATA_PTL if CMD_WR_NC_PTL</p><p>&nbsp;</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.DtwMsgType</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect.4.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td colspan="10" class="confluenceTd"><p><strong>DTWreq Non-data payload</strong></p></td></tr><tr><td class="confluenceTd"><p>RBID</p></td><td class="confluenceTd"><p>Request buffer Identifier</p></td><td class="confluenceTd"><p>RBid reserved by DMI sent in STR req, this value repeated per each Data Payload beat</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.DtwRbId</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.11.3.1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>primary</p></td><td class="confluenceTd"><p>Primary data</p></td><td class="confluenceTd"><p>= 1</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.DtwPrim</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.1.3.4FunctionalChecks&amp;Coverage">3.1.3.4&nbsp;<strong> Functional Checks &amp; Coverage</strong></h4><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="bdcc368d-5108-4e16-abd3-4acc99095e6e" class="confluenceTable"><colgroup><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref</p><p>Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p><del>Check, if NcRd collide with NcWr in flight, Dmi will wait completion of write before issuing a read req. there is no dependency if NcRd collide CohWr/CohRd in flight</del></p></td><td class="confluenceTd"><p><del>#Check.DMI.Concerto.v3.0.NcRdCollideNcWr</del></p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check, Dtr msg type = DTR_DATA_INV for NC Rd</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.NcDtrMsgType</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Cover, For NcWr recieved, DtwReq coming at DMI DP interface in different order &amp; In order</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.NcWrDtwOrder</p></td><td class="confluenceTd"><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Cover back to back to Rd/Wr to same adder from same agent and different agent</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.BacktoBckRdWr</p></td><td class="confluenceTd"><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.1.3.5FunctionalChecks&amp;Coverage(withCMC)">3.1.3.5&nbsp;<strong> Functional Checks &amp; Coverage (with CMC)</strong></h4><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="a3be1d13-df3c-4aa7-b74e-fccb5203bcf1" class="confluenceTable"><colgroup><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref</p><p>Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Check, NcRd/NcWr will be allocated in cache as per AC bit, there is no difference between Nc/Coh txn</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.NcAllocate</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.1.3.6CMDRsp">3.1.3.6<strong> CMDRsp</strong></h4><p><strong>&nbsp; &nbsp;</strong>After receiving the CMDreq message, The DMI issue an CMDrsp message back to the AIU to acknowledge the receipt of the former message.&nbsp;</p><h5 id="Ncore3.7DMITestplan:-3.1.3.6.1CMDrspBody">3.1.3.6.1 CM<strong>Drsp Body</strong></h5><p><strong>&nbsp;&nbsp;</strong>refer Table 4.20 of CCMP for CMDrsp message field</p><h5 id="Ncore3.7DMITestplan:-3.1.3.6.2FunctionalChecks&amp;Coverage">3.1.3.6.2&nbsp;<strong> Functional Checks &amp; Coverage&nbsp;</strong></h5><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="f2f16b79-f780-42c8-b5f2-c4322005cdc0" class="confluenceTable"><colgroup><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Check, RMessageId and target id is matching MessageId ad Initiator Id of any CMD req In flight</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.CMDRspRMessageIdAiuId</p></td><td rowspan="3" class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.7</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check, CMStatus field for expected value</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CMDRspCMStatus</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;<a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check, MPROT for expected value</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.CmdRspMProt</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.1.3.7STRreq">3.1.3.7<strong> STRreq&nbsp; &nbsp;</strong></h4><p>After receiving the CMDreq , the DMI issue an STRreq for both Rd/Wr messages back to requesting AIU to send the RBid for NcWr and NcRd protocol completion. for NcWr it wiil carry the Rbid , which will be used by DtwReq.</p><p>for NcRd it is used for&nbsp; completion of protocol.</p><h5 id="Ncore3.7DMITestplan:-3.1.3.7.1STRreqBody">3.1.3.7.1 STRreq<strong> Body</strong></h5><p>refer Table 4-50 of CCMP for&nbsp; STRreq message field.</p><h5 id="Ncore3.7DMITestplan:-3.1.3.7.2FunctionalChecks&amp;Coverage">3.1.3.7.2&nbsp;<strong> Functional Checks &amp; Coverage&nbsp;</strong></h5><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="50af737c-b1c3-4126-af8c-b52f0b31b40d" class="confluenceTable"><colgroup><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Check, RMessageId and target Id matching MessageId and Initiator Id of any CMD req In flight</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.STRreqMessageIdAiuId</p></td><td rowspan="5" class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.10.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check, TM bits for expected value</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.STRreqTM</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;<a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check, Qos for expected value</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.STRreqQOS</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check, MPROT for expected value</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.STRreqMPROT</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that NcRd/NcWr will process as per order of str_req</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.STRreqProcessOrder</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.1.3.8STRrspmessage">3.1.3.8 STR<strong>rsp</strong> message</h4><p>&nbsp;After receiving the STRreq message, BFM issues an STRrsp message back to the&nbsp; DMI to acknowledge the receipt of the STRreq.&nbsp;</p><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="5f442848-0d73-4cec-aaf8-6c44d6ba84d2" class="confluenceTable"><colgroup><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 105.0px;" /><col style="width: 48.0px;" /><col style="width: 75.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Name of Field</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Description</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>constraint</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td colspan="10" class="confluenceTd"><p><strong>STRrsp Header</strong></p></td></tr><tr><td class="confluenceTd"><p>Target Id</p></td><td class="confluenceTd"><p>&nbsp;Network identifier of the intended receiver</p></td><td class="confluenceTd"><p>= STRreq.InitiatorId</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DmiunitId</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect.4.10.4</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Initiator Id</p></td><td class="confluenceTd"><p>&nbsp;Network identifier of the sender</p></td><td class="confluenceTd"><p>= All FUID of AIU attached with DMI</p><p>&nbsp;</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.AiuUnitId</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;<a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>CMType</p></td><td class="confluenceTd"><p>Type of Concerto C Message</p></td><td class="confluenceTd"><p>= STRrsp</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.STRrspType</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;<a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Message Id</p></td><td class="confluenceTd"><p>Unique Message Identifier at sender</p></td><td class="confluenceTd"><p>random</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.STRrspMessageid</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect 4.12,</p><p>Ncore 3.0 System Params.xlsx</p><p>Page: SystemCredits</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>HProtection</p></td><td class="confluenceTd"><p>Protection of the above 4 fields</p></td><td class="confluenceTd"><p>HProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p>= 0 for nonResiliency</p></td><td class="confluenceTd"><p>&nbsp;Check.DMI.Concerto.v3.0.STRRspHPROT</p></td><td class="confluenceTd"><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.3</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td colspan="10" class="confluenceTd"><p><strong>STRrsp Body</strong></p></td></tr><tr><td class="confluenceTd"><p>RMessageId</p></td><td class="confluenceTd"><p>Reference Message Id</p></td><td class="confluenceTd"><p>= STRreq.MessgaeId</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.STRRspRmessageId</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.11.5.1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>CMStatus</p></td><td class="confluenceTd"><p>Used to deliver response and error report to DMI</p></td><td class="confluenceTd"><p>= 0 , (have to sent non-zero for error testing)</p></td><td class="confluenceTd"><p>&nbsp;Check.DMI.Concerto.v3.0.STRRspCmStatus</p></td><td class="confluenceTd"><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.11.5.2</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>AUX</p></td><td class="confluenceTd"><p>Auxiliary bits</p></td><td class="confluenceTd"><p>random</p></td><td class="confluenceTd"><p>Not Supported. Derived from native i/f USER bits, which aren&rsquo;t supported</p></td><td rowspan="2" class="confluenceTd"><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>N</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td rowspan="2" class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>MPROT</p></td><td class="confluenceTd"><p>Parity</p></td><td class="confluenceTd"><p>MProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p>= 0 for nonResiliency</p></td><td class="confluenceTd"><p>&nbsp;Check.DMI.Concerto.v3.0.STRRspMROT</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.11.5.3</p></td></tr></tbody></table></div><h3 id="Ncore3.7DMITestplan:-3.1.4Atomictransaction">3.1.4<strong> Atomic transaction&nbsp;</strong></h3><p>&nbsp;&nbsp; Atomic transaction allow for a requester to send to the interconnect a transaction with memory address and an operation to be performed on that location. DMI will receive this req same as NcWR, message type and opcode determine, which operation has to perform on the address received in CMDreq. Dmi will not handle atomic for NonSmc. DMI will send updated data using DTRreq except atomic write.</p><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="0b602afc-9765-447a-ae41-76d061b2c1bc" class="confluenceTable"><colgroup><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Name of Field</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Description</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>constraint</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td colspan="10" class="confluenceTd"><p><strong>CMDreq Header, </strong>header will be same as NcWr except CMtype</p></td></tr><tr><td class="confluenceTd"><p>CMType</p></td><td class="confluenceTd"><p>Type of Concerto C Message</p></td><td class="confluenceTd"><p>random</p><p>(msg_type inside {CMD_RD_ATM,CMD_WR_ATM,CMD_SW_ATM,CMD_CMP_ATM} )</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.AtomicType</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect.4.4</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td colspan="10" class="confluenceTd"><p><strong>CMDreq Body, </strong>Body will be same as NcWr except as below</p></td></tr><tr><td class="confluenceTd"><p>Addr</p><p>&nbsp;</p></td><td class="confluenceTd"><p>Address</p></td><td class="confluenceTd"><p>size aligned random address,</p><ul><li><p>CMD_RD_ATM,CMD_WR_ATM,CMD_SWP_ATM byte address aligned in the Data pkt to the outbound data size.</p></li><li><p>CMD_CMP_ATM the byte address must be aligned in the Data packet to the inbound data size, which is equivalent to half the outbound data size . The Compare and Swap data values are concatenated and the resulting data payload is aligned in the Data packet to the outbound data size.<br />The Compare data is always at the addressed byte location.The Swap data is always in the remaining half of the valid data,</p></li><li><p>For any given Compare data address, the Swap data address can be determined by inverting bit[n] in the Compare<br />data address where:<br />&bull; n = log2(Compare data size in bytes)</p></li></ul><p>&nbsp;</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.AtomicAddrMinMidMax</p><p>#Cover.DMI.Concerto.v3.0.AtomicAddrOffset</p><p>&nbsp;#Check.DMI.Concerto.v3.0.AtomicAddrDataAlignment</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>CHI specs Sect 2.10.5</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>VZ</p></td><td class="confluenceTd"><p>Visibility ( coherent/System)</p></td><td class="confluenceTd"><p>=0</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.Atomicvisibility</p></td><td rowspan="2" class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td rowspan="2" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.3.9</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>ST</p></td><td class="confluenceTd"><p>storage type</p></td><td class="confluenceTd"><p>=0</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.AtomicST</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>MPF1</p></td><td class="confluenceTd"><p>Used to carry ARGV for atomic opcode</p></td><td class="confluenceTd"><p>random( ArgV[5:0] inside {0,1,2,3,4,5,6,7} )</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.AtomicArgV</p></td><td rowspan="2" class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p><p>&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a> Sect&nbsp; 4.5.3.4</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Size</p></td><td class="confluenceTd"><p>Access size in Bytes</p></td><td class="confluenceTd"><p>if(CMD_ATM_CMP) size = {2,4,8,16,32} bytes</p><p>else size = {1,2,4,8} bytes</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.Atomic_size</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>CHI specs Sect 2.10.5</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.1.4.1FunctionalChecks&amp;Coverage">3.1.4.1&nbsp;<strong> Functional Checks &amp; Coverage&nbsp;</strong></h4><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="e3ca366b-7157-4e2b-81b4-bb6650f92999" class="confluenceTable"><colgroup><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>where</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Atomic engine implemented to process the atomic operation</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.AtomicEngine</p></td><td rowspan="7" class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td rowspan="7" class="confluenceTd"><p>CHI specs Sect 2.10.5, 4.2.4</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565224" rel="nofollow">DMI U-Arch Spec 3.6 Release</a> sect. 6.2.4.1.4.4&nbsp;,&nbsp;&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>check if addr miss in Smc, then full cacheline read from AXI , processed and fill full cacheline</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.AtomcMiss</p></td><td class="confluenceTd"><p>&nbsp;Y</p></td><td class="confluenceTd"><p>&nbsp;Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>check if addr hit in cache then it read the partial data, process and fill the partial data, if processed data is</p><p>different then cache Rd data</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.AtomcHit</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that there is not DTR for atomic store</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.NoDtrAtomicStore</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that original data from the addressed location sent in DTR to requestor for atomic load, atomic cmp, atomic swp</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtrDataAtomicLdCmpSwp</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that byte size of DTR for Atomic Cmp = (number of bytes of atomic cmd )/2</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtrByteSizeAtomicCmp</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Cover all combination of atomic store and atomic load with Argv</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.AtomicStoreLoadArv</p><p>&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h3 id="Ncore3.7DMITestplan:-3.1.5Scratchpadmemory"><strong>3.1.5 Scratchpad memory</strong></h3><p>DMI can be configured with or without cache at compile time.&nbsp; The cache inside the DMI can be configured to have N ways given to Scratchpad memory and rest to the cache memory (where N is greater than 0 and less than the number of ways in a set).</p><p>Scratchpad memory behaves same as a normal memory that has N addresses (where N = number of sets * number of scratchpad ways) on which write and read operations can happen. These addresses will be different than those of cache addresses and by using the address, it can be determined if it is scratchpad or cache address.</p><p>All the command types that can come to cache memory (described in the above sections 4.1.1 to 4.1.5) can come to the scratchpad memory as well.</p><h4 id="Ncore3.7DMITestplan:-3.1.5.1FunctionalChecks&amp;Coverage">3.1.5.1 Functional Checks &amp; Coverage</h4><p>Note: The hashtags corresponding to some checks are at two places.</p><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="7d68946b-c6f9-4175-a505-4af2e3cdecbf" class="confluenceTable"><colgroup><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Checks</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Location</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Transactions with only Scratchpad address should go to SP control channel and not to Cache control channel</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.OnlySPTxnsOnSPCtrlChnl</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p><p>and dmi_scb_txn.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>DTW_NO_DATA and DTW_DATA_CLN to Scratchpad are always dropped</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DropDtwNoDataAndDtwCln</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>CONC-4437</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Coherent read/write (Dtw/Mrd) for same address should be ordered w.r.t. each other and non-coherent read/write for same address should be ordered w.r.t. each other.</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.OrderingCheckOnSPCtrlChnl</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>CONC-4597</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>If an atomic req is pending for a Scratchpadline, then no other req can come with same Scratchpadline address until atomic write finishes(atomic write will happen through the fill data port, no fill control packet, if applicable)</p><p>If the atomic write is not required, then at the time read data comes out of the SP output channel, other transactions can come at SP control channel)</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.NoTxnWhenAtomicPending</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>CONC-4437</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>If a DtwMergeMrd transaction is received on SP control interface, then both sp_op_wr_data and sp_op_rd_data signals should be high</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.BothRdWrHighForDtwMrgMrd</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Checks on burst type and burst length signals of SP control interface (should match with the expected values)</p><p>Little tricky In case of DtwMrgMrd with weird wrap: burst length is full cacheline, more details on CONC-4511</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.SPCtrlBurstTypeAndLength</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>CONC-4511</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Checks on remaining SP control interface signals (beat, index, way, and data bank) that they should match with the matched transaction's corresponding attributes (calculated by testbench)</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.SPCtrlInterfaceSignals</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Checks on all SP write data interface signals (poison, byte enable, beat number and data) that they should match with the corresponding transaction's DTW (poison signal should be 0)</p><p>Little tricky In case of DtwMrgMrd with weird wrap, full cacheline needs to be written in Scratchpad, the beats which did not come in DTW, testbench creates those beats with byte enable set to 0, more details on CONC-4511</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.SPWrInterfaceSignals</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Checks on all SP output data interface signals (data, byte enable, poison) that they should match with the data (read from testbench's local scratchpad memory model)</p><p>For DtwMrgMrd, read data is always full cacheline</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.SPRdInterfaceSignals</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>CONC-4511</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Checks on DTR interface signals (smi_dp_dbad, smi_data and smi_dp_be) that they should match with the data received at the SP output interface</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DTRDataByteEnPoison</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that when all way are reserved for SP , atomic should not send to non-SP address</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.AtomicNonSPAllwayResSP</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>CONC-4790</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Access to cache and scrachpad consecutively</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.spcacheaccess</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Access scratchpad edges</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.spedges</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h3 id="Ncore3.7DMITestplan:-3.1.6WayPartition"><strong>3.1.6 Way Partition</strong></h3><p>&nbsp;DMI can be configured with Smc and if nWayPartitioningRegisters&gt;0, then way can be reserved for AIU by configuring&nbsp; <a class="external-link" data-card-appearance="inline" href="http://registers.it" rel="nofollow">http://registers.it</a> restrict the initiator only to allocate to certain ways of the cache.</p><h4 id="Ncore3.7DMITestplan:-3.1.6.1Functionalchecksandcoverage">3.1.6.1 Functional checks and coverage&nbsp;&nbsp;</h4><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="17a15010-0bd2-4d1d-9a43-198550d0d7e6" class="confluenceTable"><colgroup><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Checks</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Location</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Configure reserved way randomly , none of two aiu should share same way</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.AiuWayCollison</p></td><td rowspan="4" class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td rowspan="4" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565224" rel="nofollow">DMI U-Arch Spec 3.6 Release</a> sect. 6.2.3.8</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>if none of the configured CSR match to incoming AIU then unreserved way will be used for it</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.NoWayResrve</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that for DTWreq Requester aiu = DtwReq.initiator_id, for DTW_MRG_MRD</p><p>aiu = dtw_req.mpf1.initiator_id</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.AiuIdDtwReq</p><p>#Check.DMI.Concerto.v3.0.AiuIdDtwMrgMrd</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>check if aiu match any of the configured register then waybusy_vec == ~configured_way</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.WayPartionWayBusyvec</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h3 id="Ncore3.7DMITestplan:-3.1.7AddressTranslation"><strong>3.1.7 Address Translation&nbsp;</strong></h3><p>DMI&nbsp; Read/Write Address are relocated to physical address before sending out on the AXI bus</p><h4 id="Ncore3.7DMITestplan:-3.1.7.1Functionalchecksandcoverage">3.1.7.1 Functional checks and coverage&nbsp;&nbsp;</h4><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="629e1070-bbb4-4ef0-99fe-56a847bf15c6" class="confluenceTable"><colgroup><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Checks</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Location</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Match AXI address is translating correctly as per configured register</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.AddressTranlation</p></td><td rowspan="3" class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td rowspan="3" class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=DMI%20U-Arch%20Spec%20%5B3.4%20release%5D&amp;linkCreation=true&amp;fromPageId=251854849" rel="nofollow">https://arterisip.atlassian.net/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=DMI%20U-Arch%20Spec%20%5B3.4%20release%5D&amp;linkCreation=true&amp;fromPageId=251854849</a> sect. 6.2.4.1.7</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Cover that all value of mask configured (0-15) DMIUATER</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.AddressTranlationMaskbit</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Cover all DMIURFAR value match</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.AddressTranlationFAR</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h3 id="Ncore3.7DMITestplan:-3.1.8SmcPolicy"><strong>3.1.8 Smc Policy&nbsp;</strong></h3><p>DMI&nbsp; with Smc alloc policy &nbsp; can be controlled by CSR &nbsp;SMCAPR if&nbsp;DMIUSMCTCR.AllocEn = 1,&nbsp;</p><h4 id="Ncore3.7DMITestplan:-3.1.8.1Functionalchecksandcoverage">3.1.8.1 Functional checks and coverage&nbsp;&nbsp;</h4><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="bc6424b7-532b-445d-b81a-79d627707979" class="confluenceTable"><colgroup><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Checks</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Location</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Check if DMIUSMCTCR.AllocEn = 0, none will allocate to Smc</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.AllocDisbale</p></td><td rowspan="7" class="confluenceTd"><p>dmi_scoreboard.svh&nbsp;&nbsp;&nbsp;&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td rowspan="7" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565224" rel="nofollow">DMI U-Arch Spec 3.6 Release</a> sect. 6.2.3.9</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check if SMCAPR.TOFAllocDisable = 1 then cache allocation for writeUnique from CHI/ACE disabled</p></td><td class="confluenceTd"><p>Not supported in current version</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check&nbsp; if SMCAPR&nbsp;.ClnWrAllocDisable = 1, this bit disable cache allocation for clean write , write clean dropped</p></td><td class="confluenceTd"><p>&nbsp;#Check.DMI.Concerto.v3.0.WriteClnAllocDisable</p></td><td class="confluenceTd"><p>&nbsp;Y</p></td><td class="confluenceTd"><p>pass&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check&nbsp; if SMCAPR&nbsp;.DtyWrAllocDisable = 1, this bit disable cache allocation for dty write , dty data written to system memory</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.WriteDtyAllocDisable</p></td><td class="confluenceTd"><p>&nbsp;Y</p></td><td class="confluenceTd"><p>pass&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check &nbsp;if SMCAPR&nbsp;.RdAllocDisbale = 1, this bit disable all Rd allocation ,</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.RdAllocationDisable</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check &nbsp;if SMCAPR&nbsp;.WrAllocDisbale = 1, this bit disable all Wr allocation, cln will be dropped , Dty and Ptl will be written to system memory</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.WrAllocationDisbale</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>cover all bit of &nbsp;SMCAPR&nbsp; toggle with &nbsp;DMIUSMCTCR.AllocEn = 1</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CmcPolicyToggle</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h3 id="Ncore3.7DMITestplan:-3.1.9AXIbus.">3.1.9&nbsp; AXI bus&nbsp; .</h3><p>&nbsp; &nbsp; &nbsp; &nbsp; ARM protocol assertion integrated at AXI interface for ARM protocol&nbsp; AXI4 compliance,&nbsp; implementation specific check as below.</p><h4 id="Ncore3.7DMITestplan:-3.1.9.1functionalcheckandcoverage">3.1.9.1 functional check and coverage&nbsp;</h4><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="6dfb6c5d-ecdc-45c9-8f26-e1f653aa20ac" class="confluenceTable"><colgroup><col style="width: 148.0px;" /><col style="width: 140.0px;" /><col style="width: 121.0px;" /><col style="width: 79.0px;" /><col style="width: 54.0px;" /><col style="width: 97.0px;" /><col style="width: 114.0px;" /><col style="width: 441.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Checks</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Location</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p><strong>AXI Read</strong></p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that araddr is sent to read matching any of the Read Expected</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.Araddr</p></td><td rowspan="25" class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td rowspan="25" class="confluenceTd"><p><a class="external-link" href="https://developer.arm.com/documentation/ihi0022/hc/?lang=en" rel="nofollow">AXI Arch -ARM</a></p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that smi_ns bit sent in arprot[1] bit</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.arsecurity</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that smi_pr bit sent in arport[0] bit</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.arprivilege</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>check that arlen as per smi_size received in MrdReq = 0 or (2**smi_size)/wData-1</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.arlen</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that arsize = $clog(wdata/8)</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.arsize</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>check that arburst WRAP for arlen &gt;0 else INCR</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.arburst</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>check that arcache = 'b0010</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.arcache</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>check arqos = smi_qos if enabled</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.arqos</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check aruser = Ndp smi_user if wuser&gt;0</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.aruser</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check if arrsp= 'b10,'b11 then it will propagate as poison bit in cache or dbad in DTR</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.RrespErr</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p><strong>AXI Write</strong></p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that awaddr is sent to read matching any of the write Expected</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.Awaddr</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that smi_ns bit sent in awprot[1] bit</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.awsecurity</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that smi_pr bit sent in awport[0] bit</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.awprivilege</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>check that awlen as per smi_size received in Wr Req = 0 or (2**smi_size)/wData-1</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.awlen</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that awsize = $clog(wdata/8)</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.awsize</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>check that awburst WRAP for awlen &gt;0 else INCR</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.awburst</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check awlock =0</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.awlock</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>check that awcache = 'b0010</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.awcache</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>check awqos = smi_qos if enabled</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.awqos</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>check awregion = 0</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.awregion</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check awuser = Ndp smi_user&nbsp; if wuser&gt;0</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.awuser</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check data integrity check for wdata</p></td><td class="confluenceTd"><p>#&nbsp;Check.DMI.Concerto.v3.0.wdata</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check if(isEvict)wuser = 0 else = dtw_req.smi_ndp_aux</p></td><td class="confluenceTd"><p>#&nbsp;Check.DMI.Concerto.v3.0.wuser</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>check if bresp = 'b10,'b11 then it will log as uncorrectable error with addr</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.brespErr</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h3 id="Ncore3.7DMITestplan:-3.1.10DATAAdeptCheck"><strong>3.1.10&nbsp; DATA Adept Check&nbsp;</strong></h3><p>DMI&nbsp; implement Data Adept as per sys arch section 6.2</p><h4 id="Ncore3.7DMITestplan:-3.1.10.1Functionalchecksandcoverage">3.1.10.1 Functional checks and coverage&nbsp;&nbsp;</h4><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="55fd57f8-a7fe-4e96-8e1b-89e467b84d73" class="confluenceTable"><colgroup><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /><col style="width: 95.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Checks</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Location</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Cover all combination of Initiator of AIU and DMI for all RD/Wr cmd (NonCMOs)</p><p>128bit DMI x(AIU = 64bit,128bit, 256bit) x Datasize(1,2,4,8,16,32,64)x(all possible beat aligned)</p><p>256bit DMI x(AIU = 64 bit,128bit,256bit) x Datasize(1,2,4,8,16,32,64)x(all possible beat aligned)</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.DataAdept</p></td><td class="confluenceTd"><p>dmi_coverage.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166830/Ncore+3.0+System+Specification" data-linked-resource-id="16166830" data-linked-resource-version="7" data-linked-resource-type="page">Ncore 3.0 System Specification</a> 6.2</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h3 id="Ncore3.7DMITestplan:-3.1.11PMAVerification">3.1.11&nbsp; PMA&nbsp; Verification&nbsp;</h3><p>&nbsp; <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777417/Q+Channel+v3.0+Testplan" data-linked-resource-id="16777417" data-linked-resource-version="69" data-linked-resource-type="page">Q Channel v3.0 Testplan</a></p><h3 id="Ncore3.7DMITestplan:-3.1.12ResiliencyVerification">3.1.12&nbsp; Resiliency&nbsp; Verification</h3><p>&nbsp; <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777284/Ncore+v3.0+Resilience+Testplan" data-linked-resource-id="16777284" data-linked-resource-version="34" data-linked-resource-type="page">Ncore v3.0 Resilience Testplan</a></p><h2 id="Ncore3.7DMITestplan:-3.2QOSFeature">3.2 QOS Feature</h2><h3 id="Ncore3.7DMITestplan:-3.2.1Stimulus">3.2.1 Stimulus</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="fac1409e-c244-49ce-820f-b7b6dcc4a24b" class="confluenceTable"><colgroup><col style="width: 857.0px;" /><col style="width: 263.0px;" /><col style="width: 200.0px;" /><col style="width: 74.0px;" /><col style="width: 74.0px;" /><col style="width: 74.0px;" /><col style="width: 150.0px;" /><col style="width: 108.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Hashtag</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Where</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Coverage</p></th></tr><tr><td class="confluenceTd"><p>Program random values to&nbsp;DmiQosThVal, nDmiWttQosRsv and nDmiRttQosRsv and also dynamically change these values to check if the flow of traffic is broken (Reg bit bash sequence and Reg reset value sequence)</p></td><td class="confluenceTd"><p>#Stimulus.DMI.QosRegRand</p></td><td rowspan="4" class="confluenceTd"><p>dmi_seq.svh / dmi_csr_seq_lib.sv</p><p>dmi_coverage.svh / smi_coverage.svh</p></td><td class="confluenceTd"><p><strong>Y</strong></p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td rowspan="4" class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=30512551&amp;preview=/30512551/42535586/Ncore3.4_DMI%20QOS_specs_2.docx" rel="nofollow">NcoreQosUArchSpec</a></p><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Arch+Ncore+3.4+Docs?preview=%2F30510577%2F30511032%2FNcore+QoS+Improvement+Architecture+Specification.pdf" rel="nofollow">NcoreQosImpArchSpec</a></p><p /></td><td class="confluenceTd"><p>#Cover.DMI.DmiQosRegRand</p></td></tr><tr><td class="confluenceTd"><p>Weighted Random smi_qos value within the range [0:15] sent along with the cmd_req for reads and writes&nbsp;(coherent and non coherent)</p></td><td class="confluenceTd"><p>#Stimulus.DMI.QosSmiRand</p></td><td class="confluenceTd"><p><strong>Y</strong></p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>#Cover.DMI.MrdReqQos</p><p>#Cover.DMI.RbReqQos</p><p>#Cover.DMI.CmdReqQos</p></td></tr><tr><td class="confluenceTd"><p>Program the&nbsp;nDmiWttQosRsv and&nbsp;nDmiRttQosRsv to the maximum available WTT and RTT Entries respectively. Send only Low Priority Traffic (smi_qos &lt;= DmiQosThVal)</p></td><td class="confluenceTd"><p>#Stimulus.DMI.QosRsvMax</p></td><td class="confluenceTd"><p><strong>Y</strong></p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>#Cover.DMI.DmiQosRsv (max bin)</p></td></tr><tr><td class="confluenceTd"><p>Program the&nbsp;nDmiWttQosRsv and&nbsp;nDmiRttQosRsv to the minimum values. Send High Priority traffic(smi_qos &gt;=&nbsp;DmiQosThVal)&nbsp;</p></td><td class="confluenceTd"><p>#Stimulus.DMI.QosRsvMin</p></td><td class="confluenceTd"><p><strong>Y</strong></p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>#Cover.DMI.DmiQosRsv</p></td></tr></tbody></table></div><h3 id="Ncore3.7DMITestplan:-3.2.2Stimuluscombinations">3.2.2 Stimulus combinations</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="3d5fd4f3-b81e-414e-bd0d-8fcd2b4e1830" class="confluenceTable"><colgroup><col style="width: 103.0px;" /><col style="width: 87.0px;" /><col style="width: 112.0px;" /><col style="width: 111.0px;" /><col style="width: 144.0px;" /><col style="width: 153.0px;" /><col style="width: 108.0px;" /><col style="width: 775.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>WTT</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>RTT</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Coherent Write Data Buffer</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>NC Write Data Buffer</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>RBid Skid Buffer</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Cmd Req Skid Buffer</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Mrd Skid Buffer</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Expected behavior</p></th></tr><tr><td class="confluenceTd"><p>Th_Reached</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>Full(Coh Wr LP Req)- Still has Rsvd entries for HP req</p></td><td class="confluenceTd"><p>Not Full</p></td><td class="confluenceTd"><p>Full (LP Req)</p></td><td class="confluenceTd"><p>Not Full</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>Any new LP Wr req ( Coh and NC ) will be throttled till starvation (or threshold deasserts). Any new HP NcWr will make forward progress. Any new HP Coh Wr will wait for one LP req in RBid skid buffer to age out and then it can make fwd progress.&nbsp;&nbsp;<strong>Note: If the buffer is 100% arbitrated there should not be any new coherent write arriving if the buffer is full because it means all the ids are in use. However, in the case where it is split between fifo and arbitrated and the arbitrated part is full, and a HP request sits in the fifo it will have to wait for the arbitrated part to clear up.</strong></p></td></tr><tr><td class="confluenceTd"><p>Th_Reached</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>Not Full</p></td><td class="confluenceTd"><p>Full(NC Wr LP Req)- Still has Rsvd Entries for HP req</p></td><td class="confluenceTd"><p>Not Full</p></td><td class="confluenceTd"><p>Full (LP req)</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>Any new LP Wr req ( Coh and NC) will be throttled till starvation (or threshold deasserts). Any new HP Coh Wr will make forward progress,&nbsp;while a LP request will wait in the rb skid buffer.&nbsp;A new HP NC Wr will wait for one LP req in Cmd skid buffer to age out and then it can make fwd progress. (see note above)</p></td></tr><tr><td class="confluenceTd"><p>Th Reached</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>Full(Coh Wr LP Req)</p></td><td class="confluenceTd"><p>Full(NC Wr LP Req)</p></td><td class="confluenceTd"><p>Full (HP + LP req)</p></td><td class="confluenceTd"><p>Full (HP + LP req)</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>Any new LP Wr req ( Coh and NC) will be throttled till starvation.&nbsp;Any new HP Coh Wr will wait for one LP req in RBid skid buffer to age out and then it can make fwd progress.&nbsp;A new HP NC Wr will wait for one LP req in Cmd skid buffer to age out and then it can make fwd progress.</p></td></tr><tr><td class="confluenceTd"><p>Full</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>Full</p></td><td class="confluenceTd"><p>Full</p></td><td class="confluenceTd"><p>Full</p></td><td class="confluenceTd"><p>Full</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>Stall condition. All new LP / HP requests will be throttled till Wtt entry clears (back to previous scenario)</p></td></tr><tr><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>Th_Reached</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>Full (Coh Read Req LP). Still has Rsvd entries for HP req</p></td><td class="confluenceTd"><p>Not Full</p></td><td class="confluenceTd"><p>Not Full</p></td><td class="confluenceTd"><p>Any new LP Rd req ( Coh and NC ) and LP Mrd req will be throttled till starvation&nbsp;(or threshold deasserts).&nbsp;Any new HP NcRd will make forward progress. Any new HP Coh Rd will wait for one LP req in RBid skid buffer to age out and then it can make fwd progress. HP MRd requests will make forward progress.(see note above)</p></td></tr><tr><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>Th Reached</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>Not Full</p></td><td class="confluenceTd"><p>Full (NC Read requests -LP). Still has Rsvd entries for HP req</p></td><td class="confluenceTd"><p>Not Full</p></td><td class="confluenceTd"><p>Any new LP Rd req ( Coh and NC) and LP Mrd will be throttled till starvation&nbsp;(or threshold deasserts). Any new HP Coh Rd will make forward progress. A new HP NC Rd will wait for one LP req in Cmd skid buffer to age out and then it can make fwd progress.&nbsp;HP MRd requests will make forward progress.(see note above)</p></td></tr><tr><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>Th_Reached</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>Not Full</p></td><td class="confluenceTd"><p>Not Full</p></td><td class="confluenceTd"><p>Full (MRd requests LP)</p></td><td class="confluenceTd"><p>Any new LP Rd req ( Coh and NC) and LP Mrd will be throttled till starvation&nbsp;(or threshold deasserts).&nbsp;A new HP MRd will wait for one LP req in Mrd skid buffer to age out and then it can make fwd progress. A New HP Rd Req (Coh and NC) will make fwd progress.</p></td></tr><tr><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>Full</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>Full(Coh Read Req LP + HP)</p></td><td class="confluenceTd"><p>Full(NC Read requests -LP + HP)</p></td><td class="confluenceTd"><p>Full (Mrd Req LP + HP)</p></td><td class="confluenceTd"><p>Stall condition. All new LP / HP requests will be throttled&nbsp;till Rtt entry clears (back to previous scenario)</p></td></tr></tbody></table></div><p>Note : While trying the scenarios with Non Coherent Transactions, stress test with Non Coherent Reads / Write to the Same Address to hit the ordering dependencies.</p><h3 id="Ncore3.7DMITestplan:-3.2.3FunctionalChecks::(QOSfeature)">3.2.3 Functional Checks:: (QOS feature)</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="cea5c6f0-c3fe-4c8f-a54d-98c44adb1fd6" class="confluenceTable"><colgroup><col style="width: 441.0px;" /><col style="width: 209.0px;" /><col style="width: 217.0px;" /><col style="width: 74.0px;" /><col style="width: 74.0px;" /><col style="width: 74.0px;" /><col style="width: 203.0px;" /><col style="width: 508.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Hashtag</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Where</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>RAL / Reset value checks for QOS register values QOS</p></td><td class="confluenceTd"><p>#Check.DMI.QosReset<br /></p></td><td rowspan="3" class="confluenceTd"><p><a class="external-link" href="http://dmi_csr_seq_lib.sv/" rel="nofollow">dmi_csr_seq_lib.sv</a>&nbsp;/ dmi_scoreboard.svh / <a class="external-link" href="http://smi_tb_top.sv/" rel="nofollow">smi_tb_top.sv</a></p><p /></td><td class="confluenceTd"><p><strong>Y</strong></p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td rowspan="3" class="confluenceTd"><p><a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=30512551&amp;preview=/30512551/42535586/Ncore3.4_DMI%20QOS_specs_2.docx" rel="nofollow">NcoreQosUArchSpec</a></p><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Arch+Ncore+3.4+Docs?preview=%2F30510577%2F30511032%2FNcore+QoS+Improvement+Architecture+Specification.pdf" rel="nofollow">NcoreQosImpArchSpec</a></p><p /><p /></td><td rowspan="3" class="confluenceTd"><p>The Latency values Aren't checks but the plan is to measure and report them</p></td></tr><tr><td class="confluenceTd"><p>Latency values for HP requests when the WTT / RTT&nbsp; or the Write buffers are full</p></td><td class="confluenceTd"><p>#Check.DMI.QosHPLatency</p></td><td class="confluenceTd"><p><strong>Y</strong></p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>Latency values for LP requests when the WTT/ RTT threshold reached is asserted</p></td><td class="confluenceTd"><p>#Check.DMI.QosLPLatency</p></td><td class="confluenceTd"><p><strong>Y</strong></p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr></tbody></table></div><h2 id="Ncore3.7DMITestplan:-3.3CoherentWriteBufferDoublingtopreventDeadlock">3.3 Coherent Write Buffer Doubling to prevent Deadlock</h2><h3 id="Ncore3.7DMITestplan:-3.3.1Stimulus">3.3.1 Stimulus&nbsp;</h3><div class="table-wrap"><table data-table-width="1800" data-layout="wide" data-local-id="4a8f840b-c547-4cfc-b13d-68823f2861b4" class="confluenceTable"><colgroup><col style="width: 154.0px;" /><col style="width: 84.0px;" /><col style="width: 165.0px;" /><col style="width: 145.0px;" /><col style="width: 58.0px;" /><col style="width: 54.0px;" /><col style="width: 100.0px;" /><col style="width: 80.0px;" /><col style="width: 120.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Hashtag</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Where</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Testcase Name</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Have all the RBID credits used with&nbsp;<strong>CmdWrUnqPtl</strong> transaction types.</p><p>+add_2dtw_intervention</p></td><td class="confluenceTd"><p>N/A - see</p><p>(Notes 3)</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_scoreboard.svh current checks are sufficient</p></td><td class="confluenceTd"><p>dtw_wr_unqPtl_test</p></td><td class="confluenceTd"><p><strong>Y</strong></p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166830/Ncore+3.0+System+Specification" data-linked-resource-id="16166830" data-linked-resource-version="7" data-linked-resource-type="page">Ncore 3.0 System Specification</a></p></td><td class="confluenceTd"><p>No bench updates necessary.</p></td></tr><tr><td class="confluenceTd"><p>Make sure all&nbsp;the RBID credits are used with <strong>CmdWrAtm</strong> transaction types.</p><p>+wt_cmd_wr_atm<br />+wt_cmd_swap_atm<br />+wt_cmd_cmp_atm</p><p>+k_cmc_policy_rand<br />+dmi_atomic_test_only<br />+dmi_2dtw_intervention_only</p></td><td class="confluenceTd"><p>N/A - see</p><p>(Notes 3)</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_scoreboard.svh current checks are sufficient</p></td><td class="confluenceTd"><p>dtw_wr_atm_test</p></td><td class="confluenceTd"><p><strong>Y</strong></p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166830/Ncore+3.0+System+Specification" data-linked-resource-id="16166830" data-linked-resource-version="7" data-linked-resource-type="page">Ncore 3.0 System Specification</a></p></td><td class="confluenceTd"><p>See <strong>Notes_2</strong> below.</p></td></tr><tr><td class="confluenceTd"><p>Have all&nbsp;the RBID credits used with&nbsp;<strong>CmdWrStshPtl&nbsp;</strong>transaction types.</p><p>+add_atomic<br />+add_dtwMrgMrd<br />+add_2dtw_intervention<br />+wt_dtw_intervention<br />+dmi_mrd_dtwmrgmrd_only</p></td><td class="confluenceTd"><p>N/A - see</p><p>(Notes 3)</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_scoreboard.svh current checks are sufficient</p></td><td class="confluenceTd"><p>dtw_wr_stash_prl_test</p></td><td class="confluenceTd"><p><strong>Y</strong></p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166830/Ncore+3.0+System+Specification" data-linked-resource-id="16166830" data-linked-resource-version="7" data-linked-resource-type="page">Ncore 3.0 System Specification</a></p></td><td class="confluenceTd"><p>No bench updates necessary.</p></td></tr><tr><td class="confluenceTd"><p>Have all the RBID credits used with all types of transactions including some&nbsp;<strong>CmdWrUnqPtl,&nbsp;CmdWrAtm </strong>and&nbsp;<strong>CmdWrStshPtl </strong>as well.</p><p>+add_atomic<br />+add_dtwMrgMrd<br />+add_2dtw_intervention<br />+dmi_mrd_dtwmrgmrd_only<br />+dmi_2dtw_intervention_only<br />+k_cmc_policy_rand<br />+wt_dtw_intervention</p></td><td class="confluenceTd"><p>N/A - see</p><p>(Notes 3)</p></td><td class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_scoreboard.svh current checks are sufficient</p></td><td class="confluenceTd"><p>dtw_wr_all_3_cmd_prl_test</p></td><td class="confluenceTd"><p><strong>Y</strong></p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166830/Ncore+3.0+System+Specification" data-linked-resource-id="16166830" data-linked-resource-version="7" data-linked-resource-type="page">Ncore 3.0 System Specification</a></p></td><td class="confluenceTd"><p>No bench updates necessary.</p></td></tr></tbody></table></div><p><strong>These notes described types of issues that were encountered while implementing the testplan. </strong>(Coherent Write Data Buffer size doubling to prevent deadlock)</p><p><strong>Notes_2::&nbsp; </strong>It is not possible to use all the RBIDs with atomic transactions as originally intended. For Atomic coherent transactions, a rbuReq and rbuRsp were&nbsp;issued before the AIU sent out the Atomic transaction. Instead of filling up the write buffer with the RBIDs.... We will make sure that all the RBIDs were used during simulation.</p><h3 id="Ncore3.7DMITestplan:-3.3.2StressTestscenarios">3.3.2 Stress Test scenarios</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="10130c07-709e-4dab-a32c-07d97a65d9b1" class="confluenceTable"><colgroup><col style="width: 305.0px;" /><col style="width: 128.0px;" /><col style="width: 147.0px;" /><col style="width: 215.0px;" /><col style="width: 74.0px;" /><col style="width: 86.0px;" /><col style="width: 87.0px;" /><col style="width: 94.0px;" /><col style="width: 664.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Hashtag</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Where</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Testcase Name</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>One cycle following the DTWRsp <br />from DMI, start sending the <br />primary data of same <br />transaction. We want the same <br />entry to be used for the <br />primary data.</p><p>+add_dtwMrgMrd<br />+wt_dtw_dt_dty<br />+wt_dtw_dt_cln<br />+dmi_2dtw_intervention_only<br />+k_ace_slave_write_resp_chnl_burst_pct</p></td><td class="confluenceTd"><p>N/A</p><p>see (Notes 3)</p></td><td class="confluenceTd"><p>dmi_seq.svh</p></td><td class="confluenceTd"><p>dtw_wr_unqPtl_backpressure</p></td><td class="confluenceTd"><p><strong>Y</strong></p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16166428/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1642100360087&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch.pdf</a></p></td><td class="confluenceTd"><p>No bench updates necessary at this time. Support had already been added.</p></td></tr></tbody></table></div><h3 id="Ncore3.7DMITestplan:-3.3.3FunctionalChecks">3.3.3 Functional Checks</h3><p><strong>(</strong>Coherent Write Data Buffer size doubling to prevent deadlock<strong>)</strong></p><p><strong>Notes:: 3:::</strong></p><ul><li><p>No functional code coverage is necessary. This scenario can only happen with those concerto transaction types (<strong>CmdWrAtm</strong>, <strong>CmdWrStshPtl</strong>, <strong>CmdWrUnqPtl</strong>) and such transactions are part of the DMI coverage. Therefore, writing functional coverage point for this scenario would be considered redundant.</p></li></ul><h2 id="Ncore3.7DMITestplan:-3.4PossibledeadlockinDMIwhenresponsechannelsareshared">3.4 Possible deadlock in DMI when response channels are shared</h2><h3 id="Ncore3.7DMITestplan:-3.4.1Stimulus">3.4.1 Stimulus&nbsp;</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="65610360-0372-4133-96db-8eb086e69ffe" class="confluenceTable"><colgroup><col style="width: 403.0px;" /><col style="width: 258.0px;" /><col style="width: 362.0px;" /><col style="width: 195.0px;" /><col style="width: 78.0px;" /><col style="width: 90.0px;" /><col style="width: 97.0px;" /><col style="width: 184.0px;" /><col style="width: 133.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Hashtag</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Where</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Testcase Name</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Make sure that read data interleaving occurred for all the test under this particular configuration whenever useMemRspIntrLv=<strong>1</strong> and the parameter below is also set to <strong>0</strong>. Also, verified that no read data interleaving happened when the parameter below is set to <strong>1</strong>.</p><p /><p>+k_ace_slave_read_data_interleave_dis</p></td><td class="confluenceTd"><p>For Config1::</p><p>#Check.DMI.Concerto.v3.0.RdDataIntrLv</p><p /><p /></td><td class="confluenceTd"><p>dv/common/lib_tb/<a class="external-link" href="http://axi_if.sv/" rel="nofollow"><strong>axi_if.sv</strong></a><br />dv/dmi/tests/<strong>dmi_base_test.svh</strong><br />dv/dmi/env/<strong>dmi_scoreboard.svh</strong></p></td><td class="confluenceTd"><p>No New test new need to be added. We only need to run all the existing test. BTW, no new parm needs to be added to those test.</p></td><td class="confluenceTd"><p><strong>Y</strong></p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>DMI 3.4 Read Data Buffer Implementation</p></td><td class="confluenceTd"><p>See the Notes below</p></td></tr></tbody></table></div><p><strong>Notes:: </strong>:The parms that are used to configure &quot;Read Data Interleaving&quot; are set as follow:&nbsp;<strong>useMemRspIntrlv</strong>=<strong>1 </strong>and&nbsp;<strong>+k_ace_slave_read_data_interleave_dis</strong>=<strong>0</strong>.</p><ul><li><p><strong>useMemRspIntlv</strong> is set through the TCL file (Done by the designer). This parm will not be randomized for those selected configurations:&nbsp;config<strong>1</strong>, config<strong>6</strong> and config<strong>8.</strong></p></li><li><p><strong>k_ace_slave_read_data_interleave_dis </strong>will be randomized by the testbench for those 3 configs mentioned.. One might need to keep this in mind<strong>.</strong></p></li></ul><p><strong>Assertions (</strong>Coherent Write Data Buffer size doubling to prevent deadlock<strong>)::</strong></p><ul><li><p>The designers have added an assertion that will fire whenever the Primary and&nbsp; the Secondary data are both present in the write butter&nbsp; ( <strong>CONC-9606</strong>).</p></li><li><p>ASSERT_DTW_READY</p></li></ul><p><strong>Assertions (</strong>Possible deadlock in DMI when response channels are shared<strong>)</strong>::&nbsp; Those assertions had been added by the designer.</p><ul><li><p>ASSERT_RD_BUFFER_ALLOC_DEALLOC_CHECK</p></li><li><p>ASSERT_RD_BUFFER_UNDERFLOW_CHECK</p></li><li><p>ASSERT_RD_BUFFER_WR_EMPTY_CHECK</p></li><li><p>ASSERT_WRITE_ONEHOT_CHECK</p></li></ul><p><strong>Additional things that need to be done prior signing off the &quot;Coherent Write Data Buffer size doubling&nbsp;deadlock scenarios&quot; testing.</strong>&nbsp; This is a request from&nbsp; <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a> &nbsp;(Ncore Architect)</p><ul><li><p>RTL will add assertions to make sure there is no throttling on DtwReq coming into DMI (Temporal arbitration and pipeline throttling of few cycles in acceptable)&nbsp; &nbsp; &nbsp; (<strong>Status</strong>::<strong> Done</strong>)</p></li><li><p>DV will run directed/random unit test cases where we have lots of address collisions coherent writes and non-coherent reads. Should include all transactions that can generate more than one DtwReq, example: write partial unique with snoop DTW</p><ul><li><p>Should significantly back pressure DtrReqs coming out of DMI&nbsp; &nbsp; (<strong>Status:: Done</strong>)</p></li></ul></li><li><p>DV will run similar Fsys test where we have lots of address collisions coherent writes and non-coherent reads. Should include all transactions that can generate more than one DtwReq, example: write partial unique with snoop DTW.</p><ul><li><p>The data network has a shared link for transmit and receive</p></li><li><p>Significantly large back pressure reads at AIUs (i.e., incoming DtrReqs).</p></li></ul></li></ul><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; The following test were run from fullsys::&nbsp;&nbsp;chiaiu_random,&nbsp;chiaiu_random_nondata,&nbsp;chiaiu_random_copyback,&nbsp;chiaiu_dvm_hang, chiaiu_random_atomic</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;Notes:: <br />&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;All the selected test above have successfully run on the latest environment. Here is the set of configurations that was used::&nbsp; hw_cfg_2, hw_cfg_3&nbsp; while The failling was to some Bad&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Reference which is environment related. The FSYS DV engineer is awared of this fail</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 1._ As far as the IOAIU, we had run the regression with 92% percent passing (<strong>Status</strong>:: <strong>Done</strong>) .</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 2._ The fails encountered were not related to the coherent write data buffer that could have caused a deadlock in DMI.</p><p>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 3._ Did not run any regression on IOAIU multicore, as such environment is currently on debugging phase.</p><h2 id="Ncore3.7DMITestplan:-3.5Perfcounter">3.5 Perf counter</h2><h3 id="Ncore3.7DMITestplan:-3.5.1PMONuArchitecture:">3.5.1 PMON uArchitecture :</h3><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="340" src="https://arterisip.atlassian.net/wiki/download/attachments/722665559/image2022-5-3_11-48-48.png?api=v2" /></span><h3 id="Ncore3.7DMITestplan:-3.5.2Latencycounter:">3.5.2 Latency counter :</h3><p>Ncore provides latency counters DMI for either reads or writes. Latency is reported back as a binned<br />histogram.&nbsp;The latency reported at DMI is more of a closer representation of latency seen at the Native AXI interface.</p><p>When transaction is ready to be issued on the Native interface, it is allocated to the latency counter table.</p><p>The ID represents the transaction table (OTT/WTT/RTT) ID and counter is a 9-bit counter. The counter is started as soon as the entry is allocated. If all entries within the latency counter table are taken, then any new qualified transaction just does not participate in the latency histogram.</p><p>The counter increments every 2, 4, 8 or 16 clock cycle based on CSR configuration. If the counter hits its max value, then it stays saturated until deallocation and the saturated value is used for latency histogram binning.</p><p>The latency counter table is deallocated at approximately the same time corresponding response is received from the native interface. The deallocated entry counter value is then subtracted by the configured 8-bit offset, if the offset corrected value is negative then it is saturated downwards to zero. The quantizer takes the offset corrected value and increment appropriate histogram bin.</p><p /><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="340" src="https://arterisip.atlassian.net/wiki/download/attachments/722665559/image2022-4-26_14-43-56.png?api=v2" /></span><h3 id="Ncore3.7DMITestplan:-3.5.3Latencycounterverificationstrategy">3.5.3 Latency counter verification strategy</h3><p>The latency table verification strategy consists of spying on the &quot;alloc&quot; and &quot;dealloc&quot; signals with a latency spy interface.<br />These signals will be the inputs of the latency counter scoreboard.</p><p /><p>Latency scoreboard predicts and generates the different histogram bins<br />After that, Those bins will be sent to the Pmon scoreboard which will increment the appropriate bin and map each counting value to the correct register.<br />The 8 registers are checked at the Pmon scoreboard level.</p><p /><p>In order to improve the quality of our verification and to be able to precisely identify and determine the location of any bugs, the latency table verification would be on two levels:</p><p>1 - The verification of the generation of the bins to detect a possible bug at the level of the latency counter table or offset logic&nbsp; : we will spy the bins signals of design at the output of the quantizer and will be compared with the bins generated by latency counter scoreboard at the level of this scoreboard.<br />2- Verification of the bins counting and mapping of values to the different registers at Pmon scoreboard level.</p><p /><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="340" src="https://arterisip.atlassian.net/wiki/download/attachments/722665559/image2022-8-29_9-9-39.png?api=v2" /></span><h3 id="Ncore3.7DMITestplan:-3.5.4Bandwidthcounters"><br />3.5.4 Bandwidth counters</h3><p>Ncore provides Bandwidth counters DMIs. These counters count in 64Byte data accuracy and at divided by 16 accuracies of the clock frequency.</p><p>BW counting can be filtered based on FunitID or user bits, this can be configured in CSRs xBCNTFR and xBCNTMR.</p><p>In DMIs the count following :&nbsp;</p><ul><li><p>Read data bandwidth, this refers to data being read from DMI :&nbsp;DtrReq event</p></li><li><p>Write data bandwidth, this refers to data being written into DMI :&nbsp;DtwReq event</p></li></ul><p>The counter reports :&nbsp;</p><ul><li><p>xCNTSR: number of divide by 16 clock cycles</p></li><li><p>xCNTVR: number of 64Bytes of data.</p></li></ul><p>The above information can be used to calculate the effective BW. The counter must be disabled before reading them to get correct BW.<br />Note that this will be approximate BW as all transactions that were counted may necessarily not be 64 bytes transactions and the time accuracy is divided by 16.</p><h3 id="Ncore3.7DMITestplan:-3.5.5PerfcountertestPlan">3.5.5 Perf counter testPlan</h3><h4 id="Ncore3.7DMITestplan:-3.5.5.1Stimulus">3.5.5.1 Stimulus</h4><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="63222496-c1d3-4992-b966-31288dad3a47" class="confluenceTable"><colgroup><col style="width: 715.0px;" /><col style="width: 233.0px;" /><col style="width: 200.0px;" /><col style="width: 74.0px;" /><col style="width: 74.0px;" /><col style="width: 74.0px;" /><col style="width: 220.0px;" /><col style="width: 210.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Hashtag</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Where</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Comments</p></th></tr><tr><td class="confluenceTd"><p>Configuration sequence should set counter control filed to 32-bit counter mode and ssr count filed to 32-bit counter mode&nbsp;</p></td><td class="confluenceTd"><p>#Stimulus.DMI.Pmon.v3.4.XCNT32BIT</p></td><td rowspan="8" class="confluenceTd"><p /><p /><p /><p /><p /><p /><p><a class="external-link" href="http://perf_cnt_unit_cfg_seq.sv/" rel="nofollow">perf_cnt_unit_cfg_seq.sv</a></p><p><a class="external-link" href="http://perf_cnt_units.sv/" rel="nofollow">perf_cnt_units.sv</a></p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td rowspan="10" class="confluenceTd"><p>Ncore Concerto Perf Counter Specification</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Configuration sequence should set xMCNTCR local count enable field to 1 to enable and 0 to disable all counter for one unit</p></td><td class="confluenceTd"><p>#Stimulus.DMI.Pmon.v3.4.LocalEnableDisable</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Configuration sequence should set xMCNTCR local count clear field to clear all counter</p></td><td class="confluenceTd"><p>#Stimulus.DMI.Pmon.v3.4.LocalClear</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>1- Configuration sequence should set xCNTCR</p><ul><li><p>Counter control to 3b100 i.e., use as 32 bit counter</p></li><li><p>SSR count to 3b100 i.e., use as 32 bit counter</p></li><li><p>Count first event : DtrReq event</p></li><li><p>Count Second event : divide by 16 clock cycle event</p></li></ul><p>2-&nbsp;Counters must be disabled before reading BW counter values<br />3- Filter should be disabled on this testcase :&nbsp;Filter_enable = 0</p><p /></td><td class="confluenceTd"><p>#<a class="external-link" href="http://Stimulus.DMI.Pmon.v3.4.Bw" rel="nofollow">Stimulus.DMI.Pmon.v3.4.Bw</a></p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>1- Configuration sequence should set xCNTCR</p><ul><li><p>Counter control to 3b100 i.e., use as 32 bit counter</p></li><li><p>SSR count to 3b100 i.e., use as 32 bit counter</p></li><li><p>Count first event : DtrReq event</p></li><li><p>Count Second event : divide by 16 clock cycle event</p></li></ul><p>2- Enabling BW filter and&nbsp; configure xBCNTFR and xBCNTMR</p><p>3 - Fix xBCNTFR.filter_value to fixed Funit ID</p><p>4 - Counters must be disabled before reading BW counter values</p></td><td class="confluenceTd"><p>#Stimulus.DMI.Pmon.v3.4.BwFilterFixed</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>1- Configuration sequence should set xCNTCR</p><p>2- Enabling BW filter and&nbsp; configure xBCNTFR and xBCNTMR</p><p>3- Configure&nbsp;xBCNTFR.filter_select to set filter Bw counting on Funit, else filter on userBits randomly</p><p>4 - generate xBCNTFR.filter_value with random Funit ID (or userbits) from DMI Funit (userbits) possible ranges&nbsp;</p><p>5 - Counters must be disabled before reading BW counter values</p></td><td rowspan="3" class="confluenceTd"><p>#Stimulus.DMI.Pmon.v3.4.BwFilterRand</p><p /><p /></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Same as Scenario as Bw bring upbut we should configure event first as&nbsp;DtrReq event&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Same as Scenario as Bw bring up but we should configure event first as DtwReq event&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>1- configure Counter control xCNTCR</p><ul><li><p>Counter control to 3b100 i.e., bit bin counter</p></li><li><p>SSR count to 3b100 i.e., 32 bit bin counter</p></li><li><p>Count first event is don&rsquo;t care in this case</p></li><li><p>Count Second event is don&rsquo;t care in this case</p></li></ul><p>2 - configure xLCNTCR with fixed values from ranges</p><ul><li><p>Latency pre scale = fixed value</p></li><li><p>Read/Write latency = fixed value</p></li><li><p>Latency bin offset = 0</p></li><li><p>Latency count enable = 1</p></li></ul></td><td class="confluenceTd"><p>#Stimulus.DMI.Pmon.v3.4.LatencyFixed</p></td><td class="confluenceTd"><p><a class="external-link" href="http://perf_cnt_unit_cfg_seq.sv/" rel="nofollow">perf_cnt_unit_cfg_seq.sv</a></p><p><a class="external-link" href="http://perf_cnt_units.sv/" rel="nofollow">perf_cnt_units.sv</a></p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>Maybe adding specific sequence for Latency registers configuration</p></td></tr><tr><td class="confluenceTd"><p>1 - Generate random event first and event second<br />2-&nbsp; Generate random values from ranges to configure xLCNTCR fields</p></td><td class="confluenceTd"><p>#Stimulus.DMI.Pmon.v3.4.LatencyRand</p></td><td class="confluenceTd"><p><a class="external-link" href="http://perf_cnt_unit_cfg_seq.sv/" rel="nofollow">perf_cnt_unit_cfg_seq.sv</a></p><p><a class="external-link" href="http://perf_cnt_units.sv/" rel="nofollow">perf_cnt_units.sv</a></p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>Maybe adding specific sequence for Latency registers configuration</p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.5.5.2FunctionalChecks"><br />3.5.5.2 Functional Checks</h4><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="7b59619b-4039-48f7-87a2-876382d48317" class="confluenceTable"><colgroup><col style="width: 719.0px;" /><col style="width: 223.0px;" /><col style="width: 201.0px;" /><col style="width: 74.0px;" /><col style="width: 74.0px;" /><col style="width: 74.0px;" /><col style="width: 222.0px;" /><col style="width: 213.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Checks</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Hashtag</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Where</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Comments</p></th></tr><tr><td class="confluenceTd"><p>Check that that XCNTVR have the correct value of event first event performance counting and XCNTSR have the correct value of second event performance counting</p></td><td class="confluenceTd"><p>#Check.DMI.Pmon.v3.4.XCNT32BIT</p></td><td rowspan="7" class="confluenceTd"><p /><p /><p /><p>perf_counters_scoreboard.svh</p><p /></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td rowspan="8" class="confluenceTd"><p>Ncore Concerto Perf Counter Specification</p><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that all perf mon counters registers are enabled or disabled</p></td><td class="confluenceTd"><p>#Check.DMI.Pmon.v3.4.LocalEnableDisable</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that all perf mon counters registers are cleared&nbsp;</p></td><td class="confluenceTd"><p>#Check.DMI.Pmon.v3.4.LocalClear</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that Bw counter functionality by validation of DtwReq event in DMI unit : Check xCNTSR and xCNTVR values</p></td><td class="confluenceTd"><p>#<a class="external-link" href="http://Check.DMI.Pmon.v3.4.Bw" rel="nofollow">Check.DMI.Pmon.v3.4.Bw</a></p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Bw filter by enabling bw filter and validation of DtwReq event in DMI unit : Check xCNTSR and xCNTVR values</p></td><td class="confluenceTd"><p>#Check.DMI.Pmon.v3.4.BwFilter</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>DtrReq event counting</p></td><td class="confluenceTd"><p>#Check.DMI.Pmon.v3.4.DtrReq&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>DtwReq event counting</p></td><td class="confluenceTd"><p>#Check.DMI.Pmon.v3.4.DtwReq&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Latency counter feature :</p><p>1- Check bins at quantizer level and before Pmon counting using a spies signals</p><p>2- Check latency counting by checking 4 consecutive counter registers xCNTVR0 to xCNTVR3 and xCNTSR0 to xCNTSR3</p></td><td class="confluenceTd"><p /><p>#Check.DMI.Pmon.v3.4.LatencyBins</p><p>#Check.DMI.Pmon.v3.4.LatencyCounter</p></td><td class="confluenceTd"><p>perf_counters_scoreboard.svh</p><p>New file : latency_counters_scoreboard.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.5.5.3FunctionalCoverage">3.5.5.3 Functional Coverage </h4><p>Pmon functional coverage is already implemented and completed for Ncore 3.2 features.</p><p>Below new points related to new features to be covered</p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="dae3c8f1-ddf1-45e6-803e-156d23c02567" class="confluenceTable"><colgroup><col style="width: 1114.0px;" /><col style="width: 267.0px;" /><col style="width: 190.0px;" /><col style="width: 74.0px;" /><col style="width: 74.0px;" /><col style="width: 81.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Hash-Tag</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Where Covered</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Comments</p></th></tr><tr><td class="confluenceTd"><p>Cover 32-bit counter mode for xCNTVR : Counter control=3'b100</p></td><td class="confluenceTd"><p>#Cover.DMI.Pmon.v3.4.CONTROL.32BIT</p></td><td rowspan="8" class="confluenceTd"><p /><p /><p /><p /><p /><p>perf_cnt_unit_defines.svh</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover 32-bit counter mode for xCNTSR : SSR count =3'b100</p></td><td class="confluenceTd"><p>#Cover.DMI.Pmon.v3.4.SSR.32BIT</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover filter type selection : - filter select = 0 to select Funit ID filtering&nbsp;</p><ul><li><p>filter select = 1 to select user Bits filtering</p></li></ul><p /></td><td class="confluenceTd"><p>#Cover.DMI.Pmon.v3.4.FilterSelect</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover DtrReq event : xCNTCR.event first = 18</p></td><td class="confluenceTd"><p>#Cover.DMI.Pmon.v3.4.DtrReq&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover DtwReq event :&nbsp;: xCNTCR.event first = 17</p></td><td class="confluenceTd"><p>#Cover.DMI.Pmon.v3.4.DtwReq&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover Different latency pre scale values :&nbsp;</p><p>2b00 &ndash; count every 2 cycles<br />2b01 &ndash; count every 4 cycles<br />2b10 &ndash; count every 8 cycles<br />2b11 &ndash; count every 16 cycles</p></td><td class="confluenceTd"><p>#Cover.DMI.Pmon.v3.4.LatencyScale</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover Latency type : write, read</p></td><td class="confluenceTd"><p>#Cover.DMI.Pmon.v3.4.LatencyType</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover latency bins : bin0 to bin7</p></td><td class="confluenceTd"><p>#Check.DMI.Pmon.v3.4.LatencyBins</p></td><td class="confluenceTd"><p>Y<br /></p></td><td class="confluenceTd"><p>Pass<br /></p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Ncore3.7DMITestplan:-3.6CSR">3.6 CSR&nbsp;</h2><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="d34f44f2-0bb9-4212-96bd-83d950b16f67" class="confluenceTable"><colgroup><col style="width: 112.0px;" /><col style="width: 108.0px;" /><col style="width: 108.0px;" /><col style="width: 108.0px;" /><col style="width: 108.0px;" /><col style="width: 108.0px;" /><col style="width: 108.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Register</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Register Description</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Register fields</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Corresponding tests</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Done</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority</p></th></tr><tr><td class="confluenceTd"><p>IDR0</p></td><td class="confluenceTd"><p>DMIUIdentification Register&nbsp;</p></td><td class="confluenceTd"><p>RPN</p><p>NRRI</p><p>NUnitId</p><p>Valid</p></td><td class="confluenceTd"><p>dmi_csr_id_reset_seq</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>FUIDR0</p></td><td class="confluenceTd"><p>DMIUFabric Unit Identification Register</p></td><td class="confluenceTd"><p>FUnitId</p></td><td class="confluenceTd"><p>dmi_csr_id_reset_seq</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>TAR0</p></td><td class="confluenceTd"><p>DMIUTransaction Activity Register</p></td><td class="confluenceTd"><p>TransActv</p></td><td class="confluenceTd"><p>&nbsp;dmi_trans_actv_test</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>SMCTCR0</p></td><td class="confluenceTd"><p>DMIUSystem Memory Cache Control Register</p></td><td class="confluenceTd"><p>LookupEn</p><p>AllocEn</p></td><td class="confluenceTd"><p>dmi_lookup_alloc_en_test</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>SMCTAR0</p></td><td class="confluenceTd"><p>DMIUSystem Memory Cache Transaction Activity Register</p></td><td class="confluenceTd"><p>EvictActive</p><p>AllocActive</p></td><td class="confluenceTd"><p>dmi_trans_actv_test</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>SMCAPR0</p></td><td class="confluenceTd"><p>DMIU System Memory Cache Allocation Policy Register</p></td><td class="confluenceTd"><p>TOFAllocDisable</p><p>ClnWrAllocDisable</p><p>DtyWrAllocDisable</p><p>RdAllocDisable</p><p>WrAllocDisable</p></td><td class="confluenceTd"><p>it is randomly configured</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>SMCMCR0</p></td><td class="confluenceTd"><p>DMIUSystem Memory Cache Maintenance Control Register</p></td><td class="confluenceTd"><p>MntOp</p><p>ArrayId</p><p>SecAttr</p></td><td rowspan="5" class="confluenceTd"><p>dmi_csr_flush_per_index_way_test</p><p>dmi_csr_rand_all_type_flush_test<br /></p><p>&nbsp;</p></td><td rowspan="5" class="confluenceTd"><p>Y</p><p>&nbsp;</p><p>&nbsp;</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>SMCMAR0</p></td><td class="confluenceTd"><p>DMIUSystem Memory Cache Maintenance Activity Register</p></td><td class="confluenceTd"><p>MntOpActv</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>SMCMLR0</p></td><td class="confluenceTd"><p>DMIUSystem Memory Cache Maintenance Location Register 0</p></td><td class="confluenceTd"><p>MntSet</p><p>MntWay</p><p>MntWord</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>CMCMLR1</p></td><td class="confluenceTd"><p>DMIUSystem Memory Cache Maintenance Location Register 1</p></td><td class="confluenceTd"><p>MntAddr</p><p>MntRange</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>SMCMDR</p></td><td class="confluenceTd"><p>DMIUSystem Memory Cache Maintenance Data Register</p></td><td class="confluenceTd"><p>MntData</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>SMCSPBR0</p></td><td class="confluenceTd"><p>DMIUSystem Memory Cache Scratchpad Base Address Register 0</p></td><td class="confluenceTd"><p>ScPadBaseAddr</p></td><td rowspan="4" class="confluenceTd"><p>dmi_csr_init_seq</p></td><td rowspan="4" class="confluenceTd"><p>&nbsp;</p><p>&nbsp;</p><p>Y<br /></p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>SMCSPBR1</p></td><td class="confluenceTd"><p>DMIUSystem Memory Cache Scratchpad Base Address Register 2</p></td><td class="confluenceTd"><p>ScPadBaseAddrHi</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>CMCSPCR0</p></td><td class="confluenceTd"><p>DMIUSystem Memory Cache Scratchpad Configuration Register 0</p></td><td class="confluenceTd"><p>ScPadEn</p><p>NumScPadWays</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>CMCSPCR1</p></td><td class="confluenceTd"><p>DMIUSystem Memory Cache Scratchpad Configuration Register 1</p></td><td class="confluenceTd"><p>ScPadSize</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>CECR</p></td><td class="confluenceTd"><p>DMIUCorrectable Error Control Register</p></td><td class="confluenceTd"><p>ErrDetEn</p><p>ErrIntEn</p><p>ErrThreshold</p></td><td class="confluenceTd"><p>dmi_csr_dmicecr_errDetEn_seq</p><p>dmi_csr_dmicecr_errInt_seq</p><p>dmi_csr_dmicecr_errThd_seq</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>CESR</p></td><td class="confluenceTd"><p>DMIU Correctable Error Status Register</p></td><td class="confluenceTd"><p>ErrVld</p><p>ErrType</p><p>ErrInfo</p></td><td class="confluenceTd"><p>dmi_csr_dmicesr_rstNoVld_seq1</p><p>dmi_csr_dmicesr_rstNoVld_seq2</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>CELR0</p></td><td class="confluenceTd"><p>DMIUCorrectable Error Location Registers 0</p></td><td class="confluenceTd"><p>ErrEntry</p><p>ErrWay</p><p>ErrWord</p></td><td class="confluenceTd"><p>dmi_csr_elr_seq</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>CELR1</p></td><td class="confluenceTd"><p>DMIU Correctable Error Location Registers 1</p></td><td class="confluenceTd"><p>ErrAddr</p></td><td class="confluenceTd"><p>dmi_csr_elr_seq</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>CESAR</p></td><td class="confluenceTd"><p>DMIU Correctable Error Status Alias Register</p></td><td class="confluenceTd"><p>ErrVld</p><p>ErrType</p><p>ErrInfo</p></td><td class="confluenceTd"><p>dmi_csr_dmicesar_seq</p><p>&nbsp;</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td rowspan="3" class="confluenceTd"><p>UEDR</p></td><td rowspan="3" class="confluenceTd"><p>DMIU Uncorrectable Error Control Register</p></td><td class="confluenceTd"><p>ProtErrDetEn</p></td><td rowspan="6" class="confluenceTd"><p>dmi_csr_dmiuecr_sw_write_seq</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>MemErrDetEn</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>TransErrDetEn</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td rowspan="3" class="confluenceTd"><p>UEIR<br /></p></td><td rowspan="3" class="confluenceTd"><p>DMIU Uncorrectable Error Interrupt Register<br /></p></td><td class="confluenceTd"><p>ProtErrIntEn</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>MemErrIntEn</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>TransErrIntEn</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>UESR</p></td><td class="confluenceTd"><p>DMIU Uncorrectable Error status Register</p></td><td class="confluenceTd"><p>ErrVld</p><p>ErrType</p><p>ErrInfo</p></td><td class="confluenceTd"><p>dmi_csr_dmiuedr_MemErrDetEn_seq</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>UELR0</p></td><td class="confluenceTd"><p>DMIUUncorrectable Error Location Registers 0</p></td><td class="confluenceTd"><p>ErrEntry</p><p>ErrWay</p><p>ErrWord</p></td><td class="confluenceTd"><p>dmi_csr_elr_seq</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>UELR1</p></td><td class="confluenceTd"><p>DMIU Uncorrectable Error Location Registers 1</p></td><td class="confluenceTd"><p>ErrAddr</p></td><td class="confluenceTd"><p>dmi_csr_elr_seq</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>UESAR</p></td><td class="confluenceTd"><p>DMIU Uncorrectable Error Status Alias Register</p></td><td class="confluenceTd"><p>ErrVld</p><p>ErrType</p><p>ErrInfo</p></td><td class="confluenceTd"><p>dmi_csr_dmiuesar_seq</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>EVIDR</p></td><td class="confluenceTd"><p>DMIU Engineering Version Id Register</p></td><td class="confluenceTd"><p>EngVerId</p></td><td class="confluenceTd"><p>dmi_csr_id_reset_seq</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>SMCIFR0</p></td><td class="confluenceTd"><p>DMIUSystem Memory Cache Information Register</p></td><td class="confluenceTd"><p>NumSet</p><p>NumWay</p><p>CacheType</p></td><td class="confluenceTd"><p>dmi_csr_id_reset_seq</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>INFOR</p></td><td class="confluenceTd"><p>DMIU Information Register</p></td><td class="confluenceTd"><p>ImplVer</p><p>UT</p><p>AE</p><p>SMC</p><p>Valid</p></td><td class="confluenceTd"><p>dmi_csr_id_reset_seq</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>1</p></td></tr></tbody></table></div><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="b98bd282-e03c-4b6e-8cdd-af537662e236" class="confluenceTable"><colgroup><col style="width: 254.0px;" /><col style="width: 253.0px;" /><col style="width: 253.0px;" /></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Testcase</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Testcase Description</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Comments</p></th></tr><tr><td class="confluenceTd"><p>dmi_csr_all_reg_rd_reset_val_test</p><p>including csr_id_reset_seq</p></td><td class="confluenceTd"><p>This test checks reads the values of all the register fields and</p><p>matches them with the register model reset values (barring IDR0 and FUIDR0 registers)</p><p>as the values of these two registers come from Json rather than the register model)</p><p>For these two registers, implemented csr_id_reset seq which matches the values from the Json</p><p>&nbsp;</p></td><td class="confluenceTd"><p>Test is passing.</p></td></tr><tr><td class="confluenceTd"><p>dmi_csr_bit_bash_test</p></td><td class="confluenceTd"><p>This test reads and writes each bit of every register to check accessibility (RO/WO/RW) (barring IDR0 and FUIDR0 registers for the above-mentioned reasons)</p></td><td class="confluenceTd"><p>Test is passing.</p></td></tr><tr><td class="confluenceTd"><p>dmi_trans_actv_test</p></td><td class="confluenceTd"><p>In this test, RTL internal signal TransActv is checked every cycle and</p><p>at the end of the test, TransActv, AllocActv and EvictActv register fields are read and should be 0</p></td><td class="confluenceTd"><p>CONC-4703 is open for this test</p></td></tr><tr><td class="confluenceTd"><p>dmi_lookup_alloc_en_test</p></td><td class="confluenceTd"><p>LookupEn and AllocEn are set randomly before starting test_seq and these values are passed to scoreboard as well.</p><p>Then, the test_seq starts, and RTL should behave according to LookupEn and AllocEN values.</p></td><td class="confluenceTd"><p>CONC-4710 is open for this test</p></td></tr><tr><td class="confluenceTd"><p>dmi_alloc_evict_actv_test</p></td><td class="confluenceTd"><p>Checks AllocActv and EvictActv register fields<br />AllocActv should be 1 only if there are allocations pending in DMI<br />EvictActv should be 1 only if there are Evictions pending in DMI</p></td><td class="confluenceTd"><p>CONC-4730 is open for this test</p></td></tr><tr><td class="confluenceTd"><p>dmi_csr_flush_per_index_way_test</p></td><td class="confluenceTd"><p>Flushes a cacheline using Index/Way using MntOps</p></td><td class="confluenceTd"><p>CONC-4753 is open for this test</p></td></tr><tr><td class="confluenceTd"><p>dmi_csr_rand_all_type_flush_test</p></td><td class="confluenceTd"><p>Flushes cache lines using different types of flushes (selected randomly from index-way, index-way range, address, address range, flush all)</p></td><td class="confluenceTd"><p>CONC-4753 is open for this test</p></td></tr><tr><td class="confluenceTd"><p>init_seq in base_test</p></td><td class="confluenceTd"><p>This sequence initializes the Scratchpad related registers (SMCSPBR0, SMCSPBR1, CMCSPCR0 and CMCSPCR1) and the same information is passed on to Scoreboard so these registers are automatically tested when test_seq is run.</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>dmi_ccp_single_double_bit_data_error_intr_info_test</p></td><td class="confluenceTd"><p>This test reads the data of a particular set and way via Debug Read and then injects single bit errors in the read data. Then, writes it back using Debug write, then flushes that cacheline using MntOps to log the error. This is done for error threshold number of cache lines.</p><p>After this, checks ErrType, Info, Entry, Way, Word and Interrupt.</p><p>Then, does the same to inject double bit errors, except here error injection is necessary for only one cacheline not error threshold cache lines.</p></td><td class="confluenceTd"><p>CONC-4692 is open for this test</p><p>In this test, allocation in Cache is necessary with UD state to detect the injected errors</p></td></tr><tr><td class="confluenceTd"><p>dmi_ccp_single_double_bit_tag_error_intr_info_test</p></td><td class="confluenceTd"><p>This test reads the tag of a particular set and way via Debug Read and then injects single bit errors in the read tag. Then, writes it back using Debug write, then flushes that cacheline using MntOps to log the error. This is done for error threshold number of cache lines.</p><p>After this, checks ErrType, Info, Entry, Way, Word and Interrupt.</p><p>Then, does the same to inject double bit errors, except here error injection is necessary for only one cacheline not error threshold cache lines.</p></td><td class="confluenceTd"><p>CONC-4692 is open for this test</p><p>In this test, allocation in Cache is necessary to detect the injected errors</p></td></tr><tr><td class="confluenceTd"><p>dmi_data_mem_single_bit_err_inj_chk_intrpt_test</p></td><td class="confluenceTd"><p>Single bit errors are injected in CCP data mem using the inject_errors function of the data memory and then waits for the interrupt signal to go high. And after that, checks ErrInfo and ErrType</p></td><td class="confluenceTd"><p>CONC-4693 is open for this test,</p><p>Tso-Wei has resolved this, haven't rerun after the fix</p></td></tr><tr><td class="confluenceTd"><p>dmi_data_mem_double_bit_err_inj_chk_intrpt_test</p></td><td class="confluenceTd"><p>Double bit errors are injected in CCP data mem using the inject_errors function of the data memory and then waits for the interrupt signal to go high. And after that, checks ErrInfo and ErrType</p></td><td class="confluenceTd"><p>''</p></td></tr><tr><td class="confluenceTd"><p>dmi_tag_mem_single_bit_err_inj_chk_intrpt_test</p></td><td class="confluenceTd"><p>Single bit errors are injected in CCP tag mem using the inject_errors function of the tag memory and then waits for the interrupt signal to go high. And after that, checks ErrInfo and ErrType</p></td><td class="confluenceTd"><p>''</p></td></tr><tr><td class="confluenceTd"><p>dmi_tag_mem_double_bit_err_inj_chk_intrpt_test</p></td><td class="confluenceTd"><p>Double bit errors are injected in CCP tag mem using the inject_errors function of the tag memory and then waits for the interrupt signal to go high. And after that, checks ErrInfo and ErrType</p></td><td class="confluenceTd"><p>''</p></td></tr></tbody></table></div><h2 id="Ncore3.7DMITestplan:-3.7.ExclusiveMonitor:">3.7. Exclusive Monitor:</h2><p><strong>3.7.1.Exclusive Access (ARM Spec) :</strong></p><p>The principles of Exclusive accesses are that a master performing an Exclusive sequence does the following:</p><ul><li><p>Performs an Exclusive Load from a location.</p></li><li><p>Calculates a value to store to that location.</p></li><li><p>Performs an Exclusive Store to the location.</p></li></ul><p>&mdash; The Exclusive Store fails if another master has performed a store to the location since the Exclusive<br />Load. In this case, the store does not occur and the master does not change the value held at the<br />location.<br />&mdash; The Exclusive Store can pass if no other master has performed a store to the location since the<br />Exclusive Load. In this case, the store can occur and the master can change the value held at the<br />location.</p><h4 id="Ncore3.7DMITestplan:-3.7.2.ExclusiveMonitorParameters:"><strong>3.7.2. Exclusive Monitor Parameters :</strong></h4><p><strong>nExclusiveEntries </strong>: defines the number of monitors. Min value : 0, Max Value : 8.</p><p>&nbsp;</p><h4 id="Ncore3.7DMITestplan:-3.7.3.BehavioroftheMonitor"><strong>3.7.3. Behavior of the Monitor</strong></h4><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="831ee1cd-b84a-423e-8bb0-43a54a70047e" class="confluenceTable"><tbody><tr><th data-highlight-colour="#ffffff" class="confluenceTh"><p style="text-align: center;"><strong>Type of request</strong></p></th><th data-highlight-colour="#ffffff" class="confluenceTh"><p style="text-align: center;"><strong>Match Addr</strong></p></th><th data-highlight-colour="#ffffff" class="confluenceTh"><p style="text-align: center;"><strong>Match Axld, FunitId</strong></p></th><th data-highlight-colour="#ffffff" class="confluenceTh"><p style="text-align: center;"><strong>Tag Monitor status (full/Not full)</strong></p></th><th data-highlight-colour="#ffffff" class="confluenceTh"><p style="text-align: center;"><strong>Tag Monitor update</strong></p></th><th data-highlight-colour="#ffffff" class="confluenceTh"><p style="text-align: center;"><strong>Response</strong></p></th></tr><tr><td rowspan="6" class="confluenceTd"><p style="text-align: center;"><strong>Load Ex</strong></p></td><td rowspan="3" class="confluenceTd"><p style="text-align: center;"><strong>Match</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>Match</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>X</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>Do nothing</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>EXOKAY</strong></p></td></tr><tr><td rowspan="2" class="confluenceTd"><p style="text-align: center;"><strong>No Match</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>Full</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>Replace an existing entry. Selection is round robin.</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>EXOKAY</strong></p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;"><strong>Not Full</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>Set a new entry</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>EXOKAY</strong></p></td></tr><tr><td rowspan="3" class="confluenceTd"><p style="text-align: center;"><strong>No Match</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>Match</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>X</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>Replace the Tag</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>EXOKAY</strong></p></td></tr><tr><td rowspan="2" class="confluenceTd"><p style="text-align: center;"><strong>No Match</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>Full</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>Replace an existing entry. Selection is round robin.</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>EXOKAY</strong></p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;"><strong>Not Full</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>Set a new entry</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>EXOKAY</strong></p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;"><strong>Load</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>X</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>X</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>X</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>Do nothing</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>X</strong></p></td></tr><tr><td rowspan="2" class="confluenceTd"><p style="text-align: center;"><strong>Store</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>Match</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>X</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>X</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>Clear all matching address</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>X</strong></p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;"><strong>No Match</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>X</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>X</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>Do nothing</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>X</strong></p></td></tr><tr><td rowspan="4" class="confluenceTd"><p style="text-align: center;"><strong>Store Ex</strong></p></td><td rowspan="2" class="confluenceTd"><p style="text-align: center;"><strong>Match</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>Match</strong></p></td><td rowspan="2" class="confluenceTd"><p style="text-align: center;"><strong>X</strong></p><p>&nbsp;</p></td><td class="confluenceTd"><p style="text-align: center;"><strong>Clear all matching address</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong><span data-colorid="l8lx14dyq4">EXOKAY</span></strong></p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;"><strong>No Match</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong>Do Nothing</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong><span data-colorid="p41cx0zqth">OKAY</span></strong></p></td></tr><tr><td rowspan="2" class="confluenceTd"><p style="text-align: center;"><strong>No Match</strong></p></td><td rowspan="2" class="confluenceTd"><p style="text-align: center;"><strong>X</strong></p></td><td class="confluenceTd"><p style="text-align: center;">x</p></td><td class="confluenceTd"><p style="text-align: center;"><strong>Do nothing</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong><span data-colorid="exaojlzoxo">OKAY</span></strong></p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;">x</p></td><td class="confluenceTd"><p style="text-align: center;"><strong>Do nothing</strong></p></td><td class="confluenceTd"><p style="text-align: center;"><strong><span data-colorid="tnk805ciya">OKAY</span></strong></p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.7.4.Stimulus:"><strong>3.7.4. Stimulus :</strong></h4><p>DMI DV should send mix of exclusive and non-exclusive Command Read and Write Request.</p><p>Exclusive Read and Write should have following constraints :</p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="dec0d406-a315-4dc8-af8e-e49685db0e5b" class="confluenceTable"><colgroup><col style="width: 351.0px;" /><col style="width: 332.0px;" /><col style="width: 329.0px;" /><col style="width: 160.0px;" /><col style="width: 85.0px;" /><col style="width: 114.0px;" /><col style="width: 118.0px;" /><col style="width: 158.0px;" /><col style="width: 153.0px;" /><col style="width: 153.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Name of the field</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Constaints</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Hashtag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Where</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Implemented</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Priority</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Remarks</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>&nbsp;</p></th></tr><tr><td class="confluenceTd"><p>Address</p></td><td class="confluenceTd"><p>address must be aligned to the total number of bytes</p></td><td class="confluenceTd"><p>#Stimulus.DMI.CMDreq.Excel.Addr</p></td><td rowspan="3" class="confluenceTd"><p>&nbsp;</p><p>&nbsp;</p><p>dmi_base_seq.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td rowspan="3" class="confluenceTd"><p>&nbsp;</p><p>&nbsp;</p><p>Exclusive Monitor Micro-Architecture Specification</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p><strong>Asize :</strong> mpf1_asize</p></td><td class="confluenceTd"><p>The number of bytes transferred in burst must be 1,2,4,8,16,64 bytes</p></td><td class="confluenceTd"><p>#Stimulus.DMI.CMDreq.Excel.Asize</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p><strong>CMType</strong> : Cmd Type</p></td><td class="confluenceTd"><p>It should be Read No Snoop or writeNoSnoop or Atomic Cmd</p></td><td class="confluenceTd"><p>#Stimulus.DMI.CMDreq.Excel.CmType</p><p>&nbsp;</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.7.5.FunctionalChecks"><strong>3.7.5. Functional Checks</strong></h4><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="01740ce0-f527-48c2-b491-5b08bca26c39" class="confluenceTable"><colgroup><col style="width: 601.0px;" /><col style="width: 273.0px;" /><col style="width: 209.0px;" /><col style="width: 179.0px;" /><col style="width: 97.0px;" /><col style="width: 100.0px;" /><col style="width: 244.0px;" /><col style="width: 97.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Checks</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Hashtag</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Where</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Implemented</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Priority</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Check that exclusive monitor behavior is identical to the description in table above &ldquo;<strong>Behavior of the Monitor</strong>&rdquo;</p></td><td class="confluenceTd"><p>#Check.DMI.ExMon.Func</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td rowspan="6" class="confluenceTd"><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p><p>Exclusive Monitor Micro-Architecture Specification</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that Successful exclusive store should return an EXOKAY status</p></td><td class="confluenceTd"><p>#Check.DMI.ExMon.ExPassStatus</p></td><td class="confluenceTd"><p>exec_mon_predictor.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that Unsuccessful exclusive store should return an OKAY status</p></td><td class="confluenceTd"><p>#Check.DMI.ExMon.ExFailStatus</p></td><td class="confluenceTd"><p>exec_mon_predictor.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that if there is a fail for an exclusive store the command will be dropped</p><p>&lt;=&gt; Make sure that no transaction (AW,W) will not be sent on the AXI interface.</p></td><td class="confluenceTd"><p>#Check.DMI.ExMon.ExFailDropped</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that if there is a fail for an exclusive store, DMI will send an early DtwRsp without fail status cmstatus = 0 (OKAY).</p></td><td class="confluenceTd"><p>#Check.DMI.ExMon.ExFailEarly</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Check that if there is a Pass for an exclusive store, DMI will wait fir response from native interface and send an DtwRsp cmstatus based on table below</p><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" width="250" src="https://arterisip.atlassian.net/wiki/download/attachments/722665559/image-20230601-132619.png?api=v2" /></span><p>&nbsp;</p></td><td class="confluenceTd"><p>#Check.DMI.ExMon.ExPassLate</p></td><td class="confluenceTd"><p>dmi_scoreboard.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.7.6.FunctionalCoverage"><strong>3.7.6. Functional Coverage</strong></h4><p>For functional coverage we need to cover all different scenarios listed in table <strong>Behavior of the Monitor</strong></p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="1fd542f4-b433-41dc-985e-7db1305fe718" class="confluenceTable"><colgroup><col style="width: 520.0px;" /><col style="width: 353.0px;" /><col style="width: 206.0px;" /><col style="width: 132.0px;" /><col style="width: 225.0px;" /><col style="width: 364.0px;" /><col style="width: 364.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Hash-Tag</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Where&nbsp;Covered</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Implemented</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>Remarks</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p>&nbsp;</p></th></tr><tr><td class="confluenceTd"><p>loadex_addr_match_axid_funitid_match</p></td><td rowspan="6" class="confluenceTd"><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p><p>#Cover.DMI.ExMon.LoadScenario</p></td><td rowspan="14" class="confluenceTd"><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p><p>&nbsp;</p><p>exec_mon_predictor.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>loadex_addr_match_axid_funitid_no_match_full</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>loadex_addr_match_axid_funitid_no_match_not_full</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>loadex_addr_no_match_axid_funitid_match</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>loadex_addr_no_match_axid_funitid_no_match_full</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>loadex_addr_no_match_axid_funitid_no_match_not_full</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>store_addr_match</p></td><td rowspan="5" class="confluenceTd"><p /><p>&nbsp;</p><p>#Cover.DMI.ExMon.StoreScenario</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>store_addr_no_match</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>storeex_addr_match_axid_funitid_match</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>storeex_addr_match_axid_funitid_no_match</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>storeex_addr_no_match</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>cross smi_es = 1 and smi_vz = 1 (cross smi_es = 1 x smi_vz = 0 is illegal)</p></td><td class="confluenceTd"><p>#Cover.DMI.ExMon.Visibility</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Cross coverage Asize : mpf1_asize = {1,2,4,8,16,64} X smi_es = 1</p></td><td class="confluenceTd"><p>#Cover.DMI.ExMon.Asize</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Cross coverage mpf1_alength X smi_es = 1</p></td><td class="confluenceTd"><p>#Cover.DMI.ExMon.Alen</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h2 id="Ncore3.7DMITestplan:-3.8.AddressHashing">3.8. Address Hashing</h2><p>Use a hash function that utilizes the tag and index portion of the cache address to calculate a new set index value, this enables better cache utilization.</p><p><a class="external-link" href="https://arterisip.atlassian.net/browse/MAES-6183" rel="nofollow">Hashing and Randomization Information</a></p><h3 id="Ncore3.7DMITestplan:-3.8.1HashingFunction:">3.8.1 Hashing Function:</h3><p>set_index[0] = addr[PriSubDiagAddrBits[i]] ^ { ^addr[SecSubRows[i]]}</p><p>set_index[1] = addr[PriSubDiagAddrBits[i+1]] ^ { ^addr[SecSubRows[i+1]]}</p><p>SecSubRow values for all configurations will be randomized using a global tcl proc to help create different hashing key combinations that aren&rsquo;t hardcoded.&nbsp;</p><p>Rules for setting SecAddrBits in SecSubRows are enforced at Maestro:</p><ul><li><p>Must contain the same number of entries as PriSubDiagAddrBits</p></li><li><p>SecSubRows is a bit mask. Holds the bit positions aka SecAddrBits</p></li><li><p>SecAddrBits cannot overlap with bits set in PriSubDiagAddrBits</p></li><li><p>Cannot overlap with memory interleaving bits</p></li><li><p>Should be cache-line aligned and not any bit [5:0]</p></li></ul><p>Hashing is enabled in config5, config5b and config7</p><h3 id="Ncore3.7DMITestplan:-3.8.2Checks&amp;Coverage:">3.8.2 Checks &amp; Coverage:</h3><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="48e9adeb-32b6-4009-a5d2-87b30c80dbe3" class="confluenceTable"><colgroup><col style="width: 204.0px;" /><col style="width: 213.0px;" /><col style="width: 169.0px;" /><col style="width: 73.0px;" /><col style="width: 100.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>HashTag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Where</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Done</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th></tr><tr><td class="confluenceTd"><p>Place a check inside CCP to verify Set index calculated with RTL set index</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.6.HashingLookup</p></td><td class="confluenceTd"><p>dmi_scoreboard.sv</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p><p>&nbsp;</p></td></tr></tbody></table></div><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="acd651c4-d125-48c3-a241-d34e78e7f386" class="confluenceTable"><colgroup><col style="width: 203.0px;" /><col style="width: 200.0px;" /><col style="width: 135.0px;" /><col style="width: 70.0px;" /><col style="width: 152.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>HashTag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Where</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Done</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th></tr><tr><td class="confluenceTd"><p>A variety of SecAddrBits are used. Exclude primary bits</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.6.DistributedSecAddrBits</p></td><td class="confluenceTd"><p>dmi_coverage.sv</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr></tbody></table></div><p>&nbsp;</p><h2 id="Ncore3.7DMITestplan:-3.9SlowSRAM">3.9 Slow SRAM</h2><p>Feature to solve timing violation paths in Tag and Data RAM.</p><p>P0+, P1- and P3+ are the options for pipe stages that are added.</p><p>&nbsp;</p><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-content-image-border image-left" width="1288" src="https://arterisip.atlassian.net/wiki/download/attachments/722665559/image-20230830-141210.png?api=v2" /></span><h3 id="Ncore3.7DMITestplan:-3.9.1Configurations:">3.9.1 Configurations:&nbsp;</h3><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="e4db1cfc-8782-469b-ae97-de7b4b32351d" class="confluenceTable"><colgroup><col style="width: 206.0px;" /><col style="width: 115.0px;" /><col style="width: 136.0px;" /><col style="width: 302.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Configuration</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Pipe for Tag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Pipe for Data</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Pipe for SRAM</strong></p></th></tr><tr><td class="confluenceTd"><p>config5</p></td><td class="confluenceTd"><p>Input</p></td><td class="confluenceTd"><p>Input</p></td><td class="confluenceTd"><p>1 cycle</p></td></tr><tr><td class="confluenceTd"><p>config6</p></td><td class="confluenceTd"><p>Input+Output</p></td><td class="confluenceTd"><p>1 cycle</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>config7</p></td><td class="confluenceTd"><p>Input+Output</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>config8</p></td><td class="confluenceTd"><p>Input+Output</p></td><td class="confluenceTd"><p>2 cycles</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h3 id="Ncore3.7DMITestplan:-3.9.2BeatReordering:">3.9.2 Beat Reordering:&nbsp;</h3><p>Specific to debug maintenance operations, the way the beats are aligned in the cache have changed. <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11743" rel="nofollow">&gt;&gt;more info</a></p><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="648b50ae-053d-4fdf-b3bb-3fa21b427d7c" class="confluenceTable"><colgroup><col style="width: 75.0px;" /><col style="width: 93.0px;" /><col style="width: 236.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>wData</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>#ofBeats per Bank</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Legal word value</strong></p></th></tr><tr><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0 &rarr; 4 (beat 0, word 0-&gt;4)</p><p>8 &rarr; 12 (beat 1, word 0-&gt;4)</p><p>16 -&gt;20 (beat 2, word 0-&gt;4)</p><p>24 -&gt;28 (beat 3, word 0-&gt;4)</p></td></tr><tr><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0 &rarr; 8 (beat 0, word 0-&gt;8)</p><p>16 &rarr; 24 (beat 1, word 0-&gt;8)</p></td></tr><tr><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>0 &rarr; 8 (beat 0, word 0-&gt;8)</p><p>16-&gt;24(beat 1, word 0-&gt;8)</p></td></tr><tr><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>0-&gt;16 (1 beat, word 0 -&gt;16)</p></td></tr></tbody></table></div><h3 id="Ncore3.7DMITestplan:-3.9.3Checks&amp;Coverage:">3.9.3 Checks &amp; Coverage:&nbsp;</h3><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="bf4d5e1e-7daa-44f2-84ed-c0f421c7cb11" class="confluenceTable"><colgroup><col style="width: 162.0px;" /><col style="width: 206.0px;" /><col style="width: 163.0px;" /><col style="width: 103.0px;" /><col style="width: 126.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>HashTag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Where</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Done</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th></tr><tr><td class="confluenceTd"><p>SMC RAW sequence</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.6.WordLookup</p></td><td class="confluenceTd"><p>dmi_csr_seq_lib.sv</p><p>dmi_scoreboard.sv</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr></tbody></table></div><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="dbe1410d-1583-4dab-950f-27848cabc872" class="confluenceTable"><colgroup><col style="width: 203.0px;" /><col style="width: 208.0px;" /><col style="width: 138.0px;" /><col style="width: 59.0px;" /><col style="width: 152.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>HashTag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Where</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Done</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th></tr><tr><td class="confluenceTd"><p>Legal Word values per config are hit</p></td><td class="confluenceTd"><p>#Cover.DMI.Concerto.v3.6.WordLookup</p></td><td class="confluenceTd"><p>dmi_coverage.sv</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr></tbody></table></div><p>&nbsp;</p><h2 id="Ncore3.7DMITestplan:-3.10WriteEvictPropagate">3.10 Write Evict Propagate</h2><p>For implementations specific to a victim cache downstream from DMI. In current implementation when DMI receives a Write Clean, it holds the clean copy and doesn&rsquo;t updating the memory downstream.</p><p>To enable data propagation for this specific operation, a new register will be added to DMI. Toggling this bit ON should trigger this functionality. <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12515" rel="nofollow">&gt;&gt;more info</a></p><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-content-image-border image-left" width="1229" src="https://arterisip.atlassian.net/wiki/download/attachments/722665559/image-20230830-154728.png?api=v2" /></span><p>&nbsp;</p><h3 id="Ncore3.7DMITestplan:-3.10.1Stimulus:">3.10.1 Stimulus:</h3><p>Directed test that configures DMI to enable this propagation and scoreboard updates to expect downstream data on the AXI without dropping it.</p><p>This register bit will be otherwise randomized for the rest of the test suite.</p><h3 id="Ncore3.7DMITestplan:-3.10.2Checks:">3.10.2 Checks:</h3><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="86d6bfb5-a9d2-431a-bcb1-0b7eb91cb3db" class="confluenceTable"><colgroup><col style="width: 204.0px;" /><col style="width: 207.0px;" /><col style="width: 162.0px;" /><col style="width: 77.0px;" /><col style="width: 110.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>HashTag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Where</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Done</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th></tr><tr><td class="confluenceTd"><p>If enabled, write cleans should be propagated to AXI</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.6.EnforceCleanWritePropagation</p></td><td class="confluenceTd"><p>dmi_scorebaoard.sv</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr></tbody></table></div><h2 id="Ncore3.7DMITestplan:-3.11GUIbasedaddressbitspecificationtogenerateAwID:">3.11 GUI based address bit specification to generate AwID:</h2><p>A way to create unique IDs downstream a DMI. Partial address bit selection for AwID generation create opportunity for same ID generation (due to address aliasing). Same ID has a performance impact as downstream IP have to enforce ordering when it is in fact not needed (except for exclusive monitors).</p><p>config1 and config8 have this feature enabled and address bits specified, these address bits are used to generate an expected AwID and ensure the native I/F generates the same.</p><h3 id="Ncore3.7DMITestplan:-3.11.1Checks:">3.11.1 Checks:</h3><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="5632a650-9ef3-4682-adff-aef32098adda" class="confluenceTable"><colgroup><col style="width: 204.0px;" /><col style="width: 207.0px;" /><col style="width: 162.0px;" /><col style="width: 77.0px;" /><col style="width: 110.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>HashTag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Where</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Done</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Status</strong></p></th></tr><tr><td class="confluenceTd"><p>Generate expected AwID by using address bits generated in maestro</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.6.awidAddrIdMapping</p></td><td class="confluenceTd"><p>dmi_states.sv</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td></tr></tbody></table></div><h2 id="Ncore3.7DMITestplan:-3.12SRAMErrorInjection">3.12 SRAM Error Injection</h2><p>Inject single/double-bit data and address errors in configurations where SRAM implementation is chosen as the overflow FIFO methodology.</p><p>A CSR sequence will be activated in parallel with error injection tasks instantiated inside the SRAM memory. </p><p>Depending on the configuration, type of error injection and location of injected error, xUEIR will enable interrupts and the outcome will be monitored by polling for error information on the xUESR register.</p><p>Mission fault should be checked whenever an uncorrectable outcome fires.</p><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="00b4163f-5498-46b6-9a6d-4862ad76dab2" class="confluenceTable"><colgroup><col /><col style="width: 206.0px;" /><col style="width: 205.0px;" /><col style="width: 130.0px;" /><col style="width: 219.0px;" /></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th class="confluenceTh"><p><strong>Protection Type</strong></p></th><th class="confluenceTh"><p><strong>Error Injection Type</strong></p></th><th class="confluenceTh"><p><strong>Location</strong></p></th><th class="confluenceTh"><p><strong>Outcome</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><td class="confluenceTd"><p>SECDED ECC</p></td><td class="confluenceTd"><p>Single Bit</p></td><td class="confluenceTd"><p>Data</p></td><td class="confluenceTd"><p>Correctable</p></td></tr><tr><td class="numberingColumn confluenceTd">2</td><td class="confluenceTd"><p>SECDED ECC</p></td><td class="confluenceTd"><p>Double Bit</p></td><td class="confluenceTd"><p>Data</p></td><td class="confluenceTd"><p>Uncorrectable</p></td></tr><tr><td class="numberingColumn confluenceTd">3</td><td class="confluenceTd"><p>SECDED ECC</p></td><td class="confluenceTd"><p>Single Bit</p></td><td class="confluenceTd"><p>Address</p></td><td class="confluenceTd"><p>Uncorrectable</p></td></tr><tr><td class="numberingColumn confluenceTd">4</td><td class="confluenceTd"><p>PARITY</p></td><td class="confluenceTd"><p>Single Bit</p></td><td class="confluenceTd"><p>Data</p></td><td class="confluenceTd"><p>Uncorrectable</p></td></tr><tr><td class="numberingColumn confluenceTd">5</td><td class="confluenceTd"><p>PARITY</p></td><td class="confluenceTd"><p>Single Bit</p></td><td class="confluenceTd"><p>Address</p></td><td class="confluenceTd"><p>Uncorrectable</p></td></tr></tbody></table></div><h4 id="Ncore3.7DMITestplan:-3.12.1FunctionalChecks">3.12.1 Functional Checks</h4><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="8b6856ab-b4db-4345-ad17-71a3172a787c" class="confluenceTable"><colgroup><col style="width: 142.0px;" /><col style="width: 367.0px;" /><col style="width: 111.0px;" /><col style="width: 140.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario from table above</strong></p></th><th class="confluenceTh"><p><strong>Check</strong></p></th><th class="confluenceTh"><p><strong>Done</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.7/SECDEDSingleBitDataC</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.7/SECDEDMultiBitDataUC</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td></tr><tr><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.7/SECDEDAddressUC</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td></tr><tr><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.7/PARITYSingleBitDataUC</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td></tr><tr><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.7/PARITYDoubleBitUC</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td></tr><tr><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>#Check.DMI.Concerto.v3.7/PARITYAddressUC</p></td><td class="confluenceTd"><p>Y</p></td><td class="confluenceTd"><p>Pass</p></td></tr></tbody></table></div><h2 id="Ncore3.7DMITestplan:-3.13Plusargdescription:">3.13 Plusarg description:</h2><div class="table-wrap"><table data-table-width="1800" data-layout="wide" data-local-id="33928787-c50e-4052-a389-e9442b29c6cf" class="confluenceTable"><colgroup><col style="width: 48.0px;" /><col style="width: 153.0px;" /><col style="width: 759.0px;" /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Sl No&nbsp;</strong></p></td><td class="confluenceTd"><p><strong>Plusarg name</strong></p></td><td class="confluenceTd"><p><strong>Description</strong></p></td></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>prog_dmi_qos_th_csr</p></td><td class="confluenceTd"><p>Enable the programming of DMIUTQOSCR register with random values - immediately before the test sequence</p></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>upd_dmi_qos_th_csr</p></td><td class="confluenceTd"><p>Update the DMIUTQOSCR register with random values in between the simulation</p></td></tr><tr><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>k_dmi_qos_th_val</p></td><td class="confluenceTd"><p>Specify the value that needs to be programmed into the &quot;QoSThVal&quot; of the DMIUTQOSCR register</p></td></tr><tr><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>k_dmi_wtt_qos_rsv</p></td><td class="confluenceTd"><p>Specify the value that needs to be programmed into the &quot;WttQoSRsv&quot; of the DMIUTQOSCR register</p></td></tr><tr><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>k_dmi_rtt_qos_rsv</p></td><td class="confluenceTd"><p>Specify the value that needs to be programmed into the &quot;RttQoSRsv&quot; of the DMIUTQOSCR register</p></td></tr><tr><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>k_dmi_wtt_qos_rsv_max</p></td><td class="confluenceTd"><p>Program the &quot;WttQoSRsv&quot; of the DMIUTQOSCR register to its maximum value. Depends on the nWttCtrlEntries</p></td></tr><tr><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>k_dmi_wtt_qos_rsv_max</p></td><td class="confluenceTd"><p>Program the &quot;RttQoSRsv&quot; of the DMIUTQOSCR register to its maximum value. Depends on the nRttCtrlEntries</p></td></tr><tr><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>wt_dmi_qos_hp_pkt</p></td><td class="confluenceTd"><p>Specify the percentage of the High priority packets. The remaining would be Low priority packets</p></td></tr><tr><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p>wt_dtw_dt_ptl&nbsp; &nbsp;<strong>vs</strong><br />wt_cmd_wr_nc_ptl</p></td><td class="confluenceTd"><p>Enablement for coherent&nbsp; versus non-coherent transactions.</p></td></tr><tr><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>dmi_2dtw_intervention_only</p></td><td class="confluenceTd"><p>Generate transactions which contains &quot;Primary&quot; and &quot;Secondary&quot; piece of data. It is used in conjunction with &quot;add_dtwMrgMrd or/and&nbsp;add_atomic&quot;</p></td></tr><tr><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p>k_ace_slave_read_data_interleave_dis</p></td><td class="confluenceTd"><p>Allowing the DMI testbench to process read data interleaving.</p><p>notes:: By default, this parm is set to 0, meaning enable for &quot;Read Data Interleaving&quot;.</p></td></tr><tr><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>wt_wrdatacln_propagate</p></td><td class="confluenceTd"><p>Write a 1/0 to DMIUWRDATACLN.EnClnDataWr. <br />Only functional for DtwDataCln. To write 1, set this value to 100. To write 0, set this value to 0</p></td></tr></tbody></table></div>