INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/ALUOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUOut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/ALUSrcB_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUSrcB_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/Mem2Reg_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem2Reg_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/PCSrc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSrc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/PC_accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/RegDst_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegDst_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/ctrl_unit.v" into library xil_defaultlib
WARNING: [VRFC 10-159] /* in comment [C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/ctrl_unit.v:82]
WARNING: [VRFC 10-159] /* in comment [C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/ctrl_unit.v:154]
WARNING: [VRFC 10-159] /* in comment [C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/ctrl_unit.v:190]
INFO: [VRFC 10-311] analyzing module ctrl_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/data_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/ext_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/instruct_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruct_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/instruct_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruct_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/tmp_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tmp_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
