<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='310' type='DenseMap&lt;const llvm::CodeGenSubRegIndex *, llvm::CodeGenRegisterClass *&gt;'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='376' u='m' c='_ZNK4llvm20CodeGenRegisterClass21getSubClassWithSubRegEPKNS_18CodeGenSubRegIndexE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='393' u='m' c='_ZN4llvm20CodeGenRegisterClass21setSubClassWithSubRegEPKNS_18CodeGenSubRegIndexEPS0_'/>
<offset>1280</offset>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='307'>// Map SubRegIndex -&gt; sub-class.  This is the largest sub-class where all
    // registers have a SubRegIndex sub-register.</doc>
