ps_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/ps/ip/ps_processing_system7_0_0/sim/ps_processing_system7_0_0.v,incdir="$ref_dir/../../../../DisplayTest.srcs/sources_1/bd/ps/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DisplayTest.srcs/sources_1/bd/ps/ipshared/70cf/hdl"incdir="../../../../DisplayTest.srcs/sources_1/bd/ps/ipshared/ec67/hdl"incdir="../../../../DisplayTest.srcs/sources_1/bd/ps/ipshared/70cf/hdl"incdir="../../../../DisplayTest.srcs/sources_1/bd/ps/ip/ps_processing_system7_0_0"
ps.v,verilog,xil_defaultlib,../../../bd/ps/sim/ps.v,incdir="$ref_dir/../../../../DisplayTest.srcs/sources_1/bd/ps/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DisplayTest.srcs/sources_1/bd/ps/ipshared/70cf/hdl"incdir="../../../../DisplayTest.srcs/sources_1/bd/ps/ipshared/ec67/hdl"incdir="../../../../DisplayTest.srcs/sources_1/bd/ps/ipshared/70cf/hdl"incdir="../../../../DisplayTest.srcs/sources_1/bd/ps/ip/ps_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
