

================================================================
== Vivado HLS Report for 'hls_cropping_strm_Block_proc'
================================================================
* Date:           Tue Jul 14 18:12:53 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        hls_cropping
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  20.00|     15.18|        2.50|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  125|  255|  125|  255|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WRITEIN_PROCESS  |  121|  121|         2|          1|          1|   120|    yes   |
        |- READOUT_PROCESS  |   64|   64|         1|          1|          1|    64|    yes   |
        |- Loop 3           |   64|   64|         1|          1|          1|    64|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 3
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 1, States = { 5 }
  Pipeline-2: II = 1, D = 1, States = { 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (exitcond125_i)
	2  / (!exitcond125_i)
4 --> 
	5  / (buff_full1_load)
	6  / (!buff_full1_load)
5 --> 
	6  / (exitcond124_i)
	5  / (!exitcond124_i)
6 --> 
	7  / (buff_full2_load)
	8  / (!buff_full2_load)
7 --> 
	8  / (exitcond_i)
	7  / (!exitcond_i)
8 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: p_Result_120 [1/1] 0.00ns
newFuncRoot:0  %p_Result_120 = alloca i16, align 2

ST_1: p_Result_121 [1/1] 0.00ns
newFuncRoot:1  %p_Result_121 = alloca i16, align 2

ST_1: p_Result_122 [1/1] 0.00ns
newFuncRoot:2  %p_Result_122 = alloca i16, align 2

ST_1: p_Result_123 [1/1] 0.00ns
newFuncRoot:3  %p_Result_123 = alloca i16, align 2

ST_1: p_Result_124 [1/1] 0.00ns
newFuncRoot:4  %p_Result_124 = alloca i16, align 2

ST_1: p_Result_125 [1/1] 0.00ns
newFuncRoot:5  %p_Result_125 = alloca i16, align 2

ST_1: p_Result_126 [1/1] 0.00ns
newFuncRoot:6  %p_Result_126 = alloca i16, align 2

ST_1: p_Result_127 [1/1] 0.00ns
newFuncRoot:7  %p_Result_127 = alloca i16, align 2

ST_1: p_Result_128 [1/1] 0.00ns
newFuncRoot:8  %p_Result_128 = alloca i16, align 2

ST_1: p_Result_129 [1/1] 0.00ns
newFuncRoot:9  %p_Result_129 = alloca i16, align 2

ST_1: p_Result_130 [1/1] 0.00ns
newFuncRoot:10  %p_Result_130 = alloca i16, align 2

ST_1: p_Result_131 [1/1] 0.00ns
newFuncRoot:11  %p_Result_131 = alloca i16, align 2

ST_1: p_Result_132 [1/1] 0.00ns
newFuncRoot:12  %p_Result_132 = alloca i16, align 2

ST_1: p_Result_133 [1/1] 0.00ns
newFuncRoot:13  %p_Result_133 = alloca i16, align 2

ST_1: p_Result_134 [1/1] 0.00ns
newFuncRoot:14  %p_Result_134 = alloca i16, align 2

ST_1: p_Result_135 [1/1] 0.00ns
newFuncRoot:15  %p_Result_135 = alloca i16, align 2

ST_1: p_Result_136 [1/1] 0.00ns
newFuncRoot:16  %p_Result_136 = alloca i16, align 2

ST_1: p_Result_137 [1/1] 0.00ns
newFuncRoot:17  %p_Result_137 = alloca i16, align 2

ST_1: p_Result_138 [1/1] 0.00ns
newFuncRoot:18  %p_Result_138 = alloca i16, align 2

ST_1: p_Result_139 [1/1] 0.00ns
newFuncRoot:19  %p_Result_139 = alloca i16, align 2

ST_1: p_Result_140 [1/1] 0.00ns
newFuncRoot:20  %p_Result_140 = alloca i16, align 2

ST_1: p_Result_141 [1/1] 0.00ns
newFuncRoot:21  %p_Result_141 = alloca i16, align 2

ST_1: p_Result_142 [1/1] 0.00ns
newFuncRoot:22  %p_Result_142 = alloca i16, align 2

ST_1: p_Result_143 [1/1] 0.00ns
newFuncRoot:23  %p_Result_143 = alloca i16, align 2

ST_1: p_Result_144 [1/1] 0.00ns
newFuncRoot:24  %p_Result_144 = alloca i16, align 2

ST_1: p_Result_145 [1/1] 0.00ns
newFuncRoot:25  %p_Result_145 = alloca i16, align 2

ST_1: p_Result_146 [1/1] 0.00ns
newFuncRoot:26  %p_Result_146 = alloca i16, align 2

ST_1: p_Result_147 [1/1] 0.00ns
newFuncRoot:27  %p_Result_147 = alloca i16, align 2

ST_1: p_Result_148 [1/1] 0.00ns
newFuncRoot:28  %p_Result_148 = alloca i16, align 2

ST_1: p_Result_149 [1/1] 0.00ns
newFuncRoot:29  %p_Result_149 = alloca i16, align 2

ST_1: p_Result_150 [1/1] 0.00ns
newFuncRoot:30  %p_Result_150 = alloca i16, align 2

ST_1: p_Result_151 [1/1] 0.00ns
newFuncRoot:31  %p_Result_151 = alloca i16, align 2

ST_1: p_Result_152 [1/1] 0.00ns
newFuncRoot:32  %p_Result_152 = alloca i16, align 2

ST_1: p_Result_153 [1/1] 0.00ns
newFuncRoot:33  %p_Result_153 = alloca i16, align 2

ST_1: p_Result_154 [1/1] 0.00ns
newFuncRoot:34  %p_Result_154 = alloca i16, align 2

ST_1: p_Result_155 [1/1] 0.00ns
newFuncRoot:35  %p_Result_155 = alloca i16, align 2

ST_1: p_Result_156 [1/1] 0.00ns
newFuncRoot:36  %p_Result_156 = alloca i16, align 2

ST_1: p_Result_157 [1/1] 0.00ns
newFuncRoot:37  %p_Result_157 = alloca i16, align 2

ST_1: p_Result_158 [1/1] 0.00ns
newFuncRoot:38  %p_Result_158 = alloca i16, align 2

ST_1: p_Result_159 [1/1] 0.00ns
newFuncRoot:39  %p_Result_159 = alloca i16, align 2

ST_1: p_Result_160 [1/1] 0.00ns
newFuncRoot:40  %p_Result_160 = alloca i16, align 2

ST_1: p_Result_161 [1/1] 0.00ns
newFuncRoot:41  %p_Result_161 = alloca i16, align 2

ST_1: p_Result_162 [1/1] 0.00ns
newFuncRoot:42  %p_Result_162 = alloca i16, align 2

ST_1: p_Result_163 [1/1] 0.00ns
newFuncRoot:43  %p_Result_163 = alloca i16, align 2

ST_1: p_Result_164 [1/1] 0.00ns
newFuncRoot:44  %p_Result_164 = alloca i16, align 2

ST_1: p_Result_165 [1/1] 0.00ns
newFuncRoot:45  %p_Result_165 = alloca i16, align 2

ST_1: p_Result_166 [1/1] 0.00ns
newFuncRoot:46  %p_Result_166 = alloca i16, align 2

ST_1: p_Result_167 [1/1] 0.00ns
newFuncRoot:47  %p_Result_167 = alloca i16, align 2

ST_1: p_Result_168 [1/1] 0.00ns
newFuncRoot:48  %p_Result_168 = alloca i16, align 2

ST_1: p_Result_169 [1/1] 0.00ns
newFuncRoot:49  %p_Result_169 = alloca i16, align 2

ST_1: p_Result_170 [1/1] 0.00ns
newFuncRoot:50  %p_Result_170 = alloca i16, align 2

ST_1: p_Result_171 [1/1] 0.00ns
newFuncRoot:51  %p_Result_171 = alloca i16, align 2

ST_1: p_Result_172 [1/1] 0.00ns
newFuncRoot:52  %p_Result_172 = alloca i16, align 2

ST_1: p_Result_173 [1/1] 0.00ns
newFuncRoot:53  %p_Result_173 = alloca i16, align 2

ST_1: p_Result_174 [1/1] 0.00ns
newFuncRoot:54  %p_Result_174 = alloca i16, align 2

ST_1: p_Result_175 [1/1] 0.00ns
newFuncRoot:55  %p_Result_175 = alloca i16, align 2

ST_1: p_Result_176 [1/1] 0.00ns
newFuncRoot:56  %p_Result_176 = alloca i16, align 2

ST_1: p_Result_177 [1/1] 0.00ns
newFuncRoot:57  %p_Result_177 = alloca i16, align 2

ST_1: p_Result_178 [1/1] 0.00ns
newFuncRoot:58  %p_Result_178 = alloca i16, align 2

ST_1: p_Result_179 [1/1] 0.00ns
newFuncRoot:59  %p_Result_179 = alloca i16, align 2

ST_1: p_Result_180 [1/1] 0.00ns
newFuncRoot:60  %p_Result_180 = alloca i16, align 2

ST_1: p_Result_181 [1/1] 0.00ns
newFuncRoot:61  %p_Result_181 = alloca i16, align 2

ST_1: p_Result_182 [1/1] 0.00ns
newFuncRoot:62  %p_Result_182 = alloca i16, align 2

ST_1: p_Result_183 [1/1] 0.00ns
newFuncRoot:63  %p_Result_183 = alloca i16, align 2

ST_1: p_Result_184 [1/1] 0.00ns
newFuncRoot:64  %p_Result_184 = alloca i16, align 2

ST_1: p_Result_185 [1/1] 0.00ns
newFuncRoot:65  %p_Result_185 = alloca i16, align 2

ST_1: p_Result_186 [1/1] 0.00ns
newFuncRoot:66  %p_Result_186 = alloca i16, align 2

ST_1: p_Result_187 [1/1] 0.00ns
newFuncRoot:67  %p_Result_187 = alloca i16, align 2

ST_1: p_Result_188 [1/1] 0.00ns
newFuncRoot:68  %p_Result_188 = alloca i16, align 2

ST_1: p_Result_189 [1/1] 0.00ns
newFuncRoot:69  %p_Result_189 = alloca i16, align 2

ST_1: p_Result_190 [1/1] 0.00ns
newFuncRoot:70  %p_Result_190 = alloca i16, align 2

ST_1: p_Result_191 [1/1] 0.00ns
newFuncRoot:71  %p_Result_191 = alloca i16, align 2

ST_1: p_Result_192 [1/1] 0.00ns
newFuncRoot:72  %p_Result_192 = alloca i16, align 2

ST_1: p_Result_193 [1/1] 0.00ns
newFuncRoot:73  %p_Result_193 = alloca i16, align 2

ST_1: p_Result_194 [1/1] 0.00ns
newFuncRoot:74  %p_Result_194 = alloca i16, align 2

ST_1: p_Result_195 [1/1] 0.00ns
newFuncRoot:75  %p_Result_195 = alloca i16, align 2

ST_1: p_Result_196 [1/1] 0.00ns
newFuncRoot:76  %p_Result_196 = alloca i16, align 2

ST_1: p_Result_197 [1/1] 0.00ns
newFuncRoot:77  %p_Result_197 = alloca i16, align 2

ST_1: p_Result_198 [1/1] 0.00ns
newFuncRoot:78  %p_Result_198 = alloca i16, align 2

ST_1: p_Result_199 [1/1] 0.00ns
newFuncRoot:79  %p_Result_199 = alloca i16, align 2

ST_1: p_Result_200 [1/1] 0.00ns
newFuncRoot:80  %p_Result_200 = alloca i16, align 2

ST_1: p_Result_201 [1/1] 0.00ns
newFuncRoot:81  %p_Result_201 = alloca i16, align 2

ST_1: p_Result_202 [1/1] 0.00ns
newFuncRoot:82  %p_Result_202 = alloca i16, align 2

ST_1: p_Result_203 [1/1] 0.00ns
newFuncRoot:83  %p_Result_203 = alloca i16, align 2

ST_1: p_Result_204 [1/1] 0.00ns
newFuncRoot:84  %p_Result_204 = alloca i16, align 2

ST_1: p_Result_205 [1/1] 0.00ns
newFuncRoot:85  %p_Result_205 = alloca i16, align 2

ST_1: p_Result_206 [1/1] 0.00ns
newFuncRoot:86  %p_Result_206 = alloca i16, align 2

ST_1: p_Result_207 [1/1] 0.00ns
newFuncRoot:87  %p_Result_207 = alloca i16, align 2

ST_1: p_Result_208 [1/1] 0.00ns
newFuncRoot:88  %p_Result_208 = alloca i16, align 2

ST_1: p_Result_209 [1/1] 0.00ns
newFuncRoot:89  %p_Result_209 = alloca i16, align 2

ST_1: p_Result_210 [1/1] 0.00ns
newFuncRoot:90  %p_Result_210 = alloca i16, align 2

ST_1: p_Result_211 [1/1] 0.00ns
newFuncRoot:91  %p_Result_211 = alloca i16, align 2

ST_1: p_Result_212 [1/1] 0.00ns
newFuncRoot:92  %p_Result_212 = alloca i16, align 2

ST_1: p_Result_213 [1/1] 0.00ns
newFuncRoot:93  %p_Result_213 = alloca i16, align 2

ST_1: p_Result_214 [1/1] 0.00ns
newFuncRoot:94  %p_Result_214 = alloca i16, align 2

ST_1: p_Result_215 [1/1] 0.00ns
newFuncRoot:95  %p_Result_215 = alloca i16, align 2

ST_1: p_Result_216 [1/1] 0.00ns
newFuncRoot:96  %p_Result_216 = alloca i16, align 2

ST_1: p_Result_217 [1/1] 0.00ns
newFuncRoot:97  %p_Result_217 = alloca i16, align 2

ST_1: p_Result_218 [1/1] 0.00ns
newFuncRoot:98  %p_Result_218 = alloca i16, align 2

ST_1: p_Result_219 [1/1] 0.00ns
newFuncRoot:99  %p_Result_219 = alloca i16, align 2

ST_1: p_Result_220 [1/1] 0.00ns
newFuncRoot:100  %p_Result_220 = alloca i16, align 2

ST_1: p_Result_221 [1/1] 0.00ns
newFuncRoot:101  %p_Result_221 = alloca i16, align 2

ST_1: p_Result_222 [1/1] 0.00ns
newFuncRoot:102  %p_Result_222 = alloca i16, align 2

ST_1: p_Result_223 [1/1] 0.00ns
newFuncRoot:103  %p_Result_223 = alloca i16, align 2

ST_1: p_Result_224 [1/1] 0.00ns
newFuncRoot:104  %p_Result_224 = alloca i16, align 2

ST_1: p_Result_225 [1/1] 0.00ns
newFuncRoot:105  %p_Result_225 = alloca i16, align 2

ST_1: p_Result_226 [1/1] 0.00ns
newFuncRoot:106  %p_Result_226 = alloca i16, align 2

ST_1: p_Result_227 [1/1] 0.00ns
newFuncRoot:107  %p_Result_227 = alloca i16, align 2

ST_1: p_Result_228 [1/1] 0.00ns
newFuncRoot:108  %p_Result_228 = alloca i16, align 2

ST_1: p_Result_229 [1/1] 0.00ns
newFuncRoot:109  %p_Result_229 = alloca i16, align 2

ST_1: p_Result_230 [1/1] 0.00ns
newFuncRoot:110  %p_Result_230 = alloca i16, align 2

ST_1: p_Result_231 [1/1] 0.00ns
newFuncRoot:111  %p_Result_231 = alloca i16, align 2

ST_1: p_Result_232 [1/1] 0.00ns
newFuncRoot:112  %p_Result_232 = alloca i16, align 2

ST_1: p_Result_233 [1/1] 0.00ns
newFuncRoot:113  %p_Result_233 = alloca i16, align 2

ST_1: p_Result_234 [1/1] 0.00ns
newFuncRoot:114  %p_Result_234 = alloca i16, align 2

ST_1: p_Result_235 [1/1] 0.00ns
newFuncRoot:115  %p_Result_235 = alloca i16, align 2

ST_1: p_Result_236 [1/1] 0.00ns
newFuncRoot:116  %p_Result_236 = alloca i16, align 2

ST_1: p_Result_237 [1/1] 0.00ns
newFuncRoot:117  %p_Result_237 = alloca i16, align 2

ST_1: p_Result_238 [1/1] 0.00ns
newFuncRoot:118  %p_Result_238 = alloca i16, align 2

ST_1: p_Result_239 [1/1] 0.00ns
newFuncRoot:119  %p_Result_239 = alloca i16, align 2

ST_1: stg_129 [1/1] 0.00ns
newFuncRoot:120  call void (...)* @_ssdm_op_SpecInterface(i16* %dst_V_V, [5 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_130 [1/1] 0.00ns
newFuncRoot:121  call void (...)* @_ssdm_op_SpecInterface(i1* %src_V_dest_V, i1* %src_V_id_V, i1* %src_V_last_V, i1* %src_V_user_V, i1* %src_V_strb_V, i1* %src_V_keep_V, i8* %src_V_data_V, [5 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: empty [1/1] 0.00ns
newFuncRoot:122  %empty = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %src_V_data_V, i1* %src_V_keep_V, i1* %src_V_strb_V, i1* %src_V_user_V, i1* %src_V_last_V, i1* %src_V_id_V, i1* %src_V_dest_V)

ST_1: tmp_data_V [1/1] 0.00ns
newFuncRoot:123  %tmp_data_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 0

ST_1: cur_range_load [1/1] 0.00ns
newFuncRoot:124  %cur_range_load = load i8* @cur_range, align 1

ST_1: cur_trans_load [1/1] 0.00ns
newFuncRoot:125  %cur_trans_load = load i16* @cur_trans, align 2

ST_1: buff_in_load [1/1] 0.00ns
newFuncRoot:126  %buff_in_load = load i1* @buff_in, align 1

ST_1: p_Result_s [1/1] 0.00ns
newFuncRoot:127  %p_Result_s = load i16* @linebuffer1b_V_0, align 2

ST_1: p_Result_1 [1/1] 0.00ns
newFuncRoot:128  %p_Result_1 = load i16* @linebuffer1b_V_1, align 2

ST_1: p_Result_2 [1/1] 0.00ns
newFuncRoot:129  %p_Result_2 = load i16* @linebuffer1b_V_2, align 2

ST_1: p_Result_3 [1/1] 0.00ns
newFuncRoot:130  %p_Result_3 = load i16* @linebuffer1b_V_3, align 2

ST_1: p_Result_4 [1/1] 0.00ns
newFuncRoot:131  %p_Result_4 = load i16* @linebuffer1b_V_4, align 2

ST_1: p_Result_5 [1/1] 0.00ns
newFuncRoot:132  %p_Result_5 = load i16* @linebuffer1b_V_5, align 2

ST_1: p_Result_6 [1/1] 0.00ns
newFuncRoot:133  %p_Result_6 = load i16* @linebuffer1b_V_6, align 2

ST_1: p_Result_7 [1/1] 0.00ns
newFuncRoot:134  %p_Result_7 = load i16* @linebuffer1b_V_7, align 2

ST_1: p_Result_8 [1/1] 0.00ns
newFuncRoot:135  %p_Result_8 = load i16* @linebuffer1b_V_8, align 2

ST_1: p_Result_9 [1/1] 0.00ns
newFuncRoot:136  %p_Result_9 = load i16* @linebuffer1b_V_9, align 2

ST_1: p_Result_10 [1/1] 0.00ns
newFuncRoot:137  %p_Result_10 = load i16* @linebuffer1b_V_10, align 2

ST_1: p_Result_11 [1/1] 0.00ns
newFuncRoot:138  %p_Result_11 = load i16* @linebuffer1b_V_11, align 2

ST_1: p_Result_12 [1/1] 0.00ns
newFuncRoot:139  %p_Result_12 = load i16* @linebuffer1b_V_12, align 2

ST_1: p_Result_13 [1/1] 0.00ns
newFuncRoot:140  %p_Result_13 = load i16* @linebuffer1b_V_13, align 2

ST_1: p_Result_14 [1/1] 0.00ns
newFuncRoot:141  %p_Result_14 = load i16* @linebuffer1b_V_14, align 2

ST_1: p_Result_15 [1/1] 0.00ns
newFuncRoot:142  %p_Result_15 = load i16* @linebuffer1b_V_15, align 2

ST_1: p_Result_16 [1/1] 0.00ns
newFuncRoot:143  %p_Result_16 = load i16* @linebuffer1b_V_16, align 2

ST_1: p_Result_17 [1/1] 0.00ns
newFuncRoot:144  %p_Result_17 = load i16* @linebuffer1b_V_17, align 2

ST_1: p_Result_18 [1/1] 0.00ns
newFuncRoot:145  %p_Result_18 = load i16* @linebuffer1b_V_18, align 2

ST_1: p_Result_19 [1/1] 0.00ns
newFuncRoot:146  %p_Result_19 = load i16* @linebuffer1b_V_19, align 2

ST_1: p_Result_20 [1/1] 0.00ns
newFuncRoot:147  %p_Result_20 = load i16* @linebuffer1b_V_20, align 2

ST_1: p_Result_21 [1/1] 0.00ns
newFuncRoot:148  %p_Result_21 = load i16* @linebuffer1b_V_21, align 2

ST_1: p_Result_22 [1/1] 0.00ns
newFuncRoot:149  %p_Result_22 = load i16* @linebuffer1b_V_22, align 2

ST_1: p_Result_23 [1/1] 0.00ns
newFuncRoot:150  %p_Result_23 = load i16* @linebuffer1b_V_23, align 2

ST_1: p_Result_24 [1/1] 0.00ns
newFuncRoot:151  %p_Result_24 = load i16* @linebuffer1b_V_24, align 2

ST_1: p_Result_25 [1/1] 0.00ns
newFuncRoot:152  %p_Result_25 = load i16* @linebuffer1b_V_25, align 2

ST_1: p_Result_26 [1/1] 0.00ns
newFuncRoot:153  %p_Result_26 = load i16* @linebuffer1b_V_26, align 2

ST_1: p_Result_27 [1/1] 0.00ns
newFuncRoot:154  %p_Result_27 = load i16* @linebuffer1b_V_27, align 2

ST_1: p_Result_28 [1/1] 0.00ns
newFuncRoot:155  %p_Result_28 = load i16* @linebuffer1b_V_28, align 2

ST_1: p_Result_29 [1/1] 0.00ns
newFuncRoot:156  %p_Result_29 = load i16* @linebuffer1b_V_29, align 2

ST_1: p_Result_30 [1/1] 0.00ns
newFuncRoot:157  %p_Result_30 = load i16* @linebuffer1b_V_30, align 2

ST_1: p_Result_31 [1/1] 0.00ns
newFuncRoot:158  %p_Result_31 = load i16* @linebuffer1b_V_31, align 2

ST_1: p_Result_32 [1/1] 0.00ns
newFuncRoot:159  %p_Result_32 = load i16* @linebuffer1b_V_32, align 2

ST_1: p_Result_33 [1/1] 0.00ns
newFuncRoot:160  %p_Result_33 = load i16* @linebuffer1b_V_33, align 2

ST_1: p_Result_34 [1/1] 0.00ns
newFuncRoot:161  %p_Result_34 = load i16* @linebuffer1b_V_34, align 2

ST_1: p_Result_35 [1/1] 0.00ns
newFuncRoot:162  %p_Result_35 = load i16* @linebuffer1b_V_35, align 2

ST_1: p_Result_36 [1/1] 0.00ns
newFuncRoot:163  %p_Result_36 = load i16* @linebuffer1b_V_36, align 2

ST_1: p_Result_37 [1/1] 0.00ns
newFuncRoot:164  %p_Result_37 = load i16* @linebuffer1b_V_37, align 2

ST_1: p_Result_38 [1/1] 0.00ns
newFuncRoot:165  %p_Result_38 = load i16* @linebuffer1b_V_38, align 2

ST_1: p_Result_39 [1/1] 0.00ns
newFuncRoot:166  %p_Result_39 = load i16* @linebuffer1b_V_39, align 2

ST_1: p_Result_40 [1/1] 0.00ns
newFuncRoot:167  %p_Result_40 = load i16* @linebuffer1b_V_40, align 2

ST_1: p_Result_41 [1/1] 0.00ns
newFuncRoot:168  %p_Result_41 = load i16* @linebuffer1b_V_41, align 2

ST_1: p_Result_42 [1/1] 0.00ns
newFuncRoot:169  %p_Result_42 = load i16* @linebuffer1b_V_42, align 2

ST_1: p_Result_43 [1/1] 0.00ns
newFuncRoot:170  %p_Result_43 = load i16* @linebuffer1b_V_43, align 2

ST_1: p_Result_44 [1/1] 0.00ns
newFuncRoot:171  %p_Result_44 = load i16* @linebuffer1b_V_44, align 2

ST_1: p_Result_45 [1/1] 0.00ns
newFuncRoot:172  %p_Result_45 = load i16* @linebuffer1b_V_45, align 2

ST_1: p_Result_46 [1/1] 0.00ns
newFuncRoot:173  %p_Result_46 = load i16* @linebuffer1b_V_46, align 2

ST_1: p_Result_47 [1/1] 0.00ns
newFuncRoot:174  %p_Result_47 = load i16* @linebuffer1b_V_47, align 2

ST_1: p_Result_48 [1/1] 0.00ns
newFuncRoot:175  %p_Result_48 = load i16* @linebuffer1b_V_48, align 2

ST_1: p_Result_49 [1/1] 0.00ns
newFuncRoot:176  %p_Result_49 = load i16* @linebuffer1b_V_49, align 2

ST_1: p_Result_50 [1/1] 0.00ns
newFuncRoot:177  %p_Result_50 = load i16* @linebuffer1b_V_50, align 2

ST_1: p_Result_51 [1/1] 0.00ns
newFuncRoot:178  %p_Result_51 = load i16* @linebuffer1b_V_51, align 2

ST_1: p_Result_52 [1/1] 0.00ns
newFuncRoot:179  %p_Result_52 = load i16* @linebuffer1b_V_52, align 2

ST_1: p_Result_53 [1/1] 0.00ns
newFuncRoot:180  %p_Result_53 = load i16* @linebuffer1b_V_53, align 2

ST_1: p_Result_54 [1/1] 0.00ns
newFuncRoot:181  %p_Result_54 = load i16* @linebuffer1b_V_54, align 2

ST_1: p_Result_55 [1/1] 0.00ns
newFuncRoot:182  %p_Result_55 = load i16* @linebuffer1b_V_55, align 2

ST_1: p_Result_56 [1/1] 0.00ns
newFuncRoot:183  %p_Result_56 = load i16* @linebuffer1b_V_56, align 2

ST_1: p_Result_57 [1/1] 0.00ns
newFuncRoot:184  %p_Result_57 = load i16* @linebuffer1b_V_57, align 2

ST_1: p_Result_58 [1/1] 0.00ns
newFuncRoot:185  %p_Result_58 = load i16* @linebuffer1b_V_58, align 2

ST_1: p_Result_59 [1/1] 0.00ns
newFuncRoot:186  %p_Result_59 = load i16* @linebuffer1b_V_59, align 2

ST_1: p_Result_60 [1/1] 0.00ns
newFuncRoot:187  %p_Result_60 = load i16* @linebuffer2b_V_0, align 2

ST_1: p_Result_61 [1/1] 0.00ns
newFuncRoot:188  %p_Result_61 = load i16* @linebuffer2b_V_1, align 2

ST_1: p_Result_62 [1/1] 0.00ns
newFuncRoot:189  %p_Result_62 = load i16* @linebuffer2b_V_2, align 2

ST_1: p_Result_63 [1/1] 0.00ns
newFuncRoot:190  %p_Result_63 = load i16* @linebuffer2b_V_3, align 2

ST_1: p_Result_64 [1/1] 0.00ns
newFuncRoot:191  %p_Result_64 = load i16* @linebuffer2b_V_4, align 2

ST_1: p_Result_65 [1/1] 0.00ns
newFuncRoot:192  %p_Result_65 = load i16* @linebuffer2b_V_5, align 2

ST_1: p_Result_66 [1/1] 0.00ns
newFuncRoot:193  %p_Result_66 = load i16* @linebuffer2b_V_6, align 2

ST_1: p_Result_67 [1/1] 0.00ns
newFuncRoot:194  %p_Result_67 = load i16* @linebuffer2b_V_7, align 2

ST_1: p_Result_68 [1/1] 0.00ns
newFuncRoot:195  %p_Result_68 = load i16* @linebuffer2b_V_8, align 2

ST_1: p_Result_69 [1/1] 0.00ns
newFuncRoot:196  %p_Result_69 = load i16* @linebuffer2b_V_9, align 2

ST_1: p_Result_70 [1/1] 0.00ns
newFuncRoot:197  %p_Result_70 = load i16* @linebuffer2b_V_10, align 2

ST_1: p_Result_71 [1/1] 0.00ns
newFuncRoot:198  %p_Result_71 = load i16* @linebuffer2b_V_11, align 2

ST_1: p_Result_72 [1/1] 0.00ns
newFuncRoot:199  %p_Result_72 = load i16* @linebuffer2b_V_12, align 2

ST_1: p_Result_73 [1/1] 0.00ns
newFuncRoot:200  %p_Result_73 = load i16* @linebuffer2b_V_13, align 2

ST_1: p_Result_74 [1/1] 0.00ns
newFuncRoot:201  %p_Result_74 = load i16* @linebuffer2b_V_14, align 2

ST_1: p_Result_75 [1/1] 0.00ns
newFuncRoot:202  %p_Result_75 = load i16* @linebuffer2b_V_15, align 2

ST_1: p_Result_76 [1/1] 0.00ns
newFuncRoot:203  %p_Result_76 = load i16* @linebuffer2b_V_16, align 2

ST_1: p_Result_77 [1/1] 0.00ns
newFuncRoot:204  %p_Result_77 = load i16* @linebuffer2b_V_17, align 2

ST_1: p_Result_78 [1/1] 0.00ns
newFuncRoot:205  %p_Result_78 = load i16* @linebuffer2b_V_18, align 2

ST_1: p_Result_79 [1/1] 0.00ns
newFuncRoot:206  %p_Result_79 = load i16* @linebuffer2b_V_19, align 2

ST_1: p_Result_80 [1/1] 0.00ns
newFuncRoot:207  %p_Result_80 = load i16* @linebuffer2b_V_20, align 2

ST_1: p_Result_81 [1/1] 0.00ns
newFuncRoot:208  %p_Result_81 = load i16* @linebuffer2b_V_21, align 2

ST_1: p_Result_82 [1/1] 0.00ns
newFuncRoot:209  %p_Result_82 = load i16* @linebuffer2b_V_22, align 2

ST_1: p_Result_83 [1/1] 0.00ns
newFuncRoot:210  %p_Result_83 = load i16* @linebuffer2b_V_23, align 2

ST_1: p_Result_84 [1/1] 0.00ns
newFuncRoot:211  %p_Result_84 = load i16* @linebuffer2b_V_24, align 2

ST_1: p_Result_85 [1/1] 0.00ns
newFuncRoot:212  %p_Result_85 = load i16* @linebuffer2b_V_25, align 2

ST_1: p_Result_86 [1/1] 0.00ns
newFuncRoot:213  %p_Result_86 = load i16* @linebuffer2b_V_26, align 2

ST_1: p_Result_87 [1/1] 0.00ns
newFuncRoot:214  %p_Result_87 = load i16* @linebuffer2b_V_27, align 2

ST_1: p_Result_88 [1/1] 0.00ns
newFuncRoot:215  %p_Result_88 = load i16* @linebuffer2b_V_28, align 2

ST_1: p_Result_89 [1/1] 0.00ns
newFuncRoot:216  %p_Result_89 = load i16* @linebuffer2b_V_29, align 2

ST_1: p_Result_90 [1/1] 0.00ns
newFuncRoot:217  %p_Result_90 = load i16* @linebuffer2b_V_30, align 2

ST_1: p_Result_91 [1/1] 0.00ns
newFuncRoot:218  %p_Result_91 = load i16* @linebuffer2b_V_31, align 2

ST_1: p_Result_92 [1/1] 0.00ns
newFuncRoot:219  %p_Result_92 = load i16* @linebuffer2b_V_32, align 2

ST_1: p_Result_93 [1/1] 0.00ns
newFuncRoot:220  %p_Result_93 = load i16* @linebuffer2b_V_33, align 2

ST_1: p_Result_94 [1/1] 0.00ns
newFuncRoot:221  %p_Result_94 = load i16* @linebuffer2b_V_34, align 2

ST_1: p_Result_95 [1/1] 0.00ns
newFuncRoot:222  %p_Result_95 = load i16* @linebuffer2b_V_35, align 2

ST_1: p_Result_96 [1/1] 0.00ns
newFuncRoot:223  %p_Result_96 = load i16* @linebuffer2b_V_36, align 2

ST_1: p_Result_97 [1/1] 0.00ns
newFuncRoot:224  %p_Result_97 = load i16* @linebuffer2b_V_37, align 2

ST_1: p_Result_98 [1/1] 0.00ns
newFuncRoot:225  %p_Result_98 = load i16* @linebuffer2b_V_38, align 2

ST_1: p_Result_99 [1/1] 0.00ns
newFuncRoot:226  %p_Result_99 = load i16* @linebuffer2b_V_39, align 2

ST_1: p_Result_100 [1/1] 0.00ns
newFuncRoot:227  %p_Result_100 = load i16* @linebuffer2b_V_40, align 2

ST_1: p_Result_101 [1/1] 0.00ns
newFuncRoot:228  %p_Result_101 = load i16* @linebuffer2b_V_41, align 2

ST_1: p_Result_102 [1/1] 0.00ns
newFuncRoot:229  %p_Result_102 = load i16* @linebuffer2b_V_42, align 2

ST_1: p_Result_103 [1/1] 0.00ns
newFuncRoot:230  %p_Result_103 = load i16* @linebuffer2b_V_43, align 2

ST_1: p_Result_104 [1/1] 0.00ns
newFuncRoot:231  %p_Result_104 = load i16* @linebuffer2b_V_44, align 2

ST_1: p_Result_105 [1/1] 0.00ns
newFuncRoot:232  %p_Result_105 = load i16* @linebuffer2b_V_45, align 2

ST_1: p_Result_106 [1/1] 0.00ns
newFuncRoot:233  %p_Result_106 = load i16* @linebuffer2b_V_46, align 2

ST_1: p_Result_107 [1/1] 0.00ns
newFuncRoot:234  %p_Result_107 = load i16* @linebuffer2b_V_47, align 2

ST_1: p_Result_108 [1/1] 0.00ns
newFuncRoot:235  %p_Result_108 = load i16* @linebuffer2b_V_48, align 2

ST_1: p_Result_109 [1/1] 0.00ns
newFuncRoot:236  %p_Result_109 = load i16* @linebuffer2b_V_49, align 2

ST_1: p_Result_110 [1/1] 0.00ns
newFuncRoot:237  %p_Result_110 = load i16* @linebuffer2b_V_50, align 2

ST_1: p_Result_111 [1/1] 0.00ns
newFuncRoot:238  %p_Result_111 = load i16* @linebuffer2b_V_51, align 2

ST_1: p_Result_112 [1/1] 0.00ns
newFuncRoot:239  %p_Result_112 = load i16* @linebuffer2b_V_52, align 2

ST_1: p_Result_113 [1/1] 0.00ns
newFuncRoot:240  %p_Result_113 = load i16* @linebuffer2b_V_53, align 2

ST_1: p_Result_114 [1/1] 0.00ns
newFuncRoot:241  %p_Result_114 = load i16* @linebuffer2b_V_54, align 2

ST_1: p_Result_115 [1/1] 0.00ns
newFuncRoot:242  %p_Result_115 = load i16* @linebuffer2b_V_55, align 2

ST_1: p_Result_116 [1/1] 0.00ns
newFuncRoot:243  %p_Result_116 = load i16* @linebuffer2b_V_56, align 2

ST_1: p_Result_117 [1/1] 0.00ns
newFuncRoot:244  %p_Result_117 = load i16* @linebuffer2b_V_57, align 2

ST_1: p_Result_118 [1/1] 0.00ns
newFuncRoot:245  %p_Result_118 = load i16* @linebuffer2b_V_58, align 2

ST_1: p_Result_119 [1/1] 0.00ns
newFuncRoot:246  %p_Result_119 = load i16* @linebuffer2b_V_59, align 2

ST_1: p_Repl2_s [1/1] 0.00ns
newFuncRoot:247  %p_Repl2_s = sext i8 %tmp_data_V to i16

ST_1: stg_257 [1/1] 1.57ns
newFuncRoot:248  store i16 %p_Result_s, i16* %p_Result_239, align 2

ST_1: stg_258 [1/1] 1.57ns
newFuncRoot:249  store i16 %p_Result_1, i16* %p_Result_238, align 2

ST_1: stg_259 [1/1] 1.57ns
newFuncRoot:250  store i16 %p_Result_2, i16* %p_Result_237, align 2

ST_1: stg_260 [1/1] 1.57ns
newFuncRoot:251  store i16 %p_Result_3, i16* %p_Result_236, align 2

ST_1: stg_261 [1/1] 1.57ns
newFuncRoot:252  store i16 %p_Result_4, i16* %p_Result_235, align 2

ST_1: stg_262 [1/1] 1.57ns
newFuncRoot:253  store i16 %p_Result_5, i16* %p_Result_234, align 2

ST_1: stg_263 [1/1] 1.57ns
newFuncRoot:254  store i16 %p_Result_6, i16* %p_Result_233, align 2

ST_1: stg_264 [1/1] 1.57ns
newFuncRoot:255  store i16 %p_Result_7, i16* %p_Result_232, align 2

ST_1: stg_265 [1/1] 1.57ns
newFuncRoot:256  store i16 %p_Result_8, i16* %p_Result_231, align 2

ST_1: stg_266 [1/1] 1.57ns
newFuncRoot:257  store i16 %p_Result_9, i16* %p_Result_230, align 2

ST_1: stg_267 [1/1] 1.57ns
newFuncRoot:258  store i16 %p_Result_10, i16* %p_Result_229, align 2

ST_1: stg_268 [1/1] 1.57ns
newFuncRoot:259  store i16 %p_Result_11, i16* %p_Result_228, align 2

ST_1: stg_269 [1/1] 1.57ns
newFuncRoot:260  store i16 %p_Result_12, i16* %p_Result_227, align 2

ST_1: stg_270 [1/1] 1.57ns
newFuncRoot:261  store i16 %p_Result_13, i16* %p_Result_226, align 2

ST_1: stg_271 [1/1] 1.57ns
newFuncRoot:262  store i16 %p_Result_14, i16* %p_Result_225, align 2

ST_1: stg_272 [1/1] 1.57ns
newFuncRoot:263  store i16 %p_Result_15, i16* %p_Result_224, align 2

ST_1: stg_273 [1/1] 1.57ns
newFuncRoot:264  store i16 %p_Result_16, i16* %p_Result_223, align 2

ST_1: stg_274 [1/1] 1.57ns
newFuncRoot:265  store i16 %p_Result_17, i16* %p_Result_222, align 2

ST_1: stg_275 [1/1] 1.57ns
newFuncRoot:266  store i16 %p_Result_18, i16* %p_Result_221, align 2

ST_1: stg_276 [1/1] 1.57ns
newFuncRoot:267  store i16 %p_Result_19, i16* %p_Result_220, align 2

ST_1: stg_277 [1/1] 1.57ns
newFuncRoot:268  store i16 %p_Result_20, i16* %p_Result_219, align 2

ST_1: stg_278 [1/1] 1.57ns
newFuncRoot:269  store i16 %p_Result_21, i16* %p_Result_218, align 2

ST_1: stg_279 [1/1] 1.57ns
newFuncRoot:270  store i16 %p_Result_22, i16* %p_Result_217, align 2

ST_1: stg_280 [1/1] 1.57ns
newFuncRoot:271  store i16 %p_Result_23, i16* %p_Result_216, align 2

ST_1: stg_281 [1/1] 1.57ns
newFuncRoot:272  store i16 %p_Result_24, i16* %p_Result_215, align 2

ST_1: stg_282 [1/1] 1.57ns
newFuncRoot:273  store i16 %p_Result_25, i16* %p_Result_214, align 2

ST_1: stg_283 [1/1] 1.57ns
newFuncRoot:274  store i16 %p_Result_26, i16* %p_Result_213, align 2

ST_1: stg_284 [1/1] 1.57ns
newFuncRoot:275  store i16 %p_Result_27, i16* %p_Result_212, align 2

ST_1: stg_285 [1/1] 1.57ns
newFuncRoot:276  store i16 %p_Result_28, i16* %p_Result_211, align 2

ST_1: stg_286 [1/1] 1.57ns
newFuncRoot:277  store i16 %p_Result_29, i16* %p_Result_210, align 2

ST_1: stg_287 [1/1] 1.57ns
newFuncRoot:278  store i16 %p_Result_30, i16* %p_Result_209, align 2

ST_1: stg_288 [1/1] 1.57ns
newFuncRoot:279  store i16 %p_Result_31, i16* %p_Result_208, align 2

ST_1: stg_289 [1/1] 1.57ns
newFuncRoot:280  store i16 %p_Result_32, i16* %p_Result_207, align 2

ST_1: stg_290 [1/1] 1.57ns
newFuncRoot:281  store i16 %p_Result_33, i16* %p_Result_206, align 2

ST_1: stg_291 [1/1] 1.57ns
newFuncRoot:282  store i16 %p_Result_34, i16* %p_Result_205, align 2

ST_1: stg_292 [1/1] 1.57ns
newFuncRoot:283  store i16 %p_Result_35, i16* %p_Result_204, align 2

ST_1: stg_293 [1/1] 1.57ns
newFuncRoot:284  store i16 %p_Result_36, i16* %p_Result_203, align 2

ST_1: stg_294 [1/1] 1.57ns
newFuncRoot:285  store i16 %p_Result_37, i16* %p_Result_202, align 2

ST_1: stg_295 [1/1] 1.57ns
newFuncRoot:286  store i16 %p_Result_38, i16* %p_Result_201, align 2

ST_1: stg_296 [1/1] 1.57ns
newFuncRoot:287  store i16 %p_Result_39, i16* %p_Result_200, align 2

ST_1: stg_297 [1/1] 1.57ns
newFuncRoot:288  store i16 %p_Result_40, i16* %p_Result_199, align 2

ST_1: stg_298 [1/1] 1.57ns
newFuncRoot:289  store i16 %p_Result_41, i16* %p_Result_198, align 2

ST_1: stg_299 [1/1] 1.57ns
newFuncRoot:290  store i16 %p_Result_42, i16* %p_Result_197, align 2

ST_1: stg_300 [1/1] 1.57ns
newFuncRoot:291  store i16 %p_Result_43, i16* %p_Result_196, align 2

ST_1: stg_301 [1/1] 1.57ns
newFuncRoot:292  store i16 %p_Result_44, i16* %p_Result_195, align 2

ST_1: stg_302 [1/1] 1.57ns
newFuncRoot:293  store i16 %p_Result_45, i16* %p_Result_194, align 2

ST_1: stg_303 [1/1] 1.57ns
newFuncRoot:294  store i16 %p_Result_46, i16* %p_Result_193, align 2

ST_1: stg_304 [1/1] 1.57ns
newFuncRoot:295  store i16 %p_Result_47, i16* %p_Result_192, align 2

ST_1: stg_305 [1/1] 1.57ns
newFuncRoot:296  store i16 %p_Result_48, i16* %p_Result_191, align 2

ST_1: stg_306 [1/1] 1.57ns
newFuncRoot:297  store i16 %p_Result_49, i16* %p_Result_190, align 2

ST_1: stg_307 [1/1] 1.57ns
newFuncRoot:298  store i16 %p_Result_50, i16* %p_Result_189, align 2

ST_1: stg_308 [1/1] 1.57ns
newFuncRoot:299  store i16 %p_Result_51, i16* %p_Result_188, align 2

ST_1: stg_309 [1/1] 1.57ns
newFuncRoot:300  store i16 %p_Result_52, i16* %p_Result_187, align 2

ST_1: stg_310 [1/1] 1.57ns
newFuncRoot:301  store i16 %p_Result_53, i16* %p_Result_186, align 2

ST_1: stg_311 [1/1] 1.57ns
newFuncRoot:302  store i16 %p_Result_54, i16* %p_Result_185, align 2

ST_1: stg_312 [1/1] 1.57ns
newFuncRoot:303  store i16 %p_Result_55, i16* %p_Result_184, align 2

ST_1: stg_313 [1/1] 1.57ns
newFuncRoot:304  store i16 %p_Result_56, i16* %p_Result_183, align 2

ST_1: stg_314 [1/1] 1.57ns
newFuncRoot:305  store i16 %p_Result_57, i16* %p_Result_182, align 2

ST_1: stg_315 [1/1] 1.57ns
newFuncRoot:306  store i16 %p_Result_58, i16* %p_Result_181, align 2

ST_1: stg_316 [1/1] 1.57ns
newFuncRoot:307  store i16 %p_Result_59, i16* %p_Result_180, align 2

ST_1: stg_317 [1/1] 1.57ns
newFuncRoot:308  store i16 %p_Result_60, i16* %p_Result_179, align 2

ST_1: stg_318 [1/1] 1.57ns
newFuncRoot:309  store i16 %p_Result_61, i16* %p_Result_178, align 2

ST_1: stg_319 [1/1] 1.57ns
newFuncRoot:310  store i16 %p_Result_62, i16* %p_Result_177, align 2

ST_1: stg_320 [1/1] 1.57ns
newFuncRoot:311  store i16 %p_Result_63, i16* %p_Result_176, align 2

ST_1: stg_321 [1/1] 1.57ns
newFuncRoot:312  store i16 %p_Result_64, i16* %p_Result_175, align 2

ST_1: stg_322 [1/1] 1.57ns
newFuncRoot:313  store i16 %p_Result_65, i16* %p_Result_174, align 2

ST_1: stg_323 [1/1] 1.57ns
newFuncRoot:314  store i16 %p_Result_66, i16* %p_Result_173, align 2

ST_1: stg_324 [1/1] 1.57ns
newFuncRoot:315  store i16 %p_Result_67, i16* %p_Result_172, align 2

ST_1: stg_325 [1/1] 1.57ns
newFuncRoot:316  store i16 %p_Result_68, i16* %p_Result_171, align 2

ST_1: stg_326 [1/1] 1.57ns
newFuncRoot:317  store i16 %p_Result_69, i16* %p_Result_170, align 2

ST_1: stg_327 [1/1] 1.57ns
newFuncRoot:318  store i16 %p_Result_70, i16* %p_Result_169, align 2

ST_1: stg_328 [1/1] 1.57ns
newFuncRoot:319  store i16 %p_Result_71, i16* %p_Result_168, align 2

ST_1: stg_329 [1/1] 1.57ns
newFuncRoot:320  store i16 %p_Result_72, i16* %p_Result_167, align 2

ST_1: stg_330 [1/1] 1.57ns
newFuncRoot:321  store i16 %p_Result_73, i16* %p_Result_166, align 2

ST_1: stg_331 [1/1] 1.57ns
newFuncRoot:322  store i16 %p_Result_74, i16* %p_Result_165, align 2

ST_1: stg_332 [1/1] 1.57ns
newFuncRoot:323  store i16 %p_Result_75, i16* %p_Result_164, align 2

ST_1: stg_333 [1/1] 1.57ns
newFuncRoot:324  store i16 %p_Result_76, i16* %p_Result_163, align 2

ST_1: stg_334 [1/1] 1.57ns
newFuncRoot:325  store i16 %p_Result_77, i16* %p_Result_162, align 2

ST_1: stg_335 [1/1] 1.57ns
newFuncRoot:326  store i16 %p_Result_78, i16* %p_Result_161, align 2

ST_1: stg_336 [1/1] 1.57ns
newFuncRoot:327  store i16 %p_Result_79, i16* %p_Result_160, align 2

ST_1: stg_337 [1/1] 1.57ns
newFuncRoot:328  store i16 %p_Result_80, i16* %p_Result_159, align 2

ST_1: stg_338 [1/1] 1.57ns
newFuncRoot:329  store i16 %p_Result_81, i16* %p_Result_158, align 2

ST_1: stg_339 [1/1] 1.57ns
newFuncRoot:330  store i16 %p_Result_82, i16* %p_Result_157, align 2

ST_1: stg_340 [1/1] 1.57ns
newFuncRoot:331  store i16 %p_Result_83, i16* %p_Result_156, align 2

ST_1: stg_341 [1/1] 1.57ns
newFuncRoot:332  store i16 %p_Result_84, i16* %p_Result_155, align 2

ST_1: stg_342 [1/1] 1.57ns
newFuncRoot:333  store i16 %p_Result_85, i16* %p_Result_154, align 2

ST_1: stg_343 [1/1] 1.57ns
newFuncRoot:334  store i16 %p_Result_86, i16* %p_Result_153, align 2

ST_1: stg_344 [1/1] 1.57ns
newFuncRoot:335  store i16 %p_Result_87, i16* %p_Result_152, align 2

ST_1: stg_345 [1/1] 1.57ns
newFuncRoot:336  store i16 %p_Result_88, i16* %p_Result_151, align 2

ST_1: stg_346 [1/1] 1.57ns
newFuncRoot:337  store i16 %p_Result_89, i16* %p_Result_150, align 2

ST_1: stg_347 [1/1] 1.57ns
newFuncRoot:338  store i16 %p_Result_90, i16* %p_Result_149, align 2

ST_1: stg_348 [1/1] 1.57ns
newFuncRoot:339  store i16 %p_Result_91, i16* %p_Result_148, align 2

ST_1: stg_349 [1/1] 1.57ns
newFuncRoot:340  store i16 %p_Result_92, i16* %p_Result_147, align 2

ST_1: stg_350 [1/1] 1.57ns
newFuncRoot:341  store i16 %p_Result_93, i16* %p_Result_146, align 2

ST_1: stg_351 [1/1] 1.57ns
newFuncRoot:342  store i16 %p_Result_94, i16* %p_Result_145, align 2

ST_1: stg_352 [1/1] 1.57ns
newFuncRoot:343  store i16 %p_Result_95, i16* %p_Result_144, align 2

ST_1: stg_353 [1/1] 1.57ns
newFuncRoot:344  store i16 %p_Result_96, i16* %p_Result_143, align 2

ST_1: stg_354 [1/1] 1.57ns
newFuncRoot:345  store i16 %p_Result_97, i16* %p_Result_142, align 2

ST_1: stg_355 [1/1] 1.57ns
newFuncRoot:346  store i16 %p_Result_98, i16* %p_Result_141, align 2

ST_1: stg_356 [1/1] 1.57ns
newFuncRoot:347  store i16 %p_Result_99, i16* %p_Result_140, align 2

ST_1: stg_357 [1/1] 1.57ns
newFuncRoot:348  store i16 %p_Result_100, i16* %p_Result_139, align 2

ST_1: stg_358 [1/1] 1.57ns
newFuncRoot:349  store i16 %p_Result_101, i16* %p_Result_138, align 2

ST_1: stg_359 [1/1] 1.57ns
newFuncRoot:350  store i16 %p_Result_102, i16* %p_Result_137, align 2

ST_1: stg_360 [1/1] 1.57ns
newFuncRoot:351  store i16 %p_Result_103, i16* %p_Result_136, align 2

ST_1: stg_361 [1/1] 1.57ns
newFuncRoot:352  store i16 %p_Result_104, i16* %p_Result_135, align 2

ST_1: stg_362 [1/1] 1.57ns
newFuncRoot:353  store i16 %p_Result_105, i16* %p_Result_134, align 2

ST_1: stg_363 [1/1] 1.57ns
newFuncRoot:354  store i16 %p_Result_106, i16* %p_Result_133, align 2

ST_1: stg_364 [1/1] 1.57ns
newFuncRoot:355  store i16 %p_Result_107, i16* %p_Result_132, align 2

ST_1: stg_365 [1/1] 1.57ns
newFuncRoot:356  store i16 %p_Result_108, i16* %p_Result_131, align 2

ST_1: stg_366 [1/1] 1.57ns
newFuncRoot:357  store i16 %p_Result_109, i16* %p_Result_130, align 2

ST_1: stg_367 [1/1] 1.57ns
newFuncRoot:358  store i16 %p_Result_110, i16* %p_Result_129, align 2

ST_1: stg_368 [1/1] 1.57ns
newFuncRoot:359  store i16 %p_Result_111, i16* %p_Result_128, align 2

ST_1: stg_369 [1/1] 1.57ns
newFuncRoot:360  store i16 %p_Result_112, i16* %p_Result_127, align 2

ST_1: stg_370 [1/1] 1.57ns
newFuncRoot:361  store i16 %p_Result_113, i16* %p_Result_126, align 2

ST_1: stg_371 [1/1] 1.57ns
newFuncRoot:362  store i16 %p_Result_114, i16* %p_Result_125, align 2

ST_1: stg_372 [1/1] 1.57ns
newFuncRoot:363  store i16 %p_Result_115, i16* %p_Result_124, align 2

ST_1: stg_373 [1/1] 1.57ns
newFuncRoot:364  store i16 %p_Result_116, i16* %p_Result_123, align 2

ST_1: stg_374 [1/1] 1.57ns
newFuncRoot:365  store i16 %p_Result_117, i16* %p_Result_122, align 2

ST_1: stg_375 [1/1] 1.57ns
newFuncRoot:366  store i16 %p_Result_118, i16* %p_Result_121, align 2

ST_1: stg_376 [1/1] 1.57ns
newFuncRoot:367  store i16 %p_Result_119, i16* %p_Result_120, align 2

ST_1: stg_377 [1/1] 1.57ns
newFuncRoot:368  br label %0


 <State 2>: 5.09ns
ST_2: cur_range_loc [1/1] 0.00ns
:1  %cur_range_loc = phi i8 [ %cur_range_load, %newFuncRoot ], [ %tmp_s, %1 ]

ST_2: cur_strm_0_i [1/1] 0.00ns
:5  %cur_strm_0_i = phi i7 [ 0, %newFuncRoot ], [ %cur_strm, %1 ]

ST_2: exitcond125_i [1/1] 1.97ns
:126  %exitcond125_i = icmp eq i7 %cur_strm_0_i, -8

ST_2: cur_strm [1/1] 1.72ns
:127  %cur_strm = add i7 %cur_strm_0_i, 1

ST_2: stg_382 [1/1] 0.00ns
:128  br i1 %exitcond125_i, label %2, label %._crit_edge151.i

ST_2: tmp_3 [1/1] 0.00ns
._crit_edge151.i:2  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str2)

ST_2: tmp [1/1] 2.00ns
._crit_edge151.i:4  %tmp = icmp eq i8 %cur_range_loc, 2

ST_2: p_cur_range_loc [1/1] 1.37ns
._crit_edge151.i:6  %p_cur_range_loc = select i1 %tmp, i8 0, i8 %cur_range_loc

ST_2: stg_386 [1/1] 0.00ns
._crit_edge151.i:17  br i1 %buff_in_load, label %branch120, label %branch0

ST_2: tmp_s [1/1] 1.72ns
:0  %tmp_s = add i8 %p_cur_range_loc, 1

ST_2: empty_4 [1/1] 0.00ns
:1  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str2, i32 %tmp_3)

ST_2: stg_389 [1/1] 0.00ns
:2  br label %0


 <State 3>: 15.18ns
ST_3: cur_range_flag [1/1] 0.00ns
:0  %cur_range_flag = phi i1 [ false, %newFuncRoot ], [ true, %1 ]

ST_3: cur_trans_flag [1/1] 0.00ns
:2  %cur_trans_flag = phi i1 [ false, %newFuncRoot ], [ %p_cur_trans_flag, %1 ]

ST_3: cur_trans_new [1/1] 0.00ns
:3  %cur_trans_new = phi i16 [ undef, %newFuncRoot ], [ %tmp_1_cur_trans_new, %1 ]

ST_3: cur_trans_loc [1/1] 0.00ns
:4  %cur_trans_loc = phi i16 [ %cur_trans_load, %newFuncRoot ], [ %tmp_1_cur_trans_loc, %1 ]

ST_3: p_Result_120_load [1/1] 0.00ns
:6  %p_Result_120_load = load i16* %p_Result_120, align 2

ST_3: p_Result_121_load [1/1] 0.00ns
:7  %p_Result_121_load = load i16* %p_Result_121, align 2

ST_3: p_Result_122_load [1/1] 0.00ns
:8  %p_Result_122_load = load i16* %p_Result_122, align 2

ST_3: p_Result_123_load [1/1] 0.00ns
:9  %p_Result_123_load = load i16* %p_Result_123, align 2

ST_3: p_Result_124_load [1/1] 0.00ns
:10  %p_Result_124_load = load i16* %p_Result_124, align 2

ST_3: p_Result_125_load [1/1] 0.00ns
:11  %p_Result_125_load = load i16* %p_Result_125, align 2

ST_3: p_Result_126_load [1/1] 0.00ns
:12  %p_Result_126_load = load i16* %p_Result_126, align 2

ST_3: p_Result_127_load [1/1] 0.00ns
:13  %p_Result_127_load = load i16* %p_Result_127, align 2

ST_3: p_Result_128_load [1/1] 0.00ns
:14  %p_Result_128_load = load i16* %p_Result_128, align 2

ST_3: p_Result_129_load [1/1] 0.00ns
:15  %p_Result_129_load = load i16* %p_Result_129, align 2

ST_3: p_Result_130_load [1/1] 0.00ns
:16  %p_Result_130_load = load i16* %p_Result_130, align 2

ST_3: p_Result_131_load [1/1] 0.00ns
:17  %p_Result_131_load = load i16* %p_Result_131, align 2

ST_3: p_Result_132_load [1/1] 0.00ns
:18  %p_Result_132_load = load i16* %p_Result_132, align 2

ST_3: p_Result_133_load [1/1] 0.00ns
:19  %p_Result_133_load = load i16* %p_Result_133, align 2

ST_3: p_Result_134_load [1/1] 0.00ns
:20  %p_Result_134_load = load i16* %p_Result_134, align 2

ST_3: p_Result_135_load [1/1] 0.00ns
:21  %p_Result_135_load = load i16* %p_Result_135, align 2

ST_3: p_Result_136_load [1/1] 0.00ns
:22  %p_Result_136_load = load i16* %p_Result_136, align 2

ST_3: p_Result_137_load [1/1] 0.00ns
:23  %p_Result_137_load = load i16* %p_Result_137, align 2

ST_3: p_Result_138_load [1/1] 0.00ns
:24  %p_Result_138_load = load i16* %p_Result_138, align 2

ST_3: p_Result_139_load [1/1] 0.00ns
:25  %p_Result_139_load = load i16* %p_Result_139, align 2

ST_3: p_Result_140_load [1/1] 0.00ns
:26  %p_Result_140_load = load i16* %p_Result_140, align 2

ST_3: p_Result_141_load [1/1] 0.00ns
:27  %p_Result_141_load = load i16* %p_Result_141, align 2

ST_3: p_Result_142_load [1/1] 0.00ns
:28  %p_Result_142_load = load i16* %p_Result_142, align 2

ST_3: p_Result_143_load [1/1] 0.00ns
:29  %p_Result_143_load = load i16* %p_Result_143, align 2

ST_3: p_Result_144_load [1/1] 0.00ns
:30  %p_Result_144_load = load i16* %p_Result_144, align 2

ST_3: p_Result_145_load [1/1] 0.00ns
:31  %p_Result_145_load = load i16* %p_Result_145, align 2

ST_3: p_Result_146_load [1/1] 0.00ns
:32  %p_Result_146_load = load i16* %p_Result_146, align 2

ST_3: p_Result_147_load [1/1] 0.00ns
:33  %p_Result_147_load = load i16* %p_Result_147, align 2

ST_3: p_Result_148_load [1/1] 0.00ns
:34  %p_Result_148_load = load i16* %p_Result_148, align 2

ST_3: p_Result_149_load [1/1] 0.00ns
:35  %p_Result_149_load = load i16* %p_Result_149, align 2

ST_3: p_Result_150_load [1/1] 0.00ns
:36  %p_Result_150_load = load i16* %p_Result_150, align 2

ST_3: p_Result_151_load [1/1] 0.00ns
:37  %p_Result_151_load = load i16* %p_Result_151, align 2

ST_3: p_Result_152_load [1/1] 0.00ns
:38  %p_Result_152_load = load i16* %p_Result_152, align 2

ST_3: p_Result_153_load [1/1] 0.00ns
:39  %p_Result_153_load = load i16* %p_Result_153, align 2

ST_3: p_Result_154_load [1/1] 0.00ns
:40  %p_Result_154_load = load i16* %p_Result_154, align 2

ST_3: p_Result_155_load [1/1] 0.00ns
:41  %p_Result_155_load = load i16* %p_Result_155, align 2

ST_3: p_Result_156_load [1/1] 0.00ns
:42  %p_Result_156_load = load i16* %p_Result_156, align 2

ST_3: p_Result_157_load [1/1] 0.00ns
:43  %p_Result_157_load = load i16* %p_Result_157, align 2

ST_3: p_Result_158_load [1/1] 0.00ns
:44  %p_Result_158_load = load i16* %p_Result_158, align 2

ST_3: p_Result_159_load [1/1] 0.00ns
:45  %p_Result_159_load = load i16* %p_Result_159, align 2

ST_3: p_Result_160_load [1/1] 0.00ns
:46  %p_Result_160_load = load i16* %p_Result_160, align 2

ST_3: p_Result_161_load [1/1] 0.00ns
:47  %p_Result_161_load = load i16* %p_Result_161, align 2

ST_3: p_Result_162_load [1/1] 0.00ns
:48  %p_Result_162_load = load i16* %p_Result_162, align 2

ST_3: p_Result_163_load [1/1] 0.00ns
:49  %p_Result_163_load = load i16* %p_Result_163, align 2

ST_3: p_Result_164_load [1/1] 0.00ns
:50  %p_Result_164_load = load i16* %p_Result_164, align 2

ST_3: p_Result_165_load [1/1] 0.00ns
:51  %p_Result_165_load = load i16* %p_Result_165, align 2

ST_3: p_Result_166_load [1/1] 0.00ns
:52  %p_Result_166_load = load i16* %p_Result_166, align 2

ST_3: p_Result_167_load [1/1] 0.00ns
:53  %p_Result_167_load = load i16* %p_Result_167, align 2

ST_3: p_Result_168_load [1/1] 0.00ns
:54  %p_Result_168_load = load i16* %p_Result_168, align 2

ST_3: p_Result_169_load [1/1] 0.00ns
:55  %p_Result_169_load = load i16* %p_Result_169, align 2

ST_3: p_Result_170_load [1/1] 0.00ns
:56  %p_Result_170_load = load i16* %p_Result_170, align 2

ST_3: p_Result_171_load [1/1] 0.00ns
:57  %p_Result_171_load = load i16* %p_Result_171, align 2

ST_3: p_Result_172_load [1/1] 0.00ns
:58  %p_Result_172_load = load i16* %p_Result_172, align 2

ST_3: p_Result_173_load [1/1] 0.00ns
:59  %p_Result_173_load = load i16* %p_Result_173, align 2

ST_3: p_Result_174_load [1/1] 0.00ns
:60  %p_Result_174_load = load i16* %p_Result_174, align 2

ST_3: p_Result_175_load [1/1] 0.00ns
:61  %p_Result_175_load = load i16* %p_Result_175, align 2

ST_3: p_Result_176_load [1/1] 0.00ns
:62  %p_Result_176_load = load i16* %p_Result_176, align 2

ST_3: p_Result_177_load [1/1] 0.00ns
:63  %p_Result_177_load = load i16* %p_Result_177, align 2

ST_3: p_Result_178_load [1/1] 0.00ns
:64  %p_Result_178_load = load i16* %p_Result_178, align 2

ST_3: p_Result_179_load [1/1] 0.00ns
:65  %p_Result_179_load = load i16* %p_Result_179, align 2

ST_3: p_Result_180_load [1/1] 0.00ns
:66  %p_Result_180_load = load i16* %p_Result_180, align 2

ST_3: p_Result_181_load [1/1] 0.00ns
:67  %p_Result_181_load = load i16* %p_Result_181, align 2

ST_3: p_Result_182_load [1/1] 0.00ns
:68  %p_Result_182_load = load i16* %p_Result_182, align 2

ST_3: p_Result_183_load [1/1] 0.00ns
:69  %p_Result_183_load = load i16* %p_Result_183, align 2

ST_3: p_Result_184_load [1/1] 0.00ns
:70  %p_Result_184_load = load i16* %p_Result_184, align 2

ST_3: p_Result_185_load [1/1] 0.00ns
:71  %p_Result_185_load = load i16* %p_Result_185, align 2

ST_3: p_Result_186_load [1/1] 0.00ns
:72  %p_Result_186_load = load i16* %p_Result_186, align 2

ST_3: p_Result_187_load [1/1] 0.00ns
:73  %p_Result_187_load = load i16* %p_Result_187, align 2

ST_3: p_Result_188_load [1/1] 0.00ns
:74  %p_Result_188_load = load i16* %p_Result_188, align 2

ST_3: p_Result_189_load [1/1] 0.00ns
:75  %p_Result_189_load = load i16* %p_Result_189, align 2

ST_3: p_Result_190_load [1/1] 0.00ns
:76  %p_Result_190_load = load i16* %p_Result_190, align 2

ST_3: p_Result_191_load [1/1] 0.00ns
:77  %p_Result_191_load = load i16* %p_Result_191, align 2

ST_3: p_Result_192_load [1/1] 0.00ns
:78  %p_Result_192_load = load i16* %p_Result_192, align 2

ST_3: p_Result_193_load [1/1] 0.00ns
:79  %p_Result_193_load = load i16* %p_Result_193, align 2

ST_3: p_Result_194_load [1/1] 0.00ns
:80  %p_Result_194_load = load i16* %p_Result_194, align 2

ST_3: p_Result_195_load [1/1] 0.00ns
:81  %p_Result_195_load = load i16* %p_Result_195, align 2

ST_3: p_Result_196_load [1/1] 0.00ns
:82  %p_Result_196_load = load i16* %p_Result_196, align 2

ST_3: p_Result_197_load [1/1] 0.00ns
:83  %p_Result_197_load = load i16* %p_Result_197, align 2

ST_3: p_Result_198_load [1/1] 0.00ns
:84  %p_Result_198_load = load i16* %p_Result_198, align 2

ST_3: p_Result_199_load [1/1] 0.00ns
:85  %p_Result_199_load = load i16* %p_Result_199, align 2

ST_3: p_Result_200_load [1/1] 0.00ns
:86  %p_Result_200_load = load i16* %p_Result_200, align 2

ST_3: p_Result_201_load [1/1] 0.00ns
:87  %p_Result_201_load = load i16* %p_Result_201, align 2

ST_3: p_Result_202_load [1/1] 0.00ns
:88  %p_Result_202_load = load i16* %p_Result_202, align 2

ST_3: p_Result_203_load [1/1] 0.00ns
:89  %p_Result_203_load = load i16* %p_Result_203, align 2

ST_3: p_Result_204_load [1/1] 0.00ns
:90  %p_Result_204_load = load i16* %p_Result_204, align 2

ST_3: p_Result_205_load [1/1] 0.00ns
:91  %p_Result_205_load = load i16* %p_Result_205, align 2

ST_3: p_Result_206_load [1/1] 0.00ns
:92  %p_Result_206_load = load i16* %p_Result_206, align 2

ST_3: p_Result_207_load [1/1] 0.00ns
:93  %p_Result_207_load = load i16* %p_Result_207, align 2

ST_3: p_Result_208_load [1/1] 0.00ns
:94  %p_Result_208_load = load i16* %p_Result_208, align 2

ST_3: p_Result_209_load [1/1] 0.00ns
:95  %p_Result_209_load = load i16* %p_Result_209, align 2

ST_3: p_Result_210_load [1/1] 0.00ns
:96  %p_Result_210_load = load i16* %p_Result_210, align 2

ST_3: p_Result_211_load [1/1] 0.00ns
:97  %p_Result_211_load = load i16* %p_Result_211, align 2

ST_3: p_Result_212_load [1/1] 0.00ns
:98  %p_Result_212_load = load i16* %p_Result_212, align 2

ST_3: p_Result_213_load [1/1] 0.00ns
:99  %p_Result_213_load = load i16* %p_Result_213, align 2

ST_3: p_Result_214_load [1/1] 0.00ns
:100  %p_Result_214_load = load i16* %p_Result_214, align 2

ST_3: p_Result_215_load [1/1] 0.00ns
:101  %p_Result_215_load = load i16* %p_Result_215, align 2

ST_3: p_Result_216_load [1/1] 0.00ns
:102  %p_Result_216_load = load i16* %p_Result_216, align 2

ST_3: p_Result_217_load [1/1] 0.00ns
:103  %p_Result_217_load = load i16* %p_Result_217, align 2

ST_3: p_Result_218_load [1/1] 0.00ns
:104  %p_Result_218_load = load i16* %p_Result_218, align 2

ST_3: p_Result_219_load [1/1] 0.00ns
:105  %p_Result_219_load = load i16* %p_Result_219, align 2

ST_3: p_Result_220_load [1/1] 0.00ns
:106  %p_Result_220_load = load i16* %p_Result_220, align 2

ST_3: p_Result_221_load [1/1] 0.00ns
:107  %p_Result_221_load = load i16* %p_Result_221, align 2

ST_3: p_Result_222_load [1/1] 0.00ns
:108  %p_Result_222_load = load i16* %p_Result_222, align 2

ST_3: p_Result_223_load [1/1] 0.00ns
:109  %p_Result_223_load = load i16* %p_Result_223, align 2

ST_3: p_Result_224_load [1/1] 0.00ns
:110  %p_Result_224_load = load i16* %p_Result_224, align 2

ST_3: p_Result_225_load [1/1] 0.00ns
:111  %p_Result_225_load = load i16* %p_Result_225, align 2

ST_3: p_Result_226_load [1/1] 0.00ns
:112  %p_Result_226_load = load i16* %p_Result_226, align 2

ST_3: p_Result_227_load [1/1] 0.00ns
:113  %p_Result_227_load = load i16* %p_Result_227, align 2

ST_3: p_Result_228_load [1/1] 0.00ns
:114  %p_Result_228_load = load i16* %p_Result_228, align 2

ST_3: p_Result_229_load [1/1] 0.00ns
:115  %p_Result_229_load = load i16* %p_Result_229, align 2

ST_3: p_Result_230_load [1/1] 0.00ns
:116  %p_Result_230_load = load i16* %p_Result_230, align 2

ST_3: p_Result_231_load [1/1] 0.00ns
:117  %p_Result_231_load = load i16* %p_Result_231, align 2

ST_3: p_Result_232_load [1/1] 0.00ns
:118  %p_Result_232_load = load i16* %p_Result_232, align 2

ST_3: p_Result_233_load [1/1] 0.00ns
:119  %p_Result_233_load = load i16* %p_Result_233, align 2

ST_3: p_Result_234_load [1/1] 0.00ns
:120  %p_Result_234_load = load i16* %p_Result_234, align 2

ST_3: p_Result_235_load [1/1] 0.00ns
:121  %p_Result_235_load = load i16* %p_Result_235, align 2

ST_3: p_Result_236_load [1/1] 0.00ns
:122  %p_Result_236_load = load i16* %p_Result_236, align 2

ST_3: p_Result_237_load [1/1] 0.00ns
:123  %p_Result_237_load = load i16* %p_Result_237, align 2

ST_3: p_Result_238_load [1/1] 0.00ns
:124  %p_Result_238_load = load i16* %p_Result_238, align 2

ST_3: p_Result_239_load [1/1] 0.00ns
:125  %p_Result_239_load = load i16* %p_Result_239, align 2

ST_3: empty_5 [1/1] 0.00ns
._crit_edge151.i:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

ST_3: stg_515 [1/1] 0.00ns
._crit_edge151.i:1  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str2) nounwind

ST_3: stg_516 [1/1] 0.00ns
._crit_edge151.i:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: tmp_1 [1/1] 1.96ns
._crit_edge151.i:5  %tmp_1 = add i16 %cur_trans_loc, 1

ST_3: p_cur_trans_flag [1/1] 1.37ns
._crit_edge151.i:7  %p_cur_trans_flag = or i1 %tmp, %cur_trans_flag

ST_3: tmp_1_cur_trans_new [1/1] 1.37ns
._crit_edge151.i:8  %tmp_1_cur_trans_new = select i1 %tmp, i16 %tmp_1, i16 %cur_trans_new

ST_3: tmp_1_cur_trans_loc [1/1] 1.37ns
._crit_edge151.i:9  %tmp_1_cur_trans_loc = select i1 %tmp, i16 %tmp_1, i16 %cur_trans_loc

ST_3: tmp_5_cast [1/1] 0.00ns
._crit_edge151.i:10  %tmp_5_cast = sext i8 %p_cur_range_loc to i9

ST_3: tmp_6 [1/1] 1.72ns
._crit_edge151.i:11  %tmp_6 = sub i9 1, %tmp_5_cast

ST_3: tmp_7 [1/1] 0.00ns
._crit_edge151.i:12  %tmp_7 = trunc i9 %tmp_6 to i2

ST_3: tmp_18 [1/1] 0.00ns
._crit_edge151.i:13  %tmp_18 = trunc i9 %tmp_6 to i2

ST_3: tmp_5 [1/1] 0.00ns
._crit_edge151.i:14  %tmp_5 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_6, i3 0)

ST_3: Hi_assign_2 [1/1] 0.00ns
._crit_edge151.i:15  %Hi_assign_2 = or i12 %tmp_5, 7

ST_3: tmp_26 [1/1] 0.00ns
._crit_edge151.i:16  %tmp_26 = trunc i16 %tmp_1_cur_trans_loc to i6

ST_3: stg_528 [1/1] 3.37ns
branch0:0  switch i6 %tmp_26, label %branch299 [
    i6 0, label %branch240
    i6 1, label %branch241
    i6 2, label %branch242
    i6 3, label %branch243
    i6 4, label %branch244
    i6 5, label %branch245
    i6 6, label %branch246
    i6 7, label %branch247
    i6 8, label %branch248
    i6 9, label %branch249
    i6 10, label %branch250
    i6 11, label %branch251
    i6 12, label %branch252
    i6 13, label %branch253
    i6 14, label %branch254
    i6 15, label %branch255
    i6 16, label %branch256
    i6 17, label %branch257
    i6 18, label %branch258
    i6 19, label %branch259
    i6 20, label %branch260
    i6 21, label %branch261
    i6 22, label %branch262
    i6 23, label %branch263
    i6 24, label %branch264
    i6 25, label %branch265
    i6 26, label %branch266
    i6 27, label %branch267
    i6 28, label %branch268
    i6 29, label %branch269
    i6 30, label %branch270
    i6 31, label %branch271
    i6 -32, label %branch272
    i6 -31, label %branch273
    i6 -30, label %branch274
    i6 -29, label %branch275
    i6 -28, label %branch276
    i6 -27, label %branch277
    i6 -26, label %branch278
    i6 -25, label %branch279
    i6 -24, label %branch280
    i6 -23, label %branch281
    i6 -22, label %branch282
    i6 -21, label %branch283
    i6 -20, label %branch284
    i6 -19, label %branch285
    i6 -18, label %branch286
    i6 -17, label %branch287
    i6 -16, label %branch288
    i6 -15, label %branch289
    i6 -14, label %branch290
    i6 -13, label %branch291
    i6 -12, label %branch292
    i6 -11, label %branch293
    i6 -10, label %branch294
    i6 -9, label %branch295
    i6 -8, label %branch296
    i6 -7, label %branch297
    i6 -6, label %branch298
  ]

ST_3: stg_529 [1/1] 3.37ns
branch298:0  br label %branch240

ST_3: stg_530 [1/1] 3.37ns
branch297:0  br label %branch240

ST_3: stg_531 [1/1] 3.37ns
branch296:0  br label %branch240

ST_3: stg_532 [1/1] 3.37ns
branch295:0  br label %branch240

ST_3: stg_533 [1/1] 3.37ns
branch294:0  br label %branch240

ST_3: stg_534 [1/1] 3.37ns
branch293:0  br label %branch240

ST_3: stg_535 [1/1] 3.37ns
branch292:0  br label %branch240

ST_3: stg_536 [1/1] 3.37ns
branch291:0  br label %branch240

ST_3: stg_537 [1/1] 3.37ns
branch290:0  br label %branch240

ST_3: stg_538 [1/1] 3.37ns
branch289:0  br label %branch240

ST_3: stg_539 [1/1] 3.37ns
branch288:0  br label %branch240

ST_3: stg_540 [1/1] 3.37ns
branch287:0  br label %branch240

ST_3: stg_541 [1/1] 3.37ns
branch286:0  br label %branch240

ST_3: stg_542 [1/1] 3.37ns
branch285:0  br label %branch240

ST_3: stg_543 [1/1] 3.37ns
branch284:0  br label %branch240

ST_3: stg_544 [1/1] 3.37ns
branch283:0  br label %branch240

ST_3: stg_545 [1/1] 3.37ns
branch282:0  br label %branch240

ST_3: stg_546 [1/1] 3.37ns
branch281:0  br label %branch240

ST_3: stg_547 [1/1] 3.37ns
branch280:0  br label %branch240

ST_3: stg_548 [1/1] 3.37ns
branch279:0  br label %branch240

ST_3: stg_549 [1/1] 3.37ns
branch278:0  br label %branch240

ST_3: stg_550 [1/1] 3.37ns
branch277:0  br label %branch240

ST_3: stg_551 [1/1] 3.37ns
branch276:0  br label %branch240

ST_3: stg_552 [1/1] 3.37ns
branch275:0  br label %branch240

ST_3: stg_553 [1/1] 3.37ns
branch274:0  br label %branch240

ST_3: stg_554 [1/1] 3.37ns
branch273:0  br label %branch240

ST_3: stg_555 [1/1] 3.37ns
branch272:0  br label %branch240

ST_3: stg_556 [1/1] 3.37ns
branch271:0  br label %branch240

ST_3: stg_557 [1/1] 3.37ns
branch270:0  br label %branch240

ST_3: stg_558 [1/1] 3.37ns
branch269:0  br label %branch240

ST_3: stg_559 [1/1] 3.37ns
branch268:0  br label %branch240

ST_3: stg_560 [1/1] 3.37ns
branch267:0  br label %branch240

ST_3: stg_561 [1/1] 3.37ns
branch266:0  br label %branch240

ST_3: stg_562 [1/1] 3.37ns
branch265:0  br label %branch240

ST_3: stg_563 [1/1] 3.37ns
branch264:0  br label %branch240

ST_3: stg_564 [1/1] 3.37ns
branch263:0  br label %branch240

ST_3: stg_565 [1/1] 3.37ns
branch262:0  br label %branch240

ST_3: stg_566 [1/1] 3.37ns
branch261:0  br label %branch240

ST_3: stg_567 [1/1] 3.37ns
branch260:0  br label %branch240

ST_3: stg_568 [1/1] 3.37ns
branch259:0  br label %branch240

ST_3: stg_569 [1/1] 3.37ns
branch258:0  br label %branch240

ST_3: stg_570 [1/1] 3.37ns
branch257:0  br label %branch240

ST_3: stg_571 [1/1] 3.37ns
branch256:0  br label %branch240

ST_3: stg_572 [1/1] 3.37ns
branch255:0  br label %branch240

ST_3: stg_573 [1/1] 3.37ns
branch254:0  br label %branch240

ST_3: stg_574 [1/1] 3.37ns
branch253:0  br label %branch240

ST_3: stg_575 [1/1] 3.37ns
branch252:0  br label %branch240

ST_3: stg_576 [1/1] 3.37ns
branch251:0  br label %branch240

ST_3: stg_577 [1/1] 3.37ns
branch250:0  br label %branch240

ST_3: stg_578 [1/1] 3.37ns
branch249:0  br label %branch240

ST_3: stg_579 [1/1] 3.37ns
branch248:0  br label %branch240

ST_3: stg_580 [1/1] 3.37ns
branch247:0  br label %branch240

ST_3: stg_581 [1/1] 3.37ns
branch246:0  br label %branch240

ST_3: stg_582 [1/1] 3.37ns
branch245:0  br label %branch240

ST_3: stg_583 [1/1] 3.37ns
branch244:0  br label %branch240

ST_3: stg_584 [1/1] 3.37ns
branch243:0  br label %branch240

ST_3: stg_585 [1/1] 3.37ns
branch242:0  br label %branch240

ST_3: stg_586 [1/1] 3.37ns
branch241:0  br label %branch240

ST_3: stg_587 [1/1] 3.37ns
branch299:0  br label %branch240

ST_3: p_Val2_1 [1/1] 0.00ns
branch240:0  %p_Val2_1 = phi i16 [ %p_Result_238_load, %branch241 ], [ %p_Result_237_load, %branch242 ], [ %p_Result_236_load, %branch243 ], [ %p_Result_235_load, %branch244 ], [ %p_Result_234_load, %branch245 ], [ %p_Result_233_load, %branch246 ], [ %p_Result_232_load, %branch247 ], [ %p_Result_231_load, %branch248 ], [ %p_Result_230_load, %branch249 ], [ %p_Result_229_load, %branch250 ], [ %p_Result_228_load, %branch251 ], [ %p_Result_227_load, %branch252 ], [ %p_Result_226_load, %branch253 ], [ %p_Result_225_load, %branch254 ], [ %p_Result_224_load, %branch255 ], [ %p_Result_223_load, %branch256 ], [ %p_Result_222_load, %branch257 ], [ %p_Result_221_load, %branch258 ], [ %p_Result_220_load, %branch259 ], [ %p_Result_219_load, %branch260 ], [ %p_Result_218_load, %branch261 ], [ %p_Result_217_load, %branch262 ], [ %p_Result_216_load, %branch263 ], [ %p_Result_215_load, %branch264 ], [ %p_Result_214_load, %branch265 ], [ %p_Result_213_load, %branch266 ], [ %p_Result_212_load, %branch267 ], [ %p_Result_211_load, %branch268 ], [ %p_Result_210_load, %branch269 ], [ %p_Result_209_load, %branch270 ], [ %p_Result_208_load, %branch271 ], [ %p_Result_207_load, %branch272 ], [ %p_Result_206_load, %branch273 ], [ %p_Result_205_load, %branch274 ], [ %p_Result_204_load, %branch275 ], [ %p_Result_203_load, %branch276 ], [ %p_Result_202_load, %branch277 ], [ %p_Result_201_load, %branch278 ], [ %p_Result_200_load, %branch279 ], [ %p_Result_199_load, %branch280 ], [ %p_Result_198_load, %branch281 ], [ %p_Result_197_load, %branch282 ], [ %p_Result_196_load, %branch283 ], [ %p_Result_195_load, %branch284 ], [ %p_Result_194_load, %branch285 ], [ %p_Result_193_load, %branch286 ], [ %p_Result_192_load, %branch287 ], [ %p_Result_191_load, %branch288 ], [ %p_Result_190_load, %branch289 ], [ %p_Result_189_load, %branch290 ], [ %p_Result_188_load, %branch291 ], [ %p_Result_187_load, %branch292 ], [ %p_Result_186_load, %branch293 ], [ %p_Result_185_load, %branch294 ], [ %p_Result_184_load, %branch295 ], [ %p_Result_183_load, %branch296 ], [ %p_Result_182_load, %branch297 ], [ %p_Result_181_load, %branch298 ], [ %p_Result_180_load, %branch299 ], [ %p_Result_239_load, %branch0 ]

ST_3: tmp_49 [1/1] 2.14ns
branch240:1  %tmp_49 = icmp ugt i12 %tmp_5, %Hi_assign_2

ST_3: tmp_50 [1/1] 0.00ns
branch240:2  %tmp_50 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_18, i3 0)

ST_3: tmp_51 [1/1] 0.00ns
branch240:3  %tmp_51 = trunc i12 %Hi_assign_2 to i5

ST_3: tmp_52 [1/1] 1.72ns
branch240:4  %tmp_52 = sub i5 15, %tmp_50

ST_3: tmp_53 [1/1] 1.37ns
branch240:5  %tmp_53 = select i1 %tmp_49, i5 %tmp_50, i5 %tmp_51

ST_3: tmp_54 [1/1] 1.37ns
branch240:6  %tmp_54 = select i1 %tmp_49, i5 %tmp_51, i5 %tmp_50

ST_3: tmp_55 [1/1] 1.37ns
branch240:7  %tmp_55 = select i1 %tmp_49, i5 %tmp_52, i5 %tmp_50

ST_3: tmp_56 [1/1] 1.72ns
branch240:8  %tmp_56 = add i5 %tmp_53, 1

ST_3: tmp_57 [1/1] 0.00ns
branch240:9  %tmp_57 = zext i5 %tmp_55 to i16

ST_3: tmp_58 [1/1] 0.00ns
branch240:10  %tmp_58 = zext i5 %tmp_54 to i16

ST_3: tmp_59 [1/1] 0.00ns
branch240:11  %tmp_59 = zext i5 %tmp_56 to i16

ST_3: tmp_60 [1/1] 2.01ns
branch240:12  %tmp_60 = shl i16 %p_Repl2_s, %tmp_57

ST_3: tmp_61 [1/1] 0.00ns
branch240:13  %tmp_61 = call i16 @llvm.part.select.i16(i16 %tmp_60, i32 15, i32 0)

ST_3: tmp_62 [1/1] 1.37ns
branch240:14  %tmp_62 = select i1 %tmp_49, i16 %tmp_61, i16 %tmp_60

ST_3: tmp_63 [1/1] 1.18ns
branch240:15  %tmp_63 = shl i16 -1, %tmp_58

ST_3: tmp_64 [1/1] 1.37ns
branch240:16  %tmp_64 = xor i16 %tmp_63, -1

ST_3: tmp_65 [1/1] 1.18ns
branch240:17  %tmp_65 = shl i16 -1, %tmp_59

ST_3: tmp_66 [1/1] 1.37ns
branch240:18  %tmp_66 = or i16 %tmp_65, %tmp_64

ST_3: p_not [1/1] 1.37ns
branch240:19  %p_not = xor i16 %tmp_65, -1

ST_3: tmp_67 [1/1] 1.37ns
branch240:20  %tmp_67 = and i16 %tmp_63, %p_not

ST_3: tmp_68 [1/1] 1.37ns
branch240:21  %tmp_68 = and i16 %p_Val2_1, %tmp_66

ST_3: tmp_69 [1/1] 1.37ns
branch240:22  %tmp_69 = and i16 %tmp_62, %tmp_67

ST_3: p_Result_241 [1/1] 1.37ns
branch240:23  %p_Result_241 = or i16 %tmp_68, %tmp_69

ST_3: stg_612 [1/1] 1.97ns
branch240:24  switch i6 %tmp_26, label %branch359 [
    i6 0, label %branch300
    i6 1, label %branch301
    i6 2, label %branch302
    i6 3, label %branch303
    i6 4, label %branch304
    i6 5, label %branch305
    i6 6, label %branch306
    i6 7, label %branch307
    i6 8, label %branch308
    i6 9, label %branch309
    i6 10, label %branch310
    i6 11, label %branch311
    i6 12, label %branch312
    i6 13, label %branch313
    i6 14, label %branch314
    i6 15, label %branch315
    i6 16, label %branch316
    i6 17, label %branch317
    i6 18, label %branch318
    i6 19, label %branch319
    i6 20, label %branch320
    i6 21, label %branch321
    i6 22, label %branch322
    i6 23, label %branch323
    i6 24, label %branch324
    i6 25, label %branch325
    i6 26, label %branch326
    i6 27, label %branch327
    i6 28, label %branch328
    i6 29, label %branch329
    i6 30, label %branch330
    i6 31, label %branch331
    i6 -32, label %branch332
    i6 -31, label %branch333
    i6 -30, label %branch334
    i6 -29, label %branch335
    i6 -28, label %branch336
    i6 -27, label %branch337
    i6 -26, label %branch338
    i6 -25, label %branch339
    i6 -24, label %branch340
    i6 -23, label %branch341
    i6 -22, label %branch342
    i6 -21, label %branch343
    i6 -20, label %branch344
    i6 -19, label %branch345
    i6 -18, label %branch346
    i6 -17, label %branch347
    i6 -16, label %branch348
    i6 -15, label %branch349
    i6 -14, label %branch350
    i6 -13, label %branch351
    i6 -12, label %branch352
    i6 -11, label %branch353
    i6 -10, label %branch354
    i6 -9, label %branch355
    i6 -8, label %branch356
    i6 -7, label %branch357
    i6 -6, label %branch358
  ]

ST_3: stg_613 [1/1] 0.00ns
branch358:0  store i16 %p_Result_241, i16* @linebuffer1b_V_58, align 2

ST_3: stg_614 [1/1] 1.57ns
branch358:1  store i16 %p_Result_241, i16* %p_Result_181, align 2

ST_3: stg_615 [1/1] 0.00ns
branch358:2  br label %1

ST_3: stg_616 [1/1] 0.00ns
branch357:0  store i16 %p_Result_241, i16* @linebuffer1b_V_57, align 2

ST_3: stg_617 [1/1] 1.57ns
branch357:1  store i16 %p_Result_241, i16* %p_Result_182, align 2

ST_3: stg_618 [1/1] 0.00ns
branch357:2  br label %1

ST_3: stg_619 [1/1] 0.00ns
branch356:0  store i16 %p_Result_241, i16* @linebuffer1b_V_56, align 2

ST_3: stg_620 [1/1] 1.57ns
branch356:1  store i16 %p_Result_241, i16* %p_Result_183, align 2

ST_3: stg_621 [1/1] 0.00ns
branch356:2  br label %1

ST_3: stg_622 [1/1] 0.00ns
branch355:0  store i16 %p_Result_241, i16* @linebuffer1b_V_55, align 2

ST_3: stg_623 [1/1] 1.57ns
branch355:1  store i16 %p_Result_241, i16* %p_Result_184, align 2

ST_3: stg_624 [1/1] 0.00ns
branch355:2  br label %1

ST_3: stg_625 [1/1] 0.00ns
branch354:0  store i16 %p_Result_241, i16* @linebuffer1b_V_54, align 2

ST_3: stg_626 [1/1] 1.57ns
branch354:1  store i16 %p_Result_241, i16* %p_Result_185, align 2

ST_3: stg_627 [1/1] 0.00ns
branch354:2  br label %1

ST_3: stg_628 [1/1] 0.00ns
branch353:0  store i16 %p_Result_241, i16* @linebuffer1b_V_53, align 2

ST_3: stg_629 [1/1] 1.57ns
branch353:1  store i16 %p_Result_241, i16* %p_Result_186, align 2

ST_3: stg_630 [1/1] 0.00ns
branch353:2  br label %1

ST_3: stg_631 [1/1] 0.00ns
branch352:0  store i16 %p_Result_241, i16* @linebuffer1b_V_52, align 2

ST_3: stg_632 [1/1] 1.57ns
branch352:1  store i16 %p_Result_241, i16* %p_Result_187, align 2

ST_3: stg_633 [1/1] 0.00ns
branch352:2  br label %1

ST_3: stg_634 [1/1] 0.00ns
branch351:0  store i16 %p_Result_241, i16* @linebuffer1b_V_51, align 2

ST_3: stg_635 [1/1] 1.57ns
branch351:1  store i16 %p_Result_241, i16* %p_Result_188, align 2

ST_3: stg_636 [1/1] 0.00ns
branch351:2  br label %1

ST_3: stg_637 [1/1] 0.00ns
branch350:0  store i16 %p_Result_241, i16* @linebuffer1b_V_50, align 2

ST_3: stg_638 [1/1] 1.57ns
branch350:1  store i16 %p_Result_241, i16* %p_Result_189, align 2

ST_3: stg_639 [1/1] 0.00ns
branch350:2  br label %1

ST_3: stg_640 [1/1] 0.00ns
branch349:0  store i16 %p_Result_241, i16* @linebuffer1b_V_49, align 2

ST_3: stg_641 [1/1] 1.57ns
branch349:1  store i16 %p_Result_241, i16* %p_Result_190, align 2

ST_3: stg_642 [1/1] 0.00ns
branch349:2  br label %1

ST_3: stg_643 [1/1] 0.00ns
branch348:0  store i16 %p_Result_241, i16* @linebuffer1b_V_48, align 2

ST_3: stg_644 [1/1] 1.57ns
branch348:1  store i16 %p_Result_241, i16* %p_Result_191, align 2

ST_3: stg_645 [1/1] 0.00ns
branch348:2  br label %1

ST_3: stg_646 [1/1] 0.00ns
branch347:0  store i16 %p_Result_241, i16* @linebuffer1b_V_47, align 2

ST_3: stg_647 [1/1] 1.57ns
branch347:1  store i16 %p_Result_241, i16* %p_Result_192, align 2

ST_3: stg_648 [1/1] 0.00ns
branch347:2  br label %1

ST_3: stg_649 [1/1] 0.00ns
branch346:0  store i16 %p_Result_241, i16* @linebuffer1b_V_46, align 2

ST_3: stg_650 [1/1] 1.57ns
branch346:1  store i16 %p_Result_241, i16* %p_Result_193, align 2

ST_3: stg_651 [1/1] 0.00ns
branch346:2  br label %1

ST_3: stg_652 [1/1] 0.00ns
branch345:0  store i16 %p_Result_241, i16* @linebuffer1b_V_45, align 2

ST_3: stg_653 [1/1] 1.57ns
branch345:1  store i16 %p_Result_241, i16* %p_Result_194, align 2

ST_3: stg_654 [1/1] 0.00ns
branch345:2  br label %1

ST_3: stg_655 [1/1] 0.00ns
branch344:0  store i16 %p_Result_241, i16* @linebuffer1b_V_44, align 2

ST_3: stg_656 [1/1] 1.57ns
branch344:1  store i16 %p_Result_241, i16* %p_Result_195, align 2

ST_3: stg_657 [1/1] 0.00ns
branch344:2  br label %1

ST_3: stg_658 [1/1] 0.00ns
branch343:0  store i16 %p_Result_241, i16* @linebuffer1b_V_43, align 2

ST_3: stg_659 [1/1] 1.57ns
branch343:1  store i16 %p_Result_241, i16* %p_Result_196, align 2

ST_3: stg_660 [1/1] 0.00ns
branch343:2  br label %1

ST_3: stg_661 [1/1] 0.00ns
branch342:0  store i16 %p_Result_241, i16* @linebuffer1b_V_42, align 2

ST_3: stg_662 [1/1] 1.57ns
branch342:1  store i16 %p_Result_241, i16* %p_Result_197, align 2

ST_3: stg_663 [1/1] 0.00ns
branch342:2  br label %1

ST_3: stg_664 [1/1] 0.00ns
branch341:0  store i16 %p_Result_241, i16* @linebuffer1b_V_41, align 2

ST_3: stg_665 [1/1] 1.57ns
branch341:1  store i16 %p_Result_241, i16* %p_Result_198, align 2

ST_3: stg_666 [1/1] 0.00ns
branch341:2  br label %1

ST_3: stg_667 [1/1] 0.00ns
branch340:0  store i16 %p_Result_241, i16* @linebuffer1b_V_40, align 2

ST_3: stg_668 [1/1] 1.57ns
branch340:1  store i16 %p_Result_241, i16* %p_Result_199, align 2

ST_3: stg_669 [1/1] 0.00ns
branch340:2  br label %1

ST_3: stg_670 [1/1] 0.00ns
branch339:0  store i16 %p_Result_241, i16* @linebuffer1b_V_39, align 2

ST_3: stg_671 [1/1] 1.57ns
branch339:1  store i16 %p_Result_241, i16* %p_Result_200, align 2

ST_3: stg_672 [1/1] 0.00ns
branch339:2  br label %1

ST_3: stg_673 [1/1] 0.00ns
branch338:0  store i16 %p_Result_241, i16* @linebuffer1b_V_38, align 2

ST_3: stg_674 [1/1] 1.57ns
branch338:1  store i16 %p_Result_241, i16* %p_Result_201, align 2

ST_3: stg_675 [1/1] 0.00ns
branch338:2  br label %1

ST_3: stg_676 [1/1] 0.00ns
branch337:0  store i16 %p_Result_241, i16* @linebuffer1b_V_37, align 2

ST_3: stg_677 [1/1] 1.57ns
branch337:1  store i16 %p_Result_241, i16* %p_Result_202, align 2

ST_3: stg_678 [1/1] 0.00ns
branch337:2  br label %1

ST_3: stg_679 [1/1] 0.00ns
branch336:0  store i16 %p_Result_241, i16* @linebuffer1b_V_36, align 2

ST_3: stg_680 [1/1] 1.57ns
branch336:1  store i16 %p_Result_241, i16* %p_Result_203, align 2

ST_3: stg_681 [1/1] 0.00ns
branch336:2  br label %1

ST_3: stg_682 [1/1] 0.00ns
branch335:0  store i16 %p_Result_241, i16* @linebuffer1b_V_35, align 2

ST_3: stg_683 [1/1] 1.57ns
branch335:1  store i16 %p_Result_241, i16* %p_Result_204, align 2

ST_3: stg_684 [1/1] 0.00ns
branch335:2  br label %1

ST_3: stg_685 [1/1] 0.00ns
branch334:0  store i16 %p_Result_241, i16* @linebuffer1b_V_34, align 2

ST_3: stg_686 [1/1] 1.57ns
branch334:1  store i16 %p_Result_241, i16* %p_Result_205, align 2

ST_3: stg_687 [1/1] 0.00ns
branch334:2  br label %1

ST_3: stg_688 [1/1] 0.00ns
branch333:0  store i16 %p_Result_241, i16* @linebuffer1b_V_33, align 2

ST_3: stg_689 [1/1] 1.57ns
branch333:1  store i16 %p_Result_241, i16* %p_Result_206, align 2

ST_3: stg_690 [1/1] 0.00ns
branch333:2  br label %1

ST_3: stg_691 [1/1] 0.00ns
branch332:0  store i16 %p_Result_241, i16* @linebuffer1b_V_32, align 2

ST_3: stg_692 [1/1] 1.57ns
branch332:1  store i16 %p_Result_241, i16* %p_Result_207, align 2

ST_3: stg_693 [1/1] 0.00ns
branch332:2  br label %1

ST_3: stg_694 [1/1] 0.00ns
branch331:0  store i16 %p_Result_241, i16* @linebuffer1b_V_31, align 2

ST_3: stg_695 [1/1] 1.57ns
branch331:1  store i16 %p_Result_241, i16* %p_Result_208, align 2

ST_3: stg_696 [1/1] 0.00ns
branch331:2  br label %1

ST_3: stg_697 [1/1] 0.00ns
branch330:0  store i16 %p_Result_241, i16* @linebuffer1b_V_30, align 2

ST_3: stg_698 [1/1] 1.57ns
branch330:1  store i16 %p_Result_241, i16* %p_Result_209, align 2

ST_3: stg_699 [1/1] 0.00ns
branch330:2  br label %1

ST_3: stg_700 [1/1] 0.00ns
branch329:0  store i16 %p_Result_241, i16* @linebuffer1b_V_29, align 2

ST_3: stg_701 [1/1] 1.57ns
branch329:1  store i16 %p_Result_241, i16* %p_Result_210, align 2

ST_3: stg_702 [1/1] 0.00ns
branch329:2  br label %1

ST_3: stg_703 [1/1] 0.00ns
branch328:0  store i16 %p_Result_241, i16* @linebuffer1b_V_28, align 2

ST_3: stg_704 [1/1] 1.57ns
branch328:1  store i16 %p_Result_241, i16* %p_Result_211, align 2

ST_3: stg_705 [1/1] 0.00ns
branch328:2  br label %1

ST_3: stg_706 [1/1] 0.00ns
branch327:0  store i16 %p_Result_241, i16* @linebuffer1b_V_27, align 2

ST_3: stg_707 [1/1] 1.57ns
branch327:1  store i16 %p_Result_241, i16* %p_Result_212, align 2

ST_3: stg_708 [1/1] 0.00ns
branch327:2  br label %1

ST_3: stg_709 [1/1] 0.00ns
branch326:0  store i16 %p_Result_241, i16* @linebuffer1b_V_26, align 2

ST_3: stg_710 [1/1] 1.57ns
branch326:1  store i16 %p_Result_241, i16* %p_Result_213, align 2

ST_3: stg_711 [1/1] 0.00ns
branch326:2  br label %1

ST_3: stg_712 [1/1] 0.00ns
branch325:0  store i16 %p_Result_241, i16* @linebuffer1b_V_25, align 2

ST_3: stg_713 [1/1] 1.57ns
branch325:1  store i16 %p_Result_241, i16* %p_Result_214, align 2

ST_3: stg_714 [1/1] 0.00ns
branch325:2  br label %1

ST_3: stg_715 [1/1] 0.00ns
branch324:0  store i16 %p_Result_241, i16* @linebuffer1b_V_24, align 2

ST_3: stg_716 [1/1] 1.57ns
branch324:1  store i16 %p_Result_241, i16* %p_Result_215, align 2

ST_3: stg_717 [1/1] 0.00ns
branch324:2  br label %1

ST_3: stg_718 [1/1] 0.00ns
branch323:0  store i16 %p_Result_241, i16* @linebuffer1b_V_23, align 2

ST_3: stg_719 [1/1] 1.57ns
branch323:1  store i16 %p_Result_241, i16* %p_Result_216, align 2

ST_3: stg_720 [1/1] 0.00ns
branch323:2  br label %1

ST_3: stg_721 [1/1] 0.00ns
branch322:0  store i16 %p_Result_241, i16* @linebuffer1b_V_22, align 2

ST_3: stg_722 [1/1] 1.57ns
branch322:1  store i16 %p_Result_241, i16* %p_Result_217, align 2

ST_3: stg_723 [1/1] 0.00ns
branch322:2  br label %1

ST_3: stg_724 [1/1] 0.00ns
branch321:0  store i16 %p_Result_241, i16* @linebuffer1b_V_21, align 2

ST_3: stg_725 [1/1] 1.57ns
branch321:1  store i16 %p_Result_241, i16* %p_Result_218, align 2

ST_3: stg_726 [1/1] 0.00ns
branch321:2  br label %1

ST_3: stg_727 [1/1] 0.00ns
branch320:0  store i16 %p_Result_241, i16* @linebuffer1b_V_20, align 2

ST_3: stg_728 [1/1] 1.57ns
branch320:1  store i16 %p_Result_241, i16* %p_Result_219, align 2

ST_3: stg_729 [1/1] 0.00ns
branch320:2  br label %1

ST_3: stg_730 [1/1] 0.00ns
branch319:0  store i16 %p_Result_241, i16* @linebuffer1b_V_19, align 2

ST_3: stg_731 [1/1] 1.57ns
branch319:1  store i16 %p_Result_241, i16* %p_Result_220, align 2

ST_3: stg_732 [1/1] 0.00ns
branch319:2  br label %1

ST_3: stg_733 [1/1] 0.00ns
branch318:0  store i16 %p_Result_241, i16* @linebuffer1b_V_18, align 2

ST_3: stg_734 [1/1] 1.57ns
branch318:1  store i16 %p_Result_241, i16* %p_Result_221, align 2

ST_3: stg_735 [1/1] 0.00ns
branch318:2  br label %1

ST_3: stg_736 [1/1] 0.00ns
branch317:0  store i16 %p_Result_241, i16* @linebuffer1b_V_17, align 2

ST_3: stg_737 [1/1] 1.57ns
branch317:1  store i16 %p_Result_241, i16* %p_Result_222, align 2

ST_3: stg_738 [1/1] 0.00ns
branch317:2  br label %1

ST_3: stg_739 [1/1] 0.00ns
branch316:0  store i16 %p_Result_241, i16* @linebuffer1b_V_16, align 2

ST_3: stg_740 [1/1] 1.57ns
branch316:1  store i16 %p_Result_241, i16* %p_Result_223, align 2

ST_3: stg_741 [1/1] 0.00ns
branch316:2  br label %1

ST_3: stg_742 [1/1] 0.00ns
branch315:0  store i16 %p_Result_241, i16* @linebuffer1b_V_15, align 2

ST_3: stg_743 [1/1] 1.57ns
branch315:1  store i16 %p_Result_241, i16* %p_Result_224, align 2

ST_3: stg_744 [1/1] 0.00ns
branch315:2  br label %1

ST_3: stg_745 [1/1] 0.00ns
branch314:0  store i16 %p_Result_241, i16* @linebuffer1b_V_14, align 2

ST_3: stg_746 [1/1] 1.57ns
branch314:1  store i16 %p_Result_241, i16* %p_Result_225, align 2

ST_3: stg_747 [1/1] 0.00ns
branch314:2  br label %1

ST_3: stg_748 [1/1] 0.00ns
branch313:0  store i16 %p_Result_241, i16* @linebuffer1b_V_13, align 2

ST_3: stg_749 [1/1] 1.57ns
branch313:1  store i16 %p_Result_241, i16* %p_Result_226, align 2

ST_3: stg_750 [1/1] 0.00ns
branch313:2  br label %1

ST_3: stg_751 [1/1] 0.00ns
branch312:0  store i16 %p_Result_241, i16* @linebuffer1b_V_12, align 2

ST_3: stg_752 [1/1] 1.57ns
branch312:1  store i16 %p_Result_241, i16* %p_Result_227, align 2

ST_3: stg_753 [1/1] 0.00ns
branch312:2  br label %1

ST_3: stg_754 [1/1] 0.00ns
branch311:0  store i16 %p_Result_241, i16* @linebuffer1b_V_11, align 2

ST_3: stg_755 [1/1] 1.57ns
branch311:1  store i16 %p_Result_241, i16* %p_Result_228, align 2

ST_3: stg_756 [1/1] 0.00ns
branch311:2  br label %1

ST_3: stg_757 [1/1] 0.00ns
branch310:0  store i16 %p_Result_241, i16* @linebuffer1b_V_10, align 2

ST_3: stg_758 [1/1] 1.57ns
branch310:1  store i16 %p_Result_241, i16* %p_Result_229, align 2

ST_3: stg_759 [1/1] 0.00ns
branch310:2  br label %1

ST_3: stg_760 [1/1] 0.00ns
branch309:0  store i16 %p_Result_241, i16* @linebuffer1b_V_9, align 2

ST_3: stg_761 [1/1] 1.57ns
branch309:1  store i16 %p_Result_241, i16* %p_Result_230, align 2

ST_3: stg_762 [1/1] 0.00ns
branch309:2  br label %1

ST_3: stg_763 [1/1] 0.00ns
branch308:0  store i16 %p_Result_241, i16* @linebuffer1b_V_8, align 2

ST_3: stg_764 [1/1] 1.57ns
branch308:1  store i16 %p_Result_241, i16* %p_Result_231, align 2

ST_3: stg_765 [1/1] 0.00ns
branch308:2  br label %1

ST_3: stg_766 [1/1] 0.00ns
branch307:0  store i16 %p_Result_241, i16* @linebuffer1b_V_7, align 2

ST_3: stg_767 [1/1] 1.57ns
branch307:1  store i16 %p_Result_241, i16* %p_Result_232, align 2

ST_3: stg_768 [1/1] 0.00ns
branch307:2  br label %1

ST_3: stg_769 [1/1] 0.00ns
branch306:0  store i16 %p_Result_241, i16* @linebuffer1b_V_6, align 2

ST_3: stg_770 [1/1] 1.57ns
branch306:1  store i16 %p_Result_241, i16* %p_Result_233, align 2

ST_3: stg_771 [1/1] 0.00ns
branch306:2  br label %1

ST_3: stg_772 [1/1] 0.00ns
branch305:0  store i16 %p_Result_241, i16* @linebuffer1b_V_5, align 2

ST_3: stg_773 [1/1] 1.57ns
branch305:1  store i16 %p_Result_241, i16* %p_Result_234, align 2

ST_3: stg_774 [1/1] 0.00ns
branch305:2  br label %1

ST_3: stg_775 [1/1] 0.00ns
branch304:0  store i16 %p_Result_241, i16* @linebuffer1b_V_4, align 2

ST_3: stg_776 [1/1] 1.57ns
branch304:1  store i16 %p_Result_241, i16* %p_Result_235, align 2

ST_3: stg_777 [1/1] 0.00ns
branch304:2  br label %1

ST_3: stg_778 [1/1] 0.00ns
branch303:0  store i16 %p_Result_241, i16* @linebuffer1b_V_3, align 2

ST_3: stg_779 [1/1] 1.57ns
branch303:1  store i16 %p_Result_241, i16* %p_Result_236, align 2

ST_3: stg_780 [1/1] 0.00ns
branch303:2  br label %1

ST_3: stg_781 [1/1] 0.00ns
branch302:0  store i16 %p_Result_241, i16* @linebuffer1b_V_2, align 2

ST_3: stg_782 [1/1] 1.57ns
branch302:1  store i16 %p_Result_241, i16* %p_Result_237, align 2

ST_3: stg_783 [1/1] 0.00ns
branch302:2  br label %1

ST_3: stg_784 [1/1] 0.00ns
branch301:0  store i16 %p_Result_241, i16* @linebuffer1b_V_1, align 2

ST_3: stg_785 [1/1] 1.57ns
branch301:1  store i16 %p_Result_241, i16* %p_Result_238, align 2

ST_3: stg_786 [1/1] 0.00ns
branch301:2  br label %1

ST_3: stg_787 [1/1] 0.00ns
branch300:0  store i16 %p_Result_241, i16* @linebuffer1b_V_0, align 2

ST_3: stg_788 [1/1] 1.57ns
branch300:1  store i16 %p_Result_241, i16* %p_Result_239, align 2

ST_3: stg_789 [1/1] 0.00ns
branch300:2  br label %1

ST_3: stg_790 [1/1] 0.00ns
branch359:0  store i16 %p_Result_241, i16* @linebuffer1b_V_59, align 2

ST_3: stg_791 [1/1] 1.57ns
branch359:1  store i16 %p_Result_241, i16* %p_Result_180, align 2

ST_3: stg_792 [1/1] 0.00ns
branch359:2  br label %1

ST_3: stg_793 [1/1] 3.37ns
branch120:0  switch i6 %tmp_26, label %branch479 [
    i6 0, label %branch420
    i6 1, label %branch421
    i6 2, label %branch422
    i6 3, label %branch423
    i6 4, label %branch424
    i6 5, label %branch425
    i6 6, label %branch426
    i6 7, label %branch427
    i6 8, label %branch428
    i6 9, label %branch429
    i6 10, label %branch430
    i6 11, label %branch431
    i6 12, label %branch432
    i6 13, label %branch433
    i6 14, label %branch434
    i6 15, label %branch435
    i6 16, label %branch436
    i6 17, label %branch437
    i6 18, label %branch438
    i6 19, label %branch439
    i6 20, label %branch440
    i6 21, label %branch441
    i6 22, label %branch442
    i6 23, label %branch443
    i6 24, label %branch444
    i6 25, label %branch445
    i6 26, label %branch446
    i6 27, label %branch447
    i6 28, label %branch448
    i6 29, label %branch449
    i6 30, label %branch450
    i6 31, label %branch451
    i6 -32, label %branch452
    i6 -31, label %branch453
    i6 -30, label %branch454
    i6 -29, label %branch455
    i6 -28, label %branch456
    i6 -27, label %branch457
    i6 -26, label %branch458
    i6 -25, label %branch459
    i6 -24, label %branch460
    i6 -23, label %branch461
    i6 -22, label %branch462
    i6 -21, label %branch463
    i6 -20, label %branch464
    i6 -19, label %branch465
    i6 -18, label %branch466
    i6 -17, label %branch467
    i6 -16, label %branch468
    i6 -15, label %branch469
    i6 -14, label %branch470
    i6 -13, label %branch471
    i6 -12, label %branch472
    i6 -11, label %branch473
    i6 -10, label %branch474
    i6 -9, label %branch475
    i6 -8, label %branch476
    i6 -7, label %branch477
    i6 -6, label %branch478
  ]

ST_3: stg_794 [1/1] 3.37ns
branch478:0  br label %branch420

ST_3: stg_795 [1/1] 3.37ns
branch477:0  br label %branch420

ST_3: stg_796 [1/1] 3.37ns
branch476:0  br label %branch420

ST_3: stg_797 [1/1] 3.37ns
branch475:0  br label %branch420

ST_3: stg_798 [1/1] 3.37ns
branch474:0  br label %branch420

ST_3: stg_799 [1/1] 3.37ns
branch473:0  br label %branch420

ST_3: stg_800 [1/1] 3.37ns
branch472:0  br label %branch420

ST_3: stg_801 [1/1] 3.37ns
branch471:0  br label %branch420

ST_3: stg_802 [1/1] 3.37ns
branch470:0  br label %branch420

ST_3: stg_803 [1/1] 3.37ns
branch469:0  br label %branch420

ST_3: stg_804 [1/1] 3.37ns
branch468:0  br label %branch420

ST_3: stg_805 [1/1] 3.37ns
branch467:0  br label %branch420

ST_3: stg_806 [1/1] 3.37ns
branch466:0  br label %branch420

ST_3: stg_807 [1/1] 3.37ns
branch465:0  br label %branch420

ST_3: stg_808 [1/1] 3.37ns
branch464:0  br label %branch420

ST_3: stg_809 [1/1] 3.37ns
branch463:0  br label %branch420

ST_3: stg_810 [1/1] 3.37ns
branch462:0  br label %branch420

ST_3: stg_811 [1/1] 3.37ns
branch461:0  br label %branch420

ST_3: stg_812 [1/1] 3.37ns
branch460:0  br label %branch420

ST_3: stg_813 [1/1] 3.37ns
branch459:0  br label %branch420

ST_3: stg_814 [1/1] 3.37ns
branch458:0  br label %branch420

ST_3: stg_815 [1/1] 3.37ns
branch457:0  br label %branch420

ST_3: stg_816 [1/1] 3.37ns
branch456:0  br label %branch420

ST_3: stg_817 [1/1] 3.37ns
branch455:0  br label %branch420

ST_3: stg_818 [1/1] 3.37ns
branch454:0  br label %branch420

ST_3: stg_819 [1/1] 3.37ns
branch453:0  br label %branch420

ST_3: stg_820 [1/1] 3.37ns
branch452:0  br label %branch420

ST_3: stg_821 [1/1] 3.37ns
branch451:0  br label %branch420

ST_3: stg_822 [1/1] 3.37ns
branch450:0  br label %branch420

ST_3: stg_823 [1/1] 3.37ns
branch449:0  br label %branch420

ST_3: stg_824 [1/1] 3.37ns
branch448:0  br label %branch420

ST_3: stg_825 [1/1] 3.37ns
branch447:0  br label %branch420

ST_3: stg_826 [1/1] 3.37ns
branch446:0  br label %branch420

ST_3: stg_827 [1/1] 3.37ns
branch445:0  br label %branch420

ST_3: stg_828 [1/1] 3.37ns
branch444:0  br label %branch420

ST_3: stg_829 [1/1] 3.37ns
branch443:0  br label %branch420

ST_3: stg_830 [1/1] 3.37ns
branch442:0  br label %branch420

ST_3: stg_831 [1/1] 3.37ns
branch441:0  br label %branch420

ST_3: stg_832 [1/1] 3.37ns
branch440:0  br label %branch420

ST_3: stg_833 [1/1] 3.37ns
branch439:0  br label %branch420

ST_3: stg_834 [1/1] 3.37ns
branch438:0  br label %branch420

ST_3: stg_835 [1/1] 3.37ns
branch437:0  br label %branch420

ST_3: stg_836 [1/1] 3.37ns
branch436:0  br label %branch420

ST_3: stg_837 [1/1] 3.37ns
branch435:0  br label %branch420

ST_3: stg_838 [1/1] 3.37ns
branch434:0  br label %branch420

ST_3: stg_839 [1/1] 3.37ns
branch433:0  br label %branch420

ST_3: stg_840 [1/1] 3.37ns
branch432:0  br label %branch420

ST_3: stg_841 [1/1] 3.37ns
branch431:0  br label %branch420

ST_3: stg_842 [1/1] 3.37ns
branch430:0  br label %branch420

ST_3: stg_843 [1/1] 3.37ns
branch429:0  br label %branch420

ST_3: stg_844 [1/1] 3.37ns
branch428:0  br label %branch420

ST_3: stg_845 [1/1] 3.37ns
branch427:0  br label %branch420

ST_3: stg_846 [1/1] 3.37ns
branch426:0  br label %branch420

ST_3: stg_847 [1/1] 3.37ns
branch425:0  br label %branch420

ST_3: stg_848 [1/1] 3.37ns
branch424:0  br label %branch420

ST_3: stg_849 [1/1] 3.37ns
branch423:0  br label %branch420

ST_3: stg_850 [1/1] 3.37ns
branch422:0  br label %branch420

ST_3: stg_851 [1/1] 3.37ns
branch421:0  br label %branch420

ST_3: stg_852 [1/1] 3.37ns
branch479:0  br label %branch420

ST_3: p_Val2_s [1/1] 0.00ns
branch420:0  %p_Val2_s = phi i16 [ %p_Result_178_load, %branch421 ], [ %p_Result_177_load, %branch422 ], [ %p_Result_176_load, %branch423 ], [ %p_Result_175_load, %branch424 ], [ %p_Result_174_load, %branch425 ], [ %p_Result_173_load, %branch426 ], [ %p_Result_172_load, %branch427 ], [ %p_Result_171_load, %branch428 ], [ %p_Result_170_load, %branch429 ], [ %p_Result_169_load, %branch430 ], [ %p_Result_168_load, %branch431 ], [ %p_Result_167_load, %branch432 ], [ %p_Result_166_load, %branch433 ], [ %p_Result_165_load, %branch434 ], [ %p_Result_164_load, %branch435 ], [ %p_Result_163_load, %branch436 ], [ %p_Result_162_load, %branch437 ], [ %p_Result_161_load, %branch438 ], [ %p_Result_160_load, %branch439 ], [ %p_Result_159_load, %branch440 ], [ %p_Result_158_load, %branch441 ], [ %p_Result_157_load, %branch442 ], [ %p_Result_156_load, %branch443 ], [ %p_Result_155_load, %branch444 ], [ %p_Result_154_load, %branch445 ], [ %p_Result_153_load, %branch446 ], [ %p_Result_152_load, %branch447 ], [ %p_Result_151_load, %branch448 ], [ %p_Result_150_load, %branch449 ], [ %p_Result_149_load, %branch450 ], [ %p_Result_148_load, %branch451 ], [ %p_Result_147_load, %branch452 ], [ %p_Result_146_load, %branch453 ], [ %p_Result_145_load, %branch454 ], [ %p_Result_144_load, %branch455 ], [ %p_Result_143_load, %branch456 ], [ %p_Result_142_load, %branch457 ], [ %p_Result_141_load, %branch458 ], [ %p_Result_140_load, %branch459 ], [ %p_Result_139_load, %branch460 ], [ %p_Result_138_load, %branch461 ], [ %p_Result_137_load, %branch462 ], [ %p_Result_136_load, %branch463 ], [ %p_Result_135_load, %branch464 ], [ %p_Result_134_load, %branch465 ], [ %p_Result_133_load, %branch466 ], [ %p_Result_132_load, %branch467 ], [ %p_Result_131_load, %branch468 ], [ %p_Result_130_load, %branch469 ], [ %p_Result_129_load, %branch470 ], [ %p_Result_128_load, %branch471 ], [ %p_Result_127_load, %branch472 ], [ %p_Result_126_load, %branch473 ], [ %p_Result_125_load, %branch474 ], [ %p_Result_124_load, %branch475 ], [ %p_Result_123_load, %branch476 ], [ %p_Result_122_load, %branch477 ], [ %p_Result_121_load, %branch478 ], [ %p_Result_120_load, %branch479 ], [ %p_Result_179_load, %branch120 ]

ST_3: tmp_27 [1/1] 2.14ns
branch420:1  %tmp_27 = icmp ugt i12 %tmp_5, %Hi_assign_2

ST_3: tmp_28 [1/1] 0.00ns
branch420:2  %tmp_28 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_7, i3 0)

ST_3: tmp_29 [1/1] 0.00ns
branch420:3  %tmp_29 = trunc i12 %Hi_assign_2 to i5

ST_3: tmp_30 [1/1] 1.72ns
branch420:4  %tmp_30 = sub i5 15, %tmp_28

ST_3: tmp_31 [1/1] 1.37ns
branch420:5  %tmp_31 = select i1 %tmp_27, i5 %tmp_28, i5 %tmp_29

ST_3: tmp_32 [1/1] 1.37ns
branch420:6  %tmp_32 = select i1 %tmp_27, i5 %tmp_29, i5 %tmp_28

ST_3: tmp_33 [1/1] 1.37ns
branch420:7  %tmp_33 = select i1 %tmp_27, i5 %tmp_30, i5 %tmp_28

ST_3: tmp_34 [1/1] 1.72ns
branch420:8  %tmp_34 = add i5 %tmp_31, 1

ST_3: tmp_35 [1/1] 0.00ns
branch420:9  %tmp_35 = zext i5 %tmp_33 to i16

ST_3: tmp_36 [1/1] 0.00ns
branch420:10  %tmp_36 = zext i5 %tmp_32 to i16

ST_3: tmp_37 [1/1] 0.00ns
branch420:11  %tmp_37 = zext i5 %tmp_34 to i16

ST_3: tmp_38 [1/1] 2.01ns
branch420:12  %tmp_38 = shl i16 %p_Repl2_s, %tmp_35

ST_3: tmp_39 [1/1] 0.00ns
branch420:13  %tmp_39 = call i16 @llvm.part.select.i16(i16 %tmp_38, i32 15, i32 0)

ST_3: tmp_40 [1/1] 1.37ns
branch420:14  %tmp_40 = select i1 %tmp_27, i16 %tmp_39, i16 %tmp_38

ST_3: tmp_41 [1/1] 1.18ns
branch420:15  %tmp_41 = shl i16 -1, %tmp_36

ST_3: tmp_42 [1/1] 1.37ns
branch420:16  %tmp_42 = xor i16 %tmp_41, -1

ST_3: tmp_43 [1/1] 1.18ns
branch420:17  %tmp_43 = shl i16 -1, %tmp_37

ST_3: tmp_44 [1/1] 1.37ns
branch420:18  %tmp_44 = or i16 %tmp_43, %tmp_42

ST_3: p_not1 [1/1] 1.37ns
branch420:19  %p_not1 = xor i16 %tmp_43, -1

ST_3: tmp_45 [1/1] 1.37ns
branch420:20  %tmp_45 = and i16 %tmp_41, %p_not1

ST_3: tmp_46 [1/1] 1.37ns
branch420:21  %tmp_46 = and i16 %p_Val2_s, %tmp_44

ST_3: tmp_47 [1/1] 1.37ns
branch420:22  %tmp_47 = and i16 %tmp_40, %tmp_45

ST_3: p_Result_240 [1/1] 1.37ns
branch420:23  %p_Result_240 = or i16 %tmp_46, %tmp_47

ST_3: stg_877 [1/1] 1.97ns
branch420:24  switch i6 %tmp_26, label %branch539 [
    i6 0, label %branch480
    i6 1, label %branch481
    i6 2, label %branch482
    i6 3, label %branch483
    i6 4, label %branch484
    i6 5, label %branch485
    i6 6, label %branch486
    i6 7, label %branch487
    i6 8, label %branch488
    i6 9, label %branch489
    i6 10, label %branch490
    i6 11, label %branch491
    i6 12, label %branch492
    i6 13, label %branch493
    i6 14, label %branch494
    i6 15, label %branch495
    i6 16, label %branch496
    i6 17, label %branch497
    i6 18, label %branch498
    i6 19, label %branch499
    i6 20, label %branch500
    i6 21, label %branch501
    i6 22, label %branch502
    i6 23, label %branch503
    i6 24, label %branch504
    i6 25, label %branch505
    i6 26, label %branch506
    i6 27, label %branch507
    i6 28, label %branch508
    i6 29, label %branch509
    i6 30, label %branch510
    i6 31, label %branch511
    i6 -32, label %branch512
    i6 -31, label %branch513
    i6 -30, label %branch514
    i6 -29, label %branch515
    i6 -28, label %branch516
    i6 -27, label %branch517
    i6 -26, label %branch518
    i6 -25, label %branch519
    i6 -24, label %branch520
    i6 -23, label %branch521
    i6 -22, label %branch522
    i6 -21, label %branch523
    i6 -20, label %branch524
    i6 -19, label %branch525
    i6 -18, label %branch526
    i6 -17, label %branch527
    i6 -16, label %branch528
    i6 -15, label %branch529
    i6 -14, label %branch530
    i6 -13, label %branch531
    i6 -12, label %branch532
    i6 -11, label %branch533
    i6 -10, label %branch534
    i6 -9, label %branch535
    i6 -8, label %branch536
    i6 -7, label %branch537
    i6 -6, label %branch538
  ]

ST_3: stg_878 [1/1] 0.00ns
branch538:0  store i16 %p_Result_240, i16* @linebuffer2b_V_58, align 2

ST_3: stg_879 [1/1] 1.57ns
branch538:1  store i16 %p_Result_240, i16* %p_Result_121, align 2

ST_3: stg_880 [1/1] 0.00ns
branch538:2  br label %1

ST_3: stg_881 [1/1] 0.00ns
branch537:0  store i16 %p_Result_240, i16* @linebuffer2b_V_57, align 2

ST_3: stg_882 [1/1] 1.57ns
branch537:1  store i16 %p_Result_240, i16* %p_Result_122, align 2

ST_3: stg_883 [1/1] 0.00ns
branch537:2  br label %1

ST_3: stg_884 [1/1] 0.00ns
branch536:0  store i16 %p_Result_240, i16* @linebuffer2b_V_56, align 2

ST_3: stg_885 [1/1] 1.57ns
branch536:1  store i16 %p_Result_240, i16* %p_Result_123, align 2

ST_3: stg_886 [1/1] 0.00ns
branch536:2  br label %1

ST_3: stg_887 [1/1] 0.00ns
branch535:0  store i16 %p_Result_240, i16* @linebuffer2b_V_55, align 2

ST_3: stg_888 [1/1] 1.57ns
branch535:1  store i16 %p_Result_240, i16* %p_Result_124, align 2

ST_3: stg_889 [1/1] 0.00ns
branch535:2  br label %1

ST_3: stg_890 [1/1] 0.00ns
branch534:0  store i16 %p_Result_240, i16* @linebuffer2b_V_54, align 2

ST_3: stg_891 [1/1] 1.57ns
branch534:1  store i16 %p_Result_240, i16* %p_Result_125, align 2

ST_3: stg_892 [1/1] 0.00ns
branch534:2  br label %1

ST_3: stg_893 [1/1] 0.00ns
branch533:0  store i16 %p_Result_240, i16* @linebuffer2b_V_53, align 2

ST_3: stg_894 [1/1] 1.57ns
branch533:1  store i16 %p_Result_240, i16* %p_Result_126, align 2

ST_3: stg_895 [1/1] 0.00ns
branch533:2  br label %1

ST_3: stg_896 [1/1] 0.00ns
branch532:0  store i16 %p_Result_240, i16* @linebuffer2b_V_52, align 2

ST_3: stg_897 [1/1] 1.57ns
branch532:1  store i16 %p_Result_240, i16* %p_Result_127, align 2

ST_3: stg_898 [1/1] 0.00ns
branch532:2  br label %1

ST_3: stg_899 [1/1] 0.00ns
branch531:0  store i16 %p_Result_240, i16* @linebuffer2b_V_51, align 2

ST_3: stg_900 [1/1] 1.57ns
branch531:1  store i16 %p_Result_240, i16* %p_Result_128, align 2

ST_3: stg_901 [1/1] 0.00ns
branch531:2  br label %1

ST_3: stg_902 [1/1] 0.00ns
branch530:0  store i16 %p_Result_240, i16* @linebuffer2b_V_50, align 2

ST_3: stg_903 [1/1] 1.57ns
branch530:1  store i16 %p_Result_240, i16* %p_Result_129, align 2

ST_3: stg_904 [1/1] 0.00ns
branch530:2  br label %1

ST_3: stg_905 [1/1] 0.00ns
branch529:0  store i16 %p_Result_240, i16* @linebuffer2b_V_49, align 2

ST_3: stg_906 [1/1] 1.57ns
branch529:1  store i16 %p_Result_240, i16* %p_Result_130, align 2

ST_3: stg_907 [1/1] 0.00ns
branch529:2  br label %1

ST_3: stg_908 [1/1] 0.00ns
branch528:0  store i16 %p_Result_240, i16* @linebuffer2b_V_48, align 2

ST_3: stg_909 [1/1] 1.57ns
branch528:1  store i16 %p_Result_240, i16* %p_Result_131, align 2

ST_3: stg_910 [1/1] 0.00ns
branch528:2  br label %1

ST_3: stg_911 [1/1] 0.00ns
branch527:0  store i16 %p_Result_240, i16* @linebuffer2b_V_47, align 2

ST_3: stg_912 [1/1] 1.57ns
branch527:1  store i16 %p_Result_240, i16* %p_Result_132, align 2

ST_3: stg_913 [1/1] 0.00ns
branch527:2  br label %1

ST_3: stg_914 [1/1] 0.00ns
branch526:0  store i16 %p_Result_240, i16* @linebuffer2b_V_46, align 2

ST_3: stg_915 [1/1] 1.57ns
branch526:1  store i16 %p_Result_240, i16* %p_Result_133, align 2

ST_3: stg_916 [1/1] 0.00ns
branch526:2  br label %1

ST_3: stg_917 [1/1] 0.00ns
branch525:0  store i16 %p_Result_240, i16* @linebuffer2b_V_45, align 2

ST_3: stg_918 [1/1] 1.57ns
branch525:1  store i16 %p_Result_240, i16* %p_Result_134, align 2

ST_3: stg_919 [1/1] 0.00ns
branch525:2  br label %1

ST_3: stg_920 [1/1] 0.00ns
branch524:0  store i16 %p_Result_240, i16* @linebuffer2b_V_44, align 2

ST_3: stg_921 [1/1] 1.57ns
branch524:1  store i16 %p_Result_240, i16* %p_Result_135, align 2

ST_3: stg_922 [1/1] 0.00ns
branch524:2  br label %1

ST_3: stg_923 [1/1] 0.00ns
branch523:0  store i16 %p_Result_240, i16* @linebuffer2b_V_43, align 2

ST_3: stg_924 [1/1] 1.57ns
branch523:1  store i16 %p_Result_240, i16* %p_Result_136, align 2

ST_3: stg_925 [1/1] 0.00ns
branch523:2  br label %1

ST_3: stg_926 [1/1] 0.00ns
branch522:0  store i16 %p_Result_240, i16* @linebuffer2b_V_42, align 2

ST_3: stg_927 [1/1] 1.57ns
branch522:1  store i16 %p_Result_240, i16* %p_Result_137, align 2

ST_3: stg_928 [1/1] 0.00ns
branch522:2  br label %1

ST_3: stg_929 [1/1] 0.00ns
branch521:0  store i16 %p_Result_240, i16* @linebuffer2b_V_41, align 2

ST_3: stg_930 [1/1] 1.57ns
branch521:1  store i16 %p_Result_240, i16* %p_Result_138, align 2

ST_3: stg_931 [1/1] 0.00ns
branch521:2  br label %1

ST_3: stg_932 [1/1] 0.00ns
branch520:0  store i16 %p_Result_240, i16* @linebuffer2b_V_40, align 2

ST_3: stg_933 [1/1] 1.57ns
branch520:1  store i16 %p_Result_240, i16* %p_Result_139, align 2

ST_3: stg_934 [1/1] 0.00ns
branch520:2  br label %1

ST_3: stg_935 [1/1] 0.00ns
branch519:0  store i16 %p_Result_240, i16* @linebuffer2b_V_39, align 2

ST_3: stg_936 [1/1] 1.57ns
branch519:1  store i16 %p_Result_240, i16* %p_Result_140, align 2

ST_3: stg_937 [1/1] 0.00ns
branch519:2  br label %1

ST_3: stg_938 [1/1] 0.00ns
branch518:0  store i16 %p_Result_240, i16* @linebuffer2b_V_38, align 2

ST_3: stg_939 [1/1] 1.57ns
branch518:1  store i16 %p_Result_240, i16* %p_Result_141, align 2

ST_3: stg_940 [1/1] 0.00ns
branch518:2  br label %1

ST_3: stg_941 [1/1] 0.00ns
branch517:0  store i16 %p_Result_240, i16* @linebuffer2b_V_37, align 2

ST_3: stg_942 [1/1] 1.57ns
branch517:1  store i16 %p_Result_240, i16* %p_Result_142, align 2

ST_3: stg_943 [1/1] 0.00ns
branch517:2  br label %1

ST_3: stg_944 [1/1] 0.00ns
branch516:0  store i16 %p_Result_240, i16* @linebuffer2b_V_36, align 2

ST_3: stg_945 [1/1] 1.57ns
branch516:1  store i16 %p_Result_240, i16* %p_Result_143, align 2

ST_3: stg_946 [1/1] 0.00ns
branch516:2  br label %1

ST_3: stg_947 [1/1] 0.00ns
branch515:0  store i16 %p_Result_240, i16* @linebuffer2b_V_35, align 2

ST_3: stg_948 [1/1] 1.57ns
branch515:1  store i16 %p_Result_240, i16* %p_Result_144, align 2

ST_3: stg_949 [1/1] 0.00ns
branch515:2  br label %1

ST_3: stg_950 [1/1] 0.00ns
branch514:0  store i16 %p_Result_240, i16* @linebuffer2b_V_34, align 2

ST_3: stg_951 [1/1] 1.57ns
branch514:1  store i16 %p_Result_240, i16* %p_Result_145, align 2

ST_3: stg_952 [1/1] 0.00ns
branch514:2  br label %1

ST_3: stg_953 [1/1] 0.00ns
branch513:0  store i16 %p_Result_240, i16* @linebuffer2b_V_33, align 2

ST_3: stg_954 [1/1] 1.57ns
branch513:1  store i16 %p_Result_240, i16* %p_Result_146, align 2

ST_3: stg_955 [1/1] 0.00ns
branch513:2  br label %1

ST_3: stg_956 [1/1] 0.00ns
branch512:0  store i16 %p_Result_240, i16* @linebuffer2b_V_32, align 2

ST_3: stg_957 [1/1] 1.57ns
branch512:1  store i16 %p_Result_240, i16* %p_Result_147, align 2

ST_3: stg_958 [1/1] 0.00ns
branch512:2  br label %1

ST_3: stg_959 [1/1] 0.00ns
branch511:0  store i16 %p_Result_240, i16* @linebuffer2b_V_31, align 2

ST_3: stg_960 [1/1] 1.57ns
branch511:1  store i16 %p_Result_240, i16* %p_Result_148, align 2

ST_3: stg_961 [1/1] 0.00ns
branch511:2  br label %1

ST_3: stg_962 [1/1] 0.00ns
branch510:0  store i16 %p_Result_240, i16* @linebuffer2b_V_30, align 2

ST_3: stg_963 [1/1] 1.57ns
branch510:1  store i16 %p_Result_240, i16* %p_Result_149, align 2

ST_3: stg_964 [1/1] 0.00ns
branch510:2  br label %1

ST_3: stg_965 [1/1] 0.00ns
branch509:0  store i16 %p_Result_240, i16* @linebuffer2b_V_29, align 2

ST_3: stg_966 [1/1] 1.57ns
branch509:1  store i16 %p_Result_240, i16* %p_Result_150, align 2

ST_3: stg_967 [1/1] 0.00ns
branch509:2  br label %1

ST_3: stg_968 [1/1] 0.00ns
branch508:0  store i16 %p_Result_240, i16* @linebuffer2b_V_28, align 2

ST_3: stg_969 [1/1] 1.57ns
branch508:1  store i16 %p_Result_240, i16* %p_Result_151, align 2

ST_3: stg_970 [1/1] 0.00ns
branch508:2  br label %1

ST_3: stg_971 [1/1] 0.00ns
branch507:0  store i16 %p_Result_240, i16* @linebuffer2b_V_27, align 2

ST_3: stg_972 [1/1] 1.57ns
branch507:1  store i16 %p_Result_240, i16* %p_Result_152, align 2

ST_3: stg_973 [1/1] 0.00ns
branch507:2  br label %1

ST_3: stg_974 [1/1] 0.00ns
branch506:0  store i16 %p_Result_240, i16* @linebuffer2b_V_26, align 2

ST_3: stg_975 [1/1] 1.57ns
branch506:1  store i16 %p_Result_240, i16* %p_Result_153, align 2

ST_3: stg_976 [1/1] 0.00ns
branch506:2  br label %1

ST_3: stg_977 [1/1] 0.00ns
branch505:0  store i16 %p_Result_240, i16* @linebuffer2b_V_25, align 2

ST_3: stg_978 [1/1] 1.57ns
branch505:1  store i16 %p_Result_240, i16* %p_Result_154, align 2

ST_3: stg_979 [1/1] 0.00ns
branch505:2  br label %1

ST_3: stg_980 [1/1] 0.00ns
branch504:0  store i16 %p_Result_240, i16* @linebuffer2b_V_24, align 2

ST_3: stg_981 [1/1] 1.57ns
branch504:1  store i16 %p_Result_240, i16* %p_Result_155, align 2

ST_3: stg_982 [1/1] 0.00ns
branch504:2  br label %1

ST_3: stg_983 [1/1] 0.00ns
branch503:0  store i16 %p_Result_240, i16* @linebuffer2b_V_23, align 2

ST_3: stg_984 [1/1] 1.57ns
branch503:1  store i16 %p_Result_240, i16* %p_Result_156, align 2

ST_3: stg_985 [1/1] 0.00ns
branch503:2  br label %1

ST_3: stg_986 [1/1] 0.00ns
branch502:0  store i16 %p_Result_240, i16* @linebuffer2b_V_22, align 2

ST_3: stg_987 [1/1] 1.57ns
branch502:1  store i16 %p_Result_240, i16* %p_Result_157, align 2

ST_3: stg_988 [1/1] 0.00ns
branch502:2  br label %1

ST_3: stg_989 [1/1] 0.00ns
branch501:0  store i16 %p_Result_240, i16* @linebuffer2b_V_21, align 2

ST_3: stg_990 [1/1] 1.57ns
branch501:1  store i16 %p_Result_240, i16* %p_Result_158, align 2

ST_3: stg_991 [1/1] 0.00ns
branch501:2  br label %1

ST_3: stg_992 [1/1] 0.00ns
branch500:0  store i16 %p_Result_240, i16* @linebuffer2b_V_20, align 2

ST_3: stg_993 [1/1] 1.57ns
branch500:1  store i16 %p_Result_240, i16* %p_Result_159, align 2

ST_3: stg_994 [1/1] 0.00ns
branch500:2  br label %1

ST_3: stg_995 [1/1] 0.00ns
branch499:0  store i16 %p_Result_240, i16* @linebuffer2b_V_19, align 2

ST_3: stg_996 [1/1] 1.57ns
branch499:1  store i16 %p_Result_240, i16* %p_Result_160, align 2

ST_3: stg_997 [1/1] 0.00ns
branch499:2  br label %1

ST_3: stg_998 [1/1] 0.00ns
branch498:0  store i16 %p_Result_240, i16* @linebuffer2b_V_18, align 2

ST_3: stg_999 [1/1] 1.57ns
branch498:1  store i16 %p_Result_240, i16* %p_Result_161, align 2

ST_3: stg_1000 [1/1] 0.00ns
branch498:2  br label %1

ST_3: stg_1001 [1/1] 0.00ns
branch497:0  store i16 %p_Result_240, i16* @linebuffer2b_V_17, align 2

ST_3: stg_1002 [1/1] 1.57ns
branch497:1  store i16 %p_Result_240, i16* %p_Result_162, align 2

ST_3: stg_1003 [1/1] 0.00ns
branch497:2  br label %1

ST_3: stg_1004 [1/1] 0.00ns
branch496:0  store i16 %p_Result_240, i16* @linebuffer2b_V_16, align 2

ST_3: stg_1005 [1/1] 1.57ns
branch496:1  store i16 %p_Result_240, i16* %p_Result_163, align 2

ST_3: stg_1006 [1/1] 0.00ns
branch496:2  br label %1

ST_3: stg_1007 [1/1] 0.00ns
branch495:0  store i16 %p_Result_240, i16* @linebuffer2b_V_15, align 2

ST_3: stg_1008 [1/1] 1.57ns
branch495:1  store i16 %p_Result_240, i16* %p_Result_164, align 2

ST_3: stg_1009 [1/1] 0.00ns
branch495:2  br label %1

ST_3: stg_1010 [1/1] 0.00ns
branch494:0  store i16 %p_Result_240, i16* @linebuffer2b_V_14, align 2

ST_3: stg_1011 [1/1] 1.57ns
branch494:1  store i16 %p_Result_240, i16* %p_Result_165, align 2

ST_3: stg_1012 [1/1] 0.00ns
branch494:2  br label %1

ST_3: stg_1013 [1/1] 0.00ns
branch493:0  store i16 %p_Result_240, i16* @linebuffer2b_V_13, align 2

ST_3: stg_1014 [1/1] 1.57ns
branch493:1  store i16 %p_Result_240, i16* %p_Result_166, align 2

ST_3: stg_1015 [1/1] 0.00ns
branch493:2  br label %1

ST_3: stg_1016 [1/1] 0.00ns
branch492:0  store i16 %p_Result_240, i16* @linebuffer2b_V_12, align 2

ST_3: stg_1017 [1/1] 1.57ns
branch492:1  store i16 %p_Result_240, i16* %p_Result_167, align 2

ST_3: stg_1018 [1/1] 0.00ns
branch492:2  br label %1

ST_3: stg_1019 [1/1] 0.00ns
branch491:0  store i16 %p_Result_240, i16* @linebuffer2b_V_11, align 2

ST_3: stg_1020 [1/1] 1.57ns
branch491:1  store i16 %p_Result_240, i16* %p_Result_168, align 2

ST_3: stg_1021 [1/1] 0.00ns
branch491:2  br label %1

ST_3: stg_1022 [1/1] 0.00ns
branch490:0  store i16 %p_Result_240, i16* @linebuffer2b_V_10, align 2

ST_3: stg_1023 [1/1] 1.57ns
branch490:1  store i16 %p_Result_240, i16* %p_Result_169, align 2

ST_3: stg_1024 [1/1] 0.00ns
branch490:2  br label %1

ST_3: stg_1025 [1/1] 0.00ns
branch489:0  store i16 %p_Result_240, i16* @linebuffer2b_V_9, align 2

ST_3: stg_1026 [1/1] 1.57ns
branch489:1  store i16 %p_Result_240, i16* %p_Result_170, align 2

ST_3: stg_1027 [1/1] 0.00ns
branch489:2  br label %1

ST_3: stg_1028 [1/1] 0.00ns
branch488:0  store i16 %p_Result_240, i16* @linebuffer2b_V_8, align 2

ST_3: stg_1029 [1/1] 1.57ns
branch488:1  store i16 %p_Result_240, i16* %p_Result_171, align 2

ST_3: stg_1030 [1/1] 0.00ns
branch488:2  br label %1

ST_3: stg_1031 [1/1] 0.00ns
branch487:0  store i16 %p_Result_240, i16* @linebuffer2b_V_7, align 2

ST_3: stg_1032 [1/1] 1.57ns
branch487:1  store i16 %p_Result_240, i16* %p_Result_172, align 2

ST_3: stg_1033 [1/1] 0.00ns
branch487:2  br label %1

ST_3: stg_1034 [1/1] 0.00ns
branch486:0  store i16 %p_Result_240, i16* @linebuffer2b_V_6, align 2

ST_3: stg_1035 [1/1] 1.57ns
branch486:1  store i16 %p_Result_240, i16* %p_Result_173, align 2

ST_3: stg_1036 [1/1] 0.00ns
branch486:2  br label %1

ST_3: stg_1037 [1/1] 0.00ns
branch485:0  store i16 %p_Result_240, i16* @linebuffer2b_V_5, align 2

ST_3: stg_1038 [1/1] 1.57ns
branch485:1  store i16 %p_Result_240, i16* %p_Result_174, align 2

ST_3: stg_1039 [1/1] 0.00ns
branch485:2  br label %1

ST_3: stg_1040 [1/1] 0.00ns
branch484:0  store i16 %p_Result_240, i16* @linebuffer2b_V_4, align 2

ST_3: stg_1041 [1/1] 1.57ns
branch484:1  store i16 %p_Result_240, i16* %p_Result_175, align 2

ST_3: stg_1042 [1/1] 0.00ns
branch484:2  br label %1

ST_3: stg_1043 [1/1] 0.00ns
branch483:0  store i16 %p_Result_240, i16* @linebuffer2b_V_3, align 2

ST_3: stg_1044 [1/1] 1.57ns
branch483:1  store i16 %p_Result_240, i16* %p_Result_176, align 2

ST_3: stg_1045 [1/1] 0.00ns
branch483:2  br label %1

ST_3: stg_1046 [1/1] 0.00ns
branch482:0  store i16 %p_Result_240, i16* @linebuffer2b_V_2, align 2

ST_3: stg_1047 [1/1] 1.57ns
branch482:1  store i16 %p_Result_240, i16* %p_Result_177, align 2

ST_3: stg_1048 [1/1] 0.00ns
branch482:2  br label %1

ST_3: stg_1049 [1/1] 0.00ns
branch481:0  store i16 %p_Result_240, i16* @linebuffer2b_V_1, align 2

ST_3: stg_1050 [1/1] 1.57ns
branch481:1  store i16 %p_Result_240, i16* %p_Result_178, align 2

ST_3: stg_1051 [1/1] 0.00ns
branch481:2  br label %1

ST_3: stg_1052 [1/1] 0.00ns
branch480:0  store i16 %p_Result_240, i16* @linebuffer2b_V_0, align 2

ST_3: stg_1053 [1/1] 1.57ns
branch480:1  store i16 %p_Result_240, i16* %p_Result_179, align 2

ST_3: stg_1054 [1/1] 0.00ns
branch480:2  br label %1

ST_3: stg_1055 [1/1] 0.00ns
branch539:0  store i16 %p_Result_240, i16* @linebuffer2b_V_59, align 2

ST_3: stg_1056 [1/1] 1.57ns
branch539:1  store i16 %p_Result_240, i16* %p_Result_120, align 2

ST_3: stg_1057 [1/1] 0.00ns
branch539:2  br label %1


 <State 4>: 1.57ns
ST_4: buff_full1_load [1/1] 0.00ns
:0  %buff_full1_load = load i1* @buff_full1, align 1

ST_4: stg_1059 [1/1] 0.00ns
:1  br i1 %cur_range_flag, label %mergeST, label %.new

ST_4: stg_1060 [1/1] 0.00ns
mergeST:0  store i8 %cur_range_loc, i8* @cur_range, align 1

ST_4: stg_1061 [1/1] 0.00ns
mergeST:1  br label %.new

ST_4: nb_eol_load [1/1] 0.00ns
.new:0  %nb_eol_load = load i16* @nb_eol, align 2

ST_4: stg_1063 [1/1] 1.57ns
.new:1  br i1 %buff_full1_load, label %.preheader132.i, label %.loopexit133.i


 <State 5>: 5.34ns
ST_5: nb_eol_new [1/1] 0.00ns
.preheader132.i:0  %nb_eol_new = phi i16 [ %tmp_17_nb_eol_new, %._crit_edge152.i ], [ undef, %.new ]

ST_5: nb_eol_loc [1/1] 0.00ns
.preheader132.i:1  %nb_eol_loc = phi i16 [ %tmp_17_nb_eol_loc, %._crit_edge152.i ], [ %nb_eol_load, %.new ]

ST_5: p_086_0_i [1/1] 0.00ns
.preheader132.i:2  %p_086_0_i = phi i16 [ %tmpi_out_V, %._crit_edge152.i ], [ 0, %.new ]

ST_5: sof_0_i [1/1] 0.00ns
.preheader132.i:3  %sof_0_i = phi i1 [ %tmp_15, %._crit_edge152.i ], [ false, %.new ]

ST_5: cur_trans2_0_i [1/1] 0.00ns
.preheader132.i:4  %cur_trans2_0_i = phi i7 [ %cur_trans2, %._crit_edge152.i ], [ 0, %.new ]

ST_5: exitcond124_i [1/1] 1.97ns
.preheader132.i:5  %exitcond124_i = icmp eq i7 %cur_trans2_0_i, -64

ST_5: cur_trans2 [1/1] 1.72ns
.preheader132.i:6  %cur_trans2 = add i7 %cur_trans2_0_i, 1

ST_5: stg_1071 [1/1] 1.57ns
.preheader132.i:7  br i1 %exitcond124_i, label %.loopexit133.i, label %3

ST_5: empty_6 [1/1] 0.00ns
:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_5: stg_1073 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str3) nounwind

ST_5: tmp_8 [1/1] 0.00ns
:2  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str3)

ST_5: stg_1075 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: tmp_9 [1/1] 1.97ns
:4  %tmp_9 = icmp ult i7 %cur_trans2_0_i, 60

ST_5: stg_1077 [1/1] 3.37ns
:5  br i1 %tmp_9, label %4, label %._crit_edge152.i

ST_5: tmp_71 [1/1] 0.00ns
:0  %tmp_71 = trunc i7 %cur_trans2_0_i to i6

ST_5: stg_1079 [1/1] 3.37ns
:1  switch i6 %tmp_71, label %branch419 [
    i6 0, label %._crit_edge152.i
    i6 1, label %branch361
    i6 2, label %branch362
    i6 3, label %branch363
    i6 4, label %branch364
    i6 5, label %branch365
    i6 6, label %branch366
    i6 7, label %branch367
    i6 8, label %branch368
    i6 9, label %branch369
    i6 10, label %branch370
    i6 11, label %branch371
    i6 12, label %branch372
    i6 13, label %branch373
    i6 14, label %branch374
    i6 15, label %branch375
    i6 16, label %branch376
    i6 17, label %branch377
    i6 18, label %branch378
    i6 19, label %branch379
    i6 20, label %branch380
    i6 21, label %branch381
    i6 22, label %branch382
    i6 23, label %branch383
    i6 24, label %branch384
    i6 25, label %branch385
    i6 26, label %branch386
    i6 27, label %branch387
    i6 28, label %branch388
    i6 29, label %branch389
    i6 30, label %branch390
    i6 31, label %branch391
    i6 -32, label %branch392
    i6 -31, label %branch393
    i6 -30, label %branch394
    i6 -29, label %branch395
    i6 -28, label %branch396
    i6 -27, label %branch397
    i6 -26, label %branch398
    i6 -25, label %branch399
    i6 -24, label %branch400
    i6 -23, label %branch401
    i6 -22, label %branch402
    i6 -21, label %branch403
    i6 -20, label %branch404
    i6 -19, label %branch405
    i6 -18, label %branch406
    i6 -17, label %branch407
    i6 -16, label %branch408
    i6 -15, label %branch409
    i6 -14, label %branch410
    i6 -13, label %branch411
    i6 -12, label %branch412
    i6 -11, label %branch413
    i6 -10, label %branch414
    i6 -9, label %branch415
    i6 -8, label %branch416
    i6 -7, label %branch417
    i6 -6, label %branch418
  ]

ST_5: stg_1080 [1/1] 3.37ns
branch418:0  br label %._crit_edge152.i

ST_5: stg_1081 [1/1] 3.37ns
branch417:0  br label %._crit_edge152.i

ST_5: stg_1082 [1/1] 3.37ns
branch416:0  br label %._crit_edge152.i

ST_5: stg_1083 [1/1] 3.37ns
branch415:0  br label %._crit_edge152.i

ST_5: stg_1084 [1/1] 3.37ns
branch414:0  br label %._crit_edge152.i

ST_5: stg_1085 [1/1] 3.37ns
branch413:0  br label %._crit_edge152.i

ST_5: stg_1086 [1/1] 3.37ns
branch412:0  br label %._crit_edge152.i

ST_5: stg_1087 [1/1] 3.37ns
branch411:0  br label %._crit_edge152.i

ST_5: stg_1088 [1/1] 3.37ns
branch410:0  br label %._crit_edge152.i

ST_5: stg_1089 [1/1] 3.37ns
branch409:0  br label %._crit_edge152.i

ST_5: stg_1090 [1/1] 3.37ns
branch408:0  br label %._crit_edge152.i

ST_5: stg_1091 [1/1] 3.37ns
branch407:0  br label %._crit_edge152.i

ST_5: stg_1092 [1/1] 3.37ns
branch406:0  br label %._crit_edge152.i

ST_5: stg_1093 [1/1] 3.37ns
branch405:0  br label %._crit_edge152.i

ST_5: stg_1094 [1/1] 3.37ns
branch404:0  br label %._crit_edge152.i

ST_5: stg_1095 [1/1] 3.37ns
branch403:0  br label %._crit_edge152.i

ST_5: stg_1096 [1/1] 3.37ns
branch402:0  br label %._crit_edge152.i

ST_5: stg_1097 [1/1] 3.37ns
branch401:0  br label %._crit_edge152.i

ST_5: stg_1098 [1/1] 3.37ns
branch400:0  br label %._crit_edge152.i

ST_5: stg_1099 [1/1] 3.37ns
branch399:0  br label %._crit_edge152.i

ST_5: stg_1100 [1/1] 3.37ns
branch398:0  br label %._crit_edge152.i

ST_5: stg_1101 [1/1] 3.37ns
branch397:0  br label %._crit_edge152.i

ST_5: stg_1102 [1/1] 3.37ns
branch396:0  br label %._crit_edge152.i

ST_5: stg_1103 [1/1] 3.37ns
branch395:0  br label %._crit_edge152.i

ST_5: stg_1104 [1/1] 3.37ns
branch394:0  br label %._crit_edge152.i

ST_5: stg_1105 [1/1] 3.37ns
branch393:0  br label %._crit_edge152.i

ST_5: stg_1106 [1/1] 3.37ns
branch392:0  br label %._crit_edge152.i

ST_5: stg_1107 [1/1] 3.37ns
branch391:0  br label %._crit_edge152.i

ST_5: stg_1108 [1/1] 3.37ns
branch390:0  br label %._crit_edge152.i

ST_5: stg_1109 [1/1] 3.37ns
branch389:0  br label %._crit_edge152.i

ST_5: stg_1110 [1/1] 3.37ns
branch388:0  br label %._crit_edge152.i

ST_5: stg_1111 [1/1] 3.37ns
branch387:0  br label %._crit_edge152.i

ST_5: stg_1112 [1/1] 3.37ns
branch386:0  br label %._crit_edge152.i

ST_5: stg_1113 [1/1] 3.37ns
branch385:0  br label %._crit_edge152.i

ST_5: stg_1114 [1/1] 3.37ns
branch384:0  br label %._crit_edge152.i

ST_5: stg_1115 [1/1] 3.37ns
branch383:0  br label %._crit_edge152.i

ST_5: stg_1116 [1/1] 3.37ns
branch382:0  br label %._crit_edge152.i

ST_5: stg_1117 [1/1] 3.37ns
branch381:0  br label %._crit_edge152.i

ST_5: stg_1118 [1/1] 3.37ns
branch380:0  br label %._crit_edge152.i

ST_5: stg_1119 [1/1] 3.37ns
branch379:0  br label %._crit_edge152.i

ST_5: stg_1120 [1/1] 3.37ns
branch378:0  br label %._crit_edge152.i

ST_5: stg_1121 [1/1] 3.37ns
branch377:0  br label %._crit_edge152.i

ST_5: stg_1122 [1/1] 3.37ns
branch376:0  br label %._crit_edge152.i

ST_5: stg_1123 [1/1] 3.37ns
branch375:0  br label %._crit_edge152.i

ST_5: stg_1124 [1/1] 3.37ns
branch374:0  br label %._crit_edge152.i

ST_5: stg_1125 [1/1] 3.37ns
branch373:0  br label %._crit_edge152.i

ST_5: stg_1126 [1/1] 3.37ns
branch372:0  br label %._crit_edge152.i

ST_5: stg_1127 [1/1] 3.37ns
branch371:0  br label %._crit_edge152.i

ST_5: stg_1128 [1/1] 3.37ns
branch370:0  br label %._crit_edge152.i

ST_5: stg_1129 [1/1] 3.37ns
branch369:0  br label %._crit_edge152.i

ST_5: stg_1130 [1/1] 3.37ns
branch368:0  br label %._crit_edge152.i

ST_5: stg_1131 [1/1] 3.37ns
branch367:0  br label %._crit_edge152.i

ST_5: stg_1132 [1/1] 3.37ns
branch366:0  br label %._crit_edge152.i

ST_5: stg_1133 [1/1] 3.37ns
branch365:0  br label %._crit_edge152.i

ST_5: stg_1134 [1/1] 3.37ns
branch364:0  br label %._crit_edge152.i

ST_5: stg_1135 [1/1] 3.37ns
branch363:0  br label %._crit_edge152.i

ST_5: stg_1136 [1/1] 3.37ns
branch362:0  br label %._crit_edge152.i

ST_5: stg_1137 [1/1] 3.37ns
branch361:0  br label %._crit_edge152.i

ST_5: stg_1138 [1/1] 3.37ns
branch419:0  br label %._crit_edge152.i

ST_5: tmpi_out_V [1/1] 0.00ns
._crit_edge152.i:0  %tmpi_out_V = phi i16 [ 0, %3 ], [ %p_Result_238_load, %branch361 ], [ %p_Result_237_load, %branch362 ], [ %p_Result_236_load, %branch363 ], [ %p_Result_235_load, %branch364 ], [ %p_Result_234_load, %branch365 ], [ %p_Result_233_load, %branch366 ], [ %p_Result_232_load, %branch367 ], [ %p_Result_231_load, %branch368 ], [ %p_Result_230_load, %branch369 ], [ %p_Result_229_load, %branch370 ], [ %p_Result_228_load, %branch371 ], [ %p_Result_227_load, %branch372 ], [ %p_Result_226_load, %branch373 ], [ %p_Result_225_load, %branch374 ], [ %p_Result_224_load, %branch375 ], [ %p_Result_223_load, %branch376 ], [ %p_Result_222_load, %branch377 ], [ %p_Result_221_load, %branch378 ], [ %p_Result_220_load, %branch379 ], [ %p_Result_219_load, %branch380 ], [ %p_Result_218_load, %branch381 ], [ %p_Result_217_load, %branch382 ], [ %p_Result_216_load, %branch383 ], [ %p_Result_215_load, %branch384 ], [ %p_Result_214_load, %branch385 ], [ %p_Result_213_load, %branch386 ], [ %p_Result_212_load, %branch387 ], [ %p_Result_211_load, %branch388 ], [ %p_Result_210_load, %branch389 ], [ %p_Result_209_load, %branch390 ], [ %p_Result_208_load, %branch391 ], [ %p_Result_207_load, %branch392 ], [ %p_Result_206_load, %branch393 ], [ %p_Result_205_load, %branch394 ], [ %p_Result_204_load, %branch395 ], [ %p_Result_203_load, %branch396 ], [ %p_Result_202_load, %branch397 ], [ %p_Result_201_load, %branch398 ], [ %p_Result_200_load, %branch399 ], [ %p_Result_199_load, %branch400 ], [ %p_Result_198_load, %branch401 ], [ %p_Result_197_load, %branch402 ], [ %p_Result_196_load, %branch403 ], [ %p_Result_195_load, %branch404 ], [ %p_Result_194_load, %branch405 ], [ %p_Result_193_load, %branch406 ], [ %p_Result_192_load, %branch407 ], [ %p_Result_191_load, %branch408 ], [ %p_Result_190_load, %branch409 ], [ %p_Result_189_load, %branch410 ], [ %p_Result_188_load, %branch411 ], [ %p_Result_187_load, %branch412 ], [ %p_Result_186_load, %branch413 ], [ %p_Result_185_load, %branch414 ], [ %p_Result_184_load, %branch415 ], [ %p_Result_183_load, %branch416 ], [ %p_Result_182_load, %branch417 ], [ %p_Result_181_load, %branch418 ], [ %p_Result_180_load, %branch419 ], [ %p_Result_239_load, %4 ]

ST_5: tmp_73 [1/1] 0.00ns
._crit_edge152.i:1  %tmp_73 = trunc i16 %nb_eol_loc to i7

ST_5: tmp_11 [1/1] 1.37ns
._crit_edge152.i:2  %tmp_11 = or i7 %tmp_73, %cur_trans2_0_i

ST_5: tmp_13 [1/1] 0.00ns
._crit_edge152.i:3  %tmp_13 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %nb_eol_loc, i32 7, i32 15)

ST_5: tmp_14 [1/1] 0.00ns
._crit_edge152.i:4  %tmp_14 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %tmp_13, i7 %tmp_11)

ST_5: tmp_15 [1/1] 2.28ns
._crit_edge152.i:5  %tmp_15 = icmp eq i16 %tmp_14, 0

ST_5: tmp_16 [1/1] 1.97ns
._crit_edge152.i:6  %tmp_16 = icmp eq i7 %cur_trans2_0_i, 63

ST_5: tmp_17 [1/1] 1.96ns
._crit_edge152.i:7  %tmp_17 = add i16 %nb_eol_loc, 1

ST_5: tmp_17_nb_eol_new [1/1] 1.37ns
._crit_edge152.i:8  %tmp_17_nb_eol_new = select i1 %tmp_16, i16 %tmp_17, i16 %nb_eol_new

ST_5: tmp_17_nb_eol_loc [1/1] 1.37ns
._crit_edge152.i:9  %tmp_17_nb_eol_loc = select i1 %tmp_16, i16 %tmp_17, i16 %nb_eol_loc

ST_5: empty_7 [1/1] 0.00ns
._crit_edge152.i:10  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str3, i32 %tmp_8)

ST_5: stg_1150 [1/1] 0.00ns
._crit_edge152.i:11  br label %.preheader132.i


 <State 6>: 1.57ns
ST_6: buff_full1_flag_2 [1/1] 0.00ns
.loopexit133.i:0  %buff_full1_flag_2 = phi i1 [ false, %.new ], [ true, %.preheader132.i ]

ST_6: nb_eol_new_2 [1/1] 0.00ns
.loopexit133.i:1  %nb_eol_new_2 = phi i16 [ undef, %.new ], [ %nb_eol_new, %.preheader132.i ]

ST_6: nb_eol_loc_2 [1/1] 0.00ns
.loopexit133.i:2  %nb_eol_loc_2 = phi i16 [ %nb_eol_load, %.new ], [ %nb_eol_loc, %.preheader132.i ]

ST_6: buff_full1_load_1 [1/1] 0.00ns
.loopexit133.i:3  %buff_full1_load_1 = phi i1 [ %buff_full1_load, %.new ], [ false, %.preheader132.i ]

ST_6: p_086_1_i [1/1] 0.00ns
.loopexit133.i:4  %p_086_1_i = phi i16 [ 0, %.new ], [ %p_086_0_i, %.preheader132.i ]

ST_6: sof_2_i [1/1] 0.00ns
.loopexit133.i:5  %sof_2_i = phi i1 [ false, %.new ], [ %sof_0_i, %.preheader132.i ]

ST_6: buff_full2_load [1/1] 0.00ns
.loopexit133.i:6  %buff_full2_load = load i1* @buff_full2, align 1

ST_6: stg_1158 [1/1] 1.57ns
.loopexit133.i:7  br i1 %buff_full2_load, label %.preheader.i, label %.loopexit.i


 <State 7>: 5.34ns
ST_7: nb_eol_flag_3 [1/1] 0.00ns
.preheader.i:0  %nb_eol_flag_3 = phi i1 [ %p_nb_eol_flag_3, %._crit_edge154.i ], [ %buff_full1_flag_2, %.loopexit133.i ]

ST_7: nb_eol_new_3 [1/1] 0.00ns
.preheader.i:1  %nb_eol_new_3 = phi i16 [ %tmp_26_nb_eol_new_3, %._crit_edge154.i ], [ %nb_eol_new_2, %.loopexit133.i ]

ST_7: nb_eol_loc_3 [1/1] 0.00ns
.preheader.i:2  %nb_eol_loc_3 = phi i16 [ %tmp_26_nb_eol_loc_3, %._crit_edge154.i ], [ %nb_eol_loc_2, %.loopexit133.i ]

ST_7: p_086_2_i [1/1] 0.00ns
.preheader.i:3  %p_086_2_i = phi i16 [ %tmpi_out_V_1, %._crit_edge154.i ], [ %p_086_1_i, %.loopexit133.i ]

ST_7: sof_3_i [1/1] 0.00ns
.preheader.i:4  %sof_3_i = phi i1 [ %tmp_23, %._crit_edge154.i ], [ %sof_2_i, %.loopexit133.i ]

ST_7: cur_trans3_0_i [1/1] 0.00ns
.preheader.i:5  %cur_trans3_0_i = phi i7 [ %cur_trans3, %._crit_edge154.i ], [ 0, %.loopexit133.i ]

ST_7: exitcond_i [1/1] 1.97ns
.preheader.i:6  %exitcond_i = icmp eq i7 %cur_trans3_0_i, -64

ST_7: cur_trans3 [1/1] 1.72ns
.preheader.i:7  %cur_trans3 = add i7 %cur_trans3_0_i, 1

ST_7: stg_1167 [1/1] 1.57ns
.preheader.i:8  br i1 %exitcond_i, label %.loopexit.i, label %5

ST_7: empty_8 [1/1] 0.00ns
:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_7: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

ST_7: stg_1170 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: tmp_4 [1/1] 1.97ns
:3  %tmp_4 = icmp ult i7 %cur_trans3_0_i, 60

ST_7: stg_1172 [1/1] 3.37ns
:4  br i1 %tmp_4, label %6, label %._crit_edge154.i

ST_7: tmp_72 [1/1] 0.00ns
:0  %tmp_72 = trunc i7 %cur_trans3_0_i to i6

ST_7: stg_1174 [1/1] 3.37ns
:1  switch i6 %tmp_72, label %branch599 [
    i6 0, label %._crit_edge154.i
    i6 1, label %branch541
    i6 2, label %branch542
    i6 3, label %branch543
    i6 4, label %branch544
    i6 5, label %branch545
    i6 6, label %branch546
    i6 7, label %branch547
    i6 8, label %branch548
    i6 9, label %branch549
    i6 10, label %branch550
    i6 11, label %branch551
    i6 12, label %branch552
    i6 13, label %branch553
    i6 14, label %branch554
    i6 15, label %branch555
    i6 16, label %branch556
    i6 17, label %branch557
    i6 18, label %branch558
    i6 19, label %branch559
    i6 20, label %branch560
    i6 21, label %branch561
    i6 22, label %branch562
    i6 23, label %branch563
    i6 24, label %branch564
    i6 25, label %branch565
    i6 26, label %branch566
    i6 27, label %branch567
    i6 28, label %branch568
    i6 29, label %branch569
    i6 30, label %branch570
    i6 31, label %branch571
    i6 -32, label %branch572
    i6 -31, label %branch573
    i6 -30, label %branch574
    i6 -29, label %branch575
    i6 -28, label %branch576
    i6 -27, label %branch577
    i6 -26, label %branch578
    i6 -25, label %branch579
    i6 -24, label %branch580
    i6 -23, label %branch581
    i6 -22, label %branch582
    i6 -21, label %branch583
    i6 -20, label %branch584
    i6 -19, label %branch585
    i6 -18, label %branch586
    i6 -17, label %branch587
    i6 -16, label %branch588
    i6 -15, label %branch589
    i6 -14, label %branch590
    i6 -13, label %branch591
    i6 -12, label %branch592
    i6 -11, label %branch593
    i6 -10, label %branch594
    i6 -9, label %branch595
    i6 -8, label %branch596
    i6 -7, label %branch597
    i6 -6, label %branch598
  ]

ST_7: stg_1175 [1/1] 3.37ns
branch598:0  br label %._crit_edge154.i

ST_7: stg_1176 [1/1] 3.37ns
branch597:0  br label %._crit_edge154.i

ST_7: stg_1177 [1/1] 3.37ns
branch596:0  br label %._crit_edge154.i

ST_7: stg_1178 [1/1] 3.37ns
branch595:0  br label %._crit_edge154.i

ST_7: stg_1179 [1/1] 3.37ns
branch594:0  br label %._crit_edge154.i

ST_7: stg_1180 [1/1] 3.37ns
branch593:0  br label %._crit_edge154.i

ST_7: stg_1181 [1/1] 3.37ns
branch592:0  br label %._crit_edge154.i

ST_7: stg_1182 [1/1] 3.37ns
branch591:0  br label %._crit_edge154.i

ST_7: stg_1183 [1/1] 3.37ns
branch590:0  br label %._crit_edge154.i

ST_7: stg_1184 [1/1] 3.37ns
branch589:0  br label %._crit_edge154.i

ST_7: stg_1185 [1/1] 3.37ns
branch588:0  br label %._crit_edge154.i

ST_7: stg_1186 [1/1] 3.37ns
branch587:0  br label %._crit_edge154.i

ST_7: stg_1187 [1/1] 3.37ns
branch586:0  br label %._crit_edge154.i

ST_7: stg_1188 [1/1] 3.37ns
branch585:0  br label %._crit_edge154.i

ST_7: stg_1189 [1/1] 3.37ns
branch584:0  br label %._crit_edge154.i

ST_7: stg_1190 [1/1] 3.37ns
branch583:0  br label %._crit_edge154.i

ST_7: stg_1191 [1/1] 3.37ns
branch582:0  br label %._crit_edge154.i

ST_7: stg_1192 [1/1] 3.37ns
branch581:0  br label %._crit_edge154.i

ST_7: stg_1193 [1/1] 3.37ns
branch580:0  br label %._crit_edge154.i

ST_7: stg_1194 [1/1] 3.37ns
branch579:0  br label %._crit_edge154.i

ST_7: stg_1195 [1/1] 3.37ns
branch578:0  br label %._crit_edge154.i

ST_7: stg_1196 [1/1] 3.37ns
branch577:0  br label %._crit_edge154.i

ST_7: stg_1197 [1/1] 3.37ns
branch576:0  br label %._crit_edge154.i

ST_7: stg_1198 [1/1] 3.37ns
branch575:0  br label %._crit_edge154.i

ST_7: stg_1199 [1/1] 3.37ns
branch574:0  br label %._crit_edge154.i

ST_7: stg_1200 [1/1] 3.37ns
branch573:0  br label %._crit_edge154.i

ST_7: stg_1201 [1/1] 3.37ns
branch572:0  br label %._crit_edge154.i

ST_7: stg_1202 [1/1] 3.37ns
branch571:0  br label %._crit_edge154.i

ST_7: stg_1203 [1/1] 3.37ns
branch570:0  br label %._crit_edge154.i

ST_7: stg_1204 [1/1] 3.37ns
branch569:0  br label %._crit_edge154.i

ST_7: stg_1205 [1/1] 3.37ns
branch568:0  br label %._crit_edge154.i

ST_7: stg_1206 [1/1] 3.37ns
branch567:0  br label %._crit_edge154.i

ST_7: stg_1207 [1/1] 3.37ns
branch566:0  br label %._crit_edge154.i

ST_7: stg_1208 [1/1] 3.37ns
branch565:0  br label %._crit_edge154.i

ST_7: stg_1209 [1/1] 3.37ns
branch564:0  br label %._crit_edge154.i

ST_7: stg_1210 [1/1] 3.37ns
branch563:0  br label %._crit_edge154.i

ST_7: stg_1211 [1/1] 3.37ns
branch562:0  br label %._crit_edge154.i

ST_7: stg_1212 [1/1] 3.37ns
branch561:0  br label %._crit_edge154.i

ST_7: stg_1213 [1/1] 3.37ns
branch560:0  br label %._crit_edge154.i

ST_7: stg_1214 [1/1] 3.37ns
branch559:0  br label %._crit_edge154.i

ST_7: stg_1215 [1/1] 3.37ns
branch558:0  br label %._crit_edge154.i

ST_7: stg_1216 [1/1] 3.37ns
branch557:0  br label %._crit_edge154.i

ST_7: stg_1217 [1/1] 3.37ns
branch556:0  br label %._crit_edge154.i

ST_7: stg_1218 [1/1] 3.37ns
branch555:0  br label %._crit_edge154.i

ST_7: stg_1219 [1/1] 3.37ns
branch554:0  br label %._crit_edge154.i

ST_7: stg_1220 [1/1] 3.37ns
branch553:0  br label %._crit_edge154.i

ST_7: stg_1221 [1/1] 3.37ns
branch552:0  br label %._crit_edge154.i

ST_7: stg_1222 [1/1] 3.37ns
branch551:0  br label %._crit_edge154.i

ST_7: stg_1223 [1/1] 3.37ns
branch550:0  br label %._crit_edge154.i

ST_7: stg_1224 [1/1] 3.37ns
branch549:0  br label %._crit_edge154.i

ST_7: stg_1225 [1/1] 3.37ns
branch548:0  br label %._crit_edge154.i

ST_7: stg_1226 [1/1] 3.37ns
branch547:0  br label %._crit_edge154.i

ST_7: stg_1227 [1/1] 3.37ns
branch546:0  br label %._crit_edge154.i

ST_7: stg_1228 [1/1] 3.37ns
branch545:0  br label %._crit_edge154.i

ST_7: stg_1229 [1/1] 3.37ns
branch544:0  br label %._crit_edge154.i

ST_7: stg_1230 [1/1] 3.37ns
branch543:0  br label %._crit_edge154.i

ST_7: stg_1231 [1/1] 3.37ns
branch542:0  br label %._crit_edge154.i

ST_7: stg_1232 [1/1] 3.37ns
branch541:0  br label %._crit_edge154.i

ST_7: stg_1233 [1/1] 3.37ns
branch599:0  br label %._crit_edge154.i

ST_7: tmpi_out_V_1 [1/1] 0.00ns
._crit_edge154.i:0  %tmpi_out_V_1 = phi i16 [ 0, %5 ], [ %p_Result_178_load, %branch541 ], [ %p_Result_177_load, %branch542 ], [ %p_Result_176_load, %branch543 ], [ %p_Result_175_load, %branch544 ], [ %p_Result_174_load, %branch545 ], [ %p_Result_173_load, %branch546 ], [ %p_Result_172_load, %branch547 ], [ %p_Result_171_load, %branch548 ], [ %p_Result_170_load, %branch549 ], [ %p_Result_169_load, %branch550 ], [ %p_Result_168_load, %branch551 ], [ %p_Result_167_load, %branch552 ], [ %p_Result_166_load, %branch553 ], [ %p_Result_165_load, %branch554 ], [ %p_Result_164_load, %branch555 ], [ %p_Result_163_load, %branch556 ], [ %p_Result_162_load, %branch557 ], [ %p_Result_161_load, %branch558 ], [ %p_Result_160_load, %branch559 ], [ %p_Result_159_load, %branch560 ], [ %p_Result_158_load, %branch561 ], [ %p_Result_157_load, %branch562 ], [ %p_Result_156_load, %branch563 ], [ %p_Result_155_load, %branch564 ], [ %p_Result_154_load, %branch565 ], [ %p_Result_153_load, %branch566 ], [ %p_Result_152_load, %branch567 ], [ %p_Result_151_load, %branch568 ], [ %p_Result_150_load, %branch569 ], [ %p_Result_149_load, %branch570 ], [ %p_Result_148_load, %branch571 ], [ %p_Result_147_load, %branch572 ], [ %p_Result_146_load, %branch573 ], [ %p_Result_145_load, %branch574 ], [ %p_Result_144_load, %branch575 ], [ %p_Result_143_load, %branch576 ], [ %p_Result_142_load, %branch577 ], [ %p_Result_141_load, %branch578 ], [ %p_Result_140_load, %branch579 ], [ %p_Result_139_load, %branch580 ], [ %p_Result_138_load, %branch581 ], [ %p_Result_137_load, %branch582 ], [ %p_Result_136_load, %branch583 ], [ %p_Result_135_load, %branch584 ], [ %p_Result_134_load, %branch585 ], [ %p_Result_133_load, %branch586 ], [ %p_Result_132_load, %branch587 ], [ %p_Result_131_load, %branch588 ], [ %p_Result_130_load, %branch589 ], [ %p_Result_129_load, %branch590 ], [ %p_Result_128_load, %branch591 ], [ %p_Result_127_load, %branch592 ], [ %p_Result_126_load, %branch593 ], [ %p_Result_125_load, %branch594 ], [ %p_Result_124_load, %branch595 ], [ %p_Result_123_load, %branch596 ], [ %p_Result_122_load, %branch597 ], [ %p_Result_121_load, %branch598 ], [ %p_Result_120_load, %branch599 ], [ %p_Result_179_load, %6 ]

ST_7: tmp_74 [1/1] 0.00ns
._crit_edge154.i:1  %tmp_74 = trunc i16 %nb_eol_loc_3 to i7

ST_7: tmp_19 [1/1] 1.37ns
._crit_edge154.i:2  %tmp_19 = or i7 %tmp_74, %cur_trans3_0_i

ST_7: tmp_21 [1/1] 0.00ns
._crit_edge154.i:3  %tmp_21 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %nb_eol_loc_3, i32 7, i32 15)

ST_7: tmp_22 [1/1] 0.00ns
._crit_edge154.i:4  %tmp_22 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %tmp_21, i7 %tmp_19)

ST_7: tmp_23 [1/1] 2.28ns
._crit_edge154.i:5  %tmp_23 = icmp eq i16 %tmp_22, 0

ST_7: tmp_24 [1/1] 1.97ns
._crit_edge154.i:6  %tmp_24 = icmp eq i7 %cur_trans3_0_i, 63

ST_7: tmp_25 [1/1] 1.96ns
._crit_edge154.i:7  %tmp_25 = add i16 %nb_eol_loc_3, 1

ST_7: p_nb_eol_flag_3 [1/1] 1.37ns
._crit_edge154.i:8  %p_nb_eol_flag_3 = or i1 %tmp_24, %nb_eol_flag_3

ST_7: tmp_26_nb_eol_new_3 [1/1] 1.37ns
._crit_edge154.i:9  %tmp_26_nb_eol_new_3 = select i1 %tmp_24, i16 %tmp_25, i16 %nb_eol_new_3

ST_7: tmp_26_nb_eol_loc_3 [1/1] 1.37ns
._crit_edge154.i:10  %tmp_26_nb_eol_loc_3 = select i1 %tmp_24, i16 %tmp_25, i16 %nb_eol_loc_3

ST_7: empty_9 [1/1] 0.00ns
._crit_edge154.i:11  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_2)

ST_7: stg_1246 [1/1] 0.00ns
._crit_edge154.i:12  br label %.preheader.i


 <State 8>: 5.02ns
ST_8: nb_eol_flag_5 [1/1] 0.00ns
.loopexit.i:0  %nb_eol_flag_5 = phi i1 [ %buff_full1_flag_2, %.loopexit133.i ], [ %nb_eol_flag_3, %.preheader.i ]

ST_8: nb_eol_new_5 [1/1] 0.00ns
.loopexit.i:1  %nb_eol_new_5 = phi i16 [ %nb_eol_new_2, %.loopexit133.i ], [ %nb_eol_new_3, %.preheader.i ]

ST_8: nb_eol_loc_5 [1/1] 0.00ns
.loopexit.i:2  %nb_eol_loc_5 = phi i16 [ %nb_eol_loc_2, %.loopexit133.i ], [ %nb_eol_loc_3, %.preheader.i ]

ST_8: buff_full2_flag_2 [1/1] 0.00ns
.loopexit.i:3  %buff_full2_flag_2 = phi i1 [ false, %.loopexit133.i ], [ true, %.preheader.i ]

ST_8: buff_full2_load_1 [1/1] 0.00ns
.loopexit.i:4  %buff_full2_load_1 = phi i1 [ %buff_full2_load, %.loopexit133.i ], [ false, %.preheader.i ]

ST_8: tmp_V [1/1] 0.00ns
.loopexit.i:5  %tmp_V = phi i16 [ %p_086_1_i, %.loopexit133.i ], [ %p_086_2_i, %.preheader.i ]

ST_8: sof_5_i [1/1] 0.00ns
.loopexit.i:6  %sof_5_i = phi i1 [ %sof_2_i, %.loopexit133.i ], [ %sof_3_i, %.preheader.i ]

ST_8: brmerge_i [1/1] 1.37ns
.loopexit.i:7  %brmerge_i = or i1 %buff_full1_load_1, %buff_full2_load_1

ST_8: stg_1255 [1/1] 0.00ns
.loopexit.i:8  br i1 %brmerge_i, label %.loopexit._crit_edge.i, label %._crit_edge157.i_ifconv

ST_8: stg_1256 [1/1] 0.00ns
.loopexit._crit_edge.i:0  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %dst_V_V, i16 %tmp_V)

ST_8: stg_1257 [1/1] 0.00ns
.loopexit._crit_edge.i:1  call void @_ssdm_op_Write.ap_auto.i1P(i1* %sof_sig, i1 %sof_5_i)

ST_8: stg_1258 [1/1] 0.00ns
.loopexit._crit_edge.i:2  br label %._crit_edge157.i_ifconv

ST_8: stg_1259 [1/1] 0.00ns
._crit_edge157.i_ifconv:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %dst_valid, i1 %brmerge_i)

ST_8: tmp_10 [1/1] 2.28ns
._crit_edge157.i_ifconv:1  %tmp_10 = icmp eq i16 %cur_trans_loc, 60

ST_8: not_buff_in_load [1/1] 1.37ns
._crit_edge157.i_ifconv:2  %not_buff_in_load = xor i1 %buff_in_load, true

ST_8: buff_full1_flag_2_s [1/1] 1.37ns
._crit_edge157.i_ifconv:3  %buff_full1_flag_2_s = and i1 %tmp_10, %not_buff_in_load

ST_8: buff_full1_flag_4 [1/1] 1.37ns
._crit_edge157.i_ifconv:4  %buff_full1_flag_4 = or i1 %buff_full1_flag_2, %buff_full1_flag_2_s

ST_8: p_buff_full2_flag_2 [1/1] 1.37ns
._crit_edge157.i_ifconv:5  %p_buff_full2_flag_2 = and i1 %tmp_10, %buff_in_load

ST_8: buff_full2_flag_4 [1/1] 1.37ns
._crit_edge157.i_ifconv:6  %buff_full2_flag_4 = or i1 %buff_full2_flag_2, %p_buff_full2_flag_2

ST_8: tmp_12 [1/1] 2.28ns
._crit_edge157.i_ifconv:7  %tmp_12 = icmp eq i16 %nb_eol_loc_5, 339

ST_8: stg_1267 [1/1] 0.00ns
._crit_edge157.i_ifconv:8  br i1 %buff_full2_flag_4, label %mergeST737, label %._crit_edge161.i.new738

ST_8: stg_1268 [1/1] 0.00ns
mergeST737:0  store i1 %p_buff_full2_flag_2, i1* @buff_full2, align 1

ST_8: stg_1269 [1/1] 0.00ns
mergeST737:1  br label %._crit_edge161.i.new738

ST_8: stg_1270 [1/1] 0.00ns
._crit_edge161.i.new738:0  br i1 %buff_full1_flag_4, label %mergeST734, label %._crit_edge161.i.new

ST_8: stg_1271 [1/1] 0.00ns
mergeST734:0  store i1 %buff_full1_flag_2_s, i1* @buff_full1, align 1

ST_8: stg_1272 [1/1] 0.00ns
mergeST734:1  br label %._crit_edge161.i.new

ST_8: tmp1 [1/1] 1.37ns
._crit_edge161.i.new:0  %tmp1 = or i1 %cur_trans_flag, %tmp_12

ST_8: p_cur_trans_flag_2 [1/1] 1.37ns
._crit_edge161.i.new:1  %p_cur_trans_flag_2 = or i1 %tmp1, %tmp_10

ST_8: tmp_20 [1/1] 1.37ns
._crit_edge161.i.new:2  %tmp_20 = or i1 %tmp_12, %tmp_10

ST_8: p_cur_trans_new_2 [1/1] 1.37ns
._crit_edge161.i.new:3  %p_cur_trans_new_2 = select i1 %tmp_20, i16 0, i16 %cur_trans_new

ST_8: p_buff_in_new_demorgan [1/1] 1.37ns
._crit_edge161.i.new:4  %p_buff_in_new_demorgan = or i1 %buff_in_load, %tmp_12

ST_8: p_buff_in_new [1/1] 1.37ns
._crit_edge161.i.new:5  %p_buff_in_new = xor i1 %p_buff_in_new_demorgan, true

ST_8: p_nb_eol_flag_5 [1/1] 1.37ns
._crit_edge161.i.new:6  %p_nb_eol_flag_5 = or i1 %tmp_12, %nb_eol_flag_5

ST_8: p_nb_eol_new_5 [1/1] 1.37ns
._crit_edge161.i.new:7  %p_nb_eol_new_5 = select i1 %tmp_12, i16 0, i16 %nb_eol_new_5

ST_8: stg_1281 [1/1] 0.00ns
._crit_edge161.i.new:8  br i1 %p_nb_eol_flag_5, label %mergeST735, label %hls_cropping.exit.new736

ST_8: stg_1282 [1/1] 0.00ns
mergeST735:0  store i16 %p_nb_eol_new_5, i16* @nb_eol, align 2

ST_8: stg_1283 [1/1] 0.00ns
mergeST735:1  br label %hls_cropping.exit.new736

ST_8: stg_1284 [1/1] 0.00ns
hls_cropping.exit.new736:0  br i1 %tmp_20, label %mergeST732, label %hls_cropping.exit.new733

ST_8: stg_1285 [1/1] 0.00ns
mergeST732:0  store i1 %p_buff_in_new, i1* @buff_in, align 1

ST_8: stg_1286 [1/1] 0.00ns
mergeST732:1  br label %hls_cropping.exit.new733

ST_8: stg_1287 [1/1] 0.00ns
hls_cropping.exit.new733:0  br i1 %p_cur_trans_flag_2, label %mergeST731, label %hls_cropping.exit.new

ST_8: stg_1288 [1/1] 0.00ns
mergeST731:0  store i16 %p_cur_trans_new_2, i16* @cur_trans, align 2

ST_8: stg_1289 [1/1] 0.00ns
mergeST731:1  br label %hls_cropping.exit.new

ST_8: stg_1290 [1/1] 0.00ns
hls_cropping.exit.new:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
