[2025-09-17 00:56:33] START suite=qualcomm_srv trace=srv719_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv719_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2778921 heartbeat IPC: 3.599 cumulative IPC: 3.599 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5347827 heartbeat IPC: 3.893 cumulative IPC: 3.74 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5347827 cumulative IPC: 3.74 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5347827 cumulative IPC: 3.74 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14566936 heartbeat IPC: 1.085 cumulative IPC: 1.085 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 23860830 heartbeat IPC: 1.076 cumulative IPC: 1.08 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 32947440 heartbeat IPC: 1.101 cumulative IPC: 1.087 (Simulation time: 00 hr 04 min 37 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 42088572 heartbeat IPC: 1.094 cumulative IPC: 1.089 (Simulation time: 00 hr 05 min 49 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 51135347 heartbeat IPC: 1.105 cumulative IPC: 1.092 (Simulation time: 00 hr 06 min 59 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 60174352 heartbeat IPC: 1.106 cumulative IPC: 1.094 (Simulation time: 00 hr 08 min 12 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv719_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000020 cycles: 69211766 heartbeat IPC: 1.107 cumulative IPC: 1.096 (Simulation time: 00 hr 09 min 17 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 78162132 heartbeat IPC: 1.117 cumulative IPC: 1.099 (Simulation time: 00 hr 10 min 28 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 87176404 heartbeat IPC: 1.109 cumulative IPC: 1.1 (Simulation time: 00 hr 11 min 42 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 90927100 cumulative IPC: 1.1 (Simulation time: 00 hr 12 min 49 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 90927100 cumulative IPC: 1.1 (Simulation time: 00 hr 12 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv719_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.1 instructions: 100000001 cycles: 90927100
CPU 0 Branch Prediction Accuracy: 92.54% MPKI: 13.5 Average ROB Occupancy at Mispredict: 29.79
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0666
BRANCH_INDIRECT: 0.3281
BRANCH_CONDITIONAL: 11.88
BRANCH_DIRECT_CALL: 0.3916
BRANCH_INDIRECT_CALL: 0.4701
BRANCH_RETURN: 0.3687


====Backend Stall Breakdown====
ROB_STALL: 200793
LQ_STALL: 0
SQ_STALL: 853283


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 50.032433
REPLAY_LOAD: 33.01938
NON_REPLAY_LOAD: 16.187769

== Total ==
ADDR_TRANS: 46280
REPLAY_LOAD: 34076
NON_REPLAY_LOAD: 120437

== Counts ==
ADDR_TRANS: 925
REPLAY_LOAD: 1032
NON_REPLAY_LOAD: 7440

cpu0->cpu0_STLB TOTAL        ACCESS:    2064543 HIT:    2026830 MISS:      37713 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2064543 HIT:    2026830 MISS:      37713 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 124.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9582169 HIT:    8645471 MISS:     936698 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7769822 HIT:    6968952 MISS:     800870 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     593123 HIT:     517674 MISS:      75449 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1141648 HIT:    1132812 MISS:       8836 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      77576 HIT:      26033 MISS:      51543 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14848657 HIT:    7481741 MISS:    7366916 MSHR_MERGE:    1806358
cpu0->cpu0_L1I LOAD         ACCESS:   14848657 HIT:    7481741 MISS:    7366916 MSHR_MERGE:    1806358
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.08 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29508389 HIT:   24937861 MISS:    4570528 MSHR_MERGE:    1690563
cpu0->cpu0_L1D LOAD         ACCESS:   16443660 HIT:   13716880 MISS:    2726780 MSHR_MERGE:     517514
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12976223 HIT:   11210179 MISS:    1766044 MSHR_MERGE:    1172921
cpu0->cpu0_L1D TRANSLATION  ACCESS:      88506 HIT:      10802 MISS:      77704 MSHR_MERGE:        128
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 18.71 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12214922 HIT:   10163187 MISS:    2051735 MSHR_MERGE:    1031742
cpu0->cpu0_ITLB LOAD         ACCESS:   12214922 HIT:   10163187 MISS:    2051735 MSHR_MERGE:    1031742
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.576 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28026305 HIT:   26606175 MISS:    1420130 MSHR_MERGE:     375580
cpu0->cpu0_DTLB LOAD         ACCESS:   28026305 HIT:   26606175 MISS:    1420130 MSHR_MERGE:     375580
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.846 cycles
cpu0->LLC TOTAL        ACCESS:    1063969 HIT:     986925 MISS:      77044 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     800870 HIT:     744266 MISS:      56604 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      75449 HIT:      70966 MISS:       4483 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     136107 HIT:     135726 MISS:        381 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      51543 HIT:      35967 MISS:      15576 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.08 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        569
  ROW_BUFFER_MISS:      76094
  AVG DBUS CONGESTED CYCLE: 4.172
Channel 0 WQ ROW_BUFFER_HIT:        542
  ROW_BUFFER_MISS:       4447
  FULL:          0
Channel 0 REFRESHES ISSUED:       7577

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       479712       595250        81121         9186
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           26         6305         3425         1765
  STLB miss resolved @ L2C                0         3445         6886         7230         5049
  STLB miss resolved @ LLC                0         1864         8224        16399        11390
  STLB miss resolved @ MEM                0            3         2200         8314        12233

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             189497        48380      1381125       123074          346
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6         1758         1950           37
  STLB miss resolved @ L2C                0         1896        11248         2511           25
  STLB miss resolved @ LLC                0          787         5515         3262           68
  STLB miss resolved @ MEM                0            0          426          467          123
[2025-09-17 01:09:22] END   suite=qualcomm_srv trace=srv719_ap (rc=0)
