--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml MouseHandler.twx MouseHandler.ncd -o MouseHandler.twr
MouseHandler.pcf -ucf MouseHandler.ucf

Design file:              MouseHandler.ncd
Physical constraint file: MouseHandler.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ps2_c       |    3.327(R)|   -1.452(R)|clk_BUFGP         |   0.000|
            |    2.740(F)|   -0.980(F)|clk_BUFGP         |   0.000|
ps2_d       |    2.935(R)|   -1.138(R)|clk_BUFGP         |   0.000|
            |    1.865(F)|   -0.285(F)|clk_BUFGP         |   0.000|
rst         |    3.724(R)|   -1.242(R)|clk_BUFGP         |   0.000|
            |    3.533(F)|   -1.527(F)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Botones<0>  |    9.670(R)|clk_BUFGP         |   0.000|
Botones<1>  |    9.361(R)|clk_BUFGP         |   0.000|
Botones<2>  |    9.139(R)|clk_BUFGP         |   0.000|
XMouseVGA<0>|    8.174(R)|clk_BUFGP         |   0.000|
XMouseVGA<1>|    7.883(R)|clk_BUFGP         |   0.000|
XMouseVGA<2>|    7.932(R)|clk_BUFGP         |   0.000|
XMouseVGA<3>|    8.175(R)|clk_BUFGP         |   0.000|
XMouseVGA<4>|    8.164(R)|clk_BUFGP         |   0.000|
XMouseVGA<5>|    8.169(R)|clk_BUFGP         |   0.000|
XMouseVGA<6>|    8.182(R)|clk_BUFGP         |   0.000|
XMouseVGA<7>|    8.499(R)|clk_BUFGP         |   0.000|
XMouseVGA<8>|    8.172(R)|clk_BUFGP         |   0.000|
XMouseVGA<9>|    8.428(R)|clk_BUFGP         |   0.000|
YMouseVGA<0>|    8.710(R)|clk_BUFGP         |   0.000|
YMouseVGA<1>|    8.179(R)|clk_BUFGP         |   0.000|
YMouseVGA<2>|    8.176(R)|clk_BUFGP         |   0.000|
YMouseVGA<3>|    8.165(R)|clk_BUFGP         |   0.000|
YMouseVGA<4>|    8.154(R)|clk_BUFGP         |   0.000|
YMouseVGA<5>|    7.872(R)|clk_BUFGP         |   0.000|
YMouseVGA<6>|    8.166(R)|clk_BUFGP         |   0.000|
YMouseVGA<7>|    8.682(R)|clk_BUFGP         |   0.000|
YMouseVGA<8>|    7.886(R)|clk_BUFGP         |   0.000|
YMouseVGA<9>|    7.882(R)|clk_BUFGP         |   0.000|
ps2_c       |   13.275(R)|clk_BUFGP         |   0.000|
ps2_d       |   13.212(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.383|    4.664|    4.677|    5.773|
---------------+---------+---------+---------+---------+


Analysis completed Sat Mar 29 20:10:05 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



