==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_out.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/cnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:57 . Memory (MB): peak = 187.234 ; gain = 95.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:57 . Memory (MB): peak = 187.234 ; gain = 95.762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:02:14 . Memory (MB): peak = 435.754 ; gain = 344.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_lp/dense_out.cpp:22) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:02:15 . Memory (MB): peak = 505.758 ; gain = 414.285
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter1_Loop' (cnn_ap_lp/conv_1.cpp:15) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<15, 7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<15, 7>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<15, 7>' completely with a factor of 17.
INFO: [XFORM 203-501] Unrolling loop 'Filter1_Loop' (cnn_ap_lp/conv_1.cpp:15) in function 'conv_1' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (cnn_ap_lp/conv_1.cpp:19) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn_ap_lp/conv_1.cpp:22) in function 'conv_1' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'conv_1_input.V' (cnn_ap_lp/cnn.cpp:19) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_1_out.V' (cnn_ap_lp/cnn.cpp:32) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_input.V' (cnn_ap_lp/cnn.cpp:19) in dimension 2 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_1_out.V' (cnn_ap_lp/cnn.cpp:32) in dimension 3 with a cyclic factor 3.
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_lp/dense_out.cpp:22) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<15, 7>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_2.cpp:34:21) to (cnn_ap_lp/conv_2.cpp:34:21) in function 'conv_2'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:34:13) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 118 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:14:36) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 118 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/cnn.cpp:26:4) to (cnn_ap_lp/cnn.cpp:27:4) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/cnn.cpp:70:33) to (cnn_ap_lp/cnn.cpp:69:25) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:02:19 . Memory (MB): peak = 659.121 ; gain = 567.648
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn_ap_lp/conv_1.cpp:12:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_lp/conv_1.cpp:9:6) in function 'conv_1'.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<15, 7>' to 'exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:02:23 . Memory (MB): peak = 791.422 ; gain = 699.949
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<15, 7>' to 'exp_15_7_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter1_Loop'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 145.011 seconds; current allocated memory: 715.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.801 seconds; current allocated memory: 720.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.937 seconds; current allocated memory: 722.008 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 722.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 723.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 723.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 724.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 724.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 724.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 724.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 724.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 725.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 725.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 725.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<15, 7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 725.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 725.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 726.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 726.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 726.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 726.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 727.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.532 seconds; current allocated memory: 730.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_V' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_bias_V' to 'conv_1_conv_1_biacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dcmp_64ns_64ns_1_2_1' to 'cnn_dcmp_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_urem_5ns_3ns_3_9_1' to 'cnn_urem_5ns_3ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_9s_24_1_1' to 'cnn_mul_mul_14s_9fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_9s_14s_24_1_1' to 'cnn_mul_mul_9s_14g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_9fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_9s_14g8j': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_5ns_3ns_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 1.184 seconds; current allocated memory: 739.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_787_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 6.023 seconds; current allocated memory: 744.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V' to 'conv_2_conv_2_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_bias_V' to 'conv_2_conv_2_biaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_10s_14s_25_1_1' to 'cnn_mul_mul_10s_1jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_10s_1jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 1.027 seconds; current allocated memory: 745.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 746.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 746.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_weights_V' to 'dense_1_dense_1_wkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_bias_V' to 'dense_1_dense_1_blbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9s_14s_22ns_22_1_1' to 'cnn_mac_muladd_9smb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9smb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 747.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V' to 'dense_2_dense_2_wncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_bias_V' to 'dense_2_dense_2_bocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9s_13ns_22ns_22_1_1' to 'cnn_mac_muladd_9spcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9spcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 747.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_f_x_lsb_table_V' to 'exp_15_7_s_f_x_lsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_2_m_1_tabl' to 'exp_15_7_s_exp_x_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_1_table_V' to 'exp_15_7_s_exp_x_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_15_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 748.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_sdiv_22ns_14s_14_26_seq_1' to 'cnn_sdiv_22ns_14stde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_sdiv_22ns_14stde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 748.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_V' to 'dense_out_dense_oudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_bias_V' to 'dense_out_dense_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_array_V' to 'dense_out_dense_awdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_13ns_9s_22ns_22_1_1' to 'cnn_mac_muladd_13xdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_13xdS': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 749.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/cnn_input' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction_output' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_0_V' to 'cnn_conv_1_input_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_1_V' to 'cnn_conv_1_input_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_2_V' to 'cnn_conv_1_input_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_0_V' to 'cnn_conv_1_input_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_1_V' to 'cnn_conv_1_input_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_2_V' to 'cnn_conv_1_input_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_0_V' to 'cnn_conv_1_input_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_1_V' to 'cnn_conv_1_input_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_2_V' to 'cnn_conv_1_input_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_0_0_V' to 'cnn_conv_1_out_0_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_0_1_V' to 'cnn_conv_1_out_0_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_0_2_V' to 'cnn_conv_1_out_0_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_1_0_V' to 'cnn_conv_1_out_1_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_1_1_V' to 'cnn_conv_1_out_1_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_1_2_V' to 'cnn_conv_1_out_1_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_2_0_V' to 'cnn_conv_1_out_2_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_2_1_V' to 'cnn_conv_1_out_2_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_2_2_V' to 'cnn_conv_1_out_2_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_3_0_V' to 'cnn_conv_1_out_3_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_3_1_V' to 'cnn_conv_1_out_3_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_3_2_V' to 'cnn_conv_1_out_3_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_4_0_V' to 'cnn_conv_1_out_4_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_4_1_V' to 'cnn_conv_1_out_4_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_4_2_V' to 'cnn_conv_1_out_4_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_5_0_V' to 'cnn_conv_1_out_5_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_5_1_V' to 'cnn_conv_1_out_5_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_5_2_V' to 'cnn_conv_1_out_5_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_6_0_V' to 'cnn_conv_1_out_6_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_6_1_V' to 'cnn_conv_1_out_6_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_6_2_V' to 'cnn_conv_1_out_6_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_7_0_V' to 'cnn_conv_1_out_7_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_7_1_V' to 'cnn_conv_1_out_7_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_7_2_V' to 'cnn_conv_1_out_7_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_8_0_V' to 'cnn_conv_1_out_8_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_8_1_V' to 'cnn_conv_1_out_8_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_8_2_V' to 'cnn_conv_1_out_8_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_9_0_V' to 'cnn_conv_1_out_9_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_9_1_V' to 'cnn_conv_1_out_9_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_9_2_V' to 'cnn_conv_1_out_9_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_10_0_V' to 'cnn_conv_1_out_10bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_10_1_V' to 'cnn_conv_1_out_10bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_10_2_V' to 'cnn_conv_1_out_10bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_11_0_V' to 'cnn_conv_1_out_11bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_11_1_V' to 'cnn_conv_1_out_11bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_11_2_V' to 'cnn_conv_1_out_11bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_12_0_V' to 'cnn_conv_1_out_12bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_12_1_V' to 'cnn_conv_1_out_12bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_12_2_V' to 'cnn_conv_1_out_12bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_13_0_V' to 'cnn_conv_1_out_13bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_13_1_V' to 'cnn_conv_1_out_13bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_13_2_V' to 'cnn_conv_1_out_13bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_14_0_V' to 'cnn_conv_1_out_14bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_14_1_V' to 'cnn_conv_1_out_14bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_14_2_V' to 'cnn_conv_1_out_14bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_15_0_V' to 'cnn_conv_1_out_15bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_15_1_V' to 'cnn_conv_1_out_15brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_15_2_V' to 'cnn_conv_1_out_15bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_16_0_V' to 'cnn_conv_1_out_16btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_16_1_V' to 'cnn_conv_1_out_16bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_16_2_V' to 'cnn_conv_1_out_16bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_17_0_V' to 'cnn_conv_1_out_17bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_17_1_V' to 'cnn_conv_1_out_17bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_17_2_V' to 'cnn_conv_1_out_17byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_18_0_V' to 'cnn_conv_1_out_18bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_18_1_V' to 'cnn_conv_1_out_18bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_18_2_V' to 'cnn_conv_1_out_18bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_19_0_V' to 'cnn_conv_1_out_19bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_19_1_V' to 'cnn_conv_1_out_19bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_19_2_V' to 'cnn_conv_1_out_19bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_20_0_V' to 'cnn_conv_1_out_20bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_20_1_V' to 'cnn_conv_1_out_20bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_20_2_V' to 'cnn_conv_1_out_20bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_21_0_V' to 'cnn_conv_1_out_21bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_21_1_V' to 'cnn_conv_1_out_21bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_21_2_V' to 'cnn_conv_1_out_21bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_22_0_V' to 'cnn_conv_1_out_22bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_22_1_V' to 'cnn_conv_1_out_22bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_22_2_V' to 'cnn_conv_1_out_22bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_23_0_V' to 'cnn_conv_1_out_23bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_23_1_V' to 'cnn_conv_1_out_23bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_23_2_V' to 'cnn_conv_1_out_23bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_24_0_V' to 'cnn_conv_1_out_24bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_24_1_V' to 'cnn_conv_1_out_24bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_24_2_V' to 'cnn_conv_1_out_24bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_25_0_V' to 'cnn_conv_1_out_25bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_25_1_V' to 'cnn_conv_1_out_25bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_25_2_V' to 'cnn_conv_1_out_25bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_V' to 'cnn_max_pool_1_oubXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_2_out_V' to 'cnn_max_pool_2_oubYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fpext_32ns_64_2_1' to 'cnn_fpext_32ns_64bZs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fpext_32ns_64bZs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 1.583 seconds; current allocated memory: 755.136 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_urem_5ns_3ns_eOg_div'
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_biacud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_biaibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_wkbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_blbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_bocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_f_x_lsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_rcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_sc4_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_sdiv_22ns_14stde_div'
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_ovdy_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_out_dense_awdI_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_yd2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_zec_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_CeG_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_0_Hfu_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oubXr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_oubYs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_1_out_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_2_out_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:43 ; elapsed = 00:02:55 . Memory (MB): peak = 902.984 ; gain = 811.512
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 175.646 seconds; peak allocated memory: 755.136 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_out.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/cnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 187.816 ; gain = 96.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 187.816 ; gain = 96.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:02:13 . Memory (MB): peak = 436.359 ; gain = 344.891
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_lp/dense_out.cpp:22) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:02:14 . Memory (MB): peak = 507.219 ; gain = 415.750
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter1_Loop' (cnn_ap_lp/conv_1.cpp:15) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<15, 7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<15, 7>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<15, 7>' completely with a factor of 17.
INFO: [XFORM 203-501] Unrolling loop 'Filter1_Loop' (cnn_ap_lp/conv_1.cpp:15) in function 'conv_1' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (cnn_ap_lp/conv_1.cpp:19) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn_ap_lp/conv_1.cpp:22) in function 'conv_1' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'conv_1_input.V' (cnn_ap_lp/cnn.cpp:19) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_1_out.V' (cnn_ap_lp/cnn.cpp:32) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_input.V' (cnn_ap_lp/cnn.cpp:19) in dimension 2 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_1_out.V' (cnn_ap_lp/cnn.cpp:32) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_lp/dense_out.cpp:22) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<15, 7>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_2.cpp:34:21) to (cnn_ap_lp/conv_2.cpp:34:21) in function 'conv_2'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:34:13) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 118 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:14:36) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 118 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/cnn.cpp:26:4) to (cnn_ap_lp/cnn.cpp:27:4) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/cnn.cpp:70:33) to (cnn_ap_lp/cnn.cpp:69:25) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:02:19 . Memory (MB): peak = 667.020 ; gain = 575.551
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn_ap_lp/conv_1.cpp:12:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_lp/conv_1.cpp:9:6) in function 'conv_1'.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<15, 7>' to 'exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:02:26 . Memory (MB): peak = 805.051 ; gain = 713.582
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<15, 7>' to 'exp_15_7_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter1_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 151.855 seconds; current allocated memory: 731.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.69 seconds; current allocated memory: 738.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.829 seconds; current allocated memory: 740.471 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 742.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.749 seconds; current allocated memory: 742.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 742.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 743.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 743.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 743.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 743.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 743.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 744.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 744.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 744.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<15, 7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 744.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 744.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 745.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 745.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 745.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 745.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 746.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.765 seconds; current allocated memory: 749.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_V' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_bias_V' to 'conv_1_conv_1_biacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dcmp_64ns_64ns_1_2_1' to 'cnn_dcmp_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_urem_5ns_3ns_3_9_1' to 'cnn_urem_5ns_3ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_9s_24_1_1' to 'cnn_mul_mul_14s_9fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_9s_14s_24_1_1' to 'cnn_mul_mul_9s_14g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_9fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_9s_14g8j': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_5ns_3ns_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 761.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_1568_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 8.488 seconds; current allocated memory: 768.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V' to 'conv_2_conv_2_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_bias_V' to 'conv_2_conv_2_biaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_10s_14s_25_1_1' to 'cnn_mul_mul_10s_1jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_10s_1jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 1.553 seconds; current allocated memory: 769.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 770.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 770.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_weights_V' to 'dense_1_dense_1_wkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_bias_V' to 'dense_1_dense_1_blbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9s_14s_22ns_22_1_1' to 'cnn_mac_muladd_9smb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9smb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 771.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V' to 'dense_2_dense_2_wncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_bias_V' to 'dense_2_dense_2_bocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9s_13ns_22ns_22_1_1' to 'cnn_mac_muladd_9spcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9spcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 771.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_f_x_lsb_table_V' to 'exp_15_7_s_f_x_lsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_2_m_1_tabl' to 'exp_15_7_s_exp_x_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_1_table_V' to 'exp_15_7_s_exp_x_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_15_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 772.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_sdiv_22ns_14s_14_26_seq_1' to 'cnn_sdiv_22ns_14stde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_sdiv_22ns_14stde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 772.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_V' to 'dense_out_dense_oudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_bias_V' to 'dense_out_dense_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_array_V' to 'dense_out_dense_awdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_13ns_9s_22ns_22_1_1' to 'cnn_mac_muladd_13xdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_13xdS': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 773.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/cnn_input' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction_output' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_0_V' to 'cnn_conv_1_input_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_1_V' to 'cnn_conv_1_input_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_2_V' to 'cnn_conv_1_input_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_0_V' to 'cnn_conv_1_input_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_1_V' to 'cnn_conv_1_input_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_2_V' to 'cnn_conv_1_input_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_0_V' to 'cnn_conv_1_input_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_1_V' to 'cnn_conv_1_input_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_2_V' to 'cnn_conv_1_input_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_0_0_V' to 'cnn_conv_1_out_0_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_0_1_V' to 'cnn_conv_1_out_0_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_0_2_V' to 'cnn_conv_1_out_0_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_0_3_V' to 'cnn_conv_1_out_0_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_0_4_V' to 'cnn_conv_1_out_0_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_0_5_V' to 'cnn_conv_1_out_0_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_1_0_V' to 'cnn_conv_1_out_1_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_1_1_V' to 'cnn_conv_1_out_1_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_1_2_V' to 'cnn_conv_1_out_1_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_1_3_V' to 'cnn_conv_1_out_1_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_1_4_V' to 'cnn_conv_1_out_1_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_1_5_V' to 'cnn_conv_1_out_1_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_2_0_V' to 'cnn_conv_1_out_2_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_2_1_V' to 'cnn_conv_1_out_2_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_2_2_V' to 'cnn_conv_1_out_2_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_2_3_V' to 'cnn_conv_1_out_2_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_2_4_V' to 'cnn_conv_1_out_2_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_2_5_V' to 'cnn_conv_1_out_2_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_3_0_V' to 'cnn_conv_1_out_3_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_3_1_V' to 'cnn_conv_1_out_3_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_3_2_V' to 'cnn_conv_1_out_3_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_3_3_V' to 'cnn_conv_1_out_3_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_3_4_V' to 'cnn_conv_1_out_3_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_3_5_V' to 'cnn_conv_1_out_3_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_4_0_V' to 'cnn_conv_1_out_4_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_4_1_V' to 'cnn_conv_1_out_4_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_4_2_V' to 'cnn_conv_1_out_4_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_4_3_V' to 'cnn_conv_1_out_4_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_4_4_V' to 'cnn_conv_1_out_4_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_4_5_V' to 'cnn_conv_1_out_4_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_5_0_V' to 'cnn_conv_1_out_5_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_5_1_V' to 'cnn_conv_1_out_5_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_5_2_V' to 'cnn_conv_1_out_5_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_5_3_V' to 'cnn_conv_1_out_5_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_5_4_V' to 'cnn_conv_1_out_5_bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_5_5_V' to 'cnn_conv_1_out_5_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_6_0_V' to 'cnn_conv_1_out_6_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_6_1_V' to 'cnn_conv_1_out_6_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_6_2_V' to 'cnn_conv_1_out_6_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_6_3_V' to 'cnn_conv_1_out_6_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_6_4_V' to 'cnn_conv_1_out_6_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_6_5_V' to 'cnn_conv_1_out_6_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_7_0_V' to 'cnn_conv_1_out_7_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_7_1_V' to 'cnn_conv_1_out_7_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_7_2_V' to 'cnn_conv_1_out_7_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_7_3_V' to 'cnn_conv_1_out_7_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_7_4_V' to 'cnn_conv_1_out_7_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_7_5_V' to 'cnn_conv_1_out_7_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_8_0_V' to 'cnn_conv_1_out_8_btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_8_1_V' to 'cnn_conv_1_out_8_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_8_2_V' to 'cnn_conv_1_out_8_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_8_3_V' to 'cnn_conv_1_out_8_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_8_4_V' to 'cnn_conv_1_out_8_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_8_5_V' to 'cnn_conv_1_out_8_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_9_0_V' to 'cnn_conv_1_out_9_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_9_1_V' to 'cnn_conv_1_out_9_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_9_2_V' to 'cnn_conv_1_out_9_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_9_3_V' to 'cnn_conv_1_out_9_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_9_4_V' to 'cnn_conv_1_out_9_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_9_5_V' to 'cnn_conv_1_out_9_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_10_0_V' to 'cnn_conv_1_out_10bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_10_1_V' to 'cnn_conv_1_out_10bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_10_2_V' to 'cnn_conv_1_out_10bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_10_3_V' to 'cnn_conv_1_out_10bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_10_4_V' to 'cnn_conv_1_out_10bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_10_5_V' to 'cnn_conv_1_out_10bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_11_0_V' to 'cnn_conv_1_out_11bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_11_1_V' to 'cnn_conv_1_out_11bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_11_2_V' to 'cnn_conv_1_out_11bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_11_3_V' to 'cnn_conv_1_out_11bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_11_4_V' to 'cnn_conv_1_out_11bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_11_5_V' to 'cnn_conv_1_out_11bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_12_0_V' to 'cnn_conv_1_out_12bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_12_1_V' to 'cnn_conv_1_out_12bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_12_2_V' to 'cnn_conv_1_out_12bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_12_3_V' to 'cnn_conv_1_out_12bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_12_4_V' to 'cnn_conv_1_out_12bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_12_5_V' to 'cnn_conv_1_out_12bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_13_0_V' to 'cnn_conv_1_out_13bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_13_1_V' to 'cnn_conv_1_out_13bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_13_2_V' to 'cnn_conv_1_out_13bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_13_3_V' to 'cnn_conv_1_out_13b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_13_4_V' to 'cnn_conv_1_out_13b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_13_5_V' to 'cnn_conv_1_out_13b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_14_0_V' to 'cnn_conv_1_out_14b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_14_1_V' to 'cnn_conv_1_out_14b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_14_2_V' to 'cnn_conv_1_out_14b5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_14_3_V' to 'cnn_conv_1_out_14b6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_14_4_V' to 'cnn_conv_1_out_14b7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_14_5_V' to 'cnn_conv_1_out_14b8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_15_0_V' to 'cnn_conv_1_out_15b9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_15_1_V' to 'cnn_conv_1_out_15cau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_15_2_V' to 'cnn_conv_1_out_15cbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_15_3_V' to 'cnn_conv_1_out_15ccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_15_4_V' to 'cnn_conv_1_out_15cdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_15_5_V' to 'cnn_conv_1_out_15ceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_16_0_V' to 'cnn_conv_1_out_16cfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_16_1_V' to 'cnn_conv_1_out_16cgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_16_2_V' to 'cnn_conv_1_out_16chv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_16_3_V' to 'cnn_conv_1_out_16civ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_16_4_V' to 'cnn_conv_1_out_16cjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_16_5_V' to 'cnn_conv_1_out_16ckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_17_0_V' to 'cnn_conv_1_out_17clv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_17_1_V' to 'cnn_conv_1_out_17cmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_17_2_V' to 'cnn_conv_1_out_17cnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_17_3_V' to 'cnn_conv_1_out_17cow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_17_4_V' to 'cnn_conv_1_out_17cpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_17_5_V' to 'cnn_conv_1_out_17cqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_18_0_V' to 'cnn_conv_1_out_18crw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_18_1_V' to 'cnn_conv_1_out_18csw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_18_2_V' to 'cnn_conv_1_out_18ctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_18_3_V' to 'cnn_conv_1_out_18cux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_18_4_V' to 'cnn_conv_1_out_18cvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_18_5_V' to 'cnn_conv_1_out_18cwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_19_0_V' to 'cnn_conv_1_out_19cxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_19_1_V' to 'cnn_conv_1_out_19cyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_19_2_V' to 'cnn_conv_1_out_19czy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_19_3_V' to 'cnn_conv_1_out_19cAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_19_4_V' to 'cnn_conv_1_out_19cBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_19_5_V' to 'cnn_conv_1_out_19cCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_20_0_V' to 'cnn_conv_1_out_20cDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_20_1_V' to 'cnn_conv_1_out_20cEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_20_2_V' to 'cnn_conv_1_out_20cFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_20_3_V' to 'cnn_conv_1_out_20cGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_20_4_V' to 'cnn_conv_1_out_20cHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_20_5_V' to 'cnn_conv_1_out_20cIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_21_0_V' to 'cnn_conv_1_out_21cJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_21_1_V' to 'cnn_conv_1_out_21cKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_21_2_V' to 'cnn_conv_1_out_21cLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_21_3_V' to 'cnn_conv_1_out_21cMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_21_4_V' to 'cnn_conv_1_out_21cNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_21_5_V' to 'cnn_conv_1_out_21cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_22_0_V' to 'cnn_conv_1_out_22cPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_22_1_V' to 'cnn_conv_1_out_22cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_22_2_V' to 'cnn_conv_1_out_22cRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_22_3_V' to 'cnn_conv_1_out_22cSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_22_4_V' to 'cnn_conv_1_out_22cTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_22_5_V' to 'cnn_conv_1_out_22cUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_23_0_V' to 'cnn_conv_1_out_23cVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_23_1_V' to 'cnn_conv_1_out_23cWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_23_2_V' to 'cnn_conv_1_out_23cXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_23_3_V' to 'cnn_conv_1_out_23cYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_23_4_V' to 'cnn_conv_1_out_23cZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_23_5_V' to 'cnn_conv_1_out_23c0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_24_0_V' to 'cnn_conv_1_out_24c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_24_1_V' to 'cnn_conv_1_out_24c2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_24_2_V' to 'cnn_conv_1_out_24c3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_24_3_V' to 'cnn_conv_1_out_24c4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_24_4_V' to 'cnn_conv_1_out_24c5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_24_5_V' to 'cnn_conv_1_out_24c6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_25_0_V' to 'cnn_conv_1_out_25c7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_25_1_V' to 'cnn_conv_1_out_25c8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_25_2_V' to 'cnn_conv_1_out_25c9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_25_3_V' to 'cnn_conv_1_out_25daE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_25_4_V' to 'cnn_conv_1_out_25dbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_25_5_V' to 'cnn_conv_1_out_25dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_V' to 'cnn_max_pool_1_ouddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_2_out_V' to 'cnn_max_pool_2_oudeE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fpext_32ns_64_2_1' to 'cnn_fpext_32ns_64dfE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fpext_32ns_64dfE': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 2.729 seconds; current allocated memory: 782.644 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_urem_5ns_3ns_eOg_div'
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_biacud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_biaibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_wkbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_blbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_bocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_f_x_lsqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_rcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_sc4_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_sdiv_22ns_14stde_div'
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_ovdy_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_out_dense_awdI_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_yd2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_zec_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_CeG_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_0_Hfu_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_ouddE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_oudeE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_1_out_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_2_out_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:03:11 . Memory (MB): peak = 955.883 ; gain = 864.414
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 190.893 seconds; peak allocated memory: 782.644 MB.
