options trace
verilog

module test(1,2);
resistor #(.r(5)) r(1,2)
endmodule

test t1(1 2);

list

hidemodule test

list

test t2(0 1);

list

vsource #(.dc(1)) (2, 0)
print dc v(nodes)
dc

end
