Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 16:22:25	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	868	12	1	false	0	0		0	
2019-04-12 16:22:29	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2198	212	1	false	0	0		0	
2019-04-12 16:22:33	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	640	9	3	false	0	0		0	
2019-04-12 16:22:37	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1858	242	0	false	0	0		0	
2019-04-12 16:22:41	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	892	9	1	false	0	0		0	
2019-04-12 16:22:45	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2172	103	1	false	0	0		0	
2019-04-12 16:22:50	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3612	158	0	false	0	0		0	
2019-04-12 16:22:54	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	818	12	1	false	0	0		0	
2019-04-12 16:22:58	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3418	284	4	false	0	0		0	
2019-04-12 16:23:02	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3332	243	4	false	0	0		0	
2019-04-12 16:23:06	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2914	56	1	false	0	0		0	
2019-04-12 16:23:11	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2978	59	1	false	0	0		0	
2019-04-12 16:23:15	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2868	145	1	false	0	0		0	
2019-04-12 16:23:20	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1938	59	0	false	0	0		0	
2019-04-12 16:23:24	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3714	149	0	false	0	0		0	
2019-04-12 16:23:28	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1640	65	0	false	0	0		0	
2019-04-12 16:23:32	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3100	147	0	false	0	0		0	
2019-04-12 16:23:37	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2040	65	0	false	0	0		0	
2019-04-12 16:23:41	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	6544	133	1	false	0	0		0	
2019-04-12 16:23:45	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1338	10	0	false	0	0		0	
2019-04-12 16:23:49	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2128	105	0	false	0	0		0	
2019-04-12 16:23:56	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	868	12	1	false	0	0		0	
2019-04-12 16:24:00	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2198	212	1	false	0	0		0	
2019-04-12 16:24:05	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	640	9	3	false	0	0		0	
2019-04-12 16:24:09	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1858	242	0	false	0	0		0	
2019-04-12 16:24:14	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	892	9	1	false	0	0		0	
2019-04-12 16:24:18	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2172	103	1	false	0	0		0	
2019-04-12 16:24:23	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3612	158	0	false	0	0		0	
2019-04-12 16:24:27	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	818	12	1	false	0	0		0	
2019-04-12 16:24:32	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3418	284	4	false	0	0		0	
2019-04-12 16:24:36	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3332	243	4	false	0	0		0	
2019-04-12 16:24:41	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2914	56	1	false	0	0		0	
2019-04-12 16:24:45	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2978	59	1	false	0	0		0	
2019-04-12 16:24:50	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2868	145	1	false	0	0		0	
2019-04-12 16:24:55	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1938	59	0	false	0	0		0	
2019-04-12 16:24:59	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3714	149	0	false	0	0		0	
2019-04-12 16:25:04	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1640	65	0	false	0	0		0	
2019-04-12 16:25:09	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3100	147	0	false	0	0		0	
2019-04-12 16:25:14	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2040	65	0	false	0	0		0	
2019-04-12 16:25:18	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	6544	133	1	false	0	0		0	
2019-04-12 16:25:23	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1338	10	0	false	0	0		0	
2019-04-12 16:25:27	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2128	105	0	false	0	0		0	
2019-04-12 16:25:34	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	856	12	1	false	0	0		0	
2019-04-12 16:25:39	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2166	212	1	false	0	0		0	
2019-04-12 16:25:43	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	638	9	3	false	0	0		0	
2019-04-12 16:25:48	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1842	242	0	false	0	0		0	
2019-04-12 16:25:53	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	886	9	1	false	0	0		0	
2019-04-12 16:25:57	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2132	103	1	false	0	0		0	
2019-04-12 16:26:02	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3636	158	0	false	0	0		0	
2019-04-12 16:26:06	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	806	12	1	false	0	0		0	
2019-04-12 16:26:11	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3384	284	4	false	0	0		0	
2019-04-12 16:26:16	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3298	243	4	false	0	0		0	
2019-04-12 16:26:20	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2892	56	1	false	0	0		0	
2019-04-12 16:26:25	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2954	59	1	false	0	0		0	
2019-04-12 16:26:30	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2832	145	1	false	0	0		0	
2019-04-12 16:26:35	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1916	59	0	false	0	0		0	
2019-04-12 16:26:40	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3666	149	0	false	0	0		0	
2019-04-12 16:26:44	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1616	65	0	false	0	0		0	
2019-04-12 16:26:49	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3062	147	0	false	0	0		0	
2019-04-12 16:26:54	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2016	65	0	false	0	0		0	
2019-04-12 16:26:58	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	6558	133	1	false	0	0		0	
2019-04-12 16:27:03	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1322	10	0	false	0	0		0	
2019-04-12 16:27:08	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2088	105	0	false	0	0		0	
2019-04-12 16:27:13	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	856	12	1	false	0	0		0	
2019-04-12 16:27:16	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2160	206	1	false	0	0		0	
2019-04-12 16:27:19	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	638	9	3	false	0	0		0	
2019-04-12 16:27:22	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1836	236	0	false	0	0		0	
2019-04-12 16:27:25	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	886	9	1	false	0	0		0	
2019-04-12 16:27:28	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2126	97	1	false	0	0		0	
2019-04-12 16:27:31	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3630	152	0	false	0	0		0	
2019-04-12 16:27:34	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	806	12	1	false	0	0		0	
2019-04-12 16:27:38	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3378	278	4	false	0	0		0	
2019-04-12 16:27:41	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3292	237	4	false	0	0		0	
2019-04-12 16:27:44	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2888	52	1	false	0	0		0	
2019-04-12 16:27:47	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2950	55	1	false	0	0		0	
2019-04-12 16:27:50	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2826	139	1	false	0	0		0	
2019-04-12 16:27:53	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1916	59	0	false	0	0		0	
2019-04-12 16:27:57	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3660	143	0	false	0	0		0	
2019-04-12 16:28:00	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1616	65	0	false	0	0		0	
2019-04-12 16:28:03	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3056	141	0	false	0	0		0	
2019-04-12 16:28:06	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2016	65	0	false	0	0		0	
2019-04-12 16:28:10	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	6558	133	1	false	0	0		0	
2019-04-12 16:28:13	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1322	10	0	false	0	0		0	
2019-04-12 16:28:16	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2082	99	0	false	0	0		0	
2019-04-12 16:28:22	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	856	12	1	false	0	0		0	
2019-04-12 16:28:25	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2162	206	1	false	0	0		0	
2019-04-12 16:28:27	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	626	9	3	false	0	0		0	
2019-04-12 16:28:30	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1812	236	0	false	0	0		0	
2019-04-12 16:28:33	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	874	9	1	false	0	0		0	
2019-04-12 16:28:36	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2126	97	1	false	0	0		0	
2019-04-12 16:28:39	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3644	152	0	false	0	0		0	
2019-04-12 16:28:41	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	806	12	1	false	0	0		0	
2019-04-12 16:28:44	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3358	278	4	false	0	0		0	
2019-04-12 16:28:47	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3272	237	4	false	0	0		0	
2019-04-12 16:28:50	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2668	52	1	false	0	0		0	
2019-04-12 16:28:53	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2730	55	1	false	0	0		0	
2019-04-12 16:28:56	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2816	139	1	false	0	0		0	
2019-04-12 16:28:59	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1916	59	0	false	0	0		0	
2019-04-12 16:29:02	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3664	143	0	false	0	0		0	
2019-04-12 16:29:05	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1602	65	0	false	0	0		0	
2019-04-12 16:29:08	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3056	141	0	false	0	0		0	
2019-04-12 16:29:11	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2016	65	0	false	0	0		0	
2019-04-12 16:29:14	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	6514	133	1	false	0	0		0	
2019-04-12 16:29:17	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1310	10	0	false	0	0		0	
2019-04-12 16:29:20	44	44.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304835	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=11external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2086	99	0	false	0	0		0	
