git clone --depth 1 --no-tags https://github.com/YermalovichDzmitry/ABC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469155525
git clone --depth 1 --no-tags https://github.com/AlSaqr-platform/axi_scmi_mailbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487835875
git clone --depth 1 --no-tags https://github.com/CalvinVeldman/Piano-Tiles-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480578280
git clone --depth 1 --no-tags https://github.com/TrentWilli/CompArch_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468888522
git clone --depth 1 --no-tags https://github.com/efvdr/AHBL_SOC_IBEX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480342925
git clone --depth 1 --no-tags https://github.com/VoidStardust/P4FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480286132
git clone --depth 1 --no-tags https://github.com/jmerc9/273pg4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479803934
git clone --depth 1 --no-tags https://github.com/nivethasaravanan1995/RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483932330
git clone --depth 1 --no-tags https://github.com/Mahmoud-geberty/Hardware_Design_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482413345
git clone --depth 1 --no-tags https://github.com/TravisLei20/Ecen323Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484223860
git clone --depth 1 --no-tags https://github.com/s1410932004/hw1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473269145
git clone --depth 1 --no-tags https://github.com/hansikaweerasena/RouterNoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474072082
git clone --depth 1 --no-tags https://github.com/mororo18/cl2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487958555
git clone --depth 1 --no-tags https://github.com/libxsmm/fpga_ai_nic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490649624
git clone --depth 1 --no-tags https://github.com/jbadkins23/counter-abstraction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487934336
git clone --depth 1 --no-tags https://github.com/cristian-grecu/ELEC391-quartus-modelsim-tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490878759
git clone --depth 1 --no-tags https://github.com/aryatyagi14/SLC3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470371812
git clone --depth 1 --no-tags https://github.com/Lucas-fm1/exp_golomb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470320661
git clone --depth 1 --no-tags https://github.com/AyyazTariq95/AHBLiteVerificationAyyazTariq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476212148
git clone --depth 1 --no-tags https://github.com/Lightelligence/sv_proto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478132442
git clone --depth 1 --no-tags https://github.com/DRA-chaos/ECS-326-ATM-machine-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479712563
git clone --depth 1 --no-tags https://github.com/jot33/asteroid-avoider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481016572
git clone --depth 1 --no-tags https://github.com/LamasHub/DNA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480102651
git clone --depth 1 --no-tags https://github.com/UmerShahidengr/FPU_Division.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482216647
git clone --depth 1 --no-tags https://github.com/rhar000/ArtyChip8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467813780
git clone --depth 1 --no-tags https://github.com/tsanyi0119/Hw03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484798078
git clone --depth 1 --no-tags https://github.com/HandsomeKid666/voter_case.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484988728
git clone --depth 1 --no-tags https://github.com/yunchiaaa/Homework3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484820308
git clone --depth 1 --no-tags https://github.com/NP95/m.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479669649
git clone --depth 1 --no-tags https://github.com/sigasi/Sigasi_CLI_in_CI_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488511300
git clone --depth 1 --no-tags https://github.com/gfrank1688/VLSI-HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466910010
git clone --depth 1 --no-tags https://github.com/LURADU/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467088281
git clone --depth 1 --no-tags https://github.com/Exxcalibur/CacheCohVerif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466494814
git clone --depth 1 --no-tags https://github.com/Emerald52/HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484813752
git clone --depth 1 --no-tags https://github.com/ce323/mips-handouts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487162303
git clone --depth 1 --no-tags https://github.com/Alaa-Morsy/Assembly_withMIPS_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488934073
git clone --depth 1 --no-tags https://github.com/Dole97/FSM_Traffic_Light_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478376523
git clone --depth 1 --no-tags https://github.com/Tse3792/SV-based_mem_veri_exam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478018662
git clone --depth 1 --no-tags https://github.com/SteveLRojas/NeonFox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468576632
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/ECE4305Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468124241
git clone --depth 1 --no-tags https://github.com/Inhyuk-Yoo/risk_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483586695
git clone --depth 1 --no-tags https://github.com/zjcymk/FPGA_homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487486102
git clone --depth 1 --no-tags https://github.com/GhulamMustafa42/AHBLite-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476196906
git clone --depth 1 --no-tags https://github.com/M-Mashreghi/Digital-Logic-Design-CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471142791
git clone --depth 1 --no-tags https://github.com/HSIAOYEUCHERN/HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474829295
git clone --depth 1 --no-tags https://github.com/KuiHouLiao/hw1-NUTC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474827725
git clone --depth 1 --no-tags https://github.com/zozo5085/3-to-8-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474592652
git clone --depth 1 --no-tags https://github.com/solderneer/ELEC0004.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470327504
git clone --depth 1 --no-tags https://github.com/swetharajagopalan17/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469863489
git clone --depth 1 --no-tags https://github.com/itzmemuhammed/itzmemuhammed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470454094
git clone --depth 1 --no-tags https://github.com/DIPS6114/apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491063427
git clone --depth 1 --no-tags https://github.com/beatrizaf/Projeto-de-Sistema-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481734513
git clone --depth 1 --no-tags https://github.com/vgtutf081/FpgaPractrice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488211764
git clone --depth 1 --no-tags https://github.com/yanlin0526/Hw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487704890
git clone --depth 1 --no-tags https://github.com/HandsomeKid666/BCD-up-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487480938
git clone --depth 1 --no-tags https://github.com/shbz1998/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488022499
git clone --depth 1 --no-tags https://github.com/garima090893/uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491203216
git clone --depth 1 --no-tags https://github.com/xcelerium/axi_vreader_vwriter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481883162
git clone --depth 1 --no-tags https://github.com/OYounis/AESgen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481773100
git clone --depth 1 --no-tags https://github.com/ZMXSSC/ECE-111-Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466985864
git clone --depth 1 --no-tags https://github.com/Daniela2712/LabTSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467053582
git clone --depth 1 --no-tags https://github.com/dave2929/u50_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466611232
git clone --depth 1 --no-tags https://github.com/neamtuelena/Laborator-tsc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467054925
git clone --depth 1 --no-tags https://github.com/jiangaihui75/-ZCU104-PL-DDR4-HDMI-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468677456
git clone --depth 1 --no-tags https://github.com/sethr07/Parkinglot_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468595247
git clone --depth 1 --no-tags https://github.com/julius910327/-Digital-Logic-Design-Experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475783496
git clone --depth 1 --no-tags https://github.com/feiyuy/ECE-260C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478414665
git clone --depth 1 --no-tags https://github.com/gary3123/3_27_homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474631786
git clone --depth 1 --no-tags https://github.com/yanlin0526/Hw01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474837489
git clone --depth 1 --no-tags https://github.com/vighneshiyer/hammer-sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470800585
git clone --depth 1 --no-tags https://github.com/RBzhang/MIPS_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469039314
git clone --depth 1 --no-tags https://github.com/KinzaQamar/SV-UVM-Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470898430
git clone --depth 1 --no-tags https://github.com/dineshannayya/ycr4c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471663761
git clone --depth 1 --no-tags https://github.com/JDuchniewicz/fpga-tcpdump.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471668153
git clone --depth 1 --no-tags https://github.com/asd392229/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474670308
git clone --depth 1 --no-tags https://github.com/AlExx1022/decoder_3_8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474551445
git clone --depth 1 --no-tags https://github.com/jpy794/very-simple-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486451474
git clone --depth 1 --no-tags https://github.com/sathishbit1985/ECE571_8237A_DMA_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486433084
git clone --depth 1 --no-tags https://github.com/j-marjanovic/uvm-playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489774344
git clone --depth 1 --no-tags https://github.com/WongFoo001/morse_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486794885
git clone --depth 1 --no-tags https://github.com/h1mit/amsuc_vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486641362
git clone --depth 1 --no-tags https://github.com/perovskite514/RISC-V_based_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485333960
git clone --depth 1 --no-tags https://github.com/yschandana1497/CSCE_714_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487619280
git clone --depth 1 --no-tags https://github.com/Emerald52/HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487598953
git clone --depth 1 --no-tags https://github.com/bhargav253/fpga_trials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488763369
git clone --depth 1 --no-tags https://github.com/yanlin0526/HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484910991
git clone --depth 1 --no-tags https://github.com/jayhusemi/NoCRouter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488410778
git clone --depth 1 --no-tags https://github.com/deepakcr7ms7/Harware_Generation_Tool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476513542
git clone --depth 1 --no-tags https://github.com/padung99/svFPGA_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480343719
git clone --depth 1 --no-tags https://github.com/pcornier/65C816.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481665897
git clone --depth 1 --no-tags https://github.com/vagrant313/axi_stream_work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471371807
git clone --depth 1 --no-tags https://github.com/AlexBadita/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467002603
git clone --depth 1 --no-tags https://github.com/vikas-bhandari/Learn_system_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466408001
git clone --depth 1 --no-tags https://github.com/ajscotte/ALU-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466651529
git clone --depth 1 --no-tags https://github.com/jason31416/blockwar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479007200
git clone --depth 1 --no-tags https://github.com/arshsalym/eggdone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479528113
git clone --depth 1 --no-tags https://github.com/vj-sananda/free-sv-simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474781199
git clone --depth 1 --no-tags https://github.com/MadmanSonic/EE552_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479234666
git clone --depth 1 --no-tags https://github.com/Eman-Ismaeil/multi-mode-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482293942
git clone --depth 1 --no-tags https://github.com/JimKnowler/formalmethods-zipcpu-class-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468686908
