
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3308 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 703.410 ; gain = 178.215
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'SlowClock' [C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.srcs/sources_1/new/slowclock_.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SlowClock' (1#1) [C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.srcs/sources_1/new/slowclock_.v:6]
INFO: [Synth 8-6157] synthesizing module 'freq_counter' [C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.srcs/sim_1/new/miniProject.v:6]
	Parameter max bound to: 6250000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'freq_counter' (2#1) [C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.srcs/sim_1/new/miniProject.v:6]
WARNING: [Synth 8-689] width (12) of port connection 'freq' does not match port width (20) of module 'freq_counter' [C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-7023] instance 'u1' of module 'freq_counter' has 5 connections declared, but only 4 given [C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.srcs/sources_1/new/top.v:24]
INFO: [Synth 8-6157] synthesizing module 'Binary_To_BCD' [C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.srcs/sources_1/new/BCD_SevenSeg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Binary_To_BCD' (3#1) [C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.srcs/sources_1/new/BCD_SevenSeg.v:3]
WARNING: [Synth 8-689] width (3) of port connection 'tens' does not match port width (4) of module 'Binary_To_BCD' [C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.srcs/sources_1/new/top.v:35]
WARNING: [Synth 8-689] width (5) of port connection 'ones' does not match port width (4) of module 'Binary_To_BCD' [C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.srcs/sources_1/new/top.v:36]
WARNING: [Synth 8-7023] instance 'u5' of module 'Binary_To_BCD' has 6 connections declared, but only 5 given [C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.srcs/sources_1/new/top.v:31]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.srcs/sources_1/new/decoter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (4#1) [C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.srcs/sources_1/new/decoter.v:5]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_SevenSeg' [C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.srcs/sources_1/new/seven_seg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_SevenSeg' (5#1) [C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.srcs/sources_1/new/seven_seg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3331] design Binary_To_BCD has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 766.063 ; gain = 240.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 766.063 ; gain = 240.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 766.063 ; gain = 240.867
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.srcs/constrs_1/new/Basys_3_Master.xdc]
Finished Parsing XDC File [C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.srcs/constrs_1/new/Basys_3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.srcs/constrs_1/new/Basys_3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 884.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 884.547 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 884.547 ; gain = 359.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 884.547 ; gain = 359.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 884.547 ; gain = 359.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 884.547 ; gain = 359.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 26    
+---Registers : 
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 18    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module freq_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module Binary_To_BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 26    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'u1/edge_count_reg[19:0]' into 'u1/edge_count_reg[19:0]' [C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.srcs/sim_1/new/miniProject.v:40]
INFO: [Synth 8-3886] merging instance 'u1/freq_reg[0]' (FDRE) to 'u1/freq_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/freq_reg[3]' (FDRE) to 'u1/freq_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/freq_reg[2]' (FDRE) to 'u1/freq_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/freq_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 884.547 ; gain = 359.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 884.547 ; gain = 359.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 949.785 ; gain = 424.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 950.793 ; gain = 425.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 952.613 ; gain = 427.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 952.613 ; gain = 427.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 952.613 ; gain = 427.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 952.613 ; gain = 427.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 952.613 ; gain = 427.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 952.613 ; gain = 427.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     3|
|4     |LUT2   |    32|
|5     |LUT3   |    10|
|6     |LUT4   |    10|
|7     |LUT5   |    13|
|8     |LUT6   |    27|
|9     |FDRE   |    61|
|10    |IBUF   |     3|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   185|
|2     |  u1     |freq_counter |   136|
|3     |  u3     |SlowClock    |    34|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 952.613 ; gain = 427.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 952.613 ; gain = 308.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 952.613 ; gain = 427.418
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 968.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 968.684 ; gain = 667.629
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 968.684 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lucy Saucedo/ECE_LAB_1/ECE_LAB_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 18 13:40:03 2019...
