Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.2 sec.
INFO-FLOW: Workspace D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls opened at Fri Jun 13 23:18:13 -0700 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.22 sec.
Execute   apply_ini D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=bnn.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=bnn.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(8)
Execute     add_files D:/ecen529/finalProject/vitis/bnn_hls/bnn.cpp 
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/bnn.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=weights.h' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=weights.h' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(9)
Execute     add_files D:/ecen529/finalProject/vitis/bnn_hls/weights.h 
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/weights.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=weights.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=weights.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(10)
Execute     add_files D:/ecen529/finalProject/vitis/bnn_hls/weights.cpp 
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/weights.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\ecen529\finalProject\vitis\bnn_hls\bnn_tb.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\ecen529\finalProject\vitis\bnn_hls\bnn_tb.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(11)
Execute     add_files -tb D:\ecen529\finalProject\vitis\bnn_hls\bnn_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/ecen529/finalProject/vitis/bnn_hls/bnn_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=feedforward' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=feedforward' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(7)
Execute     set_top feedforward 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 4.161 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.298 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 4.33 sec.
Execute   apply_ini D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 5.897 seconds; current allocated memory: 619.250 MB.
Execute       set_directive_top feedforward -name=feedforward 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'weights.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling weights.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang weights.cpp -foptimization-record-file=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.cpp.clang.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/clang.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/.systemc_flag -fix-errors D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 5.987 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/all.directive.json -fix-errors D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 5.928 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 7.042 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp.clang.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'bnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling bnn.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang bnn.cpp -foptimization-record-file=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.cpp.clang.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/clang.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/.systemc_flag -fix-errors D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.746 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/all.directive.json -fix-errors D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.097 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.402 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.clang.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 46.038 seconds; current allocated memory: 622.660 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc -args  "D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.g.bc" "D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/weights.g.bc D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.g.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.99 sec.
Execute       run_link_or_opt -opt -out D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.1.lower.bc -args D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.1.lower.bc > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.077 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.2.m1.bc -args D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.2.m1.bc > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 2.555 sec.
Execute       run_link_or_opt -opt -out D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -args D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=feedforward -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=feedforward -reflow-float-conversion -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.706 sec.
Execute       run_link_or_opt -out D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.4.m2.bc -args D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.4.m2.bc > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.978 sec.
Execute       run_link_or_opt -opt -out D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc -args D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=feedforward 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=feedforward -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc > D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.99 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=feedforward -mllvm -hls-db-dir -mllvm D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,147 Compile/Link D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,147 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 775 Unroll/Inline (step 1) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 775 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 436 Unroll/Inline (step 2) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 436 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 389 Unroll/Inline (step 3) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 389 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 323 Unroll/Inline (step 4) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 323 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,131 Array/Struct (step 1) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,131 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,155 Array/Struct (step 2) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,155 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,155 Array/Struct (step 3) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,155 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,155 Array/Struct (step 4) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,155 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 9,100 Array/Struct (step 5) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,100 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,172 Performance D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,172 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,434 Performance (step 2) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,434 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,363 Performance (step 3) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,363 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,490 Performance (step 4) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,490 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,478 HW Transforms D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,478 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,516 HW Transforms (step 2) D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,516 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_146_4' (bnn.cpp:146:23) in function 'feedforward' partially with a factor of 4 (bnn.cpp:78:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_120_2' (bnn.cpp:120:23) in function 'feedforward' partially with a factor of 2 (bnn.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'XNOR(ap_fixed<32, 24, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<32, 24, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'matmul_xnor(ap_fixed<32, 24, (ap_q_mode)0, (ap_o_mode)3, 0> const*, ap_fixed<32, 24, (ap_q_mode)0, (ap_o_mode)3, 0> const*, ap_fixed<32, 24, (ap_q_mode)0, (ap_o_mode)3, 0>*, int, int)' (bnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'sign(ap_fixed<32, 24, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'feedforward(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 8ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 8ul, (unsigned char)56, false>, 0>&)' (bnn.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'quantize(ap_fixed<32, 24, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'feedforward(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 8ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 8ul, (unsigned char)56, false>, 0>&)' (bnn.cpp:78:0)
INFO: [HLS 214-248] Applying array_partition to 'W1': Complete partitioning on dimension 2. (weights.cpp:3:0)
INFO: [HLS 214-248] Applying array_partition to 'W2': Complete partitioning on dimension 2. (weights.cpp:134:0)
INFO: [HLS 214-248] Applying array_partition to 'W3': Complete partitioning on dimension 2. (weights.cpp:201:0)
INFO: [HLS 214-248] Applying array_partition to 'X0_input': Complete partitioning on dimension 1. (bnn.cpp:87:10)
INFO: [HLS 214-248] Applying array_partition to 'layer1_quant': Complete partitioning on dimension 1. (bnn.cpp:95:13)
INFO: [HLS 214-248] Applying array_partition to 'layer2_quant': Complete partitioning on dimension 1. (bnn.cpp:96:13)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_61_1> at bnn.cpp:61:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_63_2> at bnn.cpp:63:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_120_2> at bnn.cpp:120:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_146_4> at bnn.cpp:146:23 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_63_2' is marked as complete unroll implied by the pipeline pragma (bnn.cpp:63:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_2' (bnn.cpp:63:26) in function 'matmul_xnor' completely with a factor of 64 (bnn.cpp:48:0)
INFO: [HLS 214-449] Automatically partitioning array 'W2_0' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_1' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_2' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_3' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_4' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_5' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_6' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_7' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_8' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_9' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_10' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_11' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_12' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_13' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_14' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_15' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_16' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_17' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_18' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_19' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_20' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_21' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_22' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_23' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_24' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_25' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_26' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_27' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_28' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_29' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_30' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_31' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_32' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_33' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_34' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_35' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_36' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_37' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_38' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_39' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_40' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_41' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_42' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_43' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_44' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_45' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_46' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_47' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_48' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_49' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_50' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_51' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_52' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_53' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_54' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_55' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_56' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_57' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_58' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_59' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_60' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_61' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_62' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_63' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_64' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_65' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_66' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_67' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_68' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_69' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_70' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_71' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_72' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_73' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_74' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_75' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_76' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_77' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_78' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_79' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_80' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_81' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_82' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_83' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_84' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_85' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_86' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_87' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_88' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_89' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_90' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_91' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_92' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_93' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_94' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_95' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_96' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_97' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_98' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_99' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_100' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_101' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_102' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_103' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_104' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_105' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_106' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_107' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_108' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_109' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_110' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_111' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_112' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_113' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_114' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_115' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_116' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_117' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_118' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_119' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_120' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_121' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_122' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_123' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_124' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_125' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_126' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W2_127' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_0' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_1' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_2' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_3' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_4' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_5' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_6' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_7' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_8' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_9' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_10' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_11' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_12' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_13' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_14' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_15' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_16' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_17' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_18' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_19' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_20' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_21' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_22' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_23' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_24' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_25' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_26' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_27' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_28' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_29' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_30' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_31' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_32' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_33' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_34' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_35' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_36' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_37' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_38' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_39' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_40' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_41' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_42' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_43' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_44' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_45' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_46' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_47' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_48' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_49' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_50' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_51' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_52' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_53' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_54' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_55' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_56' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_57' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_58' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_59' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_60' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_61' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_62' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'W3_63' dimension 1 completely based on constant index.
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_0' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_1' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_10' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_100' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_101' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_102' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_103' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_104' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_105' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_106' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_107' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_108' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_109' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_11' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_110' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_111' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_112' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_113' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_114' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_115' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_116' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_117' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_118' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_119' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_12' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_120' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_121' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_122' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_123' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_124' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_125' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_126' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_127' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_13' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_14' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_15' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_16' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_17' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_18' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_19' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_2' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_20' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_21' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_22' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_23' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_24' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_25' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_26' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_27' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_28' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_29' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_3' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_30' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_31' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_32' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_33' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_34' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_35' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_36' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_37' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_38' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_39' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_4' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_40' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_41' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_42' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_43' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_44' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_45' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_46' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_47' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_48' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_49' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_5' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_50' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_51' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_52' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_53' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_54' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_55' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_56' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_57' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_58' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_59' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_6' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_60' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_61' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_62' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_63' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_64' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_65' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_66' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_67' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_68' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_69' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_7' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_70' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_71' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_72' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_73' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_74' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_75' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_76' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_77' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_78' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_79' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_8' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_80' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_81' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_82' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_83' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_84' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_85' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_86' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_87' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_88' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_89' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_9' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_90' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_91' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_92' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_93' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_94' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_95' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_96' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_97' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_98' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W2_99' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_0' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_1' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_10' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_11' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_12' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_13' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_14' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_15' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_16' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_17' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_18' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_19' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_2' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_20' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_21' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_22' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_23' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_24' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_25' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_26' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_27' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_28' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_29' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_3' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_30' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_31' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_32' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_33' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_34' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_35' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_36' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_37' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_38' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_39' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_4' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_40' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_41' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_42' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_43' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_44' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_45' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_46' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_47' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_48' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_49' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_5' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_50' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_51' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_52' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_53' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_54' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_55' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_56' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_57' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_58' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_59' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_6' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_60' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_61' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_62' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_63' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_7' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_8' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W3_9' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'layer1_activations' due to pipeline pragma (bnn.cpp:92:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'layer2_activations' due to pipeline pragma (bnn.cpp:93:13)
INFO: [HLS 214-248] Applying array_partition to 'W3_9': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_8': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_7': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_63': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_62': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_61': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_60': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_6': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_59': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_58': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_57': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_56': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_55': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_54': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_53': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_52': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_51': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_50': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_5': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_49': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_48': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_47': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_46': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_45': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_44': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_43': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_42': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_41': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_40': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_4': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_39': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_38': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_37': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_36': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_35': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_34': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_33': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_32': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_31': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_30': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_3': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_29': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_28': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_27': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_26': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_25': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_24': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_23': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_22': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_21': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_20': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_19': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_18': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_17': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_16': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_15': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_14': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_13': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_12': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_11': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_10': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W3_0': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_99': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_98': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_97': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_96': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_95': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_94': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_93': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_92': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_91': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_90': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_9': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_89': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_88': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_87': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_86': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_85': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_84': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_83': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_82': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_81': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_80': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_8': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_79': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_78': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_77': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_76': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_75': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_74': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_73': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_72': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_71': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_70': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_7': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_69': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_68': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_67': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_66': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_65': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_64': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_63': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_62': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_61': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_60': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_6': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_59': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_58': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_57': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_56': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_55': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_54': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_53': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_52': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_51': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_50': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_5': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_49': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_48': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_47': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_46': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_45': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_44': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_43': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_42': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_41': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_40': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_4': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_39': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_38': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_37': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_36': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_35': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_34': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_33': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_32': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_31': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_30': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_3': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_29': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_28': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_27': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_26': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_25': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_24': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_23': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_22': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_21': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_20': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_19': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_18': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_17': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_16': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_15': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_14': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_13': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_127': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_126': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_125': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_124': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_123': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_122': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_121': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_120': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_12': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_119': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_118': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_117': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_116': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_115': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_114': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_113': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_112': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_111': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_110': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_11': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_109': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_108': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_107': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_106': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_105': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_104': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_103': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_102': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_101': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_100': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_10': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W2_0': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'layer1_activations': Cyclic partitioning with factor 2 on dimension 1. (bnn.cpp:92:10)
INFO: [HLS 214-248] Applying array_partition to 'layer2_activations': Cyclic partitioning with factor 4 on dimension 1. (bnn.cpp:93:13)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 276.619 seconds; current allocated memory: 635.246 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 635.246 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top feedforward -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.0.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 9.805 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 9.835 seconds; current allocated memory: 670.031 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.1.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 3.236 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.2.prechk.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.106 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.356 seconds; current allocated memory: 718.766 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.1.bc to D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.1.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 21.931 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.1.tmp.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (bnn.cpp:182:9) to (bnn.cpp:180:23) in function 'feedforward'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matmul_xnor' (bnn.cpp:21:22)...63 expression(s) balanced.
Command         transform done; 5.395 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 27 seconds. CPU system time: 1 seconds. Elapsed time: 27.33 seconds; current allocated memory: 804.227 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.2.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_61_1'(bnn.cpp:61:22) and 'VITIS_LOOP_63_2'(bnn.cpp:63:26) in function 'matmul_xnor.2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_61_1'(bnn.cpp:61:22) and 'VITIS_LOOP_63_2'(bnn.cpp:63:26) in function 'matmul_xnor.1' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_1' (bnn.cpp:61:22) in function 'matmul_xnor.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_1' (bnn.cpp:61:22) in function 'matmul_xnor.1'.
Execute           auto_get_db
Command         transform done; 12.772 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.3.bc -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 21.771 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 33 seconds. CPU system time: 0 seconds. Elapsed time: 34.544 seconds; current allocated memory: 936.789 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 75.093 sec.
Command     elaborate done; 397.776 sec.
Execute     ap_eval exec zip -j D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.151 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'feedforward' ...
Execute       ap_set_top_model feedforward 
WARNING: [SYN 201-103] Legalizing function name 'matmul_xnor.1' to 'matmul_xnor_1'.
WARNING: [SYN 201-103] Legalizing function name 'matmul_xnor.2' to 'matmul_xnor_2'.
Execute       get_model_list feedforward -filter all-wo-channel -topdown 
Execute       preproc_iomode -model feedforward 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_180_7 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_171_6 
Execute       preproc_iomode -model matmul_xnor 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_153_5 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_146_4 
Execute       preproc_iomode -model matmul_xnor.2 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_127_3 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_120_2 
Execute       preproc_iomode -model matmul_xnor.1 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_101_1 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list feedforward -filter all-wo-channel 
INFO-FLOW: Model list for configure: feedforward_Pipeline_VITIS_LOOP_101_1 matmul_xnor.1 feedforward_Pipeline_VITIS_LOOP_120_2 feedforward_Pipeline_VITIS_LOOP_127_3 matmul_xnor.2 feedforward_Pipeline_VITIS_LOOP_146_4 feedforward_Pipeline_VITIS_LOOP_153_5 matmul_xnor feedforward_Pipeline_VITIS_LOOP_171_6 feedforward_Pipeline_VITIS_LOOP_180_7 feedforward
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_101_1 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_101_1 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_101_1 
INFO-FLOW: Configuring Module : matmul_xnor.1 ...
Execute       set_default_model matmul_xnor.1 
Execute       apply_spec_resource_limit matmul_xnor.1 
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_120_2 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_120_2 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_120_2 
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_127_3 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_127_3 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_127_3 
INFO-FLOW: Configuring Module : matmul_xnor.2 ...
Execute       set_default_model matmul_xnor.2 
Execute       apply_spec_resource_limit matmul_xnor.2 
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_146_4 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_146_4 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_146_4 
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_153_5 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_153_5 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_153_5 
INFO-FLOW: Configuring Module : matmul_xnor ...
Execute       set_default_model matmul_xnor 
Execute       apply_spec_resource_limit matmul_xnor 
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_171_6 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_171_6 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_171_6 
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_180_7 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_180_7 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_180_7 
INFO-FLOW: Configuring Module : feedforward ...
Execute       set_default_model feedforward 
Execute       apply_spec_resource_limit feedforward 
INFO-FLOW: Model list for preprocess: feedforward_Pipeline_VITIS_LOOP_101_1 matmul_xnor.1 feedforward_Pipeline_VITIS_LOOP_120_2 feedforward_Pipeline_VITIS_LOOP_127_3 matmul_xnor.2 feedforward_Pipeline_VITIS_LOOP_146_4 feedforward_Pipeline_VITIS_LOOP_153_5 matmul_xnor feedforward_Pipeline_VITIS_LOOP_171_6 feedforward_Pipeline_VITIS_LOOP_180_7 feedforward
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_101_1 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_101_1 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_101_1 
Command       cdfg_preprocess done; 3.388 sec.
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_101_1 
INFO-FLOW: Preprocessing Module: matmul_xnor.1 ...
Execute       set_default_model matmul_xnor.1 
Execute       cdfg_preprocess -model matmul_xnor.1 
Execute       rtl_gen_preprocess matmul_xnor.1 
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_120_2 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_120_2 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_120_2 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_120_2 
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_127_3 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_127_3 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_127_3 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_127_3 
INFO-FLOW: Preprocessing Module: matmul_xnor.2 ...
Execute       set_default_model matmul_xnor.2 
Execute       cdfg_preprocess -model matmul_xnor.2 
Execute       rtl_gen_preprocess matmul_xnor.2 
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_146_4 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_146_4 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_146_4 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_146_4 
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_153_5 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_153_5 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_153_5 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_153_5 
INFO-FLOW: Preprocessing Module: matmul_xnor ...
Execute       set_default_model matmul_xnor 
Execute       cdfg_preprocess -model matmul_xnor 
Execute       rtl_gen_preprocess matmul_xnor 
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_171_6 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_171_6 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_171_6 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_171_6 
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_180_7 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_180_7 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_180_7 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_180_7 
INFO-FLOW: Preprocessing Module: feedforward ...
Execute       set_default_model feedforward 
Execute       cdfg_preprocess -model feedforward 
Command       cdfg_preprocess done; 0.498 sec.
Execute       rtl_gen_preprocess feedforward 
INFO-FLOW: Model list for synthesis: feedforward_Pipeline_VITIS_LOOP_101_1 matmul_xnor.1 feedforward_Pipeline_VITIS_LOOP_120_2 feedforward_Pipeline_VITIS_LOOP_127_3 matmul_xnor.2 feedforward_Pipeline_VITIS_LOOP_146_4 feedforward_Pipeline_VITIS_LOOP_153_5 matmul_xnor feedforward_Pipeline_VITIS_LOOP_171_6 feedforward_Pipeline_VITIS_LOOP_180_7 feedforward
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_101_1 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_101_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_101_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.213 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 9.522 seconds; current allocated memory: 972.941 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_101_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.208 sec.
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_101_1.sched.adb -f 
Command       db_write done; 0.589 sec.
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_101_1.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_101_1 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_101_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.189 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 989.262 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_101_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.242 sec.
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_101_1.bind.adb -f 
Command       db_write done; 0.692 sec.
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_101_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_xnor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul_xnor.1 
Execute       schedule -model matmul_xnor.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_1_VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_61_1_VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.346 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.319 seconds; current allocated memory: 989.262 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_1.sched.adb -f 
Command       db_write done; 0.346 sec.
INFO-FLOW: Finish scheduling matmul_xnor.1.
Execute       set_default_model matmul_xnor.1 
Execute       bind -model matmul_xnor.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.128 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 989.617 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_1.bind.adb -f 
Command       db_write done; 0.224 sec.
INFO-FLOW: Finish binding matmul_xnor.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_120_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_120_2 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_120_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_120_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 990.746 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_120_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_120_2.sched.adb -f 
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_120_2.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_120_2 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_120_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 990.750 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_120_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_120_2.bind.adb -f 
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_120_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_127_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_127_3 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_127_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_127_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_127_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.255 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 995.082 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_127_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_127_3.sched.adb -f 
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_127_3.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_127_3 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_127_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1011.156 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_127_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_127_3.bind.adb -f 
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_127_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_xnor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul_xnor.2 
Execute       schedule -model matmul_xnor.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_1_VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_61_1_VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.114 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1011.156 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_2.sched.adb -f 
INFO-FLOW: Finish scheduling matmul_xnor.2.
Execute       set_default_model matmul_xnor.2 
Execute       bind -model matmul_xnor.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1011.156 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_2.bind.adb -f 
INFO-FLOW: Finish binding matmul_xnor.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_146_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_146_4 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_146_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_146_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1011.156 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_146_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_146_4.sched.adb -f 
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_146_4.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_146_4 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_146_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.441 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 1011.156 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_146_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_146_4.bind.adb -f 
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_146_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_153_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_153_5 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_153_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.137 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1011.156 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_153_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_153_5.sched.adb -f 
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_153_5.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_153_5 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_153_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1011.156 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_153_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_153_5.bind.adb -f 
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_153_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_xnor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul_xnor 
Execute       schedule -model matmul_xnor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_61_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.126 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1011.445 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor.sched.adb -f 
INFO-FLOW: Finish scheduling matmul_xnor.
Execute       set_default_model matmul_xnor 
Execute       bind -model matmul_xnor 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1011.969 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor.bind.adb -f 
INFO-FLOW: Finish binding matmul_xnor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_171_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_171_6 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_171_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1012.262 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_171_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_171_6.sched.adb -f 
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_171_6.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_171_6 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_171_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1012.262 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_171_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_171_6.bind.adb -f 
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_171_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_180_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_180_7 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_180_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1012.461 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_180_7.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_180_7.sched.adb -f 
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_180_7.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_180_7 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_180_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1012.828 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_180_7.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_180_7.bind.adb -f 
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_180_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward 
Execute       schedule -model feedforward 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.558 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 1023.930 MB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.sched.adb -f 
Command       db_write done; 0.198 sec.
INFO-FLOW: Finish scheduling feedforward.
Execute       set_default_model feedforward 
Execute       bind -model feedforward 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.748 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.996 seconds; current allocated memory: 1.000 GB.
Execute       syn_report -verbosereport -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.144 sec.
Execute       db_write -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.bind.adb -f 
Command       db_write done; 0.293 sec.
INFO-FLOW: Finish binding feedforward.
Execute       get_model_list feedforward -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_101_1 
Execute       rtl_gen_preprocess matmul_xnor.1 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_120_2 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_127_3 
Execute       rtl_gen_preprocess matmul_xnor.2 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_146_4 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_153_5 
Execute       rtl_gen_preprocess matmul_xnor 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_171_6 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_180_7 
Execute       rtl_gen_preprocess feedforward 
INFO-FLOW: Model list for RTL generation: feedforward_Pipeline_VITIS_LOOP_101_1 matmul_xnor.1 feedforward_Pipeline_VITIS_LOOP_120_2 feedforward_Pipeline_VITIS_LOOP_127_3 matmul_xnor.2 feedforward_Pipeline_VITIS_LOOP_146_4 feedforward_Pipeline_VITIS_LOOP_153_5 matmul_xnor feedforward_Pipeline_VITIS_LOOP_171_6 feedforward_Pipeline_VITIS_LOOP_180_7 feedforward
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_101_1 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_101_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_101_1' pipeline 'VITIS_LOOP_101_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'feedforward_Pipeline_VITIS_LOOP_101_1' is 25088 from HDL expression: ((ap_loop_exit_ready == 1'b1) & (icmp_ln101_fu_11842_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_101_1'.
Command       create_rtl_model done; 3.203 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.722 seconds; current allocated memory: 1.060 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_101_1 -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_101_1 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_101_1 -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_101_1 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_101_1 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_101_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_101_1 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_101_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_101_1 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_101_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.281 sec.
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_101_1 -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_101_1.adb 
Command       db_write done; 0.769 sec.
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_101_1 -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_101_1 -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_101_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_xnor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul_xnor.1 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_xnor_1' pipeline 'VITIS_LOOP_61_1_VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_1569_10_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_1569_10_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_xnor_1'.
Command       create_rtl_model done; 2.482 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 6.241 seconds; current allocated memory: 1.126 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul_xnor.1 -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_matmul_xnor_1 
Execute       gen_rtl matmul_xnor.1 -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_matmul_xnor_1 
Execute       syn_report -csynth -model matmul_xnor.1 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/matmul_xnor_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model matmul_xnor.1 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/matmul_xnor_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model matmul_xnor.1 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model matmul_xnor.1 -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_1.adb 
Command       db_write done; 0.264 sec.
Execute       db_write -model matmul_xnor.1 -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul_xnor.1 -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_120_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_120_2 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_120_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_120_2' pipeline 'VITIS_LOOP_120_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_120_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.921 seconds; current allocated memory: 1.150 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_120_2 -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_120_2 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_120_2 -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_120_2 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_120_2 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_120_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_120_2 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_120_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_120_2 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_120_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_120_2 -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_120_2.adb 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_120_2 -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_120_2 -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_120_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_127_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_127_3 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_127_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_127_3' pipeline 'VITIS_LOOP_127_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_127_3'.
Command       create_rtl_model done; 0.145 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.150 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_127_3 -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_127_3 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_127_3 -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_127_3 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_127_3 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_127_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_127_3 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_127_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_127_3 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_127_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_127_3 -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_127_3.adb 
Command       db_write done; 0.109 sec.
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_127_3 -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_127_3 -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_127_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_xnor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul_xnor.2 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_xnor_2' pipeline 'VITIS_LOOP_61_1_VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_xnor_2'.
Command       create_rtl_model done; 0.222 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.952 seconds; current allocated memory: 1.159 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul_xnor.2 -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_matmul_xnor_2 
Execute       gen_rtl matmul_xnor.2 -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_matmul_xnor_2 
Execute       syn_report -csynth -model matmul_xnor.2 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/matmul_xnor_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model matmul_xnor.2 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/matmul_xnor_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model matmul_xnor.2 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model matmul_xnor.2 -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_2.adb 
Execute       db_write -model matmul_xnor.2 -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul_xnor.2 -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_146_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_146_4 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_146_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_146_4' pipeline 'VITIS_LOOP_146_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_146_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 1.163 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_146_4 -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_146_4 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_146_4 -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_146_4 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_146_4 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_146_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_146_4 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_146_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_146_4 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_146_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_146_4 -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_146_4.adb 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_146_4 -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_146_4 -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_146_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_153_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_153_5 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_153_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_153_5' pipeline 'VITIS_LOOP_153_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_153_5'.
Command       create_rtl_model done; 0.117 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.165 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_153_5 -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_153_5 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_153_5 -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_153_5 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_153_5 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_153_5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_153_5 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_153_5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_153_5 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_153_5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_153_5 -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_153_5.adb 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_153_5 -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_153_5 -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_153_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_xnor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul_xnor -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_xnor' pipeline 'VITIS_LOOP_61_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_xnor'.
Command       create_rtl_model done; 0.108 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.172 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul_xnor -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_matmul_xnor 
Execute       gen_rtl matmul_xnor -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_matmul_xnor 
Execute       syn_report -csynth -model matmul_xnor -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/matmul_xnor_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model matmul_xnor -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/matmul_xnor_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model matmul_xnor -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model matmul_xnor -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor.adb 
Execute       db_write -model matmul_xnor -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul_xnor -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_171_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_171_6 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_171_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_171_6' pipeline 'VITIS_LOOP_171_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_171_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 1.177 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_171_6 -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_171_6 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_171_6 -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_171_6 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_171_6 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_171_6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_171_6 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_171_6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_171_6 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_171_6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_171_6 -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_171_6.adb 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_171_6 -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_171_6 -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_171_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_180_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_180_7 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_180_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_180_7' pipeline 'VITIS_LOOP_180_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_180_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.178 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_180_7 -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_180_7 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_180_7 -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_180_7 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_180_7 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_180_7_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_180_7 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_180_7_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_180_7 -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_180_7.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_180_7 -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_180_7.adb 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_180_7 -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_180_7 -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_180_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward -top_prefix  -sub_prefix feedforward_ -mg_file D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'feedforward' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward'.
INFO: [RTMG 210-278] Implementing memory 'feedforward_layer1_activations_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'feedforward_layer2_activations_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'feedforward_layer3_activations_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.499 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.646 seconds; current allocated memory: 1.200 GB.
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward -istop -style xilinx -f -lang vhdl -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward 
Execute       gen_rtl feedforward -istop -style xilinx -f -lang vlog -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/verilog/feedforward 
Execute       syn_report -csynth -model feedforward -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/feedforward_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.174 sec.
Execute       db_write -model feedforward -f -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.adb 
Command       db_write done; 0.281 sec.
Execute       db_write -model feedforward -bindview -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward -p D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward 
Execute       export_constraint_db -f -tool general -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.constraint.tcl 
Execute       syn_report -designview -model feedforward -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.design.xml 
Command       syn_report done; 0.149 sec.
Execute       syn_report -csynthDesign -model feedforward -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth.rpt -MHOut D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model feedforward -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model feedforward -o D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.protoinst 
Execute       sc_get_clocks feedforward 
Execute       sc_get_portdomain feedforward 
INFO-FLOW: Model list for RTL component generation: feedforward_Pipeline_VITIS_LOOP_101_1 matmul_xnor.1 feedforward_Pipeline_VITIS_LOOP_120_2 feedforward_Pipeline_VITIS_LOOP_127_3 matmul_xnor.2 feedforward_Pipeline_VITIS_LOOP_146_4 feedforward_Pipeline_VITIS_LOOP_153_5 matmul_xnor feedforward_Pipeline_VITIS_LOOP_171_6 feedforward_Pipeline_VITIS_LOOP_180_7 feedforward
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_101_1] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_101_1.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_xnor_1] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_1.compgen.tcl 
INFO-FLOW: Found component feedforward_sparsemux_1569_10_32_1_1.
INFO-FLOW: Append model feedforward_sparsemux_1569_10_32_1_1
INFO-FLOW: Found component feedforward_sparsemux_1569_10_9_1_1.
INFO-FLOW: Append model feedforward_sparsemux_1569_10_9_1_1
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_120_2] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_120_2.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_127_3] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_127_3.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_xnor_2] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_2.compgen.tcl 
INFO-FLOW: Found component feedforward_sparsemux_257_7_32_1_1.
INFO-FLOW: Append model feedforward_sparsemux_257_7_32_1_1
INFO-FLOW: Found component feedforward_sparsemux_257_7_9_1_1.
INFO-FLOW: Append model feedforward_sparsemux_257_7_9_1_1
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_146_4] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_146_4.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_153_5] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_153_5.compgen.tcl 
INFO-FLOW: Found component feedforward_sparsemux_9_2_32_1_1.
INFO-FLOW: Append model feedforward_sparsemux_9_2_32_1_1
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_xnor] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_171_6] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_171_6.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_180_7] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_180_7.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward] ... 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.tcl 
INFO-FLOW: Found component feedforward_layer1_activations_RAM_AUTO_1R1W.
INFO-FLOW: Append model feedforward_layer1_activations_RAM_AUTO_1R1W
INFO-FLOW: Found component feedforward_layer2_activations_RAM_AUTO_1R1W.
INFO-FLOW: Append model feedforward_layer2_activations_RAM_AUTO_1R1W
INFO-FLOW: Found component feedforward_layer3_activations_RAM_AUTO_1R1W.
INFO-FLOW: Append model feedforward_layer3_activations_RAM_AUTO_1R1W
INFO-FLOW: Found component feedforward_control_s_axi.
INFO-FLOW: Append model feedforward_control_s_axi
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_101_1
INFO-FLOW: Append model matmul_xnor_1
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_120_2
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_127_3
INFO-FLOW: Append model matmul_xnor_2
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_146_4
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_153_5
INFO-FLOW: Append model matmul_xnor
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_171_6
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_180_7
INFO-FLOW: Append model feedforward
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: feedforward_flow_control_loop_pipe_sequential_init feedforward_sparsemux_1569_10_32_1_1 feedforward_sparsemux_1569_10_9_1_1 feedforward_flow_control_loop_pipe_sequential_init feedforward_flow_control_loop_pipe_sequential_init feedforward_flow_control_loop_pipe_sequential_init feedforward_sparsemux_257_7_32_1_1 feedforward_sparsemux_257_7_9_1_1 feedforward_flow_control_loop_pipe_sequential_init feedforward_flow_control_loop_pipe_sequential_init feedforward_sparsemux_9_2_32_1_1 feedforward_flow_control_loop_pipe_sequential_init feedforward_flow_control_loop_pipe_sequential_init feedforward_flow_control_loop_pipe_sequential_init feedforward_flow_control_loop_pipe_sequential_init feedforward_layer1_activations_RAM_AUTO_1R1W feedforward_layer2_activations_RAM_AUTO_1R1W feedforward_layer3_activations_RAM_AUTO_1R1W feedforward_control_s_axi feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_Pipeline_VITIS_LOOP_101_1 matmul_xnor_1 feedforward_Pipeline_VITIS_LOOP_120_2 feedforward_Pipeline_VITIS_LOOP_127_3 matmul_xnor_2 feedforward_Pipeline_VITIS_LOOP_146_4 feedforward_Pipeline_VITIS_LOOP_153_5 matmul_xnor feedforward_Pipeline_VITIS_LOOP_171_6 feedforward_Pipeline_VITIS_LOOP_180_7 feedforward
INFO-FLOW: Generating D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_sparsemux_1569_10_32_1_1
INFO-FLOW: To file: write model feedforward_sparsemux_1569_10_9_1_1
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_sparsemux_257_7_32_1_1
INFO-FLOW: To file: write model feedforward_sparsemux_257_7_9_1_1
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_sparsemux_9_2_32_1_1
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_layer1_activations_RAM_AUTO_1R1W
INFO-FLOW: To file: write model feedforward_layer2_activations_RAM_AUTO_1R1W
INFO-FLOW: To file: write model feedforward_layer3_activations_RAM_AUTO_1R1W
INFO-FLOW: To file: write model feedforward_control_s_axi
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_101_1
INFO-FLOW: To file: write model matmul_xnor_1
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_120_2
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_127_3
INFO-FLOW: To file: write model matmul_xnor_2
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_146_4
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_153_5
INFO-FLOW: To file: write model matmul_xnor
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_171_6
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_180_7
INFO-FLOW: To file: write model feedforward
INFO-FLOW: Generating D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/vhdl' dstVlogDir='D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/vlog' tclDir='D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db' modelList='feedforward_flow_control_loop_pipe_sequential_init
feedforward_sparsemux_1569_10_32_1_1
feedforward_sparsemux_1569_10_9_1_1
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_sparsemux_257_7_32_1_1
feedforward_sparsemux_257_7_9_1_1
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_sparsemux_9_2_32_1_1
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_layer1_activations_RAM_AUTO_1R1W
feedforward_layer2_activations_RAM_AUTO_1R1W
feedforward_layer3_activations_RAM_AUTO_1R1W
feedforward_control_s_axi
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_Pipeline_VITIS_LOOP_101_1
matmul_xnor_1
feedforward_Pipeline_VITIS_LOOP_120_2
feedforward_Pipeline_VITIS_LOOP_127_3
matmul_xnor_2
feedforward_Pipeline_VITIS_LOOP_146_4
feedforward_Pipeline_VITIS_LOOP_153_5
matmul_xnor
feedforward_Pipeline_VITIS_LOOP_171_6
feedforward_Pipeline_VITIS_LOOP_180_7
feedforward
' expOnly='0'
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_101_1.compgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_1.compgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_120_2.compgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_127_3.compgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_2.compgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_146_4.compgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_153_5.compgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor.compgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_171_6.compgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_180_7.compgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.834 seconds; current allocated memory: 1.227 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='feedforward_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='feedforward_flow_control_loop_pipe_sequential_init
feedforward_sparsemux_1569_10_32_1_1
feedforward_sparsemux_1569_10_9_1_1
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_sparsemux_257_7_32_1_1
feedforward_sparsemux_257_7_9_1_1
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_sparsemux_9_2_32_1_1
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_layer1_activations_RAM_AUTO_1R1W
feedforward_layer2_activations_RAM_AUTO_1R1W
feedforward_layer3_activations_RAM_AUTO_1R1W
feedforward_control_s_axi
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_Pipeline_VITIS_LOOP_101_1
matmul_xnor_1
feedforward_Pipeline_VITIS_LOOP_120_2
feedforward_Pipeline_VITIS_LOOP_127_3
matmul_xnor_2
feedforward_Pipeline_VITIS_LOOP_146_4
feedforward_Pipeline_VITIS_LOOP_153_5
matmul_xnor
feedforward_Pipeline_VITIS_LOOP_171_6
feedforward_Pipeline_VITIS_LOOP_180_7
feedforward
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/top-io-be.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.dataonly.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.dataonly.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.dataonly.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_101_1.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_1.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_120_2.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_127_3.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_2.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_146_4.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_153_5.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_171_6.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_180_7.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.constraint.tcl 
Execute       sc_get_clocks feedforward 
Execute       source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST feedforward MODULE2INSTS {feedforward feedforward feedforward_Pipeline_VITIS_LOOP_101_1 grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012 matmul_xnor_1 grp_matmul_xnor_1_fu_4814 feedforward_Pipeline_VITIS_LOOP_120_2 grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604 feedforward_Pipeline_VITIS_LOOP_127_3 grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610 matmul_xnor_2 grp_matmul_xnor_2_fu_5744 feedforward_Pipeline_VITIS_LOOP_146_4 grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880 feedforward_Pipeline_VITIS_LOOP_153_5 grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888 matmul_xnor grp_matmul_xnor_fu_5960 feedforward_Pipeline_VITIS_LOOP_171_6 grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029 feedforward_Pipeline_VITIS_LOOP_180_7 grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034} INST2MODULE {feedforward feedforward grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012 feedforward_Pipeline_VITIS_LOOP_101_1 grp_matmul_xnor_1_fu_4814 matmul_xnor_1 grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604 feedforward_Pipeline_VITIS_LOOP_120_2 grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610 feedforward_Pipeline_VITIS_LOOP_127_3 grp_matmul_xnor_2_fu_5744 matmul_xnor_2 grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880 feedforward_Pipeline_VITIS_LOOP_146_4 grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888 feedforward_Pipeline_VITIS_LOOP_153_5 grp_matmul_xnor_fu_5960 matmul_xnor grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029 feedforward_Pipeline_VITIS_LOOP_171_6 grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034 feedforward_Pipeline_VITIS_LOOP_180_7} INSTDATA {feedforward {DEPTH 1 CHILDREN {grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012 grp_matmul_xnor_1_fu_4814 grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604 grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610 grp_matmul_xnor_2_fu_5744 grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880 grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888 grp_matmul_xnor_fu_5960 grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029 grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034}} grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012 {DEPTH 2 CHILDREN {}} grp_matmul_xnor_1_fu_4814 {DEPTH 2 CHILDREN {}} grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604 {DEPTH 2 CHILDREN {}} grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610 {DEPTH 2 CHILDREN {}} grp_matmul_xnor_2_fu_5744 {DEPTH 2 CHILDREN {}} grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880 {DEPTH 2 CHILDREN {}} grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888 {DEPTH 2 CHILDREN {}} grp_matmul_xnor_fu_5960 {DEPTH 2 CHILDREN {}} grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029 {DEPTH 2 CHILDREN {}} grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034 {DEPTH 2 CHILDREN {}}} MODULEDATA {feedforward_Pipeline_VITIS_LOOP_101_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln101_fu_11842_p2 SOURCE bnn.cpp:101 VARIABLE icmp_ln101 LOOP VITIS_LOOP_101_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_11848_p2 SOURCE bnn.cpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_101_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_fu_11869_p2 SOURCE bnn.cpp:105 VARIABLE x LOOP VITIS_LOOP_101_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln41_fu_11875_p2 SOURCE bnn.cpp:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_101_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln105_fu_11881_p3 SOURCE bnn.cpp:105 VARIABLE select_ln105 LOOP VITIS_LOOP_101_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_xnor_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln61_fu_7969_p2 SOURCE bnn.cpp:61 VARIABLE icmp_ln61 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_7975_p2 SOURCE bnn.cpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln63_fu_7989_p2 SOURCE bnn.cpp:63 VARIABLE icmp_ln63 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_fu_7995_p3 SOURCE bnn.cpp:61 VARIABLE select_ln61 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_3_fu_13604_p3 SOURCE bnn.cpp:61 VARIABLE select_ln61_3 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_2_fu_8023_p2 SOURCE bnn.cpp:61 VARIABLE add_ln61_2 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_4_fu_8029_p3 SOURCE bnn.cpp:61 VARIABLE select_ln61_4 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_1569_10_32_1_1_U792 SOURCE bnn.cpp:64 VARIABLE a LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_1569_10_9_1_1_U793 SOURCE bnn.cpp:19 VARIABLE b LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_fu_13596_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_2_fu_13622_p2 SOURCE bnn.cpp:64 VARIABLE cnt_2 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_8003_p2 SOURCE bnn.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln63_2_fu_8009_p2 SOURCE bnn.cpp:63 VARIABLE icmp_ln63_2 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward_Pipeline_VITIS_LOOP_120_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_124_p2 SOURCE bnn.cpp:123 VARIABLE add_ln123 LOOP VITIS_LOOP_120_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_1_fu_136_p2 SOURCE bnn.cpp:123 VARIABLE add_ln123_1 LOOP VITIS_LOOP_120_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_108_p2 SOURCE bnn.cpp:120 VARIABLE add_ln120 LOOP VITIS_LOOP_120_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward_Pipeline_VITIS_LOOP_127_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln127_fu_1994_p2 SOURCE bnn.cpp:127 VARIABLE icmp_ln127 LOOP VITIS_LOOP_127_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_2000_p2 SOURCE bnn.cpp:127 VARIABLE add_ln127 LOOP VITIS_LOOP_127_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_fu_2035_p3 SOURCE bnn.cpp:130 VARIABLE x LOOP VITIS_LOOP_127_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln41_fu_2042_p2 SOURCE bnn.cpp:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_127_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln130_fu_2048_p3 SOURCE bnn.cpp:130 VARIABLE select_ln130 LOOP VITIS_LOOP_127_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_xnor_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln61_fu_1441_p2 SOURCE bnn.cpp:61 VARIABLE icmp_ln61 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_1447_p2 SOURCE bnn.cpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln63_fu_1461_p2 SOURCE bnn.cpp:63 VARIABLE icmp_ln63 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_fu_1467_p3 SOURCE bnn.cpp:61 VARIABLE select_ln61 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_1_fu_2421_p3 SOURCE bnn.cpp:61 VARIABLE select_ln61_1 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_1_fu_2428_p2 SOURCE bnn.cpp:61 VARIABLE add_ln61_1 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_2_fu_2434_p3 SOURCE bnn.cpp:61 VARIABLE select_ln61_2 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_257_7_32_1_1_U1714 SOURCE bnn.cpp:64 VARIABLE a LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_257_7_9_1_1_U1715 SOURCE bnn.cpp:19 VARIABLE b LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_fu_2410_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_1_fu_2456_p2 SOURCE bnn.cpp:64 VARIABLE cnt_1 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_1479_p2 SOURCE bnn.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln63_1_fu_1485_p2 SOURCE bnn.cpp:63 VARIABLE icmp_ln63_1 LOOP VITIS_LOOP_61_1_VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward_Pipeline_VITIS_LOOP_146_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_167_p2 SOURCE bnn.cpp:149 VARIABLE add_ln149 LOOP VITIS_LOOP_146_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_1_fu_180_p2 SOURCE bnn.cpp:149 VARIABLE add_ln149_1 LOOP VITIS_LOOP_146_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_2_fu_193_p2 SOURCE bnn.cpp:149 VARIABLE add_ln149_2 LOOP VITIS_LOOP_146_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_3_fu_206_p2 SOURCE bnn.cpp:149 VARIABLE add_ln149_3 LOOP VITIS_LOOP_146_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_150_p2 SOURCE bnn.cpp:146 VARIABLE add_ln146 LOOP VITIS_LOOP_146_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward_Pipeline_VITIS_LOOP_153_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln153_fu_1078_p2 SOURCE bnn.cpp:153 VARIABLE icmp_ln153 LOOP VITIS_LOOP_153_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_1084_p2 SOURCE bnn.cpp:153 VARIABLE add_ln153 LOOP VITIS_LOOP_153_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U1854 SOURCE bnn.cpp:156 VARIABLE x LOOP VITIS_LOOP_153_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln41_fu_1144_p2 SOURCE bnn.cpp:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_153_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln156_fu_1150_p3 SOURCE bnn.cpp:156 VARIABLE select_ln156 LOOP VITIS_LOOP_153_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_xnor {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln61_fu_573_p2 SOURCE bnn.cpp:61 VARIABLE icmp_ln61 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_579_p2 SOURCE bnn.cpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_fu_585_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_1_fu_591_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_1 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_2_fu_597_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_2 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_3_fu_603_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_3 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_4_fu_609_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_4 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_5_fu_615_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_5 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_6_fu_621_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_6 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_7_fu_627_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_7 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_8_fu_633_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_8 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_9_fu_639_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_9 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_10_fu_645_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_10 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_11_fu_651_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_11 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_12_fu_657_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_12 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_13_fu_663_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_13 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_14_fu_669_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_14 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_15_fu_675_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_15 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_16_fu_681_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_16 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_17_fu_687_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_17 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_18_fu_693_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_18 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_19_fu_699_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_19 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_20_fu_705_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_20 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_21_fu_711_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_21 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_22_fu_717_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_22 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_23_fu_723_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_23 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_24_fu_729_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_24 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_25_fu_735_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_25 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_26_fu_741_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_26 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_27_fu_747_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_27 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_28_fu_753_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_28 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_29_fu_759_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_29 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_30_fu_765_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_30 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_31_fu_771_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_31 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_32_fu_777_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_32 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_33_fu_783_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_33 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_34_fu_789_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_34 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_35_fu_795_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_35 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_36_fu_801_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_36 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_37_fu_807_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_37 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_38_fu_813_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_38 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_39_fu_819_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_39 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_40_fu_825_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_40 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_41_fu_831_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_41 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_42_fu_837_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_42 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_43_fu_843_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_43 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_44_fu_849_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_44 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_45_fu_855_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_45 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_46_fu_861_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_46 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_47_fu_867_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_47 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_48_fu_873_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_48 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_49_fu_879_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_49 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_50_fu_885_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_50 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_51_fu_891_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_51 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_52_fu_897_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_52 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_53_fu_903_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_53 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_54_fu_909_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_54 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_55_fu_915_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_55 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_56_fu_921_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_56 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_57_fu_927_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_57 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_58_fu_933_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_58 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_59_fu_939_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_59 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_60_fu_945_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_60 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_61_fu_951_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_61 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_62_fu_957_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_62 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_63_fu_963_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_63 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_2_fu_1225_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_2 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_3_fu_1235_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_3 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_4_fu_1245_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_4 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_5_fu_1251_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_5 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_6_fu_1261_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_6 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_7_fu_1271_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_7 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_8_fu_1652_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_8 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_9_fu_1277_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_9 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_10_fu_1287_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_10 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_11_fu_1297_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_11 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_12_fu_1303_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_12 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_13_fu_1313_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_13 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_14_fu_1323_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_14 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_15_fu_1668_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_15 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_16_fu_1678_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_16 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_17_fu_1329_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_17 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_18_fu_1339_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_18 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_19_fu_1349_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_19 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_20_fu_1355_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_20 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_21_fu_1365_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_21 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_22_fu_1375_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_22 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_23_fu_1694_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_23 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_24_fu_1381_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_24 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_25_fu_1391_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_25 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_26_fu_1401_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_26 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_27_fu_1407_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_27 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_28_fu_1417_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_28 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_29_fu_1427_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_29 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_30_fu_1710_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_30 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_31_fu_1720_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_31 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_32_fu_1730_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_32 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_33_fu_1433_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_33 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_34_fu_1443_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_34 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_35_fu_1453_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_35 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_36_fu_1459_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_36 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_37_fu_1469_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_37 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_38_fu_1479_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_38 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_39_fu_1746_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_39 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_40_fu_1485_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_40 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_41_fu_1495_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_41 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_42_fu_1505_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_42 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_43_fu_1511_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_43 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_44_fu_1521_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_44 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_45_fu_1531_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_45 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_46_fu_1762_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_46 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_47_fu_1772_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_47 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_48_fu_1537_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_48 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_49_fu_1547_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_49 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_50_fu_1557_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_50 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_51_fu_1563_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_51 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_52_fu_1573_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_52 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_53_fu_1583_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_53 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_54_fu_1788_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_54 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_55_fu_1589_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_55 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_56_fu_1599_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_56 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_57_fu_1609_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_57 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_58_fu_1615_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_58 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_59_fu_1625_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_59 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_60_fu_1635_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_60 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_61_fu_1804_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_61 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_62_fu_1814_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_62 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_63_fu_1824_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64_63 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_1834_p2 SOURCE bnn.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_61_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward_Pipeline_VITIS_LOOP_171_6 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln171_fu_59_p2 SOURCE bnn.cpp:171 VARIABLE icmp_ln171 LOOP VITIS_LOOP_171_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_65_p2 SOURCE bnn.cpp:171 VARIABLE add_ln171 LOOP VITIS_LOOP_171_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_87_p2 SOURCE bnn.cpp:174 VARIABLE add_ln174 LOOP VITIS_LOOP_171_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward_Pipeline_VITIS_LOOP_180_7 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln180_fu_131_p2 SOURCE bnn.cpp:180 VARIABLE icmp_ln180 LOOP VITIS_LOOP_180_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_137_p2 SOURCE bnn.cpp:180 VARIABLE add_ln180 LOOP VITIS_LOOP_180_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln184_fu_179_p2 SOURCE bnn.cpp:184 VARIABLE icmp_ln184 LOOP VITIS_LOOP_180_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_185_p2 SOURCE bnn.cpp:184 VARIABLE add_ln184 LOOP VITIS_LOOP_180_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln184_fu_191_p3 SOURCE bnn.cpp:184 VARIABLE select_ln184 LOOP VITIS_LOOP_180_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME temp_data_fu_199_p3 SOURCE bnn.cpp:184 VARIABLE temp_data LOOP VITIS_LOOP_180_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME temp_last_fu_148_p2 SOURCE bnn.cpp:187 VARIABLE temp_last LOOP VITIS_LOOP_180_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME layer1_activations_U SOURCE bnn.cpp:92 VARIABLE layer1_activations LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME layer1_activations_1_U SOURCE bnn.cpp:92 VARIABLE layer1_activations_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME layer2_activations_U SOURCE bnn.cpp:93 VARIABLE layer2_activations LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME layer2_activations_1_U SOURCE bnn.cpp:93 VARIABLE layer2_activations_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME layer2_activations_2_U SOURCE bnn.cpp:93 VARIABLE layer2_activations_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME layer2_activations_3_U SOURCE bnn.cpp:93 VARIABLE layer2_activations_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 16 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME layer3_activations_U SOURCE bnn.cpp:94 VARIABLE layer3_activations LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 10 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true}} AREA {DSP 0 BRAM 4 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.566 seconds; current allocated memory: 1.233 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for feedforward.
INFO: [VLOG 209-307] Generating Verilog RTL for feedforward.
Execute       syn_report -model feedforward -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
Command     autosyn done; 38.726 sec.
Command   csynth_design done; 436.763 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Command       cleanup_all done; 0.132 sec.
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.118 sec.
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.235 sec.
INFO-FLOW: Workspace D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls opened at Fri Jun 13 23:26:04 -0700 2025
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 4.755 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.906 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 5.173 sec.
Execute   apply_ini D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=bnn.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=bnn.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(8)
Execute     add_files D:/ecen529/finalProject/vitis/bnn_hls/bnn.cpp 
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/bnn.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=weights.h' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=weights.h' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(9)
Execute     add_files D:/ecen529/finalProject/vitis/bnn_hls/weights.h 
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/weights.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=weights.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=weights.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(10)
Execute     add_files D:/ecen529/finalProject/vitis/bnn_hls/weights.cpp 
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/weights.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\ecen529\finalProject\vitis\bnn_hls\bnn_tb.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\ecen529\finalProject\vitis\bnn_hls\bnn_tb.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(11)
Execute     add_files -tb D:\ecen529\finalProject\vitis\bnn_hls\bnn_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/ecen529/finalProject/vitis/bnn_hls/bnn_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=feedforward' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=feedforward' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(7)
Execute     set_top feedforward 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
Command       create_platform done; 0.322 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.513 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.55 sec.
Execute   apply_ini D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/config.cmdline 
Execute   ::AP::init_summary_file vivado-impl 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   export_design -flow impl 
Execute     config_export -flow=impl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=feedforward xml_exists=0
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to feedforward
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=44 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='feedforward_flow_control_loop_pipe_sequential_init
feedforward_sparsemux_1569_10_32_1_1
feedforward_sparsemux_1569_10_9_1_1
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_sparsemux_257_7_32_1_1
feedforward_sparsemux_257_7_9_1_1
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_sparsemux_9_2_32_1_1
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_layer1_activations_RAM_AUTO_1R1W
feedforward_layer2_activations_RAM_AUTO_1R1W
feedforward_layer3_activations_RAM_AUTO_1R1W
feedforward_control_s_axi
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_Pipeline_VITIS_LOOP_101_1
matmul_xnor_1
feedforward_Pipeline_VITIS_LOOP_120_2
feedforward_Pipeline_VITIS_LOOP_127_3
matmul_xnor_2
feedforward_Pipeline_VITIS_LOOP_146_4
feedforward_Pipeline_VITIS_LOOP_153_5
matmul_xnor
feedforward_Pipeline_VITIS_LOOP_171_6
feedforward_Pipeline_VITIS_LOOP_180_7
feedforward
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/top-io-be.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.dataonly.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.dataonly.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.dataonly.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_101_1.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_1.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_120_2.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_127_3.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor_2.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_146_4.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_153_5.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/matmul_xnor.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_171_6.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_180_7.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.constraint.tcl 
Execute     sc_get_clocks feedforward 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.constraint.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.constraint.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/verilog/impl.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix feedforward_ TopModuleNoPrefix feedforward TopModuleWithPrefix feedforward' export_design_flow='impl' impl_dir='D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0000022DA50F546C' export_design_flow='impl' export_rpt='D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0000022DA50081AC' export_design_flow='syn' export_rpt='D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s bnn_hls/feedforward.zip 
INFO: [HLS 200-802] Generated output file bnn_hls/feedforward.zip
Command   export_design done; 327.174 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
