// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "01/31/2025 13:36:22"

// 
// Device: Altera EP2C5AF256A7 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module eightBusInterface (
	clk,
	rst,
	dataReady,
	receiveData,
	eightBitInp,
	readyToAccept,
	OutBuffFull,
	error,
	eightBitOut);
input 	clk;
input 	rst;
input 	dataReady;
input 	receiveData;
input 	[7:0] eightBitInp;
output 	readyToAccept;
output 	OutBuffFull;
output 	error;
output 	[7:0] eightBitOut;

// Design Ports Information
// readyToAccept	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutBuffFull	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// error	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// eightBitOut[0]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// eightBitOut[1]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// eightBitOut[2]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// eightBitOut[3]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// eightBitOut[4]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// eightBitOut[5]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// eightBitOut[6]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// eightBitOut[7]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataReady	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// receiveData	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// eightBitInp[0]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// eightBitInp[7]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// eightBitInp[6]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// eightBitInp[5]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// eightBitInp[4]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// eightBitInp[3]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// eightBitInp[2]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// eightBitInp[1]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("eightBusInterface_v_fast.sdo");
// synopsys translate_on

wire \myOutputWrapper|R_reg[2]~20_combout ;
wire \myDivider|Add1~2_combout ;
wire \myDivider|Add1~4_combout ;
wire \myDivider|Add1~6_combout ;
wire \myDivider|subOut[0]~0_combout ;
wire \myDivider|subOut[6]~12_combout ;
wire \myDivider|subOut[10]~20_combout ;
wire \myDivider|subOut[11]~22_combout ;
wire \myDivider|Add1~23_combout ;
wire \myDivider|rA[0]~16_combout ;
wire \myDivider|rA[1]~18_combout ;
wire \myDivider|rA[4]~24_combout ;
wire \myDivider|rA[5]~26_combout ;
wire \myDivider|rA[6]~28_combout ;
wire \myDivider|rA[7]~30_combout ;
wire \myDivider|rA[9]~34_combout ;
wire \myDivider|rA[10]~36_combout ;
wire \myDivider|rA[11]~38_combout ;
wire \myDivider|rA[12]~41 ;
wire \myDivider|rA[13]~42_combout ;
wire \myDivider|rA[13]~43 ;
wire \myDivider|rA[14]~44_combout ;
wire \myDivider|rA[14]~45 ;
wire \myDivider|rA[15]~46_combout ;
wire \myDivider|Equal0~3_combout ;
wire \myDivider|out2~11_combout ;
wire \myDivider|ps.Starting~regout ;
wire \myDivider|Selector1~1_combout ;
wire \~GND~combout ;
wire \myOutputWrapper|Q_reg[13]~feeder_combout ;
wire \myInputWrapper|B[0]~feeder_combout ;
wire \myInputWrapper|B[11]~feeder_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \dataReady~combout ;
wire \myInputWrapper|Selector2~0_combout ;
wire \rst~combout ;
wire \rst~clkctrl_outclk ;
wire \myInputWrapper|ps.WaitForNext~regout ;
wire \myInputWrapper|Selector0~0_combout ;
wire \myInputWrapper|ps.Idle~regout ;
wire \myInputWrapper|ns.Init~0_combout ;
wire \myInputWrapper|ps.Init~regout ;
wire \myInputWrapper|counterOutput[1]~0_combout ;
wire \myInputWrapper|Selector1~0_combout ;
wire \myInputWrapper|Selector1~1_combout ;
wire \myInputWrapper|ps.ReceivingData~regout ;
wire \myInputWrapper|counterOutput[0]~1_combout ;
wire \myInputWrapper|Equal1~0_combout ;
wire \myOutputWrapper|counterOutput[0]~0_combout ;
wire \myOutputWrapper|Selector2~0_combout ;
wire \receiveData~combout ;
wire \myOutputWrapper|Selector2~1_combout ;
wire \myOutputWrapper|ps.WaitForNext~regout ;
wire \myOutputWrapper|Selector0~0_combout ;
wire \myOutputWrapper|Selector0~1_combout ;
wire \myOutputWrapper|ps.Idle~regout ;
wire \myDivider|ns.Load~0_combout ;
wire \myDivider|ps.Load~regout ;
wire \myDivider|Selector2~0_combout ;
wire \myDivider|ps.Process~regout ;
wire \myDivider|countOut[0]~3_combout ;
wire \myDivider|countOut[2]~1_combout ;
wire \myDivider|countOut[1]~2_combout ;
wire \myDivider|ready~0_combout ;
wire \myDivider|countOut[3]~0_combout ;
wire \myInputWrapper|B[8]~feeder_combout ;
wire \myInputWrapper|load3~0_combout ;
wire \myInputWrapper|load2~0_combout ;
wire \myInputWrapper|B[7]~feeder_combout ;
wire \myDivider|Equal0~0_combout ;
wire \myInputWrapper|B[4]~feeder_combout ;
wire \myInputWrapper|B[1]~feeder_combout ;
wire \myDivider|Equal0~1_combout ;
wire \myInputWrapper|B[15]~feeder_combout ;
wire \myDivider|Equal0~2_combout ;
wire \myDivider|Equal0~4_combout ;
wire \myDivider|err~regout ;
wire \myDivider|ready~1_combout ;
wire \myOutputWrapper|ns.Loading~0_combout ;
wire \myOutputWrapper|ps.Loading~regout ;
wire \myOutputWrapper|counterOutput[1]~1_combout ;
wire \myOutputWrapper|Selector1~0_combout ;
wire \myOutputWrapper|Selector1~1_combout ;
wire \myOutputWrapper|ps.ReceivingData~regout ;
wire \myInputWrapper|B[12]~feeder_combout ;
wire \myInputWrapper|B[9]~feeder_combout ;
wire \myDivider|rA[0]~17 ;
wire \myDivider|rA[1]~19 ;
wire \myDivider|rA[2]~21 ;
wire \myDivider|rA[3]~23 ;
wire \myDivider|rA[4]~25 ;
wire \myDivider|rA[5]~27 ;
wire \myDivider|rA[6]~29 ;
wire \myDivider|rA[7]~31 ;
wire \myDivider|rA[8]~33 ;
wire \myDivider|rA[9]~35 ;
wire \myDivider|rA[10]~37 ;
wire \myDivider|rA[11]~39 ;
wire \myDivider|rA[12]~40_combout ;
wire \myDivider|rA[8]~32_combout ;
wire \myDivider|rA[3]~22_combout ;
wire \myInputWrapper|B[3]~feeder_combout ;
wire \myDivider|rA[2]~20_combout ;
wire \myInputWrapper|load1~0_combout ;
wire \myInputWrapper|load0~0_combout ;
wire \myDivider|Add1~1_cout ;
wire \myDivider|Add1~3 ;
wire \myDivider|Add1~5 ;
wire \myDivider|Add1~7 ;
wire \myDivider|Add1~9 ;
wire \myDivider|Add1~11 ;
wire \myDivider|Add1~13 ;
wire \myDivider|Add1~15 ;
wire \myDivider|Add1~17 ;
wire \myDivider|Add1~20 ;
wire \myDivider|Add1~24 ;
wire \myDivider|Add1~28 ;
wire \myDivider|Add1~32 ;
wire \myDivider|Add1~36 ;
wire \myDivider|Add1~40 ;
wire \myDivider|Add1~43_combout ;
wire \myDivider|Add1~39_combout ;
wire \myDivider|Add1~41_combout ;
wire \myDivider|Add1~35_combout ;
wire \myDivider|Add1~37_combout ;
wire \myDivider|Add1~31_combout ;
wire \myDivider|Add1~33_combout ;
wire \myDivider|Add1~27_combout ;
wire \myDivider|Add1~29_combout ;
wire \myDivider|Add1~25_combout ;
wire \myDivider|Add1~19_combout ;
wire \myDivider|Add1~21_combout ;
wire \myDivider|Add1~16_combout ;
wire \myDivider|Add1~18_combout ;
wire \myDivider|Add1~14_combout ;
wire \myDivider|Add1~45_combout ;
wire \myDivider|Add1~12_combout ;
wire \myDivider|Add1~42_combout ;
wire \myDivider|Add1~10_combout ;
wire \myDivider|Add1~38_combout ;
wire \myDivider|Add1~8_combout ;
wire \myDivider|Add1~34_combout ;
wire \myDivider|Add1~30_combout ;
wire \myDivider|Add1~26_combout ;
wire \myDivider|Add1~22_combout ;
wire \myDivider|out1[0]~1_combout ;
wire \myDivider|out1[0]~2_combout ;
wire \myDivider|out1[12]~0_combout ;
wire \myDivider|out1~3_combout ;
wire \myDivider|out1~4_combout ;
wire \myDivider|out2~0_combout ;
wire \myDivider|Selector1~0_combout ;
wire \myDivider|subOut[0]~1 ;
wire \myDivider|subOut[1]~3 ;
wire \myDivider|subOut[2]~5 ;
wire \myDivider|subOut[3]~6_combout ;
wire \myDivider|out2~6_combout ;
wire \myDivider|subOut[3]~7 ;
wire \myDivider|subOut[4]~8_combout ;
wire \myDivider|out2~5_combout ;
wire \myDivider|subOut[4]~9 ;
wire \myDivider|subOut[5]~10_combout ;
wire \myDivider|out2~4_combout ;
wire \myDivider|out2~3_combout ;
wire \myDivider|subOut[5]~11 ;
wire \myDivider|subOut[6]~13 ;
wire \myDivider|subOut[7]~15 ;
wire \myDivider|subOut[8]~16_combout ;
wire \myDivider|out2~1_combout ;
wire \myDivider|subOut[8]~17 ;
wire \myDivider|subOut[9]~18_combout ;
wire \myDivider|out2~9_combout ;
wire \myDivider|out2~10_combout ;
wire \myDivider|subOut[9]~19 ;
wire \myDivider|subOut[10]~21 ;
wire \myDivider|subOut[11]~23 ;
wire \myDivider|subOut[12]~24_combout ;
wire \myDivider|out2~12_combout ;
wire \myDivider|subOut[12]~25 ;
wire \myDivider|subOut[13]~26_combout ;
wire \myDivider|out2~13_combout ;
wire \myDivider|subOut[13]~27 ;
wire \myDivider|subOut[14]~28_combout ;
wire \myDivider|out2~14_combout ;
wire \myDivider|subOut[14]~29 ;
wire \myDivider|Add2~0_combout ;
wire \myDivider|subOut[7]~14_combout ;
wire \myDivider|out2~2_combout ;
wire \myDivider|subOut[2]~4_combout ;
wire \myDivider|out2~7_combout ;
wire \myDivider|subOut[1]~2_combout ;
wire \myDivider|out2~8_combout ;
wire \myDivider|Add4~0_combout ;
wire \myOutputWrapper|R_reg[0]~17 ;
wire \myOutputWrapper|R_reg[1]~19 ;
wire \myOutputWrapper|R_reg[2]~21 ;
wire \myOutputWrapper|R_reg[3]~23 ;
wire \myOutputWrapper|R_reg[4]~25 ;
wire \myOutputWrapper|R_reg[5]~27 ;
wire \myOutputWrapper|R_reg[6]~29 ;
wire \myOutputWrapper|R_reg[7]~31 ;
wire \myOutputWrapper|R_reg[8]~32_combout ;
wire \myOutputWrapper|R_reg[0]~16_combout ;
wire \myOutputWrapper|eightBitOut[0]~0_combout ;
wire \myOutputWrapper|eightBitOut[0]~1_combout ;
wire \myOutputWrapper|R_reg[1]~18_combout ;
wire \myOutputWrapper|Q_reg[9]~feeder_combout ;
wire \myOutputWrapper|eightBitOut[1]~2_combout ;
wire \myOutputWrapper|R_reg[8]~33 ;
wire \myOutputWrapper|R_reg[9]~34_combout ;
wire \myOutputWrapper|eightBitOut[1]~3_combout ;
wire \myOutputWrapper|eightBitOut[2]~4_combout ;
wire \myOutputWrapper|R_reg[9]~35 ;
wire \myOutputWrapper|R_reg[10]~36_combout ;
wire \myOutputWrapper|eightBitOut[2]~5_combout ;
wire \myOutputWrapper|Q_reg[11]~feeder_combout ;
wire \myOutputWrapper|eightBitOut[3]~6_combout ;
wire \myOutputWrapper|R_reg[10]~37 ;
wire \myOutputWrapper|R_reg[11]~38_combout ;
wire \myOutputWrapper|R_reg[3]~22_combout ;
wire \myOutputWrapper|eightBitOut[3]~7_combout ;
wire \myOutputWrapper|R_reg[4]~24_combout ;
wire \myOutputWrapper|eightBitOut[4]~8_combout ;
wire \myOutputWrapper|R_reg[11]~39 ;
wire \myOutputWrapper|R_reg[12]~40_combout ;
wire \myOutputWrapper|eightBitOut[4]~9_combout ;
wire \myOutputWrapper|eightBitOut[5]~10_combout ;
wire \myOutputWrapper|R_reg[5]~26_combout ;
wire \myOutputWrapper|R_reg[12]~41 ;
wire \myOutputWrapper|R_reg[13]~42_combout ;
wire \myOutputWrapper|eightBitOut[5]~11_combout ;
wire \myOutputWrapper|R_reg[6]~28_combout ;
wire \myOutputWrapper|eightBitOut[6]~12_combout ;
wire \myOutputWrapper|R_reg[13]~43 ;
wire \myOutputWrapper|R_reg[14]~44_combout ;
wire \myOutputWrapper|eightBitOut[6]~13_combout ;
wire \myDivider|out2~15_combout ;
wire \myOutputWrapper|R_reg[14]~45 ;
wire \myOutputWrapper|R_reg[15]~46_combout ;
wire \myOutputWrapper|Q_reg[15]~feeder_combout ;
wire \myOutputWrapper|eightBitOut[7]~14_combout ;
wire \myOutputWrapper|R_reg[7]~30_combout ;
wire \myOutputWrapper|eightBitOut[7]~15_combout ;
wire [1:0] \myInputWrapper|counterOutput ;
wire [15:0] \myInputWrapper|B ;
wire [15:0] \myInputWrapper|A ;
wire [15:0] \myDivider|rA ;
wire [15:0] \myDivider|out2 ;
wire [15:0] \myDivider|out1 ;
wire [3:0] \myDivider|countOut ;
wire [1:0] \myOutputWrapper|counterOutput ;
wire [15:0] \myOutputWrapper|R_reg ;
wire [15:0] \myOutputWrapper|Q_reg ;
wire [7:0] \eightBitInp~combout ;


// Location: LCFF_X13_Y8_N5
cycloneii_lcell_ff \myOutputWrapper|R_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|R_reg[2]~20_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|R_reg [2]));

// Location: LCCOMB_X13_Y8_N4
cycloneii_lcell_comb \myOutputWrapper|R_reg[2]~20 (
// Equation(s):
// \myOutputWrapper|R_reg[2]~20_combout  = (\myOutputWrapper|R_reg[1]~19  & ((\myInputWrapper|B [15] $ (\myDivider|out2 [2])))) # (!\myOutputWrapper|R_reg[1]~19  & (\myInputWrapper|B [15] $ (\myDivider|out2 [2] $ (VCC))))
// \myOutputWrapper|R_reg[2]~21  = CARRY((!\myOutputWrapper|R_reg[1]~19  & (\myInputWrapper|B [15] $ (\myDivider|out2 [2]))))

	.dataa(\myInputWrapper|B [15]),
	.datab(\myDivider|out2 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myOutputWrapper|R_reg[1]~19 ),
	.combout(\myOutputWrapper|R_reg[2]~20_combout ),
	.cout(\myOutputWrapper|R_reg[2]~21 ));
// synopsys translate_off
defparam \myOutputWrapper|R_reg[2]~20 .lut_mask = 16'h6906;
defparam \myOutputWrapper|R_reg[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X14_Y9_N5
cycloneii_lcell_ff \myDivider|out2[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|out2~11_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\myDivider|ps.Load~regout ),
	.sload(gnd),
	.ena(\myDivider|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out2 [11]));

// Location: LCCOMB_X9_Y9_N2
cycloneii_lcell_comb \myDivider|Add1~2 (
// Equation(s):
// \myDivider|Add1~2_combout  = (\myInputWrapper|A [1] & ((\myDivider|Add1~1_cout ) # (GND))) # (!\myInputWrapper|A [1] & (!\myDivider|Add1~1_cout ))
// \myDivider|Add1~3  = CARRY((\myInputWrapper|A [1]) # (!\myDivider|Add1~1_cout ))

	.dataa(vcc),
	.datab(\myInputWrapper|A [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|Add1~1_cout ),
	.combout(\myDivider|Add1~2_combout ),
	.cout(\myDivider|Add1~3 ));
// synopsys translate_off
defparam \myDivider|Add1~2 .lut_mask = 16'hC3CF;
defparam \myDivider|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N4
cycloneii_lcell_comb \myDivider|Add1~4 (
// Equation(s):
// \myDivider|Add1~4_combout  = (\myInputWrapper|A [2] & (!\myDivider|Add1~3  & VCC)) # (!\myInputWrapper|A [2] & (\myDivider|Add1~3  $ (GND)))
// \myDivider|Add1~5  = CARRY((!\myInputWrapper|A [2] & !\myDivider|Add1~3 ))

	.dataa(vcc),
	.datab(\myInputWrapper|A [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|Add1~3 ),
	.combout(\myDivider|Add1~4_combout ),
	.cout(\myDivider|Add1~5 ));
// synopsys translate_off
defparam \myDivider|Add1~4 .lut_mask = 16'h3C03;
defparam \myDivider|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N6
cycloneii_lcell_comb \myDivider|Add1~6 (
// Equation(s):
// \myDivider|Add1~6_combout  = (\myInputWrapper|A [3] & ((\myDivider|Add1~5 ) # (GND))) # (!\myInputWrapper|A [3] & (!\myDivider|Add1~5 ))
// \myDivider|Add1~7  = CARRY((\myInputWrapper|A [3]) # (!\myDivider|Add1~5 ))

	.dataa(\myInputWrapper|A [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|Add1~5 ),
	.combout(\myDivider|Add1~6_combout ),
	.cout(\myDivider|Add1~7 ));
// synopsys translate_off
defparam \myDivider|Add1~6 .lut_mask = 16'hA5AF;
defparam \myDivider|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y9_N1
cycloneii_lcell_ff \myDivider|rA[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|rA[0]~16_combout ),
	.sdata(\myInputWrapper|B [0]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myInputWrapper|B [15]),
	.ena(\myDivider|ps.Load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|rA [0]));

// Location: LCCOMB_X13_Y9_N0
cycloneii_lcell_comb \myDivider|subOut[0]~0 (
// Equation(s):
// \myDivider|subOut[0]~0_combout  = (\myDivider|rA [0] & (\myDivider|out1 [15] $ (VCC))) # (!\myDivider|rA [0] & ((\myDivider|out1 [15]) # (GND)))
// \myDivider|subOut[0]~1  = CARRY((\myDivider|out1 [15]) # (!\myDivider|rA [0]))

	.dataa(\myDivider|rA [0]),
	.datab(\myDivider|out1 [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\myDivider|subOut[0]~0_combout ),
	.cout(\myDivider|subOut[0]~1 ));
// synopsys translate_off
defparam \myDivider|subOut[0]~0 .lut_mask = 16'h66DD;
defparam \myDivider|subOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y9_N31
cycloneii_lcell_ff \myDivider|rA[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|rA[15]~46_combout ),
	.sdata(\~GND~combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myInputWrapper|B [15]),
	.ena(\myDivider|ps.Load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|rA [15]));

// Location: LCFF_X12_Y9_N29
cycloneii_lcell_ff \myDivider|rA[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|rA[14]~44_combout ),
	.sdata(\myInputWrapper|B [14]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myInputWrapper|B [15]),
	.ena(\myDivider|ps.Load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|rA [14]));

// Location: LCFF_X12_Y9_N27
cycloneii_lcell_ff \myDivider|rA[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|rA[13]~42_combout ),
	.sdata(\myInputWrapper|B [13]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myInputWrapper|B [15]),
	.ena(\myDivider|ps.Load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|rA [13]));

// Location: LCFF_X12_Y9_N23
cycloneii_lcell_ff \myDivider|rA[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|rA[11]~38_combout ),
	.sdata(\myInputWrapper|B [11]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myInputWrapper|B [15]),
	.ena(\myDivider|ps.Load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|rA [11]));

// Location: LCFF_X12_Y9_N21
cycloneii_lcell_ff \myDivider|rA[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|rA[10]~36_combout ),
	.sdata(\myInputWrapper|B [10]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myInputWrapper|B [15]),
	.ena(\myDivider|ps.Load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|rA [10]));

// Location: LCFF_X12_Y9_N19
cycloneii_lcell_ff \myDivider|rA[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|rA[9]~34_combout ),
	.sdata(\myInputWrapper|B [9]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myInputWrapper|B [15]),
	.ena(\myDivider|ps.Load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|rA [9]));

// Location: LCFF_X12_Y9_N15
cycloneii_lcell_ff \myDivider|rA[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|rA[7]~30_combout ),
	.sdata(\myInputWrapper|B [7]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myInputWrapper|B [15]),
	.ena(\myDivider|ps.Load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|rA [7]));

// Location: LCFF_X12_Y9_N13
cycloneii_lcell_ff \myDivider|rA[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|rA[6]~28_combout ),
	.sdata(\myInputWrapper|B [6]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myInputWrapper|B [15]),
	.ena(\myDivider|ps.Load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|rA [6]));

// Location: LCFF_X12_Y9_N11
cycloneii_lcell_ff \myDivider|rA[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|rA[5]~26_combout ),
	.sdata(\myInputWrapper|B [5]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myInputWrapper|B [15]),
	.ena(\myDivider|ps.Load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|rA [5]));

// Location: LCFF_X12_Y9_N9
cycloneii_lcell_ff \myDivider|rA[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|rA[4]~24_combout ),
	.sdata(\myInputWrapper|B [4]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myInputWrapper|B [15]),
	.ena(\myDivider|ps.Load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|rA [4]));

// Location: LCFF_X12_Y9_N3
cycloneii_lcell_ff \myDivider|rA[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|rA[1]~18_combout ),
	.sdata(\myInputWrapper|B [1]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myInputWrapper|B [15]),
	.ena(\myDivider|ps.Load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|rA [1]));

// Location: LCCOMB_X13_Y9_N12
cycloneii_lcell_comb \myDivider|subOut[6]~12 (
// Equation(s):
// \myDivider|subOut[6]~12_combout  = ((\myDivider|rA [6] $ (\myDivider|out2 [5] $ (\myDivider|subOut[5]~11 )))) # (GND)
// \myDivider|subOut[6]~13  = CARRY((\myDivider|rA [6] & (\myDivider|out2 [5] & !\myDivider|subOut[5]~11 )) # (!\myDivider|rA [6] & ((\myDivider|out2 [5]) # (!\myDivider|subOut[5]~11 ))))

	.dataa(\myDivider|rA [6]),
	.datab(\myDivider|out2 [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|subOut[5]~11 ),
	.combout(\myDivider|subOut[6]~12_combout ),
	.cout(\myDivider|subOut[6]~13 ));
// synopsys translate_off
defparam \myDivider|subOut[6]~12 .lut_mask = 16'h964D;
defparam \myDivider|subOut[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
cycloneii_lcell_comb \myDivider|subOut[10]~20 (
// Equation(s):
// \myDivider|subOut[10]~20_combout  = ((\myDivider|rA [10] $ (\myDivider|out2 [9] $ (\myDivider|subOut[9]~19 )))) # (GND)
// \myDivider|subOut[10]~21  = CARRY((\myDivider|rA [10] & (\myDivider|out2 [9] & !\myDivider|subOut[9]~19 )) # (!\myDivider|rA [10] & ((\myDivider|out2 [9]) # (!\myDivider|subOut[9]~19 ))))

	.dataa(\myDivider|rA [10]),
	.datab(\myDivider|out2 [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|subOut[9]~19 ),
	.combout(\myDivider|subOut[10]~20_combout ),
	.cout(\myDivider|subOut[10]~21 ));
// synopsys translate_off
defparam \myDivider|subOut[10]~20 .lut_mask = 16'h964D;
defparam \myDivider|subOut[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N22
cycloneii_lcell_comb \myDivider|subOut[11]~22 (
// Equation(s):
// \myDivider|subOut[11]~22_combout  = (\myDivider|rA [11] & ((\myDivider|out2 [10] & (!\myDivider|subOut[10]~21 )) # (!\myDivider|out2 [10] & ((\myDivider|subOut[10]~21 ) # (GND))))) # (!\myDivider|rA [11] & ((\myDivider|out2 [10] & 
// (\myDivider|subOut[10]~21  & VCC)) # (!\myDivider|out2 [10] & (!\myDivider|subOut[10]~21 ))))
// \myDivider|subOut[11]~23  = CARRY((\myDivider|rA [11] & ((!\myDivider|subOut[10]~21 ) # (!\myDivider|out2 [10]))) # (!\myDivider|rA [11] & (!\myDivider|out2 [10] & !\myDivider|subOut[10]~21 )))

	.dataa(\myDivider|rA [11]),
	.datab(\myDivider|out2 [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|subOut[10]~21 ),
	.combout(\myDivider|subOut[11]~22_combout ),
	.cout(\myDivider|subOut[11]~23 ));
// synopsys translate_off
defparam \myDivider|subOut[11]~22 .lut_mask = 16'h692B;
defparam \myDivider|subOut[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N20
cycloneii_lcell_comb \myDivider|Add1~23 (
// Equation(s):
// \myDivider|Add1~23_combout  = (\myInputWrapper|A [10] & (!\myDivider|Add1~20  & VCC)) # (!\myInputWrapper|A [10] & (\myDivider|Add1~20  $ (GND)))
// \myDivider|Add1~24  = CARRY((!\myInputWrapper|A [10] & !\myDivider|Add1~20 ))

	.dataa(\myInputWrapper|A [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|Add1~20 ),
	.combout(\myDivider|Add1~23_combout ),
	.cout(\myDivider|Add1~24 ));
// synopsys translate_off
defparam \myDivider|Add1~23 .lut_mask = 16'h5A05;
defparam \myDivider|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneii_lcell_comb \myDivider|rA[0]~16 (
// Equation(s):
// \myDivider|rA[0]~16_combout  = \myInputWrapper|B [0] $ (GND)
// \myDivider|rA[0]~17  = CARRY(!\myInputWrapper|B [0])

	.dataa(\myInputWrapper|B [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\myDivider|rA[0]~16_combout ),
	.cout(\myDivider|rA[0]~17 ));
// synopsys translate_off
defparam \myDivider|rA[0]~16 .lut_mask = 16'hAA55;
defparam \myDivider|rA[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cycloneii_lcell_comb \myDivider|rA[1]~18 (
// Equation(s):
// \myDivider|rA[1]~18_combout  = (\myInputWrapper|B [1] & ((\myDivider|rA[0]~17 ) # (GND))) # (!\myInputWrapper|B [1] & (!\myDivider|rA[0]~17 ))
// \myDivider|rA[1]~19  = CARRY((\myInputWrapper|B [1]) # (!\myDivider|rA[0]~17 ))

	.dataa(vcc),
	.datab(\myInputWrapper|B [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|rA[0]~17 ),
	.combout(\myDivider|rA[1]~18_combout ),
	.cout(\myDivider|rA[1]~19 ));
// synopsys translate_off
defparam \myDivider|rA[1]~18 .lut_mask = 16'hC3CF;
defparam \myDivider|rA[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
cycloneii_lcell_comb \myDivider|rA[4]~24 (
// Equation(s):
// \myDivider|rA[4]~24_combout  = (\myInputWrapper|B [4] & (!\myDivider|rA[3]~23  & VCC)) # (!\myInputWrapper|B [4] & (\myDivider|rA[3]~23  $ (GND)))
// \myDivider|rA[4]~25  = CARRY((!\myInputWrapper|B [4] & !\myDivider|rA[3]~23 ))

	.dataa(\myInputWrapper|B [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|rA[3]~23 ),
	.combout(\myDivider|rA[4]~24_combout ),
	.cout(\myDivider|rA[4]~25 ));
// synopsys translate_off
defparam \myDivider|rA[4]~24 .lut_mask = 16'h5A05;
defparam \myDivider|rA[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cycloneii_lcell_comb \myDivider|rA[5]~26 (
// Equation(s):
// \myDivider|rA[5]~26_combout  = (\myInputWrapper|B [5] & ((\myDivider|rA[4]~25 ) # (GND))) # (!\myInputWrapper|B [5] & (!\myDivider|rA[4]~25 ))
// \myDivider|rA[5]~27  = CARRY((\myInputWrapper|B [5]) # (!\myDivider|rA[4]~25 ))

	.dataa(vcc),
	.datab(\myInputWrapper|B [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|rA[4]~25 ),
	.combout(\myDivider|rA[5]~26_combout ),
	.cout(\myDivider|rA[5]~27 ));
// synopsys translate_off
defparam \myDivider|rA[5]~26 .lut_mask = 16'hC3CF;
defparam \myDivider|rA[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cycloneii_lcell_comb \myDivider|rA[6]~28 (
// Equation(s):
// \myDivider|rA[6]~28_combout  = (\myInputWrapper|B [6] & (!\myDivider|rA[5]~27  & VCC)) # (!\myInputWrapper|B [6] & (\myDivider|rA[5]~27  $ (GND)))
// \myDivider|rA[6]~29  = CARRY((!\myInputWrapper|B [6] & !\myDivider|rA[5]~27 ))

	.dataa(\myInputWrapper|B [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|rA[5]~27 ),
	.combout(\myDivider|rA[6]~28_combout ),
	.cout(\myDivider|rA[6]~29 ));
// synopsys translate_off
defparam \myDivider|rA[6]~28 .lut_mask = 16'h5A05;
defparam \myDivider|rA[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
cycloneii_lcell_comb \myDivider|rA[7]~30 (
// Equation(s):
// \myDivider|rA[7]~30_combout  = (\myInputWrapper|B [7] & ((\myDivider|rA[6]~29 ) # (GND))) # (!\myInputWrapper|B [7] & (!\myDivider|rA[6]~29 ))
// \myDivider|rA[7]~31  = CARRY((\myInputWrapper|B [7]) # (!\myDivider|rA[6]~29 ))

	.dataa(vcc),
	.datab(\myInputWrapper|B [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|rA[6]~29 ),
	.combout(\myDivider|rA[7]~30_combout ),
	.cout(\myDivider|rA[7]~31 ));
// synopsys translate_off
defparam \myDivider|rA[7]~30 .lut_mask = 16'hC3CF;
defparam \myDivider|rA[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
cycloneii_lcell_comb \myDivider|rA[9]~34 (
// Equation(s):
// \myDivider|rA[9]~34_combout  = (\myInputWrapper|B [9] & ((\myDivider|rA[8]~33 ) # (GND))) # (!\myInputWrapper|B [9] & (!\myDivider|rA[8]~33 ))
// \myDivider|rA[9]~35  = CARRY((\myInputWrapper|B [9]) # (!\myDivider|rA[8]~33 ))

	.dataa(vcc),
	.datab(\myInputWrapper|B [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|rA[8]~33 ),
	.combout(\myDivider|rA[9]~34_combout ),
	.cout(\myDivider|rA[9]~35 ));
// synopsys translate_off
defparam \myDivider|rA[9]~34 .lut_mask = 16'hC3CF;
defparam \myDivider|rA[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneii_lcell_comb \myDivider|rA[10]~36 (
// Equation(s):
// \myDivider|rA[10]~36_combout  = (\myInputWrapper|B [10] & (!\myDivider|rA[9]~35  & VCC)) # (!\myInputWrapper|B [10] & (\myDivider|rA[9]~35  $ (GND)))
// \myDivider|rA[10]~37  = CARRY((!\myInputWrapper|B [10] & !\myDivider|rA[9]~35 ))

	.dataa(\myInputWrapper|B [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|rA[9]~35 ),
	.combout(\myDivider|rA[10]~36_combout ),
	.cout(\myDivider|rA[10]~37 ));
// synopsys translate_off
defparam \myDivider|rA[10]~36 .lut_mask = 16'h5A05;
defparam \myDivider|rA[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
cycloneii_lcell_comb \myDivider|rA[11]~38 (
// Equation(s):
// \myDivider|rA[11]~38_combout  = (\myInputWrapper|B [11] & ((\myDivider|rA[10]~37 ) # (GND))) # (!\myInputWrapper|B [11] & (!\myDivider|rA[10]~37 ))
// \myDivider|rA[11]~39  = CARRY((\myInputWrapper|B [11]) # (!\myDivider|rA[10]~37 ))

	.dataa(\myInputWrapper|B [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|rA[10]~37 ),
	.combout(\myDivider|rA[11]~38_combout ),
	.cout(\myDivider|rA[11]~39 ));
// synopsys translate_off
defparam \myDivider|rA[11]~38 .lut_mask = 16'hA5AF;
defparam \myDivider|rA[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cycloneii_lcell_comb \myDivider|rA[12]~40 (
// Equation(s):
// \myDivider|rA[12]~40_combout  = (\myInputWrapper|B [12] & (!\myDivider|rA[11]~39  & VCC)) # (!\myInputWrapper|B [12] & (\myDivider|rA[11]~39  $ (GND)))
// \myDivider|rA[12]~41  = CARRY((!\myInputWrapper|B [12] & !\myDivider|rA[11]~39 ))

	.dataa(vcc),
	.datab(\myInputWrapper|B [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|rA[11]~39 ),
	.combout(\myDivider|rA[12]~40_combout ),
	.cout(\myDivider|rA[12]~41 ));
// synopsys translate_off
defparam \myDivider|rA[12]~40 .lut_mask = 16'h3C03;
defparam \myDivider|rA[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cycloneii_lcell_comb \myDivider|rA[13]~42 (
// Equation(s):
// \myDivider|rA[13]~42_combout  = (\myInputWrapper|B [13] & ((\myDivider|rA[12]~41 ) # (GND))) # (!\myInputWrapper|B [13] & (!\myDivider|rA[12]~41 ))
// \myDivider|rA[13]~43  = CARRY((\myInputWrapper|B [13]) # (!\myDivider|rA[12]~41 ))

	.dataa(vcc),
	.datab(\myInputWrapper|B [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|rA[12]~41 ),
	.combout(\myDivider|rA[13]~42_combout ),
	.cout(\myDivider|rA[13]~43 ));
// synopsys translate_off
defparam \myDivider|rA[13]~42 .lut_mask = 16'hC3CF;
defparam \myDivider|rA[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
cycloneii_lcell_comb \myDivider|rA[14]~44 (
// Equation(s):
// \myDivider|rA[14]~44_combout  = (\myInputWrapper|B [14] & (!\myDivider|rA[13]~43  & VCC)) # (!\myInputWrapper|B [14] & (\myDivider|rA[13]~43  $ (GND)))
// \myDivider|rA[14]~45  = CARRY((!\myInputWrapper|B [14] & !\myDivider|rA[13]~43 ))

	.dataa(\myInputWrapper|B [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|rA[13]~43 ),
	.combout(\myDivider|rA[14]~44_combout ),
	.cout(\myDivider|rA[14]~45 ));
// synopsys translate_off
defparam \myDivider|rA[14]~44 .lut_mask = 16'h5A05;
defparam \myDivider|rA[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cycloneii_lcell_comb \myDivider|rA[15]~46 (
// Equation(s):
// \myDivider|rA[15]~46_combout  = \myDivider|rA[14]~45  $ (!\myInputWrapper|B [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\myInputWrapper|B [15]),
	.cin(\myDivider|rA[14]~45 ),
	.combout(\myDivider|rA[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|rA[15]~46 .lut_mask = 16'hF00F;
defparam \myDivider|rA[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y8_N7
cycloneii_lcell_ff \myOutputWrapper|Q_reg[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|Q_reg[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|Q_reg [13]));

// Location: LCFF_X12_Y10_N17
cycloneii_lcell_ff \myInputWrapper|B[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myInputWrapper|B[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myInputWrapper|load2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|B [0]));

// Location: LCFF_X12_Y10_N7
cycloneii_lcell_ff \myInputWrapper|B[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myInputWrapper|B[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myInputWrapper|load3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|B [11]));

// Location: LCFF_X12_Y10_N9
cycloneii_lcell_ff \myInputWrapper|B[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [2]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|B [10]));

// Location: LCCOMB_X13_Y10_N12
cycloneii_lcell_comb \myDivider|Equal0~3 (
// Equation(s):
// \myDivider|Equal0~3_combout  = (!\myInputWrapper|B [12] & (!\myInputWrapper|B [9] & (!\myInputWrapper|B [11] & !\myInputWrapper|B [10])))

	.dataa(\myInputWrapper|B [12]),
	.datab(\myInputWrapper|B [9]),
	.datac(\myInputWrapper|B [11]),
	.datad(\myInputWrapper|B [10]),
	.cin(gnd),
	.combout(\myDivider|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Equal0~3 .lut_mask = 16'h0001;
defparam \myDivider|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N17
cycloneii_lcell_ff \myInputWrapper|A[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [0]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|A [8]));

// Location: LCFF_X9_Y9_N13
cycloneii_lcell_ff \myInputWrapper|A[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [6]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|A [6]));

// Location: LCFF_X9_Y9_N11
cycloneii_lcell_ff \myInputWrapper|A[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [5]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|A [5]));

// Location: LCCOMB_X14_Y9_N4
cycloneii_lcell_comb \myDivider|out2~11 (
// Equation(s):
// \myDivider|out2~11_combout  = (\myDivider|ps.Process~regout  & ((\myDivider|Add2~0_combout  & ((\myDivider|subOut[11]~22_combout ))) # (!\myDivider|Add2~0_combout  & (\myDivider|out2 [10])))) # (!\myDivider|ps.Process~regout  & (\myDivider|out2 [10]))

	.dataa(\myDivider|out2 [10]),
	.datab(\myDivider|ps.Process~regout ),
	.datac(\myDivider|Add2~0_combout ),
	.datad(\myDivider|subOut[11]~22_combout ),
	.cin(gnd),
	.combout(\myDivider|out2~11_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|out2~11 .lut_mask = 16'hEA2A;
defparam \myDivider|out2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N25
cycloneii_lcell_ff \myInputWrapper|A[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [4]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|A [12]));

// Location: LCFF_X10_Y10_N7
cycloneii_lcell_ff \myDivider|ps.Starting (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|Selector1~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|ps.Starting~regout ));

// Location: LCCOMB_X10_Y10_N6
cycloneii_lcell_comb \myDivider|Selector1~1 (
// Equation(s):
// \myDivider|Selector1~1_combout  = (!\myOutputWrapper|ps.Idle~regout  & (\myInputWrapper|ps.WaitForNext~regout  & (\myInputWrapper|Equal1~0_combout  & !\myDivider|Selector1~0_combout )))

	.dataa(\myOutputWrapper|ps.Idle~regout ),
	.datab(\myInputWrapper|ps.WaitForNext~regout ),
	.datac(\myInputWrapper|Equal1~0_combout ),
	.datad(\myDivider|Selector1~0_combout ),
	.cin(gnd),
	.combout(\myDivider|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Selector1~1 .lut_mask = 16'h0040;
defparam \myDivider|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N12
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N6
cycloneii_lcell_comb \myOutputWrapper|Q_reg[13]~feeder (
// Equation(s):
// \myOutputWrapper|Q_reg[13]~feeder_combout  = \myDivider|out1 [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\myDivider|out1 [13]),
	.cin(gnd),
	.combout(\myOutputWrapper|Q_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|Q_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \myOutputWrapper|Q_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneii_lcell_comb \myInputWrapper|B[0]~feeder (
// Equation(s):
// \myInputWrapper|B[0]~feeder_combout  = \eightBitInp~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\eightBitInp~combout [0]),
	.cin(gnd),
	.combout(\myInputWrapper|B[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|B[0]~feeder .lut_mask = 16'hFF00;
defparam \myInputWrapper|B[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneii_lcell_comb \myInputWrapper|B[11]~feeder (
// Equation(s):
// \myInputWrapper|B[11]~feeder_combout  = \eightBitInp~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\eightBitInp~combout [3]),
	.cin(gnd),
	.combout(\myInputWrapper|B[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|B[11]~feeder .lut_mask = 16'hFF00;
defparam \myInputWrapper|B[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataReady~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataReady~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataReady));
// synopsys translate_off
defparam \dataReady~I .input_async_reset = "none";
defparam \dataReady~I .input_power_up = "low";
defparam \dataReady~I .input_register_mode = "none";
defparam \dataReady~I .input_sync_reset = "none";
defparam \dataReady~I .oe_async_reset = "none";
defparam \dataReady~I .oe_power_up = "low";
defparam \dataReady~I .oe_register_mode = "none";
defparam \dataReady~I .oe_sync_reset = "none";
defparam \dataReady~I .operation_mode = "input";
defparam \dataReady~I .output_async_reset = "none";
defparam \dataReady~I .output_power_up = "low";
defparam \dataReady~I .output_register_mode = "none";
defparam \dataReady~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N26
cycloneii_lcell_comb \myInputWrapper|Selector2~0 (
// Equation(s):
// \myInputWrapper|Selector2~0_combout  = (!\dataReady~combout  & ((\myInputWrapper|ps.ReceivingData~regout ) # ((!\myInputWrapper|Equal1~0_combout  & \myInputWrapper|ps.WaitForNext~regout ))))

	.dataa(\myInputWrapper|Equal1~0_combout ),
	.datab(\dataReady~combout ),
	.datac(\myInputWrapper|ps.WaitForNext~regout ),
	.datad(\myInputWrapper|ps.ReceivingData~regout ),
	.cin(gnd),
	.combout(\myInputWrapper|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|Selector2~0 .lut_mask = 16'h3310;
defparam \myInputWrapper|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .input_async_reset = "none";
defparam \rst~I .input_power_up = "low";
defparam \rst~I .input_register_mode = "none";
defparam \rst~I .input_sync_reset = "none";
defparam \rst~I .oe_async_reset = "none";
defparam \rst~I .oe_power_up = "low";
defparam \rst~I .oe_register_mode = "none";
defparam \rst~I .oe_sync_reset = "none";
defparam \rst~I .operation_mode = "input";
defparam \rst~I .output_async_reset = "none";
defparam \rst~I .output_power_up = "low";
defparam \rst~I .output_register_mode = "none";
defparam \rst~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \rst~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rst~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~clkctrl_outclk ));
// synopsys translate_off
defparam \rst~clkctrl .clock_type = "global clock";
defparam \rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X10_Y10_N27
cycloneii_lcell_ff \myInputWrapper|ps.WaitForNext (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myInputWrapper|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|ps.WaitForNext~regout ));

// Location: LCCOMB_X10_Y10_N14
cycloneii_lcell_comb \myInputWrapper|Selector0~0 (
// Equation(s):
// \myInputWrapper|Selector0~0_combout  = (\myInputWrapper|Equal1~0_combout  & (!\myInputWrapper|ps.WaitForNext~regout  & ((\dataReady~combout ) # (\myInputWrapper|ps.Idle~regout )))) # (!\myInputWrapper|Equal1~0_combout  & ((\dataReady~combout ) # 
// ((\myInputWrapper|ps.Idle~regout ))))

	.dataa(\myInputWrapper|Equal1~0_combout ),
	.datab(\dataReady~combout ),
	.datac(\myInputWrapper|ps.Idle~regout ),
	.datad(\myInputWrapper|ps.WaitForNext~regout ),
	.cin(gnd),
	.combout(\myInputWrapper|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|Selector0~0 .lut_mask = 16'h54FC;
defparam \myInputWrapper|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N15
cycloneii_lcell_ff \myInputWrapper|ps.Idle (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myInputWrapper|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|ps.Idle~regout ));

// Location: LCCOMB_X10_Y10_N30
cycloneii_lcell_comb \myInputWrapper|ns.Init~0 (
// Equation(s):
// \myInputWrapper|ns.Init~0_combout  = (\dataReady~combout  & !\myInputWrapper|ps.Idle~regout )

	.dataa(vcc),
	.datab(\dataReady~combout ),
	.datac(\myInputWrapper|ps.Idle~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\myInputWrapper|ns.Init~0_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|ns.Init~0 .lut_mask = 16'h0C0C;
defparam \myInputWrapper|ns.Init~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N31
cycloneii_lcell_ff \myInputWrapper|ps.Init (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myInputWrapper|ns.Init~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|ps.Init~regout ));

// Location: LCCOMB_X10_Y10_N20
cycloneii_lcell_comb \myInputWrapper|counterOutput[1]~0 (
// Equation(s):
// \myInputWrapper|counterOutput[1]~0_combout  = (\myInputWrapper|ps.Init~regout  & (((\myInputWrapper|counterOutput [1] & \myInputWrapper|Selector1~0_combout )))) # (!\myInputWrapper|ps.Init~regout  & (\myInputWrapper|counterOutput [1] $ 
// (((\myInputWrapper|counterOutput [0] & \myInputWrapper|Selector1~0_combout )))))

	.dataa(\myInputWrapper|counterOutput [0]),
	.datab(\myInputWrapper|ps.Init~regout ),
	.datac(\myInputWrapper|counterOutput [1]),
	.datad(\myInputWrapper|Selector1~0_combout ),
	.cin(gnd),
	.combout(\myInputWrapper|counterOutput[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|counterOutput[1]~0 .lut_mask = 16'hD230;
defparam \myInputWrapper|counterOutput[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N21
cycloneii_lcell_ff \myInputWrapper|counterOutput[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myInputWrapper|counterOutput[1]~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|counterOutput [1]));

// Location: LCCOMB_X10_Y10_N28
cycloneii_lcell_comb \myInputWrapper|Selector1~0 (
// Equation(s):
// \myInputWrapper|Selector1~0_combout  = (\dataReady~combout  & (\myInputWrapper|ps.WaitForNext~regout  & ((!\myInputWrapper|counterOutput [1]) # (!\myInputWrapper|counterOutput [0]))))

	.dataa(\myInputWrapper|counterOutput [0]),
	.datab(\dataReady~combout ),
	.datac(\myInputWrapper|counterOutput [1]),
	.datad(\myInputWrapper|ps.WaitForNext~regout ),
	.cin(gnd),
	.combout(\myInputWrapper|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|Selector1~0 .lut_mask = 16'h4C00;
defparam \myInputWrapper|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N0
cycloneii_lcell_comb \myInputWrapper|Selector1~1 (
// Equation(s):
// \myInputWrapper|Selector1~1_combout  = (\myInputWrapper|ps.Init~regout ) # ((\myInputWrapper|Selector1~0_combout ) # ((\dataReady~combout  & \myInputWrapper|ps.ReceivingData~regout )))

	.dataa(\dataReady~combout ),
	.datab(\myInputWrapper|ps.Init~regout ),
	.datac(\myInputWrapper|ps.ReceivingData~regout ),
	.datad(\myInputWrapper|Selector1~0_combout ),
	.cin(gnd),
	.combout(\myInputWrapper|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|Selector1~1 .lut_mask = 16'hFFEC;
defparam \myInputWrapper|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N1
cycloneii_lcell_ff \myInputWrapper|ps.ReceivingData (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myInputWrapper|Selector1~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|ps.ReceivingData~regout ));

// Location: LCCOMB_X10_Y10_N10
cycloneii_lcell_comb \myInputWrapper|counterOutput[0]~1 (
// Equation(s):
// \myInputWrapper|counterOutput[0]~1_combout  = (\myInputWrapper|ps.Init~regout  & (\myInputWrapper|counterOutput [0] & \myInputWrapper|Selector1~0_combout )) # (!\myInputWrapper|ps.Init~regout  & (\myInputWrapper|counterOutput [0] $ 
// (\myInputWrapper|Selector1~0_combout )))

	.dataa(vcc),
	.datab(\myInputWrapper|ps.Init~regout ),
	.datac(\myInputWrapper|counterOutput [0]),
	.datad(\myInputWrapper|Selector1~0_combout ),
	.cin(gnd),
	.combout(\myInputWrapper|counterOutput[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|counterOutput[0]~1 .lut_mask = 16'hC330;
defparam \myInputWrapper|counterOutput[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N11
cycloneii_lcell_ff \myInputWrapper|counterOutput[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myInputWrapper|counterOutput[0]~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|counterOutput [0]));

// Location: LCCOMB_X10_Y10_N24
cycloneii_lcell_comb \myInputWrapper|Equal1~0 (
// Equation(s):
// \myInputWrapper|Equal1~0_combout  = (\myInputWrapper|counterOutput [1] & \myInputWrapper|counterOutput [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\myInputWrapper|counterOutput [1]),
	.datad(\myInputWrapper|counterOutput [0]),
	.cin(gnd),
	.combout(\myInputWrapper|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|Equal1~0 .lut_mask = 16'hF000;
defparam \myInputWrapper|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N0
cycloneii_lcell_comb \myOutputWrapper|counterOutput[0]~0 (
// Equation(s):
// \myOutputWrapper|counterOutput[0]~0_combout  = (\myOutputWrapper|Selector1~0_combout  & (\myOutputWrapper|counterOutput [0] $ (!\myOutputWrapper|ps.Loading~regout ))) # (!\myOutputWrapper|Selector1~0_combout  & (\myOutputWrapper|counterOutput [0] & 
// !\myOutputWrapper|ps.Loading~regout ))

	.dataa(vcc),
	.datab(\myOutputWrapper|Selector1~0_combout ),
	.datac(\myOutputWrapper|counterOutput [0]),
	.datad(\myOutputWrapper|ps.Loading~regout ),
	.cin(gnd),
	.combout(\myOutputWrapper|counterOutput[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|counterOutput[0]~0 .lut_mask = 16'hC03C;
defparam \myOutputWrapper|counterOutput[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N1
cycloneii_lcell_ff \myOutputWrapper|counterOutput[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|counterOutput[0]~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|counterOutput [0]));

// Location: LCCOMB_X12_Y8_N18
cycloneii_lcell_comb \myOutputWrapper|Selector2~0 (
// Equation(s):
// \myOutputWrapper|Selector2~0_combout  = (\myOutputWrapper|ps.ReceivingData~regout ) # ((\myOutputWrapper|ps.WaitForNext~regout  & ((!\myOutputWrapper|counterOutput [0]) # (!\myOutputWrapper|counterOutput [1]))))

	.dataa(\myOutputWrapper|ps.ReceivingData~regout ),
	.datab(\myOutputWrapper|counterOutput [1]),
	.datac(\myOutputWrapper|ps.WaitForNext~regout ),
	.datad(\myOutputWrapper|counterOutput [0]),
	.cin(gnd),
	.combout(\myOutputWrapper|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|Selector2~0 .lut_mask = 16'hBAFA;
defparam \myOutputWrapper|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \receiveData~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\receiveData~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(receiveData));
// synopsys translate_off
defparam \receiveData~I .input_async_reset = "none";
defparam \receiveData~I .input_power_up = "low";
defparam \receiveData~I .input_register_mode = "none";
defparam \receiveData~I .input_sync_reset = "none";
defparam \receiveData~I .oe_async_reset = "none";
defparam \receiveData~I .oe_power_up = "low";
defparam \receiveData~I .oe_register_mode = "none";
defparam \receiveData~I .oe_sync_reset = "none";
defparam \receiveData~I .operation_mode = "input";
defparam \receiveData~I .output_async_reset = "none";
defparam \receiveData~I .output_power_up = "low";
defparam \receiveData~I .output_register_mode = "none";
defparam \receiveData~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneii_lcell_comb \myOutputWrapper|Selector2~1 (
// Equation(s):
// \myOutputWrapper|Selector2~1_combout  = (\myOutputWrapper|Selector2~0_combout  & \receiveData~combout )

	.dataa(vcc),
	.datab(\myOutputWrapper|Selector2~0_combout ),
	.datac(\receiveData~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\myOutputWrapper|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|Selector2~1 .lut_mask = 16'hC0C0;
defparam \myOutputWrapper|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N25
cycloneii_lcell_ff \myOutputWrapper|ps.WaitForNext (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|Selector2~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|ps.WaitForNext~regout ));

// Location: LCCOMB_X12_Y8_N14
cycloneii_lcell_comb \myOutputWrapper|Selector0~0 (
// Equation(s):
// \myOutputWrapper|Selector0~0_combout  = (\myOutputWrapper|counterOutput [1] & (\myOutputWrapper|ps.WaitForNext~regout  & \myOutputWrapper|counterOutput [0]))

	.dataa(vcc),
	.datab(\myOutputWrapper|counterOutput [1]),
	.datac(\myOutputWrapper|ps.WaitForNext~regout ),
	.datad(\myOutputWrapper|counterOutput [0]),
	.cin(gnd),
	.combout(\myOutputWrapper|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|Selector0~0 .lut_mask = 16'hC000;
defparam \myOutputWrapper|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
cycloneii_lcell_comb \myOutputWrapper|Selector0~1 (
// Equation(s):
// \myOutputWrapper|Selector0~1_combout  = (!\myOutputWrapper|Selector0~0_combout  & ((\myOutputWrapper|ps.Idle~regout ) # ((\myDivider|ps.Process~regout  & \myDivider|ready~1_combout ))))

	.dataa(\myDivider|ps.Process~regout ),
	.datab(\myOutputWrapper|Selector0~0_combout ),
	.datac(\myOutputWrapper|ps.Idle~regout ),
	.datad(\myDivider|ready~1_combout ),
	.cin(gnd),
	.combout(\myOutputWrapper|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|Selector0~1 .lut_mask = 16'h3230;
defparam \myOutputWrapper|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N9
cycloneii_lcell_ff \myOutputWrapper|ps.Idle (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|Selector0~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|ps.Idle~regout ));

// Location: LCCOMB_X10_Y10_N16
cycloneii_lcell_comb \myDivider|ns.Load~0 (
// Equation(s):
// \myDivider|ns.Load~0_combout  = (\myDivider|ps.Starting~regout  & (((\myOutputWrapper|ps.Idle~regout ) # (!\myInputWrapper|Equal1~0_combout )) # (!\myInputWrapper|ps.WaitForNext~regout )))

	.dataa(\myDivider|ps.Starting~regout ),
	.datab(\myInputWrapper|ps.WaitForNext~regout ),
	.datac(\myInputWrapper|Equal1~0_combout ),
	.datad(\myOutputWrapper|ps.Idle~regout ),
	.cin(gnd),
	.combout(\myDivider|ns.Load~0_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|ns.Load~0 .lut_mask = 16'hAA2A;
defparam \myDivider|ns.Load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N17
cycloneii_lcell_ff \myDivider|ps.Load (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|ns.Load~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|ps.Load~regout ));

// Location: LCCOMB_X13_Y10_N0
cycloneii_lcell_comb \myDivider|Selector2~0 (
// Equation(s):
// \myDivider|Selector2~0_combout  = (\myDivider|ps.Load~regout ) # ((\myDivider|ps.Process~regout  & !\myDivider|ready~1_combout ))

	.dataa(vcc),
	.datab(\myDivider|ps.Load~regout ),
	.datac(\myDivider|ps.Process~regout ),
	.datad(\myDivider|ready~1_combout ),
	.cin(gnd),
	.combout(\myDivider|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Selector2~0 .lut_mask = 16'hCCFC;
defparam \myDivider|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N1
cycloneii_lcell_ff \myDivider|ps.Process (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|ps.Process~regout ));

// Location: LCCOMB_X13_Y10_N10
cycloneii_lcell_comb \myDivider|countOut[0]~3 (
// Equation(s):
// \myDivider|countOut[0]~3_combout  = \myDivider|countOut [0] $ (\myDivider|ps.Process~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\myDivider|countOut [0]),
	.datad(\myDivider|ps.Process~regout ),
	.cin(gnd),
	.combout(\myDivider|countOut[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|countOut[0]~3 .lut_mask = 16'h0FF0;
defparam \myDivider|countOut[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N11
cycloneii_lcell_ff \myDivider|countOut[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|countOut[0]~3_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|countOut [0]));

// Location: LCCOMB_X13_Y10_N26
cycloneii_lcell_comb \myDivider|countOut[2]~1 (
// Equation(s):
// \myDivider|countOut[2]~1_combout  = \myDivider|countOut [2] $ (((\myDivider|countOut [1] & (\myDivider|ps.Process~regout  & \myDivider|countOut [0]))))

	.dataa(\myDivider|countOut [1]),
	.datab(\myDivider|ps.Process~regout ),
	.datac(\myDivider|countOut [2]),
	.datad(\myDivider|countOut [0]),
	.cin(gnd),
	.combout(\myDivider|countOut[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|countOut[2]~1 .lut_mask = 16'h78F0;
defparam \myDivider|countOut[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N27
cycloneii_lcell_ff \myDivider|countOut[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|countOut[2]~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|countOut [2]));

// Location: LCCOMB_X13_Y10_N20
cycloneii_lcell_comb \myDivider|countOut[1]~2 (
// Equation(s):
// \myDivider|countOut[1]~2_combout  = \myDivider|countOut [1] $ (((\myDivider|ps.Process~regout  & \myDivider|countOut [0])))

	.dataa(vcc),
	.datab(\myDivider|ps.Process~regout ),
	.datac(\myDivider|countOut [1]),
	.datad(\myDivider|countOut [0]),
	.cin(gnd),
	.combout(\myDivider|countOut[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|countOut[1]~2 .lut_mask = 16'h3CF0;
defparam \myDivider|countOut[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N21
cycloneii_lcell_ff \myDivider|countOut[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|countOut[1]~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|countOut [1]));

// Location: LCCOMB_X13_Y10_N28
cycloneii_lcell_comb \myDivider|ready~0 (
// Equation(s):
// \myDivider|ready~0_combout  = (\myDivider|countOut [2] & (\myDivider|countOut [1] & \myDivider|countOut [0]))

	.dataa(vcc),
	.datab(\myDivider|countOut [2]),
	.datac(\myDivider|countOut [1]),
	.datad(\myDivider|countOut [0]),
	.cin(gnd),
	.combout(\myDivider|ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|ready~0 .lut_mask = 16'hC000;
defparam \myDivider|ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneii_lcell_comb \myDivider|countOut[3]~0 (
// Equation(s):
// \myDivider|countOut[3]~0_combout  = \myDivider|countOut [3] $ (((\myDivider|ready~0_combout  & \myDivider|ps.Process~regout )))

	.dataa(vcc),
	.datab(\myDivider|ready~0_combout ),
	.datac(\myDivider|countOut [3]),
	.datad(\myDivider|ps.Process~regout ),
	.cin(gnd),
	.combout(\myDivider|countOut[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|countOut[3]~0 .lut_mask = 16'h3CF0;
defparam \myDivider|countOut[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N17
cycloneii_lcell_ff \myDivider|countOut[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|countOut[3]~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|countOut [3]));

// Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \eightBitInp[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\eightBitInp~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eightBitInp[0]));
// synopsys translate_off
defparam \eightBitInp[0]~I .input_async_reset = "none";
defparam \eightBitInp[0]~I .input_power_up = "low";
defparam \eightBitInp[0]~I .input_register_mode = "none";
defparam \eightBitInp[0]~I .input_sync_reset = "none";
defparam \eightBitInp[0]~I .oe_async_reset = "none";
defparam \eightBitInp[0]~I .oe_power_up = "low";
defparam \eightBitInp[0]~I .oe_register_mode = "none";
defparam \eightBitInp[0]~I .oe_sync_reset = "none";
defparam \eightBitInp[0]~I .operation_mode = "input";
defparam \eightBitInp[0]~I .output_async_reset = "none";
defparam \eightBitInp[0]~I .output_power_up = "low";
defparam \eightBitInp[0]~I .output_register_mode = "none";
defparam \eightBitInp[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneii_lcell_comb \myInputWrapper|B[8]~feeder (
// Equation(s):
// \myInputWrapper|B[8]~feeder_combout  = \eightBitInp~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\eightBitInp~combout [0]),
	.cin(gnd),
	.combout(\myInputWrapper|B[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|B[8]~feeder .lut_mask = 16'hFF00;
defparam \myInputWrapper|B[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N12
cycloneii_lcell_comb \myInputWrapper|load3~0 (
// Equation(s):
// \myInputWrapper|load3~0_combout  = (\myInputWrapper|counterOutput [1] & (!\myInputWrapper|ps.WaitForNext~regout  & (\myInputWrapper|ps.Idle~regout  & \myInputWrapper|counterOutput [0])))

	.dataa(\myInputWrapper|counterOutput [1]),
	.datab(\myInputWrapper|ps.WaitForNext~regout ),
	.datac(\myInputWrapper|ps.Idle~regout ),
	.datad(\myInputWrapper|counterOutput [0]),
	.cin(gnd),
	.combout(\myInputWrapper|load3~0_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|load3~0 .lut_mask = 16'h2000;
defparam \myInputWrapper|load3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N29
cycloneii_lcell_ff \myInputWrapper|B[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myInputWrapper|B[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myInputWrapper|load3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|B [8]));

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \eightBitInp[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\eightBitInp~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eightBitInp[6]));
// synopsys translate_off
defparam \eightBitInp[6]~I .input_async_reset = "none";
defparam \eightBitInp[6]~I .input_power_up = "low";
defparam \eightBitInp[6]~I .input_register_mode = "none";
defparam \eightBitInp[6]~I .input_sync_reset = "none";
defparam \eightBitInp[6]~I .oe_async_reset = "none";
defparam \eightBitInp[6]~I .oe_power_up = "low";
defparam \eightBitInp[6]~I .oe_register_mode = "none";
defparam \eightBitInp[6]~I .oe_sync_reset = "none";
defparam \eightBitInp[6]~I .operation_mode = "input";
defparam \eightBitInp[6]~I .output_async_reset = "none";
defparam \eightBitInp[6]~I .output_power_up = "low";
defparam \eightBitInp[6]~I .output_register_mode = "none";
defparam \eightBitInp[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N18
cycloneii_lcell_comb \myInputWrapper|load2~0 (
// Equation(s):
// \myInputWrapper|load2~0_combout  = (\myInputWrapper|counterOutput [1] & (!\myInputWrapper|ps.WaitForNext~regout  & (\myInputWrapper|ps.Idle~regout  & !\myInputWrapper|counterOutput [0])))

	.dataa(\myInputWrapper|counterOutput [1]),
	.datab(\myInputWrapper|ps.WaitForNext~regout ),
	.datac(\myInputWrapper|ps.Idle~regout ),
	.datad(\myInputWrapper|counterOutput [0]),
	.cin(gnd),
	.combout(\myInputWrapper|load2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|load2~0 .lut_mask = 16'h0020;
defparam \myInputWrapper|load2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N25
cycloneii_lcell_ff \myInputWrapper|B[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [6]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|B [6]));

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \eightBitInp[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\eightBitInp~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eightBitInp[7]));
// synopsys translate_off
defparam \eightBitInp[7]~I .input_async_reset = "none";
defparam \eightBitInp[7]~I .input_power_up = "low";
defparam \eightBitInp[7]~I .input_register_mode = "none";
defparam \eightBitInp[7]~I .input_sync_reset = "none";
defparam \eightBitInp[7]~I .oe_async_reset = "none";
defparam \eightBitInp[7]~I .oe_power_up = "low";
defparam \eightBitInp[7]~I .oe_register_mode = "none";
defparam \eightBitInp[7]~I .oe_sync_reset = "none";
defparam \eightBitInp[7]~I .operation_mode = "input";
defparam \eightBitInp[7]~I .output_async_reset = "none";
defparam \eightBitInp[7]~I .output_power_up = "low";
defparam \eightBitInp[7]~I .output_register_mode = "none";
defparam \eightBitInp[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneii_lcell_comb \myInputWrapper|B[7]~feeder (
// Equation(s):
// \myInputWrapper|B[7]~feeder_combout  = \eightBitInp~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\eightBitInp~combout [7]),
	.cin(gnd),
	.combout(\myInputWrapper|B[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|B[7]~feeder .lut_mask = 16'hFF00;
defparam \myInputWrapper|B[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N31
cycloneii_lcell_ff \myInputWrapper|B[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myInputWrapper|B[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myInputWrapper|load2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|B [7]));

// Location: LCCOMB_X12_Y10_N24
cycloneii_lcell_comb \myDivider|Equal0~0 (
// Equation(s):
// \myDivider|Equal0~0_combout  = (!\myInputWrapper|B [5] & (!\myInputWrapper|B [8] & (!\myInputWrapper|B [6] & !\myInputWrapper|B [7])))

	.dataa(\myInputWrapper|B [5]),
	.datab(\myInputWrapper|B [8]),
	.datac(\myInputWrapper|B [6]),
	.datad(\myInputWrapper|B [7]),
	.cin(gnd),
	.combout(\myDivider|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Equal0~0 .lut_mask = 16'h0001;
defparam \myDivider|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \eightBitInp[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\eightBitInp~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eightBitInp[4]));
// synopsys translate_off
defparam \eightBitInp[4]~I .input_async_reset = "none";
defparam \eightBitInp[4]~I .input_power_up = "low";
defparam \eightBitInp[4]~I .input_register_mode = "none";
defparam \eightBitInp[4]~I .input_sync_reset = "none";
defparam \eightBitInp[4]~I .oe_async_reset = "none";
defparam \eightBitInp[4]~I .oe_power_up = "low";
defparam \eightBitInp[4]~I .oe_register_mode = "none";
defparam \eightBitInp[4]~I .oe_sync_reset = "none";
defparam \eightBitInp[4]~I .operation_mode = "input";
defparam \eightBitInp[4]~I .output_async_reset = "none";
defparam \eightBitInp[4]~I .output_power_up = "low";
defparam \eightBitInp[4]~I .output_register_mode = "none";
defparam \eightBitInp[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneii_lcell_comb \myInputWrapper|B[4]~feeder (
// Equation(s):
// \myInputWrapper|B[4]~feeder_combout  = \eightBitInp~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\eightBitInp~combout [4]),
	.cin(gnd),
	.combout(\myInputWrapper|B[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|B[4]~feeder .lut_mask = 16'hFF00;
defparam \myInputWrapper|B[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N1
cycloneii_lcell_ff \myInputWrapper|B[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myInputWrapper|B[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myInputWrapper|load2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|B [4]));

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \eightBitInp[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\eightBitInp~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eightBitInp[2]));
// synopsys translate_off
defparam \eightBitInp[2]~I .input_async_reset = "none";
defparam \eightBitInp[2]~I .input_power_up = "low";
defparam \eightBitInp[2]~I .input_register_mode = "none";
defparam \eightBitInp[2]~I .input_sync_reset = "none";
defparam \eightBitInp[2]~I .oe_async_reset = "none";
defparam \eightBitInp[2]~I .oe_power_up = "low";
defparam \eightBitInp[2]~I .oe_register_mode = "none";
defparam \eightBitInp[2]~I .oe_sync_reset = "none";
defparam \eightBitInp[2]~I .operation_mode = "input";
defparam \eightBitInp[2]~I .output_async_reset = "none";
defparam \eightBitInp[2]~I .output_power_up = "low";
defparam \eightBitInp[2]~I .output_register_mode = "none";
defparam \eightBitInp[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y10_N13
cycloneii_lcell_ff \myInputWrapper|B[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [2]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|B [2]));

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \eightBitInp[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\eightBitInp~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eightBitInp[1]));
// synopsys translate_off
defparam \eightBitInp[1]~I .input_async_reset = "none";
defparam \eightBitInp[1]~I .input_power_up = "low";
defparam \eightBitInp[1]~I .input_register_mode = "none";
defparam \eightBitInp[1]~I .input_sync_reset = "none";
defparam \eightBitInp[1]~I .oe_async_reset = "none";
defparam \eightBitInp[1]~I .oe_power_up = "low";
defparam \eightBitInp[1]~I .oe_register_mode = "none";
defparam \eightBitInp[1]~I .oe_sync_reset = "none";
defparam \eightBitInp[1]~I .operation_mode = "input";
defparam \eightBitInp[1]~I .output_async_reset = "none";
defparam \eightBitInp[1]~I .output_power_up = "low";
defparam \eightBitInp[1]~I .output_register_mode = "none";
defparam \eightBitInp[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneii_lcell_comb \myInputWrapper|B[1]~feeder (
// Equation(s):
// \myInputWrapper|B[1]~feeder_combout  = \eightBitInp~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\eightBitInp~combout [1]),
	.cin(gnd),
	.combout(\myInputWrapper|B[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|B[1]~feeder .lut_mask = 16'hFF00;
defparam \myInputWrapper|B[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N23
cycloneii_lcell_ff \myInputWrapper|B[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myInputWrapper|B[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myInputWrapper|load2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|B [1]));

// Location: LCCOMB_X12_Y10_N12
cycloneii_lcell_comb \myDivider|Equal0~1 (
// Equation(s):
// \myDivider|Equal0~1_combout  = (!\myInputWrapper|B [3] & (!\myInputWrapper|B [4] & (!\myInputWrapper|B [2] & !\myInputWrapper|B [1])))

	.dataa(\myInputWrapper|B [3]),
	.datab(\myInputWrapper|B [4]),
	.datac(\myInputWrapper|B [2]),
	.datad(\myInputWrapper|B [1]),
	.cin(gnd),
	.combout(\myDivider|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Equal0~1 .lut_mask = 16'h0001;
defparam \myDivider|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneii_lcell_comb \myInputWrapper|B[15]~feeder (
// Equation(s):
// \myInputWrapper|B[15]~feeder_combout  = \eightBitInp~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\eightBitInp~combout [7]),
	.cin(gnd),
	.combout(\myInputWrapper|B[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|B[15]~feeder .lut_mask = 16'hFF00;
defparam \myInputWrapper|B[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N3
cycloneii_lcell_ff \myInputWrapper|B[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myInputWrapper|B[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myInputWrapper|load3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|B [15]));

// Location: LCFF_X12_Y10_N5
cycloneii_lcell_ff \myInputWrapper|B[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [6]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|B [14]));

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \eightBitInp[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\eightBitInp~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eightBitInp[5]));
// synopsys translate_off
defparam \eightBitInp[5]~I .input_async_reset = "none";
defparam \eightBitInp[5]~I .input_power_up = "low";
defparam \eightBitInp[5]~I .input_register_mode = "none";
defparam \eightBitInp[5]~I .input_sync_reset = "none";
defparam \eightBitInp[5]~I .oe_async_reset = "none";
defparam \eightBitInp[5]~I .oe_power_up = "low";
defparam \eightBitInp[5]~I .oe_register_mode = "none";
defparam \eightBitInp[5]~I .oe_sync_reset = "none";
defparam \eightBitInp[5]~I .operation_mode = "input";
defparam \eightBitInp[5]~I .output_async_reset = "none";
defparam \eightBitInp[5]~I .output_power_up = "low";
defparam \eightBitInp[5]~I .output_register_mode = "none";
defparam \eightBitInp[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y10_N15
cycloneii_lcell_ff \myInputWrapper|B[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [5]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|B [13]));

// Location: LCCOMB_X12_Y10_N4
cycloneii_lcell_comb \myDivider|Equal0~2 (
// Equation(s):
// \myDivider|Equal0~2_combout  = (!\myInputWrapper|B [0] & (!\myInputWrapper|B [15] & (!\myInputWrapper|B [14] & !\myInputWrapper|B [13])))

	.dataa(\myInputWrapper|B [0]),
	.datab(\myInputWrapper|B [15]),
	.datac(\myInputWrapper|B [14]),
	.datad(\myInputWrapper|B [13]),
	.cin(gnd),
	.combout(\myDivider|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Equal0~2 .lut_mask = 16'h0001;
defparam \myDivider|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneii_lcell_comb \myDivider|Equal0~4 (
// Equation(s):
// \myDivider|Equal0~4_combout  = (\myDivider|Equal0~3_combout  & (\myDivider|Equal0~0_combout  & (\myDivider|Equal0~1_combout  & \myDivider|Equal0~2_combout )))

	.dataa(\myDivider|Equal0~3_combout ),
	.datab(\myDivider|Equal0~0_combout ),
	.datac(\myDivider|Equal0~1_combout ),
	.datad(\myDivider|Equal0~2_combout ),
	.cin(gnd),
	.combout(\myDivider|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Equal0~4 .lut_mask = 16'h8000;
defparam \myDivider|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N19
cycloneii_lcell_ff \myDivider|err (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|Equal0~4_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|err~regout ));

// Location: LCCOMB_X13_Y10_N22
cycloneii_lcell_comb \myDivider|ready~1 (
// Equation(s):
// \myDivider|ready~1_combout  = (\myDivider|ready~0_combout  & (\myDivider|countOut [3] & !\myDivider|err~regout ))

	.dataa(vcc),
	.datab(\myDivider|ready~0_combout ),
	.datac(\myDivider|countOut [3]),
	.datad(\myDivider|err~regout ),
	.cin(gnd),
	.combout(\myDivider|ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|ready~1 .lut_mask = 16'h00C0;
defparam \myDivider|ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
cycloneii_lcell_comb \myOutputWrapper|ns.Loading~0 (
// Equation(s):
// \myOutputWrapper|ns.Loading~0_combout  = (\myDivider|ready~1_combout  & (!\myOutputWrapper|ps.Idle~regout  & \myDivider|ps.Process~regout ))

	.dataa(vcc),
	.datab(\myDivider|ready~1_combout ),
	.datac(\myOutputWrapper|ps.Idle~regout ),
	.datad(\myDivider|ps.Process~regout ),
	.cin(gnd),
	.combout(\myOutputWrapper|ns.Loading~0_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|ns.Loading~0 .lut_mask = 16'h0C00;
defparam \myOutputWrapper|ns.Loading~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N29
cycloneii_lcell_ff \myOutputWrapper|ps.Loading (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|ns.Loading~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|ps.Loading~regout ));

// Location: LCCOMB_X12_Y8_N2
cycloneii_lcell_comb \myOutputWrapper|counterOutput[1]~1 (
// Equation(s):
// \myOutputWrapper|counterOutput[1]~1_combout  = (\myOutputWrapper|ps.Loading~regout  & (((\myOutputWrapper|counterOutput [1] & \myOutputWrapper|Selector1~0_combout )))) # (!\myOutputWrapper|ps.Loading~regout  & (\myOutputWrapper|counterOutput [1] $ 
// (((\myOutputWrapper|counterOutput [0] & \myOutputWrapper|Selector1~0_combout )))))

	.dataa(\myOutputWrapper|counterOutput [0]),
	.datab(\myOutputWrapper|ps.Loading~regout ),
	.datac(\myOutputWrapper|counterOutput [1]),
	.datad(\myOutputWrapper|Selector1~0_combout ),
	.cin(gnd),
	.combout(\myOutputWrapper|counterOutput[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|counterOutput[1]~1 .lut_mask = 16'hD230;
defparam \myOutputWrapper|counterOutput[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N3
cycloneii_lcell_ff \myOutputWrapper|counterOutput[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|counterOutput[1]~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|counterOutput [1]));

// Location: LCCOMB_X12_Y8_N30
cycloneii_lcell_comb \myOutputWrapper|Selector1~0 (
// Equation(s):
// \myOutputWrapper|Selector1~0_combout  = (!\receiveData~combout  & (\myOutputWrapper|ps.WaitForNext~regout  & ((!\myOutputWrapper|counterOutput [0]) # (!\myOutputWrapper|counterOutput [1]))))

	.dataa(\receiveData~combout ),
	.datab(\myOutputWrapper|counterOutput [1]),
	.datac(\myOutputWrapper|ps.WaitForNext~regout ),
	.datad(\myOutputWrapper|counterOutput [0]),
	.cin(gnd),
	.combout(\myOutputWrapper|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|Selector1~0 .lut_mask = 16'h1050;
defparam \myOutputWrapper|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cycloneii_lcell_comb \myOutputWrapper|Selector1~1 (
// Equation(s):
// \myOutputWrapper|Selector1~1_combout  = (\myOutputWrapper|Selector1~0_combout ) # ((\myOutputWrapper|ps.Loading~regout ) # ((!\receiveData~combout  & \myOutputWrapper|ps.ReceivingData~regout )))

	.dataa(\receiveData~combout ),
	.datab(\myOutputWrapper|Selector1~0_combout ),
	.datac(\myOutputWrapper|ps.ReceivingData~regout ),
	.datad(\myOutputWrapper|ps.Loading~regout ),
	.cin(gnd),
	.combout(\myOutputWrapper|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|Selector1~1 .lut_mask = 16'hFFDC;
defparam \myOutputWrapper|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N17
cycloneii_lcell_ff \myOutputWrapper|ps.ReceivingData (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|Selector1~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|ps.ReceivingData~regout ));

// Location: LCCOMB_X12_Y10_N20
cycloneii_lcell_comb \myInputWrapper|B[12]~feeder (
// Equation(s):
// \myInputWrapper|B[12]~feeder_combout  = \eightBitInp~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\eightBitInp~combout [4]),
	.cin(gnd),
	.combout(\myInputWrapper|B[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|B[12]~feeder .lut_mask = 16'hFF00;
defparam \myInputWrapper|B[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N21
cycloneii_lcell_ff \myInputWrapper|B[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myInputWrapper|B[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myInputWrapper|load3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|B [12]));

// Location: LCCOMB_X12_Y10_N18
cycloneii_lcell_comb \myInputWrapper|B[9]~feeder (
// Equation(s):
// \myInputWrapper|B[9]~feeder_combout  = \eightBitInp~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\eightBitInp~combout [1]),
	.cin(gnd),
	.combout(\myInputWrapper|B[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|B[9]~feeder .lut_mask = 16'hFF00;
defparam \myInputWrapper|B[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N19
cycloneii_lcell_ff \myInputWrapper|B[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myInputWrapper|B[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myInputWrapper|load3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|B [9]));

// Location: LCFF_X12_Y10_N11
cycloneii_lcell_ff \myInputWrapper|B[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [5]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|B [5]));

// Location: LCCOMB_X12_Y9_N4
cycloneii_lcell_comb \myDivider|rA[2]~20 (
// Equation(s):
// \myDivider|rA[2]~20_combout  = (\myInputWrapper|B [2] & (!\myDivider|rA[1]~19  & VCC)) # (!\myInputWrapper|B [2] & (\myDivider|rA[1]~19  $ (GND)))
// \myDivider|rA[2]~21  = CARRY((!\myInputWrapper|B [2] & !\myDivider|rA[1]~19 ))

	.dataa(\myInputWrapper|B [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|rA[1]~19 ),
	.combout(\myDivider|rA[2]~20_combout ),
	.cout(\myDivider|rA[2]~21 ));
// synopsys translate_off
defparam \myDivider|rA[2]~20 .lut_mask = 16'h5A05;
defparam \myDivider|rA[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneii_lcell_comb \myDivider|rA[3]~22 (
// Equation(s):
// \myDivider|rA[3]~22_combout  = (\myInputWrapper|B [3] & ((\myDivider|rA[2]~21 ) # (GND))) # (!\myInputWrapper|B [3] & (!\myDivider|rA[2]~21 ))
// \myDivider|rA[3]~23  = CARRY((\myInputWrapper|B [3]) # (!\myDivider|rA[2]~21 ))

	.dataa(\myInputWrapper|B [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|rA[2]~21 ),
	.combout(\myDivider|rA[3]~22_combout ),
	.cout(\myDivider|rA[3]~23 ));
// synopsys translate_off
defparam \myDivider|rA[3]~22 .lut_mask = 16'hA5AF;
defparam \myDivider|rA[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
cycloneii_lcell_comb \myDivider|rA[8]~32 (
// Equation(s):
// \myDivider|rA[8]~32_combout  = (\myInputWrapper|B [8] & (!\myDivider|rA[7]~31  & VCC)) # (!\myInputWrapper|B [8] & (\myDivider|rA[7]~31  $ (GND)))
// \myDivider|rA[8]~33  = CARRY((!\myInputWrapper|B [8] & !\myDivider|rA[7]~31 ))

	.dataa(vcc),
	.datab(\myInputWrapper|B [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|rA[7]~31 ),
	.combout(\myDivider|rA[8]~32_combout ),
	.cout(\myDivider|rA[8]~33 ));
// synopsys translate_off
defparam \myDivider|rA[8]~32 .lut_mask = 16'h3C03;
defparam \myDivider|rA[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y9_N25
cycloneii_lcell_ff \myDivider|rA[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|rA[12]~40_combout ),
	.sdata(\myInputWrapper|B [12]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myInputWrapper|B [15]),
	.ena(\myDivider|ps.Load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|rA [12]));

// Location: LCFF_X12_Y9_N17
cycloneii_lcell_ff \myDivider|rA[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|rA[8]~32_combout ),
	.sdata(\myInputWrapper|B [8]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myInputWrapper|B [15]),
	.ena(\myDivider|ps.Load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|rA [8]));

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \eightBitInp[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\eightBitInp~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eightBitInp[3]));
// synopsys translate_off
defparam \eightBitInp[3]~I .input_async_reset = "none";
defparam \eightBitInp[3]~I .input_power_up = "low";
defparam \eightBitInp[3]~I .input_register_mode = "none";
defparam \eightBitInp[3]~I .input_sync_reset = "none";
defparam \eightBitInp[3]~I .oe_async_reset = "none";
defparam \eightBitInp[3]~I .oe_power_up = "low";
defparam \eightBitInp[3]~I .oe_register_mode = "none";
defparam \eightBitInp[3]~I .oe_sync_reset = "none";
defparam \eightBitInp[3]~I .operation_mode = "input";
defparam \eightBitInp[3]~I .output_async_reset = "none";
defparam \eightBitInp[3]~I .output_power_up = "low";
defparam \eightBitInp[3]~I .output_register_mode = "none";
defparam \eightBitInp[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneii_lcell_comb \myInputWrapper|B[3]~feeder (
// Equation(s):
// \myInputWrapper|B[3]~feeder_combout  = \eightBitInp~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\eightBitInp~combout [3]),
	.cin(gnd),
	.combout(\myInputWrapper|B[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|B[3]~feeder .lut_mask = 16'hFF00;
defparam \myInputWrapper|B[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N27
cycloneii_lcell_ff \myInputWrapper|B[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myInputWrapper|B[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myInputWrapper|load2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|B [3]));

// Location: LCFF_X12_Y9_N7
cycloneii_lcell_ff \myDivider|rA[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|rA[3]~22_combout ),
	.sdata(\myInputWrapper|B [3]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myInputWrapper|B [15]),
	.ena(\myDivider|ps.Load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|rA [3]));

// Location: LCFF_X12_Y9_N5
cycloneii_lcell_ff \myDivider|rA[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|rA[2]~20_combout ),
	.sdata(\myInputWrapper|B [2]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myInputWrapper|B [15]),
	.ena(\myDivider|ps.Load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|rA [2]));

// Location: LCCOMB_X10_Y10_N22
cycloneii_lcell_comb \myInputWrapper|load1~0 (
// Equation(s):
// \myInputWrapper|load1~0_combout  = (!\myInputWrapper|counterOutput [1] & (!\myInputWrapper|ps.WaitForNext~regout  & (\myInputWrapper|ps.Idle~regout  & \myInputWrapper|counterOutput [0])))

	.dataa(\myInputWrapper|counterOutput [1]),
	.datab(\myInputWrapper|ps.WaitForNext~regout ),
	.datac(\myInputWrapper|ps.Idle~regout ),
	.datad(\myInputWrapper|counterOutput [0]),
	.cin(gnd),
	.combout(\myInputWrapper|load1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|load1~0 .lut_mask = 16'h1000;
defparam \myInputWrapper|load1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N31
cycloneii_lcell_ff \myInputWrapper|A[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [7]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|A [15]));

// Location: LCFF_X9_Y9_N29
cycloneii_lcell_ff \myInputWrapper|A[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [6]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|A [14]));

// Location: LCFF_X9_Y9_N27
cycloneii_lcell_ff \myInputWrapper|A[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [5]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|A [13]));

// Location: LCFF_X9_Y9_N23
cycloneii_lcell_ff \myInputWrapper|A[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [3]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|A [11]));

// Location: LCFF_X9_Y9_N19
cycloneii_lcell_ff \myInputWrapper|A[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [1]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|A [9]));

// Location: LCCOMB_X10_Y10_N8
cycloneii_lcell_comb \myInputWrapper|load0~0 (
// Equation(s):
// \myInputWrapper|load0~0_combout  = (!\myInputWrapper|counterOutput [1] & (!\myInputWrapper|ps.WaitForNext~regout  & (\myInputWrapper|ps.Idle~regout  & !\myInputWrapper|counterOutput [0])))

	.dataa(\myInputWrapper|counterOutput [1]),
	.datab(\myInputWrapper|ps.WaitForNext~regout ),
	.datac(\myInputWrapper|ps.Idle~regout ),
	.datad(\myInputWrapper|counterOutput [0]),
	.cin(gnd),
	.combout(\myInputWrapper|load0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myInputWrapper|load0~0 .lut_mask = 16'h0010;
defparam \myInputWrapper|load0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N15
cycloneii_lcell_ff \myInputWrapper|A[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [7]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|A [7]));

// Location: LCFF_X9_Y9_N9
cycloneii_lcell_ff \myInputWrapper|A[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [4]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|A [4]));

// Location: LCFF_X9_Y9_N5
cycloneii_lcell_ff \myInputWrapper|A[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [2]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|A [2]));

// Location: LCFF_X9_Y9_N3
cycloneii_lcell_ff \myInputWrapper|A[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [1]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|A [1]));

// Location: LCFF_X9_Y9_N1
cycloneii_lcell_ff \myInputWrapper|A[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [0]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|A [0]));

// Location: LCCOMB_X9_Y9_N0
cycloneii_lcell_comb \myDivider|Add1~1 (
// Equation(s):
// \myDivider|Add1~1_cout  = CARRY(!\myInputWrapper|A [0])

	.dataa(vcc),
	.datab(\myInputWrapper|A [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\myDivider|Add1~1_cout ));
// synopsys translate_off
defparam \myDivider|Add1~1 .lut_mask = 16'h0033;
defparam \myDivider|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N8
cycloneii_lcell_comb \myDivider|Add1~8 (
// Equation(s):
// \myDivider|Add1~8_combout  = (\myInputWrapper|A [4] & (!\myDivider|Add1~7  & VCC)) # (!\myInputWrapper|A [4] & (\myDivider|Add1~7  $ (GND)))
// \myDivider|Add1~9  = CARRY((!\myInputWrapper|A [4] & !\myDivider|Add1~7 ))

	.dataa(vcc),
	.datab(\myInputWrapper|A [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|Add1~7 ),
	.combout(\myDivider|Add1~8_combout ),
	.cout(\myDivider|Add1~9 ));
// synopsys translate_off
defparam \myDivider|Add1~8 .lut_mask = 16'h3C03;
defparam \myDivider|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N10
cycloneii_lcell_comb \myDivider|Add1~10 (
// Equation(s):
// \myDivider|Add1~10_combout  = (\myInputWrapper|A [5] & ((\myDivider|Add1~9 ) # (GND))) # (!\myInputWrapper|A [5] & (!\myDivider|Add1~9 ))
// \myDivider|Add1~11  = CARRY((\myInputWrapper|A [5]) # (!\myDivider|Add1~9 ))

	.dataa(\myInputWrapper|A [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|Add1~9 ),
	.combout(\myDivider|Add1~10_combout ),
	.cout(\myDivider|Add1~11 ));
// synopsys translate_off
defparam \myDivider|Add1~10 .lut_mask = 16'hA5AF;
defparam \myDivider|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N12
cycloneii_lcell_comb \myDivider|Add1~12 (
// Equation(s):
// \myDivider|Add1~12_combout  = (\myInputWrapper|A [6] & (!\myDivider|Add1~11  & VCC)) # (!\myInputWrapper|A [6] & (\myDivider|Add1~11  $ (GND)))
// \myDivider|Add1~13  = CARRY((!\myInputWrapper|A [6] & !\myDivider|Add1~11 ))

	.dataa(\myInputWrapper|A [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|Add1~11 ),
	.combout(\myDivider|Add1~12_combout ),
	.cout(\myDivider|Add1~13 ));
// synopsys translate_off
defparam \myDivider|Add1~12 .lut_mask = 16'h5A05;
defparam \myDivider|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N14
cycloneii_lcell_comb \myDivider|Add1~14 (
// Equation(s):
// \myDivider|Add1~14_combout  = (\myInputWrapper|A [7] & ((\myDivider|Add1~13 ) # (GND))) # (!\myInputWrapper|A [7] & (!\myDivider|Add1~13 ))
// \myDivider|Add1~15  = CARRY((\myInputWrapper|A [7]) # (!\myDivider|Add1~13 ))

	.dataa(vcc),
	.datab(\myInputWrapper|A [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|Add1~13 ),
	.combout(\myDivider|Add1~14_combout ),
	.cout(\myDivider|Add1~15 ));
// synopsys translate_off
defparam \myDivider|Add1~14 .lut_mask = 16'hC3CF;
defparam \myDivider|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N16
cycloneii_lcell_comb \myDivider|Add1~16 (
// Equation(s):
// \myDivider|Add1~16_combout  = (\myInputWrapper|A [8] & (!\myDivider|Add1~15  & VCC)) # (!\myInputWrapper|A [8] & (\myDivider|Add1~15  $ (GND)))
// \myDivider|Add1~17  = CARRY((!\myInputWrapper|A [8] & !\myDivider|Add1~15 ))

	.dataa(\myInputWrapper|A [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|Add1~15 ),
	.combout(\myDivider|Add1~16_combout ),
	.cout(\myDivider|Add1~17 ));
// synopsys translate_off
defparam \myDivider|Add1~16 .lut_mask = 16'h5A05;
defparam \myDivider|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N18
cycloneii_lcell_comb \myDivider|Add1~19 (
// Equation(s):
// \myDivider|Add1~19_combout  = (\myInputWrapper|A [9] & ((\myDivider|Add1~17 ) # (GND))) # (!\myInputWrapper|A [9] & (!\myDivider|Add1~17 ))
// \myDivider|Add1~20  = CARRY((\myInputWrapper|A [9]) # (!\myDivider|Add1~17 ))

	.dataa(vcc),
	.datab(\myInputWrapper|A [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|Add1~17 ),
	.combout(\myDivider|Add1~19_combout ),
	.cout(\myDivider|Add1~20 ));
// synopsys translate_off
defparam \myDivider|Add1~19 .lut_mask = 16'hC3CF;
defparam \myDivider|Add1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N22
cycloneii_lcell_comb \myDivider|Add1~27 (
// Equation(s):
// \myDivider|Add1~27_combout  = (\myInputWrapper|A [11] & ((\myDivider|Add1~24 ) # (GND))) # (!\myInputWrapper|A [11] & (!\myDivider|Add1~24 ))
// \myDivider|Add1~28  = CARRY((\myInputWrapper|A [11]) # (!\myDivider|Add1~24 ))

	.dataa(vcc),
	.datab(\myInputWrapper|A [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|Add1~24 ),
	.combout(\myDivider|Add1~27_combout ),
	.cout(\myDivider|Add1~28 ));
// synopsys translate_off
defparam \myDivider|Add1~27 .lut_mask = 16'hC3CF;
defparam \myDivider|Add1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N24
cycloneii_lcell_comb \myDivider|Add1~31 (
// Equation(s):
// \myDivider|Add1~31_combout  = (\myInputWrapper|A [12] & (!\myDivider|Add1~28  & VCC)) # (!\myInputWrapper|A [12] & (\myDivider|Add1~28  $ (GND)))
// \myDivider|Add1~32  = CARRY((!\myInputWrapper|A [12] & !\myDivider|Add1~28 ))

	.dataa(\myInputWrapper|A [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|Add1~28 ),
	.combout(\myDivider|Add1~31_combout ),
	.cout(\myDivider|Add1~32 ));
// synopsys translate_off
defparam \myDivider|Add1~31 .lut_mask = 16'h5A05;
defparam \myDivider|Add1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N26
cycloneii_lcell_comb \myDivider|Add1~35 (
// Equation(s):
// \myDivider|Add1~35_combout  = (\myInputWrapper|A [13] & ((\myDivider|Add1~32 ) # (GND))) # (!\myInputWrapper|A [13] & (!\myDivider|Add1~32 ))
// \myDivider|Add1~36  = CARRY((\myInputWrapper|A [13]) # (!\myDivider|Add1~32 ))

	.dataa(vcc),
	.datab(\myInputWrapper|A [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|Add1~32 ),
	.combout(\myDivider|Add1~35_combout ),
	.cout(\myDivider|Add1~36 ));
// synopsys translate_off
defparam \myDivider|Add1~35 .lut_mask = 16'hC3CF;
defparam \myDivider|Add1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N28
cycloneii_lcell_comb \myDivider|Add1~39 (
// Equation(s):
// \myDivider|Add1~39_combout  = (\myInputWrapper|A [14] & (!\myDivider|Add1~36  & VCC)) # (!\myInputWrapper|A [14] & (\myDivider|Add1~36  $ (GND)))
// \myDivider|Add1~40  = CARRY((!\myInputWrapper|A [14] & !\myDivider|Add1~36 ))

	.dataa(vcc),
	.datab(\myInputWrapper|A [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|Add1~36 ),
	.combout(\myDivider|Add1~39_combout ),
	.cout(\myDivider|Add1~40 ));
// synopsys translate_off
defparam \myDivider|Add1~39 .lut_mask = 16'h3C03;
defparam \myDivider|Add1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N30
cycloneii_lcell_comb \myDivider|Add1~43 (
// Equation(s):
// \myDivider|Add1~43_combout  = \myDivider|Add1~40  $ (!\myInputWrapper|A [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\myInputWrapper|A [15]),
	.cin(\myDivider|Add1~40 ),
	.combout(\myDivider|Add1~43_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Add1~43 .lut_mask = 16'hF00F;
defparam \myDivider|Add1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N16
cycloneii_lcell_comb \myDivider|Add1~41 (
// Equation(s):
// \myDivider|Add1~41_combout  = (\myInputWrapper|A [15] & ((\myDivider|Add1~39_combout ))) # (!\myInputWrapper|A [15] & (\myInputWrapper|A [14]))

	.dataa(\myInputWrapper|A [14]),
	.datab(\myInputWrapper|A [15]),
	.datac(vcc),
	.datad(\myDivider|Add1~39_combout ),
	.cin(gnd),
	.combout(\myDivider|Add1~41_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Add1~41 .lut_mask = 16'hEE22;
defparam \myDivider|Add1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N14
cycloneii_lcell_comb \myDivider|Add1~37 (
// Equation(s):
// \myDivider|Add1~37_combout  = (\myInputWrapper|A [15] & ((\myDivider|Add1~35_combout ))) # (!\myInputWrapper|A [15] & (\myInputWrapper|A [13]))

	.dataa(\myInputWrapper|A [13]),
	.datab(\myInputWrapper|A [15]),
	.datac(vcc),
	.datad(\myDivider|Add1~35_combout ),
	.cin(gnd),
	.combout(\myDivider|Add1~37_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Add1~37 .lut_mask = 16'hEE22;
defparam \myDivider|Add1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N8
cycloneii_lcell_comb \myDivider|Add1~33 (
// Equation(s):
// \myDivider|Add1~33_combout  = (\myInputWrapper|A [15] & ((\myDivider|Add1~31_combout ))) # (!\myInputWrapper|A [15] & (\myInputWrapper|A [12]))

	.dataa(\myInputWrapper|A [12]),
	.datab(\myInputWrapper|A [15]),
	.datac(vcc),
	.datad(\myDivider|Add1~31_combout ),
	.cin(gnd),
	.combout(\myDivider|Add1~33_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Add1~33 .lut_mask = 16'hEE22;
defparam \myDivider|Add1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N18
cycloneii_lcell_comb \myDivider|Add1~29 (
// Equation(s):
// \myDivider|Add1~29_combout  = (\myInputWrapper|A [15] & ((\myDivider|Add1~27_combout ))) # (!\myInputWrapper|A [15] & (\myInputWrapper|A [11]))

	.dataa(\myInputWrapper|A [11]),
	.datab(\myInputWrapper|A [15]),
	.datac(vcc),
	.datad(\myDivider|Add1~27_combout ),
	.cin(gnd),
	.combout(\myDivider|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Add1~29 .lut_mask = 16'hEE22;
defparam \myDivider|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N21
cycloneii_lcell_ff \myInputWrapper|A[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [2]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|A [10]));

// Location: LCCOMB_X10_Y9_N24
cycloneii_lcell_comb \myDivider|Add1~25 (
// Equation(s):
// \myDivider|Add1~25_combout  = (\myInputWrapper|A [15] & (\myDivider|Add1~23_combout )) # (!\myInputWrapper|A [15] & ((\myInputWrapper|A [10])))

	.dataa(\myDivider|Add1~23_combout ),
	.datab(\myInputWrapper|A [15]),
	.datac(vcc),
	.datad(\myInputWrapper|A [10]),
	.cin(gnd),
	.combout(\myDivider|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Add1~25 .lut_mask = 16'hBB88;
defparam \myDivider|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N10
cycloneii_lcell_comb \myDivider|Add1~21 (
// Equation(s):
// \myDivider|Add1~21_combout  = (\myInputWrapper|A [15] & ((\myDivider|Add1~19_combout ))) # (!\myInputWrapper|A [15] & (\myInputWrapper|A [9]))

	.dataa(\myInputWrapper|A [9]),
	.datab(\myInputWrapper|A [15]),
	.datac(vcc),
	.datad(\myDivider|Add1~19_combout ),
	.cin(gnd),
	.combout(\myDivider|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Add1~21 .lut_mask = 16'hEE22;
defparam \myDivider|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N4
cycloneii_lcell_comb \myDivider|Add1~18 (
// Equation(s):
// \myDivider|Add1~18_combout  = (\myInputWrapper|A [15] & ((\myDivider|Add1~16_combout ))) # (!\myInputWrapper|A [15] & (\myInputWrapper|A [8]))

	.dataa(\myInputWrapper|A [8]),
	.datab(\myInputWrapper|A [15]),
	.datac(vcc),
	.datad(\myDivider|Add1~16_combout ),
	.cin(gnd),
	.combout(\myDivider|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Add1~18 .lut_mask = 16'hEE22;
defparam \myDivider|Add1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N20
cycloneii_lcell_comb \myDivider|Add1~45 (
// Equation(s):
// \myDivider|Add1~45_combout  = (\myInputWrapper|A [15] & ((\myDivider|Add1~14_combout ))) # (!\myInputWrapper|A [15] & (\myInputWrapper|A [7]))

	.dataa(\myInputWrapper|A [7]),
	.datab(\myInputWrapper|A [15]),
	.datac(vcc),
	.datad(\myDivider|Add1~14_combout ),
	.cin(gnd),
	.combout(\myDivider|Add1~45_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Add1~45 .lut_mask = 16'hEE22;
defparam \myDivider|Add1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N26
cycloneii_lcell_comb \myDivider|Add1~42 (
// Equation(s):
// \myDivider|Add1~42_combout  = (\myInputWrapper|A [15] & ((\myDivider|Add1~12_combout ))) # (!\myInputWrapper|A [15] & (\myInputWrapper|A [6]))

	.dataa(\myInputWrapper|A [6]),
	.datab(\myInputWrapper|A [15]),
	.datac(vcc),
	.datad(\myDivider|Add1~12_combout ),
	.cin(gnd),
	.combout(\myDivider|Add1~42_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Add1~42 .lut_mask = 16'hEE22;
defparam \myDivider|Add1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N12
cycloneii_lcell_comb \myDivider|Add1~38 (
// Equation(s):
// \myDivider|Add1~38_combout  = (\myInputWrapper|A [15] & ((\myDivider|Add1~10_combout ))) # (!\myInputWrapper|A [15] & (\myInputWrapper|A [5]))

	.dataa(\myInputWrapper|A [5]),
	.datab(\myDivider|Add1~10_combout ),
	.datac(vcc),
	.datad(\myInputWrapper|A [15]),
	.cin(gnd),
	.combout(\myDivider|Add1~38_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Add1~38 .lut_mask = 16'hCCAA;
defparam \myDivider|Add1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N14
cycloneii_lcell_comb \myDivider|Add1~34 (
// Equation(s):
// \myDivider|Add1~34_combout  = (\myInputWrapper|A [15] & ((\myDivider|Add1~8_combout ))) # (!\myInputWrapper|A [15] & (\myInputWrapper|A [4]))

	.dataa(\myInputWrapper|A [4]),
	.datab(\myDivider|Add1~8_combout ),
	.datac(vcc),
	.datad(\myInputWrapper|A [15]),
	.cin(gnd),
	.combout(\myDivider|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Add1~34 .lut_mask = 16'hCCAA;
defparam \myDivider|Add1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N7
cycloneii_lcell_ff \myInputWrapper|A[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\eightBitInp~combout [3]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myInputWrapper|load0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInputWrapper|A [3]));

// Location: LCCOMB_X8_Y9_N24
cycloneii_lcell_comb \myDivider|Add1~30 (
// Equation(s):
// \myDivider|Add1~30_combout  = (\myInputWrapper|A [15] & (\myDivider|Add1~6_combout )) # (!\myInputWrapper|A [15] & ((\myInputWrapper|A [3])))

	.dataa(\myDivider|Add1~6_combout ),
	.datab(\myInputWrapper|A [3]),
	.datac(vcc),
	.datad(\myInputWrapper|A [15]),
	.cin(gnd),
	.combout(\myDivider|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Add1~30 .lut_mask = 16'hAACC;
defparam \myDivider|Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N18
cycloneii_lcell_comb \myDivider|Add1~26 (
// Equation(s):
// \myDivider|Add1~26_combout  = (\myInputWrapper|A [15] & (\myDivider|Add1~4_combout )) # (!\myInputWrapper|A [15] & ((\myInputWrapper|A [2])))

	.dataa(\myDivider|Add1~4_combout ),
	.datab(\myInputWrapper|A [2]),
	.datac(vcc),
	.datad(\myInputWrapper|A [15]),
	.cin(gnd),
	.combout(\myDivider|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Add1~26 .lut_mask = 16'hAACC;
defparam \myDivider|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N16
cycloneii_lcell_comb \myDivider|Add1~22 (
// Equation(s):
// \myDivider|Add1~22_combout  = (\myInputWrapper|A [15] & (\myDivider|Add1~2_combout )) # (!\myInputWrapper|A [15] & ((\myInputWrapper|A [1])))

	.dataa(\myDivider|Add1~2_combout ),
	.datab(\myInputWrapper|A [1]),
	.datac(vcc),
	.datad(\myInputWrapper|A [15]),
	.cin(gnd),
	.combout(\myDivider|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Add1~22 .lut_mask = 16'hAACC;
defparam \myDivider|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneii_lcell_comb \myDivider|out1[0]~1 (
// Equation(s):
// \myDivider|out1[0]~1_combout  = (\myDivider|ps.Load~regout  & ((\myDivider|ps.Process~regout  & ((\myDivider|out1 [0]))) # (!\myDivider|ps.Process~regout  & (\myInputWrapper|A [0])))) # (!\myDivider|ps.Load~regout  & (((\myDivider|out1 [0]) # 
// (\myDivider|ps.Process~regout ))))

	.dataa(\myInputWrapper|A [0]),
	.datab(\myDivider|ps.Load~regout ),
	.datac(\myDivider|out1 [0]),
	.datad(\myDivider|ps.Process~regout ),
	.cin(gnd),
	.combout(\myDivider|out1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|out1[0]~1 .lut_mask = 16'hF3B8;
defparam \myDivider|out1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneii_lcell_comb \myDivider|out1[0]~2 (
// Equation(s):
// \myDivider|out1[0]~2_combout  = (\myDivider|ps.Process~regout  & ((\myDivider|ps.Load~regout  & (\myDivider|out1[0]~1_combout )) # (!\myDivider|ps.Load~regout  & ((\myDivider|Add2~0_combout ))))) # (!\myDivider|ps.Process~regout  & 
// (((\myDivider|out1[0]~1_combout ))))

	.dataa(\myDivider|ps.Process~regout ),
	.datab(\myDivider|ps.Load~regout ),
	.datac(\myDivider|out1[0]~1_combout ),
	.datad(\myDivider|Add2~0_combout ),
	.cin(gnd),
	.combout(\myDivider|out1[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|out1[0]~2 .lut_mask = 16'hF2D0;
defparam \myDivider|out1[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N15
cycloneii_lcell_ff \myDivider|out1[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|out1[0]~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out1 [0]));

// Location: LCCOMB_X10_Y9_N28
cycloneii_lcell_comb \myDivider|out1[12]~0 (
// Equation(s):
// \myDivider|out1[12]~0_combout  = \myDivider|ps.Process~regout  $ (\myDivider|ps.Load~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\myDivider|ps.Process~regout ),
	.datad(\myDivider|ps.Load~regout ),
	.cin(gnd),
	.combout(\myDivider|out1[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|out1[12]~0 .lut_mask = 16'h0FF0;
defparam \myDivider|out1[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N17
cycloneii_lcell_ff \myDivider|out1[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|Add1~22_combout ),
	.sdata(\myDivider|out1 [0]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myDivider|ps.Load~regout ),
	.ena(\myDivider|out1[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out1 [1]));

// Location: LCFF_X8_Y9_N19
cycloneii_lcell_ff \myDivider|out1[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|Add1~26_combout ),
	.sdata(\myDivider|out1 [1]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myDivider|ps.Load~regout ),
	.ena(\myDivider|out1[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out1 [2]));

// Location: LCFF_X8_Y9_N25
cycloneii_lcell_ff \myDivider|out1[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|Add1~30_combout ),
	.sdata(\myDivider|out1 [2]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myDivider|ps.Load~regout ),
	.ena(\myDivider|out1[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out1 [3]));

// Location: LCFF_X8_Y9_N15
cycloneii_lcell_ff \myDivider|out1[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|Add1~34_combout ),
	.sdata(\myDivider|out1 [3]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myDivider|ps.Load~regout ),
	.ena(\myDivider|out1[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out1 [4]));

// Location: LCFF_X8_Y9_N13
cycloneii_lcell_ff \myDivider|out1[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|Add1~38_combout ),
	.sdata(\myDivider|out1 [4]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myDivider|ps.Load~regout ),
	.ena(\myDivider|out1[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out1 [5]));

// Location: LCFF_X10_Y9_N27
cycloneii_lcell_ff \myDivider|out1[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|Add1~42_combout ),
	.sdata(\myDivider|out1 [5]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myDivider|ps.Load~regout ),
	.ena(\myDivider|out1[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out1 [6]));

// Location: LCFF_X10_Y9_N21
cycloneii_lcell_ff \myDivider|out1[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|Add1~45_combout ),
	.sdata(\myDivider|out1 [6]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myDivider|ps.Load~regout ),
	.ena(\myDivider|out1[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out1 [7]));

// Location: LCFF_X10_Y9_N5
cycloneii_lcell_ff \myDivider|out1[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|Add1~18_combout ),
	.sdata(\myDivider|out1 [7]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myDivider|ps.Load~regout ),
	.ena(\myDivider|out1[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out1 [8]));

// Location: LCFF_X10_Y9_N11
cycloneii_lcell_ff \myDivider|out1[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|Add1~21_combout ),
	.sdata(\myDivider|out1 [8]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myDivider|ps.Load~regout ),
	.ena(\myDivider|out1[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out1 [9]));

// Location: LCFF_X10_Y9_N25
cycloneii_lcell_ff \myDivider|out1[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|Add1~25_combout ),
	.sdata(\myDivider|out1 [9]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myDivider|ps.Load~regout ),
	.ena(\myDivider|out1[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out1 [10]));

// Location: LCFF_X10_Y9_N19
cycloneii_lcell_ff \myDivider|out1[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|Add1~29_combout ),
	.sdata(\myDivider|out1 [10]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myDivider|ps.Load~regout ),
	.ena(\myDivider|out1[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out1 [11]));

// Location: LCFF_X10_Y9_N9
cycloneii_lcell_ff \myDivider|out1[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|Add1~33_combout ),
	.sdata(\myDivider|out1 [11]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myDivider|ps.Load~regout ),
	.ena(\myDivider|out1[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out1 [12]));

// Location: LCFF_X10_Y9_N15
cycloneii_lcell_ff \myDivider|out1[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|Add1~37_combout ),
	.sdata(\myDivider|out1 [12]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myDivider|ps.Load~regout ),
	.ena(\myDivider|out1[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out1 [13]));

// Location: LCFF_X10_Y9_N17
cycloneii_lcell_ff \myDivider|out1[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|Add1~41_combout ),
	.sdata(\myDivider|out1 [13]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\myDivider|ps.Load~regout ),
	.ena(\myDivider|out1[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out1 [14]));

// Location: LCCOMB_X10_Y9_N6
cycloneii_lcell_comb \myDivider|out1~3 (
// Equation(s):
// \myDivider|out1~3_combout  = (!\myDivider|ps.Load~regout  & ((\myDivider|ps.Process~regout  & (\myDivider|out1 [14])) # (!\myDivider|ps.Process~regout  & ((\myDivider|out1 [15])))))

	.dataa(\myDivider|ps.Load~regout ),
	.datab(\myDivider|out1 [14]),
	.datac(\myDivider|ps.Process~regout ),
	.datad(\myDivider|out1 [15]),
	.cin(gnd),
	.combout(\myDivider|out1~3_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|out1~3 .lut_mask = 16'h4540;
defparam \myDivider|out1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N22
cycloneii_lcell_comb \myDivider|out1~4 (
// Equation(s):
// \myDivider|out1~4_combout  = (\myDivider|out1~3_combout ) # ((\myDivider|ps.Load~regout  & (\myInputWrapper|A [15] & \myDivider|Add1~43_combout )))

	.dataa(\myDivider|ps.Load~regout ),
	.datab(\myInputWrapper|A [15]),
	.datac(\myDivider|Add1~43_combout ),
	.datad(\myDivider|out1~3_combout ),
	.cin(gnd),
	.combout(\myDivider|out1~4_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|out1~4 .lut_mask = 16'hFF80;
defparam \myDivider|out1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y9_N23
cycloneii_lcell_ff \myDivider|out1[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|out1~4_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out1 [15]));

// Location: LCCOMB_X13_Y10_N24
cycloneii_lcell_comb \myDivider|out2~0 (
// Equation(s):
// \myDivider|out2~0_combout  = (\myDivider|ps.Process~regout  & ((\myDivider|Add2~0_combout  & (\myDivider|subOut[0]~0_combout )) # (!\myDivider|Add2~0_combout  & ((\myDivider|out1 [15]))))) # (!\myDivider|ps.Process~regout  & (((\myDivider|out1 [15]))))

	.dataa(\myDivider|subOut[0]~0_combout ),
	.datab(\myDivider|ps.Process~regout ),
	.datac(\myDivider|out1 [15]),
	.datad(\myDivider|Add2~0_combout ),
	.cin(gnd),
	.combout(\myDivider|out2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|out2~0 .lut_mask = 16'hB8F0;
defparam \myDivider|out2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cycloneii_lcell_comb \myDivider|Selector1~0 (
// Equation(s):
// \myDivider|Selector1~0_combout  = (\myDivider|ps.Load~regout ) # (\myDivider|ps.Process~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\myDivider|ps.Load~regout ),
	.datad(\myDivider|ps.Process~regout ),
	.cin(gnd),
	.combout(\myDivider|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Selector1~0 .lut_mask = 16'hFFF0;
defparam \myDivider|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N25
cycloneii_lcell_ff \myDivider|out2[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|out2~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\myDivider|ps.Load~regout ),
	.sload(gnd),
	.ena(\myDivider|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out2 [0]));

// Location: LCCOMB_X13_Y9_N2
cycloneii_lcell_comb \myDivider|subOut[1]~2 (
// Equation(s):
// \myDivider|subOut[1]~2_combout  = (\myDivider|rA [1] & ((\myDivider|out2 [0] & (!\myDivider|subOut[0]~1 )) # (!\myDivider|out2 [0] & ((\myDivider|subOut[0]~1 ) # (GND))))) # (!\myDivider|rA [1] & ((\myDivider|out2 [0] & (\myDivider|subOut[0]~1  & VCC)) # 
// (!\myDivider|out2 [0] & (!\myDivider|subOut[0]~1 ))))
// \myDivider|subOut[1]~3  = CARRY((\myDivider|rA [1] & ((!\myDivider|subOut[0]~1 ) # (!\myDivider|out2 [0]))) # (!\myDivider|rA [1] & (!\myDivider|out2 [0] & !\myDivider|subOut[0]~1 )))

	.dataa(\myDivider|rA [1]),
	.datab(\myDivider|out2 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|subOut[0]~1 ),
	.combout(\myDivider|subOut[1]~2_combout ),
	.cout(\myDivider|subOut[1]~3 ));
// synopsys translate_off
defparam \myDivider|subOut[1]~2 .lut_mask = 16'h692B;
defparam \myDivider|subOut[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N4
cycloneii_lcell_comb \myDivider|subOut[2]~4 (
// Equation(s):
// \myDivider|subOut[2]~4_combout  = ((\myDivider|out2 [1] $ (\myDivider|rA [2] $ (\myDivider|subOut[1]~3 )))) # (GND)
// \myDivider|subOut[2]~5  = CARRY((\myDivider|out2 [1] & ((!\myDivider|subOut[1]~3 ) # (!\myDivider|rA [2]))) # (!\myDivider|out2 [1] & (!\myDivider|rA [2] & !\myDivider|subOut[1]~3 )))

	.dataa(\myDivider|out2 [1]),
	.datab(\myDivider|rA [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|subOut[1]~3 ),
	.combout(\myDivider|subOut[2]~4_combout ),
	.cout(\myDivider|subOut[2]~5 ));
// synopsys translate_off
defparam \myDivider|subOut[2]~4 .lut_mask = 16'h962B;
defparam \myDivider|subOut[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
cycloneii_lcell_comb \myDivider|subOut[3]~6 (
// Equation(s):
// \myDivider|subOut[3]~6_combout  = (\myDivider|out2 [2] & ((\myDivider|rA [3] & (!\myDivider|subOut[2]~5 )) # (!\myDivider|rA [3] & (\myDivider|subOut[2]~5  & VCC)))) # (!\myDivider|out2 [2] & ((\myDivider|rA [3] & ((\myDivider|subOut[2]~5 ) # (GND))) # 
// (!\myDivider|rA [3] & (!\myDivider|subOut[2]~5 ))))
// \myDivider|subOut[3]~7  = CARRY((\myDivider|out2 [2] & (\myDivider|rA [3] & !\myDivider|subOut[2]~5 )) # (!\myDivider|out2 [2] & ((\myDivider|rA [3]) # (!\myDivider|subOut[2]~5 ))))

	.dataa(\myDivider|out2 [2]),
	.datab(\myDivider|rA [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|subOut[2]~5 ),
	.combout(\myDivider|subOut[3]~6_combout ),
	.cout(\myDivider|subOut[3]~7 ));
// synopsys translate_off
defparam \myDivider|subOut[3]~6 .lut_mask = 16'h694D;
defparam \myDivider|subOut[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneii_lcell_comb \myDivider|out2~6 (
// Equation(s):
// \myDivider|out2~6_combout  = (\myDivider|Add2~0_combout  & ((\myDivider|ps.Process~regout  & ((\myDivider|subOut[3]~6_combout ))) # (!\myDivider|ps.Process~regout  & (\myDivider|out2 [2])))) # (!\myDivider|Add2~0_combout  & (\myDivider|out2 [2]))

	.dataa(\myDivider|out2 [2]),
	.datab(\myDivider|subOut[3]~6_combout ),
	.datac(\myDivider|Add2~0_combout ),
	.datad(\myDivider|ps.Process~regout ),
	.cin(gnd),
	.combout(\myDivider|out2~6_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|out2~6 .lut_mask = 16'hCAAA;
defparam \myDivider|out2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N19
cycloneii_lcell_ff \myDivider|out2[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|out2~6_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\myDivider|ps.Load~regout ),
	.sload(gnd),
	.ena(\myDivider|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out2 [3]));

// Location: LCCOMB_X13_Y9_N8
cycloneii_lcell_comb \myDivider|subOut[4]~8 (
// Equation(s):
// \myDivider|subOut[4]~8_combout  = ((\myDivider|rA [4] $ (\myDivider|out2 [3] $ (\myDivider|subOut[3]~7 )))) # (GND)
// \myDivider|subOut[4]~9  = CARRY((\myDivider|rA [4] & (\myDivider|out2 [3] & !\myDivider|subOut[3]~7 )) # (!\myDivider|rA [4] & ((\myDivider|out2 [3]) # (!\myDivider|subOut[3]~7 ))))

	.dataa(\myDivider|rA [4]),
	.datab(\myDivider|out2 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|subOut[3]~7 ),
	.combout(\myDivider|subOut[4]~8_combout ),
	.cout(\myDivider|subOut[4]~9 ));
// synopsys translate_off
defparam \myDivider|subOut[4]~8 .lut_mask = 16'h964D;
defparam \myDivider|subOut[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneii_lcell_comb \myDivider|out2~5 (
// Equation(s):
// \myDivider|out2~5_combout  = (\myDivider|ps.Process~regout  & ((\myDivider|Add2~0_combout  & ((\myDivider|subOut[4]~8_combout ))) # (!\myDivider|Add2~0_combout  & (\myDivider|out2 [3])))) # (!\myDivider|ps.Process~regout  & (\myDivider|out2 [3]))

	.dataa(\myDivider|out2 [3]),
	.datab(\myDivider|ps.Process~regout ),
	.datac(\myDivider|Add2~0_combout ),
	.datad(\myDivider|subOut[4]~8_combout ),
	.cin(gnd),
	.combout(\myDivider|out2~5_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|out2~5 .lut_mask = 16'hEA2A;
defparam \myDivider|out2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N1
cycloneii_lcell_ff \myDivider|out2[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|out2~5_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\myDivider|ps.Load~regout ),
	.sload(gnd),
	.ena(\myDivider|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out2 [4]));

// Location: LCCOMB_X13_Y9_N10
cycloneii_lcell_comb \myDivider|subOut[5]~10 (
// Equation(s):
// \myDivider|subOut[5]~10_combout  = (\myDivider|rA [5] & ((\myDivider|out2 [4] & (!\myDivider|subOut[4]~9 )) # (!\myDivider|out2 [4] & ((\myDivider|subOut[4]~9 ) # (GND))))) # (!\myDivider|rA [5] & ((\myDivider|out2 [4] & (\myDivider|subOut[4]~9  & VCC)) # 
// (!\myDivider|out2 [4] & (!\myDivider|subOut[4]~9 ))))
// \myDivider|subOut[5]~11  = CARRY((\myDivider|rA [5] & ((!\myDivider|subOut[4]~9 ) # (!\myDivider|out2 [4]))) # (!\myDivider|rA [5] & (!\myDivider|out2 [4] & !\myDivider|subOut[4]~9 )))

	.dataa(\myDivider|rA [5]),
	.datab(\myDivider|out2 [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|subOut[4]~9 ),
	.combout(\myDivider|subOut[5]~10_combout ),
	.cout(\myDivider|subOut[5]~11 ));
// synopsys translate_off
defparam \myDivider|subOut[5]~10 .lut_mask = 16'h692B;
defparam \myDivider|subOut[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cycloneii_lcell_comb \myDivider|out2~4 (
// Equation(s):
// \myDivider|out2~4_combout  = (\myDivider|ps.Process~regout  & ((\myDivider|Add2~0_combout  & ((\myDivider|subOut[5]~10_combout ))) # (!\myDivider|Add2~0_combout  & (\myDivider|out2 [4])))) # (!\myDivider|ps.Process~regout  & (\myDivider|out2 [4]))

	.dataa(\myDivider|out2 [4]),
	.datab(\myDivider|ps.Process~regout ),
	.datac(\myDivider|Add2~0_combout ),
	.datad(\myDivider|subOut[5]~10_combout ),
	.cin(gnd),
	.combout(\myDivider|out2~4_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|out2~4 .lut_mask = 16'hEA2A;
defparam \myDivider|out2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N15
cycloneii_lcell_ff \myDivider|out2[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|out2~4_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\myDivider|ps.Load~regout ),
	.sload(gnd),
	.ena(\myDivider|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out2 [5]));

// Location: LCCOMB_X14_Y9_N12
cycloneii_lcell_comb \myDivider|out2~3 (
// Equation(s):
// \myDivider|out2~3_combout  = (\myDivider|Add2~0_combout  & ((\myDivider|ps.Process~regout  & (\myDivider|subOut[6]~12_combout )) # (!\myDivider|ps.Process~regout  & ((\myDivider|out2 [5]))))) # (!\myDivider|Add2~0_combout  & (((\myDivider|out2 [5]))))

	.dataa(\myDivider|subOut[6]~12_combout ),
	.datab(\myDivider|out2 [5]),
	.datac(\myDivider|Add2~0_combout ),
	.datad(\myDivider|ps.Process~regout ),
	.cin(gnd),
	.combout(\myDivider|out2~3_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|out2~3 .lut_mask = 16'hACCC;
defparam \myDivider|out2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N13
cycloneii_lcell_ff \myDivider|out2[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|out2~3_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\myDivider|ps.Load~regout ),
	.sload(gnd),
	.ena(\myDivider|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out2 [6]));

// Location: LCCOMB_X13_Y9_N14
cycloneii_lcell_comb \myDivider|subOut[7]~14 (
// Equation(s):
// \myDivider|subOut[7]~14_combout  = (\myDivider|rA [7] & ((\myDivider|out2 [6] & (!\myDivider|subOut[6]~13 )) # (!\myDivider|out2 [6] & ((\myDivider|subOut[6]~13 ) # (GND))))) # (!\myDivider|rA [7] & ((\myDivider|out2 [6] & (\myDivider|subOut[6]~13  & 
// VCC)) # (!\myDivider|out2 [6] & (!\myDivider|subOut[6]~13 ))))
// \myDivider|subOut[7]~15  = CARRY((\myDivider|rA [7] & ((!\myDivider|subOut[6]~13 ) # (!\myDivider|out2 [6]))) # (!\myDivider|rA [7] & (!\myDivider|out2 [6] & !\myDivider|subOut[6]~13 )))

	.dataa(\myDivider|rA [7]),
	.datab(\myDivider|out2 [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|subOut[6]~13 ),
	.combout(\myDivider|subOut[7]~14_combout ),
	.cout(\myDivider|subOut[7]~15 ));
// synopsys translate_off
defparam \myDivider|subOut[7]~14 .lut_mask = 16'h692B;
defparam \myDivider|subOut[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
cycloneii_lcell_comb \myDivider|subOut[8]~16 (
// Equation(s):
// \myDivider|subOut[8]~16_combout  = ((\myDivider|out2 [7] $ (\myDivider|rA [8] $ (\myDivider|subOut[7]~15 )))) # (GND)
// \myDivider|subOut[8]~17  = CARRY((\myDivider|out2 [7] & ((!\myDivider|subOut[7]~15 ) # (!\myDivider|rA [8]))) # (!\myDivider|out2 [7] & (!\myDivider|rA [8] & !\myDivider|subOut[7]~15 )))

	.dataa(\myDivider|out2 [7]),
	.datab(\myDivider|rA [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|subOut[7]~15 ),
	.combout(\myDivider|subOut[8]~16_combout ),
	.cout(\myDivider|subOut[8]~17 ));
// synopsys translate_off
defparam \myDivider|subOut[8]~16 .lut_mask = 16'h962B;
defparam \myDivider|subOut[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneii_lcell_comb \myDivider|out2~1 (
// Equation(s):
// \myDivider|out2~1_combout  = (\myDivider|ps.Process~regout  & ((\myDivider|Add2~0_combout  & ((\myDivider|subOut[8]~16_combout ))) # (!\myDivider|Add2~0_combout  & (\myDivider|out2 [7])))) # (!\myDivider|ps.Process~regout  & (\myDivider|out2 [7]))

	.dataa(\myDivider|out2 [7]),
	.datab(\myDivider|ps.Process~regout ),
	.datac(\myDivider|Add2~0_combout ),
	.datad(\myDivider|subOut[8]~16_combout ),
	.cin(gnd),
	.combout(\myDivider|out2~1_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|out2~1 .lut_mask = 16'hEA2A;
defparam \myDivider|out2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N25
cycloneii_lcell_ff \myDivider|out2[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|out2~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\myDivider|ps.Load~regout ),
	.sload(gnd),
	.ena(\myDivider|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out2 [8]));

// Location: LCCOMB_X13_Y9_N18
cycloneii_lcell_comb \myDivider|subOut[9]~18 (
// Equation(s):
// \myDivider|subOut[9]~18_combout  = (\myDivider|rA [9] & ((\myDivider|out2 [8] & (!\myDivider|subOut[8]~17 )) # (!\myDivider|out2 [8] & ((\myDivider|subOut[8]~17 ) # (GND))))) # (!\myDivider|rA [9] & ((\myDivider|out2 [8] & (\myDivider|subOut[8]~17  & 
// VCC)) # (!\myDivider|out2 [8] & (!\myDivider|subOut[8]~17 ))))
// \myDivider|subOut[9]~19  = CARRY((\myDivider|rA [9] & ((!\myDivider|subOut[8]~17 ) # (!\myDivider|out2 [8]))) # (!\myDivider|rA [9] & (!\myDivider|out2 [8] & !\myDivider|subOut[8]~17 )))

	.dataa(\myDivider|rA [9]),
	.datab(\myDivider|out2 [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|subOut[8]~17 ),
	.combout(\myDivider|subOut[9]~18_combout ),
	.cout(\myDivider|subOut[9]~19 ));
// synopsys translate_off
defparam \myDivider|subOut[9]~18 .lut_mask = 16'h692B;
defparam \myDivider|subOut[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneii_lcell_comb \myDivider|out2~9 (
// Equation(s):
// \myDivider|out2~9_combout  = (\myDivider|ps.Process~regout  & ((\myDivider|Add2~0_combout  & ((\myDivider|subOut[9]~18_combout ))) # (!\myDivider|Add2~0_combout  & (\myDivider|out2 [8])))) # (!\myDivider|ps.Process~regout  & (\myDivider|out2 [8]))

	.dataa(\myDivider|out2 [8]),
	.datab(\myDivider|ps.Process~regout ),
	.datac(\myDivider|Add2~0_combout ),
	.datad(\myDivider|subOut[9]~18_combout ),
	.cin(gnd),
	.combout(\myDivider|out2~9_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|out2~9 .lut_mask = 16'hEA2A;
defparam \myDivider|out2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N9
cycloneii_lcell_ff \myDivider|out2[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|out2~9_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\myDivider|ps.Load~regout ),
	.sload(gnd),
	.ena(\myDivider|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out2 [9]));

// Location: LCCOMB_X14_Y9_N30
cycloneii_lcell_comb \myDivider|out2~10 (
// Equation(s):
// \myDivider|out2~10_combout  = (\myDivider|Add2~0_combout  & ((\myDivider|ps.Process~regout  & (\myDivider|subOut[10]~20_combout )) # (!\myDivider|ps.Process~regout  & ((\myDivider|out2 [9]))))) # (!\myDivider|Add2~0_combout  & (((\myDivider|out2 [9]))))

	.dataa(\myDivider|subOut[10]~20_combout ),
	.datab(\myDivider|out2 [9]),
	.datac(\myDivider|Add2~0_combout ),
	.datad(\myDivider|ps.Process~regout ),
	.cin(gnd),
	.combout(\myDivider|out2~10_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|out2~10 .lut_mask = 16'hACCC;
defparam \myDivider|out2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N31
cycloneii_lcell_ff \myDivider|out2[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|out2~10_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\myDivider|ps.Load~regout ),
	.sload(gnd),
	.ena(\myDivider|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out2 [10]));

// Location: LCCOMB_X13_Y9_N24
cycloneii_lcell_comb \myDivider|subOut[12]~24 (
// Equation(s):
// \myDivider|subOut[12]~24_combout  = ((\myDivider|out2 [11] $ (\myDivider|rA [12] $ (\myDivider|subOut[11]~23 )))) # (GND)
// \myDivider|subOut[12]~25  = CARRY((\myDivider|out2 [11] & ((!\myDivider|subOut[11]~23 ) # (!\myDivider|rA [12]))) # (!\myDivider|out2 [11] & (!\myDivider|rA [12] & !\myDivider|subOut[11]~23 )))

	.dataa(\myDivider|out2 [11]),
	.datab(\myDivider|rA [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|subOut[11]~23 ),
	.combout(\myDivider|subOut[12]~24_combout ),
	.cout(\myDivider|subOut[12]~25 ));
// synopsys translate_off
defparam \myDivider|subOut[12]~24 .lut_mask = 16'h962B;
defparam \myDivider|subOut[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneii_lcell_comb \myDivider|out2~12 (
// Equation(s):
// \myDivider|out2~12_combout  = (\myDivider|ps.Process~regout  & ((\myDivider|Add2~0_combout  & ((\myDivider|subOut[12]~24_combout ))) # (!\myDivider|Add2~0_combout  & (\myDivider|out2 [11])))) # (!\myDivider|ps.Process~regout  & (\myDivider|out2 [11]))

	.dataa(\myDivider|out2 [11]),
	.datab(\myDivider|ps.Process~regout ),
	.datac(\myDivider|Add2~0_combout ),
	.datad(\myDivider|subOut[12]~24_combout ),
	.cin(gnd),
	.combout(\myDivider|out2~12_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|out2~12 .lut_mask = 16'hEA2A;
defparam \myDivider|out2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N11
cycloneii_lcell_ff \myDivider|out2[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|out2~12_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\myDivider|ps.Load~regout ),
	.sload(gnd),
	.ena(\myDivider|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out2 [12]));

// Location: LCCOMB_X13_Y9_N26
cycloneii_lcell_comb \myDivider|subOut[13]~26 (
// Equation(s):
// \myDivider|subOut[13]~26_combout  = (\myDivider|rA [13] & ((\myDivider|out2 [12] & (!\myDivider|subOut[12]~25 )) # (!\myDivider|out2 [12] & ((\myDivider|subOut[12]~25 ) # (GND))))) # (!\myDivider|rA [13] & ((\myDivider|out2 [12] & 
// (\myDivider|subOut[12]~25  & VCC)) # (!\myDivider|out2 [12] & (!\myDivider|subOut[12]~25 ))))
// \myDivider|subOut[13]~27  = CARRY((\myDivider|rA [13] & ((!\myDivider|subOut[12]~25 ) # (!\myDivider|out2 [12]))) # (!\myDivider|rA [13] & (!\myDivider|out2 [12] & !\myDivider|subOut[12]~25 )))

	.dataa(\myDivider|rA [13]),
	.datab(\myDivider|out2 [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|subOut[12]~25 ),
	.combout(\myDivider|subOut[13]~26_combout ),
	.cout(\myDivider|subOut[13]~27 ));
// synopsys translate_off
defparam \myDivider|subOut[13]~26 .lut_mask = 16'h692B;
defparam \myDivider|subOut[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneii_lcell_comb \myDivider|out2~13 (
// Equation(s):
// \myDivider|out2~13_combout  = (\myDivider|ps.Process~regout  & ((\myDivider|Add2~0_combout  & ((\myDivider|subOut[13]~26_combout ))) # (!\myDivider|Add2~0_combout  & (\myDivider|out2 [12])))) # (!\myDivider|ps.Process~regout  & (\myDivider|out2 [12]))

	.dataa(\myDivider|out2 [12]),
	.datab(\myDivider|ps.Process~regout ),
	.datac(\myDivider|Add2~0_combout ),
	.datad(\myDivider|subOut[13]~26_combout ),
	.cin(gnd),
	.combout(\myDivider|out2~13_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|out2~13 .lut_mask = 16'hEA2A;
defparam \myDivider|out2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N29
cycloneii_lcell_ff \myDivider|out2[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|out2~13_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\myDivider|ps.Load~regout ),
	.sload(gnd),
	.ena(\myDivider|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out2 [13]));

// Location: LCCOMB_X13_Y9_N28
cycloneii_lcell_comb \myDivider|subOut[14]~28 (
// Equation(s):
// \myDivider|subOut[14]~28_combout  = ((\myDivider|rA [14] $ (\myDivider|out2 [13] $ (\myDivider|subOut[13]~27 )))) # (GND)
// \myDivider|subOut[14]~29  = CARRY((\myDivider|rA [14] & (\myDivider|out2 [13] & !\myDivider|subOut[13]~27 )) # (!\myDivider|rA [14] & ((\myDivider|out2 [13]) # (!\myDivider|subOut[13]~27 ))))

	.dataa(\myDivider|rA [14]),
	.datab(\myDivider|out2 [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myDivider|subOut[13]~27 ),
	.combout(\myDivider|subOut[14]~28_combout ),
	.cout(\myDivider|subOut[14]~29 ));
// synopsys translate_off
defparam \myDivider|subOut[14]~28 .lut_mask = 16'h964D;
defparam \myDivider|subOut[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneii_lcell_comb \myDivider|out2~14 (
// Equation(s):
// \myDivider|out2~14_combout  = (\myDivider|ps.Process~regout  & ((\myDivider|Add2~0_combout  & ((\myDivider|subOut[14]~28_combout ))) # (!\myDivider|Add2~0_combout  & (\myDivider|out2 [13])))) # (!\myDivider|ps.Process~regout  & (\myDivider|out2 [13]))

	.dataa(\myDivider|out2 [13]),
	.datab(\myDivider|ps.Process~regout ),
	.datac(\myDivider|Add2~0_combout ),
	.datad(\myDivider|subOut[14]~28_combout ),
	.cin(gnd),
	.combout(\myDivider|out2~14_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|out2~14 .lut_mask = 16'hEA2A;
defparam \myDivider|out2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N23
cycloneii_lcell_ff \myDivider|out2[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|out2~14_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\myDivider|ps.Load~regout ),
	.sload(gnd),
	.ena(\myDivider|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out2 [14]));

// Location: LCCOMB_X13_Y9_N30
cycloneii_lcell_comb \myDivider|Add2~0 (
// Equation(s):
// \myDivider|Add2~0_combout  = \myDivider|rA [15] $ (\myDivider|subOut[14]~29  $ (\myDivider|out2 [14]))

	.dataa(\myDivider|rA [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\myDivider|out2 [14]),
	.cin(\myDivider|subOut[14]~29 ),
	.combout(\myDivider|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Add2~0 .lut_mask = 16'hA55A;
defparam \myDivider|Add2~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneii_lcell_comb \myDivider|out2~2 (
// Equation(s):
// \myDivider|out2~2_combout  = (\myDivider|ps.Process~regout  & ((\myDivider|Add2~0_combout  & ((\myDivider|subOut[7]~14_combout ))) # (!\myDivider|Add2~0_combout  & (\myDivider|out2 [6])))) # (!\myDivider|ps.Process~regout  & (\myDivider|out2 [6]))

	.dataa(\myDivider|out2 [6]),
	.datab(\myDivider|ps.Process~regout ),
	.datac(\myDivider|Add2~0_combout ),
	.datad(\myDivider|subOut[7]~14_combout ),
	.cin(gnd),
	.combout(\myDivider|out2~2_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|out2~2 .lut_mask = 16'hEA2A;
defparam \myDivider|out2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N27
cycloneii_lcell_ff \myDivider|out2[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|out2~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\myDivider|ps.Load~regout ),
	.sload(gnd),
	.ena(\myDivider|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out2 [7]));

// Location: LCCOMB_X14_Y9_N16
cycloneii_lcell_comb \myDivider|out2~7 (
// Equation(s):
// \myDivider|out2~7_combout  = (\myDivider|Add2~0_combout  & ((\myDivider|ps.Process~regout  & ((\myDivider|subOut[2]~4_combout ))) # (!\myDivider|ps.Process~regout  & (\myDivider|out2 [1])))) # (!\myDivider|Add2~0_combout  & (\myDivider|out2 [1]))

	.dataa(\myDivider|out2 [1]),
	.datab(\myDivider|subOut[2]~4_combout ),
	.datac(\myDivider|Add2~0_combout ),
	.datad(\myDivider|ps.Process~regout ),
	.cin(gnd),
	.combout(\myDivider|out2~7_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|out2~7 .lut_mask = 16'hCAAA;
defparam \myDivider|out2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N17
cycloneii_lcell_ff \myDivider|out2[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|out2~7_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\myDivider|ps.Load~regout ),
	.sload(gnd),
	.ena(\myDivider|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out2 [2]));

// Location: LCCOMB_X14_Y9_N2
cycloneii_lcell_comb \myDivider|out2~8 (
// Equation(s):
// \myDivider|out2~8_combout  = (\myDivider|ps.Process~regout  & ((\myDivider|Add2~0_combout  & ((\myDivider|subOut[1]~2_combout ))) # (!\myDivider|Add2~0_combout  & (\myDivider|out2 [0])))) # (!\myDivider|ps.Process~regout  & (\myDivider|out2 [0]))

	.dataa(\myDivider|out2 [0]),
	.datab(\myDivider|ps.Process~regout ),
	.datac(\myDivider|Add2~0_combout ),
	.datad(\myDivider|subOut[1]~2_combout ),
	.cin(gnd),
	.combout(\myDivider|out2~8_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|out2~8 .lut_mask = 16'hEA2A;
defparam \myDivider|out2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N3
cycloneii_lcell_ff \myDivider|out2[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|out2~8_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\myDivider|ps.Load~regout ),
	.sload(gnd),
	.ena(\myDivider|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out2 [1]));

// Location: LCCOMB_X12_Y10_N14
cycloneii_lcell_comb \myDivider|Add4~0 (
// Equation(s):
// \myDivider|Add4~0_combout  = \myInputWrapper|B [15] $ (\myDivider|out2 [0])

	.dataa(vcc),
	.datab(\myInputWrapper|B [15]),
	.datac(vcc),
	.datad(\myDivider|out2 [0]),
	.cin(gnd),
	.combout(\myDivider|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|Add4~0 .lut_mask = 16'h33CC;
defparam \myDivider|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneii_lcell_comb \myOutputWrapper|R_reg[0]~16 (
// Equation(s):
// \myOutputWrapper|R_reg[0]~16_combout  = (\myInputWrapper|B [15] & (\myDivider|Add4~0_combout  $ (VCC))) # (!\myInputWrapper|B [15] & (\myDivider|Add4~0_combout  & VCC))
// \myOutputWrapper|R_reg[0]~17  = CARRY((\myInputWrapper|B [15] & \myDivider|Add4~0_combout ))

	.dataa(\myInputWrapper|B [15]),
	.datab(\myDivider|Add4~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\myOutputWrapper|R_reg[0]~16_combout ),
	.cout(\myOutputWrapper|R_reg[0]~17 ));
// synopsys translate_off
defparam \myOutputWrapper|R_reg[0]~16 .lut_mask = 16'h6688;
defparam \myOutputWrapper|R_reg[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cycloneii_lcell_comb \myOutputWrapper|R_reg[1]~18 (
// Equation(s):
// \myOutputWrapper|R_reg[1]~18_combout  = (\myOutputWrapper|R_reg[0]~17  & (\myInputWrapper|B [15] $ ((!\myDivider|out2 [1])))) # (!\myOutputWrapper|R_reg[0]~17  & ((\myInputWrapper|B [15] $ (\myDivider|out2 [1])) # (GND)))
// \myOutputWrapper|R_reg[1]~19  = CARRY((\myInputWrapper|B [15] $ (!\myDivider|out2 [1])) # (!\myOutputWrapper|R_reg[0]~17 ))

	.dataa(\myInputWrapper|B [15]),
	.datab(\myDivider|out2 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myOutputWrapper|R_reg[0]~17 ),
	.combout(\myOutputWrapper|R_reg[1]~18_combout ),
	.cout(\myOutputWrapper|R_reg[1]~19 ));
// synopsys translate_off
defparam \myOutputWrapper|R_reg[1]~18 .lut_mask = 16'h969F;
defparam \myOutputWrapper|R_reg[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
cycloneii_lcell_comb \myOutputWrapper|R_reg[3]~22 (
// Equation(s):
// \myOutputWrapper|R_reg[3]~22_combout  = (\myOutputWrapper|R_reg[2]~21  & (\myInputWrapper|B [15] $ ((!\myDivider|out2 [3])))) # (!\myOutputWrapper|R_reg[2]~21  & ((\myInputWrapper|B [15] $ (\myDivider|out2 [3])) # (GND)))
// \myOutputWrapper|R_reg[3]~23  = CARRY((\myInputWrapper|B [15] $ (!\myDivider|out2 [3])) # (!\myOutputWrapper|R_reg[2]~21 ))

	.dataa(\myInputWrapper|B [15]),
	.datab(\myDivider|out2 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myOutputWrapper|R_reg[2]~21 ),
	.combout(\myOutputWrapper|R_reg[3]~22_combout ),
	.cout(\myOutputWrapper|R_reg[3]~23 ));
// synopsys translate_off
defparam \myOutputWrapper|R_reg[3]~22 .lut_mask = 16'h969F;
defparam \myOutputWrapper|R_reg[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneii_lcell_comb \myOutputWrapper|R_reg[4]~24 (
// Equation(s):
// \myOutputWrapper|R_reg[4]~24_combout  = (\myOutputWrapper|R_reg[3]~23  & ((\myInputWrapper|B [15] $ (\myDivider|out2 [4])))) # (!\myOutputWrapper|R_reg[3]~23  & (\myInputWrapper|B [15] $ (\myDivider|out2 [4] $ (VCC))))
// \myOutputWrapper|R_reg[4]~25  = CARRY((!\myOutputWrapper|R_reg[3]~23  & (\myInputWrapper|B [15] $ (\myDivider|out2 [4]))))

	.dataa(\myInputWrapper|B [15]),
	.datab(\myDivider|out2 [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myOutputWrapper|R_reg[3]~23 ),
	.combout(\myOutputWrapper|R_reg[4]~24_combout ),
	.cout(\myOutputWrapper|R_reg[4]~25 ));
// synopsys translate_off
defparam \myOutputWrapper|R_reg[4]~24 .lut_mask = 16'h6906;
defparam \myOutputWrapper|R_reg[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneii_lcell_comb \myOutputWrapper|R_reg[5]~26 (
// Equation(s):
// \myOutputWrapper|R_reg[5]~26_combout  = (\myOutputWrapper|R_reg[4]~25  & (\myInputWrapper|B [15] $ ((!\myDivider|out2 [5])))) # (!\myOutputWrapper|R_reg[4]~25  & ((\myInputWrapper|B [15] $ (\myDivider|out2 [5])) # (GND)))
// \myOutputWrapper|R_reg[5]~27  = CARRY((\myInputWrapper|B [15] $ (!\myDivider|out2 [5])) # (!\myOutputWrapper|R_reg[4]~25 ))

	.dataa(\myInputWrapper|B [15]),
	.datab(\myDivider|out2 [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myOutputWrapper|R_reg[4]~25 ),
	.combout(\myOutputWrapper|R_reg[5]~26_combout ),
	.cout(\myOutputWrapper|R_reg[5]~27 ));
// synopsys translate_off
defparam \myOutputWrapper|R_reg[5]~26 .lut_mask = 16'h969F;
defparam \myOutputWrapper|R_reg[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneii_lcell_comb \myOutputWrapper|R_reg[6]~28 (
// Equation(s):
// \myOutputWrapper|R_reg[6]~28_combout  = (\myOutputWrapper|R_reg[5]~27  & ((\myInputWrapper|B [15] $ (\myDivider|out2 [6])))) # (!\myOutputWrapper|R_reg[5]~27  & (\myInputWrapper|B [15] $ (\myDivider|out2 [6] $ (VCC))))
// \myOutputWrapper|R_reg[6]~29  = CARRY((!\myOutputWrapper|R_reg[5]~27  & (\myInputWrapper|B [15] $ (\myDivider|out2 [6]))))

	.dataa(\myInputWrapper|B [15]),
	.datab(\myDivider|out2 [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myOutputWrapper|R_reg[5]~27 ),
	.combout(\myOutputWrapper|R_reg[6]~28_combout ),
	.cout(\myOutputWrapper|R_reg[6]~29 ));
// synopsys translate_off
defparam \myOutputWrapper|R_reg[6]~28 .lut_mask = 16'h6906;
defparam \myOutputWrapper|R_reg[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneii_lcell_comb \myOutputWrapper|R_reg[7]~30 (
// Equation(s):
// \myOutputWrapper|R_reg[7]~30_combout  = (\myOutputWrapper|R_reg[6]~29  & (\myInputWrapper|B [15] $ ((!\myDivider|out2 [7])))) # (!\myOutputWrapper|R_reg[6]~29  & ((\myInputWrapper|B [15] $ (\myDivider|out2 [7])) # (GND)))
// \myOutputWrapper|R_reg[7]~31  = CARRY((\myInputWrapper|B [15] $ (!\myDivider|out2 [7])) # (!\myOutputWrapper|R_reg[6]~29 ))

	.dataa(\myInputWrapper|B [15]),
	.datab(\myDivider|out2 [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myOutputWrapper|R_reg[6]~29 ),
	.combout(\myOutputWrapper|R_reg[7]~30_combout ),
	.cout(\myOutputWrapper|R_reg[7]~31 ));
// synopsys translate_off
defparam \myOutputWrapper|R_reg[7]~30 .lut_mask = 16'h969F;
defparam \myOutputWrapper|R_reg[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneii_lcell_comb \myOutputWrapper|R_reg[8]~32 (
// Equation(s):
// \myOutputWrapper|R_reg[8]~32_combout  = (\myOutputWrapper|R_reg[7]~31  & ((\myDivider|out2 [8] $ (\myInputWrapper|B [15])))) # (!\myOutputWrapper|R_reg[7]~31  & (\myDivider|out2 [8] $ (\myInputWrapper|B [15] $ (VCC))))
// \myOutputWrapper|R_reg[8]~33  = CARRY((!\myOutputWrapper|R_reg[7]~31  & (\myDivider|out2 [8] $ (\myInputWrapper|B [15]))))

	.dataa(\myDivider|out2 [8]),
	.datab(\myInputWrapper|B [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myOutputWrapper|R_reg[7]~31 ),
	.combout(\myOutputWrapper|R_reg[8]~32_combout ),
	.cout(\myOutputWrapper|R_reg[8]~33 ));
// synopsys translate_off
defparam \myOutputWrapper|R_reg[8]~32 .lut_mask = 16'h6906;
defparam \myOutputWrapper|R_reg[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y8_N17
cycloneii_lcell_ff \myOutputWrapper|R_reg[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|R_reg[8]~32_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|R_reg [8]));

// Location: LCFF_X13_Y8_N1
cycloneii_lcell_ff \myOutputWrapper|R_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|R_reg[0]~16_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|R_reg [0]));

// Location: LCFF_X12_Y8_N5
cycloneii_lcell_ff \myOutputWrapper|Q_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\myDivider|out1 [0]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|Q_reg [0]));

// Location: LCCOMB_X12_Y8_N4
cycloneii_lcell_comb \myOutputWrapper|eightBitOut[0]~0 (
// Equation(s):
// \myOutputWrapper|eightBitOut[0]~0_combout  = (\myOutputWrapper|counterOutput [0] & (((\myOutputWrapper|counterOutput [1])))) # (!\myOutputWrapper|counterOutput [0] & ((\myOutputWrapper|counterOutput [1] & (\myOutputWrapper|R_reg [0])) # 
// (!\myOutputWrapper|counterOutput [1] & ((\myOutputWrapper|Q_reg [0])))))

	.dataa(\myOutputWrapper|counterOutput [0]),
	.datab(\myOutputWrapper|R_reg [0]),
	.datac(\myOutputWrapper|Q_reg [0]),
	.datad(\myOutputWrapper|counterOutput [1]),
	.cin(gnd),
	.combout(\myOutputWrapper|eightBitOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|eightBitOut[0]~0 .lut_mask = 16'hEE50;
defparam \myOutputWrapper|eightBitOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N23
cycloneii_lcell_ff \myOutputWrapper|Q_reg[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\myDivider|out1 [8]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|Q_reg [8]));

// Location: LCCOMB_X12_Y8_N22
cycloneii_lcell_comb \myOutputWrapper|eightBitOut[0]~1 (
// Equation(s):
// \myOutputWrapper|eightBitOut[0]~1_combout  = (\myOutputWrapper|eightBitOut[0]~0_combout  & ((\myOutputWrapper|R_reg [8]) # ((!\myOutputWrapper|counterOutput [0])))) # (!\myOutputWrapper|eightBitOut[0]~0_combout  & (((\myOutputWrapper|Q_reg [8] & 
// \myOutputWrapper|counterOutput [0]))))

	.dataa(\myOutputWrapper|R_reg [8]),
	.datab(\myOutputWrapper|eightBitOut[0]~0_combout ),
	.datac(\myOutputWrapper|Q_reg [8]),
	.datad(\myOutputWrapper|counterOutput [0]),
	.cin(gnd),
	.combout(\myOutputWrapper|eightBitOut[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|eightBitOut[0]~1 .lut_mask = 16'hB8CC;
defparam \myOutputWrapper|eightBitOut[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N3
cycloneii_lcell_ff \myOutputWrapper|R_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|R_reg[1]~18_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|R_reg [1]));

// Location: LCCOMB_X9_Y8_N4
cycloneii_lcell_comb \myOutputWrapper|Q_reg[9]~feeder (
// Equation(s):
// \myOutputWrapper|Q_reg[9]~feeder_combout  = \myDivider|out1 [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\myDivider|out1 [9]),
	.cin(gnd),
	.combout(\myOutputWrapper|Q_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|Q_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \myOutputWrapper|Q_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N5
cycloneii_lcell_ff \myOutputWrapper|Q_reg[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|Q_reg[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|Q_reg [9]));

// Location: LCFF_X9_Y8_N23
cycloneii_lcell_ff \myOutputWrapper|Q_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\myDivider|out1 [1]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|Q_reg [1]));

// Location: LCCOMB_X9_Y8_N22
cycloneii_lcell_comb \myOutputWrapper|eightBitOut[1]~2 (
// Equation(s):
// \myOutputWrapper|eightBitOut[1]~2_combout  = (\myOutputWrapper|counterOutput [1] & (((\myOutputWrapper|counterOutput [0])))) # (!\myOutputWrapper|counterOutput [1] & ((\myOutputWrapper|counterOutput [0] & (\myOutputWrapper|Q_reg [9])) # 
// (!\myOutputWrapper|counterOutput [0] & ((\myOutputWrapper|Q_reg [1])))))

	.dataa(\myOutputWrapper|counterOutput [1]),
	.datab(\myOutputWrapper|Q_reg [9]),
	.datac(\myOutputWrapper|Q_reg [1]),
	.datad(\myOutputWrapper|counterOutput [0]),
	.cin(gnd),
	.combout(\myOutputWrapper|eightBitOut[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|eightBitOut[1]~2 .lut_mask = 16'hEE50;
defparam \myOutputWrapper|eightBitOut[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
cycloneii_lcell_comb \myOutputWrapper|R_reg[9]~34 (
// Equation(s):
// \myOutputWrapper|R_reg[9]~34_combout  = (\myOutputWrapper|R_reg[8]~33  & (\myDivider|out2 [9] $ ((!\myInputWrapper|B [15])))) # (!\myOutputWrapper|R_reg[8]~33  & ((\myDivider|out2 [9] $ (\myInputWrapper|B [15])) # (GND)))
// \myOutputWrapper|R_reg[9]~35  = CARRY((\myDivider|out2 [9] $ (!\myInputWrapper|B [15])) # (!\myOutputWrapper|R_reg[8]~33 ))

	.dataa(\myDivider|out2 [9]),
	.datab(\myInputWrapper|B [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myOutputWrapper|R_reg[8]~33 ),
	.combout(\myOutputWrapper|R_reg[9]~34_combout ),
	.cout(\myOutputWrapper|R_reg[9]~35 ));
// synopsys translate_off
defparam \myOutputWrapper|R_reg[9]~34 .lut_mask = 16'h969F;
defparam \myOutputWrapper|R_reg[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y8_N19
cycloneii_lcell_ff \myOutputWrapper|R_reg[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|R_reg[9]~34_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|R_reg [9]));

// Location: LCCOMB_X9_Y8_N0
cycloneii_lcell_comb \myOutputWrapper|eightBitOut[1]~3 (
// Equation(s):
// \myOutputWrapper|eightBitOut[1]~3_combout  = (\myOutputWrapper|eightBitOut[1]~2_combout  & (((\myOutputWrapper|R_reg [9]) # (!\myOutputWrapper|counterOutput [1])))) # (!\myOutputWrapper|eightBitOut[1]~2_combout  & (\myOutputWrapper|R_reg [1] & 
// ((\myOutputWrapper|counterOutput [1]))))

	.dataa(\myOutputWrapper|R_reg [1]),
	.datab(\myOutputWrapper|eightBitOut[1]~2_combout ),
	.datac(\myOutputWrapper|R_reg [9]),
	.datad(\myOutputWrapper|counterOutput [1]),
	.cin(gnd),
	.combout(\myOutputWrapper|eightBitOut[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|eightBitOut[1]~3 .lut_mask = 16'hE2CC;
defparam \myOutputWrapper|eightBitOut[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N13
cycloneii_lcell_ff \myOutputWrapper|Q_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\myDivider|out1 [2]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|Q_reg [2]));

// Location: LCCOMB_X12_Y8_N12
cycloneii_lcell_comb \myOutputWrapper|eightBitOut[2]~4 (
// Equation(s):
// \myOutputWrapper|eightBitOut[2]~4_combout  = (\myOutputWrapper|counterOutput [1] & ((\myOutputWrapper|R_reg [2]) # ((\myOutputWrapper|counterOutput [0])))) # (!\myOutputWrapper|counterOutput [1] & (((\myOutputWrapper|Q_reg [2] & 
// !\myOutputWrapper|counterOutput [0]))))

	.dataa(\myOutputWrapper|R_reg [2]),
	.datab(\myOutputWrapper|counterOutput [1]),
	.datac(\myOutputWrapper|Q_reg [2]),
	.datad(\myOutputWrapper|counterOutput [0]),
	.cin(gnd),
	.combout(\myOutputWrapper|eightBitOut[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|eightBitOut[2]~4 .lut_mask = 16'hCCB8;
defparam \myOutputWrapper|eightBitOut[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N11
cycloneii_lcell_ff \myOutputWrapper|Q_reg[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\myDivider|out1 [10]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|Q_reg [10]));

// Location: LCCOMB_X13_Y8_N20
cycloneii_lcell_comb \myOutputWrapper|R_reg[10]~36 (
// Equation(s):
// \myOutputWrapper|R_reg[10]~36_combout  = (\myOutputWrapper|R_reg[9]~35  & ((\myDivider|out2 [10] $ (\myInputWrapper|B [15])))) # (!\myOutputWrapper|R_reg[9]~35  & (\myDivider|out2 [10] $ (\myInputWrapper|B [15] $ (VCC))))
// \myOutputWrapper|R_reg[10]~37  = CARRY((!\myOutputWrapper|R_reg[9]~35  & (\myDivider|out2 [10] $ (\myInputWrapper|B [15]))))

	.dataa(\myDivider|out2 [10]),
	.datab(\myInputWrapper|B [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myOutputWrapper|R_reg[9]~35 ),
	.combout(\myOutputWrapper|R_reg[10]~36_combout ),
	.cout(\myOutputWrapper|R_reg[10]~37 ));
// synopsys translate_off
defparam \myOutputWrapper|R_reg[10]~36 .lut_mask = 16'h6906;
defparam \myOutputWrapper|R_reg[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y8_N21
cycloneii_lcell_ff \myOutputWrapper|R_reg[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|R_reg[10]~36_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|R_reg [10]));

// Location: LCCOMB_X12_Y8_N10
cycloneii_lcell_comb \myOutputWrapper|eightBitOut[2]~5 (
// Equation(s):
// \myOutputWrapper|eightBitOut[2]~5_combout  = (\myOutputWrapper|eightBitOut[2]~4_combout  & (((\myOutputWrapper|R_reg [10])) # (!\myOutputWrapper|counterOutput [0]))) # (!\myOutputWrapper|eightBitOut[2]~4_combout  & (\myOutputWrapper|counterOutput [0] & 
// (\myOutputWrapper|Q_reg [10])))

	.dataa(\myOutputWrapper|eightBitOut[2]~4_combout ),
	.datab(\myOutputWrapper|counterOutput [0]),
	.datac(\myOutputWrapper|Q_reg [10]),
	.datad(\myOutputWrapper|R_reg [10]),
	.cin(gnd),
	.combout(\myOutputWrapper|eightBitOut[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|eightBitOut[2]~5 .lut_mask = 16'hEA62;
defparam \myOutputWrapper|eightBitOut[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N18
cycloneii_lcell_comb \myOutputWrapper|Q_reg[11]~feeder (
// Equation(s):
// \myOutputWrapper|Q_reg[11]~feeder_combout  = \myDivider|out1 [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\myDivider|out1 [11]),
	.cin(gnd),
	.combout(\myOutputWrapper|Q_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|Q_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \myOutputWrapper|Q_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N19
cycloneii_lcell_ff \myOutputWrapper|Q_reg[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|Q_reg[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|Q_reg [11]));

// Location: LCFF_X9_Y8_N25
cycloneii_lcell_ff \myOutputWrapper|Q_reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\myDivider|out1 [3]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|Q_reg [3]));

// Location: LCCOMB_X9_Y8_N24
cycloneii_lcell_comb \myOutputWrapper|eightBitOut[3]~6 (
// Equation(s):
// \myOutputWrapper|eightBitOut[3]~6_combout  = (\myOutputWrapper|counterOutput [1] & (((\myOutputWrapper|counterOutput [0])))) # (!\myOutputWrapper|counterOutput [1] & ((\myOutputWrapper|counterOutput [0] & (\myOutputWrapper|Q_reg [11])) # 
// (!\myOutputWrapper|counterOutput [0] & ((\myOutputWrapper|Q_reg [3])))))

	.dataa(\myOutputWrapper|counterOutput [1]),
	.datab(\myOutputWrapper|Q_reg [11]),
	.datac(\myOutputWrapper|Q_reg [3]),
	.datad(\myOutputWrapper|counterOutput [0]),
	.cin(gnd),
	.combout(\myOutputWrapper|eightBitOut[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|eightBitOut[3]~6 .lut_mask = 16'hEE50;
defparam \myOutputWrapper|eightBitOut[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneii_lcell_comb \myOutputWrapper|R_reg[11]~38 (
// Equation(s):
// \myOutputWrapper|R_reg[11]~38_combout  = (\myOutputWrapper|R_reg[10]~37  & (\myDivider|out2 [11] $ ((!\myInputWrapper|B [15])))) # (!\myOutputWrapper|R_reg[10]~37  & ((\myDivider|out2 [11] $ (\myInputWrapper|B [15])) # (GND)))
// \myOutputWrapper|R_reg[11]~39  = CARRY((\myDivider|out2 [11] $ (!\myInputWrapper|B [15])) # (!\myOutputWrapper|R_reg[10]~37 ))

	.dataa(\myDivider|out2 [11]),
	.datab(\myInputWrapper|B [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myOutputWrapper|R_reg[10]~37 ),
	.combout(\myOutputWrapper|R_reg[11]~38_combout ),
	.cout(\myOutputWrapper|R_reg[11]~39 ));
// synopsys translate_off
defparam \myOutputWrapper|R_reg[11]~38 .lut_mask = 16'h969F;
defparam \myOutputWrapper|R_reg[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y8_N23
cycloneii_lcell_ff \myOutputWrapper|R_reg[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|R_reg[11]~38_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|R_reg [11]));

// Location: LCFF_X13_Y8_N7
cycloneii_lcell_ff \myOutputWrapper|R_reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|R_reg[3]~22_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|R_reg [3]));

// Location: LCCOMB_X9_Y8_N6
cycloneii_lcell_comb \myOutputWrapper|eightBitOut[3]~7 (
// Equation(s):
// \myOutputWrapper|eightBitOut[3]~7_combout  = (\myOutputWrapper|eightBitOut[3]~6_combout  & ((\myOutputWrapper|R_reg [11]) # ((!\myOutputWrapper|counterOutput [1])))) # (!\myOutputWrapper|eightBitOut[3]~6_combout  & (((\myOutputWrapper|R_reg [3] & 
// \myOutputWrapper|counterOutput [1]))))

	.dataa(\myOutputWrapper|eightBitOut[3]~6_combout ),
	.datab(\myOutputWrapper|R_reg [11]),
	.datac(\myOutputWrapper|R_reg [3]),
	.datad(\myOutputWrapper|counterOutput [1]),
	.cin(gnd),
	.combout(\myOutputWrapper|eightBitOut[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|eightBitOut[3]~7 .lut_mask = 16'hD8AA;
defparam \myOutputWrapper|eightBitOut[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N9
cycloneii_lcell_ff \myOutputWrapper|R_reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|R_reg[4]~24_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|R_reg [4]));

// Location: LCFF_X9_Y8_N27
cycloneii_lcell_ff \myOutputWrapper|Q_reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\myDivider|out1 [4]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|Q_reg [4]));

// Location: LCCOMB_X9_Y8_N26
cycloneii_lcell_comb \myOutputWrapper|eightBitOut[4]~8 (
// Equation(s):
// \myOutputWrapper|eightBitOut[4]~8_combout  = (\myOutputWrapper|counterOutput [0] & (((\myOutputWrapper|counterOutput [1])))) # (!\myOutputWrapper|counterOutput [0] & ((\myOutputWrapper|counterOutput [1] & (\myOutputWrapper|R_reg [4])) # 
// (!\myOutputWrapper|counterOutput [1] & ((\myOutputWrapper|Q_reg [4])))))

	.dataa(\myOutputWrapper|counterOutput [0]),
	.datab(\myOutputWrapper|R_reg [4]),
	.datac(\myOutputWrapper|Q_reg [4]),
	.datad(\myOutputWrapper|counterOutput [1]),
	.cin(gnd),
	.combout(\myOutputWrapper|eightBitOut[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|eightBitOut[4]~8 .lut_mask = 16'hEE50;
defparam \myOutputWrapper|eightBitOut[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N17
cycloneii_lcell_ff \myOutputWrapper|Q_reg[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\myDivider|out1 [12]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|Q_reg [12]));

// Location: LCCOMB_X13_Y8_N24
cycloneii_lcell_comb \myOutputWrapper|R_reg[12]~40 (
// Equation(s):
// \myOutputWrapper|R_reg[12]~40_combout  = (\myOutputWrapper|R_reg[11]~39  & ((\myDivider|out2 [12] $ (\myInputWrapper|B [15])))) # (!\myOutputWrapper|R_reg[11]~39  & (\myDivider|out2 [12] $ (\myInputWrapper|B [15] $ (VCC))))
// \myOutputWrapper|R_reg[12]~41  = CARRY((!\myOutputWrapper|R_reg[11]~39  & (\myDivider|out2 [12] $ (\myInputWrapper|B [15]))))

	.dataa(\myDivider|out2 [12]),
	.datab(\myInputWrapper|B [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myOutputWrapper|R_reg[11]~39 ),
	.combout(\myOutputWrapper|R_reg[12]~40_combout ),
	.cout(\myOutputWrapper|R_reg[12]~41 ));
// synopsys translate_off
defparam \myOutputWrapper|R_reg[12]~40 .lut_mask = 16'h6906;
defparam \myOutputWrapper|R_reg[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y8_N25
cycloneii_lcell_ff \myOutputWrapper|R_reg[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|R_reg[12]~40_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|R_reg [12]));

// Location: LCCOMB_X9_Y8_N16
cycloneii_lcell_comb \myOutputWrapper|eightBitOut[4]~9 (
// Equation(s):
// \myOutputWrapper|eightBitOut[4]~9_combout  = (\myOutputWrapper|counterOutput [0] & ((\myOutputWrapper|eightBitOut[4]~8_combout  & ((\myOutputWrapper|R_reg [12]))) # (!\myOutputWrapper|eightBitOut[4]~8_combout  & (\myOutputWrapper|Q_reg [12])))) # 
// (!\myOutputWrapper|counterOutput [0] & (\myOutputWrapper|eightBitOut[4]~8_combout ))

	.dataa(\myOutputWrapper|counterOutput [0]),
	.datab(\myOutputWrapper|eightBitOut[4]~8_combout ),
	.datac(\myOutputWrapper|Q_reg [12]),
	.datad(\myOutputWrapper|R_reg [12]),
	.cin(gnd),
	.combout(\myOutputWrapper|eightBitOut[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|eightBitOut[4]~9 .lut_mask = 16'hEC64;
defparam \myOutputWrapper|eightBitOut[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N21
cycloneii_lcell_ff \myOutputWrapper|Q_reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\myDivider|out1 [5]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|Q_reg [5]));

// Location: LCCOMB_X12_Y8_N20
cycloneii_lcell_comb \myOutputWrapper|eightBitOut[5]~10 (
// Equation(s):
// \myOutputWrapper|eightBitOut[5]~10_combout  = (\myOutputWrapper|counterOutput [1] & (((\myOutputWrapper|counterOutput [0])))) # (!\myOutputWrapper|counterOutput [1] & ((\myOutputWrapper|counterOutput [0] & (\myOutputWrapper|Q_reg [13])) # 
// (!\myOutputWrapper|counterOutput [0] & ((\myOutputWrapper|Q_reg [5])))))

	.dataa(\myOutputWrapper|Q_reg [13]),
	.datab(\myOutputWrapper|counterOutput [1]),
	.datac(\myOutputWrapper|Q_reg [5]),
	.datad(\myOutputWrapper|counterOutput [0]),
	.cin(gnd),
	.combout(\myOutputWrapper|eightBitOut[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|eightBitOut[5]~10 .lut_mask = 16'hEE30;
defparam \myOutputWrapper|eightBitOut[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N11
cycloneii_lcell_ff \myOutputWrapper|R_reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|R_reg[5]~26_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|R_reg [5]));

// Location: LCCOMB_X13_Y8_N26
cycloneii_lcell_comb \myOutputWrapper|R_reg[13]~42 (
// Equation(s):
// \myOutputWrapper|R_reg[13]~42_combout  = (\myOutputWrapper|R_reg[12]~41  & (\myDivider|out2 [13] $ ((!\myInputWrapper|B [15])))) # (!\myOutputWrapper|R_reg[12]~41  & ((\myDivider|out2 [13] $ (\myInputWrapper|B [15])) # (GND)))
// \myOutputWrapper|R_reg[13]~43  = CARRY((\myDivider|out2 [13] $ (!\myInputWrapper|B [15])) # (!\myOutputWrapper|R_reg[12]~41 ))

	.dataa(\myDivider|out2 [13]),
	.datab(\myInputWrapper|B [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myOutputWrapper|R_reg[12]~41 ),
	.combout(\myOutputWrapper|R_reg[13]~42_combout ),
	.cout(\myOutputWrapper|R_reg[13]~43 ));
// synopsys translate_off
defparam \myOutputWrapper|R_reg[13]~42 .lut_mask = 16'h969F;
defparam \myOutputWrapper|R_reg[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y8_N27
cycloneii_lcell_ff \myOutputWrapper|R_reg[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|R_reg[13]~42_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|R_reg [13]));

// Location: LCCOMB_X12_Y8_N26
cycloneii_lcell_comb \myOutputWrapper|eightBitOut[5]~11 (
// Equation(s):
// \myOutputWrapper|eightBitOut[5]~11_combout  = (\myOutputWrapper|eightBitOut[5]~10_combout  & (((\myOutputWrapper|R_reg [13]) # (!\myOutputWrapper|counterOutput [1])))) # (!\myOutputWrapper|eightBitOut[5]~10_combout  & (\myOutputWrapper|R_reg [5] & 
// ((\myOutputWrapper|counterOutput [1]))))

	.dataa(\myOutputWrapper|eightBitOut[5]~10_combout ),
	.datab(\myOutputWrapper|R_reg [5]),
	.datac(\myOutputWrapper|R_reg [13]),
	.datad(\myOutputWrapper|counterOutput [1]),
	.cin(gnd),
	.combout(\myOutputWrapper|eightBitOut[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|eightBitOut[5]~11 .lut_mask = 16'hE4AA;
defparam \myOutputWrapper|eightBitOut[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N13
cycloneii_lcell_ff \myOutputWrapper|R_reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|R_reg[6]~28_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|R_reg [6]));

// Location: LCFF_X9_Y8_N3
cycloneii_lcell_ff \myOutputWrapper|Q_reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\myDivider|out1 [6]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|Q_reg [6]));

// Location: LCCOMB_X9_Y8_N2
cycloneii_lcell_comb \myOutputWrapper|eightBitOut[6]~12 (
// Equation(s):
// \myOutputWrapper|eightBitOut[6]~12_combout  = (\myOutputWrapper|counterOutput [0] & (((\myOutputWrapper|counterOutput [1])))) # (!\myOutputWrapper|counterOutput [0] & ((\myOutputWrapper|counterOutput [1] & (\myOutputWrapper|R_reg [6])) # 
// (!\myOutputWrapper|counterOutput [1] & ((\myOutputWrapper|Q_reg [6])))))

	.dataa(\myOutputWrapper|counterOutput [0]),
	.datab(\myOutputWrapper|R_reg [6]),
	.datac(\myOutputWrapper|Q_reg [6]),
	.datad(\myOutputWrapper|counterOutput [1]),
	.cin(gnd),
	.combout(\myOutputWrapper|eightBitOut[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|eightBitOut[6]~12 .lut_mask = 16'hEE50;
defparam \myOutputWrapper|eightBitOut[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N9
cycloneii_lcell_ff \myOutputWrapper|Q_reg[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\myDivider|out1 [14]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|Q_reg [14]));

// Location: LCCOMB_X13_Y8_N28
cycloneii_lcell_comb \myOutputWrapper|R_reg[14]~44 (
// Equation(s):
// \myOutputWrapper|R_reg[14]~44_combout  = (\myOutputWrapper|R_reg[13]~43  & ((\myDivider|out2 [14] $ (\myInputWrapper|B [15])))) # (!\myOutputWrapper|R_reg[13]~43  & (\myDivider|out2 [14] $ (\myInputWrapper|B [15] $ (VCC))))
// \myOutputWrapper|R_reg[14]~45  = CARRY((!\myOutputWrapper|R_reg[13]~43  & (\myDivider|out2 [14] $ (\myInputWrapper|B [15]))))

	.dataa(\myDivider|out2 [14]),
	.datab(\myInputWrapper|B [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\myOutputWrapper|R_reg[13]~43 ),
	.combout(\myOutputWrapper|R_reg[14]~44_combout ),
	.cout(\myOutputWrapper|R_reg[14]~45 ));
// synopsys translate_off
defparam \myOutputWrapper|R_reg[14]~44 .lut_mask = 16'h6906;
defparam \myOutputWrapper|R_reg[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y8_N29
cycloneii_lcell_ff \myOutputWrapper|R_reg[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|R_reg[14]~44_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|R_reg [14]));

// Location: LCCOMB_X9_Y8_N8
cycloneii_lcell_comb \myOutputWrapper|eightBitOut[6]~13 (
// Equation(s):
// \myOutputWrapper|eightBitOut[6]~13_combout  = (\myOutputWrapper|counterOutput [0] & ((\myOutputWrapper|eightBitOut[6]~12_combout  & ((\myOutputWrapper|R_reg [14]))) # (!\myOutputWrapper|eightBitOut[6]~12_combout  & (\myOutputWrapper|Q_reg [14])))) # 
// (!\myOutputWrapper|counterOutput [0] & (\myOutputWrapper|eightBitOut[6]~12_combout ))

	.dataa(\myOutputWrapper|counterOutput [0]),
	.datab(\myOutputWrapper|eightBitOut[6]~12_combout ),
	.datac(\myOutputWrapper|Q_reg [14]),
	.datad(\myOutputWrapper|R_reg [14]),
	.cin(gnd),
	.combout(\myOutputWrapper|eightBitOut[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|eightBitOut[6]~13 .lut_mask = 16'hEC64;
defparam \myOutputWrapper|eightBitOut[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cycloneii_lcell_comb \myDivider|out2~15 (
// Equation(s):
// \myDivider|out2~15_combout  = (\myDivider|out2 [14] & ((!\myDivider|Add2~0_combout ) # (!\myDivider|ps.Process~regout )))

	.dataa(vcc),
	.datab(\myDivider|ps.Process~regout ),
	.datac(\myDivider|Add2~0_combout ),
	.datad(\myDivider|out2 [14]),
	.cin(gnd),
	.combout(\myDivider|out2~15_combout ),
	.cout());
// synopsys translate_off
defparam \myDivider|out2~15 .lut_mask = 16'h3F00;
defparam \myDivider|out2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N21
cycloneii_lcell_ff \myDivider|out2[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myDivider|out2~15_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\myDivider|ps.Load~regout ),
	.sload(gnd),
	.ena(\myDivider|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myDivider|out2 [15]));

// Location: LCCOMB_X13_Y8_N30
cycloneii_lcell_comb \myOutputWrapper|R_reg[15]~46 (
// Equation(s):
// \myOutputWrapper|R_reg[15]~46_combout  = \myInputWrapper|B [15] $ (\myOutputWrapper|R_reg[14]~45  $ (\myDivider|out2 [15]))

	.dataa(vcc),
	.datab(\myInputWrapper|B [15]),
	.datac(vcc),
	.datad(\myDivider|out2 [15]),
	.cin(\myOutputWrapper|R_reg[14]~45 ),
	.combout(\myOutputWrapper|R_reg[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|R_reg[15]~46 .lut_mask = 16'hC33C;
defparam \myOutputWrapper|R_reg[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y8_N31
cycloneii_lcell_ff \myOutputWrapper|R_reg[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|R_reg[15]~46_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|R_reg [15]));

// Location: LCCOMB_X9_Y8_N28
cycloneii_lcell_comb \myOutputWrapper|Q_reg[15]~feeder (
// Equation(s):
// \myOutputWrapper|Q_reg[15]~feeder_combout  = \myDivider|out1 [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\myDivider|out1 [15]),
	.cin(gnd),
	.combout(\myOutputWrapper|Q_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|Q_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \myOutputWrapper|Q_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N29
cycloneii_lcell_ff \myOutputWrapper|Q_reg[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|Q_reg[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|Q_reg [15]));

// Location: LCFF_X9_Y8_N31
cycloneii_lcell_ff \myOutputWrapper|Q_reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\myDivider|out1 [7]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|Q_reg [7]));

// Location: LCCOMB_X9_Y8_N30
cycloneii_lcell_comb \myOutputWrapper|eightBitOut[7]~14 (
// Equation(s):
// \myOutputWrapper|eightBitOut[7]~14_combout  = (\myOutputWrapper|counterOutput [1] & (((\myOutputWrapper|counterOutput [0])))) # (!\myOutputWrapper|counterOutput [1] & ((\myOutputWrapper|counterOutput [0] & (\myOutputWrapper|Q_reg [15])) # 
// (!\myOutputWrapper|counterOutput [0] & ((\myOutputWrapper|Q_reg [7])))))

	.dataa(\myOutputWrapper|counterOutput [1]),
	.datab(\myOutputWrapper|Q_reg [15]),
	.datac(\myOutputWrapper|Q_reg [7]),
	.datad(\myOutputWrapper|counterOutput [0]),
	.cin(gnd),
	.combout(\myOutputWrapper|eightBitOut[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|eightBitOut[7]~14 .lut_mask = 16'hEE50;
defparam \myOutputWrapper|eightBitOut[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N15
cycloneii_lcell_ff \myOutputWrapper|R_reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\myOutputWrapper|R_reg[7]~30_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myOutputWrapper|ps.Loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myOutputWrapper|R_reg [7]));

// Location: LCCOMB_X9_Y8_N20
cycloneii_lcell_comb \myOutputWrapper|eightBitOut[7]~15 (
// Equation(s):
// \myOutputWrapper|eightBitOut[7]~15_combout  = (\myOutputWrapper|eightBitOut[7]~14_combout  & ((\myOutputWrapper|R_reg [15]) # ((!\myOutputWrapper|counterOutput [1])))) # (!\myOutputWrapper|eightBitOut[7]~14_combout  & (((\myOutputWrapper|R_reg [7] & 
// \myOutputWrapper|counterOutput [1]))))

	.dataa(\myOutputWrapper|R_reg [15]),
	.datab(\myOutputWrapper|eightBitOut[7]~14_combout ),
	.datac(\myOutputWrapper|R_reg [7]),
	.datad(\myOutputWrapper|counterOutput [1]),
	.cin(gnd),
	.combout(\myOutputWrapper|eightBitOut[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \myOutputWrapper|eightBitOut[7]~15 .lut_mask = 16'hB8CC;
defparam \myOutputWrapper|eightBitOut[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyToAccept~I (
	.datain(\myInputWrapper|ps.ReceivingData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyToAccept));
// synopsys translate_off
defparam \readyToAccept~I .input_async_reset = "none";
defparam \readyToAccept~I .input_power_up = "low";
defparam \readyToAccept~I .input_register_mode = "none";
defparam \readyToAccept~I .input_sync_reset = "none";
defparam \readyToAccept~I .oe_async_reset = "none";
defparam \readyToAccept~I .oe_power_up = "low";
defparam \readyToAccept~I .oe_register_mode = "none";
defparam \readyToAccept~I .oe_sync_reset = "none";
defparam \readyToAccept~I .operation_mode = "output";
defparam \readyToAccept~I .output_async_reset = "none";
defparam \readyToAccept~I .output_power_up = "low";
defparam \readyToAccept~I .output_register_mode = "none";
defparam \readyToAccept~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutBuffFull~I (
	.datain(\myOutputWrapper|ps.ReceivingData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutBuffFull));
// synopsys translate_off
defparam \OutBuffFull~I .input_async_reset = "none";
defparam \OutBuffFull~I .input_power_up = "low";
defparam \OutBuffFull~I .input_register_mode = "none";
defparam \OutBuffFull~I .input_sync_reset = "none";
defparam \OutBuffFull~I .oe_async_reset = "none";
defparam \OutBuffFull~I .oe_power_up = "low";
defparam \OutBuffFull~I .oe_register_mode = "none";
defparam \OutBuffFull~I .oe_sync_reset = "none";
defparam \OutBuffFull~I .operation_mode = "output";
defparam \OutBuffFull~I .output_async_reset = "none";
defparam \OutBuffFull~I .output_power_up = "low";
defparam \OutBuffFull~I .output_register_mode = "none";
defparam \OutBuffFull~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \error~I (
	.datain(\myDivider|err~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(error));
// synopsys translate_off
defparam \error~I .input_async_reset = "none";
defparam \error~I .input_power_up = "low";
defparam \error~I .input_register_mode = "none";
defparam \error~I .input_sync_reset = "none";
defparam \error~I .oe_async_reset = "none";
defparam \error~I .oe_power_up = "low";
defparam \error~I .oe_register_mode = "none";
defparam \error~I .oe_sync_reset = "none";
defparam \error~I .operation_mode = "output";
defparam \error~I .output_async_reset = "none";
defparam \error~I .output_power_up = "low";
defparam \error~I .output_register_mode = "none";
defparam \error~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \eightBitOut[0]~I (
	.datain(\myOutputWrapper|eightBitOut[0]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eightBitOut[0]));
// synopsys translate_off
defparam \eightBitOut[0]~I .input_async_reset = "none";
defparam \eightBitOut[0]~I .input_power_up = "low";
defparam \eightBitOut[0]~I .input_register_mode = "none";
defparam \eightBitOut[0]~I .input_sync_reset = "none";
defparam \eightBitOut[0]~I .oe_async_reset = "none";
defparam \eightBitOut[0]~I .oe_power_up = "low";
defparam \eightBitOut[0]~I .oe_register_mode = "none";
defparam \eightBitOut[0]~I .oe_sync_reset = "none";
defparam \eightBitOut[0]~I .operation_mode = "output";
defparam \eightBitOut[0]~I .output_async_reset = "none";
defparam \eightBitOut[0]~I .output_power_up = "low";
defparam \eightBitOut[0]~I .output_register_mode = "none";
defparam \eightBitOut[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \eightBitOut[1]~I (
	.datain(\myOutputWrapper|eightBitOut[1]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eightBitOut[1]));
// synopsys translate_off
defparam \eightBitOut[1]~I .input_async_reset = "none";
defparam \eightBitOut[1]~I .input_power_up = "low";
defparam \eightBitOut[1]~I .input_register_mode = "none";
defparam \eightBitOut[1]~I .input_sync_reset = "none";
defparam \eightBitOut[1]~I .oe_async_reset = "none";
defparam \eightBitOut[1]~I .oe_power_up = "low";
defparam \eightBitOut[1]~I .oe_register_mode = "none";
defparam \eightBitOut[1]~I .oe_sync_reset = "none";
defparam \eightBitOut[1]~I .operation_mode = "output";
defparam \eightBitOut[1]~I .output_async_reset = "none";
defparam \eightBitOut[1]~I .output_power_up = "low";
defparam \eightBitOut[1]~I .output_register_mode = "none";
defparam \eightBitOut[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \eightBitOut[2]~I (
	.datain(\myOutputWrapper|eightBitOut[2]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eightBitOut[2]));
// synopsys translate_off
defparam \eightBitOut[2]~I .input_async_reset = "none";
defparam \eightBitOut[2]~I .input_power_up = "low";
defparam \eightBitOut[2]~I .input_register_mode = "none";
defparam \eightBitOut[2]~I .input_sync_reset = "none";
defparam \eightBitOut[2]~I .oe_async_reset = "none";
defparam \eightBitOut[2]~I .oe_power_up = "low";
defparam \eightBitOut[2]~I .oe_register_mode = "none";
defparam \eightBitOut[2]~I .oe_sync_reset = "none";
defparam \eightBitOut[2]~I .operation_mode = "output";
defparam \eightBitOut[2]~I .output_async_reset = "none";
defparam \eightBitOut[2]~I .output_power_up = "low";
defparam \eightBitOut[2]~I .output_register_mode = "none";
defparam \eightBitOut[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \eightBitOut[3]~I (
	.datain(\myOutputWrapper|eightBitOut[3]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eightBitOut[3]));
// synopsys translate_off
defparam \eightBitOut[3]~I .input_async_reset = "none";
defparam \eightBitOut[3]~I .input_power_up = "low";
defparam \eightBitOut[3]~I .input_register_mode = "none";
defparam \eightBitOut[3]~I .input_sync_reset = "none";
defparam \eightBitOut[3]~I .oe_async_reset = "none";
defparam \eightBitOut[3]~I .oe_power_up = "low";
defparam \eightBitOut[3]~I .oe_register_mode = "none";
defparam \eightBitOut[3]~I .oe_sync_reset = "none";
defparam \eightBitOut[3]~I .operation_mode = "output";
defparam \eightBitOut[3]~I .output_async_reset = "none";
defparam \eightBitOut[3]~I .output_power_up = "low";
defparam \eightBitOut[3]~I .output_register_mode = "none";
defparam \eightBitOut[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \eightBitOut[4]~I (
	.datain(\myOutputWrapper|eightBitOut[4]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eightBitOut[4]));
// synopsys translate_off
defparam \eightBitOut[4]~I .input_async_reset = "none";
defparam \eightBitOut[4]~I .input_power_up = "low";
defparam \eightBitOut[4]~I .input_register_mode = "none";
defparam \eightBitOut[4]~I .input_sync_reset = "none";
defparam \eightBitOut[4]~I .oe_async_reset = "none";
defparam \eightBitOut[4]~I .oe_power_up = "low";
defparam \eightBitOut[4]~I .oe_register_mode = "none";
defparam \eightBitOut[4]~I .oe_sync_reset = "none";
defparam \eightBitOut[4]~I .operation_mode = "output";
defparam \eightBitOut[4]~I .output_async_reset = "none";
defparam \eightBitOut[4]~I .output_power_up = "low";
defparam \eightBitOut[4]~I .output_register_mode = "none";
defparam \eightBitOut[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \eightBitOut[5]~I (
	.datain(\myOutputWrapper|eightBitOut[5]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eightBitOut[5]));
// synopsys translate_off
defparam \eightBitOut[5]~I .input_async_reset = "none";
defparam \eightBitOut[5]~I .input_power_up = "low";
defparam \eightBitOut[5]~I .input_register_mode = "none";
defparam \eightBitOut[5]~I .input_sync_reset = "none";
defparam \eightBitOut[5]~I .oe_async_reset = "none";
defparam \eightBitOut[5]~I .oe_power_up = "low";
defparam \eightBitOut[5]~I .oe_register_mode = "none";
defparam \eightBitOut[5]~I .oe_sync_reset = "none";
defparam \eightBitOut[5]~I .operation_mode = "output";
defparam \eightBitOut[5]~I .output_async_reset = "none";
defparam \eightBitOut[5]~I .output_power_up = "low";
defparam \eightBitOut[5]~I .output_register_mode = "none";
defparam \eightBitOut[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \eightBitOut[6]~I (
	.datain(\myOutputWrapper|eightBitOut[6]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eightBitOut[6]));
// synopsys translate_off
defparam \eightBitOut[6]~I .input_async_reset = "none";
defparam \eightBitOut[6]~I .input_power_up = "low";
defparam \eightBitOut[6]~I .input_register_mode = "none";
defparam \eightBitOut[6]~I .input_sync_reset = "none";
defparam \eightBitOut[6]~I .oe_async_reset = "none";
defparam \eightBitOut[6]~I .oe_power_up = "low";
defparam \eightBitOut[6]~I .oe_register_mode = "none";
defparam \eightBitOut[6]~I .oe_sync_reset = "none";
defparam \eightBitOut[6]~I .operation_mode = "output";
defparam \eightBitOut[6]~I .output_async_reset = "none";
defparam \eightBitOut[6]~I .output_power_up = "low";
defparam \eightBitOut[6]~I .output_register_mode = "none";
defparam \eightBitOut[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \eightBitOut[7]~I (
	.datain(\myOutputWrapper|eightBitOut[7]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eightBitOut[7]));
// synopsys translate_off
defparam \eightBitOut[7]~I .input_async_reset = "none";
defparam \eightBitOut[7]~I .input_power_up = "low";
defparam \eightBitOut[7]~I .input_register_mode = "none";
defparam \eightBitOut[7]~I .input_sync_reset = "none";
defparam \eightBitOut[7]~I .oe_async_reset = "none";
defparam \eightBitOut[7]~I .oe_power_up = "low";
defparam \eightBitOut[7]~I .oe_register_mode = "none";
defparam \eightBitOut[7]~I .oe_sync_reset = "none";
defparam \eightBitOut[7]~I .operation_mode = "output";
defparam \eightBitOut[7]~I .output_async_reset = "none";
defparam \eightBitOut[7]~I .output_power_up = "low";
defparam \eightBitOut[7]~I .output_register_mode = "none";
defparam \eightBitOut[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
