---
layout: default
---

# Presentations

## Vivado 

| Title | PDF Link |
| --- | ---- |
| Class Introduction | [![alt text](images/pdf.png)](slides\01_Class_intro.pdf) |
| Series Architecture Overview | [![alt text](images/pdf.png)](slides\11_7-Series Architecture Overview.pdf) |
| Vivado Design Flow | [![alt text](images/pdf.png)](slides\12_Vivado Design Flow.pdf) |
| Lab 1 Introduction  | [![alt text](images/pdf.png)](slides\12a_Lab1 Intro.pdf) |
| Synthesis | [![alt text](images/pdf.png)](slides\13_Synthesis.pdf) |
| Lab 2 Introduction | [![alt text](images/pdf.png)](slides\13a_Lab2 Intro.pdf) |
| Implementation and STA| [![alt text](images/pdf.png)](slides\14_Implementation and STA.pdf) |
| Lab 3 Introduction | [![alt text](images/pdf.png)](slides\14a_Lab3 Intro.pdf) |
| IP Integrator and IP Catalog | [![alt text](images/pdf.png)](slides\15_IP Integrator and IP Catalog.pdf) |
| Lab 4 Introduction | [![alt text](images/pdf.png)](slides\15a_Lab4 Intro.pdf)|
| Xilinx Design Constraints | [![alt text](images/pdf.png)](slides\16_Xilinx Design Constraints.pdf) |
| Lab 5 Introduction | [![alt text](images/pdf.png)](slides\16a_Lab5 Intro.pdf) |
| Hardware Debugging | [![alt text](images/pdf.png)](slides\17_Hardware Debugging.pdf) |
| Lab 6 Introduction | [![alt text](images/pdf.png)](slides\17a_Lab6 Intro.pdf) |

---------------------------------------
<p class="copyright">Copyright&copy; 2021 Xilinx</p>