#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Nov 01 15:28:34 2022
# Process ID: 2956
# Current directory: D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.runs/synth_1
# Command line: vivado.exe -log top.vds -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.runs/synth_1/top.vds
# Journal file: D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 306.172 ; gain = 98.691
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/top.v:24]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/top.v:29]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/top.v:30]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/top.v:31]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/top.v:43]
INFO: [Synth 8-638] synthesizing module 'CPU' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/CPU.v:24]
INFO: [Synth 8-638] synthesizing module 'StallCtrl' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/StallCtrl.v:23]
INFO: [Synth 8-256] done synthesizing module 'StallCtrl' (1#1) [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/StallCtrl.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/PC.v:24]
INFO: [Synth 8-256] done synthesizing module 'PC' (2#1) [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/PC.v:24]
INFO: [Synth 8-638] synthesizing module 'IF_ID' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/IF_ID.v:24]
INFO: [Synth 8-256] done synthesizing module 'IF_ID' (3#1) [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/IF_ID.v:24]
INFO: [Synth 8-638] synthesizing module 'ID' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/ID.v:25]
INFO: [Synth 8-256] done synthesizing module 'ID' (4#1) [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/ID.v:25]
INFO: [Synth 8-638] synthesizing module 'Regfile' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/Regfile.v:23]
INFO: [Synth 8-256] done synthesizing module 'Regfile' (5#1) [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/Regfile.v:23]
INFO: [Synth 8-638] synthesizing module 'ID_EX' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/ID_EX.v:24]
INFO: [Synth 8-256] done synthesizing module 'ID_EX' (6#1) [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/ID_EX.v:24]
INFO: [Synth 8-638] synthesizing module 'EX' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/EX.v:24]
INFO: [Synth 8-226] default block is never used [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/EX.v:47]
INFO: [Synth 8-256] done synthesizing module 'EX' (7#1) [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/EX.v:24]
INFO: [Synth 8-638] synthesizing module 'EX_MEM' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/EX_MEM.v:24]
INFO: [Synth 8-256] done synthesizing module 'EX_MEM' (8#1) [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/EX_MEM.v:24]
INFO: [Synth 8-638] synthesizing module 'MEM' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/MEM.v:24]
INFO: [Synth 8-256] done synthesizing module 'MEM' (9#1) [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/MEM.v:24]
INFO: [Synth 8-638] synthesizing module 'DMEM' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/DMEM.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/DMEM.v:63]
INFO: [Synth 8-638] synthesizing module 'ila_0' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.runs/synth_1/.Xil/Vivado-2956-DESKTOP-55513A7/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (10#1) [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.runs/synth_1/.Xil/Vivado-2956-DESKTOP-55513A7/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DMEM' (11#1) [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/DMEM.v:23]
INFO: [Synth 8-638] synthesizing module 'MEM_WB' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/MEM_WB.v:24]
INFO: [Synth 8-256] done synthesizing module 'MEM_WB' (12#1) [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/MEM_WB.v:24]
INFO: [Synth 8-256] done synthesizing module 'CPU' (13#1) [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/CPU.v:24]
INFO: [Synth 8-638] synthesizing module 'IMEM' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/IMEM.v:24]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.runs/synth_1/.Xil/Vivado-2956-DESKTOP-55513A7/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_0' (14#1) [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.runs/synth_1/.Xil/Vivado-2956-DESKTOP-55513A7/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'IMEM' (15#1) [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/IMEM.v:24]
WARNING: [Synth 8-689] width (11) of port connection 'IM_Addr' does not match port width (8) of module 'IMEM' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/top.v:46]
INFO: [Synth 8-256] done synthesizing module 'top' (16#1) [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/top.v:24]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[4]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[3]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[2]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[1]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[4]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[3]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[2]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[4]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[3]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[0]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[4]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[1]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[0]
WARNING: [Synth 8-3331] design PC has unconnected port stall[3]
WARNING: [Synth 8-3331] design PC has unconnected port stall[2]
WARNING: [Synth 8-3331] design PC has unconnected port stall[1]
WARNING: [Synth 8-3331] design PC has unconnected port stall[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 343.230 ; gain = 135.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 343.230 ; gain = 135.750
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dist_mem_gen_0' instantiated as 'imem_instance/dmg_inst_0' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/IMEM.v:32]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ila_0' instantiated as 'cpu_instance/dmem_instance/ila_inst' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/DMEM.v:63]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.runs/synth_1/.Xil/Vivado-2956-DESKTOP-55513A7/dcp/dist_mem_gen_0_in_context.xdc] for cell 'imem_instance/dmg_inst_0'
Finished Parsing XDC File [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.runs/synth_1/.Xil/Vivado-2956-DESKTOP-55513A7/dcp/dist_mem_gen_0_in_context.xdc] for cell 'imem_instance/dmg_inst_0'
Parsing XDC File [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.runs/synth_1/.Xil/Vivado-2956-DESKTOP-55513A7/dcp_2/ila_0_in_context.xdc] for cell 'cpu_instance/dmem_instance/ila_inst'
Finished Parsing XDC File [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.runs/synth_1/.Xil/Vivado-2956-DESKTOP-55513A7/dcp_2/ila_0_in_context.xdc] for cell 'cpu_instance/dmem_instance/ila_inst'
Parsing XDC File [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/constrs_1/new/tb.xdc]
Finished Parsing XDC File [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/constrs_1/new/tb.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/constrs_1/new/tb.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 657.379 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 657.379 ; gain = 449.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 657.379 ; gain = 449.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 657.379 ; gain = 449.898
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "registers_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ZF" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "memory_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[31]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'reg_alu_a_reg' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/ID.v:185]
WARNING: [Synth 8-327] inferring latch for variable 'reg_alu_b_reg' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/ID.v:197]
WARNING: [Synth 8-327] inferring latch for variable 'reg_read_data2_reg' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/ID.v:151]
WARNING: [Synth 8-327] inferring latch for variable 'reg_read_data1_reg' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/ID.v:137]
WARNING: [Synth 8-327] inferring latch for variable 'CF_reg' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/EX.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'OF_reg' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/EX.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'SF_reg' [D:/Projects/Vivado/MIPS32_Pipeline/MIPS32_Pipeline.srcs/sources_1/new/EX.v:80]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 657.379 ; gain = 449.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 74    
	               11 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 40    
	   3 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 68    
	  14 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module StallCtrl 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ID 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module Regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 32    
Module ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module EX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 5     
Module EX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module MEM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
Module DMEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 25    
Module MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module IMEM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 657.379 ; gain = 449.898
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "ZF" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "memory_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[31]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 657.379 ; gain = 449.898
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 657.379 ; gain = 449.898

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (CF_reg) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (OF_reg) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (SF_reg) is unused and will be removed from module EX.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 657.379 ; gain = 449.898
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 657.379 ; gain = 449.898

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 664.020 ; gain = 456.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 709.527 ; gain = 502.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 745.938 ; gain = 538.457
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 745.938 ; gain = 538.457

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 745.938 ; gain = 538.457
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 745.938 ; gain = 538.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 745.938 ; gain = 538.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 745.938 ; gain = 538.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 745.938 ; gain = 538.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 745.938 ; gain = 538.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 745.938 ; gain = 538.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |ila_0          |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_0 |     1|
|2     |ila_0          |     1|
|3     |BUFG           |     5|
|4     |CARRY4         |    69|
|5     |LUT1           |    63|
|6     |LUT2           |   297|
|7     |LUT3           |   344|
|8     |LUT4           |   123|
|9     |LUT5           |   300|
|10    |LUT6           |  1476|
|11    |MUXF7          |   406|
|12    |MUXF8          |   129|
|13    |FDRE           |  2407|
|14    |FDSE           |    12|
|15    |LDC            |   128|
|16    |IBUF           |     2|
+------+---------------+------+

Report Instance Areas: 
+------+--------------------+--------+------+
|      |Instance            |Module  |Cells |
+------+--------------------+--------+------+
|1     |top                 |        |  5793|
|2     |  cpu_instance      |CPU     |  5705|
|3     |    dmem_instance   |DMEM    |  1472|
|4     |    ex_mem_instance |EX_MEM  |   488|
|5     |    id_ex_instance  |ID_EX   |  1011|
|6     |    id_instance     |ID      |   145|
|7     |    if_id_instance  |IF_ID   |   504|
|8     |    mem_wb_instance |MEM_WB  |    69|
|9     |    pc_instance     |PC      |    73|
|10    |    rf_instance     |Regfile |  1943|
|11    |  imem_instance     |IMEM    |    64|
+------+--------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 745.938 ; gain = 538.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 745.938 ; gain = 195.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 745.938 ; gain = 538.457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LDC => LDCE: 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 745.938 ; gain = 514.641
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 745.938 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 01 15:29:12 2022...
