---
code: ECPE43
title: Digital Design Using Verilog
similar: []

specifics:
  - branch: EC
    semester: 4
    credits: [3, 0, 0, 3]

prereq: [ECPC34]
kind: PE
---

# Objectives

- This course aims to provide students with the understanding of the different technologies related to HDLs, construct, compile and execute Verilog HDL programs using provided software tools
- Design digital components and circuits that are testable, reusable, and synthesizable
- Students are provided with access to the CAD tools to use hardware description language to model, analyze and design various digital circuits/systems

# Content

## Unit 1

1. **INTRODUCTION TO LOGIC DESIGN WITH VERILOG HDL:**
   - Evolution of CAD
   - Emergence of HDLs
   - Typical HDL-based design flow
   - Why Verilog HDL?
   - Trends in HDLs
   - Evolution of CAD
   - Emergence of HDLs
   - Typical HDL-based design flow
   - Why Verilog HDL?
   - LANGUAGE CONSTRUCTS AND CONVENTIONS
   - Lexical conventions
   - Data types
   - System tasks
   - Compiler directives
   - Module definition
   - Port declaration
   - Connecting ports
   - Hierarchical name referencing

## Unit 2

1. **GATE LEVEL MODELING:**
   - AND Gate Primitive
   - Module Structure
   - Tri-State Gates
   - Array of Instances of Primitives
   - Design of Flip-flops with Gate Primitives
   - Delays
   - Strengths and Construction Resolution
   - Net Types
   - Design of Basic Circuits
   - DATAFLOW MODELING
   - Continuous Assignment Structure
   - Delays and Continuous Assignments
   - Operators
   - Operands
   - Operator types

## Unit 3

1. **BEHAVIORAL MODELING:**
   - Structured procedures
   - Initial and always
   - Blocking and nonblocking statements
   - Delay control
   - Generate statement
   - Event control
   - Conditional statements
   - Multiway branching
   - Loops
   - Sequential and parallel blocks
   - Differences between tasks and functions
   - Declaration
   - Invocation
   - Automatic tasks and functions
   - VERILOG FOR FINITE STATE MACHINES
   - System Design using ASM Chart
   - Design and Synthesis of Datapath Controllers
   - Clocked Sequential Finite State Machines
   - Asynchronous Sequential Finite State Machines
   - Sequential Design using LSI & MSI circuits

## Unit 4

1. **ADVANCED VERILOG TOPICS:**
   - Switch Level Modeling
   - User-Defined Primitives
   - Programming Language Interface
   - Advanced Verification Techniques

# Reference Books

- Verilog HDL - Samir Palnitkar, 2nd Edition, Pearson Education, 2009
- T.R. Padmanabhan, B Bala Tripura Sundari, Design Through Verilog HDL, Wiley 2009
- Fundamentals of Digital Logic with Verilog Design - Stephen Brown, Zvonkoc Vranesic, TMH, 2nd Edition
- Advanced Digital Design with Verilog HDL - Michel D. Ciletti, PHI,2009
- Digital Design, 2/e, Frank Vahid, Wiley, 2011

# Outcomes

- Understand various programmable logic devices and EDA tools.
- Analyze various modeling styles in Verilog HDL and to design digital systems.
- Write Register Transfer Level (RTL) models of Digital Circuits.
- Understand advanced topic, testing strategies and construct test-benches in Verilog.
- Design combinational logic circuits using VHDL.
- Design sequential logic circuits using VHDL.
