;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #100, 9
	SUB 12, @15
	SPL 0, <336
	SUB #2, -1
	SUB @1, @57
	JMP @72, #200
	JMP @72, #200
	SUB #2, -1
	MOV <-30, 9
	ADD #277, <204
	DJN -1, @-20
	SUB #0, -40
	SPL 460, -290
	SUB @121, 106
	SUB #100, 9
	SUB #0, -40
	CMP 12, @615
	SPL 0, <836
	CMP <-12, @615
	SUB 12, @15
	SUB 702, 10
	CMP @-127, 162
	CMP @121, 106
	CMP @121, 106
	ADD #270, <1
	CMP #0, -40
	SUB @127, 106
	SUB #0, -40
	SUB #0, -40
	CMP -0, <200
	CMP @-127, 100
	SUB 12, @15
	SLT 812, @516
	SPL <-127, 100
	CMP @-127, 100
	SUB #0, -40
	ADD @-207, <-120
	JMZ @72, #200
	SUB #0, -40
	JMZ @100, 10
	SUB #2, -1
	MOV @-267, <121
	SPL 0, <336
	SLT @-207, <-120
	CMP @121, 106
	DJN -1, @-20
