// Seed: 3643690288
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output id_6,
    input id_7
);
  generate
    assign id_6 = id_1;
  endgenerate
  logic id_8;
  type_12(
      id_2, id_5, 1, 1'h0
  );
  assign id_0 = id_3;
endmodule
