<!doctype html><html lang=en-uk><head><link rel=preload href=/lib/font-awesome/webfonts/fa-brands-400.woff2 as=font type=font/woff2 crossorigin=anonymous><link rel=preload href=/lib/font-awesome/webfonts/fa-regular-400.woff2 as=font type=font/woff2 crossorigin=anonymous><link rel=preload href=/lib/font-awesome/webfonts/fa-solid-900.woff2 as=font type=font/woff2 crossorigin=anonymous><link rel=preload href=/lib/JetBrainsMono/web/woff2/JetBrainsMono-Regular.woff2 as=font type=font/woff2 crossorigin=anonymous><script type=text/javascript src=https://latest.cactus.chat/cactus.js></script>
<link rel=stylesheet href=https://latest.cactus.chat/style.css type=text/css><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><title>Bringing up ECP5 Versa with open tools on Windows | Tea Engineering Blog</title><link rel=canonical href=https://shucksmith.uk/posts/2021-06-14-fpga-versa-ecp5-board-demo/><meta name=description content="Hugo is a general-purpose website framework. Technically speaking, Hugo is a static site generator. Unlike systems that dynamically build a page with each visitor request, Hugo builds pages when you create or update your content. Since websites are viewed far more often than they are edited, Hugo is designed to provide an optimal viewing experience for your websiteâ€™s end users and an ideal writing experience for website."><meta name=viewport content="width=device-width,initial-scale=1"><meta name=robots content="all,follow"><meta name=googlebot content="index,follow,snippet,archive"><meta property="og:title" content="Bringing up ECP5 Versa with open tools on Windows"><meta property="og:description" content="Specifically the Lattice ECP5 FPGA Versa Dev Kit with part number LFE5UM-45F-VERSA-EVN which is ever so slightly different from the prjtrellis example versa5g design as it has a previous iteration of the FPGA.
I used a windows machine for this walkthrough, so most of this was setting up the host USB stack ready for OpenOCD.
FPGA Toolchain I used the YoWASP binary builds by Whitequark which are distributed as&mldr; python packages and installed using pip."><meta property="og:type" content="article"><meta property="og:url" content="https://shucksmith.uk/posts/2021-06-14-fpga-versa-ecp5-board-demo/"><meta property="article:section" content="posts"><meta property="article:published_time" content="2021-06-14T17:00:00+00:00"><meta property="article:modified_time" content="2021-06-14T17:00:00+00:00"><meta name=twitter:card content="summary"><meta name=twitter:title content="Bringing up ECP5 Versa with open tools on Windows"><meta name=twitter:description content="Specifically the Lattice ECP5 FPGA Versa Dev Kit with part number LFE5UM-45F-VERSA-EVN which is ever so slightly different from the prjtrellis example versa5g design as it has a previous iteration of the FPGA.
I used a windows machine for this walkthrough, so most of this was setting up the host USB stack ready for OpenOCD.
FPGA Toolchain I used the YoWASP binary builds by Whitequark which are distributed as&mldr; python packages and installed using pip."><link rel=stylesheet href=https://shucksmith.uk/css/styles.94f653e9e151e28067a7c5dbbc4600cbd5a3c721e79faaf971e523c40f3b249b8e4f20bb57810dfffa8d559ca5c140fd56eb4cd9c0853113ad08e66afdb08bdd.css integrity="sha512-lPZT6eFR4oBnp8XbvEYAy9WjxyHnn6r5ceUjxA87JJuOTyC7V4EN//qNVZylwUD9VutM2cCFMROtCOZq/bCL3Q=="><!--[if lt IE 9]><script src=https://oss.maxcdn.com/html5shiv/3.7.2/html5shiv.min.js></script>
<script src=https://oss.maxcdn.com/respond/1.4.2/respond.min.js></script><![endif]--><link rel=stylesheet href=/css/default.css><script src=/js/fen_diagram.js defer></script></head><body class="max-width mx-auto px3 ltr"><div class="content index py4"><div id=header-post><a id=menu-icon href=#><i class="fas fa-bars fa-lg"></i></a>
<a id=menu-icon-tablet href=#><i class="fas fa-bars fa-lg"></i></a>
<a id=top-icon-tablet href=# onclick='$("html, body").animate({scrollTop:0},"fast")' style=display:none aria-label="Top of Page"><i class="fas fa-chevron-up fa-lg"></i></a>
<span id=menu><span id=nav><ul><li><a href=/>Home</a></li><li><a href=/posts>All posts</a></li><li><a href=/consultancy>Consultancy</a></li></ul></span><br><span id=actions><ul><li><a class=icon href=https://shucksmith.uk/consultancy/ aria-label=Previous><i class="fas fa-chevron-left" aria-hidden=true onmouseover='$("#i-prev").toggle()' onmouseout='$("#i-prev").toggle()'></i></a></li><li><a class=icon href=https://shucksmith.uk/posts/2022-04-05-chess-programming-basics/ aria-label=Next><i class="fas fa-chevron-right" aria-hidden=true onmouseover='$("#i-next").toggle()' onmouseout='$("#i-next").toggle()'></i></a></li><li><a class=icon href=# onclick='$("html, body").animate({scrollTop:0},"fast")' aria-label="Top of Page"><i class="fas fa-chevron-up" aria-hidden=true onmouseover='$("#i-top").toggle()' onmouseout='$("#i-top").toggle()'></i></a></li><li><a class=icon href=# aria-label=Share><i class="fas fa-share-alt" aria-hidden=true onmouseover='$("#i-share").toggle()' onmouseout='$("#i-share").toggle()' onclick='return $("#share").toggle(),!1'></i></a></li></ul><span id=i-prev class=info style=display:none>Previous post</span>
<span id=i-next class=info style=display:none>Next post</span>
<span id=i-top class=info style=display:none>Back to top</span>
<span id=i-share class=info style=display:none>Share post</span></span><br><div id=share style=display:none><ul><li><a class=icon href="http://www.facebook.com/sharer.php?u=https%3a%2f%2fshucksmith.uk%2fposts%2f2021-06-14-fpga-versa-ecp5-board-demo%2f" aria-label=Facebook><i class="fab fa-facebook" aria-hidden=true></i></a></li><li><a class=icon href="https://twitter.com/share?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2021-06-14-fpga-versa-ecp5-board-demo%2f&text=Bringing%20up%20ECP5%20Versa%20with%20open%20tools%20on%20Windows" aria-label=Twitter><i class="fab fa-twitter" aria-hidden=true></i></a></li><li><a class=icon href="http://www.linkedin.com/shareArticle?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2021-06-14-fpga-versa-ecp5-board-demo%2f&title=Bringing%20up%20ECP5%20Versa%20with%20open%20tools%20on%20Windows" aria-label=Linkedin><i class="fab fa-linkedin" aria-hidden=true></i></a></li><li><a class=icon href="https://pinterest.com/pin/create/bookmarklet/?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2021-06-14-fpga-versa-ecp5-board-demo%2f&is_video=false&description=Bringing%20up%20ECP5%20Versa%20with%20open%20tools%20on%20Windows" aria-label=Pinterest><i class="fab fa-pinterest" aria-hidden=true></i></a></li><li><a class=icon href="mailto:?subject=Bringing%20up%20ECP5%20Versa%20with%20open%20tools%20on%20Windows&body=Check out this article: https%3a%2f%2fshucksmith.uk%2fposts%2f2021-06-14-fpga-versa-ecp5-board-demo%2f" aria-label=Email><i class="fas fa-envelope" aria-hidden=true></i></a></li><li><a class=icon href="https://getpocket.com/save?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2021-06-14-fpga-versa-ecp5-board-demo%2f&title=Bringing%20up%20ECP5%20Versa%20with%20open%20tools%20on%20Windows" aria-label=Pocket><i class="fab fa-get-pocket" aria-hidden=true></i></a></li><li><a class=icon href="http://reddit.com/submit?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2021-06-14-fpga-versa-ecp5-board-demo%2f&title=Bringing%20up%20ECP5%20Versa%20with%20open%20tools%20on%20Windows" aria-label=reddit><i class="fab fa-reddit" aria-hidden=true></i></a></li><li><a class=icon href="http://www.tumblr.com/share/link?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2021-06-14-fpga-versa-ecp5-board-demo%2f&name=Bringing%20up%20ECP5%20Versa%20with%20open%20tools%20on%20Windows&description=Specifically%20the%20Lattice%20ECP5%20FPGA%20Versa%20Dev%20Kit%20with%20part%20number%20LFE5UM-45F-VERSA-EVN%20which%20is%20ever%20so%20slightly%20different%20from%20the%20prjtrellis%20example%20versa5g%20design%20as%20it%20has%20a%20previous%20iteration%20of%20the%20FPGA.%0aI%20used%20a%20windows%20machine%20for%20this%20walkthrough%2c%20so%20most%20of%20this%20was%20setting%20up%20the%20host%20USB%20stack%20ready%20for%20OpenOCD.%0aFPGA%20Toolchain%20I%20used%20the%20YoWASP%20binary%20builds%20by%20Whitequark%20which%20are%20distributed%20as%26hellip%3b%20python%20packages%20and%20installed%20using%20pip." aria-label=Tumblr><i class="fab fa-tumblr" aria-hidden=true></i></a></li><li><a class=icon href="https://news.ycombinator.com/submitlink?u=https%3a%2f%2fshucksmith.uk%2fposts%2f2021-06-14-fpga-versa-ecp5-board-demo%2f&t=Bringing%20up%20ECP5%20Versa%20with%20open%20tools%20on%20Windows" aria-label="Hacker News"><i class="fab fa-hacker-news" aria-hidden=true></i></a></li></ul></div></span></div><article class=post itemscope itemtype=http://schema.org/BlogPosting><header><h1 class=posttitle itemprop="name headline">Bringing up ECP5 Versa with open tools on Windows</h1><div class=meta><div class=postdate><time datetime="2021-06-14 17:00:00 +0000 UTC" itemprop=datePublished>2021-06-14</time></div><div class=article-category><i class="fas fa-archive"></i>
<a class=category-link href=/categories/tech>tech</a></div><div class=article-tag><i class="fas fa-tag"></i>
<a class=tag-link href=/tags/fpga rel=tag>fpga</a></div></div></header><div id=toc><nav id=TableOfContents><ul><li><a href=#fpga-toolchain>FPGA Toolchain</a></li><li><a href=#winusb-driver-setup>WinUSB Driver setup</a></li><li><a href=#double-check-dev-board-usb-name>Double Check dev board USB name!</a></li><li><a href=#link-out-jtag-scan-chain-for-ispclock-chip>Link out JTAG Scan chain for ispCLOCK chip</a></li><li><a href=#push-bitstream-over-jtag>Push bitstream over JTAG</a></li></ul></nav></div><div class=content itemprop=articleBody><p>Specifically the Lattice ECP5 FPGA Versa Dev Kit with part number <code>LFE5UM-45F-VERSA-EVN</code> which is ever so slightly different from the prjtrellis example <a href=https://github.com/YosysHQ/prjtrellis/tree/master/examples/versa5g>versa5g design</a> as it has a previous iteration of the FPGA.</p><p>I used a windows machine for this walkthrough, so most of this was setting up the host USB stack ready for OpenOCD.</p><h2 id=fpga-toolchain>FPGA Toolchain</h2><p>I used the <a href=http://yowasp.org/>YoWASP binary builds by Whitequark</a> which are distributed as&mldr; <em>python packages</em> and installed using pip. <code>Yosys</code> is needed for synthesis and <code>nextpnr-ecp5</code> for place and route. Using a recent 3.6+ python virtual environment:</p><pre><code>$ python -m venv venv
$ ./venv/Scripts/activate
$ echo requirements.txt
yowasp-nextpnr-ecp5-all
yowasp-yosys
$ pip install -r requirements.txt
...
$ yowasp-yosys --version
Yosys 0.9+4052 (git sha1 d8c5d681, ccache clang 11.0.0-2~ubuntu20.04.1 -Os -flto -flto)
</code></pre><p>Now grab the sample code and tweak build to use <code>yowasp-*</code> tools.
Set the part to be <code>--um-45k</code> not <code>--um5g-45k</code> - the package is the same, as is the chip pin out.</p><pre><code>$ git clone git@github.com:YosysHQ/prjtrellis.git
$ cd prjtrellis/examples/versa5g
$ vi build.sh
$ cat build.sh
yowasp-yosys -p &quot;synth_ecp5 -json demo.json&quot; demo.v
yowasp-nextpnr-ecp5 --json demo.json --lpf versa.lpf --textcfg demo_out.config --um-45k --package CABGA381
yowasp-ecppack --svf-rowsize 100000 --svf demo.svf demo_out.config demo.bit
$ ./build.sh
...
Info: Device utilisation:
Info:          TRELLIS_SLICE:   102/21924     0%
Info:             TRELLIS_IO:    23/  245     9%
Info:                   DCCA:     1/   56     1%
Info:                 DP16KD:     0/  108     0%
Info:             MULT18X18D:     0/   72     0%
Info:                 ALU54B:     0/   36     0%
...
$
</code></pre><p>This should produce a huge <code>demo.svf</code> programming file ready to send to the device</p><p>Now for the fun part - Windows USB & JTAG flashing.</p><h2 id=winusb-driver-setup>WinUSB Driver setup</h2><p>Supply the dev board with 12V using the supplied AC adapter and hook up the USB cable.</p><p>If any FTDI generic drivers are installed, remove them using the <a href=http://www.ftdichip.com/Support/Utilities/CDM_Uninst_GUI_Readme.html>&ldquo;CDM Uninstaller&rdquo; tool</a> and the well known USB VID 0403 PID 6010 combination.</p><p><img src=/images/ftdi-cdm-uninstall-0403-6010-devices.png alt="FTDI CDM uninstaller"></p><p>Now use <a href=https://zadig.akeo.ie/>Zadig 2.5</a> to install the WinUSB driver. You need to choose Options and make sure the option to show Composite Devices is enabled. Click the &ldquo;Lattice ECP5_5G VERSA Board&rdquo; <em>composite</em> device and switch the desired driver to &ldquo;WinUSB (v6.1.7600.16385)&rdquo;, click to apply the change. Let windows refresh it&rsquo;s device list etc etc.</p><p><img src=/images/fpga-zadig-show-composite-devices.png alt="Zadig show composite devices"></p><p>Grab OpenOCD from <a href=https://github.com/ntfreak/openocd/releases>github releases</a>. There is a windows binary package built for each tag however it is just a tar.gz so looks like a source release - I used openocd-v0.11.0-i686-w64-mingw32.tar.gz - download and unpack</p><h2 id=double-check-dev-board-usb-name>Double Check dev board USB name!</h2><p>The dev kit I recieved had the FTDI chip programmed to show USB device name <code>ECP5_5G</code>, but it is only an <code>ECP5</code> chip populated on the board. The silkscreen label has also been modified with a marker pen to mask <code>5G</code>. Perhaps delays with the 5G parts meant Lattice had to fit older parts to an early run of the boards.</p><p>You can see the mismatch next when we enumerate the JTAG chain - so I had to set <code>ftdi_device_desc "Lattice ECP5_5G VERSA Board"</code> in the OpenOCD config file for OpenOCD to find the JTAG programmer. You will need to check that the IDCODE of the chip comes back as expected.</p><h2 id=link-out-jtag-scan-chain-for-ispclock-chip>Link out JTAG Scan chain for ispCLOCK chip</h2><p>The prjtrellis Versa board sample configuration suggests linking the Lattice ispCLOCK chip out of the JTAG chain. Supposidly the chips JTAG engine is unreliable when in the chain.</p><p>This is configured by J50 on the board - link <code>1-2</code> and <code>3-5</code>, leaving <code>4-6</code> open circuit per page 6 of the <a href="https://www.latticesemi.com/-/media/LatticeSemi/Documents/UserManuals/EI2/FPGA-EB-02021-2-3-ECP5-Versa-Development-Board.ashx?document_id=50996">ECP5-5G Versa Development Board User Guide</a>.</p><p><img src=/images/fpga-versa-jtag-patch-jumper-settings.png alt="Versa JTAG chain jumper settings"></p><p>If you do not patch out the ispCLOCK chip, <a href=https://github.com/YosysHQ/prjtrellis/blob/master/misc/openocd/ecp5-versa.cfg#L16>uncomment Line 16 in <code>prjtrellis/misc/openocd/ecp5-versa.cfg</code></a> to include the ispClock device.</p><h2 id=push-bitstream-over-jtag>Push bitstream over JTAG</h2><pre><code>$ vi ../../misc/openocd/ecp5-versa.cfg
...
$ winpty ../../../openocd-v0.11.0-i686-w64-mingw32/bin/openocd.exe -f ../../misc/openocd/ecp5-versa.cfg -c &quot;transport select jtag; init; svf demo.svf; exit&quot;
Open On-Chip Debugger 0.11.0 (2021-03-07-12:52)
Licensed under GNU GPL v2
For bug reports, read
        http://openocd.org/doc/doxygen/bugs.html
Info : auto-selecting first available session transport &quot;jtag&quot;. To override use 'transport select &lt;transport&gt;'.
Warn : Transport &quot;jtag&quot; was already selected
Info : ftdi: if you experience problems at higher adapter clocks, try the command &quot;ftdi_tdo_sample_edge falling&quot;
Info : clock speed 25000 kHz
Info : JTAG tap: ecp5.tap tap/device found: 0x01112043 (mfg: 0x021 (Lattice Semi.), part: 0x1112, ver: 0x0)
Warn : gdb services need one or more targets defined
svf processing file: &quot;demo.svf&quot;
HDR     0;
HIR     0;
...
</code></pre><p>If the JTAG upload works you will see the text message scroll through the 13-seg display. Hopefully the next post will use something more interesting than Verilog for the frontend.</p><p>Final diff against prjtrellis upstream was:</p><pre><code>$ git diff
diff --git a/examples/versa5g/Makefile b/examples/versa5g/Makefile
index 862aa8a..9f12ae2 100644
--- a/examples/versa5g/Makefile
+++ b/examples/versa5g/Makefile
@@ -11,7 +11,7 @@ pattern.vh: make_14seg.py text.in
        yosys -p &quot;synth_ecp5 -json $@&quot; $&lt;

 %_out.config: %.json
-       nextpnr-ecp5 --json $&lt; --lpf ${CONSTR} --textcfg $@ --um5g-45k --package CABGA381
+       nextpnr-ecp5 --json $&lt; --lpf ${CONSTR} --textcfg $@ --um-45k --package CABGA381

 %.bit: %_out.config
        ecppack --svf-rowsize 100000 --svf ${PROJ}.svf $&lt; $@
diff --git a/misc/openocd/ecp5-versa.cfg b/misc/openocd/ecp5-versa.cfg
index 4958627..219090c 100644
--- a/misc/openocd/ecp5-versa.cfg
+++ b/misc/openocd/ecp5-versa.cfg
@@ -1,7 +1,7 @@
 # this supports ECP5 Versa board

 interface ftdi
-ftdi_device_desc &quot;Lattice ECP5 Versa Board&quot;
+ftdi_device_desc &quot;Lattice ECP5_5G VERSA Board&quot;
 ftdi_vid_pid 0x0403 0x6010
 # channel 1 does not have any functionality
 ftdi_channel 0
</code></pre></div></article><div id=footer-post-container><div id=footer-post><div id=nav-footer style=display:none><ul><li><a href=/>Home</a></li><li><a href=/posts>All posts</a></li><li><a href=/consultancy>Consultancy</a></li></ul></div><div id=share-footer style=display:none><ul><li><a class=icon href="http://www.facebook.com/sharer.php?u=https%3a%2f%2fshucksmith.uk%2fposts%2f2021-06-14-fpga-versa-ecp5-board-demo%2f" aria-label=Facebook><i class="fab fa-facebook fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="https://twitter.com/share?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2021-06-14-fpga-versa-ecp5-board-demo%2f&text=Bringing%20up%20ECP5%20Versa%20with%20open%20tools%20on%20Windows" aria-label=Twitter><i class="fab fa-twitter fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="http://www.linkedin.com/shareArticle?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2021-06-14-fpga-versa-ecp5-board-demo%2f&title=Bringing%20up%20ECP5%20Versa%20with%20open%20tools%20on%20Windows" aria-label=Linkedin><i class="fab fa-linkedin fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="https://pinterest.com/pin/create/bookmarklet/?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2021-06-14-fpga-versa-ecp5-board-demo%2f&is_video=false&description=Bringing%20up%20ECP5%20Versa%20with%20open%20tools%20on%20Windows" aria-label=Pinterest><i class="fab fa-pinterest fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="mailto:?subject=Bringing%20up%20ECP5%20Versa%20with%20open%20tools%20on%20Windows&body=Check out this article: https%3a%2f%2fshucksmith.uk%2fposts%2f2021-06-14-fpga-versa-ecp5-board-demo%2f" aria-label=Email><i class="fas fa-envelope fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="https://getpocket.com/save?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2021-06-14-fpga-versa-ecp5-board-demo%2f&title=Bringing%20up%20ECP5%20Versa%20with%20open%20tools%20on%20Windows" aria-label=Pocket><i class="fab fa-get-pocket fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="http://reddit.com/submit?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2021-06-14-fpga-versa-ecp5-board-demo%2f&title=Bringing%20up%20ECP5%20Versa%20with%20open%20tools%20on%20Windows" aria-label=reddit><i class="fab fa-reddit fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="http://www.tumblr.com/share/link?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2021-06-14-fpga-versa-ecp5-board-demo%2f&name=Bringing%20up%20ECP5%20Versa%20with%20open%20tools%20on%20Windows&description=Specifically%20the%20Lattice%20ECP5%20FPGA%20Versa%20Dev%20Kit%20with%20part%20number%20LFE5UM-45F-VERSA-EVN%20which%20is%20ever%20so%20slightly%20different%20from%20the%20prjtrellis%20example%20versa5g%20design%20as%20it%20has%20a%20previous%20iteration%20of%20the%20FPGA.%0aI%20used%20a%20windows%20machine%20for%20this%20walkthrough%2c%20so%20most%20of%20this%20was%20setting%20up%20the%20host%20USB%20stack%20ready%20for%20OpenOCD.%0aFPGA%20Toolchain%20I%20used%20the%20YoWASP%20binary%20builds%20by%20Whitequark%20which%20are%20distributed%20as%26hellip%3b%20python%20packages%20and%20installed%20using%20pip." aria-label=Tumblr><i class="fab fa-tumblr fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="https://news.ycombinator.com/submitlink?u=https%3a%2f%2fshucksmith.uk%2fposts%2f2021-06-14-fpga-versa-ecp5-board-demo%2f&t=Bringing%20up%20ECP5%20Versa%20with%20open%20tools%20on%20Windows" aria-label="Hacker News"><i class="fab fa-hacker-news fa-lg" aria-hidden=true></i></a></li></ul></div><div id=actions-footer><a id=menu-toggle class=icon href=# onclick='return $("#nav-footer").toggle(),!1' aria-label=Menu><i class="fas fa-bars fa-lg" aria-hidden=true></i> Menu</a>
<a id=share-toggle class=icon href=# onclick='return $("#share-footer").toggle(),!1' aria-label=Share><i class="fas fa-share-alt fa-lg" aria-hidden=true></i> share</a>
<a id=top style=display:none class=icon href=# onclick='$("html, body").animate({scrollTop:0},"fast")' aria-label="Top of Page"><i class="fas fa-chevron-up fa-lg" aria-hidden=true></i> Top</a></div></div></div><footer id=footer><div class=footer-left>Copyright &copy; 2022 Tea Engineering Ltd.</div><div class=footer-right><nav><ul><li><a href=/>Home</a></li><li><a href=/posts>All posts</a></li><li><a href=/consultancy>Consultancy</a></li></ul></nav></div></footer></div></body><link rel=stylesheet href=/lib/font-awesome/css/all.min.css><script src=/lib/jquery/jquery.min.js></script>
<script src=/js/main.js></script>
<script src=/js/code-copy.js></script></html>