{"vcs1":{"timestamp_begin":1711565007.170732537, "rt":0.46, "ut":0.19, "st":0.18}}
{"vcselab":{"timestamp_begin":1711565007.685543051, "rt":0.61, "ut":0.36, "st":0.18}}
{"link":{"timestamp_begin":1711565008.344979946, "rt":0.39, "ut":0.13, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711565006.658423636}
{"VCS_COMP_START_TIME": 1711565006.658423636}
{"VCS_COMP_END_TIME": 1711565008.811737621}
{"VCS_USER_OPTIONS": "-q -nc-sverilog -sverilog buildMaster.sv library.sv"}
{"vcs1": {"peak_mem": 336972}}
{"stitch_vcselab": {"peak_mem": 222604}}
