{"Source Block": ["hdl/library/util_var_fifo/util_var_fifo.v@79:89@HdlStmAssign", "\n  wire                    reset;\n  wire  [DATA_WIDTH-1:0]  data_out_s;\n  wire                    data_out_valid_s;\n\n  assign reset = ((rst == 1'b1) || (depth != depth_d1)) ? 1 : 0;\n\n  assign data_out = fifo_active ? data_out_s : data_in_d2;\n  assign data_out_valid_s = data_active & data_in_valid;\n  assign data_out_valid = fifo_active ? data_out_valid_s : data_in_valid;\n\n"], "Clone Blocks": [["hdl/library/util_var_fifo/util_var_fifo.v@81:91", "  wire  [DATA_WIDTH-1:0]  data_out_s;\n  wire                    data_out_valid_s;\n\n  assign reset = ((rst == 1'b1) || (depth != depth_d1)) ? 1 : 0;\n\n  assign data_out = fifo_active ? data_out_s : data_in_d2;\n  assign data_out_valid_s = data_active & data_in_valid;\n  assign data_out_valid = fifo_active ? data_out_valid_s : data_in_valid;\n\n  assign wea_w = data_in_valid & fifo_active;\n  assign en_w = fifo_active;\n"], ["hdl/library/util_var_fifo/util_var_fifo.v@76:86", "  reg                   fifo_active = 'd0;\n\n  // internal signals\n\n  wire                    reset;\n  wire  [DATA_WIDTH-1:0]  data_out_s;\n  wire                    data_out_valid_s;\n\n  assign reset = ((rst == 1'b1) || (depth != depth_d1)) ? 1 : 0;\n\n  assign data_out = fifo_active ? data_out_s : data_in_d2;\n"], ["hdl/library/util_var_fifo/util_var_fifo.v@77:87", "\n  // internal signals\n\n  wire                    reset;\n  wire  [DATA_WIDTH-1:0]  data_out_s;\n  wire                    data_out_valid_s;\n\n  assign reset = ((rst == 1'b1) || (depth != depth_d1)) ? 1 : 0;\n\n  assign data_out = fifo_active ? data_out_s : data_in_d2;\n  assign data_out_valid_s = data_active & data_in_valid;\n"], ["hdl/library/util_var_fifo/util_var_fifo.v@82:92", "  wire                    data_out_valid_s;\n\n  assign reset = ((rst == 1'b1) || (depth != depth_d1)) ? 1 : 0;\n\n  assign data_out = fifo_active ? data_out_s : data_in_d2;\n  assign data_out_valid_s = data_active & data_in_valid;\n  assign data_out_valid = fifo_active ? data_out_valid_s : data_in_valid;\n\n  assign wea_w = data_in_valid & fifo_active;\n  assign en_w = fifo_active;\n  assign addr_w = addra;\n"]], "Diff Content": {"Delete": [[84, "  assign reset = ((rst == 1'b1) || (depth != depth_d1)) ? 1 : 0;\n"]], "Add": [[84, "  assign reset = ((rst == 1'b1) || (depth != depth_d1) || (interpolation_on != interpolation_on_d1) || (interpolation_by_2 != interpolation_by_2_d1)) ? 1 : 0;\n"]]}}