
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004987                       # Number of seconds simulated
sim_ticks                                  4987158000                       # Number of ticks simulated
final_tick                                 4987158000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  81505                       # Simulator instruction rate (inst/s)
host_op_rate                                   126308                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               72872425                       # Simulator tick rate (ticks/s)
host_mem_usage                                 672644                       # Number of bytes of host memory used
host_seconds                                    68.44                       # Real time elapsed on the host
sim_insts                                     5577907                       # Number of instructions simulated
sim_ops                                       8644102                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4987158000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2196032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2247552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          474                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                474                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          10330533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         440337362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             450667895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     10330533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10330533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6082823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6082823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6082823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         10330533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        440337362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            456750719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000653764250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           27                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           27                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               65372                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                424                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35118                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        474                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35118                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      474                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2247360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2247552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30336                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4986973000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35118                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  474                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     72.229936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.772692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    57.453766                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29503     93.70%     93.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1715      5.45%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           85      0.27%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           46      0.15%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           30      0.10%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           26      0.08%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.02%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      0.03%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           66      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31487                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           27                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1291.555556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    407.608313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4499.703284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           24     88.89%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      7.41%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            27                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           27                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.592593                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.568237                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.930643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               19     70.37%     70.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8     29.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            27                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2195840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 10330532.940805163234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 440298863.601273477077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5749166.158361134119                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          805                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          474                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25936000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1885581750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16621972000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32218.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54952.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35067451.48                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1253111500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1911517750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175575000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35685.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54435.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       450.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    450.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.83                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3706                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     358                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.53                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     140115.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                    11.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                113190420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 60131775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               127063440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2171520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         119854800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            324180660                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2542560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       362419680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         5081760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        831336540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1947973155                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            390.597842                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           4269745250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       950250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      50700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3461601250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     13229000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     665698500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    794979000                       # Time in different power states
system.mem_ctrls_1.actEnergy                111712440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59361390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               123657660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 167040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         118625520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            318347850                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3963360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       354469890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         9121920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        835729680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1935156750                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            388.027961                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           4278248500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4524500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      50180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3477604750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     23758250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     653736500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    777354000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   4987158000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530101                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530101                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2679                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527183                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1407                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                351                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527183                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             507910                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19273                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1777                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4987158000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      804204                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13097                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439164                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            83                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   4987158000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4987158000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17043                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           117                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      4987158000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4987159                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              37847                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5656304                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530101                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509317                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4911456                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5448                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        108                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           401                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     16999                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1019                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4952599                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.774832                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.996380                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3408036     68.81%     68.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   151422      3.06%     71.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   119497      2.41%     74.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   119372      2.41%     76.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   119339      2.41%     79.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   117880      2.38%     81.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   120162      2.43%     83.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   121356      2.45%     86.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   675535     13.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4952599                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.106293                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.134174                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   385269                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3464218                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    100160                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1000228                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2724                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8767189                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2724                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   690465                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1072702                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2450                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    779718                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2404540                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8756406                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 79049                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2171990                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    365                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  15865                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16307993                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20153116                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13388479                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             12303                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177455                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   130538                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 90                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             62                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4429064                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               534050                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               15868                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               952                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              106                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8736626                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   8979181                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               685                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           92600                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       135886                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4952599                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.813024                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.303507                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              777728     15.70%     15.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1367745     27.62%     43.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1527012     30.83%     74.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              838188     16.92%     91.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              209225      4.22%     95.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              207099      4.18%     99.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               13467      0.27%     99.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                7429      0.15%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4706      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4952599                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2948      7.48%      7.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.01%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.04%      7.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     22      0.06%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.01%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  35943     91.25%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   415      1.05%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                17      0.04%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               22      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2199      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8153497     90.80%     90.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     90.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1142      0.01%     90.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 149      0.00%     90.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     90.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     90.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     90.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     90.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     90.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     90.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     90.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  414      0.00%     90.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     90.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  827      0.01%     90.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     90.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1049      0.01%     90.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 614      0.01%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                197      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               803916      8.95%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13184      0.15%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1571      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            392      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8979181                       # Type of FU issued
system.cpu.iq.rate                           1.800460                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       39388                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004387                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22940321                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8818723                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8690308                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10713                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10614                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4806                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9011008                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5362                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2332                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        13776                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6109                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        275373                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2724                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   43429                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3958                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8736703                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               107                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                534050                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                15868                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 57                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    610                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3139                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             38                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            694                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2736                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3430                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               8973755                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                804182                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5426                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       817275                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518299                       # Number of branches executed
system.cpu.iew.exec_stores                      13093                       # Number of stores executed
system.cpu.iew.exec_rate                     1.799372                       # Inst execution rate
system.cpu.iew.wb_sent                        8696478                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8695114                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7620638                       # num instructions producing a value
system.cpu.iew.wb_consumers                  13909536                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.743500                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.547871                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           92704                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2697                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4938605                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.750312                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.191283                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3419282     69.24%     69.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       485850      9.84%     79.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7298      0.15%     79.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8088      0.16%     79.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3490      0.07%     79.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2669      0.05%     79.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1160      0.02%     79.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1017      0.02%     79.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009751     20.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4938605                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577907                       # Number of instructions committed
system.cpu.commit.committedOps                8644102                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530033                       # Number of memory references committed
system.cpu.commit.loads                        520274                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515040                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641216                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1154      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109862     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519612      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9423      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8644102                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009751                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12665660                       # The number of ROB reads
system.cpu.rob.rob_writes                    17487777                       # The number of ROB writes
system.cpu.timesIdled                             476                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           34560                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577907                       # Number of Instructions Simulated
system.cpu.committedOps                       8644102                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.894091                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.894091                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.118454                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.118454                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 13835158                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8161470                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7606                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4007                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5100606                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068071                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1858478                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4987158000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1009.256984                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              531786                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            493864                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.076786                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1009.256984                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985603                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985603                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          390                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          634                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1565616                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1565616                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4987158000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        28605                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           28605                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9317                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9317                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        37922                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            37922                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        37922                       # number of overall hits
system.cpu.dcache.overall_hits::total           37922                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       497512                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        497512                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          442                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          442                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       497954                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         497954                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       497954                       # number of overall misses
system.cpu.dcache.overall_misses::total        497954                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16761968000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16761968000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     46009000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46009000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  16807977000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16807977000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16807977000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16807977000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9759                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9759                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       535876                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       535876                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       535876                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       535876                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.945630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.945630                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.045292                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045292                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.929234                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.929234                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.929234                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.929234                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33691.585329                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33691.585329                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 104092.760181                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 104092.760181                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33754.075678                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33754.075678                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33754.075678                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33754.075678                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1130319                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             56974                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.839207                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          556                       # number of writebacks
system.cpu.dcache.writebacks::total               556                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4085                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4085                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4090                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4090                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4090                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4090                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       493427                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493427                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          437                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          437                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       493864                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       493864                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       493864                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       493864                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15434566000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15434566000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     44714000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44714000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15479280000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15479280000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15479280000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15479280000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.937866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.937866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.044779                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044779                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.921601                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.921601                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.921601                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.921601                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31280.343394                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31280.343394                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102320.366133                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102320.366133                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31343.203797                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31343.203797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31343.203797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31343.203797                       # average overall mshr miss latency
system.cpu.dcache.replacements                 492840                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4987158000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4987158000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4987158000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           681.270653                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               16722                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               816                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.492647                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   681.270653                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.665303                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.665303                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          724                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          668                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             34814                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            34814                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4987158000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        15906                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           15906                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        15906                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            15906                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        15906                       # number of overall hits
system.cpu.icache.overall_hits::total           15906                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1093                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1093                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1093                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1093                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1093                       # number of overall misses
system.cpu.icache.overall_misses::total          1093                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    108519998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    108519998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    108519998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    108519998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    108519998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    108519998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        16999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        16999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        16999                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        16999                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        16999                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        16999                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.064298                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.064298                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.064298                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.064298                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.064298                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.064298                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99286.365965                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99286.365965                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99286.365965                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99286.365965                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99286.365965                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99286.365965                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          200                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           40                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           92                       # number of writebacks
system.cpu.icache.writebacks::total                92                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          277                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          277                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          277                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          277                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          277                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          277                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          816                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          816                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          816                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86039998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86039998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86039998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86039998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86039998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86039998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105441.174020                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105441.174020                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 105441.174020                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105441.174020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 105441.174020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105441.174020                       # average overall mshr miss latency
system.cpu.icache.replacements                     92                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4987158000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4987158000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4987158000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 28300.271527                       # Cycle average of tags in use
system.l2.tags.total_refs                      987603                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35139                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.105609                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.013496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       168.491961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     28131.766070                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.858513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.863656                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32614                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7935963                       # Number of tag accesses
system.l2.tags.data_accesses                  7935963                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   4987158000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          556                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              556                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           91                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               91                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    14                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        459537                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            459537                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               459551                       # number of demand (read+write) hits
system.l2.demand_hits::total                   459562                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data              459551                       # number of overall hits
system.l2.overall_hits::total                  459562                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             423                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 423                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              805                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33890                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33890                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                805                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34313                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35118                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               805                       # number of overall misses
system.l2.overall_misses::.cpu.data             34313                       # number of overall misses
system.l2.overall_misses::total                 35118                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     43080000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      43080000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     83343000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83343000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   4299994000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4299994000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     83343000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4343074000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4426417000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     83343000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4343074000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4426417000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           91                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           91                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       493427                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        493427                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           493864                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               494680                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          493864                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              494680                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.967963                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967963                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.986520                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.986520                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068683                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.986520                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.069479                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070991                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.986520                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.069479                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070991                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101843.971631                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101843.971631                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 103531.677019                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103531.677019                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 126880.908823                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 126880.908823                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 103531.677019                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 126572.261242                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 126044.108434                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 103531.677019                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 126572.261242                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 126044.108434                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 474                       # number of writebacks
system.l2.writebacks::total                       474                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          423                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            423                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          805                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          805                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33890                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33890                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35118                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35118                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     34620000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     34620000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     67243000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     67243000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3622194000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3622194000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     67243000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3656814000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3724057000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     67243000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3656814000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3724057000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.967963                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967963                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.986520                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986520                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068683                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.986520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.069479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070991                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.986520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.069479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070991                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81843.971631                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81843.971631                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83531.677019                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83531.677019                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 106880.908823                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106880.908823                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83531.677019                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 106572.261242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106044.108434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83531.677019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 106572.261242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106044.108434                       # average overall mshr miss latency
system.l2.replacements                           2371                       # number of replacements
system.membus.snoop_filter.tot_requests         36800                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1684                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4987158000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34695                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          474                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1208                       # Transaction distribution
system.membus.trans_dist::ReadExReq               423                       # Transaction distribution
system.membus.trans_dist::ReadExResp              423                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34695                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        71918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        71918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  71918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2277888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2277888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2277888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35118                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35118    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35118                       # Request fanout histogram
system.membus.reqLayer2.occupancy            38696000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          196643250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       987612                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       492934                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            689                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          689                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4987158000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            494243                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1030                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           92                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          494181                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              437                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             437                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           816                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       493427                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1480568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1482292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31642880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31700992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2371                       # Total snoops (count)
system.tol2bus.snoopTraffic                     30336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           497051                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001408                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037501                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 496351     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    700      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             497051                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          988908000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             19.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2449998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1481592000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            29.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
