Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Study\DTU\1\02211\BraveMIPS\source\mpg.vhd" into library work
Parsing entity <mpg>.
Parsing architecture <Behavioral> of entity <mpg>.
Parsing VHDL file "D:\Study\DTU\1\02211\BraveMIPS\source\mips.vhd" into library work
Parsing entity <mips>.
Parsing architecture <Behavioral> of entity <mips>.
Parsing VHDL file "D:\Study\DTU\1\02211\BraveMIPS\source\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <Behavioral>) from library <work>.

Elaborating entity <mpg> (architecture <Behavioral>) from library <work>.

Elaborating entity <mips> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\Study\DTU\1\02211\BraveMIPS\source\top.vhd".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <mpg>.
    Related source file is "D:\Study\DTU\1\02211\BraveMIPS\source\mpg.vhd".
    Found 1-bit register for signal <q0>.
    Found 1-bit register for signal <q1>.
    Found 1-bit register for signal <q2>.
    Found 16-bit register for signal <cnt>.
    Found 16-bit adder for signal <cnt[15]_GND_6_o_add_0_OUT> created at line 53.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
Unit <mpg> synthesized.

Synthesizing Unit <mips>.
    Related source file is "D:\Study\DTU\1\02211\BraveMIPS\source\mips.vhd".
        DATAPATH = 32
        INMEM_SIZE = 256
        INMEM_SEL = 8
        REGFILE_SIZE = 32
        REGFILE_SEL = 5
        MEMORY_SIZE = 64
        MEMORY_SEL = 6
        F_OPCODE_LEFT = 31
        F_OPCODE_RIGHT = 26
        F_RS_LEFT = 25
        F_RS_RIGHT = 21
        F_RT_LEFT = 20
        F_RT_RIGHT = 16
        F_RD_LEFT = 15
        F_RD_RIGHT = 11
        F_SHAMT_LEFT = 10
        F_SHAMT_RIGHT = 6
        F_FUNCT_LEFT = 5
        F_FUNCT_RIGHT = 0
        F_IMMEDIATE_LEFT = 15
        F_IMMEDIATE_RIGHT = 0
        F_ADDRESS_LEFT = 25
        F_ADDRESS_RIGHT = 0
    Found 64x32-bit single-port RAM <Mram_MEMORY> for signal <MEMORY>.
    Found 32-bit register for signal <IFID_instruction>.
    Found 32-bit register for signal <IDEX_next_seq_PC>.
    Found 32-bit register for signal <PC>.
    Found 32-bit register for signal <IFID_next_seq_PC>.
    Found 32-bit register for signal <IDEX_sourceValue>.
    Found 32-bit register for signal <IDEX_targetValue>.
    Found 32-bit register for signal <IDEX_immediateValue>.
    Found 5-bit register for signal <IDEX_destinationRegAddress>.
    Found 1-bit register for signal <IDEX_WBSelectALU>.
    Found 1-bit register for signal <IDEX_REGFILE_WE>.
    Found 1-bit register for signal <IDEX_MEMORY_WE>.
    Found 1-bit register for signal <IDEX_beq>.
    Found 1-bit register for signal <IDEX_bneq>.
    Found 1-bit register for signal <IDEX_jump>.
    Found 1-bit register for signal <IDEX_isSourcePC>.
    Found 1-bit register for signal <IDEX_isTargetImmediate>.
    Found 4-bit register for signal <IDEX_ALUoperation<3:0>>.
    Found 32-bit register for signal <EXMEM_ALUresult>.
    Found 5-bit register for signal <EXMEM_destinationRegAddress>.
    Found 32-bit register for signal <EXMEM_targetValue>.
    Found 1-bit register for signal <EXMEM_MEMORY_WE>.
    Found 1-bit register for signal <EXMEM_differenceIsZero>.
    Found 1-bit register for signal <EXMEM_WBSelectALU>.
    Found 1-bit register for signal <EXMEM_REGFILE_WE>.
    Found 1-bit register for signal <EXMEM_beq>.
    Found 1-bit register for signal <EXMEM_bneq>.
    Found 1-bit register for signal <EXMEM_jump>.
    Found 32-bit register for signal <MEMWB_ALUresult>.
    Found 5-bit register for signal <MEMWB_destinationRegAddress>.
    Found 32-bit register for signal <MEMWB_MEMresult>.
    Found 1-bit register for signal <MEMWB_WBSelectALU>.
    Found 1-bit register for signal <MEMWB_REGFILE_WE>.
    Found 32-bit adder for signal <PC[31]_GND_7_o_add_8_OUT> created at line 329.
    Found 32-bit adder for signal <operatorSource[31]_operatorTarget[31]_add_247_OUT> created at line 636.
    Found 5-bit subtractor for signal <GND_7_o_GND_7_o_sub_84_OUT<4:0>> created at line 541.
    Found 32-bit subtractor for signal <GND_7_o_GND_7_o_sub_246_OUT<31:0>> created at line 634.
    Found 32-bit subtractor for signal <GND_7_o_GND_7_o_sub_254_OUT<31:0>> created at line 656.
    Found 256x32-bit Read Only RAM for signal <PC[7]_GND_7_o_wide_mux_9_OUT>
    Found 32x32-bit dual-port RAM <Mram_REGFILE> for signal <REGFILE>.
    Found 32x1-bit Read Only RAM for signal <IFID_instruction[5]_PWR_7_o_Mux_37_o>
    Found 16x1-bit Read Only RAM for signal <IFID_instruction[5]_GND_7_o_Mux_38_o>
    Found 32x1-bit Read Only RAM for signal <IFID_instruction[31]_GND_7_o_Mux_42_o>
    Found 64x5-bit Read Only RAM for signal <_n1909>
    Found 64x4-bit Read Only RAM for signal <_n1974>
    Found 32-bit 12-to-1 multiplexer for signal <IDEX_ALUoperation[3]_operatorSource[31]_wide_mux_252_OUT> created at line 632.
    Found 32-bit 31-to-1 multiplexer for signal <shiftResult> created at line 632.
    Found 8-bit 4-to-1 multiplexer for signal <led> created at line 71.
    Found 5-bit comparator equal for signal <IFID_instruction[25]_MEMWB_destinationRegAddress[4]_equal_18_o> created at line 357
    Found 5-bit comparator equal for signal <IFID_instruction[20]_MEMWB_destinationRegAddress[4]_equal_23_o> created at line 366
    Found 32-bit comparator greater for signal <operatorSource[31]_operatorTarget[31]_LessThan_243_o> created at line 622
    Summary:
	inferred   9 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred 388 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  97 Multiplexer(s).
Unit <mips> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 16x1-bit single-port Read Only RAM                    : 1
 256x32-bit single-port Read Only RAM                  : 1
 32x1-bit single-port Read Only RAM                    : 2
 32x32-bit dual-port RAM                               : 2
 64x32-bit single-port RAM                             : 1
 64x4-bit single-port Read Only RAM                    : 1
 64x5-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit subtractor                                     : 2
 5-bit subtractor                                      : 1
# Registers                                            : 36
 1-bit register                                        : 20
 16-bit register                                       : 1
 32-bit register                                       : 11
 4-bit register                                        : 1
 5-bit register                                        : 3
# Comparators                                          : 3
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 2
# Multiplexers                                         : 97
 1-bit 2-to-1 multiplexer                              : 32
 32-bit 12-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 60
 32-bit 31-to-1 multiplexer                            : 1
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <IDEX_immediateValue_16> in Unit <MIPS_1> is equivalent to the following 15 FFs/Latches, which will be removed : <IDEX_immediateValue_17> <IDEX_immediateValue_18> <IDEX_immediateValue_19> <IDEX_immediateValue_20> <IDEX_immediateValue_21> <IDEX_immediateValue_22> <IDEX_immediateValue_23> <IDEX_immediateValue_24> <IDEX_immediateValue_25> <IDEX_immediateValue_26> <IDEX_immediateValue_27> <IDEX_immediateValue_28> <IDEX_immediateValue_29> <IDEX_immediateValue_30> <IDEX_immediateValue_31> 
WARNING:Xst:1710 - FF/Latch <IDEX_immediateValue_16> (without init value) has a constant value of 0 in block <MIPS_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <IDEX_immediateValue<31:16>> (without init value) have a constant value of 0 in block <mips>.

Synthesizing (advanced) Unit <mips>.
INFO:Xst:3226 - The RAM <Mram_MEMORY> will be implemented as a BLOCK RAM, absorbing the following register(s): <MEMWB_MEMresult>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <EXMEM_MEMORY_WE> | high     |
    |     addrA          | connected to signal <EXMEM_ALUresult<5:0>> |          |
    |     diA            | connected to signal <EXMEM_targetValue> |          |
    |     doA            | connected to signal <MEMWB_MEMresult> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_REGFILE> will be implemented as a BLOCK RAM, absorbing the following register(s): <IDEX_sourceValue>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <MEMWB_REGFILE_WE_0> | high     |
    |     addrA          | connected to signal <MEMWB_destinationRegAddress> |          |
    |     diA            | connected to signal <regfileWBValue> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <reset>         | high     |
    |     addrB          | connected to signal <IFID_instruction<25:21>> |          |
    |     doB            | connected to signal <IDEX_sourceValue> |          |
    |     dorstB         | connected to internal node          | high     |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_REGFILE1> will be implemented as a BLOCK RAM, absorbing the following register(s): <IDEX_targetValue>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <MEMWB_REGFILE_WE_1> | high     |
    |     addrA          | connected to signal <MEMWB_destinationRegAddress> |          |
    |     diA            | connected to signal <regfileWBValue> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <reset>         | high     |
    |     addrB          | connected to signal <IFID_instruction<20:16>> |          |
    |     doB            | connected to signal <IDEX_targetValue> |          |
    |     dorstB         | connected to internal node          | high     |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <IFID_instruction> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_PC[7]_GND_7_o_wide_mux_9_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC<7:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n1909> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IFID_instruction<31:26>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n1974> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IFID_instruction<5:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_IFID_instruction[5]_GND_7_o_Mux_38_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IFID_instruction<5:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_IFID_instruction[31]_GND_7_o_Mux_42_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IFID_instruction<31:27>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PC[7]_GND_7_o_wide_mux_9_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_IFID_instruction[5]_PWR_7_o_Mux_37_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(IFID_instruction<5:2>,IFID_instruction<0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mips> synthesized (advanced).

Synthesizing (advanced) Unit <mpg>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <mpg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 16x1-bit single-port distributed Read Only RAM        : 1
 256x32-bit single-port distributed Read Only RAM      : 1
 32x1-bit single-port distributed Read Only RAM        : 2
 32x32-bit dual-port block RAM                         : 2
 64x32-bit single-port block RAM                       : 1
 64x4-bit single-port distributed Read Only RAM        : 1
 64x5-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 2
 32-bit subtractor                                     : 2
 5-bit subtractor                                      : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 279
 Flip-Flops                                            : 279
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 130
 1-bit 2-to-1 multiplexer                              : 62
 1-bit 4-to-1 multiplexer                              : 8
 32-bit 12-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 56
 32-bit 31-to-1 multiplexer                            : 1
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <mips> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 3.
FlipFlop MIPS_1/IDEX_ALUoperation_0 has been replicated 1 time(s)
FlipFlop MIPS_1/IDEX_ALUoperation_1 has been replicated 1 time(s)
FlipFlop MIPS_1/IDEX_ALUoperation_2 has been replicated 1 time(s)
FlipFlop MIPS_1/IDEX_ALUoperation_3 has been replicated 1 time(s)
FlipFlop MIPS_1/IDEX_isSourcePC has been replicated 1 time(s)
FlipFlop MIPS_1/IDEX_isTargetImmediate has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 301
 Flip-Flops                                            : 301

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1322
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 45
#      LUT2                        : 55
#      LUT3                        : 109
#      LUT4                        : 92
#      LUT5                        : 189
#      LUT6                        : 503
#      MUXCY                       : 157
#      MUXF7                       : 23
#      VCC                         : 1
#      XORCY                       : 144
# FlipFlops/Latches                : 301
#      FD                          : 75
#      FDC                         : 96
#      FDE                         : 129
#      FDR                         : 1
# RAMS                             : 3
#      RAMB16BWER                  : 1
#      RAMB8BWER                   : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 4
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             300  out of  54576     0%  
 Number of Slice LUTs:                  996  out of  27288     3%  
    Number used as Logic:               996  out of  27288     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1121
   Number with an unused Flip Flop:     821  out of   1121    73%  
   Number with an unused LUT:           125  out of   1121    11%  
   Number of fully used LUT-FF pairs:   175  out of   1121    15%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    218     5%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    116     1%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)              | Load  |
-----------------------------------+------------------------------------+-------+
clk                                | BUFGP                              | 18    |
DEB/cnt_15                         | NONE(DEB/q0)                       | 1     |
step(DEB/step1:O)                  | BUFG(*)(MIPS_1/IFID_instruction_31)| 285   |
-----------------------------------+------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.858ns (Maximum Frequency: 127.261MHz)
   Minimum input arrival time before clock: 5.672ns
   Maximum output required time after clock: 5.126ns
   Maximum combinational path delay: 5.741ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.952ns (frequency: 512.334MHz)
  Total number of paths / destination ports: 137 / 17
-------------------------------------------------------------------------
Delay:               1.952ns (Levels of Logic = 17)
  Source:            DEB/cnt_0 (FF)
  Destination:       DEB/cnt_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: DEB/cnt_0 to DEB/cnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  DEB/cnt_0 (DEB/cnt_0)
     INV:I->O              1   0.206   0.000  DEB/Mcount_cnt_lut<0>_INV_0 (DEB/Mcount_cnt_lut<0>)
     MUXCY:S->O            1   0.172   0.000  DEB/Mcount_cnt_cy<0> (DEB/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  DEB/Mcount_cnt_cy<1> (DEB/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  DEB/Mcount_cnt_cy<2> (DEB/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  DEB/Mcount_cnt_cy<3> (DEB/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  DEB/Mcount_cnt_cy<4> (DEB/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  DEB/Mcount_cnt_cy<5> (DEB/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  DEB/Mcount_cnt_cy<6> (DEB/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  DEB/Mcount_cnt_cy<7> (DEB/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  DEB/Mcount_cnt_cy<8> (DEB/Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  DEB/Mcount_cnt_cy<9> (DEB/Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  DEB/Mcount_cnt_cy<10> (DEB/Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  DEB/Mcount_cnt_cy<11> (DEB/Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  DEB/Mcount_cnt_cy<12> (DEB/Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  DEB/Mcount_cnt_cy<13> (DEB/Mcount_cnt_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  DEB/Mcount_cnt_cy<14> (DEB/Mcount_cnt_cy<14>)
     XORCY:CI->O           1   0.180   0.000  DEB/Mcount_cnt_xor<15> (Result<15>)
     FD:D                      0.102          DEB/cnt_15
    ----------------------------------------
    Total                      1.952ns (1.373ns logic, 0.579ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'step'
  Clock period: 7.858ns (frequency: 127.261MHz)
  Total number of paths / destination ports: 25471 / 419
-------------------------------------------------------------------------
Delay:               7.858ns (Levels of Logic = 6)
  Source:            MIPS_1/Mram_REGFILE1 (RAM)
  Destination:       MIPS_1/EXMEM_ALUresult_2 (FF)
  Source Clock:      step rising
  Destination Clock: step rising

  Data Path: MIPS_1/Mram_REGFILE1 to MIPS_1/EXMEM_ALUresult_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO6   72   1.850   1.693  MIPS_1/Mram_REGFILE1 (MIPS_1/IDEX_targetValue<6>)
     LUT3:I2->O           12   0.205   1.273  MIPS_1/Mmux_operatorTarget291_3 (MIPS_1/Mmux_operatorTarget291_1)
     LUT6:I0->O            1   0.203   0.000  MIPS_1/GND_7_o_GND_7_o_sub_84_OUT<0>31_G (N208)
     MUXF7:I1->O           2   0.140   0.617  MIPS_1/GND_7_o_GND_7_o_sub_84_OUT<0>31 (MIPS_1/GND_7_o_GND_7_o_sub_84_OUT<0>_mmx_out11)
     LUT6:I5->O            1   0.205   0.580  MIPS_1/Mmux_IDEX_ALUoperation[3]_operatorSource[31]_wide_mux_252_OUT467 (MIPS_1/Mmux_IDEX_ALUoperation[3]_operatorSource[31]_wide_mux_252_OUT467)
     LUT6:I5->O            1   0.205   0.580  MIPS_1/Mmux_IDEX_ALUoperation[3]_operatorSource[31]_wide_mux_252_OUT468 (MIPS_1/Mmux_IDEX_ALUoperation[3]_operatorSource[31]_wide_mux_252_OUT468)
     LUT6:I5->O            1   0.205   0.000  MIPS_1/Mmux_IDEX_ALUoperation[3]_operatorSource[31]_wide_mux_252_OUT4613 (MIPS_1/IDEX_ALUoperation[3]_operatorSource[31]_wide_mux_252_OUT<2>)
     FDE:D                     0.102          MIPS_1/EXMEM_ALUresult_2
    ----------------------------------------
    Total                      7.858ns (3.115ns logic, 4.743ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DEB/cnt_15'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            btn (PAD)
  Destination:       DEB/q0 (FF)
  Destination Clock: DEB/cnt_15 rising

  Data Path: btn to DEB/q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  btn_IBUF (btn_IBUF)
     FD:D                      0.102          DEB/q0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'step'
  Total number of paths / destination ports: 235 / 235
-------------------------------------------------------------------------
Offset:              5.672ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       MIPS_1/IFID_instruction_31 (FF)
  Destination Clock: step rising

  Data Path: reset to MIPS_1/IFID_instruction_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.222   1.963  reset_IBUF (reset_IBUF)
     INV:I->O             96   0.206   1.850  MIPS_1/reset_inv1_INV_0 (MIPS_1/reset_inv)
     FDC:CLR                   0.430          MIPS_1/IDEX_next_seq_PC_0
    ----------------------------------------
    Total                      5.672ns (1.858ns logic, 3.814ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'step'
  Total number of paths / destination ports: 32 / 8
-------------------------------------------------------------------------
Offset:              5.126ns (Levels of Logic = 2)
  Source:            MIPS_1/IFID_instruction_31 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      step rising

  Data Path: MIPS_1/IFID_instruction_31 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.447   1.326  MIPS_1/IFID_instruction_31 (MIPS_1/IFID_instruction_31)
     LUT6:I1->O            1   0.203   0.579  MIPS_1/mux711 (led_7_OBUF)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      5.126ns (3.221ns logic, 1.905ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Delay:               5.741ns (Levels of Logic = 3)
  Source:            sw<0> (PAD)
  Destination:       led<7> (PAD)

  Data Path: sw<0> to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  sw_0_IBUF (sw_0_IBUF)
     LUT6:I0->O            1   0.203   0.579  MIPS_1/mux711 (led_7_OBUF)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      5.741ns (3.996ns logic, 1.745ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DEB/cnt_15     |    1.128|         |         |         |
clk            |    1.952|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock step
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
step           |    7.858|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 31.00 secs
 
--> 

Total memory usage is 294116 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :   12 (   0 filtered)

