<<<<<<< Updated upstream
=======
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sim_1/new/Ram256X16_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Ram256X16_tb
>>>>>>> Stashed changes
