Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec  5 21:49:32 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.254        0.000                      0                11061        0.031        0.000                      0                11061        3.750        0.000                       0                  2709  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.254        0.000                      0                10998        0.031        0.000                      0                10998        3.750        0.000                       0                  2709  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.235        0.000                      0                   63        0.779        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.705ns  (logic 3.948ns (40.680%)  route 5.757ns (59.320%))
  Logic Levels:           16  (CARRY4=8 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.564     5.085    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  cpu0/id_ex0/ex_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  cpu0/id_ex0/ex_aluop_reg[1]/Q
                         net (fo=120, routed)         1.296     6.859    cpu0/id_ex0/ex_aluop[1]
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.301     7.160 r  cpu0/id_ex0/mem_rd_data[7]_i_16/O
                         net (fo=2, routed)           0.723     7.884    cpu0/id_ex0/ex0/p_0_out[4]
    SLICE_X53Y33         LUT4 (Prop_lut4_I0_O)        0.124     8.008 r  cpu0/id_ex0/mem_rd_data[7]_i_20/O
                         net (fo=1, routed)           0.000     8.008    cpu0/id_ex0/mem_rd_data[7]_i_20_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.540 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.540    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.654    cpu0/id_ex0/mem_rd_data_reg[15]_i_17_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.768    cpu0/id_ex0/mem_rd_data_reg[15]_i_13_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.882    cpu0/id_ex0/mem_rd_data_reg[18]_i_7_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.121 r  cpu0/id_ex0/mem_rd_data_reg[23]_i_8/O[2]
                         net (fo=1, routed)           0.607     9.728    cpu0/id_ex0/ex0/data0[22]
    SLICE_X56Y38         LUT6 (Prop_lut6_I2_O)        0.302    10.030 r  cpu0/id_ex0/mem_rd_data[22]_i_5/O
                         net (fo=1, routed)           0.452    10.481    cpu0/id_ex0/mem_rd_data[22]_i_5_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.605 f  cpu0/id_ex0/mem_rd_data[22]_i_2/O
                         net (fo=1, routed)           0.645    11.251    cpu0/id_ex0/mem_rd_data[22]_i_2_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.375 r  cpu0/id_ex0/mem_rd_data[22]_i_1/O
                         net (fo=5, routed)           0.719    12.094    cpu0/if_id0/ex_reg1_reg[31][22]
    SLICE_X46Y40         LUT6 (Prop_lut6_I3_O)        0.124    12.218 r  cpu0/if_id0/jmp_addr1_carry__4_i_1/O
                         net (fo=2, routed)           0.717    12.935    cpu0/ex_mem0/id_reg1[10]
    SLICE_X44Y38         LUT5 (Prop_lut5_I2_O)        0.124    13.059 r  cpu0/ex_mem0/jmp_addr1_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.059    cpu0/id0/ex_jmp_addr_reg[23][3]
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.460 r  cpu0/id0/jmp_addr1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.460    cpu0/id0/jmp_addr1_carry__4_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.574 r  cpu0/id0/jmp_addr1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.574    cpu0/id0/jmp_addr1_carry__5_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.887 r  cpu0/id0/jmp_addr1_carry__6/O[3]
                         net (fo=1, routed)           0.597    14.484    cpu0/if_id0/ex_jmp_addr_reg[31][3]
    SLICE_X45Y40         LUT4 (Prop_lut4_I0_O)        0.306    14.790 r  cpu0/if_id0/ex_jmp_addr[31]_i_2/O
                         net (fo=1, routed)           0.000    14.790    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[30]
    SLICE_X45Y40         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.446    14.787    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)        0.032    15.044    cpu0/id_ex0/ex_jmp_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -14.790    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.591ns  (logic 3.834ns (39.975%)  route 5.757ns (60.025%))
  Logic Levels:           15  (CARRY4=7 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.564     5.085    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  cpu0/id_ex0/ex_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  cpu0/id_ex0/ex_aluop_reg[1]/Q
                         net (fo=120, routed)         1.296     6.859    cpu0/id_ex0/ex_aluop[1]
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.301     7.160 r  cpu0/id_ex0/mem_rd_data[7]_i_16/O
                         net (fo=2, routed)           0.723     7.884    cpu0/id_ex0/ex0/p_0_out[4]
    SLICE_X53Y33         LUT4 (Prop_lut4_I0_O)        0.124     8.008 r  cpu0/id_ex0/mem_rd_data[7]_i_20/O
                         net (fo=1, routed)           0.000     8.008    cpu0/id_ex0/mem_rd_data[7]_i_20_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.540 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.540    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.654    cpu0/id_ex0/mem_rd_data_reg[15]_i_17_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.768    cpu0/id_ex0/mem_rd_data_reg[15]_i_13_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.882    cpu0/id_ex0/mem_rd_data_reg[18]_i_7_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.121 r  cpu0/id_ex0/mem_rd_data_reg[23]_i_8/O[2]
                         net (fo=1, routed)           0.607     9.728    cpu0/id_ex0/ex0/data0[22]
    SLICE_X56Y38         LUT6 (Prop_lut6_I2_O)        0.302    10.030 r  cpu0/id_ex0/mem_rd_data[22]_i_5/O
                         net (fo=1, routed)           0.452    10.481    cpu0/id_ex0/mem_rd_data[22]_i_5_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.605 f  cpu0/id_ex0/mem_rd_data[22]_i_2/O
                         net (fo=1, routed)           0.645    11.251    cpu0/id_ex0/mem_rd_data[22]_i_2_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.375 r  cpu0/id_ex0/mem_rd_data[22]_i_1/O
                         net (fo=5, routed)           0.719    12.094    cpu0/if_id0/ex_reg1_reg[31][22]
    SLICE_X46Y40         LUT6 (Prop_lut6_I3_O)        0.124    12.218 r  cpu0/if_id0/jmp_addr1_carry__4_i_1/O
                         net (fo=2, routed)           0.717    12.935    cpu0/ex_mem0/id_reg1[10]
    SLICE_X44Y38         LUT5 (Prop_lut5_I2_O)        0.124    13.059 r  cpu0/ex_mem0/jmp_addr1_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.059    cpu0/id0/ex_jmp_addr_reg[23][3]
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.460 r  cpu0/id0/jmp_addr1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.460    cpu0/id0/jmp_addr1_carry__4_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.773 r  cpu0/id0/jmp_addr1_carry__5/O[3]
                         net (fo=1, routed)           0.597    14.370    cpu0/id0/jmp_addr1[27]
    SLICE_X45Y39         LUT4 (Prop_lut4_I0_O)        0.306    14.676 r  cpu0/id0/ex_jmp_addr[27]_i_1/O
                         net (fo=1, routed)           0.000    14.676    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[26]
    SLICE_X45Y39         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.446    14.787    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[27]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)        0.032    15.044    cpu0/id_ex0/ex_jmp_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 3.850ns (40.541%)  route 5.647ns (59.459%))
  Logic Levels:           16  (CARRY4=8 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.564     5.085    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  cpu0/id_ex0/ex_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  cpu0/id_ex0/ex_aluop_reg[1]/Q
                         net (fo=120, routed)         1.296     6.859    cpu0/id_ex0/ex_aluop[1]
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.301     7.160 r  cpu0/id_ex0/mem_rd_data[7]_i_16/O
                         net (fo=2, routed)           0.723     7.884    cpu0/id_ex0/ex0/p_0_out[4]
    SLICE_X53Y33         LUT4 (Prop_lut4_I0_O)        0.124     8.008 r  cpu0/id_ex0/mem_rd_data[7]_i_20/O
                         net (fo=1, routed)           0.000     8.008    cpu0/id_ex0/mem_rd_data[7]_i_20_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.540 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.540    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.654    cpu0/id_ex0/mem_rd_data_reg[15]_i_17_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.768    cpu0/id_ex0/mem_rd_data_reg[15]_i_13_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.882    cpu0/id_ex0/mem_rd_data_reg[18]_i_7_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.121 r  cpu0/id_ex0/mem_rd_data_reg[23]_i_8/O[2]
                         net (fo=1, routed)           0.607     9.728    cpu0/id_ex0/ex0/data0[22]
    SLICE_X56Y38         LUT6 (Prop_lut6_I2_O)        0.302    10.030 r  cpu0/id_ex0/mem_rd_data[22]_i_5/O
                         net (fo=1, routed)           0.452    10.481    cpu0/id_ex0/mem_rd_data[22]_i_5_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.605 f  cpu0/id_ex0/mem_rd_data[22]_i_2/O
                         net (fo=1, routed)           0.645    11.251    cpu0/id_ex0/mem_rd_data[22]_i_2_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.375 r  cpu0/id_ex0/mem_rd_data[22]_i_1/O
                         net (fo=5, routed)           0.719    12.094    cpu0/if_id0/ex_reg1_reg[31][22]
    SLICE_X46Y40         LUT6 (Prop_lut6_I3_O)        0.124    12.218 r  cpu0/if_id0/jmp_addr1_carry__4_i_1/O
                         net (fo=2, routed)           0.717    12.935    cpu0/ex_mem0/id_reg1[10]
    SLICE_X44Y38         LUT5 (Prop_lut5_I2_O)        0.124    13.059 r  cpu0/ex_mem0/jmp_addr1_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.059    cpu0/id0/ex_jmp_addr_reg[23][3]
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.460 r  cpu0/id0/jmp_addr1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.460    cpu0/id0/jmp_addr1_carry__4_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.574 r  cpu0/id0/jmp_addr1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.574    cpu0/id0/jmp_addr1_carry__5_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.796 r  cpu0/id0/jmp_addr1_carry__6/O[0]
                         net (fo=1, routed)           0.487    14.283    cpu0/id0/jmp_addr1[28]
    SLICE_X45Y40         LUT4 (Prop_lut4_I0_O)        0.299    14.582 r  cpu0/id0/ex_jmp_addr[28]_i_1/O
                         net (fo=1, routed)           0.000    14.582    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[27]
    SLICE_X45Y40         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.446    14.787    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)        0.029    15.041    cpu0/id_ex0/ex_jmp_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -14.582    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.474ns  (logic 3.966ns (41.863%)  route 5.508ns (58.137%))
  Logic Levels:           16  (CARRY4=8 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.564     5.085    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  cpu0/id_ex0/ex_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  cpu0/id_ex0/ex_aluop_reg[1]/Q
                         net (fo=120, routed)         1.296     6.859    cpu0/id_ex0/ex_aluop[1]
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.301     7.160 r  cpu0/id_ex0/mem_rd_data[7]_i_16/O
                         net (fo=2, routed)           0.723     7.884    cpu0/id_ex0/ex0/p_0_out[4]
    SLICE_X53Y33         LUT4 (Prop_lut4_I0_O)        0.124     8.008 r  cpu0/id_ex0/mem_rd_data[7]_i_20/O
                         net (fo=1, routed)           0.000     8.008    cpu0/id_ex0/mem_rd_data[7]_i_20_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.540 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.540    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.654    cpu0/id_ex0/mem_rd_data_reg[15]_i_17_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.768    cpu0/id_ex0/mem_rd_data_reg[15]_i_13_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.882    cpu0/id_ex0/mem_rd_data_reg[18]_i_7_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.121 r  cpu0/id_ex0/mem_rd_data_reg[23]_i_8/O[2]
                         net (fo=1, routed)           0.607     9.728    cpu0/id_ex0/ex0/data0[22]
    SLICE_X56Y38         LUT6 (Prop_lut6_I2_O)        0.302    10.030 r  cpu0/id_ex0/mem_rd_data[22]_i_5/O
                         net (fo=1, routed)           0.452    10.481    cpu0/id_ex0/mem_rd_data[22]_i_5_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.605 f  cpu0/id_ex0/mem_rd_data[22]_i_2/O
                         net (fo=1, routed)           0.645    11.251    cpu0/id_ex0/mem_rd_data[22]_i_2_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.375 r  cpu0/id_ex0/mem_rd_data[22]_i_1/O
                         net (fo=5, routed)           0.719    12.094    cpu0/if_id0/ex_reg1_reg[31][22]
    SLICE_X46Y40         LUT6 (Prop_lut6_I3_O)        0.124    12.218 r  cpu0/if_id0/jmp_addr1_carry__4_i_1/O
                         net (fo=2, routed)           0.717    12.935    cpu0/ex_mem0/id_reg1[10]
    SLICE_X44Y38         LUT5 (Prop_lut5_I2_O)        0.124    13.059 r  cpu0/ex_mem0/jmp_addr1_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.059    cpu0/id0/ex_jmp_addr_reg[23][3]
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.460 r  cpu0/id0/jmp_addr1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.460    cpu0/id0/jmp_addr1_carry__4_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.574 r  cpu0/id0/jmp_addr1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.574    cpu0/id0/jmp_addr1_carry__5_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.908 r  cpu0/id0/jmp_addr1_carry__6/O[1]
                         net (fo=1, routed)           0.348    14.256    cpu0/if_id0/ex_jmp_addr_reg[31][1]
    SLICE_X45Y40         LUT4 (Prop_lut4_I0_O)        0.303    14.559 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    14.559    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[28]
    SLICE_X45Y40         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.446    14.787    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)        0.031    15.043    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -14.559    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 3.736ns (39.818%)  route 5.647ns (60.181%))
  Logic Levels:           15  (CARRY4=7 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.564     5.085    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  cpu0/id_ex0/ex_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  cpu0/id_ex0/ex_aluop_reg[1]/Q
                         net (fo=120, routed)         1.296     6.859    cpu0/id_ex0/ex_aluop[1]
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.301     7.160 r  cpu0/id_ex0/mem_rd_data[7]_i_16/O
                         net (fo=2, routed)           0.723     7.884    cpu0/id_ex0/ex0/p_0_out[4]
    SLICE_X53Y33         LUT4 (Prop_lut4_I0_O)        0.124     8.008 r  cpu0/id_ex0/mem_rd_data[7]_i_20/O
                         net (fo=1, routed)           0.000     8.008    cpu0/id_ex0/mem_rd_data[7]_i_20_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.540 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.540    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.654    cpu0/id_ex0/mem_rd_data_reg[15]_i_17_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.768    cpu0/id_ex0/mem_rd_data_reg[15]_i_13_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.882    cpu0/id_ex0/mem_rd_data_reg[18]_i_7_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.121 r  cpu0/id_ex0/mem_rd_data_reg[23]_i_8/O[2]
                         net (fo=1, routed)           0.607     9.728    cpu0/id_ex0/ex0/data0[22]
    SLICE_X56Y38         LUT6 (Prop_lut6_I2_O)        0.302    10.030 r  cpu0/id_ex0/mem_rd_data[22]_i_5/O
                         net (fo=1, routed)           0.452    10.481    cpu0/id_ex0/mem_rd_data[22]_i_5_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.605 f  cpu0/id_ex0/mem_rd_data[22]_i_2/O
                         net (fo=1, routed)           0.645    11.251    cpu0/id_ex0/mem_rd_data[22]_i_2_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.375 r  cpu0/id_ex0/mem_rd_data[22]_i_1/O
                         net (fo=5, routed)           0.719    12.094    cpu0/if_id0/ex_reg1_reg[31][22]
    SLICE_X46Y40         LUT6 (Prop_lut6_I3_O)        0.124    12.218 r  cpu0/if_id0/jmp_addr1_carry__4_i_1/O
                         net (fo=2, routed)           0.717    12.935    cpu0/ex_mem0/id_reg1[10]
    SLICE_X44Y38         LUT5 (Prop_lut5_I2_O)        0.124    13.059 r  cpu0/ex_mem0/jmp_addr1_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.059    cpu0/id0/ex_jmp_addr_reg[23][3]
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.460 r  cpu0/id0/jmp_addr1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.460    cpu0/id0/jmp_addr1_carry__4_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.682 r  cpu0/id0/jmp_addr1_carry__5/O[0]
                         net (fo=1, routed)           0.487    14.169    cpu0/id0/jmp_addr1[24]
    SLICE_X45Y39         LUT4 (Prop_lut4_I0_O)        0.299    14.468 r  cpu0/id0/ex_jmp_addr[24]_i_1/O
                         net (fo=1, routed)           0.000    14.468    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[23]
    SLICE_X45Y39         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.446    14.787    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[24]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)        0.029    15.041    cpu0/id_ex0/ex_jmp_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -14.468    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.371ns  (logic 3.870ns (41.298%)  route 5.501ns (58.702%))
  Logic Levels:           16  (CARRY4=8 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.564     5.085    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  cpu0/id_ex0/ex_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  cpu0/id_ex0/ex_aluop_reg[1]/Q
                         net (fo=120, routed)         1.296     6.859    cpu0/id_ex0/ex_aluop[1]
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.301     7.160 r  cpu0/id_ex0/mem_rd_data[7]_i_16/O
                         net (fo=2, routed)           0.723     7.884    cpu0/id_ex0/ex0/p_0_out[4]
    SLICE_X53Y33         LUT4 (Prop_lut4_I0_O)        0.124     8.008 r  cpu0/id_ex0/mem_rd_data[7]_i_20/O
                         net (fo=1, routed)           0.000     8.008    cpu0/id_ex0/mem_rd_data[7]_i_20_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.540 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.540    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.654    cpu0/id_ex0/mem_rd_data_reg[15]_i_17_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.768    cpu0/id_ex0/mem_rd_data_reg[15]_i_13_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.882    cpu0/id_ex0/mem_rd_data_reg[18]_i_7_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.121 r  cpu0/id_ex0/mem_rd_data_reg[23]_i_8/O[2]
                         net (fo=1, routed)           0.607     9.728    cpu0/id_ex0/ex0/data0[22]
    SLICE_X56Y38         LUT6 (Prop_lut6_I2_O)        0.302    10.030 r  cpu0/id_ex0/mem_rd_data[22]_i_5/O
                         net (fo=1, routed)           0.452    10.481    cpu0/id_ex0/mem_rd_data[22]_i_5_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.605 f  cpu0/id_ex0/mem_rd_data[22]_i_2/O
                         net (fo=1, routed)           0.645    11.251    cpu0/id_ex0/mem_rd_data[22]_i_2_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.375 r  cpu0/id_ex0/mem_rd_data[22]_i_1/O
                         net (fo=5, routed)           0.719    12.094    cpu0/if_id0/ex_reg1_reg[31][22]
    SLICE_X46Y40         LUT6 (Prop_lut6_I3_O)        0.124    12.218 r  cpu0/if_id0/jmp_addr1_carry__4_i_1/O
                         net (fo=2, routed)           0.717    12.935    cpu0/ex_mem0/id_reg1[10]
    SLICE_X44Y38         LUT5 (Prop_lut5_I2_O)        0.124    13.059 r  cpu0/ex_mem0/jmp_addr1_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.059    cpu0/id0/ex_jmp_addr_reg[23][3]
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.460 r  cpu0/id0/jmp_addr1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.460    cpu0/id0/jmp_addr1_carry__4_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.574 r  cpu0/id0/jmp_addr1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.574    cpu0/id0/jmp_addr1_carry__5_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.813 r  cpu0/id0/jmp_addr1_carry__6/O[2]
                         net (fo=1, routed)           0.341    14.154    cpu0/if_id0/ex_jmp_addr_reg[31][2]
    SLICE_X45Y40         LUT4 (Prop_lut4_I0_O)        0.302    14.456 r  cpu0/if_id0/ex_jmp_addr[30]_i_1/O
                         net (fo=1, routed)           0.000    14.456    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[29]
    SLICE_X45Y40         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.446    14.787    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)        0.031    15.043    cpu0/id_ex0/ex_jmp_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -14.456    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.360ns  (logic 3.852ns (41.155%)  route 5.508ns (58.845%))
  Logic Levels:           15  (CARRY4=7 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.564     5.085    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  cpu0/id_ex0/ex_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  cpu0/id_ex0/ex_aluop_reg[1]/Q
                         net (fo=120, routed)         1.296     6.859    cpu0/id_ex0/ex_aluop[1]
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.301     7.160 r  cpu0/id_ex0/mem_rd_data[7]_i_16/O
                         net (fo=2, routed)           0.723     7.884    cpu0/id_ex0/ex0/p_0_out[4]
    SLICE_X53Y33         LUT4 (Prop_lut4_I0_O)        0.124     8.008 r  cpu0/id_ex0/mem_rd_data[7]_i_20/O
                         net (fo=1, routed)           0.000     8.008    cpu0/id_ex0/mem_rd_data[7]_i_20_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.540 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.540    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.654    cpu0/id_ex0/mem_rd_data_reg[15]_i_17_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.768    cpu0/id_ex0/mem_rd_data_reg[15]_i_13_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.882    cpu0/id_ex0/mem_rd_data_reg[18]_i_7_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.121 r  cpu0/id_ex0/mem_rd_data_reg[23]_i_8/O[2]
                         net (fo=1, routed)           0.607     9.728    cpu0/id_ex0/ex0/data0[22]
    SLICE_X56Y38         LUT6 (Prop_lut6_I2_O)        0.302    10.030 r  cpu0/id_ex0/mem_rd_data[22]_i_5/O
                         net (fo=1, routed)           0.452    10.481    cpu0/id_ex0/mem_rd_data[22]_i_5_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.605 f  cpu0/id_ex0/mem_rd_data[22]_i_2/O
                         net (fo=1, routed)           0.645    11.251    cpu0/id_ex0/mem_rd_data[22]_i_2_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.375 r  cpu0/id_ex0/mem_rd_data[22]_i_1/O
                         net (fo=5, routed)           0.719    12.094    cpu0/if_id0/ex_reg1_reg[31][22]
    SLICE_X46Y40         LUT6 (Prop_lut6_I3_O)        0.124    12.218 r  cpu0/if_id0/jmp_addr1_carry__4_i_1/O
                         net (fo=2, routed)           0.717    12.935    cpu0/ex_mem0/id_reg1[10]
    SLICE_X44Y38         LUT5 (Prop_lut5_I2_O)        0.124    13.059 r  cpu0/ex_mem0/jmp_addr1_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.059    cpu0/id0/ex_jmp_addr_reg[23][3]
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.460 r  cpu0/id0/jmp_addr1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.460    cpu0/id0/jmp_addr1_carry__4_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.794 r  cpu0/id0/jmp_addr1_carry__5/O[1]
                         net (fo=1, routed)           0.348    14.142    cpu0/id0/jmp_addr1[25]
    SLICE_X45Y39         LUT4 (Prop_lut4_I0_O)        0.303    14.445 r  cpu0/id0/ex_jmp_addr[25]_i_1/O
                         net (fo=1, routed)           0.000    14.445    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[24]
    SLICE_X45Y39         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.446    14.787    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)        0.031    15.043    cpu0/id_ex0/ex_jmp_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -14.445    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 3.798ns (40.744%)  route 5.524ns (59.256%))
  Logic Levels:           14  (CARRY4=6 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.564     5.085    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  cpu0/id_ex0/ex_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  cpu0/id_ex0/ex_aluop_reg[1]/Q
                         net (fo=120, routed)         1.296     6.859    cpu0/id_ex0/ex_aluop[1]
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.301     7.160 r  cpu0/id_ex0/mem_rd_data[7]_i_16/O
                         net (fo=2, routed)           0.723     7.884    cpu0/id_ex0/ex0/p_0_out[4]
    SLICE_X53Y33         LUT4 (Prop_lut4_I0_O)        0.124     8.008 r  cpu0/id_ex0/mem_rd_data[7]_i_20/O
                         net (fo=1, routed)           0.000     8.008    cpu0/id_ex0/mem_rd_data[7]_i_20_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.540 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.540    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.654    cpu0/id_ex0/mem_rd_data_reg[15]_i_17_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.768    cpu0/id_ex0/mem_rd_data_reg[15]_i_13_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.081 f  cpu0/id_ex0/mem_rd_data_reg[18]_i_7/O[3]
                         net (fo=1, routed)           0.482     9.563    cpu0/id_ex0/ex0/data0[19]
    SLICE_X56Y37         LUT6 (Prop_lut6_I4_O)        0.306     9.869 f  cpu0/id_ex0/mem_rd_data[19]_i_8/O
                         net (fo=1, routed)           0.533    10.402    cpu0/id_ex0/mem_rd_data[19]_i_8_n_0
    SLICE_X58Y38         LUT5 (Prop_lut5_I1_O)        0.124    10.526 f  cpu0/id_ex0/mem_rd_data[19]_i_3/O
                         net (fo=1, routed)           0.490    11.016    cpu0/id_ex0/mem_rd_data[19]_i_3_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.140 f  cpu0/id_ex0/mem_rd_data[19]_i_1/O
                         net (fo=5, routed)           1.004    12.144    cpu0/id_ex0/ex_aluop_reg[3]_0[19]
    SLICE_X46Y37         LUT5 (Prop_lut5_I3_O)        0.124    12.268 r  cpu0/id_ex0/jmp_addr1_carry__3_i_9/O
                         net (fo=1, routed)           0.409    12.677    cpu0/ex_mem0/jmp_addr1_carry__3
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124    12.801 r  cpu0/ex_mem0/jmp_addr1_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.801    cpu0/id0/ex_jmp_addr_reg[19][3]
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.202 r  cpu0/id0/jmp_addr1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.202    cpu0/id0/jmp_addr1_carry__3_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.515 r  cpu0/id0/jmp_addr1_carry__4/O[3]
                         net (fo=1, routed)           0.586    14.101    cpu0/id0/jmp_addr1[23]
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.306    14.407 r  cpu0/id0/ex_jmp_addr[23]_i_1/O
                         net (fo=1, routed)           0.000    14.407    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[22]
    SLICE_X45Y38         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.445    14.786    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[23]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X45Y38         FDRE (Setup_fdre_C_D)        0.031    15.042    cpu0/id_ex0/ex_jmp_addr_reg[23]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -14.407    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.257ns  (logic 3.756ns (40.575%)  route 5.501ns (59.425%))
  Logic Levels:           15  (CARRY4=7 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.564     5.085    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  cpu0/id_ex0/ex_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  cpu0/id_ex0/ex_aluop_reg[1]/Q
                         net (fo=120, routed)         1.296     6.859    cpu0/id_ex0/ex_aluop[1]
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.301     7.160 r  cpu0/id_ex0/mem_rd_data[7]_i_16/O
                         net (fo=2, routed)           0.723     7.884    cpu0/id_ex0/ex0/p_0_out[4]
    SLICE_X53Y33         LUT4 (Prop_lut4_I0_O)        0.124     8.008 r  cpu0/id_ex0/mem_rd_data[7]_i_20/O
                         net (fo=1, routed)           0.000     8.008    cpu0/id_ex0/mem_rd_data[7]_i_20_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.540 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.540    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.654    cpu0/id_ex0/mem_rd_data_reg[15]_i_17_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.768    cpu0/id_ex0/mem_rd_data_reg[15]_i_13_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.882    cpu0/id_ex0/mem_rd_data_reg[18]_i_7_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.121 r  cpu0/id_ex0/mem_rd_data_reg[23]_i_8/O[2]
                         net (fo=1, routed)           0.607     9.728    cpu0/id_ex0/ex0/data0[22]
    SLICE_X56Y38         LUT6 (Prop_lut6_I2_O)        0.302    10.030 r  cpu0/id_ex0/mem_rd_data[22]_i_5/O
                         net (fo=1, routed)           0.452    10.481    cpu0/id_ex0/mem_rd_data[22]_i_5_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.605 f  cpu0/id_ex0/mem_rd_data[22]_i_2/O
                         net (fo=1, routed)           0.645    11.251    cpu0/id_ex0/mem_rd_data[22]_i_2_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.375 r  cpu0/id_ex0/mem_rd_data[22]_i_1/O
                         net (fo=5, routed)           0.719    12.094    cpu0/if_id0/ex_reg1_reg[31][22]
    SLICE_X46Y40         LUT6 (Prop_lut6_I3_O)        0.124    12.218 r  cpu0/if_id0/jmp_addr1_carry__4_i_1/O
                         net (fo=2, routed)           0.717    12.935    cpu0/ex_mem0/id_reg1[10]
    SLICE_X44Y38         LUT5 (Prop_lut5_I2_O)        0.124    13.059 r  cpu0/ex_mem0/jmp_addr1_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.059    cpu0/id0/ex_jmp_addr_reg[23][3]
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.460 r  cpu0/id0/jmp_addr1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.460    cpu0/id0/jmp_addr1_carry__4_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.699 r  cpu0/id0/jmp_addr1_carry__5/O[2]
                         net (fo=1, routed)           0.341    14.040    cpu0/id0/jmp_addr1[26]
    SLICE_X45Y39         LUT4 (Prop_lut4_I0_O)        0.302    14.342 r  cpu0/id0/ex_jmp_addr[26]_i_1/O
                         net (fo=1, routed)           0.000    14.342    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[25]
    SLICE_X45Y39         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.446    14.787    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)        0.031    15.043    cpu0/id_ex0/ex_jmp_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -14.342    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 3.700ns (40.138%)  route 5.518ns (59.862%))
  Logic Levels:           14  (CARRY4=6 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.564     5.085    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  cpu0/id_ex0/ex_aluop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  cpu0/id_ex0/ex_aluop_reg[1]/Q
                         net (fo=120, routed)         1.296     6.859    cpu0/id_ex0/ex_aluop[1]
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.301     7.160 r  cpu0/id_ex0/mem_rd_data[7]_i_16/O
                         net (fo=2, routed)           0.723     7.884    cpu0/id_ex0/ex0/p_0_out[4]
    SLICE_X53Y33         LUT4 (Prop_lut4_I0_O)        0.124     8.008 r  cpu0/id_ex0/mem_rd_data[7]_i_20/O
                         net (fo=1, routed)           0.000     8.008    cpu0/id_ex0/mem_rd_data[7]_i_20_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.540 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.540    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.654    cpu0/id_ex0/mem_rd_data_reg[15]_i_17_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.768    cpu0/id_ex0/mem_rd_data_reg[15]_i_13_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.081 f  cpu0/id_ex0/mem_rd_data_reg[18]_i_7/O[3]
                         net (fo=1, routed)           0.482     9.563    cpu0/id_ex0/ex0/data0[19]
    SLICE_X56Y37         LUT6 (Prop_lut6_I4_O)        0.306     9.869 f  cpu0/id_ex0/mem_rd_data[19]_i_8/O
                         net (fo=1, routed)           0.533    10.402    cpu0/id_ex0/mem_rd_data[19]_i_8_n_0
    SLICE_X58Y38         LUT5 (Prop_lut5_I1_O)        0.124    10.526 f  cpu0/id_ex0/mem_rd_data[19]_i_3/O
                         net (fo=1, routed)           0.490    11.016    cpu0/id_ex0/mem_rd_data[19]_i_3_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.140 f  cpu0/id_ex0/mem_rd_data[19]_i_1/O
                         net (fo=5, routed)           1.004    12.144    cpu0/id_ex0/ex_aluop_reg[3]_0[19]
    SLICE_X46Y37         LUT5 (Prop_lut5_I3_O)        0.124    12.268 r  cpu0/id_ex0/jmp_addr1_carry__3_i_9/O
                         net (fo=1, routed)           0.409    12.677    cpu0/ex_mem0/jmp_addr1_carry__3
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124    12.801 r  cpu0/ex_mem0/jmp_addr1_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.801    cpu0/id0/ex_jmp_addr_reg[19][3]
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.202 r  cpu0/id0/jmp_addr1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.202    cpu0/id0/jmp_addr1_carry__3_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.424 r  cpu0/id0/jmp_addr1_carry__4/O[0]
                         net (fo=1, routed)           0.581    14.005    cpu0/id0/jmp_addr1[20]
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.299    14.304 r  cpu0/id0/ex_jmp_addr[20]_i_1/O
                         net (fo=1, routed)           0.000    14.304    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[19]
    SLICE_X45Y38         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.445    14.786    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[20]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X45Y38         FDRE (Setup_fdre_C_D)        0.029    15.040    cpu0/id_ex0/ex_jmp_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -14.304    
  -------------------------------------------------------------------
                         slack                                  0.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cpu0/pc_reg0/pc_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if_id0/id_prediction_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.250ns (59.277%)  route 0.172ns (40.723%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.559     1.442    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  cpu0/pc_reg0/pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  cpu0/pc_reg0/pc_reg[24]/Q
                         net (fo=2, routed)           0.172     1.755    cpu0/if0/Q[16]
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.864 r  cpu0/if0/prediction0_carry__4/O[3]
                         net (fo=3, routed)           0.000     1.864    cpu0/if_id0/id_prediction_reg[31]_1[23]
    SLICE_X34Y34         FDRE                                         r  cpu0/if_id0/id_prediction_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.825     1.952    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  cpu0/if_id0/id_prediction_reg[24]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.130     1.833    cpu0/if_id0/id_prediction_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cpu0/pc_reg0/pc_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if_id0/id_prediction_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.435%)  route 0.168ns (39.565%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.560     1.443    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  cpu0/pc_reg0/pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  cpu0/pc_reg0/pc_reg[29]/Q
                         net (fo=2, routed)           0.168     1.752    cpu0/if0/Q[21]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.867 r  cpu0/if0/prediction0_carry__6/O[0]
                         net (fo=3, routed)           0.000     1.867    cpu0/if_id0/id_prediction_reg[31]_1[28]
    SLICE_X34Y36         FDRE                                         r  cpu0/if_id0/id_prediction_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.826     1.953    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  cpu0/if_id0/id_prediction_reg[29]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.130     1.834    cpu0/if_id0/id_prediction_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cpu0/if0/_inst_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if_id0/id_inst_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.208%)  route 0.191ns (47.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.558     1.441    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  cpu0/if0/_inst_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  cpu0/if0/_inst_reg[20]/Q
                         net (fo=1, routed)           0.191     1.796    cpu0/mem_ctrl0/_inst[20]
    SLICE_X35Y33         LUT5 (Prop_lut5_I0_O)        0.045     1.841 r  cpu0/mem_ctrl0/id_inst[20]_i_1/O
                         net (fo=1, routed)           0.000     1.841    cpu0/if_id0/id_inst_reg[31]_8[20]
    SLICE_X35Y33         FDRE                                         r  cpu0/if_id0/id_inst_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.824     1.951    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  cpu0/if_id0/id_inst_reg[20]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.092     1.794    cpu0/if_id0/id_inst_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.554     1.437    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X31Y20         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.229     1.808    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/ADDRD0
    SLICE_X30Y20         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.821     1.948    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/WCLK
    SLICE_X30Y20         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMA/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X30Y20         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.760    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.554     1.437    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X31Y20         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.229     1.808    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/ADDRD0
    SLICE_X30Y20         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.821     1.948    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/WCLK
    SLICE_X30Y20         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMB/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X30Y20         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.760    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.554     1.437    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X31Y20         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.229     1.808    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/ADDRD0
    SLICE_X30Y20         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.821     1.948    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/WCLK
    SLICE_X30Y20         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMC/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X30Y20         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.760    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.554     1.437    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X31Y20         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.229     1.808    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/ADDRD0
    SLICE_X30Y20         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.821     1.948    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/WCLK
    SLICE_X30Y20         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMD/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X30Y20         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.760    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_640_703_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.741%)  route 0.243ns (63.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.560     1.443    hci0/io_in_fifo/clk
    SLICE_X47Y15         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.243     1.827    hci0/io_in_fifo/q_data_array_reg_640_703_6_6/A0
    SLICE_X46Y15         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_640_703_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.828     1.955    hci0/io_in_fifo/q_data_array_reg_640_703_6_6/WCLK
    SLICE_X46Y15         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_640_703_6_6/DP/CLK
                         clock pessimism             -0.499     1.456    
    SLICE_X46Y15         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.766    hci0/io_in_fifo/q_data_array_reg_640_703_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_640_703_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.741%)  route 0.243ns (63.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.560     1.443    hci0/io_in_fifo/clk
    SLICE_X47Y15         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.243     1.827    hci0/io_in_fifo/q_data_array_reg_640_703_6_6/A0
    SLICE_X46Y15         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_640_703_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.828     1.955    hci0/io_in_fifo/q_data_array_reg_640_703_6_6/WCLK
    SLICE_X46Y15         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_640_703_6_6/SP/CLK
                         clock pessimism             -0.499     1.456    
    SLICE_X46Y15         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.766    hci0/io_in_fifo/q_data_array_reg_640_703_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_640_703_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.741%)  route 0.243ns (63.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.560     1.443    hci0/io_in_fifo/clk
    SLICE_X47Y15         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.243     1.827    hci0/io_in_fifo/q_data_array_reg_640_703_7_7/A0
    SLICE_X46Y15         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_640_703_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.828     1.955    hci0/io_in_fifo/q_data_array_reg_640_703_7_7/WCLK
    SLICE_X46Y15         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_640_703_7_7/DP/CLK
                         clock pessimism             -0.499     1.456    
    SLICE_X46Y15         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.766    hci0/io_in_fifo/q_data_array_reg_640_703_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   ram0/ram_bram/ram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   ram0/ram_bram/ram_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   ram0/ram_bram/ram_reg_3_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y15  hci0/io_in_fifo/q_data_array_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y15  hci0/io_in_fifo/q_data_array_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y15  hci0/io_in_fifo/q_data_array_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y15  hci0/io_in_fifo/q_data_array_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y15  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y15  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y15  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y15  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y15  hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y15  hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y23  cpu0/mem_ctrl0/cache0/entry_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y23  cpu0/mem_ctrl0/cache0/entry_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y23  cpu0/mem_ctrl0/cache0/entry_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y23  cpu0/mem_ctrl0/cache0/entry_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y10  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y10  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y10  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y23  cpu0/mem_ctrl0/cache0/entry_reg_0_255_2_2/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y23  cpu0/mem_ctrl0/cache0/entry_reg_0_255_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y23  cpu0/mem_ctrl0/cache0/entry_reg_0_255_2_2/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.779ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 0.456ns (8.738%)  route 4.763ns (91.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.559     5.080    EXCLK_IBUF_BUFG
    SLICE_X40Y34         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.536 f  rst_reg_replica_5/Q
                         net (fo=210, routed)         4.763    10.299    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X28Y10         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.445    14.786    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y10         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X28Y10         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 0.456ns (8.738%)  route 4.763ns (91.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.559     5.080    EXCLK_IBUF_BUFG
    SLICE_X40Y34         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.536 f  rst_reg_replica_5/Q
                         net (fo=210, routed)         4.763    10.299    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X28Y10         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.445    14.786    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y10         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X28Y10         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 0.456ns (8.738%)  route 4.763ns (91.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.559     5.080    EXCLK_IBUF_BUFG
    SLICE_X40Y34         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.536 f  rst_reg_replica_5/Q
                         net (fo=210, routed)         4.763    10.299    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X28Y10         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.445    14.786    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y10         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X28Y10         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 0.456ns (8.976%)  route 4.624ns (91.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.559     5.080    EXCLK_IBUF_BUFG
    SLICE_X40Y34         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.536 f  rst_reg_replica_5/Q
                         net (fo=210, routed)         4.624    10.160    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X28Y9          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.445    14.786    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y9          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X28Y9          FDCE (Recov_fdce_C_CLR)     -0.405    14.534    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 0.456ns (8.976%)  route 4.624ns (91.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.559     5.080    EXCLK_IBUF_BUFG
    SLICE_X40Y34         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.536 f  rst_reg_replica_5/Q
                         net (fo=210, routed)         4.624    10.160    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X28Y9          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.445    14.786    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y9          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X28Y9          FDCE (Recov_fdce_C_CLR)     -0.405    14.534    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 0.456ns (8.976%)  route 4.624ns (91.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.559     5.080    EXCLK_IBUF_BUFG
    SLICE_X40Y34         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.536 f  rst_reg_replica_5/Q
                         net (fo=210, routed)         4.624    10.160    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X28Y9          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.445    14.786    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y9          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X28Y9          FDCE (Recov_fdce_C_CLR)     -0.405    14.534    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 0.456ns (8.976%)  route 4.624ns (91.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.559     5.080    EXCLK_IBUF_BUFG
    SLICE_X40Y34         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.536 f  rst_reg_replica_5/Q
                         net (fo=210, routed)         4.624    10.160    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X28Y9          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.445    14.786    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y9          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X28Y9          FDCE (Recov_fdce_C_CLR)     -0.405    14.534    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 0.456ns (8.976%)  route 4.624ns (91.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.559     5.080    EXCLK_IBUF_BUFG
    SLICE_X40Y34         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.536 f  rst_reg_replica_5/Q
                         net (fo=210, routed)         4.624    10.160    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X28Y9          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.445    14.786    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y9          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X28Y9          FDCE (Recov_fdce_C_CLR)     -0.405    14.534    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 0.456ns (8.976%)  route 4.624ns (91.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.559     5.080    EXCLK_IBUF_BUFG
    SLICE_X40Y34         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.536 f  rst_reg_replica_5/Q
                         net (fo=210, routed)         4.624    10.160    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X28Y9          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.445    14.786    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y9          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X28Y9          FDCE (Recov_fdce_C_CLR)     -0.405    14.534    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.456ns (9.246%)  route 4.476ns (90.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.559     5.080    EXCLK_IBUF_BUFG
    SLICE_X40Y34         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.536 f  rst_reg_replica_5/Q
                         net (fo=210, routed)         4.476    10.012    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X28Y8          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.446    14.787    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X28Y8          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X28Y8          FDCE (Recov_fdce_C_CLR)     -0.405    14.535    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  4.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.141ns (15.052%)  route 0.796ns (84.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X40Y34         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg_replica_4/Q
                         net (fo=169, routed)         0.796     2.379    hci0/uart_blk/uart_rx_blk/rst_repN_4_alias
    SLICE_X32Y26         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.817     1.944    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X32Y26         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism             -0.249     1.695    
    SLICE_X32Y26         FDPE (Remov_fdpe_C_PRE)     -0.095     1.600    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.141ns (14.049%)  route 0.863ns (85.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X40Y34         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg_replica_4/Q
                         net (fo=169, routed)         0.863     2.446    hci0/uart_blk/uart_rx_blk/rst_repN_4_alias
    SLICE_X33Y25         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.816     1.943    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X33Y25         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X33Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.602    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.141ns (13.989%)  route 0.867ns (86.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X40Y34         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg_replica_4/Q
                         net (fo=169, routed)         0.867     2.450    hci0/uart_blk/uart_rx_blk/rst_repN_4_alias
    SLICE_X32Y25         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.816     1.943    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X32Y25         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X32Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.602    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.141ns (13.989%)  route 0.867ns (86.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X40Y34         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg_replica_4/Q
                         net (fo=169, routed)         0.867     2.450    hci0/uart_blk/uart_rx_blk/rst_repN_4_alias
    SLICE_X32Y25         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.816     1.943    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X32Y25         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X32Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.602    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.550%)  route 0.900ns (86.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X40Y34         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg_replica_4/Q
                         net (fo=169, routed)         0.900     2.483    hci0/uart_blk/uart_rx_blk/rst_repN_4_alias
    SLICE_X31Y25         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.816     1.943    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X31Y25         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X31Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.602    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.550%)  route 0.900ns (86.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X40Y34         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg_replica_4/Q
                         net (fo=169, routed)         0.900     2.483    hci0/uart_blk/uart_rx_blk/rst_repN_4_alias
    SLICE_X31Y25         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.816     1.943    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X31Y25         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X31Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.602    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.141ns (13.088%)  route 0.936ns (86.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X40Y34         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg_replica_4/Q
                         net (fo=169, routed)         0.936     2.519    hci0/uart_blk/uart_rx_blk/rst_repN_4_alias
    SLICE_X31Y24         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.816     1.943    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X31Y24         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X31Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.602    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.141ns (13.088%)  route 0.936ns (86.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X40Y34         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg_replica_4/Q
                         net (fo=169, routed)         0.936     2.519    hci0/uart_blk/uart_rx_blk/rst_repN_4_alias
    SLICE_X31Y24         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.816     1.943    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X31Y24         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X31Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.602    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.141ns (13.088%)  route 0.936ns (86.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X40Y34         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg_replica_4/Q
                         net (fo=169, routed)         0.936     2.519    hci0/uart_blk/uart_rx_blk/rst_repN_4_alias
    SLICE_X31Y24         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.816     1.943    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X31Y24         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X31Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.602    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.141ns (12.747%)  route 0.965ns (87.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.559     1.442    EXCLK_IBUF_BUFG
    SLICE_X40Y34         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  rst_reg_replica_4/Q
                         net (fo=169, routed)         0.965     2.548    hci0/uart_blk/uart_rx_blk/rst_repN_4_alias
    SLICE_X33Y24         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.816     1.943    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X33Y24         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism             -0.249     1.694    
    SLICE_X33Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.602    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.946    





