{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu.v@115:125@HdlIdDef", "   \n   //flops_issue_lsu\n   wire router_lsu_select;\n   wire [5:0] rd_wfid;\n   wire [15:0] rd_lds_base;\n   wire [11:0] router_source_reg1;\n   wire [11:0] router_source_reg2;\n   wire [11:0] router_source_reg3;\n   wire [11:0] router_mem_sgpr;\n   wire [15:0] rd_imm_value0;\n   wire [31:0] rd_imm_value1;\n"], "Clone Blocks": [["miaow/src/verilog/rtl/lsu/lsu.v@113:123", "   assign vgpr_source1_data_i = vgpr_source1_data;\n   \n   \n   //flops_issue_lsu\n   wire router_lsu_select;\n   wire [5:0] rd_wfid;\n   wire [15:0] rd_lds_base;\n   wire [11:0] router_source_reg1;\n   wire [11:0] router_source_reg2;\n   wire [11:0] router_source_reg3;\n   wire [11:0] router_mem_sgpr;\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@119:129", "   wire [15:0] rd_lds_base;\n   wire [11:0] router_source_reg1;\n   wire [11:0] router_source_reg2;\n   wire [11:0] router_source_reg3;\n   wire [11:0] router_mem_sgpr;\n   wire [15:0] rd_imm_value0;\n   wire [31:0] rd_imm_value1;\n   wire [11:0] router_dest_reg;\n   wire [31:0] rd_opcode;\n   wire [31:0] rd_instr_pc;\n   wire load_src_a, shift_src_a;\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@122:132", "   wire [11:0] router_source_reg3;\n   wire [11:0] router_mem_sgpr;\n   wire [15:0] rd_imm_value0;\n   wire [31:0] rd_imm_value1;\n   wire [11:0] router_dest_reg;\n   wire [31:0] rd_opcode;\n   wire [31:0] rd_instr_pc;\n   wire load_src_a, shift_src_a;\n\n   assign exec_rd_wfid = issue_wfid;\n\n"], ["miaow/src/verilog/tb/issue/issue_tb.v@93:103", "   wire [11:0] \tlsu_dest_reg;\t\t// From issue of issue.v\n   wire [15:0] \tlsu_imm_value0;\t\t// From issue of issue.v\n   wire [31:0] \tlsu_imm_value1;\t\t// From issue of issue.v\n   wire [31:0] \tlsu_instr_pc;\t\t// From issue of issue.v\n   wire \tlsu_lsu_select;\t\t// From issue of issue.v\n   wire [11:0] \tlsu_mem_sgpr;\t\t// From issue of issue.v\n   wire [31:0] \tlsu_opcode;\t\t// From issue of issue.v\n   wire [11:0] \tlsu_source_reg1;\t// From issue of issue.v\n   wire [11:0] \tlsu_source_reg2;\t// From issue of issue.v\n   wire [11:0] \tlsu_source_reg3;\t// From issue of issue.v\n   wire [5:0] \tlsu_wfid;\t\t// From issue of issue.v\n"], ["miaow/src/verilog/tb/issue/issue_tb.v@94:104", "   wire [15:0] \tlsu_imm_value0;\t\t// From issue of issue.v\n   wire [31:0] \tlsu_imm_value1;\t\t// From issue of issue.v\n   wire [31:0] \tlsu_instr_pc;\t\t// From issue of issue.v\n   wire \tlsu_lsu_select;\t\t// From issue of issue.v\n   wire [11:0] \tlsu_mem_sgpr;\t\t// From issue of issue.v\n   wire [31:0] \tlsu_opcode;\t\t// From issue of issue.v\n   wire [11:0] \tlsu_source_reg1;\t// From issue of issue.v\n   wire [11:0] \tlsu_source_reg2;\t// From issue of issue.v\n   wire [11:0] \tlsu_source_reg3;\t// From issue of issue.v\n   wire [5:0] \tlsu_wfid;\t\t// From issue of issue.v\n   wire \tsalu_alu_select;\t// From issue of issue.v\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@118:128", "   wire [5:0] rd_wfid;\n   wire [15:0] rd_lds_base;\n   wire [11:0] router_source_reg1;\n   wire [11:0] router_source_reg2;\n   wire [11:0] router_source_reg3;\n   wire [11:0] router_mem_sgpr;\n   wire [15:0] rd_imm_value0;\n   wire [31:0] rd_imm_value1;\n   wire [11:0] router_dest_reg;\n   wire [31:0] rd_opcode;\n   wire [31:0] rd_instr_pc;\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@121:131", "   wire [11:0] router_source_reg2;\n   wire [11:0] router_source_reg3;\n   wire [11:0] router_mem_sgpr;\n   wire [15:0] rd_imm_value0;\n   wire [31:0] rd_imm_value1;\n   wire [11:0] router_dest_reg;\n   wire [31:0] rd_opcode;\n   wire [31:0] rd_instr_pc;\n   wire load_src_a, shift_src_a;\n\n   assign exec_rd_wfid = issue_wfid;\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@116:126", "   //flops_issue_lsu\n   wire router_lsu_select;\n   wire [5:0] rd_wfid;\n   wire [15:0] rd_lds_base;\n   wire [11:0] router_source_reg1;\n   wire [11:0] router_source_reg2;\n   wire [11:0] router_source_reg3;\n   wire [11:0] router_mem_sgpr;\n   wire [15:0] rd_imm_value0;\n   wire [31:0] rd_imm_value1;\n   wire [11:0] router_dest_reg;\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@114:124", "   \n   \n   //flops_issue_lsu\n   wire router_lsu_select;\n   wire [5:0] rd_wfid;\n   wire [15:0] rd_lds_base;\n   wire [11:0] router_source_reg1;\n   wire [11:0] router_source_reg2;\n   wire [11:0] router_source_reg3;\n   wire [11:0] router_mem_sgpr;\n   wire [15:0] rd_imm_value0;\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@117:127", "   wire router_lsu_select;\n   wire [5:0] rd_wfid;\n   wire [15:0] rd_lds_base;\n   wire [11:0] router_source_reg1;\n   wire [11:0] router_source_reg2;\n   wire [11:0] router_source_reg3;\n   wire [11:0] router_mem_sgpr;\n   wire [15:0] rd_imm_value0;\n   wire [31:0] rd_imm_value1;\n   wire [11:0] router_dest_reg;\n   wire [31:0] rd_opcode;\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@120:130", "   wire [11:0] router_source_reg1;\n   wire [11:0] router_source_reg2;\n   wire [11:0] router_source_reg3;\n   wire [11:0] router_mem_sgpr;\n   wire [15:0] rd_imm_value0;\n   wire [31:0] rd_imm_value1;\n   wire [11:0] router_dest_reg;\n   wire [31:0] rd_opcode;\n   wire [31:0] rd_instr_pc;\n   wire load_src_a, shift_src_a;\n\n"]], "Diff Content": {"Delete": [[120, "   wire [11:0] router_source_reg1;\n"]], "Add": []}}