Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinix/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0150910cc5b0470abc1ebb542c86432b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab_08_Sim_behav xil_defaultlib.Lab_08_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiply_FSM
Compiling module xil_defaultlib.Shift_Reg
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.cnt_convert_14b
Compiling module xil_defaultlib.cnt_convert_7b
Compiling module xil_defaultlib.clk_divder
Compiling module xil_defaultlib.Univ_SSeg
Compiling module xil_defaultlib.Lab_08
Compiling module xil_defaultlib.Lab_08_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab_08_Sim_behav
