{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1707138939347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1707138939347 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Trigger EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"Trigger\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707138939364 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707138939402 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707138939402 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1707138939482 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707138939550 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707138939550 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707138939550 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1707138939550 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707138939551 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707138939551 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707138939551 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707138939551 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707138939551 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1707138939551 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1707138939552 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "The Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1707138939840 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Trigger.sdc " "Synopsys Design Constraints File file not found: 'Trigger.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1707138939841 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1707138939841 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|inst19\|inst21~1\|combout " "Node \"inst7\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939842 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst19\|inst21~1\|dataa " "Node \"inst7\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939842 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst\|inst20~1\|dataa " "Node \"inst7\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939842 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst\|inst20~1\|combout " "Node \"inst7\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939842 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst19\|inst21~1\|datad " "Node \"inst7\|inst19\|inst21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939842 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst\|inst20~1\|datab " "Node \"inst7\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939842 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707138939842 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst19\|inst21~1\|combout " "Node \"inst\|inst2\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939842 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst19\|inst21~1\|dataa " "Node \"inst\|inst2\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939842 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst\|inst20~1\|dataa " "Node \"inst\|inst2\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939842 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst\|inst20~1\|combout " "Node \"inst\|inst2\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939842 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst19\|inst21~1\|datad " "Node \"inst\|inst2\|inst19\|inst21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939842 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst\|inst20~1\|datab " "Node \"inst\|inst2\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939842 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707138939842 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst19\|inst21~1\|combout " "Node \"inst11\|inst6\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939842 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst19\|inst21~1\|dataa " "Node \"inst11\|inst6\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939842 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst\|inst20~1\|dataa " "Node \"inst11\|inst6\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939842 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst\|inst20~1\|combout " "Node \"inst11\|inst6\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939842 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst19\|inst21~1\|datad " "Node \"inst11\|inst6\|inst19\|inst21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939842 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst\|inst20~1\|datab " "Node \"inst11\|inst6\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939842 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707138939842 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst19\|inst21~1\|combout " "Node \"inst11\|inst2\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst19\|inst21~1\|dataa " "Node \"inst11\|inst2\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst\|inst20~1\|dataa " "Node \"inst11\|inst2\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst\|inst20~1\|combout " "Node \"inst11\|inst2\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst19\|inst21~1\|datad " "Node \"inst11\|inst2\|inst19\|inst21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst\|inst20~1\|datab " "Node \"inst11\|inst2\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707138939843 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst19\|inst21~1\|combout " "Node \"inst12\|inst9\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst19\|inst21~1\|dataa " "Node \"inst12\|inst9\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst\|inst20~1\|dataa " "Node \"inst12\|inst9\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst\|inst20~1\|combout " "Node \"inst12\|inst9\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst19\|inst21~1\|datad " "Node \"inst12\|inst9\|inst19\|inst21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst\|inst20~1\|datab " "Node \"inst12\|inst9\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707138939843 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst19\|inst21~1\|combout " "Node \"inst12\|inst5\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst19\|inst21~1\|dataa " "Node \"inst12\|inst5\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst\|inst20~1\|dataa " "Node \"inst12\|inst5\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst\|inst20~1\|combout " "Node \"inst12\|inst5\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst19\|inst21~1\|datad " "Node \"inst12\|inst5\|inst19\|inst21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst\|inst20~1\|datab " "Node \"inst12\|inst5\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707138939843 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst19\|inst21~1\|combout " "Node \"inst12\|inst2\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst19\|inst21~1\|dataa " "Node \"inst12\|inst2\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst\|inst20~1\|dataa " "Node \"inst12\|inst2\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst\|inst20~1\|combout " "Node \"inst12\|inst2\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst19\|inst21~1\|datad " "Node \"inst12\|inst2\|inst19\|inst21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst\|inst20~1\|datab " "Node \"inst12\|inst2\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138939843 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707138939843 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst19\|inst21~1\|datac  to: inst11\|inst2\|inst\|inst20~1\|combout " "From: inst11\|inst2\|inst19\|inst21~1\|datac  to: inst11\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138939844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst\|inst20~1\|datad  to: inst11\|inst2\|inst19\|inst21~1\|combout " "From: inst11\|inst2\|inst\|inst20~1\|datad  to: inst11\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138939844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst19\|inst21~1\|datac  to: inst11\|inst6\|inst\|inst20~1\|combout " "From: inst11\|inst6\|inst19\|inst21~1\|datac  to: inst11\|inst6\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138939844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst\|inst20~1\|datad  to: inst11\|inst6\|inst19\|inst21~1\|combout " "From: inst11\|inst6\|inst\|inst20~1\|datad  to: inst11\|inst6\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138939844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst19\|inst21~1\|datac  to: inst12\|inst2\|inst\|inst20~1\|combout " "From: inst12\|inst2\|inst19\|inst21~1\|datac  to: inst12\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138939844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst\|inst20~1\|datad  to: inst12\|inst2\|inst19\|inst21~1\|combout " "From: inst12\|inst2\|inst\|inst20~1\|datad  to: inst12\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138939844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst19\|inst21~1\|datac  to: inst12\|inst5\|inst\|inst20~1\|combout " "From: inst12\|inst5\|inst19\|inst21~1\|datac  to: inst12\|inst5\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138939844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst\|inst20~1\|datad  to: inst12\|inst5\|inst19\|inst21~1\|combout " "From: inst12\|inst5\|inst\|inst20~1\|datad  to: inst12\|inst5\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138939844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst19\|inst21~1\|datac  to: inst12\|inst9\|inst\|inst20~1\|combout " "From: inst12\|inst9\|inst19\|inst21~1\|datac  to: inst12\|inst9\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138939844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst\|inst20~1\|datad  to: inst12\|inst9\|inst19\|inst21~1\|combout " "From: inst12\|inst9\|inst\|inst20~1\|datad  to: inst12\|inst9\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138939844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst7\|inst19\|inst21~1\|datac  to: inst7\|inst\|inst20~1\|combout " "From: inst7\|inst19\|inst21~1\|datac  to: inst7\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138939844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst7\|inst\|inst20~1\|datad  to: inst7\|inst19\|inst21~1\|combout " "From: inst7\|inst\|inst20~1\|datad  to: inst7\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138939844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst19\|inst21~1\|datac  to: inst\|inst2\|inst\|inst20~1\|combout " "From: inst\|inst2\|inst19\|inst21~1\|datac  to: inst\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138939844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst\|inst20~1\|datad  to: inst\|inst2\|inst19\|inst21~1\|combout " "From: inst\|inst2\|inst\|inst20~1\|datad  to: inst\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138939844 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1707138939844 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1707138939845 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1707138939846 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1707138939846 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "D-TriggerWithRiseEdge:inst4\|D-Trigger:inst19\|inst20  " "Automatically promoted node D-TriggerWithRiseEdge:inst4\|D-Trigger:inst19\|inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707138939858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D-TriggerWithRiseEdge:inst5\|D-Trigger:inst19\|inst20 " "Destination node D-TriggerWithRiseEdge:inst5\|D-Trigger:inst19\|inst20" {  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707138939858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst6 " "Destination node inst6" {  } { { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 232 928 992 280 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707138939858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Yellow~output " "Destination node Yellow~output" {  } { { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 224 1088 1264 240 "Yellow" "" } } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707138939858 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1707138939858 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707138939858 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1707138939997 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707138939998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707138939998 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707138939998 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707138939998 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1707138939998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1707138939998 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1707138939998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1707138939999 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1707138939999 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707138939999 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707138940004 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1707138940007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707138940359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707138940403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707138940412 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707138940770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707138940770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707138940921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1707138941387 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707138941387 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1707138941891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1707138942057 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1707138942057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707138942060 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.32 " "Total time spent on timing analysis during the Fitter is 0.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1707138942157 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707138942164 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707138942267 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707138942267 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707138942387 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707138942665 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL 23 " "Pin CLK uses I/O standard 3.3-V LVTTL at 23" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { CLK } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 240 128 296 256 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707138942821 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1707138942821 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/output_files/Trigger.fit.smsg " "Generated suppressed messages file D:/GITEA/GitHub/ES/pcbteach/Lesson_04/output_files/Trigger.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707138942865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 54 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5530 " "Peak virtual memory: 5530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707138943095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  5 16:15:43 2024 " "Processing ended: Mon Feb  5 16:15:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707138943095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707138943095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707138943095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707138943095 ""}
