static void master_clk_init(struct clk *clk)\r\n{\r\nint idx = (__raw_readl(cprc_base + 0x00) >> 6) & 0x0007;\r\nclk->rate *= ifc_table[idx];\r\n}\r\nstatic unsigned long module_clk_recalc(struct clk *clk)\r\n{\r\nint idx = (__raw_readw(cprc_base) >> 12) & 0x0007;\r\nreturn clk->parent->rate / ifc_table[idx];\r\n}\r\nstatic unsigned long bus_clk_recalc(struct clk *clk)\r\n{\r\nint idx = (__raw_readw(cprc_base) >> 3) & 0x0007;\r\nreturn clk->parent->rate / ifc_table[idx];\r\n}\r\nstatic unsigned long cpu_clk_recalc(struct clk *clk)\r\n{\r\nint idx = (__raw_readw(cprc_base) & 0x0007);\r\nreturn clk->parent->rate / ifc_table[idx];\r\n}\r\nvoid __init arch_init_clk_ops(struct sh_clk_ops **ops, int idx)\r\n{\r\ncprc_base = (unsigned long)ioremap_nocache(CPRC_BASE, 1024);\r\nBUG_ON(!cprc_base);\r\nif (idx < ARRAY_SIZE(sh5_clk_ops))\r\n*ops = sh5_clk_ops[idx];\r\n}
