
aula1104_piscaled_delay_assembly.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .vector       00000008  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000060  08000008  08000008  00010008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init         00000004  08000068  08000068  00010068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .fini         00000004  0800006c  0800006c  0001006c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .ARM.attributes 00000030  00000000  00000000  00010070  2**0
                  CONTENTS, READONLY
  5 .debug_line   00000075  00000000  00000000  000100a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  6 .debug_info   00000026  00000000  00000000  00010115  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_abbrev 00000014  00000000  00000000  0001013b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_aranges 00000020  00000000  00000000  00010150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_str    0000007f  00000000  00000000  00010170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000008 <init>:
	.section .text.init
	.weak init
	.type init, %function

init:
	ldr r6, = 0x40023800 + 0x30
 8000008:	4e10      	ldr	r6, [pc, #64]	; (800004c <delay2+0x6>)
	ldr r0, = 0x08
 800000a:	f04f 0008 	mov.w	r0, #8
	str r0, [r6]
 800000e:	6030      	str	r0, [r6, #0]
	ldr r6, = 0x40020C00 + 0x00
 8000010:	4e0f      	ldr	r6, [pc, #60]	; (8000050 <delay2+0xa>)
	ldr r0, = 0x01000000
 8000012:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
	str r0, [r6]
 8000016:	6030      	str	r0, [r6, #0]

	ldr r6, = 0x40020C00 + 0x04
 8000018:	4e0e      	ldr	r6, [pc, #56]	; (8000054 <delay2+0xe>)
	ldr r0, = 0x00000000
 800001a:	f04f 0000 	mov.w	r0, #0
	str r0, [r6]
 800001e:	6030      	str	r0, [r6, #0]

	ldr r6, = 0x40020C00 + 0x08
 8000020:	4e0d      	ldr	r6, [pc, #52]	; (8000058 <delay2+0x12>)
	ldr r0, = 0x00000000
 8000022:	f04f 0000 	mov.w	r0, #0
	str r0, [r6]
 8000026:	6030      	str	r0, [r6, #0]

	ldr r6, = 0x40020C00 + 0x0C
 8000028:	4e0c      	ldr	r6, [pc, #48]	; (800005c <delay2+0x16>)
	ldr r0, = 0x00000000
 800002a:	f04f 0000 	mov.w	r0, #0
	str r0, [r6]
 800002e:	6030      	str	r0, [r6, #0]

	mov r2, 0x1000
 8000030:	f44f 5280 	mov.w	r2, #4096	; 0x1000
	mov r3, 0x0000
 8000034:	f04f 0300 	mov.w	r3, #0
	ldr r6, = 0x40020C00 + 0x14
 8000038:	4e09      	ldr	r6, [pc, #36]	; (8000060 <delay2+0x1a>)

0800003a <loop>:
loop:
	str r2, [r6]
 800003a:	6032      	str	r2, [r6, #0]
	ldr r1, =80000000
 800003c:	4909      	ldr	r1, [pc, #36]	; (8000064 <delay2+0x1e>)

0800003e <delay1>:
delay1:
	subs r1, 1
 800003e:	3901      	subs	r1, #1
	bne delay1
 8000040:	d1fd      	bne.n	800003e <delay1>
	str r3, [r6]
 8000042:	6033      	str	r3, [r6, #0]
	ldr r1, =80000000
 8000044:	4907      	ldr	r1, [pc, #28]	; (8000064 <delay2+0x1e>)

08000046 <delay2>:
delay2:
	subs r1, 1
 8000046:	3901      	subs	r1, #1
	bne delay2
 8000048:	d1fd      	bne.n	8000046 <delay2>

	b loop
 800004a:	e7f6      	b.n	800003a <loop>
	ldr r6, = 0x40023800 + 0x30
 800004c:	40023830 	.word	0x40023830
	ldr r6, = 0x40020C00 + 0x00
 8000050:	40020c00 	.word	0x40020c00
	ldr r6, = 0x40020C00 + 0x04
 8000054:	40020c04 	.word	0x40020c04
	ldr r6, = 0x40020C00 + 0x08
 8000058:	40020c08 	.word	0x40020c08
	ldr r6, = 0x40020C00 + 0x0C
 800005c:	40020c0c 	.word	0x40020c0c
	ldr r6, = 0x40020C00 + 0x14
 8000060:	40020c14 	.word	0x40020c14
	ldr r1, =80000000
 8000064:	04c4b400 	.word	0x04c4b400

Disassembly of section .init:

08000068 <_init>:
 8000068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800006a:	bf00      	nop

Disassembly of section .fini:

0800006c <_fini>:
 800006c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800006e:	bf00      	nop
