[{"DBLP title": "Automatic abstraction and fault tolerance in cortical microachitectures.", "DBLP authors": ["Atif Hashmi", "Hugues Berry", "Olivier Temam", "Mikko H. Lipasti"], "year": 2011, "MAG papers": [{"PaperId": 2109492604, "PaperTitle": "automatic abstraction and fault tolerance in cortical microachitectures", "Year": 2011, "CitationCount": 41, "EstimatedCitation": 68, "Affiliations": {"university of wisconsin madison": 2.0, "french institute for research in computer science and automation": 2.0}}, {"PaperId": 3005636013, "PaperTitle": "automatic abstraction and fault tolerance in cortical microachitectures", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template.", "DBLP authors": ["Niket Kumar Choudhary", "Salil V. Wadhavkar", "Tanmay A. Shah", "Hiran Mayukh", "Jayneel Gandhi", "Brandon H. Dwiel", "Sandeep Navada", "Hashem Hashemi Najaf-abadi", "Eric Rotenberg"], "year": 2011, "MAG papers": [{"PaperId": 2103670614, "PaperTitle": "fabscalar composing synthesizable rtl designs of arbitrary cores within a canonical superscalar template", "Year": 2011, "CitationCount": 113, "EstimatedCitation": 180, "Affiliations": {"north carolina state university": 5.0, "university of wisconsin madison": 2.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "CRIB: consolidated rename, issue, and bypass.", "DBLP authors": ["Erika Gunadi", "Mikko H. Lipasti"], "year": 2011, "MAG papers": [{"PaperId": 2149815585, "PaperTitle": "crib consolidated rename issue and bypass", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"intel": 1.0, "university of wisconsin madison": 1.0}}], "source": "ES"}, {"DBLP title": "FlexBulk: intelligently forming atomic blocks in blocked-execution multiprocessors to minimize squashes.", "DBLP authors": ["Rishi Agarwal", "Josep Torrellas"], "year": 2011, "MAG papers": [{"PaperId": 1970358999, "PaperTitle": "flexbulk intelligently forming atomic blocks in blocked execution multiprocessors to minimize squashes", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Virtualizing performance asymmetric multi-core systems.", "DBLP authors": ["Youngjin Kwon", "Changdae Kim", "Seungryoul Maeng", "Jaehyuk Huh"], "year": 2011, "MAG papers": [{"PaperId": 2104733617, "PaperTitle": "virtualizing performance asymmetric multi core systems", "Year": 2011, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"kaist": 4.0}}, {"PaperId": 3005047853, "PaperTitle": "virtualizing performance asymmetric multi core systems", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Vantage: scalable and efficient fine-grain cache partitioning.", "DBLP authors": ["Daniel S\u00e1nchez", "Christos Kozyrakis"], "year": 2011, "MAG papers": [{"PaperId": 2143835304, "PaperTitle": "vantage scalable and efficient fine grain cache partitioning", "Year": 2011, "CitationCount": 158, "EstimatedCitation": 260, "Affiliations": {"stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs.", "DBLP authors": ["Asit K. Mishra", "Xiangyu Dong", "Guangyu Sun", "Yuan Xie", "Narayanan Vijaykrishnan", "Chita R. Das"], "year": 2011, "MAG papers": [{"PaperId": 2011443263, "PaperTitle": "architecting on chip interconnects for stacked 3d stt ram caches in cmps", "Year": 2011, "CitationCount": 83, "EstimatedCitation": 119, "Affiliations": {"pennsylvania state university": 6.0}}], "source": "ES"}, {"DBLP title": "Bypass and insertion algorithms for exclusive last-level caches.", "DBLP authors": ["Jayesh Gaur", "Mainak Chaudhuri", "Sreenivas Subramoney"], "year": 2011, "MAG papers": [{"PaperId": 3006039064, "PaperTitle": "bypass and insertion algorithms for exclusive last level caches", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}, {"PaperId": 2097336080, "PaperTitle": "bypass and insertion algorithms for exclusive last level caches", "Year": 2011, "CitationCount": 91, "EstimatedCitation": 138, "Affiliations": {"indian institute of technology kanpur": 1.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks.", "DBLP authors": ["Blas Cuesta", "Alberto Ros", "Mar\u00eda Engracia G\u00f3mez", "Antonio Robles", "Jos\u00e9 Duato"], "year": 2011, "MAG papers": [{"PaperId": 2016521571, "PaperTitle": "increasing the effectiveness of directory caches by deactivating coherence for private memory blocks", "Year": 2011, "CitationCount": 127, "EstimatedCitation": 194, "Affiliations": {"polytechnic university of valencia": 5.0}}], "source": "ES"}, {"DBLP title": "TLSync: support for multiple fast barriers using on-chip transmission lines.", "DBLP authors": ["Jungju Oh", "Milos Prvulovic", "Alenka G. Zajic"], "year": 2011, "MAG papers": [{"PaperId": 2138088426, "PaperTitle": "tlsync support for multiple fast barriers using on chip transmission lines", "Year": 2011, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "OUTRIDER: efficient memory latency tolerance with decoupled strands.", "DBLP authors": ["Neal Clayton Crago", "Sanjay J. Patel"], "year": 2011, "MAG papers": [{"PaperId": 2029076579, "PaperTitle": "outrider efficient memory latency tolerance with decoupled strands", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators.", "DBLP authors": ["Yunsup Lee", "Rimas Avizienis", "Alex Bishara", "Richard Xia", "Derek Lockhart", "Christopher Batten", "Krste Asanovic"], "year": 2011, "MAG papers": [{"PaperId": 2997350343, "PaperTitle": "exploring the tradeoffs between programmability and efficiency in data parallel accelerators", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}}, {"PaperId": 2167399819, "PaperTitle": "exploring the tradeoffs between programmability and efficiency in data parallel accelerators", "Year": 2011, "CitationCount": 99, "EstimatedCitation": 162, "Affiliations": {"university of california berkeley": 5.0, "cornell university": 2.0}}], "source": "ES"}, {"DBLP title": "Prefetch-aware shared resource management for multi-core systems.", "DBLP authors": ["Eiman Ebrahimi", "Chang Joo Lee", "Onur Mutlu", "Yale N. Patt"], "year": 2011, "MAG papers": [{"PaperId": 2135675903, "PaperTitle": "prefetch aware shared resource management for multi core systems", "Year": 2011, "CitationCount": 117, "EstimatedCitation": 164, "Affiliations": {"university of texas at austin": 2.0, "intel": 1.0, "carnegie mellon university": 1.0}}, {"PaperId": 3009616091, "PaperTitle": "prefetch aware shared resource management for multi core systems", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Rebound: scalable checkpointing for coherent shared memory.", "DBLP authors": ["Rishi Agarwal", "Pranav Garg", "Josep Torrellas"], "year": 2011, "MAG papers": [{"PaperId": 2163286713, "PaperTitle": "rebound scalable checkpointing for coherent shared memory", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Demand-driven software race detection using hardware performance counters.", "DBLP authors": ["Joseph L. Greathouse", "Zhiqiang Ma", "Matthew I. Frank", "Ramesh Peri", "Todd M. Austin"], "year": 2011, "MAG papers": [{"PaperId": 2128717053, "PaperTitle": "demand driven software race detection using hardware performance counters", "Year": 2011, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"intel": 3.0, "university of michigan": 2.0}}, {"PaperId": 3004639027, "PaperTitle": "demand driven software race detection using hardware performance counters", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "i-NVMM: a secure non-volatile main memory system with incremental encryption.", "DBLP authors": ["Siddhartha Chhabra", "Yan Solihin"], "year": 2011, "MAG papers": [{"PaperId": 1997933199, "PaperTitle": "i nvmm a secure non volatile main memory system with incremental encryption", "Year": 2011, "CitationCount": 108, "EstimatedCitation": 127, "Affiliations": {"north carolina state university": 2.0}}], "source": "ES"}, {"DBLP title": "Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security.", "DBLP authors": ["Mohit Tiwari", "Jason Oberg", "Xun Li", "Jonathan Valamehr", "Timothy E. Levin", "Ben Hardekopf", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "year": 2011, "MAG papers": [{"PaperId": 2151071112, "PaperTitle": "crafting a usable microkernel processor and i o system with strict and provable information flow security", "Year": 2011, "CitationCount": 83, "EstimatedCitation": 122, "Affiliations": {"university of california santa barbara": 6.0, "university of california san diego": 2.0, "naval postgraduate school": 1.0}}, {"PaperId": 2996945545, "PaperTitle": "crafting a usable microkernel processor and i o system with strict and provable information flow security", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Sampling + DMR: practical and low-overhead permanent fault detection.", "DBLP authors": ["Shuou Nomura", "Matthew D. Sinclair", "Chen-Han Ho", "Venkatraman Govindaraju", "Marc de Kruijf", "Karthikeyan Sankaralingam"], "year": 2011, "MAG papers": [{"PaperId": 2158382658, "PaperTitle": "sampling dmr practical and low overhead permanent fault detection", "Year": 2011, "CitationCount": 44, "EstimatedCitation": 70, "Affiliations": {"university of wisconsin madison": 6.0}}], "source": "ES"}, {"DBLP title": "Releasing efficient beta cores to market early.", "DBLP authors": ["Sangeetha Sudhakrishnan", "Rigo Dicochea", "Jose Renau"], "year": 2011, "MAG papers": [{"PaperId": 2157962887, "PaperTitle": "releasing efficient beta cores to market early", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california santa cruz": 3.0}}, {"PaperId": 3015794279, "PaperTitle": "releasing efficient beta cores to market early", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "CPPC: correctable parity protected cache.", "DBLP authors": ["Mehrtash Manoochehri", "Murali Annavaram", "Michel Dubois"], "year": 2011, "MAG papers": [{"PaperId": 2157991862, "PaperTitle": "cppc correctable parity protected cache", "Year": 2011, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient mechanisms for managing thread context in throughput processors.", "DBLP authors": ["Mark Gebhart", "Daniel R. Johnson", "David Tarjan", "Stephen W. Keckler", "William J. Dally", "Erik Lindholm", "Kevin Skadron"], "year": 2011, "MAG papers": [{"PaperId": 2096661534, "PaperTitle": "energy efficient mechanisms for managing thread context in throughput processors", "Year": 2011, "CitationCount": 221, "EstimatedCitation": 304, "Affiliations": {"nvidia": 2.0, "university of texas at austin": 2.0, "stanford university": 1.0, "university of virginia": 1.0, "university of illinois at urbana champaign": 1.0}}, {"PaperId": 2997564354, "PaperTitle": "energy efficient mechanisms for managing thread context in throughput processors", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading.", "DBLP authors": ["Wing-Kei S. Yu", "Ruirui C. Huang", "Sarah Q. Xu", "Sung-En Wang", "Edwin Kan", "G. Edward Suh"], "year": 2011, "MAG papers": [{"PaperId": 1980364632, "PaperTitle": "sram dram hybrid memory with applications to efficient register files in fine grained multi threading", "Year": 2011, "CitationCount": 69, "EstimatedCitation": 90, "Affiliations": {"cornell university": 6.0}}], "source": "ES"}, {"DBLP title": "An abacus turn model for time/space-efficient reconfigurable routing.", "DBLP authors": ["Binzhang Fu", "Yinhe Han", "Jun Ma", "Huawei Li", "Xiaowei Li"], "year": 2011, "MAG papers": [{"PaperId": 3005114891, "PaperTitle": "an abacus turn model for time space efficient reconfigurable routing", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}, {"PaperId": 1992997793, "PaperTitle": "an abacus turn model for time space efficient reconfigurable routing", "Year": 2011, "CitationCount": 78, "EstimatedCitation": 105, "Affiliations": {"chinese academy of sciences": 5.0}}], "source": "ES"}, {"DBLP title": "A case for globally shared-medium on-chip interconnect.", "DBLP authors": ["Aaron Carpenter", "Jianyun Hu", "Jie Xu", "Michael C. Huang", "Hui Wu"], "year": 2011, "MAG papers": [{"PaperId": 2044674552, "PaperTitle": "a case for globally shared medium on chip interconnect", "Year": 2011, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of rochester": 5.0}}, {"PaperId": 3005800476, "PaperTitle": "a case for globally shared medium on chip interconnect", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The impact of memory subsystem resource sharing on datacenter applications.", "DBLP authors": ["Lingjia Tang", "Jason Mars", "Neil Vachharajani", "Robert Hundt", "Mary Lou Soffa"], "year": 2011, "MAG papers": [{"PaperId": 2999516330, "PaperTitle": "the impact of memory subsystem resource sharing on datacenter applications", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}}, {"PaperId": 2146434221, "PaperTitle": "the impact of memory subsystem resource sharing on datacenter applications", "Year": 2011, "CitationCount": 198, "EstimatedCitation": 255, "Affiliations": {"university of virginia": 3.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive granularity memory systems: a tradeoff between storage efficiency and throughput.", "DBLP authors": ["Doe Hyun Yoon", "Min Kyu Jeong", "Mattan Erez"], "year": 2011, "MAG papers": [{"PaperId": 2065132365, "PaperTitle": "adaptive granularity memory systems a tradeoff between storage efficiency and throughput", "Year": 2011, "CitationCount": 80, "EstimatedCitation": 117, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "SpecTLB: a mechanism for speculative address translation.", "DBLP authors": ["Thomas W. Barr", "Alan L. Cox", "Scott Rixner"], "year": 2011, "MAG papers": [{"PaperId": 2047240985, "PaperTitle": "spectlb a mechanism for speculative address translation", "Year": 2011, "CitationCount": 100, "EstimatedCitation": 126, "Affiliations": {"rice university": 3.0}}], "source": "ES"}, {"DBLP title": "Power management of online data-intensive services.", "DBLP authors": ["David Meisner", "Christopher M. Sadler", "Luiz Andr\u00e9 Barroso", "Wolf-Dietrich Weber", "Thomas F. Wenisch"], "year": 2011, "MAG papers": [{"PaperId": 2098395496, "PaperTitle": "power management of online data intensive services", "Year": 2011, "CitationCount": 342, "EstimatedCitation": 506, "Affiliations": {"google": 3.0, "university of michigan": 2.0}}, {"PaperId": 2999769466, "PaperTitle": "power management of online data intensive services", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Fighting fire with fire: modeling the datacenter-scale effects of targeted superlattice thermal management.", "DBLP authors": ["Susmit Biswas", "Mohit Tiwari", "Timothy Sherwood", "Luke Theogarajan", "Frederic T. Chong"], "year": 2011, "MAG papers": [{"PaperId": 2128709524, "PaperTitle": "fighting fire with fire modeling the datacenter scale effects of targeted superlattice thermal management", "Year": 2011, "CitationCount": 33, "EstimatedCitation": 52, "Affiliations": {"university of california santa barbara": 4.0, "lawrence livermore national laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "Benefits and limitations of tapping into stored energy for datacenters.", "DBLP authors": ["Sriram Govindan", "Anand Sivasubramaniam", "Bhuvan Urgaonkar"], "year": 2011, "MAG papers": [{"PaperId": 2164466478, "PaperTitle": "benefits and limitations of tapping into stored energy for datacenters", "Year": 2011, "CitationCount": 193, "EstimatedCitation": 257, "Affiliations": {"pennsylvania state university": 3.0}}, {"PaperId": 2998920088, "PaperTitle": "benefits and limitations of tapping into stored energy for datacenters", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Rapid identification of architectural bottlenecks via precise event counting.", "DBLP authors": ["John Demme", "Simha Sethumadhavan"], "year": 2011, "MAG papers": [{"PaperId": 2165169256, "PaperTitle": "rapid identification of architectural bottlenecks via precise event counting", "Year": 2011, "CitationCount": 58, "EstimatedCitation": 85, "Affiliations": {"columbia university": 2.0}}], "source": "ES"}, {"DBLP title": "Dark silicon and the end of multicore scaling.", "DBLP authors": ["Hadi Esmaeilzadeh", "Emily R. Blem", "Ren\u00e9e St. Amant", "Karthikeyan Sankaralingam", "Doug Burger"], "year": 2011, "MAG papers": [{"PaperId": 2996918779, "PaperTitle": "dark silicon and the end of multicore scaling", "Year": 2011, "CitationCount": 100, "EstimatedCitation": 153, "Affiliations": {}}, {"PaperId": 2006312753, "PaperTitle": "dark silicon and the end of multicore scaling", "Year": 2011, "CitationCount": 1194, "EstimatedCitation": 2049, "Affiliations": {"university of texas at austin": 1.0, "university of wisconsin madison": 2.0, "microsoft": 1.0, "university of washington": 1.0}}], "source": "ES"}, {"DBLP title": "Moguls: a model to explore the memory hierarchy for bandwidth improvements.", "DBLP authors": ["Guangyu Sun", "Christopher J. Hughes", "Changkyu Kim", "Jishen Zhao", "Cong Xu", "Yuan Xie", "Yen-Kuang Chen"], "year": 2011, "MAG papers": [{"PaperId": 2147002477, "PaperTitle": "moguls a model to explore the memory hierarchy for bandwidth improvements", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"pennsylvania state university": 4.0, "intel": 3.0}}], "source": "ES"}, {"DBLP title": "A case for heterogeneous on-chip interconnects for CMPs.", "DBLP authors": ["Asit K. Mishra", "Narayanan Vijaykrishnan", "Chita R. Das"], "year": 2011, "MAG papers": [{"PaperId": 2051260038, "PaperTitle": "a case for heterogeneous on chip interconnects for cmps", "Year": 2011, "CitationCount": 100, "EstimatedCitation": 145, "Affiliations": {"pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees.", "DBLP authors": ["Boris Grot", "Joel Hestness", "Stephen W. Keckler", "Onur Mutlu"], "year": 2011, "MAG papers": [{"PaperId": 2171068432, "PaperTitle": "kilo noc a heterogeneous network on chip architecture for scalability and service guarantees", "Year": 2011, "CitationCount": 180, "EstimatedCitation": 271, "Affiliations": {"university of texas at austin": 3.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip.", "DBLP authors": ["Sheng Ma", "Natalie D. Enright Jerger", "Zhiying Wang"], "year": 2011, "MAG papers": [{"PaperId": 2081883574, "PaperTitle": "dbar an efficient routing algorithm to support multiple concurrent applications in networks on chip", "Year": 2011, "CitationCount": 135, "EstimatedCitation": 184, "Affiliations": {"university of toronto": 1.0, "national university of defense technology": 2.0}}], "source": "ES"}, {"DBLP title": "Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems.", "DBLP authors": ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "year": 2011, "MAG papers": [{"PaperId": 2157554053, "PaperTitle": "combining memory and a controller with photonics through 3d stacking to enable scalable and energy efficient systems", "Year": 2011, "CitationCount": 67, "EstimatedCitation": 88, "Affiliations": {"university of utah": 3.0, "hewlett packard": 2.0}}, {"PaperId": 3006504232, "PaperTitle": "combining memory and a controller with photonics through 3d stacking to enable scalable and energy efficient systems", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The role of optics in future high radix switch design.", "DBLP authors": ["Nathan L. Binkert", "Al Davis", "Norman P. Jouppi", "Moray McLaren", "Naveen Muralimanohar", "Robert Schreiber", "Jung Ho Ahn"], "year": 2011, "MAG papers": [{"PaperId": 3000311963, "PaperTitle": "the role of optics in future high radix switch design", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}, {"PaperId": 1975965566, "PaperTitle": "the role of optics in future high radix switch design", "Year": 2011, "CitationCount": 69, "EstimatedCitation": 101, "Affiliations": {"seoul national university": 1.0, "hewlett packard": 6.0}}], "source": "ES"}, {"DBLP title": "Scalable power control for many-core architectures running multi-threaded applications.", "DBLP authors": ["Kai Ma", "Xue Li", "Ming Chen", "Xiaorui Wang"], "year": 2011, "MAG papers": [{"PaperId": 2134026160, "PaperTitle": "scalable power control for many core architectures running multi threaded applications", "Year": 2011, "CitationCount": 125, "EstimatedCitation": 170, "Affiliations": {"university of tennessee": 2.0, "ohio state university": 2.0}}, {"PaperId": 3127272194, "PaperTitle": "scalable power control for many core architectures running multi threaded applications", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Energy-efficient cache design using variable-strength error-correcting codes.", "DBLP authors": ["Alaa R. Alameldeen", "Ilya Wagner", "Zeshan Chishti", "Wei Wu", "Chris Wilkerson", "Shih-Lien Lu"], "year": 2011, "MAG papers": [{"PaperId": 2161648335, "PaperTitle": "energy efficient cache design using variable strength error correcting codes", "Year": 2011, "CitationCount": 122, "EstimatedCitation": 197, "Affiliations": {"intel": 6.0}}, {"PaperId": 3105678933, "PaperTitle": "energy efficient cache design using variable strength error correcting codes", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}}], "source": "ES"}]