<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - lcov.info - ambel/Apb2CSTrgt8BitROStatusORegsTestWrapper.sv</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">ambel</a> - Apb2CSTrgt8BitROStatusORegsTestWrapper.sv<span style="font-size: 80%;"> (source / <a href="Apb2CSTrgt8BitROStatusORegsTestWrapper.sv.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">lcov.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">25</td>
            <td class="headerCovTableEntry">25</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2023-01-16 23:22:15</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : module GenCSTrgt(</a>
<a name="2"><span class="lineNum">       2 </span>            :   input         clock,</a>
<a name="3"><span class="lineNum">       3 </span>            :   input         reset,</a>
<a name="4"><span class="lineNum">       4 </span>            :   input  [29:0] io_addr,</a>
<a name="5"><span class="lineNum">       5 </span>            :   input         io_write,</a>
<a name="6"><span class="lineNum">       6 </span>            :   input         io_read,</a>
<a name="7"><span class="lineNum">       7 </span>            :   output [31:0] io_readData,</a>
<a name="8"><span class="lineNum">       8 </span>            :   output        io_error,</a>
<a name="9"><span class="lineNum">       9 </span>            :   input  [7:0]  io_roVec_3,</a>
<a name="10"><span class="lineNum">      10 </span>            :   input  [7:0]  io_roVec_2,</a>
<a name="11"><span class="lineNum">      11 </span>            :   input  [7:0]  io_roVec_1,</a>
<a name="12"><span class="lineNum">      12 </span>            :   input  [7:0]  io_roVec_0</a>
<a name="13"><span class="lineNum">      13 </span>            : );</a>
<a name="14"><span class="lineNum">      14 </span>            : `ifdef RANDOMIZE_REG_INIT</a>
<a name="15"><span class="lineNum">      15 </span>            :   reg [31:0] _RAND_0;</a>
<a name="16"><span class="lineNum">      16 </span>            :   reg [31:0] _RAND_1;</a>
<a name="17"><span class="lineNum">      17 </span>            :   reg [31:0] _RAND_2;</a>
<a name="18"><span class="lineNum">      18 </span>            : `endif // RANDOMIZE_REG_INIT</a>
<a name="19"><span class="lineNum">      19 </span>            :   wire  regAlias = |io_addr[29:4]; // @[GenCSTrgt.scala 190:50]</a>
<a name="20"><span class="lineNum">      20 </span>            :   wire [1:0] regIndex = io_addr[3:2]; // @[GenCSTrgt.scala 191:51]</a>
<a name="21"><span class="lineNum">      21 </span>            :   reg  writeErrorFF; // @[GenCSTrgt.scala 194:29]</a>
<a name="22"><span class="lineNum">      22 </span>            :   wire  _T_2 = regIndex == 2'h0; // @[GenCSTrgt.scala 201:22]</a>
<a name="23"><span class="lineNum">      23 </span>            :   wire  _T_3 = regIndex == 2'h1; // @[GenCSTrgt.scala 201:22]</a>
<a name="24"><span class="lineNum">      24 </span>            :   wire  _T_4 = regIndex == 2'h2; // @[GenCSTrgt.scala 201:22]</a>
<a name="25"><span class="lineNum">      25 </span>            :   wire  _T_5 = regIndex == 2'h3; // @[GenCSTrgt.scala 201:22]</a>
<a name="26"><span class="lineNum">      26 </span>            :   reg [31:0] readDataFF; // @[GenCSTrgt.scala 281:27]</a>
<a name="27"><span class="lineNum">      27 </span>            :   reg  readErrorFF; // @[GenCSTrgt.scala 282:28]</a>
<a name="28"><span class="lineNum">      28 </span>            :   wire [7:0] _GEN_1 = _T_2 ? io_roVec_0 : 8'h0; // @[GenCSTrgt.scala 286:16 289:31 293:20]</a>
<a name="29"><span class="lineNum">      29 </span>            :   wire [7:0] _GEN_2 = _T_3 ? io_roVec_1 : _GEN_1; // @[GenCSTrgt.scala 289:31 293:20]</a>
<a name="30"><span class="lineNum">      30 </span>            :   wire [7:0] _GEN_3 = _T_4 ? io_roVec_2 : _GEN_2; // @[GenCSTrgt.scala 289:31 293:20]</a>
<a name="31"><span class="lineNum">      31 </span>            :   wire [7:0] _GEN_4 = _T_5 ? io_roVec_3 : _GEN_3; // @[GenCSTrgt.scala 289:31 293:20]</a>
<a name="32"><span class="lineNum">      32 </span>            :   assign io_readData = readDataFF; // @[GenCSTrgt.scala 301:15]</a>
<a name="33"><span class="lineNum">      33 </span>            :   assign io_error = writeErrorFF | readErrorFF; // @[GenCSTrgt.scala 302:28]</a>
<a name="34"><span class="lineNum">      34 </span><span class="lineCov">        242 :   always @(posedge clock) begin</span></a>
<a name="35"><span class="lineNum">      35 </span><span class="lineCov">          2 :     if (reset) begin // @[GenCSTrgt.scala 194:29]</span></a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">          1 :       writeErrorFF &lt;= 1'h0; // @[GenCSTrgt.scala 194:29]</span></a>
<a name="37"><span class="lineNum">      37 </span><span class="lineCov">          8 :     end else if (io_write &amp; ~regAlias) begin // @[GenCSTrgt.scala 196:31]</span></a>
<a name="38"><span class="lineNum">      38 </span><span class="lineCov">          4 :       writeErrorFF &lt;= 1'h0; // @[GenCSTrgt.scala 198:18]</span></a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">        116 :     end else begin</span></a>
<a name="40"><span class="lineNum">      40 </span><span class="lineCov">        116 :       writeErrorFF &lt;= regAlias; // @[GenCSTrgt.scala 278:18]</span></a>
<a name="41"><span class="lineNum">      41 </span>            :     end</a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">          2 :     if (reset) begin // @[GenCSTrgt.scala 281:27]</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineCov">          1 :       readDataFF &lt;= 32'h0; // @[GenCSTrgt.scala 281:27]</span></a>
<a name="44"><span class="lineNum">      44 </span><span class="lineCov">         68 :     end else if (io_read) begin // @[GenCSTrgt.scala 284:18]</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">         52 :       readDataFF &lt;= {{24'd0}, _GEN_4};</span></a>
<a name="46"><span class="lineNum">      46 </span>            :     end</a>
<a name="47"><span class="lineNum">      47 </span><span class="lineCov">          2 :     if (reset) begin // @[GenCSTrgt.scala 282:28]</span></a>
<a name="48"><span class="lineNum">      48 </span><span class="lineCov">          1 :       readErrorFF &lt;= regAlias; // @[GenCSTrgt.scala 282:28]</span></a>
<a name="49"><span class="lineNum">      49 </span>            :     end</a>
<a name="50"><span class="lineNum">      50 </span>            :   end</a>
<a name="51"><span class="lineNum">      51 </span>            : // Register and memory initialization</a>
<a name="52"><span class="lineNum">      52 </span>            : `ifdef RANDOMIZE_GARBAGE_ASSIGN</a>
<a name="53"><span class="lineNum">      53 </span>            : `define RANDOMIZE</a>
<a name="54"><span class="lineNum">      54 </span>            : `endif</a>
<a name="55"><span class="lineNum">      55 </span>            : `ifdef RANDOMIZE_INVALID_ASSIGN</a>
<a name="56"><span class="lineNum">      56 </span>            : `define RANDOMIZE</a>
<a name="57"><span class="lineNum">      57 </span>            : `endif</a>
<a name="58"><span class="lineNum">      58 </span>            : `ifdef RANDOMIZE_REG_INIT</a>
<a name="59"><span class="lineNum">      59 </span>            : `define RANDOMIZE</a>
<a name="60"><span class="lineNum">      60 </span>            : `endif</a>
<a name="61"><span class="lineNum">      61 </span>            : `ifdef RANDOMIZE_MEM_INIT</a>
<a name="62"><span class="lineNum">      62 </span>            : `define RANDOMIZE</a>
<a name="63"><span class="lineNum">      63 </span>            : `endif</a>
<a name="64"><span class="lineNum">      64 </span>            : `ifndef RANDOM</a>
<a name="65"><span class="lineNum">      65 </span>            : `define RANDOM $random</a>
<a name="66"><span class="lineNum">      66 </span>            : `endif</a>
<a name="67"><span class="lineNum">      67 </span>            : `ifdef RANDOMIZE_MEM_INIT</a>
<a name="68"><span class="lineNum">      68 </span>            :   integer initvar;</a>
<a name="69"><span class="lineNum">      69 </span>            : `endif</a>
<a name="70"><span class="lineNum">      70 </span>            : `ifndef SYNTHESIS</a>
<a name="71"><span class="lineNum">      71 </span>            : `ifdef FIRRTL_BEFORE_INITIAL</a>
<a name="72"><span class="lineNum">      72 </span>            : `FIRRTL_BEFORE_INITIAL</a>
<a name="73"><span class="lineNum">      73 </span>            : `endif</a>
<a name="74"><span class="lineNum">      74 </span><span class="lineCov">          2 : initial begin</span></a>
<a name="75"><span class="lineNum">      75 </span>            :   `ifdef RANDOMIZE</a>
<a name="76"><span class="lineNum">      76 </span>            :     `ifdef INIT_RANDOM</a>
<a name="77"><span class="lineNum">      77 </span>            :       `INIT_RANDOM</a>
<a name="78"><span class="lineNum">      78 </span>            :     `endif</a>
<a name="79"><span class="lineNum">      79 </span>            :     `ifndef VERILATOR</a>
<a name="80"><span class="lineNum">      80 </span>            :       `ifdef RANDOMIZE_DELAY</a>
<a name="81"><span class="lineNum">      81 </span>            :         #`RANDOMIZE_DELAY begin end</a>
<a name="82"><span class="lineNum">      82 </span>            :       `else</a>
<a name="83"><span class="lineNum">      83 </span>            :         #0.002 begin end</a>
<a name="84"><span class="lineNum">      84 </span>            :       `endif</a>
<a name="85"><span class="lineNum">      85 </span>            :     `endif</a>
<a name="86"><span class="lineNum">      86 </span>            : `ifdef RANDOMIZE_REG_INIT</a>
<a name="87"><span class="lineNum">      87 </span>            :   _RAND_0 = {1{`RANDOM}};</a>
<a name="88"><span class="lineNum">      88 </span>            :   writeErrorFF = _RAND_0[0:0];</a>
<a name="89"><span class="lineNum">      89 </span>            :   _RAND_1 = {1{`RANDOM}};</a>
<a name="90"><span class="lineNum">      90 </span>            :   readDataFF = _RAND_1[31:0];</a>
<a name="91"><span class="lineNum">      91 </span>            :   _RAND_2 = {1{`RANDOM}};</a>
<a name="92"><span class="lineNum">      92 </span>            :   readErrorFF = _RAND_2[0:0];</a>
<a name="93"><span class="lineNum">      93 </span>            : `endif // RANDOMIZE_REG_INIT</a>
<a name="94"><span class="lineNum">      94 </span>            :   `endif // RANDOMIZE</a>
<a name="95"><span class="lineNum">      95 </span>            : end // initial</a>
<a name="96"><span class="lineNum">      96 </span>            : `ifdef FIRRTL_AFTER_INITIAL</a>
<a name="97"><span class="lineNum">      97 </span>            : `FIRRTL_AFTER_INITIAL</a>
<a name="98"><span class="lineNum">      98 </span>            : `endif</a>
<a name="99"><span class="lineNum">      99 </span>            : `endif // SYNTHESIS</a>
<a name="100"><span class="lineNum">     100 </span>            : endmodule</a>
<a name="101"><span class="lineNum">     101 </span>            : module Apb2CSTrgt(</a>
<a name="102"><span class="lineNum">     102 </span>            :   input         clock,</a>
<a name="103"><span class="lineNum">     103 </span>            :   input         reset,</a>
<a name="104"><span class="lineNum">     104 </span>            :   input  [31:0] io_apb2T_req_pAddr,</a>
<a name="105"><span class="lineNum">     105 </span>            :   input         io_apb2T_req_pSel,</a>
<a name="106"><span class="lineNum">     106 </span>            :   input         io_apb2T_req_pEnable,</a>
<a name="107"><span class="lineNum">     107 </span>            :   input         io_apb2T_req_pWrite,</a>
<a name="108"><span class="lineNum">     108 </span>            :   output        io_apb2T_rsp_pReady,</a>
<a name="109"><span class="lineNum">     109 </span>            :   output [31:0] io_apb2T_rsp_pRData,</a>
<a name="110"><span class="lineNum">     110 </span>            :   output        io_apb2T_rsp_pSlvErr,</a>
<a name="111"><span class="lineNum">     111 </span>            :   input  [7:0]  io_roVec_3,</a>
<a name="112"><span class="lineNum">     112 </span>            :   input  [7:0]  io_roVec_2,</a>
<a name="113"><span class="lineNum">     113 </span>            :   input  [7:0]  io_roVec_1,</a>
<a name="114"><span class="lineNum">     114 </span>            :   input  [7:0]  io_roVec_0</a>
<a name="115"><span class="lineNum">     115 </span>            : );</a>
<a name="116"><span class="lineNum">     116 </span>            : `ifdef RANDOMIZE_REG_INIT</a>
<a name="117"><span class="lineNum">     117 </span>            :   reg [31:0] _RAND_0;</a>
<a name="118"><span class="lineNum">     118 </span>            :   reg [31:0] _RAND_1;</a>
<a name="119"><span class="lineNum">     119 </span>            :   reg [31:0] _RAND_2;</a>
<a name="120"><span class="lineNum">     120 </span>            : `endif // RANDOMIZE_REG_INIT</a>
<a name="121"><span class="lineNum">     121 </span>            :   wire  t_clock; // @[Apb2CSTrgt.scala 71:17]</a>
<a name="122"><span class="lineNum">     122 </span>            :   wire  t_reset; // @[Apb2CSTrgt.scala 71:17]</a>
<a name="123"><span class="lineNum">     123 </span>            :   wire [29:0] t_io_addr; // @[Apb2CSTrgt.scala 71:17]</a>
<a name="124"><span class="lineNum">     124 </span>            :   wire  t_io_write; // @[Apb2CSTrgt.scala 71:17]</a>
<a name="125"><span class="lineNum">     125 </span>            :   wire  t_io_read; // @[Apb2CSTrgt.scala 71:17]</a>
<a name="126"><span class="lineNum">     126 </span>            :   wire [31:0] t_io_readData; // @[Apb2CSTrgt.scala 71:17]</a>
<a name="127"><span class="lineNum">     127 </span>            :   wire  t_io_error; // @[Apb2CSTrgt.scala 71:17]</a>
<a name="128"><span class="lineNum">     128 </span>            :   wire [7:0] t_io_roVec_3; // @[Apb2CSTrgt.scala 71:17]</a>
<a name="129"><span class="lineNum">     129 </span>            :   wire [7:0] t_io_roVec_2; // @[Apb2CSTrgt.scala 71:17]</a>
<a name="130"><span class="lineNum">     130 </span>            :   wire [7:0] t_io_roVec_1; // @[Apb2CSTrgt.scala 71:17]</a>
<a name="131"><span class="lineNum">     131 </span>            :   wire [7:0] t_io_roVec_0; // @[Apb2CSTrgt.scala 71:17]</a>
<a name="132"><span class="lineNum">     132 </span>            :   reg [31:0] pAddrFF; // @[Apb2CSTrgt.scala 78:26]</a>
<a name="133"><span class="lineNum">     133 </span>            :   reg  pWriteFF; // @[Apb2CSTrgt.scala 79:26]</a>
<a name="134"><span class="lineNum">     134 </span>            :   reg  pReadyFF; // @[Apb2CSTrgt.scala 81:26]</a>
<a name="135"><span class="lineNum">     135 </span>            :   wire  _GEN_1 = io_apb2T_req_pSel &amp; ~io_apb2T_req_pEnable &amp; io_apb2T_req_pWrite; // @[Apb2CSTrgt.scala 91:52 93:14 98:14]</a>
<a name="136"><span class="lineNum">     136 </span>            :   wire  _GEN_3 = io_apb2T_req_pSel &amp; ~io_apb2T_req_pEnable ? io_apb2T_req_pWrite : 1'h1; // @[Apb2CSTrgt.scala 91:52 95:14 97:14]</a>
<a name="137"><span class="lineNum">     137 </span>            :   GenCSTrgt t ( // @[Apb2CSTrgt.scala 71:17]</a>
<a name="138"><span class="lineNum">     138 </span>            :     .clock(t_clock),</a>
<a name="139"><span class="lineNum">     139 </span>            :     .reset(t_reset),</a>
<a name="140"><span class="lineNum">     140 </span>            :     .io_addr(t_io_addr),</a>
<a name="141"><span class="lineNum">     141 </span>            :     .io_write(t_io_write),</a>
<a name="142"><span class="lineNum">     142 </span>            :     .io_read(t_io_read),</a>
<a name="143"><span class="lineNum">     143 </span>            :     .io_readData(t_io_readData),</a>
<a name="144"><span class="lineNum">     144 </span>            :     .io_error(t_io_error),</a>
<a name="145"><span class="lineNum">     145 </span>            :     .io_roVec_3(t_io_roVec_3),</a>
<a name="146"><span class="lineNum">     146 </span>            :     .io_roVec_2(t_io_roVec_2),</a>
<a name="147"><span class="lineNum">     147 </span>            :     .io_roVec_1(t_io_roVec_1),</a>
<a name="148"><span class="lineNum">     148 </span>            :     .io_roVec_0(t_io_roVec_0)</a>
<a name="149"><span class="lineNum">     149 </span>            :   );</a>
<a name="150"><span class="lineNum">     150 </span>            :   assign io_apb2T_rsp_pReady = pReadyFF; // @[Apb2CSTrgt.scala 113:24]</a>
<a name="151"><span class="lineNum">     151 </span>            :   assign io_apb2T_rsp_pRData = t_io_readData; // @[Apb2CSTrgt.scala 114:24]</a>
<a name="152"><span class="lineNum">     152 </span>            :   assign io_apb2T_rsp_pSlvErr = t_io_error; // @[Apb2CSTrgt.scala 115:24]</a>
<a name="153"><span class="lineNum">     153 </span>            :   assign t_clock = clock;</a>
<a name="154"><span class="lineNum">     154 </span>            :   assign t_reset = reset;</a>
<a name="155"><span class="lineNum">     155 </span>            :   assign t_io_addr = pAddrFF[29:0]; // @[Apb2CSTrgt.scala 102:13]</a>
<a name="156"><span class="lineNum">     156 </span>            :   assign t_io_write = pWriteFF; // @[Apb2CSTrgt.scala 105:18]</a>
<a name="157"><span class="lineNum">     157 </span>            :   assign t_io_read = ~pReadyFF; // @[Apb2CSTrgt.scala 110:16]</a>
<a name="158"><span class="lineNum">     158 </span>            :   assign t_io_roVec_3 = io_roVec_3; // @[MixedVec.scala 117:9]</a>
<a name="159"><span class="lineNum">     159 </span>            :   assign t_io_roVec_2 = io_roVec_2; // @[MixedVec.scala 117:9]</a>
<a name="160"><span class="lineNum">     160 </span>            :   assign t_io_roVec_1 = io_roVec_1; // @[MixedVec.scala 117:9]</a>
<a name="161"><span class="lineNum">     161 </span>            :   assign t_io_roVec_0 = io_roVec_0; // @[MixedVec.scala 117:9]</a>
<a name="162"><span class="lineNum">     162 </span><span class="lineCov">        242 :   always @(posedge clock) begin</span></a>
<a name="163"><span class="lineNum">     163 </span><span class="lineCov">          2 :     if (reset) begin // @[Apb2CSTrgt.scala 78:26]</span></a>
<a name="164"><span class="lineNum">     164 </span><span class="lineCov">          1 :       pAddrFF &lt;= 32'h0; // @[Apb2CSTrgt.scala 78:26]</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineCov">         64 :     end else if (io_apb2T_req_pSel &amp; ~io_apb2T_req_pEnable) begin // @[Apb2CSTrgt.scala 91:52]</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineCov">         56 :       pAddrFF &lt;= io_apb2T_req_pAddr; // @[Apb2CSTrgt.scala 92:14]</span></a>
<a name="167"><span class="lineNum">     167 </span>            :     end</a>
<a name="168"><span class="lineNum">     168 </span><span class="lineCov">          2 :     if (reset) begin // @[Apb2CSTrgt.scala 79:26]</span></a>
<a name="169"><span class="lineNum">     169 </span><span class="lineCov">          1 :       pWriteFF &lt;= 1'h0; // @[Apb2CSTrgt.scala 79:26]</span></a>
<a name="170"><span class="lineNum">     170 </span><span class="lineCov">        120 :     end else begin</span></a>
<a name="171"><span class="lineNum">     171 </span><span class="lineCov">        120 :       pWriteFF &lt;= _GEN_1;</span></a>
<a name="172"><span class="lineNum">     172 </span>            :     end</a>
<a name="173"><span class="lineNum">     173 </span><span class="lineCov">        121 :     pReadyFF &lt;= reset | _GEN_3; // @[Apb2CSTrgt.scala 81:{26,26}]</span></a>
<a name="174"><span class="lineNum">     174 </span>            :   end</a>
<a name="175"><span class="lineNum">     175 </span>            : // Register and memory initialization</a>
<a name="176"><span class="lineNum">     176 </span>            : `ifdef RANDOMIZE_GARBAGE_ASSIGN</a>
<a name="177"><span class="lineNum">     177 </span>            : `define RANDOMIZE</a>
<a name="178"><span class="lineNum">     178 </span>            : `endif</a>
<a name="179"><span class="lineNum">     179 </span>            : `ifdef RANDOMIZE_INVALID_ASSIGN</a>
<a name="180"><span class="lineNum">     180 </span>            : `define RANDOMIZE</a>
<a name="181"><span class="lineNum">     181 </span>            : `endif</a>
<a name="182"><span class="lineNum">     182 </span>            : `ifdef RANDOMIZE_REG_INIT</a>
<a name="183"><span class="lineNum">     183 </span>            : `define RANDOMIZE</a>
<a name="184"><span class="lineNum">     184 </span>            : `endif</a>
<a name="185"><span class="lineNum">     185 </span>            : `ifdef RANDOMIZE_MEM_INIT</a>
<a name="186"><span class="lineNum">     186 </span>            : `define RANDOMIZE</a>
<a name="187"><span class="lineNum">     187 </span>            : `endif</a>
<a name="188"><span class="lineNum">     188 </span>            : `ifndef RANDOM</a>
<a name="189"><span class="lineNum">     189 </span>            : `define RANDOM $random</a>
<a name="190"><span class="lineNum">     190 </span>            : `endif</a>
<a name="191"><span class="lineNum">     191 </span>            : `ifdef RANDOMIZE_MEM_INIT</a>
<a name="192"><span class="lineNum">     192 </span>            :   integer initvar;</a>
<a name="193"><span class="lineNum">     193 </span>            : `endif</a>
<a name="194"><span class="lineNum">     194 </span>            : `ifndef SYNTHESIS</a>
<a name="195"><span class="lineNum">     195 </span>            : `ifdef FIRRTL_BEFORE_INITIAL</a>
<a name="196"><span class="lineNum">     196 </span>            : `FIRRTL_BEFORE_INITIAL</a>
<a name="197"><span class="lineNum">     197 </span>            : `endif</a>
<a name="198"><span class="lineNum">     198 </span><span class="lineCov">          2 : initial begin</span></a>
<a name="199"><span class="lineNum">     199 </span>            :   `ifdef RANDOMIZE</a>
<a name="200"><span class="lineNum">     200 </span>            :     `ifdef INIT_RANDOM</a>
<a name="201"><span class="lineNum">     201 </span>            :       `INIT_RANDOM</a>
<a name="202"><span class="lineNum">     202 </span>            :     `endif</a>
<a name="203"><span class="lineNum">     203 </span>            :     `ifndef VERILATOR</a>
<a name="204"><span class="lineNum">     204 </span>            :       `ifdef RANDOMIZE_DELAY</a>
<a name="205"><span class="lineNum">     205 </span>            :         #`RANDOMIZE_DELAY begin end</a>
<a name="206"><span class="lineNum">     206 </span>            :       `else</a>
<a name="207"><span class="lineNum">     207 </span>            :         #0.002 begin end</a>
<a name="208"><span class="lineNum">     208 </span>            :       `endif</a>
<a name="209"><span class="lineNum">     209 </span>            :     `endif</a>
<a name="210"><span class="lineNum">     210 </span>            : `ifdef RANDOMIZE_REG_INIT</a>
<a name="211"><span class="lineNum">     211 </span>            :   _RAND_0 = {1{`RANDOM}};</a>
<a name="212"><span class="lineNum">     212 </span>            :   pAddrFF = _RAND_0[31:0];</a>
<a name="213"><span class="lineNum">     213 </span>            :   _RAND_1 = {1{`RANDOM}};</a>
<a name="214"><span class="lineNum">     214 </span>            :   pWriteFF = _RAND_1[0:0];</a>
<a name="215"><span class="lineNum">     215 </span>            :   _RAND_2 = {1{`RANDOM}};</a>
<a name="216"><span class="lineNum">     216 </span>            :   pReadyFF = _RAND_2[0:0];</a>
<a name="217"><span class="lineNum">     217 </span>            : `endif // RANDOMIZE_REG_INIT</a>
<a name="218"><span class="lineNum">     218 </span>            :   `endif // RANDOMIZE</a>
<a name="219"><span class="lineNum">     219 </span>            : end // initial</a>
<a name="220"><span class="lineNum">     220 </span>            : `ifdef FIRRTL_AFTER_INITIAL</a>
<a name="221"><span class="lineNum">     221 </span>            : `FIRRTL_AFTER_INITIAL</a>
<a name="222"><span class="lineNum">     222 </span>            : `endif</a>
<a name="223"><span class="lineNum">     223 </span>            : `endif // SYNTHESIS</a>
<a name="224"><span class="lineNum">     224 </span>            : endmodule</a>
<a name="225"><span class="lineNum">     225 </span>            : module Apb2CSTrgt8BitROStatusORegsTestWrapper(</a>
<a name="226"><span class="lineNum">     226 </span>            :   input         clock,</a>
<a name="227"><span class="lineNum">     227 </span>            :   input         reset,</a>
<a name="228"><span class="lineNum">     228 </span>            :   input  [31:0] io_apb2T_req_pAddr,</a>
<a name="229"><span class="lineNum">     229 </span>            :   input  [2:0]  io_apb2T_req_pProt,</a>
<a name="230"><span class="lineNum">     230 </span>            :   input         io_apb2T_req_pSel,</a>
<a name="231"><span class="lineNum">     231 </span>            :   input         io_apb2T_req_pEnable,</a>
<a name="232"><span class="lineNum">     232 </span>            :   input         io_apb2T_req_pWrite,</a>
<a name="233"><span class="lineNum">     233 </span>            :   input  [31:0] io_apb2T_req_pWData,</a>
<a name="234"><span class="lineNum">     234 </span>            :   input  [3:0]  io_apb2T_req_pStrb,</a>
<a name="235"><span class="lineNum">     235 </span>            :   output        io_apb2T_rsp_pReady,</a>
<a name="236"><span class="lineNum">     236 </span>            :   output [31:0] io_apb2T_rsp_pRData,</a>
<a name="237"><span class="lineNum">     237 </span>            :   output        io_apb2T_rsp_pSlvErr,</a>
<a name="238"><span class="lineNum">     238 </span>            :   input  [7:0]  io_ro_RegZero_StatusBits,</a>
<a name="239"><span class="lineNum">     239 </span>            :   input  [7:0]  io_ro_RegOne_StatusBits,</a>
<a name="240"><span class="lineNum">     240 </span>            :   input  [7:0]  io_ro_RegTwo_StatusBits,</a>
<a name="241"><span class="lineNum">     241 </span>            :   input  [7:0]  io_ro_RegThree_StatusBits</a>
<a name="242"><span class="lineNum">     242 </span>            : );</a>
<a name="243"><span class="lineNum">     243 </span>            :   wire  t_clock; // @[Apb2CSTrgtUnitTest.scala 76:17]</a>
<a name="244"><span class="lineNum">     244 </span>            :   wire  t_reset; // @[Apb2CSTrgtUnitTest.scala 76:17]</a>
<a name="245"><span class="lineNum">     245 </span>            :   wire [31:0] t_io_apb2T_req_pAddr; // @[Apb2CSTrgtUnitTest.scala 76:17]</a>
<a name="246"><span class="lineNum">     246 </span>            :   wire  t_io_apb2T_req_pSel; // @[Apb2CSTrgtUnitTest.scala 76:17]</a>
<a name="247"><span class="lineNum">     247 </span>            :   wire  t_io_apb2T_req_pEnable; // @[Apb2CSTrgtUnitTest.scala 76:17]</a>
<a name="248"><span class="lineNum">     248 </span>            :   wire  t_io_apb2T_req_pWrite; // @[Apb2CSTrgtUnitTest.scala 76:17]</a>
<a name="249"><span class="lineNum">     249 </span>            :   wire  t_io_apb2T_rsp_pReady; // @[Apb2CSTrgtUnitTest.scala 76:17]</a>
<a name="250"><span class="lineNum">     250 </span>            :   wire [31:0] t_io_apb2T_rsp_pRData; // @[Apb2CSTrgtUnitTest.scala 76:17]</a>
<a name="251"><span class="lineNum">     251 </span>            :   wire  t_io_apb2T_rsp_pSlvErr; // @[Apb2CSTrgtUnitTest.scala 76:17]</a>
<a name="252"><span class="lineNum">     252 </span>            :   wire [7:0] t_io_roVec_3; // @[Apb2CSTrgtUnitTest.scala 76:17]</a>
<a name="253"><span class="lineNum">     253 </span>            :   wire [7:0] t_io_roVec_2; // @[Apb2CSTrgtUnitTest.scala 76:17]</a>
<a name="254"><span class="lineNum">     254 </span>            :   wire [7:0] t_io_roVec_1; // @[Apb2CSTrgtUnitTest.scala 76:17]</a>
<a name="255"><span class="lineNum">     255 </span>            :   wire [7:0] t_io_roVec_0; // @[Apb2CSTrgtUnitTest.scala 76:17]</a>
<a name="256"><span class="lineNum">     256 </span>            :   Apb2CSTrgt t ( // @[Apb2CSTrgtUnitTest.scala 76:17]</a>
<a name="257"><span class="lineNum">     257 </span>            :     .clock(t_clock),</a>
<a name="258"><span class="lineNum">     258 </span>            :     .reset(t_reset),</a>
<a name="259"><span class="lineNum">     259 </span>            :     .io_apb2T_req_pAddr(t_io_apb2T_req_pAddr),</a>
<a name="260"><span class="lineNum">     260 </span>            :     .io_apb2T_req_pSel(t_io_apb2T_req_pSel),</a>
<a name="261"><span class="lineNum">     261 </span>            :     .io_apb2T_req_pEnable(t_io_apb2T_req_pEnable),</a>
<a name="262"><span class="lineNum">     262 </span>            :     .io_apb2T_req_pWrite(t_io_apb2T_req_pWrite),</a>
<a name="263"><span class="lineNum">     263 </span>            :     .io_apb2T_rsp_pReady(t_io_apb2T_rsp_pReady),</a>
<a name="264"><span class="lineNum">     264 </span>            :     .io_apb2T_rsp_pRData(t_io_apb2T_rsp_pRData),</a>
<a name="265"><span class="lineNum">     265 </span>            :     .io_apb2T_rsp_pSlvErr(t_io_apb2T_rsp_pSlvErr),</a>
<a name="266"><span class="lineNum">     266 </span>            :     .io_roVec_3(t_io_roVec_3),</a>
<a name="267"><span class="lineNum">     267 </span>            :     .io_roVec_2(t_io_roVec_2),</a>
<a name="268"><span class="lineNum">     268 </span>            :     .io_roVec_1(t_io_roVec_1),</a>
<a name="269"><span class="lineNum">     269 </span>            :     .io_roVec_0(t_io_roVec_0)</a>
<a name="270"><span class="lineNum">     270 </span>            :   );</a>
<a name="271"><span class="lineNum">     271 </span>            :   assign io_apb2T_rsp_pReady = t_io_apb2T_rsp_pReady; // @[Apb2CSTrgtUnitTest.scala 83:14]</a>
<a name="272"><span class="lineNum">     272 </span>            :   assign io_apb2T_rsp_pRData = t_io_apb2T_rsp_pRData; // @[Apb2CSTrgtUnitTest.scala 83:14]</a>
<a name="273"><span class="lineNum">     273 </span>            :   assign io_apb2T_rsp_pSlvErr = t_io_apb2T_rsp_pSlvErr; // @[Apb2CSTrgtUnitTest.scala 83:14]</a>
<a name="274"><span class="lineNum">     274 </span>            :   assign t_clock = clock;</a>
<a name="275"><span class="lineNum">     275 </span>            :   assign t_reset = reset;</a>
<a name="276"><span class="lineNum">     276 </span>            :   assign t_io_apb2T_req_pAddr = io_apb2T_req_pAddr; // @[Apb2CSTrgtUnitTest.scala 83:14]</a>
<a name="277"><span class="lineNum">     277 </span>            :   assign t_io_apb2T_req_pSel = io_apb2T_req_pSel; // @[Apb2CSTrgtUnitTest.scala 83:14]</a>
<a name="278"><span class="lineNum">     278 </span>            :   assign t_io_apb2T_req_pEnable = io_apb2T_req_pEnable; // @[Apb2CSTrgtUnitTest.scala 83:14]</a>
<a name="279"><span class="lineNum">     279 </span>            :   assign t_io_apb2T_req_pWrite = io_apb2T_req_pWrite; // @[Apb2CSTrgtUnitTest.scala 83:14]</a>
<a name="280"><span class="lineNum">     280 </span>            :   assign t_io_roVec_3 = io_ro_RegThree_StatusBits; // @[Apb2CSTrgtUnitTest.scala 88:17]</a>
<a name="281"><span class="lineNum">     281 </span>            :   assign t_io_roVec_2 = io_ro_RegTwo_StatusBits; // @[Apb2CSTrgtUnitTest.scala 87:17]</a>
<a name="282"><span class="lineNum">     282 </span>            :   assign t_io_roVec_1 = io_ro_RegOne_StatusBits; // @[Apb2CSTrgtUnitTest.scala 86:17]</a>
<a name="283"><span class="lineNum">     283 </span>            :   assign t_io_roVec_0 = io_ro_RegZero_StatusBits; // @[Apb2CSTrgtUnitTest.scala 85:17]</a>
<a name="284"><span class="lineNum">     284 </span>            : endmodule</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
