#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 19 10:36:04 2018
# Process ID: 2164
# Current directory: E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9564 E:\VLSI\lab4\Segmentation_SEB\ZYBO_HDMI_MGA\project_1\project_1.xpr
# Log file: E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/vivado.log
# Journal file: E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/project_1.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/design_gaussian_filter/hdl/design_gaussian_filter_wrapper.vhd] -no_script -reset -force -quiet
remove_files  E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/design_gaussian_filter/hdl/design_gaussian_filter_wrapper.vhd
export_ip_user_files -of_objects  [get_files E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/design_gaussian_filter/design_gaussian_filter.bd] -no_script -reset -force -quiet
remove_files  E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/design_gaussian_filter/design_gaussian_filter.bd
export_ip_user_files -of_objects  [get_files E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/rdc_8x8bits.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Normalize_gaussian_operation.vhd] -no_script -reset -force -quiet
remove_files  {E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/rdc_8x8bits.vhd E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Normalize_gaussian_operation.vhd}
open_bd_design {E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
startgroup
set_property -dict [list CONFIG.kClkRange {3} CONFIG.kEdidFileName {dgl_720p_cea.data}] [get_bd_cells dvi2rgb_0]
endgroup
close [ open E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Sum_Coord.vhd w ]
add_files E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Sum_Coord.vhd
update_compile_order -fileset sources_1
create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0
delete_bd_objs [get_bd_cells c_counter_binary_0]
open_bd_design {E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
open_bd_design {E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
open_bd_design {E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
open_bd_design {E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
create_bd_cell -type module -reference Sum_Coord Sum_Coord_0
create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0
set_property location {2 1029 -105} [get_bd_cells c_counter_binary_0]
set_property location {3.5 1513 -140} [get_bd_cells Sum_Coord_0]
set_property location {3 1233 -121} [get_bd_cells c_counter_binary_0]
copy_bd_objs /  [get_bd_cells {c_counter_binary_0}]
set_property location {3 1207 -18} [get_bd_cells c_counter_binary_1]
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pHSync] [get_bd_pins c_counter_binary_0/CLK]
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pVSync] [get_bd_pins c_counter_binary_1/CLK]
startgroup
set_property -dict [list CONFIG.Output_Width {11} CONFIG.Restrict_Count {false} CONFIG.SCLR {true} CONFIG.SSET {false}] [get_bd_cells c_counter_binary_0]
endgroup
delete_bd_objs [get_bd_cells c_counter_binary_1]
copy_bd_objs /  [get_bd_cells {c_counter_binary_0}]
set_property location {3 1230 -17} [get_bd_cells c_counter_binary_1]
connect_bd_net [get_bd_pins c_counter_binary_1/CLK] [get_bd_pins dvi2rgb_0/vid_pVSync]
connect_bd_net [get_bd_pins c_counter_binary_0/Q] [get_bd_pins Sum_Coord_0/yAxis]
connect_bd_net [get_bd_pins c_counter_binary_1/Q] [get_bd_pins Sum_Coord_0/xAxis]
save_bd_design
update_compile_order -fileset sources_1
set_property location {5.5 2298 378} [get_bd_cells rgb2dvi_0]
set_property location {6 2307 551} [get_bd_cells VDD]
set_property location {3 1366 258} [get_bd_cells Filtrage_0]
set_property location {2 998 363} [get_bd_cells xlconstant_0]
set_property location {2 970 481} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins Sum_Coord_0/RESET]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins Sum_Coord_0/EN]
connect_bd_net [get_bd_pins dvi2rgb_0/PixelClk] [get_bd_pins Sum_Coord_0/CLK]
connect_bd_net [get_bd_pins Sum_Coord_0/RGBin] [get_bd_pins Filtrage_0/RGBout]
delete_bd_objs [get_bd_nets Filtrage_0_RGBout]
connect_bd_net [get_bd_pins Filtrage_0/RGBout] [get_bd_pins Sum_Coord_0/RGBin]
connect_bd_net [get_bd_pins Sum_Coord_0/RGBout] [get_bd_pins rgb2dvi_0/vid_pData]
set_property location {4 1662 226} [get_bd_cells Sum_Coord_0]
set_property location {4 1653 252} [get_bd_cells Sum_Coord_0]
set_property location {2 987 371} [get_bd_cells xlconstant_0]
set_property location {2 1026 454} [get_bd_cells xlconstant_1]
save_bd_design
update_module_reference HDMI_bd_Filtrage_0_0
update_module_reference HDMI_bd_Sum_Coord_0_0
delete_bd_objs [get_bd_nets dvi2rgb_0_vid_pHSync]
delete_bd_objs [get_bd_nets dvi2rgb_0_vid_pVSync]
