module SRAM_controller_internal(
		input wire clk,
		input wire rst,
		
		input wire[17:0] p1_address,
		input wire[1:0] p1_page,
		output wire[63:0] p1_data,
		input wire p1_req,
		output wire p1_ready,
		
		input wire[16:0] p2_address,
		input wire[2:0] p2_page,
		input wire[63:0] p2_to_mem,
		output wire[63:0] p2_from_mem,
		input wire p2_req,
		input wire p2_wren,
		output wire p2_ready,
		
		output wire SDRAM_CKE,
		output wire SDRAM_CSn,
		output wire SDRAM_WREn,
		output wire SDRAM_CASn,
		output wire SDRAM_RASn,
		output reg[11:0] SDRAM_A,
		output reg[1:0] SDRAM_BA,
		output reg[1:0] SDRAM_DQM,
		inout wire[15:0] SDRAM_DQ,
		
		output wire init_req,
		input wire init_ready,
		input wire[15:0] init_data);
		
endmodule
