v 20110115 2
T 950 0 5 4 1 1 0 6 1
device=G_4AND3
T 100 2500 5 10 0 0 0 0 1
description=AND gate with 4 inputs, 3 inverted inputs
T 300 1600 5 10 1 1 0 0 1
refdes=?
P 300 600 0 600 1 0 1
{
T 200 650 5 8 0 1 0 6 1
pinnumber=3
T 200 550 5 8 0 1 0 8 1
pinseq=3
T 350 600 5 8 0 1 0 2 1
pintype=in
T 300 600 5 10 0 0 0 0 1
pinlabel=CN
}
P 300 1000 0 1000 1 0 1
{
T 200 1050 5 8 0 1 0 6 1
pinnumber=2
T 200 950 5 8 0 1 0 8 1
pinseq=2
T 350 1000 5 8 0 1 0 2 1
pintype=in
T 300 1000 5 10 0 0 0 0 1
pinlabel=BN
}
P 1000 800 1300 800 1 0 1
{
T 1100 850 5 8 0 1 0 0 1
pinnumber=5
T 1100 750 5 8 0 1 0 2 1
pinseq=5
T 950 800 5 8 0 1 0 8 1
pintype=out
T 1100 800 5 10 0 0 0 0 1
pinlabel=Y
}
T 100 2300 5 10 0 0 0 0 1
author=Bert Timmerman <bert.timmerman@xs4all.nl>
T 100 2100 5 10 0 0 0 0 1
use-license=unlimited
T 100 1900 5 10 0 0 0 0 1
dist-license=GPL
B 300 100 700 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 300 1400 0 1400 1 0 1
{
T 200 1450 5 8 0 1 0 6 1
pinnumber=1
T 200 1350 5 8 0 1 0 8 1
pinseq=1
T 350 1400 5 8 0 1 0 2 1
pintype=in
T 300 1400 5 10 0 0 0 0 1
pinlabel=AN
}
T 650 800 9 10 1 0 0 4 1
&
P 300 200 0 200 1 0 1
{
T 200 250 5 8 0 1 0 6 1
pinnumber=4
T 200 150 5 8 0 1 0 8 1
pinseq=4
T 350 200 5 8 0 1 0 2 1
pintype=in
T 300 200 5 10 0 0 0 0 1
pinlabel=D
}
L 300 1400 200 1450 6 0 0 0 -1 -1
L 200 1400 200 1450 6 0 0 0 -1 -1
L 300 1000 200 1050 6 0 0 0 -1 -1
L 200 1000 200 1050 6 0 0 0 -1 -1
L 300 600 200 650 6 0 0 0 -1 -1
L 200 600 200 650 6 0 0 0 -1 -1
