============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.11-s104_1
  Generated on:           Oct 04 2024  02:40:28 am
  Module:                 DigitalLDOLogic
  Operating conditions:   ss_100C_1v60 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (97336 ps) Setup Check with Pin pass_reg[0]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) pass_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) pass_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100000            0     
                                              
             Setup:-     318                  
       Uncertainty:-    1000                  
     Required Time:=   98682                  
      Launch Clock:-       0                  
         Data Path:-    1346                  
             Slack:=   97336                  

#--------------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  pass_reg[1]/CLK -       -      R     (arrival)                    10    -     0     0       0    (-,-) 
  pass_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      3 12.7   129   613     613    (-,-) 
  g170__2802/X    -       C->X   F     sky130_fd_sc_hd__or3_1        1  2.9   141   733    1346    (-,-) 
  pass_reg[0]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0    1346    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 2: MET (97480 ps) Setup Check with Pin pass_reg[7]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) pass_reg[8]/CLK
          Clock: (R) clk
       Endpoint: (F) pass_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100000            0     
                                              
             Setup:-     299                  
       Uncertainty:-    1000                  
     Required Time:=   98701                  
      Launch Clock:-       0                  
         Data Path:-    1221                  
             Slack:=   97480                  

#--------------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  pass_reg[8]/CLK -       -      R     (arrival)                    10    -     0     0       0    (-,-) 
  pass_reg[8]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      3 13.7   137   620     620    (-,-) 
  g167__8428/X    -       A1->X  F     sky130_fd_sc_hd__a221o_1      1  2.9    97   601    1221    (-,-) 
  pass_reg[7]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0    1221    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 3: MET (97480 ps) Setup Check with Pin pass_reg[2]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) pass_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) pass_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100000            0     
                                              
             Setup:-     299                  
       Uncertainty:-    1000                  
     Required Time:=   98701                  
      Launch Clock:-       0                  
         Data Path:-    1221                  
             Slack:=   97480                  

#--------------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  pass_reg[3]/CLK -       -      R     (arrival)                    10    -     0     0       0    (-,-) 
  pass_reg[3]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      3 13.7   137   620     620    (-,-) 
  g164__3680/X    -       A1->X  F     sky130_fd_sc_hd__a221o_1      1  2.9    97   601    1221    (-,-) 
  pass_reg[2]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0    1221    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 4: MET (97480 ps) Setup Check with Pin pass_reg[1]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) pass_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) pass_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100000            0     
                                              
             Setup:-     299                  
       Uncertainty:-    1000                  
     Required Time:=   98701                  
      Launch Clock:-       0                  
         Data Path:-    1221                  
             Slack:=   97480                  

#--------------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  pass_reg[2]/CLK -       -      R     (arrival)                    10    -     0     0       0    (-,-) 
  pass_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      3 13.7   137   620     620    (-,-) 
  g160__5107/X    -       A1->X  F     sky130_fd_sc_hd__a221o_1      1  2.9    97   601    1221    (-,-) 
  pass_reg[1]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0    1221    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 5: MET (97480 ps) Setup Check with Pin pass_reg[6]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) pass_reg[7]/CLK
          Clock: (R) clk
       Endpoint: (F) pass_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100000            0     
                                              
             Setup:-     299                  
       Uncertainty:-    1000                  
     Required Time:=   98701                  
      Launch Clock:-       0                  
         Data Path:-    1221                  
             Slack:=   97480                  

#--------------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  pass_reg[7]/CLK -       -      R     (arrival)                    10    -     0     0       0    (-,-) 
  pass_reg[7]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      3 13.7   137   620     620    (-,-) 
  g165__4319/X    -       A1->X  F     sky130_fd_sc_hd__a221o_1      1  2.9    97   601    1221    (-,-) 
  pass_reg[6]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0    1221    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 6: MET (97480 ps) Setup Check with Pin pass_reg[5]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) pass_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (F) pass_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100000            0     
                                              
             Setup:-     299                  
       Uncertainty:-    1000                  
     Required Time:=   98701                  
      Launch Clock:-       0                  
         Data Path:-    1221                  
             Slack:=   97480                  

#--------------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  pass_reg[6]/CLK -       -      R     (arrival)                    10    -     0     0       0    (-,-) 
  pass_reg[6]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      3 13.7   137   620     620    (-,-) 
  g166__6260/X    -       A1->X  F     sky130_fd_sc_hd__a221o_1      1  2.9    97   601    1221    (-,-) 
  pass_reg[5]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0    1221    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 7: MET (97480 ps) Setup Check with Pin pass_reg[4]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) pass_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (F) pass_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100000            0     
                                              
             Setup:-     299                  
       Uncertainty:-    1000                  
     Required Time:=   98701                  
      Launch Clock:-       0                  
         Data Path:-    1221                  
             Slack:=   97480                  

#--------------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  pass_reg[5]/CLK -       -      R     (arrival)                    10    -     0     0       0    (-,-) 
  pass_reg[5]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      3 13.7   137   620     620    (-,-) 
  g161__5526/X    -       A1->X  F     sky130_fd_sc_hd__a221o_1      1  2.9    97   601    1221    (-,-) 
  pass_reg[4]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0    1221    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 8: MET (97480 ps) Setup Check with Pin pass_reg[3]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) pass_reg[4]/CLK
          Clock: (R) clk
       Endpoint: (F) pass_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100000            0     
                                              
             Setup:-     299                  
       Uncertainty:-    1000                  
     Required Time:=   98701                  
      Launch Clock:-       0                  
         Data Path:-    1221                  
             Slack:=   97480                  

#--------------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  pass_reg[4]/CLK -       -      R     (arrival)                    10    -     0     0       0    (-,-) 
  pass_reg[4]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      3 13.7   137   620     620    (-,-) 
  g168__6783/X    -       A1->X  F     sky130_fd_sc_hd__a221o_1      1  2.9    97   601    1221    (-,-) 
  pass_reg[3]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0    1221    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 9: MET (97509 ps) Setup Check with Pin pass_reg[8]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) pass_reg[9]/CLK
          Clock: (R) clk
       Endpoint: (F) pass_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100000            0     
                                              
             Setup:-     299                  
       Uncertainty:-    1000                  
     Required Time:=   98701                  
      Launch Clock:-       0                  
         Data Path:-    1192                  
             Slack:=   97509                  

#--------------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  pass_reg[9]/CLK -       -      R     (arrival)                    10    -     0     0       0    (-,-) 
  pass_reg[9]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      2 10.8   114   600     600    (-,-) 
  g151__2398/X    -       A1->X  F     sky130_fd_sc_hd__a221o_1      1  2.9    97   592    1192    (-,-) 
  pass_reg[8]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0    1192    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 10: MET (97783 ps) Setup Check with Pin pass_reg[9]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) pass_reg[8]/CLK
          Clock: (R) clk
       Endpoint: (F) pass_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100000            0     
                                              
             Setup:-     285                  
       Uncertainty:-    1000                  
     Required Time:=   98715                  
      Launch Clock:-       0                  
         Data Path:-     932                  
             Slack:=   97783                  

#--------------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  pass_reg[8]/CLK -       -      R     (arrival)                    10    -     0     0       0    (-,-) 
  pass_reg[8]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      3 13.7   137   620     620    (-,-) 
  g169__1617/X    -       A1->X  F     sky130_fd_sc_hd__a21o_1       1  2.9    62   312     932    (-,-) 
  pass_reg[9]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0     932    (-,-) 
#--------------------------------------------------------------------------------------------------------

