// Seed: 2441560480
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  module_2 modCall_1 ();
  assign modCall_1.type_1 = 0;
  wire id_7;
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 ();
  reg id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8;
  always @(negedge 1) begin : LABEL_0
    id_8 = 1;
    `define pp_9 0
    begin : LABEL_0
      id_8 <= 1;
    end
    id_7 <= 1'b0;
  end
  wire id_10;
endmodule
