
Ethernet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003790  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  0800389c  0800389c  0001389c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038d0  080038d0  00020058  2**0
                  CONTENTS
  4 .ARM          00000000  080038d0  080038d0  00020058  2**0
                  CONTENTS
  5 .preinit_array 00000000  080038d0  080038d0  00020058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038d0  080038d0  000138d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080038d4  080038d4  000138d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000058  20000000  080038d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a0  20000058  08003930  00020058  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f8  08003930  000200f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020081  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006e03  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001b98  00000000  00000000  00026ec7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000820  00000000  00000000  00028a60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000061f  00000000  00000000  00029280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016a2e  00000000  00000000  0002989f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000090c9  00000000  00000000  000402cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00084ae2  00000000  00000000  00049396  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001f50  00000000  00000000  000cde78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000cfdc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000058 	.word	0x20000058
 8000128:	00000000 	.word	0x00000000
 800012c:	08003884 	.word	0x08003884

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000005c 	.word	0x2000005c
 8000148:	08003884 	.word	0x08003884

0800014c <closeSocket>:
};

netmode_type gNetMode = {
		NM_FORCEARP | NM_WAKEONLAN | NM_PPPOE | 128
};
void closeSocket() {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    // Close the socket
    close(socketNumber);
 8000150:	4b04      	ldr	r3, [pc, #16]	; (8000164 <closeSocket+0x18>)
 8000152:	781b      	ldrb	r3, [r3, #0]
 8000154:	4618      	mov	r0, r3
 8000156:	f000 fddb 	bl	8000d10 <close>

    // Wait for a short period to allow proper cleanup
    HAL_Delay(100);
 800015a:	2064      	movs	r0, #100	; 0x64
 800015c:	f001 ff36 	bl	8001fcc <HAL_Delay>
}
 8000160:	bf00      	nop
 8000162:	bd80      	pop	{r7, pc}
 8000164:	200000cc 	.word	0x200000cc

08000168 <main>:

int main(void)
{
 8000168:	b580      	push	{r7, lr}
 800016a:	f5ad 6d81 	sub.w	sp, sp, #1032	; 0x408
 800016e:	af00      	add	r7, sp, #0
  HAL_Init();
 8000170:	f001 feca 	bl	8001f08 <HAL_Init>

  SystemClock_Config();
 8000174:	f000 f85e 	bl	8000234 <SystemClock_Config>

  MX_GPIO_Init();
 8000178:	f000 f8d8 	bl	800032c <MX_GPIO_Init>
  MX_SPI1_Init();
 800017c:	f000 f8a0 	bl	80002c0 <MX_SPI1_Init>
  W5500Init();
 8000180:	f001 f8b2 	bl	80012e8 <W5500Init>

  ctlnetwork(CN_SET_NETINFO, (void*) &gWIZNETINFO2);
 8000184:	4928      	ldr	r1, [pc, #160]	; (8000228 <main+0xc0>)
 8000186:	2000      	movs	r0, #0
 8000188:	f001 fab0 	bl	80016ec <ctlnetwork>
//  ctlnetwork(CN_SET_NETMODE, (void*) &gNetMode);

  // Open a TCP server socket
  socket(socketNumber, Sn_MR_TCP, port, 0);
 800018c:	4b27      	ldr	r3, [pc, #156]	; (800022c <main+0xc4>)
 800018e:	7818      	ldrb	r0, [r3, #0]
 8000190:	4b27      	ldr	r3, [pc, #156]	; (8000230 <main+0xc8>)
 8000192:	881a      	ldrh	r2, [r3, #0]
 8000194:	2300      	movs	r3, #0
 8000196:	2101      	movs	r1, #1
 8000198:	f000 fca6 	bl	8000ae8 <socket>

  // Listen for incoming connections
  listen(socketNumber);
 800019c:	4b23      	ldr	r3, [pc, #140]	; (800022c <main+0xc4>)
 800019e:	781b      	ldrb	r3, [r3, #0]
 80001a0:	4618      	mov	r0, r3
 80001a2:	f000 fe23 	bl	8000dec <listen>
  //data will be placed here
  uint8_t buffer[1024];
  while (1) {
      // Open a TCP server socket
      socket(socketNumber, Sn_MR_TCP, port, 0);
 80001a6:	4b21      	ldr	r3, [pc, #132]	; (800022c <main+0xc4>)
 80001a8:	7818      	ldrb	r0, [r3, #0]
 80001aa:	4b21      	ldr	r3, [pc, #132]	; (8000230 <main+0xc8>)
 80001ac:	881a      	ldrh	r2, [r3, #0]
 80001ae:	2300      	movs	r3, #0
 80001b0:	2101      	movs	r1, #1
 80001b2:	f000 fc99 	bl	8000ae8 <socket>

      // Listen for incoming connections
      listen(socketNumber);
 80001b6:	4b1d      	ldr	r3, [pc, #116]	; (800022c <main+0xc4>)
 80001b8:	781b      	ldrb	r3, [r3, #0]
 80001ba:	4618      	mov	r0, r3
 80001bc:	f000 fe16 	bl	8000dec <listen>

      while (1) {
          // Check if a client is trying to connect
          if (getSn_SR(socketNumber) == SOCK_ESTABLISHED) {
 80001c0:	4b1a      	ldr	r3, [pc, #104]	; (800022c <main+0xc4>)
 80001c2:	781b      	ldrb	r3, [r3, #0]
 80001c4:	009b      	lsls	r3, r3, #2
 80001c6:	3301      	adds	r3, #1
 80001c8:	00db      	lsls	r3, r3, #3
 80001ca:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80001ce:	4618      	mov	r0, r3
 80001d0:	f000 f9e2 	bl	8000598 <WIZCHIP_READ>
 80001d4:	4603      	mov	r3, r0
 80001d6:	2b17      	cmp	r3, #23
 80001d8:	d115      	bne.n	8000206 <main+0x9e>
              int receivedSize = 0;
 80001da:	2300      	movs	r3, #0
 80001dc:	f8c7 3404 	str.w	r3, [r7, #1028]	; 0x404

              // Receive data from the client
              receivedSize = recv(socketNumber, buffer, sizeof(buffer));
 80001e0:	4b12      	ldr	r3, [pc, #72]	; (800022c <main+0xc4>)
 80001e2:	781b      	ldrb	r3, [r3, #0]
 80001e4:	1d39      	adds	r1, r7, #4
 80001e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80001ea:	4618      	mov	r0, r3
 80001ec:	f000 ff52 	bl	8001094 <recv>
 80001f0:	f8c7 0404 	str.w	r0, [r7, #1028]	; 0x404

              // Process the received data (you can implement your own logic here)

              // Send a response back to the client
              send(socketNumber, buffer, receivedSize);
 80001f4:	4b0d      	ldr	r3, [pc, #52]	; (800022c <main+0xc4>)
 80001f6:	781b      	ldrb	r3, [r3, #0]
 80001f8:	f8d7 2404 	ldr.w	r2, [r7, #1028]	; 0x404
 80001fc:	b292      	uxth	r2, r2
 80001fe:	1d39      	adds	r1, r7, #4
 8000200:	4618      	mov	r0, r3
 8000202:	f000 fe4d 	bl	8000ea0 <send>
          }

          // Check for disconnection
          if (getSn_SR(socketNumber) == SOCK_CLOSED) {
 8000206:	4b09      	ldr	r3, [pc, #36]	; (800022c <main+0xc4>)
 8000208:	781b      	ldrb	r3, [r3, #0]
 800020a:	009b      	lsls	r3, r3, #2
 800020c:	3301      	adds	r3, #1
 800020e:	00db      	lsls	r3, r3, #3
 8000210:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000214:	4618      	mov	r0, r3
 8000216:	f000 f9bf 	bl	8000598 <WIZCHIP_READ>
 800021a:	4603      	mov	r3, r0
 800021c:	2b00      	cmp	r3, #0
 800021e:	d1cf      	bne.n	80001c0 <main+0x58>
              // Close the socket
              closeSocket();
 8000220:	f7ff ff94 	bl	800014c <closeSocket>
              break;  // Exit the inner loop to reopen the socket
 8000224:	bf00      	nop
      socket(socketNumber, Sn_MR_TCP, port, 0);
 8000226:	e7be      	b.n	80001a6 <main+0x3e>
 8000228:	20000004 	.word	0x20000004
 800022c:	200000cc 	.word	0x200000cc
 8000230:	20000000 	.word	0x20000000

08000234 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b090      	sub	sp, #64	; 0x40
 8000238:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800023a:	f107 0318 	add.w	r3, r7, #24
 800023e:	2228      	movs	r2, #40	; 0x28
 8000240:	2100      	movs	r1, #0
 8000242:	4618      	mov	r0, r3
 8000244:	f003 faf2 	bl	800382c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000248:	1d3b      	adds	r3, r7, #4
 800024a:	2200      	movs	r2, #0
 800024c:	601a      	str	r2, [r3, #0]
 800024e:	605a      	str	r2, [r3, #4]
 8000250:	609a      	str	r2, [r3, #8]
 8000252:	60da      	str	r2, [r3, #12]
 8000254:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000256:	2301      	movs	r3, #1
 8000258:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800025a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800025e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000260:	2300      	movs	r3, #0
 8000262:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000264:	2301      	movs	r3, #1
 8000266:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000268:	2302      	movs	r3, #2
 800026a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800026c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000270:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 8000272:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000276:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000278:	f107 0318 	add.w	r3, r7, #24
 800027c:	4618      	mov	r0, r3
 800027e:	f002 f949 	bl	8002514 <HAL_RCC_OscConfig>
 8000282:	4603      	mov	r3, r0
 8000284:	2b00      	cmp	r3, #0
 8000286:	d001      	beq.n	800028c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000288:	f000 f8d4 	bl	8000434 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800028c:	230f      	movs	r3, #15
 800028e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000290:	2302      	movs	r3, #2
 8000292:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000294:	2300      	movs	r3, #0
 8000296:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000298:	2300      	movs	r3, #0
 800029a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800029c:	2300      	movs	r3, #0
 800029e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002a0:	1d3b      	adds	r3, r7, #4
 80002a2:	2100      	movs	r1, #0
 80002a4:	4618      	mov	r0, r3
 80002a6:	f002 fbb7 	bl	8002a18 <HAL_RCC_ClockConfig>
 80002aa:	4603      	mov	r3, r0
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d001      	beq.n	80002b4 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80002b0:	f000 f8c0 	bl	8000434 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80002b4:	f002 fc9a 	bl	8002bec <HAL_RCC_EnableCSS>
}
 80002b8:	bf00      	nop
 80002ba:	3740      	adds	r7, #64	; 0x40
 80002bc:	46bd      	mov	sp, r7
 80002be:	bd80      	pop	{r7, pc}

080002c0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80002c4:	4b17      	ldr	r3, [pc, #92]	; (8000324 <MX_SPI1_Init+0x64>)
 80002c6:	4a18      	ldr	r2, [pc, #96]	; (8000328 <MX_SPI1_Init+0x68>)
 80002c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80002ca:	4b16      	ldr	r3, [pc, #88]	; (8000324 <MX_SPI1_Init+0x64>)
 80002cc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80002d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80002d2:	4b14      	ldr	r3, [pc, #80]	; (8000324 <MX_SPI1_Init+0x64>)
 80002d4:	2200      	movs	r2, #0
 80002d6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80002d8:	4b12      	ldr	r3, [pc, #72]	; (8000324 <MX_SPI1_Init+0x64>)
 80002da:	2200      	movs	r2, #0
 80002dc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80002de:	4b11      	ldr	r3, [pc, #68]	; (8000324 <MX_SPI1_Init+0x64>)
 80002e0:	2202      	movs	r2, #2
 80002e2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80002e4:	4b0f      	ldr	r3, [pc, #60]	; (8000324 <MX_SPI1_Init+0x64>)
 80002e6:	2201      	movs	r2, #1
 80002e8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80002ea:	4b0e      	ldr	r3, [pc, #56]	; (8000324 <MX_SPI1_Init+0x64>)
 80002ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80002f0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80002f2:	4b0c      	ldr	r3, [pc, #48]	; (8000324 <MX_SPI1_Init+0x64>)
 80002f4:	2220      	movs	r2, #32
 80002f6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80002f8:	4b0a      	ldr	r3, [pc, #40]	; (8000324 <MX_SPI1_Init+0x64>)
 80002fa:	2200      	movs	r2, #0
 80002fc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80002fe:	4b09      	ldr	r3, [pc, #36]	; (8000324 <MX_SPI1_Init+0x64>)
 8000300:	2200      	movs	r2, #0
 8000302:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000304:	4b07      	ldr	r3, [pc, #28]	; (8000324 <MX_SPI1_Init+0x64>)
 8000306:	2200      	movs	r2, #0
 8000308:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800030a:	4b06      	ldr	r3, [pc, #24]	; (8000324 <MX_SPI1_Init+0x64>)
 800030c:	220a      	movs	r2, #10
 800030e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000310:	4804      	ldr	r0, [pc, #16]	; (8000324 <MX_SPI1_Init+0x64>)
 8000312:	f002 fd03 	bl	8002d1c <HAL_SPI_Init>
 8000316:	4603      	mov	r3, r0
 8000318:	2b00      	cmp	r3, #0
 800031a:	d001      	beq.n	8000320 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800031c:	f000 f88a 	bl	8000434 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000320:	bf00      	nop
 8000322:	bd80      	pop	{r7, pc}
 8000324:	20000074 	.word	0x20000074
 8000328:	40013000 	.word	0x40013000

0800032c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b088      	sub	sp, #32
 8000330:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000332:	f107 0310 	add.w	r3, r7, #16
 8000336:	2200      	movs	r2, #0
 8000338:	601a      	str	r2, [r3, #0]
 800033a:	605a      	str	r2, [r3, #4]
 800033c:	609a      	str	r2, [r3, #8]
 800033e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000340:	4b38      	ldr	r3, [pc, #224]	; (8000424 <MX_GPIO_Init+0xf8>)
 8000342:	699b      	ldr	r3, [r3, #24]
 8000344:	4a37      	ldr	r2, [pc, #220]	; (8000424 <MX_GPIO_Init+0xf8>)
 8000346:	f043 0310 	orr.w	r3, r3, #16
 800034a:	6193      	str	r3, [r2, #24]
 800034c:	4b35      	ldr	r3, [pc, #212]	; (8000424 <MX_GPIO_Init+0xf8>)
 800034e:	699b      	ldr	r3, [r3, #24]
 8000350:	f003 0310 	and.w	r3, r3, #16
 8000354:	60fb      	str	r3, [r7, #12]
 8000356:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000358:	4b32      	ldr	r3, [pc, #200]	; (8000424 <MX_GPIO_Init+0xf8>)
 800035a:	699b      	ldr	r3, [r3, #24]
 800035c:	4a31      	ldr	r2, [pc, #196]	; (8000424 <MX_GPIO_Init+0xf8>)
 800035e:	f043 0320 	orr.w	r3, r3, #32
 8000362:	6193      	str	r3, [r2, #24]
 8000364:	4b2f      	ldr	r3, [pc, #188]	; (8000424 <MX_GPIO_Init+0xf8>)
 8000366:	699b      	ldr	r3, [r3, #24]
 8000368:	f003 0320 	and.w	r3, r3, #32
 800036c:	60bb      	str	r3, [r7, #8]
 800036e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000370:	4b2c      	ldr	r3, [pc, #176]	; (8000424 <MX_GPIO_Init+0xf8>)
 8000372:	699b      	ldr	r3, [r3, #24]
 8000374:	4a2b      	ldr	r2, [pc, #172]	; (8000424 <MX_GPIO_Init+0xf8>)
 8000376:	f043 0304 	orr.w	r3, r3, #4
 800037a:	6193      	str	r3, [r2, #24]
 800037c:	4b29      	ldr	r3, [pc, #164]	; (8000424 <MX_GPIO_Init+0xf8>)
 800037e:	699b      	ldr	r3, [r3, #24]
 8000380:	f003 0304 	and.w	r3, r3, #4
 8000384:	607b      	str	r3, [r7, #4]
 8000386:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000388:	4b26      	ldr	r3, [pc, #152]	; (8000424 <MX_GPIO_Init+0xf8>)
 800038a:	699b      	ldr	r3, [r3, #24]
 800038c:	4a25      	ldr	r2, [pc, #148]	; (8000424 <MX_GPIO_Init+0xf8>)
 800038e:	f043 0308 	orr.w	r3, r3, #8
 8000392:	6193      	str	r3, [r2, #24]
 8000394:	4b23      	ldr	r3, [pc, #140]	; (8000424 <MX_GPIO_Init+0xf8>)
 8000396:	699b      	ldr	r3, [r3, #24]
 8000398:	f003 0308 	and.w	r3, r3, #8
 800039c:	603b      	str	r3, [r7, #0]
 800039e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80003a0:	2200      	movs	r2, #0
 80003a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003a6:	4820      	ldr	r0, [pc, #128]	; (8000428 <MX_GPIO_Init+0xfc>)
 80003a8:	f002 f89c 	bl	80024e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80003ac:	2200      	movs	r2, #0
 80003ae:	2103      	movs	r1, #3
 80003b0:	481e      	ldr	r0, [pc, #120]	; (800042c <MX_GPIO_Init+0x100>)
 80003b2:	f002 f897 	bl	80024e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80003b6:	2200      	movs	r2, #0
 80003b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003bc:	481c      	ldr	r0, [pc, #112]	; (8000430 <MX_GPIO_Init+0x104>)
 80003be:	f002 f891 	bl	80024e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80003c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80003c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003c8:	2301      	movs	r3, #1
 80003ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003cc:	2300      	movs	r3, #0
 80003ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003d0:	2302      	movs	r3, #2
 80003d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80003d4:	f107 0310 	add.w	r3, r7, #16
 80003d8:	4619      	mov	r1, r3
 80003da:	4813      	ldr	r0, [pc, #76]	; (8000428 <MX_GPIO_Init+0xfc>)
 80003dc:	f001 fefe 	bl	80021dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80003e0:	2303      	movs	r3, #3
 80003e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003e4:	2301      	movs	r3, #1
 80003e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003e8:	2300      	movs	r3, #0
 80003ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ec:	2302      	movs	r3, #2
 80003ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003f0:	f107 0310 	add.w	r3, r7, #16
 80003f4:	4619      	mov	r1, r3
 80003f6:	480d      	ldr	r0, [pc, #52]	; (800042c <MX_GPIO_Init+0x100>)
 80003f8:	f001 fef0 	bl	80021dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80003fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000400:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000402:	2301      	movs	r3, #1
 8000404:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000406:	2300      	movs	r3, #0
 8000408:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800040a:	2302      	movs	r3, #2
 800040c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800040e:	f107 0310 	add.w	r3, r7, #16
 8000412:	4619      	mov	r1, r3
 8000414:	4806      	ldr	r0, [pc, #24]	; (8000430 <MX_GPIO_Init+0x104>)
 8000416:	f001 fee1 	bl	80021dc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800041a:	bf00      	nop
 800041c:	3720      	adds	r7, #32
 800041e:	46bd      	mov	sp, r7
 8000420:	bd80      	pop	{r7, pc}
 8000422:	bf00      	nop
 8000424:	40021000 	.word	0x40021000
 8000428:	40011000 	.word	0x40011000
 800042c:	40010800 	.word	0x40010800
 8000430:	40010c00 	.word	0x40010c00

08000434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000438:	b672      	cpsid	i
}
 800043a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800043c:	e7fe      	b.n	800043c <Error_Handler+0x8>
	...

08000440 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000440:	b480      	push	{r7}
 8000442:	b085      	sub	sp, #20
 8000444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000446:	4b15      	ldr	r3, [pc, #84]	; (800049c <HAL_MspInit+0x5c>)
 8000448:	699b      	ldr	r3, [r3, #24]
 800044a:	4a14      	ldr	r2, [pc, #80]	; (800049c <HAL_MspInit+0x5c>)
 800044c:	f043 0301 	orr.w	r3, r3, #1
 8000450:	6193      	str	r3, [r2, #24]
 8000452:	4b12      	ldr	r3, [pc, #72]	; (800049c <HAL_MspInit+0x5c>)
 8000454:	699b      	ldr	r3, [r3, #24]
 8000456:	f003 0301 	and.w	r3, r3, #1
 800045a:	60bb      	str	r3, [r7, #8]
 800045c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800045e:	4b0f      	ldr	r3, [pc, #60]	; (800049c <HAL_MspInit+0x5c>)
 8000460:	69db      	ldr	r3, [r3, #28]
 8000462:	4a0e      	ldr	r2, [pc, #56]	; (800049c <HAL_MspInit+0x5c>)
 8000464:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000468:	61d3      	str	r3, [r2, #28]
 800046a:	4b0c      	ldr	r3, [pc, #48]	; (800049c <HAL_MspInit+0x5c>)
 800046c:	69db      	ldr	r3, [r3, #28]
 800046e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000472:	607b      	str	r3, [r7, #4]
 8000474:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000476:	4b0a      	ldr	r3, [pc, #40]	; (80004a0 <HAL_MspInit+0x60>)
 8000478:	685b      	ldr	r3, [r3, #4]
 800047a:	60fb      	str	r3, [r7, #12]
 800047c:	68fb      	ldr	r3, [r7, #12]
 800047e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000482:	60fb      	str	r3, [r7, #12]
 8000484:	68fb      	ldr	r3, [r7, #12]
 8000486:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800048a:	60fb      	str	r3, [r7, #12]
 800048c:	4a04      	ldr	r2, [pc, #16]	; (80004a0 <HAL_MspInit+0x60>)
 800048e:	68fb      	ldr	r3, [r7, #12]
 8000490:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000492:	bf00      	nop
 8000494:	3714      	adds	r7, #20
 8000496:	46bd      	mov	sp, r7
 8000498:	bc80      	pop	{r7}
 800049a:	4770      	bx	lr
 800049c:	40021000 	.word	0x40021000
 80004a0:	40010000 	.word	0x40010000

080004a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b088      	sub	sp, #32
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ac:	f107 0310 	add.w	r3, r7, #16
 80004b0:	2200      	movs	r2, #0
 80004b2:	601a      	str	r2, [r3, #0]
 80004b4:	605a      	str	r2, [r3, #4]
 80004b6:	609a      	str	r2, [r3, #8]
 80004b8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	4a1b      	ldr	r2, [pc, #108]	; (800052c <HAL_SPI_MspInit+0x88>)
 80004c0:	4293      	cmp	r3, r2
 80004c2:	d12f      	bne.n	8000524 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80004c4:	4b1a      	ldr	r3, [pc, #104]	; (8000530 <HAL_SPI_MspInit+0x8c>)
 80004c6:	699b      	ldr	r3, [r3, #24]
 80004c8:	4a19      	ldr	r2, [pc, #100]	; (8000530 <HAL_SPI_MspInit+0x8c>)
 80004ca:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80004ce:	6193      	str	r3, [r2, #24]
 80004d0:	4b17      	ldr	r3, [pc, #92]	; (8000530 <HAL_SPI_MspInit+0x8c>)
 80004d2:	699b      	ldr	r3, [r3, #24]
 80004d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80004d8:	60fb      	str	r3, [r7, #12]
 80004da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004dc:	4b14      	ldr	r3, [pc, #80]	; (8000530 <HAL_SPI_MspInit+0x8c>)
 80004de:	699b      	ldr	r3, [r3, #24]
 80004e0:	4a13      	ldr	r2, [pc, #76]	; (8000530 <HAL_SPI_MspInit+0x8c>)
 80004e2:	f043 0304 	orr.w	r3, r3, #4
 80004e6:	6193      	str	r3, [r2, #24]
 80004e8:	4b11      	ldr	r3, [pc, #68]	; (8000530 <HAL_SPI_MspInit+0x8c>)
 80004ea:	699b      	ldr	r3, [r3, #24]
 80004ec:	f003 0304 	and.w	r3, r3, #4
 80004f0:	60bb      	str	r3, [r7, #8]
 80004f2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80004f4:	23a0      	movs	r3, #160	; 0xa0
 80004f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004f8:	2302      	movs	r3, #2
 80004fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004fc:	2303      	movs	r3, #3
 80004fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000500:	f107 0310 	add.w	r3, r7, #16
 8000504:	4619      	mov	r1, r3
 8000506:	480b      	ldr	r0, [pc, #44]	; (8000534 <HAL_SPI_MspInit+0x90>)
 8000508:	f001 fe68 	bl	80021dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800050c:	2340      	movs	r3, #64	; 0x40
 800050e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000510:	2300      	movs	r3, #0
 8000512:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000514:	2300      	movs	r3, #0
 8000516:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000518:	f107 0310 	add.w	r3, r7, #16
 800051c:	4619      	mov	r1, r3
 800051e:	4805      	ldr	r0, [pc, #20]	; (8000534 <HAL_SPI_MspInit+0x90>)
 8000520:	f001 fe5c 	bl	80021dc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000524:	bf00      	nop
 8000526:	3720      	adds	r7, #32
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	40013000 	.word	0x40013000
 8000530:	40021000 	.word	0x40021000
 8000534:	40010800 	.word	0x40010800

08000538 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 800053c:	f002 fbb6 	bl	8002cac <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000540:	e7fe      	b.n	8000540 <NMI_Handler+0x8>

08000542 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000542:	b480      	push	{r7}
 8000544:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000546:	e7fe      	b.n	8000546 <HardFault_Handler+0x4>

08000548 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800054c:	e7fe      	b.n	800054c <MemManage_Handler+0x4>

0800054e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800054e:	b480      	push	{r7}
 8000550:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000552:	e7fe      	b.n	8000552 <BusFault_Handler+0x4>

08000554 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000554:	b480      	push	{r7}
 8000556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000558:	e7fe      	b.n	8000558 <UsageFault_Handler+0x4>

0800055a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800055a:	b480      	push	{r7}
 800055c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800055e:	bf00      	nop
 8000560:	46bd      	mov	sp, r7
 8000562:	bc80      	pop	{r7}
 8000564:	4770      	bx	lr

08000566 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000566:	b480      	push	{r7}
 8000568:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800056a:	bf00      	nop
 800056c:	46bd      	mov	sp, r7
 800056e:	bc80      	pop	{r7}
 8000570:	4770      	bx	lr

08000572 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000572:	b480      	push	{r7}
 8000574:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000576:	bf00      	nop
 8000578:	46bd      	mov	sp, r7
 800057a:	bc80      	pop	{r7}
 800057c:	4770      	bx	lr

0800057e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800057e:	b580      	push	{r7, lr}
 8000580:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000582:	f001 fd07 	bl	8001f94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000586:	bf00      	nop
 8000588:	bd80      	pop	{r7, pc}

0800058a <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800058a:	b480      	push	{r7}
 800058c:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800058e:	bf00      	nop
 8000590:	46bd      	mov	sp, r7
 8000592:	bc80      	pop	{r7}
 8000594:	4770      	bx	lr
	...

08000598 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b084      	sub	sp, #16
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 80005a0:	4b22      	ldr	r3, [pc, #136]	; (800062c <WIZCHIP_READ+0x94>)
 80005a2:	68db      	ldr	r3, [r3, #12]
 80005a4:	4798      	blx	r3
   WIZCHIP.CS._select();
 80005a6:	4b21      	ldr	r3, [pc, #132]	; (800062c <WIZCHIP_READ+0x94>)
 80005a8:	695b      	ldr	r3, [r3, #20]
 80005aa:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80005ac:	4b1f      	ldr	r3, [pc, #124]	; (800062c <WIZCHIP_READ+0x94>)
 80005ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d003      	beq.n	80005bc <WIZCHIP_READ+0x24>
 80005b4:	4b1d      	ldr	r3, [pc, #116]	; (800062c <WIZCHIP_READ+0x94>)
 80005b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d114      	bne.n	80005e6 <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80005bc:	4b1b      	ldr	r3, [pc, #108]	; (800062c <WIZCHIP_READ+0x94>)
 80005be:	6a1b      	ldr	r3, [r3, #32]
 80005c0:	687a      	ldr	r2, [r7, #4]
 80005c2:	0c12      	lsrs	r2, r2, #16
 80005c4:	b2d2      	uxtb	r2, r2
 80005c6:	4610      	mov	r0, r2
 80005c8:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80005ca:	4b18      	ldr	r3, [pc, #96]	; (800062c <WIZCHIP_READ+0x94>)
 80005cc:	6a1b      	ldr	r3, [r3, #32]
 80005ce:	687a      	ldr	r2, [r7, #4]
 80005d0:	0a12      	lsrs	r2, r2, #8
 80005d2:	b2d2      	uxtb	r2, r2
 80005d4:	4610      	mov	r0, r2
 80005d6:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80005d8:	4b14      	ldr	r3, [pc, #80]	; (800062c <WIZCHIP_READ+0x94>)
 80005da:	6a1b      	ldr	r3, [r3, #32]
 80005dc:	687a      	ldr	r2, [r7, #4]
 80005de:	b2d2      	uxtb	r2, r2
 80005e0:	4610      	mov	r0, r2
 80005e2:	4798      	blx	r3
 80005e4:	e011      	b.n	800060a <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	0c1b      	lsrs	r3, r3, #16
 80005ea:	b2db      	uxtb	r3, r3
 80005ec:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	0a1b      	lsrs	r3, r3, #8
 80005f2:	b2db      	uxtb	r3, r3
 80005f4:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	b2db      	uxtb	r3, r3
 80005fa:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80005fc:	4b0b      	ldr	r3, [pc, #44]	; (800062c <WIZCHIP_READ+0x94>)
 80005fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000600:	f107 020c 	add.w	r2, r7, #12
 8000604:	2103      	movs	r1, #3
 8000606:	4610      	mov	r0, r2
 8000608:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 800060a:	4b08      	ldr	r3, [pc, #32]	; (800062c <WIZCHIP_READ+0x94>)
 800060c:	69db      	ldr	r3, [r3, #28]
 800060e:	4798      	blx	r3
 8000610:	4603      	mov	r3, r0
 8000612:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 8000614:	4b05      	ldr	r3, [pc, #20]	; (800062c <WIZCHIP_READ+0x94>)
 8000616:	699b      	ldr	r3, [r3, #24]
 8000618:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800061a:	4b04      	ldr	r3, [pc, #16]	; (800062c <WIZCHIP_READ+0x94>)
 800061c:	691b      	ldr	r3, [r3, #16]
 800061e:	4798      	blx	r3
   return ret;
 8000620:	7bfb      	ldrb	r3, [r7, #15]
}
 8000622:	4618      	mov	r0, r3
 8000624:	3710      	adds	r7, #16
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	20000024 	.word	0x20000024

08000630 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
 8000638:	460b      	mov	r3, r1
 800063a:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 800063c:	4b22      	ldr	r3, [pc, #136]	; (80006c8 <WIZCHIP_WRITE+0x98>)
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	4798      	blx	r3
   WIZCHIP.CS._select();
 8000642:	4b21      	ldr	r3, [pc, #132]	; (80006c8 <WIZCHIP_WRITE+0x98>)
 8000644:	695b      	ldr	r3, [r3, #20]
 8000646:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	f043 0304 	orr.w	r3, r3, #4
 800064e:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000650:	4b1d      	ldr	r3, [pc, #116]	; (80006c8 <WIZCHIP_WRITE+0x98>)
 8000652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000654:	2b00      	cmp	r3, #0
 8000656:	d119      	bne.n	800068c <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8000658:	4b1b      	ldr	r3, [pc, #108]	; (80006c8 <WIZCHIP_WRITE+0x98>)
 800065a:	6a1b      	ldr	r3, [r3, #32]
 800065c:	687a      	ldr	r2, [r7, #4]
 800065e:	0c12      	lsrs	r2, r2, #16
 8000660:	b2d2      	uxtb	r2, r2
 8000662:	4610      	mov	r0, r2
 8000664:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8000666:	4b18      	ldr	r3, [pc, #96]	; (80006c8 <WIZCHIP_WRITE+0x98>)
 8000668:	6a1b      	ldr	r3, [r3, #32]
 800066a:	687a      	ldr	r2, [r7, #4]
 800066c:	0a12      	lsrs	r2, r2, #8
 800066e:	b2d2      	uxtb	r2, r2
 8000670:	4610      	mov	r0, r2
 8000672:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8000674:	4b14      	ldr	r3, [pc, #80]	; (80006c8 <WIZCHIP_WRITE+0x98>)
 8000676:	6a1b      	ldr	r3, [r3, #32]
 8000678:	687a      	ldr	r2, [r7, #4]
 800067a:	b2d2      	uxtb	r2, r2
 800067c:	4610      	mov	r0, r2
 800067e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 8000680:	4b11      	ldr	r3, [pc, #68]	; (80006c8 <WIZCHIP_WRITE+0x98>)
 8000682:	6a1b      	ldr	r3, [r3, #32]
 8000684:	78fa      	ldrb	r2, [r7, #3]
 8000686:	4610      	mov	r0, r2
 8000688:	4798      	blx	r3
 800068a:	e013      	b.n	80006b4 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	0c1b      	lsrs	r3, r3, #16
 8000690:	b2db      	uxtb	r3, r3
 8000692:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	0a1b      	lsrs	r3, r3, #8
 8000698:	b2db      	uxtb	r3, r3
 800069a:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 80006a2:	78fb      	ldrb	r3, [r7, #3]
 80006a4:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 80006a6:	4b08      	ldr	r3, [pc, #32]	; (80006c8 <WIZCHIP_WRITE+0x98>)
 80006a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006aa:	f107 020c 	add.w	r2, r7, #12
 80006ae:	2104      	movs	r1, #4
 80006b0:	4610      	mov	r0, r2
 80006b2:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80006b4:	4b04      	ldr	r3, [pc, #16]	; (80006c8 <WIZCHIP_WRITE+0x98>)
 80006b6:	699b      	ldr	r3, [r3, #24]
 80006b8:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80006ba:	4b03      	ldr	r3, [pc, #12]	; (80006c8 <WIZCHIP_WRITE+0x98>)
 80006bc:	691b      	ldr	r3, [r3, #16]
 80006be:	4798      	blx	r3
}
 80006c0:	bf00      	nop
 80006c2:	3710      	adds	r7, #16
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	20000024 	.word	0x20000024

080006cc <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 80006cc:	b590      	push	{r4, r7, lr}
 80006ce:	b087      	sub	sp, #28
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	60f8      	str	r0, [r7, #12]
 80006d4:	60b9      	str	r1, [r7, #8]
 80006d6:	4613      	mov	r3, r2
 80006d8:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 80006da:	4b2b      	ldr	r3, [pc, #172]	; (8000788 <WIZCHIP_READ_BUF+0xbc>)
 80006dc:	68db      	ldr	r3, [r3, #12]
 80006de:	4798      	blx	r3
   WIZCHIP.CS._select();
 80006e0:	4b29      	ldr	r3, [pc, #164]	; (8000788 <WIZCHIP_READ_BUF+0xbc>)
 80006e2:	695b      	ldr	r3, [r3, #20]
 80006e4:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80006e6:	4b28      	ldr	r3, [pc, #160]	; (8000788 <WIZCHIP_READ_BUF+0xbc>)
 80006e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d003      	beq.n	80006f6 <WIZCHIP_READ_BUF+0x2a>
 80006ee:	4b26      	ldr	r3, [pc, #152]	; (8000788 <WIZCHIP_READ_BUF+0xbc>)
 80006f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d126      	bne.n	8000744 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80006f6:	4b24      	ldr	r3, [pc, #144]	; (8000788 <WIZCHIP_READ_BUF+0xbc>)
 80006f8:	6a1b      	ldr	r3, [r3, #32]
 80006fa:	68fa      	ldr	r2, [r7, #12]
 80006fc:	0c12      	lsrs	r2, r2, #16
 80006fe:	b2d2      	uxtb	r2, r2
 8000700:	4610      	mov	r0, r2
 8000702:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8000704:	4b20      	ldr	r3, [pc, #128]	; (8000788 <WIZCHIP_READ_BUF+0xbc>)
 8000706:	6a1b      	ldr	r3, [r3, #32]
 8000708:	68fa      	ldr	r2, [r7, #12]
 800070a:	0a12      	lsrs	r2, r2, #8
 800070c:	b2d2      	uxtb	r2, r2
 800070e:	4610      	mov	r0, r2
 8000710:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8000712:	4b1d      	ldr	r3, [pc, #116]	; (8000788 <WIZCHIP_READ_BUF+0xbc>)
 8000714:	6a1b      	ldr	r3, [r3, #32]
 8000716:	68fa      	ldr	r2, [r7, #12]
 8000718:	b2d2      	uxtb	r2, r2
 800071a:	4610      	mov	r0, r2
 800071c:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800071e:	2300      	movs	r3, #0
 8000720:	82fb      	strh	r3, [r7, #22]
 8000722:	e00a      	b.n	800073a <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8000724:	4b18      	ldr	r3, [pc, #96]	; (8000788 <WIZCHIP_READ_BUF+0xbc>)
 8000726:	69db      	ldr	r3, [r3, #28]
 8000728:	8afa      	ldrh	r2, [r7, #22]
 800072a:	68b9      	ldr	r1, [r7, #8]
 800072c:	188c      	adds	r4, r1, r2
 800072e:	4798      	blx	r3
 8000730:	4603      	mov	r3, r0
 8000732:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8000734:	8afb      	ldrh	r3, [r7, #22]
 8000736:	3301      	adds	r3, #1
 8000738:	82fb      	strh	r3, [r7, #22]
 800073a:	8afa      	ldrh	r2, [r7, #22]
 800073c:	88fb      	ldrh	r3, [r7, #6]
 800073e:	429a      	cmp	r2, r3
 8000740:	d3f0      	bcc.n	8000724 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000742:	e017      	b.n	8000774 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	0c1b      	lsrs	r3, r3, #16
 8000748:	b2db      	uxtb	r3, r3
 800074a:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	0a1b      	lsrs	r3, r3, #8
 8000750:	b2db      	uxtb	r3, r3
 8000752:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	b2db      	uxtb	r3, r3
 8000758:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800075a:	4b0b      	ldr	r3, [pc, #44]	; (8000788 <WIZCHIP_READ_BUF+0xbc>)
 800075c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800075e:	f107 0210 	add.w	r2, r7, #16
 8000762:	2103      	movs	r1, #3
 8000764:	4610      	mov	r0, r2
 8000766:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 8000768:	4b07      	ldr	r3, [pc, #28]	; (8000788 <WIZCHIP_READ_BUF+0xbc>)
 800076a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800076c:	88fa      	ldrh	r2, [r7, #6]
 800076e:	4611      	mov	r1, r2
 8000770:	68b8      	ldr	r0, [r7, #8]
 8000772:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8000774:	4b04      	ldr	r3, [pc, #16]	; (8000788 <WIZCHIP_READ_BUF+0xbc>)
 8000776:	699b      	ldr	r3, [r3, #24]
 8000778:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800077a:	4b03      	ldr	r3, [pc, #12]	; (8000788 <WIZCHIP_READ_BUF+0xbc>)
 800077c:	691b      	ldr	r3, [r3, #16]
 800077e:	4798      	blx	r3
}
 8000780:	bf00      	nop
 8000782:	371c      	adds	r7, #28
 8000784:	46bd      	mov	sp, r7
 8000786:	bd90      	pop	{r4, r7, pc}
 8000788:	20000024 	.word	0x20000024

0800078c <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b086      	sub	sp, #24
 8000790:	af00      	add	r7, sp, #0
 8000792:	60f8      	str	r0, [r7, #12]
 8000794:	60b9      	str	r1, [r7, #8]
 8000796:	4613      	mov	r3, r2
 8000798:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 800079a:	4b2b      	ldr	r3, [pc, #172]	; (8000848 <WIZCHIP_WRITE_BUF+0xbc>)
 800079c:	68db      	ldr	r3, [r3, #12]
 800079e:	4798      	blx	r3
   WIZCHIP.CS._select();
 80007a0:	4b29      	ldr	r3, [pc, #164]	; (8000848 <WIZCHIP_WRITE_BUF+0xbc>)
 80007a2:	695b      	ldr	r3, [r3, #20]
 80007a4:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 80007a6:	68fb      	ldr	r3, [r7, #12]
 80007a8:	f043 0304 	orr.w	r3, r3, #4
 80007ac:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80007ae:	4b26      	ldr	r3, [pc, #152]	; (8000848 <WIZCHIP_WRITE_BUF+0xbc>)
 80007b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d126      	bne.n	8000804 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80007b6:	4b24      	ldr	r3, [pc, #144]	; (8000848 <WIZCHIP_WRITE_BUF+0xbc>)
 80007b8:	6a1b      	ldr	r3, [r3, #32]
 80007ba:	68fa      	ldr	r2, [r7, #12]
 80007bc:	0c12      	lsrs	r2, r2, #16
 80007be:	b2d2      	uxtb	r2, r2
 80007c0:	4610      	mov	r0, r2
 80007c2:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80007c4:	4b20      	ldr	r3, [pc, #128]	; (8000848 <WIZCHIP_WRITE_BUF+0xbc>)
 80007c6:	6a1b      	ldr	r3, [r3, #32]
 80007c8:	68fa      	ldr	r2, [r7, #12]
 80007ca:	0a12      	lsrs	r2, r2, #8
 80007cc:	b2d2      	uxtb	r2, r2
 80007ce:	4610      	mov	r0, r2
 80007d0:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80007d2:	4b1d      	ldr	r3, [pc, #116]	; (8000848 <WIZCHIP_WRITE_BUF+0xbc>)
 80007d4:	6a1b      	ldr	r3, [r3, #32]
 80007d6:	68fa      	ldr	r2, [r7, #12]
 80007d8:	b2d2      	uxtb	r2, r2
 80007da:	4610      	mov	r0, r2
 80007dc:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80007de:	2300      	movs	r3, #0
 80007e0:	82fb      	strh	r3, [r7, #22]
 80007e2:	e00a      	b.n	80007fa <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 80007e4:	4b18      	ldr	r3, [pc, #96]	; (8000848 <WIZCHIP_WRITE_BUF+0xbc>)
 80007e6:	6a1b      	ldr	r3, [r3, #32]
 80007e8:	8afa      	ldrh	r2, [r7, #22]
 80007ea:	68b9      	ldr	r1, [r7, #8]
 80007ec:	440a      	add	r2, r1
 80007ee:	7812      	ldrb	r2, [r2, #0]
 80007f0:	4610      	mov	r0, r2
 80007f2:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80007f4:	8afb      	ldrh	r3, [r7, #22]
 80007f6:	3301      	adds	r3, #1
 80007f8:	82fb      	strh	r3, [r7, #22]
 80007fa:	8afa      	ldrh	r2, [r7, #22]
 80007fc:	88fb      	ldrh	r3, [r7, #6]
 80007fe:	429a      	cmp	r2, r3
 8000800:	d3f0      	bcc.n	80007e4 <WIZCHIP_WRITE_BUF+0x58>
 8000802:	e017      	b.n	8000834 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	0c1b      	lsrs	r3, r3, #16
 8000808:	b2db      	uxtb	r3, r3
 800080a:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	0a1b      	lsrs	r3, r3, #8
 8000810:	b2db      	uxtb	r3, r3
 8000812:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	b2db      	uxtb	r3, r3
 8000818:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800081a:	4b0b      	ldr	r3, [pc, #44]	; (8000848 <WIZCHIP_WRITE_BUF+0xbc>)
 800081c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800081e:	f107 0210 	add.w	r2, r7, #16
 8000822:	2103      	movs	r1, #3
 8000824:	4610      	mov	r0, r2
 8000826:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8000828:	4b07      	ldr	r3, [pc, #28]	; (8000848 <WIZCHIP_WRITE_BUF+0xbc>)
 800082a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800082c:	88fa      	ldrh	r2, [r7, #6]
 800082e:	4611      	mov	r1, r2
 8000830:	68b8      	ldr	r0, [r7, #8]
 8000832:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8000834:	4b04      	ldr	r3, [pc, #16]	; (8000848 <WIZCHIP_WRITE_BUF+0xbc>)
 8000836:	699b      	ldr	r3, [r3, #24]
 8000838:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800083a:	4b03      	ldr	r3, [pc, #12]	; (8000848 <WIZCHIP_WRITE_BUF+0xbc>)
 800083c:	691b      	ldr	r3, [r3, #16]
 800083e:	4798      	blx	r3
}
 8000840:	bf00      	nop
 8000842:	3718      	adds	r7, #24
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	20000024 	.word	0x20000024

0800084c <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 800084c:	b590      	push	{r4, r7, lr}
 800084e:	b085      	sub	sp, #20
 8000850:	af00      	add	r7, sp, #0
 8000852:	4603      	mov	r3, r0
 8000854:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8000856:	2300      	movs	r3, #0
 8000858:	81fb      	strh	r3, [r7, #14]
 800085a:	2300      	movs	r3, #0
 800085c:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 800085e:	79fb      	ldrb	r3, [r7, #7]
 8000860:	009b      	lsls	r3, r3, #2
 8000862:	3301      	adds	r3, #1
 8000864:	00db      	lsls	r3, r3, #3
 8000866:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800086a:	4618      	mov	r0, r3
 800086c:	f7ff fe94 	bl	8000598 <WIZCHIP_READ>
 8000870:	4603      	mov	r3, r0
 8000872:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8000874:	89bb      	ldrh	r3, [r7, #12]
 8000876:	021b      	lsls	r3, r3, #8
 8000878:	b29c      	uxth	r4, r3
 800087a:	79fb      	ldrb	r3, [r7, #7]
 800087c:	009b      	lsls	r3, r3, #2
 800087e:	3301      	adds	r3, #1
 8000880:	00db      	lsls	r3, r3, #3
 8000882:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8000886:	4618      	mov	r0, r3
 8000888:	f7ff fe86 	bl	8000598 <WIZCHIP_READ>
 800088c:	4603      	mov	r3, r0
 800088e:	b29b      	uxth	r3, r3
 8000890:	4423      	add	r3, r4
 8000892:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8000894:	89bb      	ldrh	r3, [r7, #12]
 8000896:	2b00      	cmp	r3, #0
 8000898:	d01a      	beq.n	80008d0 <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 800089a:	79fb      	ldrb	r3, [r7, #7]
 800089c:	009b      	lsls	r3, r3, #2
 800089e:	3301      	adds	r3, #1
 80008a0:	00db      	lsls	r3, r3, #3
 80008a2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80008a6:	4618      	mov	r0, r3
 80008a8:	f7ff fe76 	bl	8000598 <WIZCHIP_READ>
 80008ac:	4603      	mov	r3, r0
 80008ae:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 80008b0:	89fb      	ldrh	r3, [r7, #14]
 80008b2:	021b      	lsls	r3, r3, #8
 80008b4:	b29c      	uxth	r4, r3
 80008b6:	79fb      	ldrb	r3, [r7, #7]
 80008b8:	009b      	lsls	r3, r3, #2
 80008ba:	3301      	adds	r3, #1
 80008bc:	00db      	lsls	r3, r3, #3
 80008be:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 80008c2:	4618      	mov	r0, r3
 80008c4:	f7ff fe68 	bl	8000598 <WIZCHIP_READ>
 80008c8:	4603      	mov	r3, r0
 80008ca:	b29b      	uxth	r3, r3
 80008cc:	4423      	add	r3, r4
 80008ce:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 80008d0:	89fa      	ldrh	r2, [r7, #14]
 80008d2:	89bb      	ldrh	r3, [r7, #12]
 80008d4:	429a      	cmp	r2, r3
 80008d6:	d1c2      	bne.n	800085e <getSn_TX_FSR+0x12>
   return val;
 80008d8:	89fb      	ldrh	r3, [r7, #14]
}
 80008da:	4618      	mov	r0, r3
 80008dc:	3714      	adds	r7, #20
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd90      	pop	{r4, r7, pc}

080008e2 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 80008e2:	b590      	push	{r4, r7, lr}
 80008e4:	b085      	sub	sp, #20
 80008e6:	af00      	add	r7, sp, #0
 80008e8:	4603      	mov	r3, r0
 80008ea:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 80008ec:	2300      	movs	r3, #0
 80008ee:	81fb      	strh	r3, [r7, #14]
 80008f0:	2300      	movs	r3, #0
 80008f2:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 80008f4:	79fb      	ldrb	r3, [r7, #7]
 80008f6:	009b      	lsls	r3, r3, #2
 80008f8:	3301      	adds	r3, #1
 80008fa:	00db      	lsls	r3, r3, #3
 80008fc:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8000900:	4618      	mov	r0, r3
 8000902:	f7ff fe49 	bl	8000598 <WIZCHIP_READ>
 8000906:	4603      	mov	r3, r0
 8000908:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 800090a:	89bb      	ldrh	r3, [r7, #12]
 800090c:	021b      	lsls	r3, r3, #8
 800090e:	b29c      	uxth	r4, r3
 8000910:	79fb      	ldrb	r3, [r7, #7]
 8000912:	009b      	lsls	r3, r3, #2
 8000914:	3301      	adds	r3, #1
 8000916:	00db      	lsls	r3, r3, #3
 8000918:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 800091c:	4618      	mov	r0, r3
 800091e:	f7ff fe3b 	bl	8000598 <WIZCHIP_READ>
 8000922:	4603      	mov	r3, r0
 8000924:	b29b      	uxth	r3, r3
 8000926:	4423      	add	r3, r4
 8000928:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 800092a:	89bb      	ldrh	r3, [r7, #12]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d01a      	beq.n	8000966 <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8000930:	79fb      	ldrb	r3, [r7, #7]
 8000932:	009b      	lsls	r3, r3, #2
 8000934:	3301      	adds	r3, #1
 8000936:	00db      	lsls	r3, r3, #3
 8000938:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 800093c:	4618      	mov	r0, r3
 800093e:	f7ff fe2b 	bl	8000598 <WIZCHIP_READ>
 8000942:	4603      	mov	r3, r0
 8000944:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8000946:	89fb      	ldrh	r3, [r7, #14]
 8000948:	021b      	lsls	r3, r3, #8
 800094a:	b29c      	uxth	r4, r3
 800094c:	79fb      	ldrb	r3, [r7, #7]
 800094e:	009b      	lsls	r3, r3, #2
 8000950:	3301      	adds	r3, #1
 8000952:	00db      	lsls	r3, r3, #3
 8000954:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8000958:	4618      	mov	r0, r3
 800095a:	f7ff fe1d 	bl	8000598 <WIZCHIP_READ>
 800095e:	4603      	mov	r3, r0
 8000960:	b29b      	uxth	r3, r3
 8000962:	4423      	add	r3, r4
 8000964:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8000966:	89fa      	ldrh	r2, [r7, #14]
 8000968:	89bb      	ldrh	r3, [r7, #12]
 800096a:	429a      	cmp	r2, r3
 800096c:	d1c2      	bne.n	80008f4 <getSn_RX_RSR+0x12>
   return val;
 800096e:	89fb      	ldrh	r3, [r7, #14]
}
 8000970:	4618      	mov	r0, r3
 8000972:	3714      	adds	r7, #20
 8000974:	46bd      	mov	sp, r7
 8000976:	bd90      	pop	{r4, r7, pc}

08000978 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8000978:	b590      	push	{r4, r7, lr}
 800097a:	b085      	sub	sp, #20
 800097c:	af00      	add	r7, sp, #0
 800097e:	4603      	mov	r3, r0
 8000980:	6039      	str	r1, [r7, #0]
 8000982:	71fb      	strb	r3, [r7, #7]
 8000984:	4613      	mov	r3, r2
 8000986:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8000988:	2300      	movs	r3, #0
 800098a:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 800098c:	2300      	movs	r3, #0
 800098e:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 8000990:	88bb      	ldrh	r3, [r7, #4]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d048      	beq.n	8000a28 <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 8000996:	79fb      	ldrb	r3, [r7, #7]
 8000998:	009b      	lsls	r3, r3, #2
 800099a:	3301      	adds	r3, #1
 800099c:	00db      	lsls	r3, r3, #3
 800099e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80009a2:	4618      	mov	r0, r3
 80009a4:	f7ff fdf8 	bl	8000598 <WIZCHIP_READ>
 80009a8:	4603      	mov	r3, r0
 80009aa:	b29b      	uxth	r3, r3
 80009ac:	021b      	lsls	r3, r3, #8
 80009ae:	b29c      	uxth	r4, r3
 80009b0:	79fb      	ldrb	r3, [r7, #7]
 80009b2:	009b      	lsls	r3, r3, #2
 80009b4:	3301      	adds	r3, #1
 80009b6:	00db      	lsls	r3, r3, #3
 80009b8:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 80009bc:	4618      	mov	r0, r3
 80009be:	f7ff fdeb 	bl	8000598 <WIZCHIP_READ>
 80009c2:	4603      	mov	r3, r0
 80009c4:	b29b      	uxth	r3, r3
 80009c6:	4423      	add	r3, r4
 80009c8:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 80009ca:	89fb      	ldrh	r3, [r7, #14]
 80009cc:	021b      	lsls	r3, r3, #8
 80009ce:	79fa      	ldrb	r2, [r7, #7]
 80009d0:	0092      	lsls	r2, r2, #2
 80009d2:	3202      	adds	r2, #2
 80009d4:	00d2      	lsls	r2, r2, #3
 80009d6:	4413      	add	r3, r2
 80009d8:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 80009da:	88bb      	ldrh	r3, [r7, #4]
 80009dc:	461a      	mov	r2, r3
 80009de:	6839      	ldr	r1, [r7, #0]
 80009e0:	68b8      	ldr	r0, [r7, #8]
 80009e2:	f7ff fed3 	bl	800078c <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 80009e6:	89fa      	ldrh	r2, [r7, #14]
 80009e8:	88bb      	ldrh	r3, [r7, #4]
 80009ea:	4413      	add	r3, r2
 80009ec:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 80009ee:	79fb      	ldrb	r3, [r7, #7]
 80009f0:	009b      	lsls	r3, r3, #2
 80009f2:	3301      	adds	r3, #1
 80009f4:	00db      	lsls	r3, r3, #3
 80009f6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80009fa:	461a      	mov	r2, r3
 80009fc:	89fb      	ldrh	r3, [r7, #14]
 80009fe:	0a1b      	lsrs	r3, r3, #8
 8000a00:	b29b      	uxth	r3, r3
 8000a02:	b2db      	uxtb	r3, r3
 8000a04:	4619      	mov	r1, r3
 8000a06:	4610      	mov	r0, r2
 8000a08:	f7ff fe12 	bl	8000630 <WIZCHIP_WRITE>
 8000a0c:	79fb      	ldrb	r3, [r7, #7]
 8000a0e:	009b      	lsls	r3, r3, #2
 8000a10:	3301      	adds	r3, #1
 8000a12:	00db      	lsls	r3, r3, #3
 8000a14:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8000a18:	461a      	mov	r2, r3
 8000a1a:	89fb      	ldrh	r3, [r7, #14]
 8000a1c:	b2db      	uxtb	r3, r3
 8000a1e:	4619      	mov	r1, r3
 8000a20:	4610      	mov	r0, r2
 8000a22:	f7ff fe05 	bl	8000630 <WIZCHIP_WRITE>
 8000a26:	e000      	b.n	8000a2a <wiz_send_data+0xb2>
   if(len == 0)  return;
 8000a28:	bf00      	nop
}
 8000a2a:	3714      	adds	r7, #20
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd90      	pop	{r4, r7, pc}

08000a30 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8000a30:	b590      	push	{r4, r7, lr}
 8000a32:	b085      	sub	sp, #20
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	4603      	mov	r3, r0
 8000a38:	6039      	str	r1, [r7, #0]
 8000a3a:	71fb      	strb	r3, [r7, #7]
 8000a3c:	4613      	mov	r3, r2
 8000a3e:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8000a40:	2300      	movs	r3, #0
 8000a42:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8000a44:	2300      	movs	r3, #0
 8000a46:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 8000a48:	88bb      	ldrh	r3, [r7, #4]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d048      	beq.n	8000ae0 <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 8000a4e:	79fb      	ldrb	r3, [r7, #7]
 8000a50:	009b      	lsls	r3, r3, #2
 8000a52:	3301      	adds	r3, #1
 8000a54:	00db      	lsls	r3, r3, #3
 8000a56:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f7ff fd9c 	bl	8000598 <WIZCHIP_READ>
 8000a60:	4603      	mov	r3, r0
 8000a62:	b29b      	uxth	r3, r3
 8000a64:	021b      	lsls	r3, r3, #8
 8000a66:	b29c      	uxth	r4, r3
 8000a68:	79fb      	ldrb	r3, [r7, #7]
 8000a6a:	009b      	lsls	r3, r3, #2
 8000a6c:	3301      	adds	r3, #1
 8000a6e:	00db      	lsls	r3, r3, #3
 8000a70:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8000a74:	4618      	mov	r0, r3
 8000a76:	f7ff fd8f 	bl	8000598 <WIZCHIP_READ>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	b29b      	uxth	r3, r3
 8000a7e:	4423      	add	r3, r4
 8000a80:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8000a82:	89fb      	ldrh	r3, [r7, #14]
 8000a84:	021b      	lsls	r3, r3, #8
 8000a86:	79fa      	ldrb	r2, [r7, #7]
 8000a88:	0092      	lsls	r2, r2, #2
 8000a8a:	3203      	adds	r2, #3
 8000a8c:	00d2      	lsls	r2, r2, #3
 8000a8e:	4413      	add	r3, r2
 8000a90:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8000a92:	88bb      	ldrh	r3, [r7, #4]
 8000a94:	461a      	mov	r2, r3
 8000a96:	6839      	ldr	r1, [r7, #0]
 8000a98:	68b8      	ldr	r0, [r7, #8]
 8000a9a:	f7ff fe17 	bl	80006cc <WIZCHIP_READ_BUF>
   ptr += len;
 8000a9e:	89fa      	ldrh	r2, [r7, #14]
 8000aa0:	88bb      	ldrh	r3, [r7, #4]
 8000aa2:	4413      	add	r3, r2
 8000aa4:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 8000aa6:	79fb      	ldrb	r3, [r7, #7]
 8000aa8:	009b      	lsls	r3, r3, #2
 8000aaa:	3301      	adds	r3, #1
 8000aac:	00db      	lsls	r3, r3, #3
 8000aae:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8000ab2:	461a      	mov	r2, r3
 8000ab4:	89fb      	ldrh	r3, [r7, #14]
 8000ab6:	0a1b      	lsrs	r3, r3, #8
 8000ab8:	b29b      	uxth	r3, r3
 8000aba:	b2db      	uxtb	r3, r3
 8000abc:	4619      	mov	r1, r3
 8000abe:	4610      	mov	r0, r2
 8000ac0:	f7ff fdb6 	bl	8000630 <WIZCHIP_WRITE>
 8000ac4:	79fb      	ldrb	r3, [r7, #7]
 8000ac6:	009b      	lsls	r3, r3, #2
 8000ac8:	3301      	adds	r3, #1
 8000aca:	00db      	lsls	r3, r3, #3
 8000acc:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8000ad0:	461a      	mov	r2, r3
 8000ad2:	89fb      	ldrh	r3, [r7, #14]
 8000ad4:	b2db      	uxtb	r3, r3
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	4610      	mov	r0, r2
 8000ada:	f7ff fda9 	bl	8000630 <WIZCHIP_WRITE>
 8000ade:	e000      	b.n	8000ae2 <wiz_recv_data+0xb2>
   if(len == 0) return;
 8000ae0:	bf00      	nop
}
 8000ae2:	3714      	adds	r7, #20
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd90      	pop	{r4, r7, pc}

08000ae8 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 8000ae8:	b590      	push	{r4, r7, lr}
 8000aea:	b085      	sub	sp, #20
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	4604      	mov	r4, r0
 8000af0:	4608      	mov	r0, r1
 8000af2:	4611      	mov	r1, r2
 8000af4:	461a      	mov	r2, r3
 8000af6:	4623      	mov	r3, r4
 8000af8:	71fb      	strb	r3, [r7, #7]
 8000afa:	4603      	mov	r3, r0
 8000afc:	71bb      	strb	r3, [r7, #6]
 8000afe:	460b      	mov	r3, r1
 8000b00:	80bb      	strh	r3, [r7, #4]
 8000b02:	4613      	mov	r3, r2
 8000b04:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8000b06:	79fb      	ldrb	r3, [r7, #7]
 8000b08:	2b08      	cmp	r3, #8
 8000b0a:	d902      	bls.n	8000b12 <socket+0x2a>
 8000b0c:	f04f 33ff 	mov.w	r3, #4294967295
 8000b10:	e0f0      	b.n	8000cf4 <socket+0x20c>
	switch(protocol)
 8000b12:	79bb      	ldrb	r3, [r7, #6]
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d005      	beq.n	8000b24 <socket+0x3c>
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	dd11      	ble.n	8000b40 <socket+0x58>
 8000b1c:	3b02      	subs	r3, #2
 8000b1e:	2b02      	cmp	r3, #2
 8000b20:	d80e      	bhi.n	8000b40 <socket+0x58>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 8000b22:	e011      	b.n	8000b48 <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 8000b24:	f107 030c 	add.w	r3, r7, #12
 8000b28:	2204      	movs	r2, #4
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8000b30:	f7ff fdcc 	bl	80006cc <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d105      	bne.n	8000b46 <socket+0x5e>
 8000b3a:	f06f 0302 	mvn.w	r3, #2
 8000b3e:	e0d9      	b.n	8000cf4 <socket+0x20c>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8000b40:	f06f 0304 	mvn.w	r3, #4
 8000b44:	e0d6      	b.n	8000cf4 <socket+0x20c>
	    break;
 8000b46:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8000b48:	78fb      	ldrb	r3, [r7, #3]
 8000b4a:	f003 0304 	and.w	r3, r3, #4
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d002      	beq.n	8000b58 <socket+0x70>
 8000b52:	f06f 0305 	mvn.w	r3, #5
 8000b56:	e0cd      	b.n	8000cf4 <socket+0x20c>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8000b58:	78fb      	ldrb	r3, [r7, #3]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d028      	beq.n	8000bb0 <socket+0xc8>
	{
   	switch(protocol)
 8000b5e:	79bb      	ldrb	r3, [r7, #6]
 8000b60:	2b01      	cmp	r3, #1
 8000b62:	d002      	beq.n	8000b6a <socket+0x82>
 8000b64:	2b02      	cmp	r3, #2
 8000b66:	d008      	beq.n	8000b7a <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8000b68:	e022      	b.n	8000bb0 <socket+0xc8>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8000b6a:	78fb      	ldrb	r3, [r7, #3]
 8000b6c:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d11a      	bne.n	8000baa <socket+0xc2>
 8000b74:	f06f 0305 	mvn.w	r3, #5
 8000b78:	e0bc      	b.n	8000cf4 <socket+0x20c>
   	      if(flag & SF_IGMP_VER2)
 8000b7a:	78fb      	ldrb	r3, [r7, #3]
 8000b7c:	f003 0320 	and.w	r3, r3, #32
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d006      	beq.n	8000b92 <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8000b84:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	db02      	blt.n	8000b92 <socket+0xaa>
 8000b8c:	f06f 0305 	mvn.w	r3, #5
 8000b90:	e0b0      	b.n	8000cf4 <socket+0x20c>
      	      if(flag & SF_UNI_BLOCK)
 8000b92:	78fb      	ldrb	r3, [r7, #3]
 8000b94:	f003 0310 	and.w	r3, r3, #16
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d008      	beq.n	8000bae <socket+0xc6>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 8000b9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	db04      	blt.n	8000bae <socket+0xc6>
 8000ba4:	f06f 0305 	mvn.w	r3, #5
 8000ba8:	e0a4      	b.n	8000cf4 <socket+0x20c>
   	      break;
 8000baa:	bf00      	nop
 8000bac:	e000      	b.n	8000bb0 <socket+0xc8>
   	      break;
 8000bae:	bf00      	nop
   	}
   }
	close(sn);
 8000bb0:	79fb      	ldrb	r3, [r7, #7]
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f000 f8ac 	bl	8000d10 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8000bb8:	79fb      	ldrb	r3, [r7, #7]
 8000bba:	009b      	lsls	r3, r3, #2
 8000bbc:	3301      	adds	r3, #1
 8000bbe:	00db      	lsls	r3, r3, #3
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000bc6:	f023 030f 	bic.w	r3, r3, #15
 8000bca:	b25a      	sxtb	r2, r3
 8000bcc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	b25b      	sxtb	r3, r3
 8000bd4:	b2db      	uxtb	r3, r3
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	f7ff fd2a 	bl	8000630 <WIZCHIP_WRITE>
    #endif
	if(!port)
 8000bdc:	88bb      	ldrh	r3, [r7, #4]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d110      	bne.n	8000c04 <socket+0x11c>
	{
	   port = sock_any_port++;
 8000be2:	4b46      	ldr	r3, [pc, #280]	; (8000cfc <socket+0x214>)
 8000be4:	881b      	ldrh	r3, [r3, #0]
 8000be6:	1c5a      	adds	r2, r3, #1
 8000be8:	b291      	uxth	r1, r2
 8000bea:	4a44      	ldr	r2, [pc, #272]	; (8000cfc <socket+0x214>)
 8000bec:	8011      	strh	r1, [r2, #0]
 8000bee:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8000bf0:	4b42      	ldr	r3, [pc, #264]	; (8000cfc <socket+0x214>)
 8000bf2:	881b      	ldrh	r3, [r3, #0]
 8000bf4:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	d103      	bne.n	8000c04 <socket+0x11c>
 8000bfc:	4b3f      	ldr	r3, [pc, #252]	; (8000cfc <socket+0x214>)
 8000bfe:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8000c02:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8000c04:	79fb      	ldrb	r3, [r7, #7]
 8000c06:	009b      	lsls	r3, r3, #2
 8000c08:	3301      	adds	r3, #1
 8000c0a:	00db      	lsls	r3, r3, #3
 8000c0c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000c10:	461a      	mov	r2, r3
 8000c12:	88bb      	ldrh	r3, [r7, #4]
 8000c14:	0a1b      	lsrs	r3, r3, #8
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	b2db      	uxtb	r3, r3
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	4610      	mov	r0, r2
 8000c1e:	f7ff fd07 	bl	8000630 <WIZCHIP_WRITE>
 8000c22:	79fb      	ldrb	r3, [r7, #7]
 8000c24:	009b      	lsls	r3, r3, #2
 8000c26:	3301      	adds	r3, #1
 8000c28:	00db      	lsls	r3, r3, #3
 8000c2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000c2e:	461a      	mov	r2, r3
 8000c30:	88bb      	ldrh	r3, [r7, #4]
 8000c32:	b2db      	uxtb	r3, r3
 8000c34:	4619      	mov	r1, r3
 8000c36:	4610      	mov	r0, r2
 8000c38:	f7ff fcfa 	bl	8000630 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8000c3c:	79fb      	ldrb	r3, [r7, #7]
 8000c3e:	009b      	lsls	r3, r3, #2
 8000c40:	3301      	adds	r3, #1
 8000c42:	00db      	lsls	r3, r3, #3
 8000c44:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000c48:	2101      	movs	r1, #1
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f7ff fcf0 	bl	8000630 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8000c50:	bf00      	nop
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	009b      	lsls	r3, r3, #2
 8000c56:	3301      	adds	r3, #1
 8000c58:	00db      	lsls	r3, r3, #3
 8000c5a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f7ff fc9a 	bl	8000598 <WIZCHIP_READ>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d1f3      	bne.n	8000c52 <socket+0x16a>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8000c6a:	79fb      	ldrb	r3, [r7, #7]
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c72:	b21b      	sxth	r3, r3
 8000c74:	43db      	mvns	r3, r3
 8000c76:	b21a      	sxth	r2, r3
 8000c78:	4b21      	ldr	r3, [pc, #132]	; (8000d00 <socket+0x218>)
 8000c7a:	881b      	ldrh	r3, [r3, #0]
 8000c7c:	b21b      	sxth	r3, r3
 8000c7e:	4013      	ands	r3, r2
 8000c80:	b21b      	sxth	r3, r3
 8000c82:	b29a      	uxth	r2, r3
 8000c84:	4b1e      	ldr	r3, [pc, #120]	; (8000d00 <socket+0x218>)
 8000c86:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8000c88:	78fb      	ldrb	r3, [r7, #3]
 8000c8a:	f003 0201 	and.w	r2, r3, #1
 8000c8e:	79fb      	ldrb	r3, [r7, #7]
 8000c90:	fa02 f303 	lsl.w	r3, r2, r3
 8000c94:	b21a      	sxth	r2, r3
 8000c96:	4b1a      	ldr	r3, [pc, #104]	; (8000d00 <socket+0x218>)
 8000c98:	881b      	ldrh	r3, [r3, #0]
 8000c9a:	b21b      	sxth	r3, r3
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	b21b      	sxth	r3, r3
 8000ca0:	b29a      	uxth	r2, r3
 8000ca2:	4b17      	ldr	r3, [pc, #92]	; (8000d00 <socket+0x218>)
 8000ca4:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8000ca6:	79fb      	ldrb	r3, [r7, #7]
 8000ca8:	2201      	movs	r2, #1
 8000caa:	fa02 f303 	lsl.w	r3, r2, r3
 8000cae:	b21b      	sxth	r3, r3
 8000cb0:	43db      	mvns	r3, r3
 8000cb2:	b21a      	sxth	r2, r3
 8000cb4:	4b13      	ldr	r3, [pc, #76]	; (8000d04 <socket+0x21c>)
 8000cb6:	881b      	ldrh	r3, [r3, #0]
 8000cb8:	b21b      	sxth	r3, r3
 8000cba:	4013      	ands	r3, r2
 8000cbc:	b21b      	sxth	r3, r3
 8000cbe:	b29a      	uxth	r2, r3
 8000cc0:	4b10      	ldr	r3, [pc, #64]	; (8000d04 <socket+0x21c>)
 8000cc2:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8000cc4:	79fb      	ldrb	r3, [r7, #7]
 8000cc6:	4a10      	ldr	r2, [pc, #64]	; (8000d08 <socket+0x220>)
 8000cc8:	2100      	movs	r1, #0
 8000cca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 8000cce:	79fb      	ldrb	r3, [r7, #7]
 8000cd0:	4a0e      	ldr	r2, [pc, #56]	; (8000d0c <socket+0x224>)
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8000cd6:	bf00      	nop
 8000cd8:	79fb      	ldrb	r3, [r7, #7]
 8000cda:	009b      	lsls	r3, r3, #2
 8000cdc:	3301      	adds	r3, #1
 8000cde:	00db      	lsls	r3, r3, #3
 8000ce0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f7ff fc57 	bl	8000598 <WIZCHIP_READ>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d0f3      	beq.n	8000cd8 <socket+0x1f0>
   return (int8_t)sn;
 8000cf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3714      	adds	r7, #20
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd90      	pop	{r4, r7, pc}
 8000cfc:	20000020 	.word	0x20000020
 8000d00:	200000ce 	.word	0x200000ce
 8000d04:	200000d0 	.word	0x200000d0
 8000d08:	200000d4 	.word	0x200000d4
 8000d0c:	200000e4 	.word	0x200000e4

08000d10 <close>:

int8_t close(uint8_t sn)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	4603      	mov	r3, r0
 8000d18:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8000d1a:	79fb      	ldrb	r3, [r7, #7]
 8000d1c:	2b08      	cmp	r3, #8
 8000d1e:	d902      	bls.n	8000d26 <close+0x16>
 8000d20:	f04f 33ff 	mov.w	r3, #4294967295
 8000d24:	e055      	b.n	8000dd2 <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8000d26:	79fb      	ldrb	r3, [r7, #7]
 8000d28:	009b      	lsls	r3, r3, #2
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	00db      	lsls	r3, r3, #3
 8000d2e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000d32:	2110      	movs	r1, #16
 8000d34:	4618      	mov	r0, r3
 8000d36:	f7ff fc7b 	bl	8000630 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8000d3a:	bf00      	nop
 8000d3c:	79fb      	ldrb	r3, [r7, #7]
 8000d3e:	009b      	lsls	r3, r3, #2
 8000d40:	3301      	adds	r3, #1
 8000d42:	00db      	lsls	r3, r3, #3
 8000d44:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f7ff fc25 	bl	8000598 <WIZCHIP_READ>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d1f3      	bne.n	8000d3c <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	009b      	lsls	r3, r3, #2
 8000d58:	3301      	adds	r3, #1
 8000d5a:	00db      	lsls	r3, r3, #3
 8000d5c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000d60:	211f      	movs	r1, #31
 8000d62:	4618      	mov	r0, r3
 8000d64:	f7ff fc64 	bl	8000630 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8000d68:	79fb      	ldrb	r3, [r7, #7]
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d70:	b21b      	sxth	r3, r3
 8000d72:	43db      	mvns	r3, r3
 8000d74:	b21a      	sxth	r2, r3
 8000d76:	4b19      	ldr	r3, [pc, #100]	; (8000ddc <close+0xcc>)
 8000d78:	881b      	ldrh	r3, [r3, #0]
 8000d7a:	b21b      	sxth	r3, r3
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	b21b      	sxth	r3, r3
 8000d80:	b29a      	uxth	r2, r3
 8000d82:	4b16      	ldr	r3, [pc, #88]	; (8000ddc <close+0xcc>)
 8000d84:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 8000d86:	79fb      	ldrb	r3, [r7, #7]
 8000d88:	2201      	movs	r2, #1
 8000d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8e:	b21b      	sxth	r3, r3
 8000d90:	43db      	mvns	r3, r3
 8000d92:	b21a      	sxth	r2, r3
 8000d94:	4b12      	ldr	r3, [pc, #72]	; (8000de0 <close+0xd0>)
 8000d96:	881b      	ldrh	r3, [r3, #0]
 8000d98:	b21b      	sxth	r3, r3
 8000d9a:	4013      	ands	r3, r2
 8000d9c:	b21b      	sxth	r3, r3
 8000d9e:	b29a      	uxth	r2, r3
 8000da0:	4b0f      	ldr	r3, [pc, #60]	; (8000de0 <close+0xd0>)
 8000da2:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8000da4:	79fb      	ldrb	r3, [r7, #7]
 8000da6:	4a0f      	ldr	r2, [pc, #60]	; (8000de4 <close+0xd4>)
 8000da8:	2100      	movs	r1, #0
 8000daa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8000dae:	79fb      	ldrb	r3, [r7, #7]
 8000db0:	4a0d      	ldr	r2, [pc, #52]	; (8000de8 <close+0xd8>)
 8000db2:	2100      	movs	r1, #0
 8000db4:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8000db6:	bf00      	nop
 8000db8:	79fb      	ldrb	r3, [r7, #7]
 8000dba:	009b      	lsls	r3, r3, #2
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	00db      	lsls	r3, r3, #3
 8000dc0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f7ff fbe7 	bl	8000598 <WIZCHIP_READ>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d1f3      	bne.n	8000db8 <close+0xa8>
	return SOCK_OK;
 8000dd0:	2301      	movs	r3, #1
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	3708      	adds	r7, #8
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	200000ce 	.word	0x200000ce
 8000de0:	200000d0 	.word	0x200000d0
 8000de4:	200000d4 	.word	0x200000d4
 8000de8:	200000e4 	.word	0x200000e4

08000dec <listen>:

int8_t listen(uint8_t sn)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	4603      	mov	r3, r0
 8000df4:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8000df6:	79fb      	ldrb	r3, [r7, #7]
 8000df8:	2b08      	cmp	r3, #8
 8000dfa:	d902      	bls.n	8000e02 <listen+0x16>
 8000dfc:	f04f 33ff 	mov.w	r3, #4294967295
 8000e00:	e049      	b.n	8000e96 <listen+0xaa>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8000e02:	79fb      	ldrb	r3, [r7, #7]
 8000e04:	009b      	lsls	r3, r3, #2
 8000e06:	3301      	adds	r3, #1
 8000e08:	00db      	lsls	r3, r3, #3
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f7ff fbc4 	bl	8000598 <WIZCHIP_READ>
 8000e10:	4603      	mov	r3, r0
 8000e12:	f003 030f 	and.w	r3, r3, #15
 8000e16:	2b01      	cmp	r3, #1
 8000e18:	d002      	beq.n	8000e20 <listen+0x34>
 8000e1a:	f06f 0304 	mvn.w	r3, #4
 8000e1e:	e03a      	b.n	8000e96 <listen+0xaa>
	CHECK_SOCKINIT();
 8000e20:	79fb      	ldrb	r3, [r7, #7]
 8000e22:	009b      	lsls	r3, r3, #2
 8000e24:	3301      	adds	r3, #1
 8000e26:	00db      	lsls	r3, r3, #3
 8000e28:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f7ff fbb3 	bl	8000598 <WIZCHIP_READ>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b13      	cmp	r3, #19
 8000e36:	d002      	beq.n	8000e3e <listen+0x52>
 8000e38:	f06f 0302 	mvn.w	r3, #2
 8000e3c:	e02b      	b.n	8000e96 <listen+0xaa>
	setSn_CR(sn,Sn_CR_LISTEN);
 8000e3e:	79fb      	ldrb	r3, [r7, #7]
 8000e40:	009b      	lsls	r3, r3, #2
 8000e42:	3301      	adds	r3, #1
 8000e44:	00db      	lsls	r3, r3, #3
 8000e46:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000e4a:	2102      	movs	r1, #2
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f7ff fbef 	bl	8000630 <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 8000e52:	bf00      	nop
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	009b      	lsls	r3, r3, #2
 8000e58:	3301      	adds	r3, #1
 8000e5a:	00db      	lsls	r3, r3, #3
 8000e5c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000e60:	4618      	mov	r0, r3
 8000e62:	f7ff fb99 	bl	8000598 <WIZCHIP_READ>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d1f3      	bne.n	8000e54 <listen+0x68>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8000e6c:	e006      	b.n	8000e7c <listen+0x90>
   {
         close(sn);
 8000e6e:	79fb      	ldrb	r3, [r7, #7]
 8000e70:	4618      	mov	r0, r3
 8000e72:	f7ff ff4d 	bl	8000d10 <close>
         return SOCKERR_SOCKCLOSED;
 8000e76:	f06f 0303 	mvn.w	r3, #3
 8000e7a:	e00c      	b.n	8000e96 <listen+0xaa>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	009b      	lsls	r3, r3, #2
 8000e80:	3301      	adds	r3, #1
 8000e82:	00db      	lsls	r3, r3, #3
 8000e84:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f7ff fb85 	bl	8000598 <WIZCHIP_READ>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b14      	cmp	r3, #20
 8000e92:	d1ec      	bne.n	8000e6e <listen+0x82>
   }
   return SOCK_OK;
 8000e94:	2301      	movs	r3, #1
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
	...

08000ea0 <send>:
	}
	return SOCK_OK;
}

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	6039      	str	r1, [r7, #0]
 8000eaa:	71fb      	strb	r3, [r7, #7]
 8000eac:	4613      	mov	r3, r2
 8000eae:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 8000eb8:	79fb      	ldrb	r3, [r7, #7]
 8000eba:	2b08      	cmp	r3, #8
 8000ebc:	d902      	bls.n	8000ec4 <send+0x24>
 8000ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec2:	e0de      	b.n	8001082 <send+0x1e2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8000ec4:	79fb      	ldrb	r3, [r7, #7]
 8000ec6:	009b      	lsls	r3, r3, #2
 8000ec8:	3301      	adds	r3, #1
 8000eca:	00db      	lsls	r3, r3, #3
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f7ff fb63 	bl	8000598 <WIZCHIP_READ>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	f003 030f 	and.w	r3, r3, #15
 8000ed8:	2b01      	cmp	r3, #1
 8000eda:	d002      	beq.n	8000ee2 <send+0x42>
 8000edc:	f06f 0304 	mvn.w	r3, #4
 8000ee0:	e0cf      	b.n	8001082 <send+0x1e2>
   CHECK_SOCKDATA();
 8000ee2:	88bb      	ldrh	r3, [r7, #4]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d102      	bne.n	8000eee <send+0x4e>
 8000ee8:	f06f 030d 	mvn.w	r3, #13
 8000eec:	e0c9      	b.n	8001082 <send+0x1e2>
   tmp = getSn_SR(sn);
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	009b      	lsls	r3, r3, #2
 8000ef2:	3301      	adds	r3, #1
 8000ef4:	00db      	lsls	r3, r3, #3
 8000ef6:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000efa:	4618      	mov	r0, r3
 8000efc:	f7ff fb4c 	bl	8000598 <WIZCHIP_READ>
 8000f00:	4603      	mov	r3, r0
 8000f02:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8000f04:	7bfb      	ldrb	r3, [r7, #15]
 8000f06:	2b17      	cmp	r3, #23
 8000f08:	d005      	beq.n	8000f16 <send+0x76>
 8000f0a:	7bfb      	ldrb	r3, [r7, #15]
 8000f0c:	2b1c      	cmp	r3, #28
 8000f0e:	d002      	beq.n	8000f16 <send+0x76>
 8000f10:	f06f 0306 	mvn.w	r3, #6
 8000f14:	e0b5      	b.n	8001082 <send+0x1e2>
   if( sock_is_sending & (1<<sn) )
 8000f16:	4b5d      	ldr	r3, [pc, #372]	; (800108c <send+0x1ec>)
 8000f18:	881b      	ldrh	r3, [r3, #0]
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
 8000f1e:	fa42 f303 	asr.w	r3, r2, r3
 8000f22:	f003 0301 	and.w	r3, r3, #1
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d039      	beq.n	8000f9e <send+0xfe>
   {
      tmp = getSn_IR(sn);
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	009b      	lsls	r3, r3, #2
 8000f2e:	3301      	adds	r3, #1
 8000f30:	00db      	lsls	r3, r3, #3
 8000f32:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000f36:	4618      	mov	r0, r3
 8000f38:	f7ff fb2e 	bl	8000598 <WIZCHIP_READ>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	f003 031f 	and.w	r3, r3, #31
 8000f42:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8000f44:	7bfb      	ldrb	r3, [r7, #15]
 8000f46:	f003 0310 	and.w	r3, r3, #16
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d019      	beq.n	8000f82 <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	009b      	lsls	r3, r3, #2
 8000f52:	3301      	adds	r3, #1
 8000f54:	00db      	lsls	r3, r3, #3
 8000f56:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000f5a:	2110      	movs	r1, #16
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f7ff fb67 	bl	8000630 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	2201      	movs	r2, #1
 8000f66:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6a:	b21b      	sxth	r3, r3
 8000f6c:	43db      	mvns	r3, r3
 8000f6e:	b21a      	sxth	r2, r3
 8000f70:	4b46      	ldr	r3, [pc, #280]	; (800108c <send+0x1ec>)
 8000f72:	881b      	ldrh	r3, [r3, #0]
 8000f74:	b21b      	sxth	r3, r3
 8000f76:	4013      	ands	r3, r2
 8000f78:	b21b      	sxth	r3, r3
 8000f7a:	b29a      	uxth	r2, r3
 8000f7c:	4b43      	ldr	r3, [pc, #268]	; (800108c <send+0x1ec>)
 8000f7e:	801a      	strh	r2, [r3, #0]
 8000f80:	e00d      	b.n	8000f9e <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8000f82:	7bfb      	ldrb	r3, [r7, #15]
 8000f84:	f003 0308 	and.w	r3, r3, #8
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d006      	beq.n	8000f9a <send+0xfa>
      {
         close(sn);
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f7ff febe 	bl	8000d10 <close>
         return SOCKERR_TIMEOUT;
 8000f94:	f06f 030c 	mvn.w	r3, #12
 8000f98:	e073      	b.n	8001082 <send+0x1e2>
      }
      else return SOCK_BUSY;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	e071      	b.n	8001082 <send+0x1e2>
   }
   freesize = getSn_TxMAX(sn);
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	009b      	lsls	r3, r3, #2
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	00db      	lsls	r3, r3, #3
 8000fa6:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8000faa:	4618      	mov	r0, r3
 8000fac:	f7ff faf4 	bl	8000598 <WIZCHIP_READ>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	b29b      	uxth	r3, r3
 8000fb4:	029b      	lsls	r3, r3, #10
 8000fb6:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8000fb8:	88ba      	ldrh	r2, [r7, #4]
 8000fba:	89bb      	ldrh	r3, [r7, #12]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d901      	bls.n	8000fc4 <send+0x124>
 8000fc0:	89bb      	ldrh	r3, [r7, #12]
 8000fc2:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff fc40 	bl	800084c <getSn_TX_FSR>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8000fd0:	79fb      	ldrb	r3, [r7, #7]
 8000fd2:	009b      	lsls	r3, r3, #2
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	00db      	lsls	r3, r3, #3
 8000fd8:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff fadb 	bl	8000598 <WIZCHIP_READ>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8000fe6:	7bfb      	ldrb	r3, [r7, #15]
 8000fe8:	2b17      	cmp	r3, #23
 8000fea:	d009      	beq.n	8001000 <send+0x160>
 8000fec:	7bfb      	ldrb	r3, [r7, #15]
 8000fee:	2b1c      	cmp	r3, #28
 8000ff0:	d006      	beq.n	8001000 <send+0x160>
      {
         close(sn);
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f7ff fe8b 	bl	8000d10 <close>
         return SOCKERR_SOCKSTATUS;
 8000ffa:	f06f 0306 	mvn.w	r3, #6
 8000ffe:	e040      	b.n	8001082 <send+0x1e2>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8001000:	4b23      	ldr	r3, [pc, #140]	; (8001090 <send+0x1f0>)
 8001002:	881b      	ldrh	r3, [r3, #0]
 8001004:	461a      	mov	r2, r3
 8001006:	79fb      	ldrb	r3, [r7, #7]
 8001008:	fa42 f303 	asr.w	r3, r2, r3
 800100c:	f003 0301 	and.w	r3, r3, #1
 8001010:	2b00      	cmp	r3, #0
 8001012:	d005      	beq.n	8001020 <send+0x180>
 8001014:	88ba      	ldrh	r2, [r7, #4]
 8001016:	89bb      	ldrh	r3, [r7, #12]
 8001018:	429a      	cmp	r2, r3
 800101a:	d901      	bls.n	8001020 <send+0x180>
 800101c:	2300      	movs	r3, #0
 800101e:	e030      	b.n	8001082 <send+0x1e2>
      if(len <= freesize) break;
 8001020:	88ba      	ldrh	r2, [r7, #4]
 8001022:	89bb      	ldrh	r3, [r7, #12]
 8001024:	429a      	cmp	r2, r3
 8001026:	d900      	bls.n	800102a <send+0x18a>
      freesize = getSn_TX_FSR(sn);
 8001028:	e7cc      	b.n	8000fc4 <send+0x124>
      if(len <= freesize) break;
 800102a:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 800102c:	88ba      	ldrh	r2, [r7, #4]
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	6839      	ldr	r1, [r7, #0]
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff fca0 	bl	8000978 <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 8001038:	79fb      	ldrb	r3, [r7, #7]
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	3301      	adds	r3, #1
 800103e:	00db      	lsls	r3, r3, #3
 8001040:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001044:	2120      	movs	r1, #32
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff faf2 	bl	8000630 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 800104c:	bf00      	nop
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	009b      	lsls	r3, r3, #2
 8001052:	3301      	adds	r3, #1
 8001054:	00db      	lsls	r3, r3, #3
 8001056:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff fa9c 	bl	8000598 <WIZCHIP_READ>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d1f3      	bne.n	800104e <send+0x1ae>
   sock_is_sending |= (1 << sn);
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	2201      	movs	r2, #1
 800106a:	fa02 f303 	lsl.w	r3, r2, r3
 800106e:	b21a      	sxth	r2, r3
 8001070:	4b06      	ldr	r3, [pc, #24]	; (800108c <send+0x1ec>)
 8001072:	881b      	ldrh	r3, [r3, #0]
 8001074:	b21b      	sxth	r3, r3
 8001076:	4313      	orrs	r3, r2
 8001078:	b21b      	sxth	r3, r3
 800107a:	b29a      	uxth	r2, r3
 800107c:	4b03      	ldr	r3, [pc, #12]	; (800108c <send+0x1ec>)
 800107e:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8001080:	88bb      	ldrh	r3, [r7, #4]
}
 8001082:	4618      	mov	r0, r3
 8001084:	3710      	adds	r7, #16
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	200000d0 	.word	0x200000d0
 8001090:	200000ce 	.word	0x200000ce

08001094 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8001094:	b590      	push	{r4, r7, lr}
 8001096:	b085      	sub	sp, #20
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	6039      	str	r1, [r7, #0]
 800109e:	71fb      	strb	r3, [r7, #7]
 80010a0:	4613      	mov	r3, r2
 80010a2:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 80010a4:	2300      	movs	r3, #0
 80010a6:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 80010a8:	2300      	movs	r3, #0
 80010aa:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	2b08      	cmp	r3, #8
 80010b0:	d902      	bls.n	80010b8 <recv+0x24>
 80010b2:	f04f 33ff 	mov.w	r3, #4294967295
 80010b6:	e09c      	b.n	80011f2 <recv+0x15e>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80010b8:	79fb      	ldrb	r3, [r7, #7]
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	3301      	adds	r3, #1
 80010be:	00db      	lsls	r3, r3, #3
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff fa69 	bl	8000598 <WIZCHIP_READ>
 80010c6:	4603      	mov	r3, r0
 80010c8:	f003 030f 	and.w	r3, r3, #15
 80010cc:	2b01      	cmp	r3, #1
 80010ce:	d002      	beq.n	80010d6 <recv+0x42>
 80010d0:	f06f 0304 	mvn.w	r3, #4
 80010d4:	e08d      	b.n	80011f2 <recv+0x15e>
   CHECK_SOCKDATA();
 80010d6:	88bb      	ldrh	r3, [r7, #4]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d102      	bne.n	80010e2 <recv+0x4e>
 80010dc:	f06f 030d 	mvn.w	r3, #13
 80010e0:	e087      	b.n	80011f2 <recv+0x15e>
   
   recvsize = getSn_RxMAX(sn);
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	3301      	adds	r3, #1
 80010e8:	00db      	lsls	r3, r3, #3
 80010ea:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff fa52 	bl	8000598 <WIZCHIP_READ>
 80010f4:	4603      	mov	r3, r0
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	029b      	lsls	r3, r3, #10
 80010fa:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 80010fc:	89ba      	ldrh	r2, [r7, #12]
 80010fe:	88bb      	ldrh	r3, [r7, #4]
 8001100:	429a      	cmp	r2, r3
 8001102:	d201      	bcs.n	8001108 <recv+0x74>
 8001104:	89bb      	ldrh	r3, [r7, #12]
 8001106:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff fbe9 	bl	80008e2 <getSn_RX_RSR>
 8001110:	4603      	mov	r3, r0
 8001112:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 8001114:	79fb      	ldrb	r3, [r7, #7]
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	3301      	adds	r3, #1
 800111a:	00db      	lsls	r3, r3, #3
 800111c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff fa39 	bl	8000598 <WIZCHIP_READ>
 8001126:	4603      	mov	r3, r0
 8001128:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 800112a:	7bfb      	ldrb	r3, [r7, #15]
 800112c:	2b17      	cmp	r3, #23
 800112e:	d026      	beq.n	800117e <recv+0xea>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 8001130:	7bfb      	ldrb	r3, [r7, #15]
 8001132:	2b1c      	cmp	r3, #28
 8001134:	d11c      	bne.n	8001170 <recv+0xdc>
            {
               if(recvsize != 0) break;
 8001136:	89bb      	ldrh	r3, [r7, #12]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d133      	bne.n	80011a4 <recv+0x110>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 800113c:	79fb      	ldrb	r3, [r7, #7]
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff fb84 	bl	800084c <getSn_TX_FSR>
 8001144:	4603      	mov	r3, r0
 8001146:	461c      	mov	r4, r3
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	009b      	lsls	r3, r3, #2
 800114c:	3301      	adds	r3, #1
 800114e:	00db      	lsls	r3, r3, #3
 8001150:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff fa1f 	bl	8000598 <WIZCHIP_READ>
 800115a:	4603      	mov	r3, r0
 800115c:	029b      	lsls	r3, r3, #10
 800115e:	429c      	cmp	r4, r3
 8001160:	d10d      	bne.n	800117e <recv+0xea>
               {
                  close(sn);
 8001162:	79fb      	ldrb	r3, [r7, #7]
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff fdd3 	bl	8000d10 <close>
                  return SOCKERR_SOCKSTATUS;
 800116a:	f06f 0306 	mvn.w	r3, #6
 800116e:	e040      	b.n	80011f2 <recv+0x15e>
               }
            }
            else
            {
               close(sn);
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	4618      	mov	r0, r3
 8001174:	f7ff fdcc 	bl	8000d10 <close>
               return SOCKERR_SOCKSTATUS;
 8001178:	f06f 0306 	mvn.w	r3, #6
 800117c:	e039      	b.n	80011f2 <recv+0x15e>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 800117e:	4b1f      	ldr	r3, [pc, #124]	; (80011fc <recv+0x168>)
 8001180:	881b      	ldrh	r3, [r3, #0]
 8001182:	461a      	mov	r2, r3
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	fa42 f303 	asr.w	r3, r2, r3
 800118a:	f003 0301 	and.w	r3, r3, #1
 800118e:	2b00      	cmp	r3, #0
 8001190:	d004      	beq.n	800119c <recv+0x108>
 8001192:	89bb      	ldrh	r3, [r7, #12]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d101      	bne.n	800119c <recv+0x108>
 8001198:	2300      	movs	r3, #0
 800119a:	e02a      	b.n	80011f2 <recv+0x15e>
         if(recvsize != 0) break;
 800119c:	89bb      	ldrh	r3, [r7, #12]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d102      	bne.n	80011a8 <recv+0x114>
         recvsize = getSn_RX_RSR(sn);
 80011a2:	e7b1      	b.n	8001108 <recv+0x74>
               if(recvsize != 0) break;
 80011a4:	bf00      	nop
 80011a6:	e000      	b.n	80011aa <recv+0x116>
         if(recvsize != 0) break;
 80011a8:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 80011aa:	89ba      	ldrh	r2, [r7, #12]
 80011ac:	88bb      	ldrh	r3, [r7, #4]
 80011ae:	429a      	cmp	r2, r3
 80011b0:	d201      	bcs.n	80011b6 <recv+0x122>
 80011b2:	89bb      	ldrh	r3, [r7, #12]
 80011b4:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 80011b6:	88ba      	ldrh	r2, [r7, #4]
 80011b8:	79fb      	ldrb	r3, [r7, #7]
 80011ba:	6839      	ldr	r1, [r7, #0]
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff fc37 	bl	8000a30 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 80011c2:	79fb      	ldrb	r3, [r7, #7]
 80011c4:	009b      	lsls	r3, r3, #2
 80011c6:	3301      	adds	r3, #1
 80011c8:	00db      	lsls	r3, r3, #3
 80011ca:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80011ce:	2140      	movs	r1, #64	; 0x40
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7ff fa2d 	bl	8000630 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 80011d6:	bf00      	nop
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	3301      	adds	r3, #1
 80011de:	00db      	lsls	r3, r3, #3
 80011e0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff f9d7 	bl	8000598 <WIZCHIP_READ>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d1f3      	bne.n	80011d8 <recv+0x144>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 80011f0:	88bb      	ldrh	r3, [r7, #4]
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3714      	adds	r7, #20
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd90      	pop	{r4, r7, pc}
 80011fa:	bf00      	nop
 80011fc:	200000ce 	.word	0x200000ce

08001200 <wizchip_select>:
#include "wizchip_conf.h"
#include "stdio.h"

extern SPI_HandleTypeDef hspi1;

void wizchip_select(void){
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8001204:	2200      	movs	r2, #0
 8001206:	2102      	movs	r1, #2
 8001208:	4802      	ldr	r0, [pc, #8]	; (8001214 <wizchip_select+0x14>)
 800120a:	f001 f96b 	bl	80024e4 <HAL_GPIO_WritePin>
}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40010800 	.word	0x40010800

08001218 <wizchip_deselect>:

void wizchip_deselect(void){
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 800121c:	2201      	movs	r2, #1
 800121e:	2102      	movs	r1, #2
 8001220:	4802      	ldr	r0, [pc, #8]	; (800122c <wizchip_deselect+0x14>)
 8001222:	f001 f95f 	bl	80024e4 <HAL_GPIO_WritePin>
}
 8001226:	bf00      	nop
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	40010800 	.word	0x40010800

08001230 <wizchip_read>:
// Single byte read function
uint8_t wizchip_read(void) {
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
    uint8_t rbuf;
    HAL_SPI_Receive(&hspi1, &rbuf, 1, 0xFFFFFFFF);
 8001236:	1df9      	adds	r1, r7, #7
 8001238:	f04f 33ff 	mov.w	r3, #4294967295
 800123c:	2201      	movs	r2, #1
 800123e:	4804      	ldr	r0, [pc, #16]	; (8001250 <wizchip_read+0x20>)
 8001240:	f001 ff33 	bl	80030aa <HAL_SPI_Receive>
    return rbuf;
 8001244:	79fb      	ldrb	r3, [r7, #7]
}
 8001246:	4618      	mov	r0, r3
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000074 	.word	0x20000074

08001254 <wizchip_write>:

// Single byte write function
void wizchip_write(uint8_t b) {
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	4603      	mov	r3, r0
 800125c:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&hspi1, &b, 1, 0xFFFFFFFF);
 800125e:	1df9      	adds	r1, r7, #7
 8001260:	f04f 33ff 	mov.w	r3, #4294967295
 8001264:	2201      	movs	r2, #1
 8001266:	4803      	ldr	r0, [pc, #12]	; (8001274 <wizchip_write+0x20>)
 8001268:	f001 fddc 	bl	8002e24 <HAL_SPI_Transmit>
}
 800126c:	bf00      	nop
 800126e:	3708      	adds	r7, #8
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	20000074 	.word	0x20000074

08001278 <wizchip_read_burst>:

// Read burst function
void wizchip_read_burst(uint8_t* pBuf, uint16_t len) {
 8001278:	b590      	push	{r4, r7, lr}
 800127a:	b085      	sub	sp, #20
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	460b      	mov	r3, r1
 8001282:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++) {
 8001284:	2300      	movs	r3, #0
 8001286:	81fb      	strh	r3, [r7, #14]
 8001288:	e009      	b.n	800129e <wizchip_read_burst+0x26>
        pBuf[i] = wizchip_read();
 800128a:	89fb      	ldrh	r3, [r7, #14]
 800128c:	687a      	ldr	r2, [r7, #4]
 800128e:	18d4      	adds	r4, r2, r3
 8001290:	f7ff ffce 	bl	8001230 <wizchip_read>
 8001294:	4603      	mov	r3, r0
 8001296:	7023      	strb	r3, [r4, #0]
    for (uint16_t i = 0; i < len; i++) {
 8001298:	89fb      	ldrh	r3, [r7, #14]
 800129a:	3301      	adds	r3, #1
 800129c:	81fb      	strh	r3, [r7, #14]
 800129e:	89fa      	ldrh	r2, [r7, #14]
 80012a0:	887b      	ldrh	r3, [r7, #2]
 80012a2:	429a      	cmp	r2, r3
 80012a4:	d3f1      	bcc.n	800128a <wizchip_read_burst+0x12>
    }
}
 80012a6:	bf00      	nop
 80012a8:	bf00      	nop
 80012aa:	3714      	adds	r7, #20
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd90      	pop	{r4, r7, pc}

080012b0 <wizchip_write_burst>:

// Write burst function
void wizchip_write_burst(uint8_t* pBuf, uint16_t len) {
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	460b      	mov	r3, r1
 80012ba:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++) {
 80012bc:	2300      	movs	r3, #0
 80012be:	81fb      	strh	r3, [r7, #14]
 80012c0:	e009      	b.n	80012d6 <wizchip_write_burst+0x26>
        wizchip_write(pBuf[i]);
 80012c2:	89fb      	ldrh	r3, [r7, #14]
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	4413      	add	r3, r2
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff ffc2 	bl	8001254 <wizchip_write>
    for (uint16_t i = 0; i < len; i++) {
 80012d0:	89fb      	ldrh	r3, [r7, #14]
 80012d2:	3301      	adds	r3, #1
 80012d4:	81fb      	strh	r3, [r7, #14]
 80012d6:	89fa      	ldrh	r2, [r7, #14]
 80012d8:	887b      	ldrh	r3, [r7, #2]
 80012da:	429a      	cmp	r2, r3
 80012dc:	d3f1      	bcc.n	80012c2 <wizchip_write_burst+0x12>
    }
}
 80012de:	bf00      	nop
 80012e0:	bf00      	nop
 80012e2:	3710      	adds	r7, #16
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <W5500Init>:

void W5500Init(){
 80012e8:	b590      	push	{r4, r7, lr}
 80012ea:	b087      	sub	sp, #28
 80012ec:	af00      	add	r7, sp, #0
	uint8_t tmp;
	uint8_t memsize[2][8]={{2,2,2,2,2,2,2,2},{2,2,2,2,2,2,2,2}};
 80012ee:	4b1b      	ldr	r3, [pc, #108]	; (800135c <W5500Init+0x74>)
 80012f0:	1d3c      	adds	r4, r7, #4
 80012f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);//Chip Select high by default
 80012f8:	2201      	movs	r2, #1
 80012fa:	2102      	movs	r1, #2
 80012fc:	4818      	ldr	r0, [pc, #96]	; (8001360 <W5500Init+0x78>)
 80012fe:	f001 f8f1 	bl	80024e4 <HAL_GPIO_WritePin>

	//send pulse on reset pin
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8001302:	2200      	movs	r2, #0
 8001304:	2101      	movs	r1, #1
 8001306:	4816      	ldr	r0, [pc, #88]	; (8001360 <W5500Init+0x78>)
 8001308:	f001 f8ec 	bl	80024e4 <HAL_GPIO_WritePin>
	tmp=0xff;
 800130c:	23ff      	movs	r3, #255	; 0xff
 800130e:	75fb      	strb	r3, [r7, #23]
	while(tmp--);//small delay
 8001310:	bf00      	nop
 8001312:	7dfb      	ldrb	r3, [r7, #23]
 8001314:	1e5a      	subs	r2, r3, #1
 8001316:	75fa      	strb	r2, [r7, #23]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d1fa      	bne.n	8001312 <W5500Init+0x2a>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 800131c:	2201      	movs	r2, #1
 800131e:	2101      	movs	r1, #1
 8001320:	480f      	ldr	r0, [pc, #60]	; (8001360 <W5500Init+0x78>)
 8001322:	f001 f8df 	bl	80024e4 <HAL_GPIO_WritePin>

	reg_wizchip_cs_cbfunc(wizchip_select, wizchip_deselect);
 8001326:	490f      	ldr	r1, [pc, #60]	; (8001364 <W5500Init+0x7c>)
 8001328:	480f      	ldr	r0, [pc, #60]	; (8001368 <W5500Init+0x80>)
 800132a:	f000 f881 	bl	8001430 <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(wizchip_read, wizchip_write);
 800132e:	490f      	ldr	r1, [pc, #60]	; (800136c <W5500Init+0x84>)
 8001330:	480f      	ldr	r0, [pc, #60]	; (8001370 <W5500Init+0x88>)
 8001332:	f000 f8a1 	bl	8001478 <reg_wizchip_spi_cbfunc>
	reg_wizchip_spiburst_cbfunc(wizchip_read_burst, wizchip_write_burst);
 8001336:	490f      	ldr	r1, [pc, #60]	; (8001374 <W5500Init+0x8c>)
 8001338:	480f      	ldr	r0, [pc, #60]	; (8001378 <W5500Init+0x90>)
 800133a:	f000 f8c9 	bl	80014d0 <reg_wizchip_spiburst_cbfunc>

	if(ctlwizchip(CW_INIT_WIZCHIP, (void*)memsize)==-1){
 800133e:	1d3b      	adds	r3, r7, #4
 8001340:	4619      	mov	r1, r3
 8001342:	2001      	movs	r0, #1
 8001344:	f000 f8f0 	bl	8001528 <ctlwizchip>
 8001348:	4603      	mov	r3, r0
 800134a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800134e:	d100      	bne.n	8001352 <W5500Init+0x6a>
//		printf("wizchip Initialization failed\r\n");
		while(1);
 8001350:	e7fe      	b.n	8001350 <W5500Init+0x68>
	}
//	printf("wizchip initialization success\r\n");

}
 8001352:	bf00      	nop
 8001354:	371c      	adds	r7, #28
 8001356:	46bd      	mov	sp, r7
 8001358:	bd90      	pop	{r4, r7, pc}
 800135a:	bf00      	nop
 800135c:	0800389c 	.word	0x0800389c
 8001360:	40010800 	.word	0x40010800
 8001364:	08001219 	.word	0x08001219
 8001368:	08001201 	.word	0x08001201
 800136c:	08001255 	.word	0x08001255
 8001370:	08001231 	.word	0x08001231
 8001374:	080012b1 	.word	0x080012b1
 8001378:	08001279 	.word	0x08001279

0800137c <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
 8001380:	bf00      	nop
 8001382:	46bd      	mov	sp, r7
 8001384:	bc80      	pop	{r7}
 8001386:	4770      	bx	lr

08001388 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
 800138c:	bf00      	nop
 800138e:	46bd      	mov	sp, r7
 8001390:	bc80      	pop	{r7}
 8001392:	4770      	bx	lr

08001394 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
 8001398:	bf00      	nop
 800139a:	46bd      	mov	sp, r7
 800139c:	bc80      	pop	{r7}
 800139e:	4770      	bx	lr

080013a0 <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	bf00      	nop
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bc80      	pop	{r7}
 80013aa:	4770      	bx	lr

080013ac <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	4618      	mov	r0, r3
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	bc80      	pop	{r7}
 80013c2:	4770      	bx	lr

080013c4 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
 80013cc:	460b      	mov	r3, r1
 80013ce:	70fb      	strb	r3, [r7, #3]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	78fa      	ldrb	r2, [r7, #3]
 80013d4:	701a      	strb	r2, [r3, #0]
 80013d6:	bf00      	nop
 80013d8:	370c      	adds	r7, #12
 80013da:	46bd      	mov	sp, r7
 80013dc:	bc80      	pop	{r7}
 80013de:	4770      	bx	lr

080013e0 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	2300      	movs	r3, #0
 80013e6:	4618      	mov	r0, r3
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bc80      	pop	{r7}
 80013ec:	4770      	bx	lr

080013ee <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 80013ee:	b480      	push	{r7}
 80013f0:	b083      	sub	sp, #12
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	4603      	mov	r3, r0
 80013f6:	71fb      	strb	r3, [r7, #7]
 80013f8:	bf00      	nop
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bc80      	pop	{r7}
 8001400:	4770      	bx	lr

08001402 <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}; 
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}
 8001402:	b480      	push	{r7}
 8001404:	b083      	sub	sp, #12
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]
 800140a:	460b      	mov	r3, r1
 800140c:	807b      	strh	r3, [r7, #2]
 800140e:	bf00      	nop
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	bc80      	pop	{r7}
 8001416:	4770      	bx	lr

08001418 <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	460b      	mov	r3, r1
 8001422:	807b      	strh	r3, [r7, #2]
 8001424:	bf00      	nop
 8001426:	370c      	adds	r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	bc80      	pop	{r7}
 800142c:	4770      	bx	lr
	...

08001430 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d002      	beq.n	8001446 <reg_wizchip_cs_cbfunc+0x16>
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d106      	bne.n	8001454 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 8001446:	4b09      	ldr	r3, [pc, #36]	; (800146c <reg_wizchip_cs_cbfunc+0x3c>)
 8001448:	4a09      	ldr	r2, [pc, #36]	; (8001470 <reg_wizchip_cs_cbfunc+0x40>)
 800144a:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 800144c:	4b07      	ldr	r3, [pc, #28]	; (800146c <reg_wizchip_cs_cbfunc+0x3c>)
 800144e:	4a09      	ldr	r2, [pc, #36]	; (8001474 <reg_wizchip_cs_cbfunc+0x44>)
 8001450:	619a      	str	r2, [r3, #24]
 8001452:	e006      	b.n	8001462 <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8001454:	4a05      	ldr	r2, [pc, #20]	; (800146c <reg_wizchip_cs_cbfunc+0x3c>)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 800145a:	4a04      	ldr	r2, [pc, #16]	; (800146c <reg_wizchip_cs_cbfunc+0x3c>)
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	6193      	str	r3, [r2, #24]
   }
}
 8001460:	bf00      	nop
 8001462:	bf00      	nop
 8001464:	370c      	adds	r7, #12
 8001466:	46bd      	mov	sp, r7
 8001468:	bc80      	pop	{r7}
 800146a:	4770      	bx	lr
 800146c:	20000024 	.word	0x20000024
 8001470:	08001395 	.word	0x08001395
 8001474:	080013a1 	.word	0x080013a1

08001478 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8001482:	bf00      	nop
 8001484:	4b0f      	ldr	r3, [pc, #60]	; (80014c4 <reg_wizchip_spi_cbfunc+0x4c>)
 8001486:	881b      	ldrh	r3, [r3, #0]
 8001488:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800148c:	2b00      	cmp	r3, #0
 800148e:	d0f9      	beq.n	8001484 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d002      	beq.n	800149c <reg_wizchip_spi_cbfunc+0x24>
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d106      	bne.n	80014aa <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 800149c:	4b09      	ldr	r3, [pc, #36]	; (80014c4 <reg_wizchip_spi_cbfunc+0x4c>)
 800149e:	4a0a      	ldr	r2, [pc, #40]	; (80014c8 <reg_wizchip_spi_cbfunc+0x50>)
 80014a0:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 80014a2:	4b08      	ldr	r3, [pc, #32]	; (80014c4 <reg_wizchip_spi_cbfunc+0x4c>)
 80014a4:	4a09      	ldr	r2, [pc, #36]	; (80014cc <reg_wizchip_spi_cbfunc+0x54>)
 80014a6:	621a      	str	r2, [r3, #32]
 80014a8:	e006      	b.n	80014b8 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 80014aa:	4a06      	ldr	r2, [pc, #24]	; (80014c4 <reg_wizchip_spi_cbfunc+0x4c>)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 80014b0:	4a04      	ldr	r2, [pc, #16]	; (80014c4 <reg_wizchip_spi_cbfunc+0x4c>)
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	6213      	str	r3, [r2, #32]
   }
}
 80014b6:	bf00      	nop
 80014b8:	bf00      	nop
 80014ba:	370c      	adds	r7, #12
 80014bc:	46bd      	mov	sp, r7
 80014be:	bc80      	pop	{r7}
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	20000024 	.word	0x20000024
 80014c8:	080013e1 	.word	0x080013e1
 80014cc:	080013ef 	.word	0x080013ef

080014d0 <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 80014da:	bf00      	nop
 80014dc:	4b0f      	ldr	r3, [pc, #60]	; (800151c <reg_wizchip_spiburst_cbfunc+0x4c>)
 80014de:	881b      	ldrh	r3, [r3, #0]
 80014e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d0f9      	beq.n	80014dc <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d002      	beq.n	80014f4 <reg_wizchip_spiburst_cbfunc+0x24>
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d106      	bne.n	8001502 <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 80014f4:	4b09      	ldr	r3, [pc, #36]	; (800151c <reg_wizchip_spiburst_cbfunc+0x4c>)
 80014f6:	4a0a      	ldr	r2, [pc, #40]	; (8001520 <reg_wizchip_spiburst_cbfunc+0x50>)
 80014f8:	625a      	str	r2, [r3, #36]	; 0x24
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 80014fa:	4b08      	ldr	r3, [pc, #32]	; (800151c <reg_wizchip_spiburst_cbfunc+0x4c>)
 80014fc:	4a09      	ldr	r2, [pc, #36]	; (8001524 <reg_wizchip_spiburst_cbfunc+0x54>)
 80014fe:	629a      	str	r2, [r3, #40]	; 0x28
 8001500:	e006      	b.n	8001510 <reg_wizchip_spiburst_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 8001502:	4a06      	ldr	r2, [pc, #24]	; (800151c <reg_wizchip_spiburst_cbfunc+0x4c>)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6253      	str	r3, [r2, #36]	; 0x24
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 8001508:	4a04      	ldr	r2, [pc, #16]	; (800151c <reg_wizchip_spiburst_cbfunc+0x4c>)
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	6293      	str	r3, [r2, #40]	; 0x28
   }
}
 800150e:	bf00      	nop
 8001510:	bf00      	nop
 8001512:	370c      	adds	r7, #12
 8001514:	46bd      	mov	sp, r7
 8001516:	bc80      	pop	{r7}
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	20000024 	.word	0x20000024
 8001520:	08001403 	.word	0x08001403
 8001524:	08001419 	.word	0x08001419

08001528 <ctlwizchip>:

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 8001528:	b590      	push	{r4, r7, lr}
 800152a:	b087      	sub	sp, #28
 800152c:	af00      	add	r7, sp, #0
 800152e:	4603      	mov	r3, r0
 8001530:	6039      	str	r1, [r7, #0]
 8001532:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
 8001534:	2300      	movs	r3, #0
 8001536:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 8001538:	2300      	movs	r3, #0
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	2300      	movs	r3, #0
 800153e:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 8001540:	79fb      	ldrb	r3, [r7, #7]
 8001542:	2b0f      	cmp	r3, #15
 8001544:	f200 80c7 	bhi.w	80016d6 <ctlwizchip+0x1ae>
 8001548:	a201      	add	r2, pc, #4	; (adr r2, 8001550 <ctlwizchip+0x28>)
 800154a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800154e:	bf00      	nop
 8001550:	08001591 	.word	0x08001591
 8001554:	08001597 	.word	0x08001597
 8001558:	080015c3 	.word	0x080015c3
 800155c:	080015b7 	.word	0x080015b7
 8001560:	080015d1 	.word	0x080015d1
 8001564:	080015dd 	.word	0x080015dd
 8001568:	080015eb 	.word	0x080015eb
 800156c:	08001611 	.word	0x08001611
 8001570:	08001637 	.word	0x08001637
 8001574:	0800167b 	.word	0x0800167b
 8001578:	08001681 	.word	0x08001681
 800157c:	08001689 	.word	0x08001689
 8001580:	080016dd 	.word	0x080016dd
 8001584:	08001691 	.word	0x08001691
 8001588:	0800169f 	.word	0x0800169f
 800158c:	080016bb 	.word	0x080016bb
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 8001590:	f000 f8ea 	bl	8001768 <wizchip_sw_reset>
         break;
 8001594:	e0a3      	b.n	80016de <ctlwizchip+0x1b6>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d004      	beq.n	80015a6 <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	3308      	adds	r3, #8
 80015a4:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	693a      	ldr	r2, [r7, #16]
 80015aa:	4611      	mov	r1, r2
 80015ac:	4618      	mov	r0, r3
 80015ae:	f000 f927 	bl	8001800 <wizchip_init>
 80015b2:	4603      	mov	r3, r0
 80015b4:	e094      	b.n	80016e0 <ctlwizchip+0x1b8>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	881b      	ldrh	r3, [r3, #0]
 80015ba:	4618      	mov	r0, r3
 80015bc:	f000 f9ac 	bl	8001918 <wizchip_clrinterrupt>
         break;
 80015c0:	e08d      	b.n	80016de <ctlwizchip+0x1b6>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 80015c2:	f000 f9dd 	bl	8001980 <wizchip_getinterrupt>
 80015c6:	4603      	mov	r3, r0
 80015c8:	461a      	mov	r2, r3
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	801a      	strh	r2, [r3, #0]
         break;
 80015ce:	e086      	b.n	80016de <ctlwizchip+0x1b6>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	881b      	ldrh	r3, [r3, #0]
 80015d4:	4618      	mov	r0, r3
 80015d6:	f000 f9f8 	bl	80019ca <wizchip_setinterruptmask>
         break;         
 80015da:	e080      	b.n	80016de <ctlwizchip+0x1b6>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 80015dc:	f000 fa10 	bl	8001a00 <wizchip_getinterruptmask>
 80015e0:	4603      	mov	r3, r0
 80015e2:	461a      	mov	r2, r3
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	801a      	strh	r2, [r3, #0]
         break;
 80015e8:	e079      	b.n	80016de <ctlwizchip+0x1b6>
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > W5100
   #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	881b      	ldrh	r3, [r3, #0]
 80015ee:	0a1b      	lsrs	r3, r3, #8
 80015f0:	b29b      	uxth	r3, r3
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	4619      	mov	r1, r3
 80015f6:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 80015fa:	f7ff f819 	bl	8000630 <WIZCHIP_WRITE>
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	881b      	ldrh	r3, [r3, #0]
 8001602:	b2db      	uxtb	r3, r3
 8001604:	4619      	mov	r1, r3
 8001606:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 800160a:	f7ff f811 	bl	8000630 <WIZCHIP_WRITE>
         break;
 800160e:	e066      	b.n	80016de <ctlwizchip+0x1b6>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 8001610:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 8001614:	f7fe ffc0 	bl	8000598 <WIZCHIP_READ>
 8001618:	4603      	mov	r3, r0
 800161a:	b29b      	uxth	r3, r3
 800161c:	021b      	lsls	r3, r3, #8
 800161e:	b29c      	uxth	r4, r3
 8001620:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8001624:	f7fe ffb8 	bl	8000598 <WIZCHIP_READ>
 8001628:	4603      	mov	r3, r0
 800162a:	b29b      	uxth	r3, r3
 800162c:	4423      	add	r3, r4
 800162e:	b29a      	uxth	r2, r3
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	801a      	strh	r2, [r3, #0]
         break;
 8001634:	e053      	b.n	80016de <ctlwizchip+0x1b6>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 8001636:	4b2c      	ldr	r3, [pc, #176]	; (80016e8 <ctlwizchip+0x1c0>)
 8001638:	789a      	ldrb	r2, [r3, #2]
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	3301      	adds	r3, #1
 8001642:	4a29      	ldr	r2, [pc, #164]	; (80016e8 <ctlwizchip+0x1c0>)
 8001644:	78d2      	ldrb	r2, [r2, #3]
 8001646:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	3302      	adds	r3, #2
 800164c:	4a26      	ldr	r2, [pc, #152]	; (80016e8 <ctlwizchip+0x1c0>)
 800164e:	7912      	ldrb	r2, [r2, #4]
 8001650:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	3303      	adds	r3, #3
 8001656:	4a24      	ldr	r2, [pc, #144]	; (80016e8 <ctlwizchip+0x1c0>)
 8001658:	7952      	ldrb	r2, [r2, #5]
 800165a:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	3304      	adds	r3, #4
 8001660:	4a21      	ldr	r2, [pc, #132]	; (80016e8 <ctlwizchip+0x1c0>)
 8001662:	7992      	ldrb	r2, [r2, #6]
 8001664:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	3305      	adds	r3, #5
 800166a:	4a1f      	ldr	r2, [pc, #124]	; (80016e8 <ctlwizchip+0x1c0>)
 800166c:	79d2      	ldrb	r2, [r2, #7]
 800166e:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[6] = 0;
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	3306      	adds	r3, #6
 8001674:	2200      	movs	r2, #0
 8001676:	701a      	strb	r2, [r3, #0]
         break;
 8001678:	e031      	b.n	80016de <ctlwizchip+0x1b6>
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
      case CW_RESET_PHY:
         wizphy_reset();
 800167a:	f000 fa13 	bl	8001aa4 <wizphy_reset>
         break;
 800167e:	e02e      	b.n	80016de <ctlwizchip+0x1b6>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 8001680:	6838      	ldr	r0, [r7, #0]
 8001682:	f000 fa36 	bl	8001af2 <wizphy_setphyconf>
         break;
 8001686:	e02a      	b.n	80016de <ctlwizchip+0x1b6>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 8001688:	6838      	ldr	r0, [r7, #0]
 800168a:	f000 fa75 	bl	8001b78 <wizphy_getphyconf>
         break;
 800168e:	e026      	b.n	80016de <ctlwizchip+0x1b6>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	4618      	mov	r0, r3
 8001696:	f000 fad9 	bl	8001c4c <wizphy_setphypmode>
 800169a:	4603      	mov	r3, r0
 800169c:	e020      	b.n	80016e0 <ctlwizchip+0x1b8>
   #endif
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 800169e:	f000 f9e8 	bl	8001a72 <wizphy_getphypmode>
 80016a2:	4603      	mov	r3, r0
 80016a4:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 80016a6:	7dfb      	ldrb	r3, [r7, #23]
 80016a8:	2bff      	cmp	r3, #255	; 0xff
 80016aa:	d102      	bne.n	80016b2 <ctlwizchip+0x18a>
 80016ac:	f04f 33ff 	mov.w	r3, #4294967295
 80016b0:	e016      	b.n	80016e0 <ctlwizchip+0x1b8>
         *(uint8_t*)arg = tmp;
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	7dfa      	ldrb	r2, [r7, #23]
 80016b6:	701a      	strb	r2, [r3, #0]
         break;
 80016b8:	e011      	b.n	80016de <ctlwizchip+0x1b6>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 80016ba:	f000 f9c4 	bl	8001a46 <wizphy_getphylink>
 80016be:	4603      	mov	r3, r0
 80016c0:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 80016c2:	7dfb      	ldrb	r3, [r7, #23]
 80016c4:	2bff      	cmp	r3, #255	; 0xff
 80016c6:	d102      	bne.n	80016ce <ctlwizchip+0x1a6>
 80016c8:	f04f 33ff 	mov.w	r3, #4294967295
 80016cc:	e008      	b.n	80016e0 <ctlwizchip+0x1b8>
         *(uint8_t*)arg = tmp;
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	7dfa      	ldrb	r2, [r7, #23]
 80016d2:	701a      	strb	r2, [r3, #0]
         break;
 80016d4:	e003      	b.n	80016de <ctlwizchip+0x1b6>
   #endif      
      default:
         return -1;
 80016d6:	f04f 33ff 	mov.w	r3, #4294967295
 80016da:	e001      	b.n	80016e0 <ctlwizchip+0x1b8>
         break;
 80016dc:	bf00      	nop
   }
   return 0;
 80016de:	2300      	movs	r3, #0
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	371c      	adds	r7, #28
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd90      	pop	{r4, r7, pc}
 80016e8:	20000024 	.word	0x20000024

080016ec <ctlnetwork>:


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	4603      	mov	r3, r0
 80016f4:	6039      	str	r1, [r7, #0]
 80016f6:	71fb      	strb	r3, [r7, #7]
   
   switch(cntype)
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	2b05      	cmp	r3, #5
 80016fc:	d82c      	bhi.n	8001758 <ctlnetwork+0x6c>
 80016fe:	a201      	add	r2, pc, #4	; (adr r2, 8001704 <ctlnetwork+0x18>)
 8001700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001704:	0800171d 	.word	0x0800171d
 8001708:	08001725 	.word	0x08001725
 800170c:	0800172d 	.word	0x0800172d
 8001710:	0800173b 	.word	0x0800173b
 8001714:	08001749 	.word	0x08001749
 8001718:	08001751 	.word	0x08001751
   {
      case CN_SET_NETINFO:
         wizchip_setnetinfo((wiz_NetInfo*)arg);
 800171c:	6838      	ldr	r0, [r7, #0]
 800171e:	f000 fadf 	bl	8001ce0 <wizchip_setnetinfo>
         break;
 8001722:	e01c      	b.n	800175e <ctlnetwork+0x72>
      case CN_GET_NETINFO:
         wizchip_getnetinfo((wiz_NetInfo*)arg);
 8001724:	6838      	ldr	r0, [r7, #0]
 8001726:	f000 fb1b 	bl	8001d60 <wizchip_getnetinfo>
         break;
 800172a:	e018      	b.n	800175e <ctlnetwork+0x72>
      case CN_SET_NETMODE:
         return wizchip_setnetmode(*(netmode_type*)arg);
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	4618      	mov	r0, r3
 8001732:	f000 fb55 	bl	8001de0 <wizchip_setnetmode>
 8001736:	4603      	mov	r3, r0
 8001738:	e012      	b.n	8001760 <ctlnetwork+0x74>
      case CN_GET_NETMODE:
         *(netmode_type*)arg = wizchip_getnetmode();
 800173a:	f000 fb73 	bl	8001e24 <wizchip_getnetmode>
 800173e:	4603      	mov	r3, r0
 8001740:	461a      	mov	r2, r3
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	701a      	strb	r2, [r3, #0]
         break;
 8001746:	e00a      	b.n	800175e <ctlnetwork+0x72>
      case CN_SET_TIMEOUT:
         wizchip_settimeout((wiz_NetTimeout*)arg);
 8001748:	6838      	ldr	r0, [r7, #0]
 800174a:	f000 fb73 	bl	8001e34 <wizchip_settimeout>
         break;
 800174e:	e006      	b.n	800175e <ctlnetwork+0x72>
      case CN_GET_TIMEOUT:
         wizchip_gettimeout((wiz_NetTimeout*)arg);
 8001750:	6838      	ldr	r0, [r7, #0]
 8001752:	f000 fb90 	bl	8001e76 <wizchip_gettimeout>
         break;
 8001756:	e002      	b.n	800175e <ctlnetwork+0x72>
      default:
         return -1;
 8001758:	f04f 33ff 	mov.w	r3, #4294967295
 800175c:	e000      	b.n	8001760 <ctlnetwork+0x74>
   }
   return 0;
 800175e:	2300      	movs	r3, #0
}
 8001760:	4618      	mov	r0, r3
 8001762:	3708      	adds	r7, #8
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}

08001768 <wizchip_sw_reset>:

void wizchip_sw_reset(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 800176e:	1d3b      	adds	r3, r7, #4
 8001770:	2206      	movs	r2, #6
 8001772:	4619      	mov	r1, r3
 8001774:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8001778:	f7fe ffa8 	bl	80006cc <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 800177c:	f107 0314 	add.w	r3, r7, #20
 8001780:	2204      	movs	r2, #4
 8001782:	4619      	mov	r1, r3
 8001784:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001788:	f7fe ffa0 	bl	80006cc <WIZCHIP_READ_BUF>
 800178c:	f107 0310 	add.w	r3, r7, #16
 8001790:	2204      	movs	r2, #4
 8001792:	4619      	mov	r1, r3
 8001794:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8001798:	f7fe ff98 	bl	80006cc <WIZCHIP_READ_BUF>
 800179c:	f107 030c 	add.w	r3, r7, #12
 80017a0:	2204      	movs	r2, #4
 80017a2:	4619      	mov	r1, r3
 80017a4:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80017a8:	f7fe ff90 	bl	80006cc <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 80017ac:	2180      	movs	r1, #128	; 0x80
 80017ae:	2000      	movs	r0, #0
 80017b0:	f7fe ff3e 	bl	8000630 <WIZCHIP_WRITE>
   getMR(); // for delay
 80017b4:	2000      	movs	r0, #0
 80017b6:	f7fe feef 	bl	8000598 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 80017ba:	1d3b      	adds	r3, r7, #4
 80017bc:	2206      	movs	r2, #6
 80017be:	4619      	mov	r1, r3
 80017c0:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80017c4:	f7fe ffe2 	bl	800078c <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 80017c8:	f107 0314 	add.w	r3, r7, #20
 80017cc:	2204      	movs	r2, #4
 80017ce:	4619      	mov	r1, r3
 80017d0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80017d4:	f7fe ffda 	bl	800078c <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 80017d8:	f107 0310 	add.w	r3, r7, #16
 80017dc:	2204      	movs	r2, #4
 80017de:	4619      	mov	r1, r3
 80017e0:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80017e4:	f7fe ffd2 	bl	800078c <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 80017e8:	f107 030c 	add.w	r3, r7, #12
 80017ec:	2204      	movs	r2, #4
 80017ee:	4619      	mov	r1, r3
 80017f0:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80017f4:	f7fe ffca 	bl	800078c <WIZCHIP_WRITE_BUF>
}
 80017f8:	bf00      	nop
 80017fa:	3718      	adds	r7, #24
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}

08001800 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 800180a:	2300      	movs	r3, #0
 800180c:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 800180e:	f7ff ffab 	bl	8001768 <wizchip_sw_reset>
   if(txsize)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d03b      	beq.n	8001890 <wizchip_init+0x90>
   {
      tmp = 0;
 8001818:	2300      	movs	r3, #0
 800181a:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800181c:	2300      	movs	r3, #0
 800181e:	73fb      	strb	r3, [r7, #15]
 8001820:	e015      	b.n	800184e <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 8001822:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001826:	687a      	ldr	r2, [r7, #4]
 8001828:	4413      	add	r3, r2
 800182a:	781a      	ldrb	r2, [r3, #0]
 800182c:	7bbb      	ldrb	r3, [r7, #14]
 800182e:	4413      	add	r3, r2
 8001830:	b2db      	uxtb	r3, r3
 8001832:	73bb      	strb	r3, [r7, #14]

#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#else
			if(tmp > 16) return -1;
 8001834:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001838:	2b10      	cmp	r3, #16
 800183a:	dd02      	ble.n	8001842 <wizchip_init+0x42>
 800183c:	f04f 33ff 	mov.w	r3, #4294967295
 8001840:	e066      	b.n	8001910 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001842:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001846:	b2db      	uxtb	r3, r3
 8001848:	3301      	adds	r3, #1
 800184a:	b2db      	uxtb	r3, r3
 800184c:	73fb      	strb	r3, [r7, #15]
 800184e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001852:	2b07      	cmp	r3, #7
 8001854:	dde5      	ble.n	8001822 <wizchip_init+0x22>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001856:	2300      	movs	r3, #0
 8001858:	73fb      	strb	r3, [r7, #15]
 800185a:	e015      	b.n	8001888 <wizchip_init+0x88>
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 800185c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	3301      	adds	r3, #1
 8001864:	00db      	lsls	r3, r3, #3
 8001866:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 800186a:	4618      	mov	r0, r3
 800186c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	4413      	add	r3, r2
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	4619      	mov	r1, r3
 8001878:	f7fe feda 	bl	8000630 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800187c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001880:	b2db      	uxtb	r3, r3
 8001882:	3301      	adds	r3, #1
 8001884:	b2db      	uxtb	r3, r3
 8001886:	73fb      	strb	r3, [r7, #15]
 8001888:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800188c:	2b07      	cmp	r3, #7
 800188e:	dde5      	ble.n	800185c <wizchip_init+0x5c>
#endif
		}	
   }

   if(rxsize)
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d03b      	beq.n	800190e <wizchip_init+0x10e>
   {
      tmp = 0;
 8001896:	2300      	movs	r3, #0
 8001898:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800189a:	2300      	movs	r3, #0
 800189c:	73fb      	strb	r3, [r7, #15]
 800189e:	e015      	b.n	80018cc <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 80018a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018a4:	683a      	ldr	r2, [r7, #0]
 80018a6:	4413      	add	r3, r2
 80018a8:	781a      	ldrb	r2, [r3, #0]
 80018aa:	7bbb      	ldrb	r3, [r7, #14]
 80018ac:	4413      	add	r3, r2
 80018ae:	b2db      	uxtb	r3, r3
 80018b0:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#else
			if(tmp > 16) return -1;
 80018b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80018b6:	2b10      	cmp	r3, #16
 80018b8:	dd02      	ble.n	80018c0 <wizchip_init+0xc0>
 80018ba:	f04f 33ff 	mov.w	r3, #4294967295
 80018be:	e027      	b.n	8001910 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80018c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	3301      	adds	r3, #1
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	73fb      	strb	r3, [r7, #15]
 80018cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018d0:	2b07      	cmp	r3, #7
 80018d2:	dde5      	ble.n	80018a0 <wizchip_init+0xa0>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80018d4:	2300      	movs	r3, #0
 80018d6:	73fb      	strb	r3, [r7, #15]
 80018d8:	e015      	b.n	8001906 <wizchip_init+0x106>
#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 80018da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	3301      	adds	r3, #1
 80018e2:	00db      	lsls	r3, r3, #3
 80018e4:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 80018e8:	4618      	mov	r0, r3
 80018ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018ee:	683a      	ldr	r2, [r7, #0]
 80018f0:	4413      	add	r3, r2
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	4619      	mov	r1, r3
 80018f6:	f7fe fe9b 	bl	8000630 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80018fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	3301      	adds	r3, #1
 8001902:	b2db      	uxtb	r3, r3
 8001904:	73fb      	strb	r3, [r7, #15]
 8001906:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800190a:	2b07      	cmp	r3, #7
 800190c:	dde5      	ble.n	80018da <wizchip_init+0xda>
#endif
		}
   }
   return 0;
 800190e:	2300      	movs	r3, #0
}
 8001910:	4618      	mov	r0, r3
 8001912:	3710      	adds	r7, #16
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}

08001918 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b084      	sub	sp, #16
 800191c:	af00      	add	r7, sp, #0
 800191e:	4603      	mov	r3, r0
 8001920:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 8001922:	88fb      	ldrh	r3, [r7, #6]
 8001924:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 8001926:	88fb      	ldrh	r3, [r7, #6]
 8001928:	0a1b      	lsrs	r3, r3, #8
 800192a:	b29b      	uxth	r3, r3
 800192c:	73bb      	strb	r3, [r7, #14]
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
 800192e:	7bfb      	ldrb	r3, [r7, #15]
 8001930:	f023 030f 	bic.w	r3, r3, #15
 8001934:	b2db      	uxtb	r3, r3
 8001936:	4619      	mov	r1, r3
 8001938:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 800193c:	f7fe fe78 	bl	8000630 <WIZCHIP_WRITE>
//M20200227 : For clear
   //setSIR(sir);
   for(ir=0; ir<8; ir++){
 8001940:	2300      	movs	r3, #0
 8001942:	73fb      	strb	r3, [r7, #15]
 8001944:	e014      	b.n	8001970 <wizchip_clrinterrupt+0x58>
       if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 8001946:	7bba      	ldrb	r2, [r7, #14]
 8001948:	7bfb      	ldrb	r3, [r7, #15]
 800194a:	fa42 f303 	asr.w	r3, r2, r3
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	2b00      	cmp	r3, #0
 8001954:	d009      	beq.n	800196a <wizchip_clrinterrupt+0x52>
 8001956:	7bfb      	ldrb	r3, [r7, #15]
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	3301      	adds	r3, #1
 800195c:	00db      	lsls	r3, r3, #3
 800195e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001962:	211f      	movs	r1, #31
 8001964:	4618      	mov	r0, r3
 8001966:	f7fe fe63 	bl	8000630 <WIZCHIP_WRITE>
   for(ir=0; ir<8; ir++){
 800196a:	7bfb      	ldrb	r3, [r7, #15]
 800196c:	3301      	adds	r3, #1
 800196e:	73fb      	strb	r3, [r7, #15]
 8001970:	7bfb      	ldrb	r3, [r7, #15]
 8001972:	2b07      	cmp	r3, #7
 8001974:	d9e7      	bls.n	8001946 <wizchip_clrinterrupt+0x2e>
   }

#endif   
}
 8001976:	bf00      	nop
 8001978:	bf00      	nop
 800197a:	3710      	adds	r7, #16
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}

08001980 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 8001986:	2300      	movs	r3, #0
 8001988:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 800198a:	2300      	movs	r3, #0
 800198c:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 800198e:	2300      	movs	r3, #0
 8001990:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_  == W5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
 8001992:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8001996:	f7fe fdff 	bl	8000598 <WIZCHIP_READ>
 800199a:	4603      	mov	r3, r0
 800199c:	f023 030f 	bic.w	r3, r3, #15
 80019a0:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 80019a2:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
 80019a6:	f7fe fdf7 	bl	8000598 <WIZCHIP_READ>
 80019aa:	4603      	mov	r3, r0
 80019ac:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 80019ae:	79bb      	ldrb	r3, [r7, #6]
 80019b0:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 80019b2:	88bb      	ldrh	r3, [r7, #4]
 80019b4:	021b      	lsls	r3, r3, #8
 80019b6:	b29a      	uxth	r2, r3
 80019b8:	79fb      	ldrb	r3, [r7, #7]
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	4413      	add	r3, r2
 80019be:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 80019c0:	88bb      	ldrh	r3, [r7, #4]
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}

080019ca <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b084      	sub	sp, #16
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	4603      	mov	r3, r0
 80019d2:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 80019d4:	88fb      	ldrh	r3, [r7, #6]
 80019d6:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 80019d8:	88fb      	ldrh	r3, [r7, #6]
 80019da:	0a1b      	lsrs	r3, r3, #8
 80019dc:	b29b      	uxth	r3, r3
 80019de:	73bb      	strb	r3, [r7, #14]
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
 80019e0:	7bfb      	ldrb	r3, [r7, #15]
 80019e2:	4619      	mov	r1, r3
 80019e4:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 80019e8:	f7fe fe22 	bl	8000630 <WIZCHIP_WRITE>
   setSIMR(simr);
 80019ec:	7bbb      	ldrb	r3, [r7, #14]
 80019ee:	4619      	mov	r1, r3
 80019f0:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 80019f4:	f7fe fe1c 	bl	8000630 <WIZCHIP_WRITE>
#endif   
}
 80019f8:	bf00      	nop
 80019fa:	3710      	adds	r7, #16
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 8001a06:	2300      	movs	r3, #0
 8001a08:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_ == W5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
 8001a12:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 8001a16:	f7fe fdbf 	bl	8000598 <WIZCHIP_READ>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 8001a1e:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8001a22:	f7fe fdb9 	bl	8000598 <WIZCHIP_READ>
 8001a26:	4603      	mov	r3, r0
 8001a28:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 8001a2a:	79bb      	ldrb	r3, [r7, #6]
 8001a2c:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 8001a2e:	88bb      	ldrh	r3, [r7, #4]
 8001a30:	021b      	lsls	r3, r3, #8
 8001a32:	b29a      	uxth	r2, r3
 8001a34:	79fb      	ldrb	r3, [r7, #7]
 8001a36:	b29b      	uxth	r3, r3
 8001a38:	4413      	add	r3, r2
 8001a3a:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8001a3c:	88bb      	ldrh	r3, [r7, #4]
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3708      	adds	r7, #8
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}

08001a46 <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 8001a46:	b580      	push	{r7, lr}
 8001a48:	b082      	sub	sp, #8
 8001a4a:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	71fb      	strb	r3, [r7, #7]
	   tmp = PHY_LINK_ON;
#elif   _WIZCHIP_ == W5200
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
#elif _WIZCHIP_ == W5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 8001a50:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8001a54:	f7fe fda0 	bl	8000598 <WIZCHIP_READ>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	f003 0301 	and.w	r3, r3, #1
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <wizphy_getphylink+0x20>
      tmp = PHY_LINK_ON;
 8001a62:	2301      	movs	r3, #1
 8001a64:	71fb      	strb	r3, [r7, #7]

#else
   tmp = -1;
#endif
   return tmp;
 8001a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b082      	sub	sp, #8
 8001a76:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 8001a7c:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8001a80:	f7fe fd8a 	bl	8000598 <WIZCHIP_READ>
 8001a84:	4603      	mov	r3, r0
 8001a86:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001a8a:	2b30      	cmp	r3, #48	; 0x30
 8001a8c:	d102      	bne.n	8001a94 <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	71fb      	strb	r3, [r7, #7]
 8001a92:	e001      	b.n	8001a98 <wizphy_getphypmode+0x26>
      else 
         tmp = PHY_POWER_NORM;
 8001a94:	2300      	movs	r3, #0
 8001a96:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 8001a98:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3708      	adds	r7, #8
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <wizphy_reset>:
}

#endif
#if _WIZCHIP_ == W5500
void wizphy_reset(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 8001aaa:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8001aae:	f7fe fd73 	bl	8000598 <WIZCHIP_READ>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 8001ab6:	79fb      	ldrb	r3, [r7, #7]
 8001ab8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001abc:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8001abe:	79fb      	ldrb	r3, [r7, #7]
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8001ac6:	f7fe fdb3 	bl	8000630 <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 8001aca:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8001ace:	f7fe fd63 	bl	8000598 <WIZCHIP_READ>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 8001ad6:	79fb      	ldrb	r3, [r7, #7]
 8001ad8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001adc:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8001ade:	79fb      	ldrb	r3, [r7, #7]
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8001ae6:	f7fe fda3 	bl	8000630 <WIZCHIP_WRITE>
}
 8001aea:	bf00      	nop
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 8001af2:	b580      	push	{r7, lr}
 8001af4:	b084      	sub	sp, #16
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8001afa:	2300      	movs	r3, #0
 8001afc:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d104      	bne.n	8001b10 <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 8001b06:	7bfb      	ldrb	r3, [r7, #15]
 8001b08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b0c:	73fb      	strb	r3, [r7, #15]
 8001b0e:	e003      	b.n	8001b18 <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 8001b10:	7bfb      	ldrb	r3, [r7, #15]
 8001b12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001b16:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	785b      	ldrb	r3, [r3, #1]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d104      	bne.n	8001b2a <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 8001b20:	7bfb      	ldrb	r3, [r7, #15]
 8001b22:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8001b26:	73fb      	strb	r3, [r7, #15]
 8001b28:	e019      	b.n	8001b5e <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	78db      	ldrb	r3, [r3, #3]
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d10d      	bne.n	8001b4e <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	789b      	ldrb	r3, [r3, #2]
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d104      	bne.n	8001b44 <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 8001b3a:	7bfb      	ldrb	r3, [r7, #15]
 8001b3c:	f043 0318 	orr.w	r3, r3, #24
 8001b40:	73fb      	strb	r3, [r7, #15]
 8001b42:	e00c      	b.n	8001b5e <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 8001b44:	7bfb      	ldrb	r3, [r7, #15]
 8001b46:	f043 0308 	orr.w	r3, r3, #8
 8001b4a:	73fb      	strb	r3, [r7, #15]
 8001b4c:	e007      	b.n	8001b5e <wizphy_setphyconf+0x6c>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	789b      	ldrb	r3, [r3, #2]
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d103      	bne.n	8001b5e <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 8001b56:	7bfb      	ldrb	r3, [r7, #15]
 8001b58:	f043 0310 	orr.w	r3, r3, #16
 8001b5c:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 8001b5e:	7bfb      	ldrb	r3, [r7, #15]
 8001b60:	4619      	mov	r1, r3
 8001b62:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8001b66:	f7fe fd63 	bl	8000630 <WIZCHIP_WRITE>
   wizphy_reset();
 8001b6a:	f7ff ff9b 	bl	8001aa4 <wizphy_reset>
}
 8001b6e:	bf00      	nop
 8001b70:	3710      	adds	r7, #16
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
	...

08001b78 <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8001b80:	2300      	movs	r3, #0
 8001b82:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 8001b84:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8001b88:	f7fe fd06 	bl	8000598 <WIZCHIP_READ>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 8001b90:	7bfb      	ldrb	r3, [r7, #15]
 8001b92:	119b      	asrs	r3, r3, #6
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	b2da      	uxtb	r2, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8001ba0:	7bfb      	ldrb	r3, [r7, #15]
 8001ba2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001ba6:	2b20      	cmp	r3, #32
 8001ba8:	d001      	beq.n	8001bae <wizphy_getphyconf+0x36>
 8001baa:	2b38      	cmp	r3, #56	; 0x38
 8001bac:	d103      	bne.n	8001bb6 <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	705a      	strb	r2, [r3, #1]
         break;
 8001bb4:	e003      	b.n	8001bbe <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	705a      	strb	r2, [r3, #1]
         break;
 8001bbc:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8001bbe:	7bfb      	ldrb	r3, [r7, #15]
 8001bc0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001bc4:	3b10      	subs	r3, #16
 8001bc6:	2b10      	cmp	r3, #16
 8001bc8:	bf8c      	ite	hi
 8001bca:	2201      	movhi	r2, #1
 8001bcc:	2200      	movls	r2, #0
 8001bce:	b2d2      	uxtb	r2, r2
 8001bd0:	2a00      	cmp	r2, #0
 8001bd2:	d10f      	bne.n	8001bf4 <wizphy_getphyconf+0x7c>
 8001bd4:	4a1b      	ldr	r2, [pc, #108]	; (8001c44 <wizphy_getphyconf+0xcc>)
 8001bd6:	fa22 f303 	lsr.w	r3, r2, r3
 8001bda:	f003 0301 	and.w	r3, r3, #1
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	bf14      	ite	ne
 8001be2:	2301      	movne	r3, #1
 8001be4:	2300      	moveq	r3, #0
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d003      	beq.n	8001bf4 <wizphy_getphyconf+0x7c>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	709a      	strb	r2, [r3, #2]
         break;
 8001bf2:	e003      	b.n	8001bfc <wizphy_getphyconf+0x84>
      default:
         phyconf->speed = PHY_SPEED_10;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	709a      	strb	r2, [r3, #2]
         break;
 8001bfa:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8001bfc:	7bfb      	ldrb	r3, [r7, #15]
 8001bfe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001c02:	3b08      	subs	r3, #8
 8001c04:	2b18      	cmp	r3, #24
 8001c06:	bf8c      	ite	hi
 8001c08:	2201      	movhi	r2, #1
 8001c0a:	2200      	movls	r2, #0
 8001c0c:	b2d2      	uxtb	r2, r2
 8001c0e:	2a00      	cmp	r2, #0
 8001c10:	d10f      	bne.n	8001c32 <wizphy_getphyconf+0xba>
 8001c12:	4a0d      	ldr	r2, [pc, #52]	; (8001c48 <wizphy_getphyconf+0xd0>)
 8001c14:	fa22 f303 	lsr.w	r3, r2, r3
 8001c18:	f003 0301 	and.w	r3, r3, #1
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	bf14      	ite	ne
 8001c20:	2301      	movne	r3, #1
 8001c22:	2300      	moveq	r3, #0
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d003      	beq.n	8001c32 <wizphy_getphyconf+0xba>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	70da      	strb	r2, [r3, #3]
         break;
 8001c30:	e003      	b.n	8001c3a <wizphy_getphyconf+0xc2>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2200      	movs	r2, #0
 8001c36:	70da      	strb	r2, [r3, #3]
         break;
 8001c38:	bf00      	nop
   }
}
 8001c3a:	bf00      	nop
 8001c3c:	3710      	adds	r7, #16
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	00010101 	.word	0x00010101
 8001c48:	01010001 	.word	0x01010001

08001c4c <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b084      	sub	sp, #16
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4603      	mov	r3, r0
 8001c54:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8001c56:	2300      	movs	r3, #0
 8001c58:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 8001c5a:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8001c5e:	f7fe fc9b 	bl	8000598 <WIZCHIP_READ>
 8001c62:	4603      	mov	r3, r0
 8001c64:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 8001c66:	7bfb      	ldrb	r3, [r7, #15]
 8001c68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d102      	bne.n	8001c76 <wizphy_setphypmode+0x2a>
 8001c70:	f04f 33ff 	mov.w	r3, #4294967295
 8001c74:	e030      	b.n	8001cd8 <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
 8001c76:	7bfb      	ldrb	r3, [r7, #15]
 8001c78:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8001c7c:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8001c7e:	79fb      	ldrb	r3, [r7, #7]
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d104      	bne.n	8001c8e <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 8001c84:	7bfb      	ldrb	r3, [r7, #15]
 8001c86:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8001c8a:	73fb      	strb	r3, [r7, #15]
 8001c8c:	e003      	b.n	8001c96 <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 8001c8e:	7bfb      	ldrb	r3, [r7, #15]
 8001c90:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8001c94:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 8001c96:	7bfb      	ldrb	r3, [r7, #15]
 8001c98:	4619      	mov	r1, r3
 8001c9a:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8001c9e:	f7fe fcc7 	bl	8000630 <WIZCHIP_WRITE>
   wizphy_reset();
 8001ca2:	f7ff feff 	bl	8001aa4 <wizphy_reset>
   tmp = getPHYCFGR();
 8001ca6:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8001caa:	f7fe fc75 	bl	8000598 <WIZCHIP_READ>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8001cb2:	79fb      	ldrb	r3, [r7, #7]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d106      	bne.n	8001cc6 <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 8001cb8:	7bfb      	ldrb	r3, [r7, #15]
 8001cba:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d008      	beq.n	8001cd4 <wizphy_setphypmode+0x88>
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	e008      	b.n	8001cd8 <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 8001cc6:	7bfb      	ldrb	r3, [r7, #15]
 8001cc8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <wizphy_setphypmode+0x88>
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	e001      	b.n	8001cd8 <wizphy_setphypmode+0x8c>
   }
   return -1;
 8001cd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3710      	adds	r7, #16
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2206      	movs	r2, #6
 8001cec:	4619      	mov	r1, r3
 8001cee:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8001cf2:	f7fe fd4b 	bl	800078c <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	330e      	adds	r3, #14
 8001cfa:	2204      	movs	r2, #4
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001d02:	f7fe fd43 	bl	800078c <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	330a      	adds	r3, #10
 8001d0a:	2204      	movs	r2, #4
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8001d12:	f7fe fd3b 	bl	800078c <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	3306      	adds	r3, #6
 8001d1a:	2204      	movs	r2, #4
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8001d22:	f7fe fd33 	bl	800078c <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	7c9a      	ldrb	r2, [r3, #18]
 8001d2a:	4b0b      	ldr	r3, [pc, #44]	; (8001d58 <wizchip_setnetinfo+0x78>)
 8001d2c:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	7cda      	ldrb	r2, [r3, #19]
 8001d32:	4b09      	ldr	r3, [pc, #36]	; (8001d58 <wizchip_setnetinfo+0x78>)
 8001d34:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	7d1a      	ldrb	r2, [r3, #20]
 8001d3a:	4b07      	ldr	r3, [pc, #28]	; (8001d58 <wizchip_setnetinfo+0x78>)
 8001d3c:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	7d5a      	ldrb	r2, [r3, #21]
 8001d42:	4b05      	ldr	r3, [pc, #20]	; (8001d58 <wizchip_setnetinfo+0x78>)
 8001d44:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	7d9a      	ldrb	r2, [r3, #22]
 8001d4a:	4b04      	ldr	r3, [pc, #16]	; (8001d5c <wizchip_setnetinfo+0x7c>)
 8001d4c:	701a      	strb	r2, [r3, #0]
}
 8001d4e:	bf00      	nop
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	200000ec 	.word	0x200000ec
 8001d5c:	200000f0 	.word	0x200000f0

08001d60 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2206      	movs	r2, #6
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8001d72:	f7fe fcab 	bl	80006cc <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	330e      	adds	r3, #14
 8001d7a:	2204      	movs	r2, #4
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001d82:	f7fe fca3 	bl	80006cc <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	330a      	adds	r3, #10
 8001d8a:	2204      	movs	r2, #4
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8001d92:	f7fe fc9b 	bl	80006cc <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	3306      	adds	r3, #6
 8001d9a:	2204      	movs	r2, #4
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8001da2:	f7fe fc93 	bl	80006cc <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 8001da6:	4b0c      	ldr	r3, [pc, #48]	; (8001dd8 <wizchip_getnetinfo+0x78>)
 8001da8:	781a      	ldrb	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 8001dae:	4b0a      	ldr	r3, [pc, #40]	; (8001dd8 <wizchip_getnetinfo+0x78>)
 8001db0:	785a      	ldrb	r2, [r3, #1]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 8001db6:	4b08      	ldr	r3, [pc, #32]	; (8001dd8 <wizchip_getnetinfo+0x78>)
 8001db8:	789a      	ldrb	r2, [r3, #2]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 8001dbe:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <wizchip_getnetinfo+0x78>)
 8001dc0:	78da      	ldrb	r2, [r3, #3]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 8001dc6:	4b05      	ldr	r3, [pc, #20]	; (8001ddc <wizchip_getnetinfo+0x7c>)
 8001dc8:	781a      	ldrb	r2, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	759a      	strb	r2, [r3, #22]
}
 8001dce:	bf00      	nop
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	200000ec 	.word	0x200000ec
 8001ddc:	200000f0 	.word	0x200000f0

08001de0 <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	4603      	mov	r3, r0
 8001de8:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8001dea:	2300      	movs	r3, #0
 8001dec:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != W5500
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) return -1;
#else
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) return -1;
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d002      	beq.n	8001dfe <wizchip_setnetmode+0x1e>
 8001df8:	f04f 33ff 	mov.w	r3, #4294967295
 8001dfc:	e00e      	b.n	8001e1c <wizchip_setnetmode+0x3c>
#endif      
   tmp = getMR();
 8001dfe:	2000      	movs	r0, #0
 8001e00:	f7fe fbca 	bl	8000598 <WIZCHIP_READ>
 8001e04:	4603      	mov	r3, r0
 8001e06:	73fb      	strb	r3, [r7, #15]
   tmp |= (uint8_t)netmode;
 8001e08:	7bfa      	ldrb	r2, [r7, #15]
 8001e0a:	79fb      	ldrb	r3, [r7, #7]
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	73fb      	strb	r3, [r7, #15]
   setMR(tmp);
 8001e10:	7bfb      	ldrb	r3, [r7, #15]
 8001e12:	4619      	mov	r1, r3
 8001e14:	2000      	movs	r0, #0
 8001e16:	f7fe fc0b 	bl	8000630 <WIZCHIP_WRITE>
   return 0;
 8001e1a:	2300      	movs	r3, #0
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3710      	adds	r7, #16
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
   return (netmode_type) getMR();
 8001e28:	2000      	movs	r0, #0
 8001e2a:	f7fe fbb5 	bl	8000598 <WIZCHIP_READ>
 8001e2e:	4603      	mov	r3, r0
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
   setRCR(nettime->retry_cnt);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	4619      	mov	r1, r3
 8001e42:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 8001e46:	f7fe fbf3 	bl	8000630 <WIZCHIP_WRITE>
   setRTR(nettime->time_100us);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	885b      	ldrh	r3, [r3, #2]
 8001e4e:	0a1b      	lsrs	r3, r3, #8
 8001e50:	b29b      	uxth	r3, r3
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	4619      	mov	r1, r3
 8001e56:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 8001e5a:	f7fe fbe9 	bl	8000630 <WIZCHIP_WRITE>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	885b      	ldrh	r3, [r3, #2]
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	4619      	mov	r1, r3
 8001e66:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 8001e6a:	f7fe fbe1 	bl	8000630 <WIZCHIP_WRITE>
}
 8001e6e:	bf00      	nop
 8001e70:	3708      	adds	r7, #8
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}

08001e76 <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime)
{
 8001e76:	b590      	push	{r4, r7, lr}
 8001e78:	b083      	sub	sp, #12
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	6078      	str	r0, [r7, #4]
   nettime->retry_cnt = getRCR();
 8001e7e:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 8001e82:	f7fe fb89 	bl	8000598 <WIZCHIP_READ>
 8001e86:	4603      	mov	r3, r0
 8001e88:	461a      	mov	r2, r3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	701a      	strb	r2, [r3, #0]
   nettime->time_100us = getRTR();
 8001e8e:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 8001e92:	f7fe fb81 	bl	8000598 <WIZCHIP_READ>
 8001e96:	4603      	mov	r3, r0
 8001e98:	b29b      	uxth	r3, r3
 8001e9a:	021b      	lsls	r3, r3, #8
 8001e9c:	b29c      	uxth	r4, r3
 8001e9e:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 8001ea2:	f7fe fb79 	bl	8000598 <WIZCHIP_READ>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	b29b      	uxth	r3, r3
 8001eaa:	4423      	add	r3, r4
 8001eac:	b29a      	uxth	r2, r3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	805a      	strh	r2, [r3, #2]
}
 8001eb2:	bf00      	nop
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd90      	pop	{r4, r7, pc}
	...

08001ebc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ebc:	f7fe fb65 	bl	800058a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ec0:	480b      	ldr	r0, [pc, #44]	; (8001ef0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001ec2:	490c      	ldr	r1, [pc, #48]	; (8001ef4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001ec4:	4a0c      	ldr	r2, [pc, #48]	; (8001ef8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001ec6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ec8:	e002      	b.n	8001ed0 <LoopCopyDataInit>

08001eca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ecc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ece:	3304      	adds	r3, #4

08001ed0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ed0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ed2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ed4:	d3f9      	bcc.n	8001eca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ed6:	4a09      	ldr	r2, [pc, #36]	; (8001efc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ed8:	4c09      	ldr	r4, [pc, #36]	; (8001f00 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001eda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001edc:	e001      	b.n	8001ee2 <LoopFillZerobss>

08001ede <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ede:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ee0:	3204      	adds	r2, #4

08001ee2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ee2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ee4:	d3fb      	bcc.n	8001ede <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ee6:	f001 fca9 	bl	800383c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001eea:	f7fe f93d 	bl	8000168 <main>
  bx lr
 8001eee:	4770      	bx	lr
  ldr r0, =_sdata
 8001ef0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ef4:	20000058 	.word	0x20000058
  ldr r2, =_sidata
 8001ef8:	080038d8 	.word	0x080038d8
  ldr r2, =_sbss
 8001efc:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 8001f00:	200000f8 	.word	0x200000f8

08001f04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f04:	e7fe      	b.n	8001f04 <ADC1_2_IRQHandler>
	...

08001f08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f0c:	4b08      	ldr	r3, [pc, #32]	; (8001f30 <HAL_Init+0x28>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a07      	ldr	r2, [pc, #28]	; (8001f30 <HAL_Init+0x28>)
 8001f12:	f043 0310 	orr.w	r3, r3, #16
 8001f16:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f18:	2003      	movs	r0, #3
 8001f1a:	f000 f92b 	bl	8002174 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f1e:	200f      	movs	r0, #15
 8001f20:	f000 f808 	bl	8001f34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f24:	f7fe fa8c 	bl	8000440 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f28:	2300      	movs	r3, #0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	40022000 	.word	0x40022000

08001f34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f3c:	4b12      	ldr	r3, [pc, #72]	; (8001f88 <HAL_InitTick+0x54>)
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	4b12      	ldr	r3, [pc, #72]	; (8001f8c <HAL_InitTick+0x58>)
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	4619      	mov	r1, r3
 8001f46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f52:	4618      	mov	r0, r3
 8001f54:	f000 f935 	bl	80021c2 <HAL_SYSTICK_Config>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e00e      	b.n	8001f80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2b0f      	cmp	r3, #15
 8001f66:	d80a      	bhi.n	8001f7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f68:	2200      	movs	r2, #0
 8001f6a:	6879      	ldr	r1, [r7, #4]
 8001f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f70:	f000 f90b 	bl	800218a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f74:	4a06      	ldr	r2, [pc, #24]	; (8001f90 <HAL_InitTick+0x5c>)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	e000      	b.n	8001f80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	2000001c 	.word	0x2000001c
 8001f8c:	20000054 	.word	0x20000054
 8001f90:	20000050 	.word	0x20000050

08001f94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f98:	4b05      	ldr	r3, [pc, #20]	; (8001fb0 <HAL_IncTick+0x1c>)
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	4b05      	ldr	r3, [pc, #20]	; (8001fb4 <HAL_IncTick+0x20>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4413      	add	r3, r2
 8001fa4:	4a03      	ldr	r2, [pc, #12]	; (8001fb4 <HAL_IncTick+0x20>)
 8001fa6:	6013      	str	r3, [r2, #0]
}
 8001fa8:	bf00      	nop
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bc80      	pop	{r7}
 8001fae:	4770      	bx	lr
 8001fb0:	20000054 	.word	0x20000054
 8001fb4:	200000f4 	.word	0x200000f4

08001fb8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  return uwTick;
 8001fbc:	4b02      	ldr	r3, [pc, #8]	; (8001fc8 <HAL_GetTick+0x10>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bc80      	pop	{r7}
 8001fc6:	4770      	bx	lr
 8001fc8:	200000f4 	.word	0x200000f4

08001fcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fd4:	f7ff fff0 	bl	8001fb8 <HAL_GetTick>
 8001fd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fe4:	d005      	beq.n	8001ff2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fe6:	4b0a      	ldr	r3, [pc, #40]	; (8002010 <HAL_Delay+0x44>)
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	461a      	mov	r2, r3
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	4413      	add	r3, r2
 8001ff0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ff2:	bf00      	nop
 8001ff4:	f7ff ffe0 	bl	8001fb8 <HAL_GetTick>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	68fa      	ldr	r2, [r7, #12]
 8002000:	429a      	cmp	r2, r3
 8002002:	d8f7      	bhi.n	8001ff4 <HAL_Delay+0x28>
  {
  }
}
 8002004:	bf00      	nop
 8002006:	bf00      	nop
 8002008:	3710      	adds	r7, #16
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	20000054 	.word	0x20000054

08002014 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	f003 0307 	and.w	r3, r3, #7
 8002022:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002024:	4b0c      	ldr	r3, [pc, #48]	; (8002058 <__NVIC_SetPriorityGrouping+0x44>)
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800202a:	68ba      	ldr	r2, [r7, #8]
 800202c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002030:	4013      	ands	r3, r2
 8002032:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800203c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002040:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002044:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002046:	4a04      	ldr	r2, [pc, #16]	; (8002058 <__NVIC_SetPriorityGrouping+0x44>)
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	60d3      	str	r3, [r2, #12]
}
 800204c:	bf00      	nop
 800204e:	3714      	adds	r7, #20
 8002050:	46bd      	mov	sp, r7
 8002052:	bc80      	pop	{r7}
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	e000ed00 	.word	0xe000ed00

0800205c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002060:	4b04      	ldr	r3, [pc, #16]	; (8002074 <__NVIC_GetPriorityGrouping+0x18>)
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	0a1b      	lsrs	r3, r3, #8
 8002066:	f003 0307 	and.w	r3, r3, #7
}
 800206a:	4618      	mov	r0, r3
 800206c:	46bd      	mov	sp, r7
 800206e:	bc80      	pop	{r7}
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	e000ed00 	.word	0xe000ed00

08002078 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	4603      	mov	r3, r0
 8002080:	6039      	str	r1, [r7, #0]
 8002082:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002088:	2b00      	cmp	r3, #0
 800208a:	db0a      	blt.n	80020a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	b2da      	uxtb	r2, r3
 8002090:	490c      	ldr	r1, [pc, #48]	; (80020c4 <__NVIC_SetPriority+0x4c>)
 8002092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002096:	0112      	lsls	r2, r2, #4
 8002098:	b2d2      	uxtb	r2, r2
 800209a:	440b      	add	r3, r1
 800209c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020a0:	e00a      	b.n	80020b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	b2da      	uxtb	r2, r3
 80020a6:	4908      	ldr	r1, [pc, #32]	; (80020c8 <__NVIC_SetPriority+0x50>)
 80020a8:	79fb      	ldrb	r3, [r7, #7]
 80020aa:	f003 030f 	and.w	r3, r3, #15
 80020ae:	3b04      	subs	r3, #4
 80020b0:	0112      	lsls	r2, r2, #4
 80020b2:	b2d2      	uxtb	r2, r2
 80020b4:	440b      	add	r3, r1
 80020b6:	761a      	strb	r2, [r3, #24]
}
 80020b8:	bf00      	nop
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	bc80      	pop	{r7}
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	e000e100 	.word	0xe000e100
 80020c8:	e000ed00 	.word	0xe000ed00

080020cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b089      	sub	sp, #36	; 0x24
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	60b9      	str	r1, [r7, #8]
 80020d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f003 0307 	and.w	r3, r3, #7
 80020de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	f1c3 0307 	rsb	r3, r3, #7
 80020e6:	2b04      	cmp	r3, #4
 80020e8:	bf28      	it	cs
 80020ea:	2304      	movcs	r3, #4
 80020ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	3304      	adds	r3, #4
 80020f2:	2b06      	cmp	r3, #6
 80020f4:	d902      	bls.n	80020fc <NVIC_EncodePriority+0x30>
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	3b03      	subs	r3, #3
 80020fa:	e000      	b.n	80020fe <NVIC_EncodePriority+0x32>
 80020fc:	2300      	movs	r3, #0
 80020fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002100:	f04f 32ff 	mov.w	r2, #4294967295
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	fa02 f303 	lsl.w	r3, r2, r3
 800210a:	43da      	mvns	r2, r3
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	401a      	ands	r2, r3
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002114:	f04f 31ff 	mov.w	r1, #4294967295
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	fa01 f303 	lsl.w	r3, r1, r3
 800211e:	43d9      	mvns	r1, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002124:	4313      	orrs	r3, r2
         );
}
 8002126:	4618      	mov	r0, r3
 8002128:	3724      	adds	r7, #36	; 0x24
 800212a:	46bd      	mov	sp, r7
 800212c:	bc80      	pop	{r7}
 800212e:	4770      	bx	lr

08002130 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	3b01      	subs	r3, #1
 800213c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002140:	d301      	bcc.n	8002146 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002142:	2301      	movs	r3, #1
 8002144:	e00f      	b.n	8002166 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002146:	4a0a      	ldr	r2, [pc, #40]	; (8002170 <SysTick_Config+0x40>)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	3b01      	subs	r3, #1
 800214c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800214e:	210f      	movs	r1, #15
 8002150:	f04f 30ff 	mov.w	r0, #4294967295
 8002154:	f7ff ff90 	bl	8002078 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002158:	4b05      	ldr	r3, [pc, #20]	; (8002170 <SysTick_Config+0x40>)
 800215a:	2200      	movs	r2, #0
 800215c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800215e:	4b04      	ldr	r3, [pc, #16]	; (8002170 <SysTick_Config+0x40>)
 8002160:	2207      	movs	r2, #7
 8002162:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002164:	2300      	movs	r3, #0
}
 8002166:	4618      	mov	r0, r3
 8002168:	3708      	adds	r7, #8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	e000e010 	.word	0xe000e010

08002174 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	f7ff ff49 	bl	8002014 <__NVIC_SetPriorityGrouping>
}
 8002182:	bf00      	nop
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}

0800218a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800218a:	b580      	push	{r7, lr}
 800218c:	b086      	sub	sp, #24
 800218e:	af00      	add	r7, sp, #0
 8002190:	4603      	mov	r3, r0
 8002192:	60b9      	str	r1, [r7, #8]
 8002194:	607a      	str	r2, [r7, #4]
 8002196:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002198:	2300      	movs	r3, #0
 800219a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800219c:	f7ff ff5e 	bl	800205c <__NVIC_GetPriorityGrouping>
 80021a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	68b9      	ldr	r1, [r7, #8]
 80021a6:	6978      	ldr	r0, [r7, #20]
 80021a8:	f7ff ff90 	bl	80020cc <NVIC_EncodePriority>
 80021ac:	4602      	mov	r2, r0
 80021ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021b2:	4611      	mov	r1, r2
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7ff ff5f 	bl	8002078 <__NVIC_SetPriority>
}
 80021ba:	bf00      	nop
 80021bc:	3718      	adds	r7, #24
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}

080021c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021c2:	b580      	push	{r7, lr}
 80021c4:	b082      	sub	sp, #8
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f7ff ffb0 	bl	8002130 <SysTick_Config>
 80021d0:	4603      	mov	r3, r0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
	...

080021dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021dc:	b480      	push	{r7}
 80021de:	b08b      	sub	sp, #44	; 0x2c
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021e6:	2300      	movs	r3, #0
 80021e8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80021ea:	2300      	movs	r3, #0
 80021ec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021ee:	e169      	b.n	80024c4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80021f0:	2201      	movs	r2, #1
 80021f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f4:	fa02 f303 	lsl.w	r3, r2, r3
 80021f8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	69fa      	ldr	r2, [r7, #28]
 8002200:	4013      	ands	r3, r2
 8002202:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	429a      	cmp	r2, r3
 800220a:	f040 8158 	bne.w	80024be <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	4a9a      	ldr	r2, [pc, #616]	; (800247c <HAL_GPIO_Init+0x2a0>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d05e      	beq.n	80022d6 <HAL_GPIO_Init+0xfa>
 8002218:	4a98      	ldr	r2, [pc, #608]	; (800247c <HAL_GPIO_Init+0x2a0>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d875      	bhi.n	800230a <HAL_GPIO_Init+0x12e>
 800221e:	4a98      	ldr	r2, [pc, #608]	; (8002480 <HAL_GPIO_Init+0x2a4>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d058      	beq.n	80022d6 <HAL_GPIO_Init+0xfa>
 8002224:	4a96      	ldr	r2, [pc, #600]	; (8002480 <HAL_GPIO_Init+0x2a4>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d86f      	bhi.n	800230a <HAL_GPIO_Init+0x12e>
 800222a:	4a96      	ldr	r2, [pc, #600]	; (8002484 <HAL_GPIO_Init+0x2a8>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d052      	beq.n	80022d6 <HAL_GPIO_Init+0xfa>
 8002230:	4a94      	ldr	r2, [pc, #592]	; (8002484 <HAL_GPIO_Init+0x2a8>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d869      	bhi.n	800230a <HAL_GPIO_Init+0x12e>
 8002236:	4a94      	ldr	r2, [pc, #592]	; (8002488 <HAL_GPIO_Init+0x2ac>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d04c      	beq.n	80022d6 <HAL_GPIO_Init+0xfa>
 800223c:	4a92      	ldr	r2, [pc, #584]	; (8002488 <HAL_GPIO_Init+0x2ac>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d863      	bhi.n	800230a <HAL_GPIO_Init+0x12e>
 8002242:	4a92      	ldr	r2, [pc, #584]	; (800248c <HAL_GPIO_Init+0x2b0>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d046      	beq.n	80022d6 <HAL_GPIO_Init+0xfa>
 8002248:	4a90      	ldr	r2, [pc, #576]	; (800248c <HAL_GPIO_Init+0x2b0>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d85d      	bhi.n	800230a <HAL_GPIO_Init+0x12e>
 800224e:	2b12      	cmp	r3, #18
 8002250:	d82a      	bhi.n	80022a8 <HAL_GPIO_Init+0xcc>
 8002252:	2b12      	cmp	r3, #18
 8002254:	d859      	bhi.n	800230a <HAL_GPIO_Init+0x12e>
 8002256:	a201      	add	r2, pc, #4	; (adr r2, 800225c <HAL_GPIO_Init+0x80>)
 8002258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800225c:	080022d7 	.word	0x080022d7
 8002260:	080022b1 	.word	0x080022b1
 8002264:	080022c3 	.word	0x080022c3
 8002268:	08002305 	.word	0x08002305
 800226c:	0800230b 	.word	0x0800230b
 8002270:	0800230b 	.word	0x0800230b
 8002274:	0800230b 	.word	0x0800230b
 8002278:	0800230b 	.word	0x0800230b
 800227c:	0800230b 	.word	0x0800230b
 8002280:	0800230b 	.word	0x0800230b
 8002284:	0800230b 	.word	0x0800230b
 8002288:	0800230b 	.word	0x0800230b
 800228c:	0800230b 	.word	0x0800230b
 8002290:	0800230b 	.word	0x0800230b
 8002294:	0800230b 	.word	0x0800230b
 8002298:	0800230b 	.word	0x0800230b
 800229c:	0800230b 	.word	0x0800230b
 80022a0:	080022b9 	.word	0x080022b9
 80022a4:	080022cd 	.word	0x080022cd
 80022a8:	4a79      	ldr	r2, [pc, #484]	; (8002490 <HAL_GPIO_Init+0x2b4>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d013      	beq.n	80022d6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80022ae:	e02c      	b.n	800230a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	623b      	str	r3, [r7, #32]
          break;
 80022b6:	e029      	b.n	800230c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	3304      	adds	r3, #4
 80022be:	623b      	str	r3, [r7, #32]
          break;
 80022c0:	e024      	b.n	800230c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	68db      	ldr	r3, [r3, #12]
 80022c6:	3308      	adds	r3, #8
 80022c8:	623b      	str	r3, [r7, #32]
          break;
 80022ca:	e01f      	b.n	800230c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	330c      	adds	r3, #12
 80022d2:	623b      	str	r3, [r7, #32]
          break;
 80022d4:	e01a      	b.n	800230c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d102      	bne.n	80022e4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80022de:	2304      	movs	r3, #4
 80022e0:	623b      	str	r3, [r7, #32]
          break;
 80022e2:	e013      	b.n	800230c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d105      	bne.n	80022f8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80022ec:	2308      	movs	r3, #8
 80022ee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	69fa      	ldr	r2, [r7, #28]
 80022f4:	611a      	str	r2, [r3, #16]
          break;
 80022f6:	e009      	b.n	800230c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80022f8:	2308      	movs	r3, #8
 80022fa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	69fa      	ldr	r2, [r7, #28]
 8002300:	615a      	str	r2, [r3, #20]
          break;
 8002302:	e003      	b.n	800230c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002304:	2300      	movs	r3, #0
 8002306:	623b      	str	r3, [r7, #32]
          break;
 8002308:	e000      	b.n	800230c <HAL_GPIO_Init+0x130>
          break;
 800230a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800230c:	69bb      	ldr	r3, [r7, #24]
 800230e:	2bff      	cmp	r3, #255	; 0xff
 8002310:	d801      	bhi.n	8002316 <HAL_GPIO_Init+0x13a>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	e001      	b.n	800231a <HAL_GPIO_Init+0x13e>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	3304      	adds	r3, #4
 800231a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800231c:	69bb      	ldr	r3, [r7, #24]
 800231e:	2bff      	cmp	r3, #255	; 0xff
 8002320:	d802      	bhi.n	8002328 <HAL_GPIO_Init+0x14c>
 8002322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	e002      	b.n	800232e <HAL_GPIO_Init+0x152>
 8002328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800232a:	3b08      	subs	r3, #8
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	210f      	movs	r1, #15
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	fa01 f303 	lsl.w	r3, r1, r3
 800233c:	43db      	mvns	r3, r3
 800233e:	401a      	ands	r2, r3
 8002340:	6a39      	ldr	r1, [r7, #32]
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	fa01 f303 	lsl.w	r3, r1, r3
 8002348:	431a      	orrs	r2, r3
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002356:	2b00      	cmp	r3, #0
 8002358:	f000 80b1 	beq.w	80024be <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800235c:	4b4d      	ldr	r3, [pc, #308]	; (8002494 <HAL_GPIO_Init+0x2b8>)
 800235e:	699b      	ldr	r3, [r3, #24]
 8002360:	4a4c      	ldr	r2, [pc, #304]	; (8002494 <HAL_GPIO_Init+0x2b8>)
 8002362:	f043 0301 	orr.w	r3, r3, #1
 8002366:	6193      	str	r3, [r2, #24]
 8002368:	4b4a      	ldr	r3, [pc, #296]	; (8002494 <HAL_GPIO_Init+0x2b8>)
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	f003 0301 	and.w	r3, r3, #1
 8002370:	60bb      	str	r3, [r7, #8]
 8002372:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002374:	4a48      	ldr	r2, [pc, #288]	; (8002498 <HAL_GPIO_Init+0x2bc>)
 8002376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002378:	089b      	lsrs	r3, r3, #2
 800237a:	3302      	adds	r3, #2
 800237c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002380:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002384:	f003 0303 	and.w	r3, r3, #3
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	220f      	movs	r2, #15
 800238c:	fa02 f303 	lsl.w	r3, r2, r3
 8002390:	43db      	mvns	r3, r3
 8002392:	68fa      	ldr	r2, [r7, #12]
 8002394:	4013      	ands	r3, r2
 8002396:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	4a40      	ldr	r2, [pc, #256]	; (800249c <HAL_GPIO_Init+0x2c0>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d013      	beq.n	80023c8 <HAL_GPIO_Init+0x1ec>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	4a3f      	ldr	r2, [pc, #252]	; (80024a0 <HAL_GPIO_Init+0x2c4>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d00d      	beq.n	80023c4 <HAL_GPIO_Init+0x1e8>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	4a3e      	ldr	r2, [pc, #248]	; (80024a4 <HAL_GPIO_Init+0x2c8>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d007      	beq.n	80023c0 <HAL_GPIO_Init+0x1e4>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	4a3d      	ldr	r2, [pc, #244]	; (80024a8 <HAL_GPIO_Init+0x2cc>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d101      	bne.n	80023bc <HAL_GPIO_Init+0x1e0>
 80023b8:	2303      	movs	r3, #3
 80023ba:	e006      	b.n	80023ca <HAL_GPIO_Init+0x1ee>
 80023bc:	2304      	movs	r3, #4
 80023be:	e004      	b.n	80023ca <HAL_GPIO_Init+0x1ee>
 80023c0:	2302      	movs	r3, #2
 80023c2:	e002      	b.n	80023ca <HAL_GPIO_Init+0x1ee>
 80023c4:	2301      	movs	r3, #1
 80023c6:	e000      	b.n	80023ca <HAL_GPIO_Init+0x1ee>
 80023c8:	2300      	movs	r3, #0
 80023ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023cc:	f002 0203 	and.w	r2, r2, #3
 80023d0:	0092      	lsls	r2, r2, #2
 80023d2:	4093      	lsls	r3, r2
 80023d4:	68fa      	ldr	r2, [r7, #12]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80023da:	492f      	ldr	r1, [pc, #188]	; (8002498 <HAL_GPIO_Init+0x2bc>)
 80023dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023de:	089b      	lsrs	r3, r3, #2
 80023e0:	3302      	adds	r3, #2
 80023e2:	68fa      	ldr	r2, [r7, #12]
 80023e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d006      	beq.n	8002402 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80023f4:	4b2d      	ldr	r3, [pc, #180]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 80023f6:	689a      	ldr	r2, [r3, #8]
 80023f8:	492c      	ldr	r1, [pc, #176]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	4313      	orrs	r3, r2
 80023fe:	608b      	str	r3, [r1, #8]
 8002400:	e006      	b.n	8002410 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002402:	4b2a      	ldr	r3, [pc, #168]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 8002404:	689a      	ldr	r2, [r3, #8]
 8002406:	69bb      	ldr	r3, [r7, #24]
 8002408:	43db      	mvns	r3, r3
 800240a:	4928      	ldr	r1, [pc, #160]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 800240c:	4013      	ands	r3, r2
 800240e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002418:	2b00      	cmp	r3, #0
 800241a:	d006      	beq.n	800242a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800241c:	4b23      	ldr	r3, [pc, #140]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 800241e:	68da      	ldr	r2, [r3, #12]
 8002420:	4922      	ldr	r1, [pc, #136]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 8002422:	69bb      	ldr	r3, [r7, #24]
 8002424:	4313      	orrs	r3, r2
 8002426:	60cb      	str	r3, [r1, #12]
 8002428:	e006      	b.n	8002438 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800242a:	4b20      	ldr	r3, [pc, #128]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 800242c:	68da      	ldr	r2, [r3, #12]
 800242e:	69bb      	ldr	r3, [r7, #24]
 8002430:	43db      	mvns	r3, r3
 8002432:	491e      	ldr	r1, [pc, #120]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 8002434:	4013      	ands	r3, r2
 8002436:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002440:	2b00      	cmp	r3, #0
 8002442:	d006      	beq.n	8002452 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002444:	4b19      	ldr	r3, [pc, #100]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 8002446:	685a      	ldr	r2, [r3, #4]
 8002448:	4918      	ldr	r1, [pc, #96]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 800244a:	69bb      	ldr	r3, [r7, #24]
 800244c:	4313      	orrs	r3, r2
 800244e:	604b      	str	r3, [r1, #4]
 8002450:	e006      	b.n	8002460 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002452:	4b16      	ldr	r3, [pc, #88]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	69bb      	ldr	r3, [r7, #24]
 8002458:	43db      	mvns	r3, r3
 800245a:	4914      	ldr	r1, [pc, #80]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 800245c:	4013      	ands	r3, r2
 800245e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002468:	2b00      	cmp	r3, #0
 800246a:	d021      	beq.n	80024b0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800246c:	4b0f      	ldr	r3, [pc, #60]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	490e      	ldr	r1, [pc, #56]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	4313      	orrs	r3, r2
 8002476:	600b      	str	r3, [r1, #0]
 8002478:	e021      	b.n	80024be <HAL_GPIO_Init+0x2e2>
 800247a:	bf00      	nop
 800247c:	10320000 	.word	0x10320000
 8002480:	10310000 	.word	0x10310000
 8002484:	10220000 	.word	0x10220000
 8002488:	10210000 	.word	0x10210000
 800248c:	10120000 	.word	0x10120000
 8002490:	10110000 	.word	0x10110000
 8002494:	40021000 	.word	0x40021000
 8002498:	40010000 	.word	0x40010000
 800249c:	40010800 	.word	0x40010800
 80024a0:	40010c00 	.word	0x40010c00
 80024a4:	40011000 	.word	0x40011000
 80024a8:	40011400 	.word	0x40011400
 80024ac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80024b0:	4b0b      	ldr	r3, [pc, #44]	; (80024e0 <HAL_GPIO_Init+0x304>)
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	69bb      	ldr	r3, [r7, #24]
 80024b6:	43db      	mvns	r3, r3
 80024b8:	4909      	ldr	r1, [pc, #36]	; (80024e0 <HAL_GPIO_Init+0x304>)
 80024ba:	4013      	ands	r3, r2
 80024bc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80024be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c0:	3301      	adds	r3, #1
 80024c2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ca:	fa22 f303 	lsr.w	r3, r2, r3
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	f47f ae8e 	bne.w	80021f0 <HAL_GPIO_Init+0x14>
  }
}
 80024d4:	bf00      	nop
 80024d6:	bf00      	nop
 80024d8:	372c      	adds	r7, #44	; 0x2c
 80024da:	46bd      	mov	sp, r7
 80024dc:	bc80      	pop	{r7}
 80024de:	4770      	bx	lr
 80024e0:	40010400 	.word	0x40010400

080024e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	460b      	mov	r3, r1
 80024ee:	807b      	strh	r3, [r7, #2]
 80024f0:	4613      	mov	r3, r2
 80024f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024f4:	787b      	ldrb	r3, [r7, #1]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d003      	beq.n	8002502 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024fa:	887a      	ldrh	r2, [r7, #2]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002500:	e003      	b.n	800250a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002502:	887b      	ldrh	r3, [r7, #2]
 8002504:	041a      	lsls	r2, r3, #16
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	611a      	str	r2, [r3, #16]
}
 800250a:	bf00      	nop
 800250c:	370c      	adds	r7, #12
 800250e:	46bd      	mov	sp, r7
 8002510:	bc80      	pop	{r7}
 8002512:	4770      	bx	lr

08002514 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b086      	sub	sp, #24
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d101      	bne.n	8002526 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e272      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	2b00      	cmp	r3, #0
 8002530:	f000 8087 	beq.w	8002642 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002534:	4b92      	ldr	r3, [pc, #584]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f003 030c 	and.w	r3, r3, #12
 800253c:	2b04      	cmp	r3, #4
 800253e:	d00c      	beq.n	800255a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002540:	4b8f      	ldr	r3, [pc, #572]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	f003 030c 	and.w	r3, r3, #12
 8002548:	2b08      	cmp	r3, #8
 800254a:	d112      	bne.n	8002572 <HAL_RCC_OscConfig+0x5e>
 800254c:	4b8c      	ldr	r3, [pc, #560]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002554:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002558:	d10b      	bne.n	8002572 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800255a:	4b89      	ldr	r3, [pc, #548]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d06c      	beq.n	8002640 <HAL_RCC_OscConfig+0x12c>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d168      	bne.n	8002640 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e24c      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800257a:	d106      	bne.n	800258a <HAL_RCC_OscConfig+0x76>
 800257c:	4b80      	ldr	r3, [pc, #512]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a7f      	ldr	r2, [pc, #508]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 8002582:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002586:	6013      	str	r3, [r2, #0]
 8002588:	e02e      	b.n	80025e8 <HAL_RCC_OscConfig+0xd4>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d10c      	bne.n	80025ac <HAL_RCC_OscConfig+0x98>
 8002592:	4b7b      	ldr	r3, [pc, #492]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a7a      	ldr	r2, [pc, #488]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 8002598:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800259c:	6013      	str	r3, [r2, #0]
 800259e:	4b78      	ldr	r3, [pc, #480]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a77      	ldr	r2, [pc, #476]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 80025a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025a8:	6013      	str	r3, [r2, #0]
 80025aa:	e01d      	b.n	80025e8 <HAL_RCC_OscConfig+0xd4>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025b4:	d10c      	bne.n	80025d0 <HAL_RCC_OscConfig+0xbc>
 80025b6:	4b72      	ldr	r3, [pc, #456]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a71      	ldr	r2, [pc, #452]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 80025bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025c0:	6013      	str	r3, [r2, #0]
 80025c2:	4b6f      	ldr	r3, [pc, #444]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a6e      	ldr	r2, [pc, #440]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 80025c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025cc:	6013      	str	r3, [r2, #0]
 80025ce:	e00b      	b.n	80025e8 <HAL_RCC_OscConfig+0xd4>
 80025d0:	4b6b      	ldr	r3, [pc, #428]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a6a      	ldr	r2, [pc, #424]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 80025d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025da:	6013      	str	r3, [r2, #0]
 80025dc:	4b68      	ldr	r3, [pc, #416]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a67      	ldr	r2, [pc, #412]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 80025e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025e6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d013      	beq.n	8002618 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025f0:	f7ff fce2 	bl	8001fb8 <HAL_GetTick>
 80025f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025f6:	e008      	b.n	800260a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025f8:	f7ff fcde 	bl	8001fb8 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	2b64      	cmp	r3, #100	; 0x64
 8002604:	d901      	bls.n	800260a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002606:	2303      	movs	r3, #3
 8002608:	e200      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800260a:	4b5d      	ldr	r3, [pc, #372]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d0f0      	beq.n	80025f8 <HAL_RCC_OscConfig+0xe4>
 8002616:	e014      	b.n	8002642 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002618:	f7ff fcce 	bl	8001fb8 <HAL_GetTick>
 800261c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800261e:	e008      	b.n	8002632 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002620:	f7ff fcca 	bl	8001fb8 <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	2b64      	cmp	r3, #100	; 0x64
 800262c:	d901      	bls.n	8002632 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e1ec      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002632:	4b53      	ldr	r3, [pc, #332]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d1f0      	bne.n	8002620 <HAL_RCC_OscConfig+0x10c>
 800263e:	e000      	b.n	8002642 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002640:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0302 	and.w	r3, r3, #2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d063      	beq.n	8002716 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800264e:	4b4c      	ldr	r3, [pc, #304]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	f003 030c 	and.w	r3, r3, #12
 8002656:	2b00      	cmp	r3, #0
 8002658:	d00b      	beq.n	8002672 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800265a:	4b49      	ldr	r3, [pc, #292]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	f003 030c 	and.w	r3, r3, #12
 8002662:	2b08      	cmp	r3, #8
 8002664:	d11c      	bne.n	80026a0 <HAL_RCC_OscConfig+0x18c>
 8002666:	4b46      	ldr	r3, [pc, #280]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d116      	bne.n	80026a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002672:	4b43      	ldr	r3, [pc, #268]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 0302 	and.w	r3, r3, #2
 800267a:	2b00      	cmp	r3, #0
 800267c:	d005      	beq.n	800268a <HAL_RCC_OscConfig+0x176>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	691b      	ldr	r3, [r3, #16]
 8002682:	2b01      	cmp	r3, #1
 8002684:	d001      	beq.n	800268a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e1c0      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800268a:	4b3d      	ldr	r3, [pc, #244]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	695b      	ldr	r3, [r3, #20]
 8002696:	00db      	lsls	r3, r3, #3
 8002698:	4939      	ldr	r1, [pc, #228]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 800269a:	4313      	orrs	r3, r2
 800269c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800269e:	e03a      	b.n	8002716 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	691b      	ldr	r3, [r3, #16]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d020      	beq.n	80026ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026a8:	4b36      	ldr	r3, [pc, #216]	; (8002784 <HAL_RCC_OscConfig+0x270>)
 80026aa:	2201      	movs	r2, #1
 80026ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ae:	f7ff fc83 	bl	8001fb8 <HAL_GetTick>
 80026b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026b4:	e008      	b.n	80026c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026b6:	f7ff fc7f 	bl	8001fb8 <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d901      	bls.n	80026c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e1a1      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026c8:	4b2d      	ldr	r3, [pc, #180]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0302 	and.w	r3, r3, #2
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d0f0      	beq.n	80026b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026d4:	4b2a      	ldr	r3, [pc, #168]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	695b      	ldr	r3, [r3, #20]
 80026e0:	00db      	lsls	r3, r3, #3
 80026e2:	4927      	ldr	r1, [pc, #156]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	600b      	str	r3, [r1, #0]
 80026e8:	e015      	b.n	8002716 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026ea:	4b26      	ldr	r3, [pc, #152]	; (8002784 <HAL_RCC_OscConfig+0x270>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026f0:	f7ff fc62 	bl	8001fb8 <HAL_GetTick>
 80026f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026f6:	e008      	b.n	800270a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026f8:	f7ff fc5e 	bl	8001fb8 <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	2b02      	cmp	r3, #2
 8002704:	d901      	bls.n	800270a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e180      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800270a:	4b1d      	ldr	r3, [pc, #116]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 0302 	and.w	r3, r3, #2
 8002712:	2b00      	cmp	r3, #0
 8002714:	d1f0      	bne.n	80026f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0308 	and.w	r3, r3, #8
 800271e:	2b00      	cmp	r3, #0
 8002720:	d03a      	beq.n	8002798 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	699b      	ldr	r3, [r3, #24]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d019      	beq.n	800275e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800272a:	4b17      	ldr	r3, [pc, #92]	; (8002788 <HAL_RCC_OscConfig+0x274>)
 800272c:	2201      	movs	r2, #1
 800272e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002730:	f7ff fc42 	bl	8001fb8 <HAL_GetTick>
 8002734:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002736:	e008      	b.n	800274a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002738:	f7ff fc3e 	bl	8001fb8 <HAL_GetTick>
 800273c:	4602      	mov	r2, r0
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	1ad3      	subs	r3, r2, r3
 8002742:	2b02      	cmp	r3, #2
 8002744:	d901      	bls.n	800274a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002746:	2303      	movs	r3, #3
 8002748:	e160      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800274a:	4b0d      	ldr	r3, [pc, #52]	; (8002780 <HAL_RCC_OscConfig+0x26c>)
 800274c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800274e:	f003 0302 	and.w	r3, r3, #2
 8002752:	2b00      	cmp	r3, #0
 8002754:	d0f0      	beq.n	8002738 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002756:	2001      	movs	r0, #1
 8002758:	f000 fabc 	bl	8002cd4 <RCC_Delay>
 800275c:	e01c      	b.n	8002798 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800275e:	4b0a      	ldr	r3, [pc, #40]	; (8002788 <HAL_RCC_OscConfig+0x274>)
 8002760:	2200      	movs	r2, #0
 8002762:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002764:	f7ff fc28 	bl	8001fb8 <HAL_GetTick>
 8002768:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800276a:	e00f      	b.n	800278c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800276c:	f7ff fc24 	bl	8001fb8 <HAL_GetTick>
 8002770:	4602      	mov	r2, r0
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	2b02      	cmp	r3, #2
 8002778:	d908      	bls.n	800278c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800277a:	2303      	movs	r3, #3
 800277c:	e146      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
 800277e:	bf00      	nop
 8002780:	40021000 	.word	0x40021000
 8002784:	42420000 	.word	0x42420000
 8002788:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800278c:	4b92      	ldr	r3, [pc, #584]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 800278e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002790:	f003 0302 	and.w	r3, r3, #2
 8002794:	2b00      	cmp	r3, #0
 8002796:	d1e9      	bne.n	800276c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0304 	and.w	r3, r3, #4
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	f000 80a6 	beq.w	80028f2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027a6:	2300      	movs	r3, #0
 80027a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027aa:	4b8b      	ldr	r3, [pc, #556]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 80027ac:	69db      	ldr	r3, [r3, #28]
 80027ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d10d      	bne.n	80027d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027b6:	4b88      	ldr	r3, [pc, #544]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 80027b8:	69db      	ldr	r3, [r3, #28]
 80027ba:	4a87      	ldr	r2, [pc, #540]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 80027bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027c0:	61d3      	str	r3, [r2, #28]
 80027c2:	4b85      	ldr	r3, [pc, #532]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 80027c4:	69db      	ldr	r3, [r3, #28]
 80027c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027ca:	60bb      	str	r3, [r7, #8]
 80027cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027ce:	2301      	movs	r3, #1
 80027d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027d2:	4b82      	ldr	r3, [pc, #520]	; (80029dc <HAL_RCC_OscConfig+0x4c8>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d118      	bne.n	8002810 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027de:	4b7f      	ldr	r3, [pc, #508]	; (80029dc <HAL_RCC_OscConfig+0x4c8>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a7e      	ldr	r2, [pc, #504]	; (80029dc <HAL_RCC_OscConfig+0x4c8>)
 80027e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027ea:	f7ff fbe5 	bl	8001fb8 <HAL_GetTick>
 80027ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027f0:	e008      	b.n	8002804 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027f2:	f7ff fbe1 	bl	8001fb8 <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	2b64      	cmp	r3, #100	; 0x64
 80027fe:	d901      	bls.n	8002804 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e103      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002804:	4b75      	ldr	r3, [pc, #468]	; (80029dc <HAL_RCC_OscConfig+0x4c8>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800280c:	2b00      	cmp	r3, #0
 800280e:	d0f0      	beq.n	80027f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	2b01      	cmp	r3, #1
 8002816:	d106      	bne.n	8002826 <HAL_RCC_OscConfig+0x312>
 8002818:	4b6f      	ldr	r3, [pc, #444]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 800281a:	6a1b      	ldr	r3, [r3, #32]
 800281c:	4a6e      	ldr	r2, [pc, #440]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 800281e:	f043 0301 	orr.w	r3, r3, #1
 8002822:	6213      	str	r3, [r2, #32]
 8002824:	e02d      	b.n	8002882 <HAL_RCC_OscConfig+0x36e>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d10c      	bne.n	8002848 <HAL_RCC_OscConfig+0x334>
 800282e:	4b6a      	ldr	r3, [pc, #424]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002830:	6a1b      	ldr	r3, [r3, #32]
 8002832:	4a69      	ldr	r2, [pc, #420]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002834:	f023 0301 	bic.w	r3, r3, #1
 8002838:	6213      	str	r3, [r2, #32]
 800283a:	4b67      	ldr	r3, [pc, #412]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 800283c:	6a1b      	ldr	r3, [r3, #32]
 800283e:	4a66      	ldr	r2, [pc, #408]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002840:	f023 0304 	bic.w	r3, r3, #4
 8002844:	6213      	str	r3, [r2, #32]
 8002846:	e01c      	b.n	8002882 <HAL_RCC_OscConfig+0x36e>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	2b05      	cmp	r3, #5
 800284e:	d10c      	bne.n	800286a <HAL_RCC_OscConfig+0x356>
 8002850:	4b61      	ldr	r3, [pc, #388]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002852:	6a1b      	ldr	r3, [r3, #32]
 8002854:	4a60      	ldr	r2, [pc, #384]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002856:	f043 0304 	orr.w	r3, r3, #4
 800285a:	6213      	str	r3, [r2, #32]
 800285c:	4b5e      	ldr	r3, [pc, #376]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 800285e:	6a1b      	ldr	r3, [r3, #32]
 8002860:	4a5d      	ldr	r2, [pc, #372]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002862:	f043 0301 	orr.w	r3, r3, #1
 8002866:	6213      	str	r3, [r2, #32]
 8002868:	e00b      	b.n	8002882 <HAL_RCC_OscConfig+0x36e>
 800286a:	4b5b      	ldr	r3, [pc, #364]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 800286c:	6a1b      	ldr	r3, [r3, #32]
 800286e:	4a5a      	ldr	r2, [pc, #360]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002870:	f023 0301 	bic.w	r3, r3, #1
 8002874:	6213      	str	r3, [r2, #32]
 8002876:	4b58      	ldr	r3, [pc, #352]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002878:	6a1b      	ldr	r3, [r3, #32]
 800287a:	4a57      	ldr	r2, [pc, #348]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 800287c:	f023 0304 	bic.w	r3, r3, #4
 8002880:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d015      	beq.n	80028b6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800288a:	f7ff fb95 	bl	8001fb8 <HAL_GetTick>
 800288e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002890:	e00a      	b.n	80028a8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002892:	f7ff fb91 	bl	8001fb8 <HAL_GetTick>
 8002896:	4602      	mov	r2, r0
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	f241 3288 	movw	r2, #5000	; 0x1388
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d901      	bls.n	80028a8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	e0b1      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028a8:	4b4b      	ldr	r3, [pc, #300]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 80028aa:	6a1b      	ldr	r3, [r3, #32]
 80028ac:	f003 0302 	and.w	r3, r3, #2
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d0ee      	beq.n	8002892 <HAL_RCC_OscConfig+0x37e>
 80028b4:	e014      	b.n	80028e0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028b6:	f7ff fb7f 	bl	8001fb8 <HAL_GetTick>
 80028ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028bc:	e00a      	b.n	80028d4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028be:	f7ff fb7b 	bl	8001fb8 <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d901      	bls.n	80028d4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e09b      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028d4:	4b40      	ldr	r3, [pc, #256]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 80028d6:	6a1b      	ldr	r3, [r3, #32]
 80028d8:	f003 0302 	and.w	r3, r3, #2
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d1ee      	bne.n	80028be <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80028e0:	7dfb      	ldrb	r3, [r7, #23]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d105      	bne.n	80028f2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028e6:	4b3c      	ldr	r3, [pc, #240]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 80028e8:	69db      	ldr	r3, [r3, #28]
 80028ea:	4a3b      	ldr	r2, [pc, #236]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 80028ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028f0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	69db      	ldr	r3, [r3, #28]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	f000 8087 	beq.w	8002a0a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028fc:	4b36      	ldr	r3, [pc, #216]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f003 030c 	and.w	r3, r3, #12
 8002904:	2b08      	cmp	r3, #8
 8002906:	d061      	beq.n	80029cc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	69db      	ldr	r3, [r3, #28]
 800290c:	2b02      	cmp	r3, #2
 800290e:	d146      	bne.n	800299e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002910:	4b33      	ldr	r3, [pc, #204]	; (80029e0 <HAL_RCC_OscConfig+0x4cc>)
 8002912:	2200      	movs	r2, #0
 8002914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002916:	f7ff fb4f 	bl	8001fb8 <HAL_GetTick>
 800291a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800291c:	e008      	b.n	8002930 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800291e:	f7ff fb4b 	bl	8001fb8 <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d901      	bls.n	8002930 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800292c:	2303      	movs	r3, #3
 800292e:	e06d      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002930:	4b29      	ldr	r3, [pc, #164]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d1f0      	bne.n	800291e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a1b      	ldr	r3, [r3, #32]
 8002940:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002944:	d108      	bne.n	8002958 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002946:	4b24      	ldr	r3, [pc, #144]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	4921      	ldr	r1, [pc, #132]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002954:	4313      	orrs	r3, r2
 8002956:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002958:	4b1f      	ldr	r3, [pc, #124]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6a19      	ldr	r1, [r3, #32]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002968:	430b      	orrs	r3, r1
 800296a:	491b      	ldr	r1, [pc, #108]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 800296c:	4313      	orrs	r3, r2
 800296e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002970:	4b1b      	ldr	r3, [pc, #108]	; (80029e0 <HAL_RCC_OscConfig+0x4cc>)
 8002972:	2201      	movs	r2, #1
 8002974:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002976:	f7ff fb1f 	bl	8001fb8 <HAL_GetTick>
 800297a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800297c:	e008      	b.n	8002990 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800297e:	f7ff fb1b 	bl	8001fb8 <HAL_GetTick>
 8002982:	4602      	mov	r2, r0
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	1ad3      	subs	r3, r2, r3
 8002988:	2b02      	cmp	r3, #2
 800298a:	d901      	bls.n	8002990 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800298c:	2303      	movs	r3, #3
 800298e:	e03d      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002990:	4b11      	ldr	r3, [pc, #68]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d0f0      	beq.n	800297e <HAL_RCC_OscConfig+0x46a>
 800299c:	e035      	b.n	8002a0a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800299e:	4b10      	ldr	r3, [pc, #64]	; (80029e0 <HAL_RCC_OscConfig+0x4cc>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029a4:	f7ff fb08 	bl	8001fb8 <HAL_GetTick>
 80029a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029aa:	e008      	b.n	80029be <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029ac:	f7ff fb04 	bl	8001fb8 <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d901      	bls.n	80029be <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e026      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029be:	4b06      	ldr	r3, [pc, #24]	; (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d1f0      	bne.n	80029ac <HAL_RCC_OscConfig+0x498>
 80029ca:	e01e      	b.n	8002a0a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	69db      	ldr	r3, [r3, #28]
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d107      	bne.n	80029e4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e019      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
 80029d8:	40021000 	.word	0x40021000
 80029dc:	40007000 	.word	0x40007000
 80029e0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80029e4:	4b0b      	ldr	r3, [pc, #44]	; (8002a14 <HAL_RCC_OscConfig+0x500>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6a1b      	ldr	r3, [r3, #32]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d106      	bne.n	8002a06 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d001      	beq.n	8002a0a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e000      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002a0a:	2300      	movs	r3, #0
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3718      	adds	r7, #24
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	40021000 	.word	0x40021000

08002a18 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d101      	bne.n	8002a2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e0d0      	b.n	8002bce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a2c:	4b6a      	ldr	r3, [pc, #424]	; (8002bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0307 	and.w	r3, r3, #7
 8002a34:	683a      	ldr	r2, [r7, #0]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d910      	bls.n	8002a5c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a3a:	4b67      	ldr	r3, [pc, #412]	; (8002bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f023 0207 	bic.w	r2, r3, #7
 8002a42:	4965      	ldr	r1, [pc, #404]	; (8002bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a4a:	4b63      	ldr	r3, [pc, #396]	; (8002bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0307 	and.w	r3, r3, #7
 8002a52:	683a      	ldr	r2, [r7, #0]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d001      	beq.n	8002a5c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e0b8      	b.n	8002bce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0302 	and.w	r3, r3, #2
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d020      	beq.n	8002aaa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0304 	and.w	r3, r3, #4
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d005      	beq.n	8002a80 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a74:	4b59      	ldr	r3, [pc, #356]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	4a58      	ldr	r2, [pc, #352]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002a7a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002a7e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0308 	and.w	r3, r3, #8
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d005      	beq.n	8002a98 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a8c:	4b53      	ldr	r3, [pc, #332]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	4a52      	ldr	r2, [pc, #328]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002a92:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002a96:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a98:	4b50      	ldr	r3, [pc, #320]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	494d      	ldr	r1, [pc, #308]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0301 	and.w	r3, r3, #1
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d040      	beq.n	8002b38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d107      	bne.n	8002ace <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002abe:	4b47      	ldr	r3, [pc, #284]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d115      	bne.n	8002af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e07f      	b.n	8002bce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d107      	bne.n	8002ae6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ad6:	4b41      	ldr	r3, [pc, #260]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d109      	bne.n	8002af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e073      	b.n	8002bce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ae6:	4b3d      	ldr	r3, [pc, #244]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0302 	and.w	r3, r3, #2
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d101      	bne.n	8002af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e06b      	b.n	8002bce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002af6:	4b39      	ldr	r3, [pc, #228]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f023 0203 	bic.w	r2, r3, #3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	4936      	ldr	r1, [pc, #216]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002b04:	4313      	orrs	r3, r2
 8002b06:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b08:	f7ff fa56 	bl	8001fb8 <HAL_GetTick>
 8002b0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b0e:	e00a      	b.n	8002b26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b10:	f7ff fa52 	bl	8001fb8 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d901      	bls.n	8002b26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	e053      	b.n	8002bce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b26:	4b2d      	ldr	r3, [pc, #180]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	f003 020c 	and.w	r2, r3, #12
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d1eb      	bne.n	8002b10 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b38:	4b27      	ldr	r3, [pc, #156]	; (8002bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 0307 	and.w	r3, r3, #7
 8002b40:	683a      	ldr	r2, [r7, #0]
 8002b42:	429a      	cmp	r2, r3
 8002b44:	d210      	bcs.n	8002b68 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b46:	4b24      	ldr	r3, [pc, #144]	; (8002bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f023 0207 	bic.w	r2, r3, #7
 8002b4e:	4922      	ldr	r1, [pc, #136]	; (8002bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	4313      	orrs	r3, r2
 8002b54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b56:	4b20      	ldr	r3, [pc, #128]	; (8002bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0307 	and.w	r3, r3, #7
 8002b5e:	683a      	ldr	r2, [r7, #0]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d001      	beq.n	8002b68 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e032      	b.n	8002bce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0304 	and.w	r3, r3, #4
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d008      	beq.n	8002b86 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b74:	4b19      	ldr	r3, [pc, #100]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	4916      	ldr	r1, [pc, #88]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002b82:	4313      	orrs	r3, r2
 8002b84:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 0308 	and.w	r3, r3, #8
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d009      	beq.n	8002ba6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b92:	4b12      	ldr	r3, [pc, #72]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	691b      	ldr	r3, [r3, #16]
 8002b9e:	00db      	lsls	r3, r3, #3
 8002ba0:	490e      	ldr	r1, [pc, #56]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ba6:	f000 f82d 	bl	8002c04 <HAL_RCC_GetSysClockFreq>
 8002baa:	4602      	mov	r2, r0
 8002bac:	4b0b      	ldr	r3, [pc, #44]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	091b      	lsrs	r3, r3, #4
 8002bb2:	f003 030f 	and.w	r3, r3, #15
 8002bb6:	490a      	ldr	r1, [pc, #40]	; (8002be0 <HAL_RCC_ClockConfig+0x1c8>)
 8002bb8:	5ccb      	ldrb	r3, [r1, r3]
 8002bba:	fa22 f303 	lsr.w	r3, r2, r3
 8002bbe:	4a09      	ldr	r2, [pc, #36]	; (8002be4 <HAL_RCC_ClockConfig+0x1cc>)
 8002bc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002bc2:	4b09      	ldr	r3, [pc, #36]	; (8002be8 <HAL_RCC_ClockConfig+0x1d0>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7ff f9b4 	bl	8001f34 <HAL_InitTick>

  return HAL_OK;
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3710      	adds	r7, #16
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	40022000 	.word	0x40022000
 8002bdc:	40021000 	.word	0x40021000
 8002be0:	080038ac 	.word	0x080038ac
 8002be4:	2000001c 	.word	0x2000001c
 8002be8:	20000050 	.word	0x20000050

08002bec <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8002bf0:	4b03      	ldr	r3, [pc, #12]	; (8002c00 <HAL_RCC_EnableCSS+0x14>)
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	601a      	str	r2, [r3, #0]
}
 8002bf6:	bf00      	nop
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bc80      	pop	{r7}
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	4242004c 	.word	0x4242004c

08002c04 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b087      	sub	sp, #28
 8002c08:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	60fb      	str	r3, [r7, #12]
 8002c0e:	2300      	movs	r3, #0
 8002c10:	60bb      	str	r3, [r7, #8]
 8002c12:	2300      	movs	r3, #0
 8002c14:	617b      	str	r3, [r7, #20]
 8002c16:	2300      	movs	r3, #0
 8002c18:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002c1e:	4b1e      	ldr	r3, [pc, #120]	; (8002c98 <HAL_RCC_GetSysClockFreq+0x94>)
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	f003 030c 	and.w	r3, r3, #12
 8002c2a:	2b04      	cmp	r3, #4
 8002c2c:	d002      	beq.n	8002c34 <HAL_RCC_GetSysClockFreq+0x30>
 8002c2e:	2b08      	cmp	r3, #8
 8002c30:	d003      	beq.n	8002c3a <HAL_RCC_GetSysClockFreq+0x36>
 8002c32:	e027      	b.n	8002c84 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c34:	4b19      	ldr	r3, [pc, #100]	; (8002c9c <HAL_RCC_GetSysClockFreq+0x98>)
 8002c36:	613b      	str	r3, [r7, #16]
      break;
 8002c38:	e027      	b.n	8002c8a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	0c9b      	lsrs	r3, r3, #18
 8002c3e:	f003 030f 	and.w	r3, r3, #15
 8002c42:	4a17      	ldr	r2, [pc, #92]	; (8002ca0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002c44:	5cd3      	ldrb	r3, [r2, r3]
 8002c46:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d010      	beq.n	8002c74 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002c52:	4b11      	ldr	r3, [pc, #68]	; (8002c98 <HAL_RCC_GetSysClockFreq+0x94>)
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	0c5b      	lsrs	r3, r3, #17
 8002c58:	f003 0301 	and.w	r3, r3, #1
 8002c5c:	4a11      	ldr	r2, [pc, #68]	; (8002ca4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002c5e:	5cd3      	ldrb	r3, [r2, r3]
 8002c60:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a0d      	ldr	r2, [pc, #52]	; (8002c9c <HAL_RCC_GetSysClockFreq+0x98>)
 8002c66:	fb03 f202 	mul.w	r2, r3, r2
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c70:	617b      	str	r3, [r7, #20]
 8002c72:	e004      	b.n	8002c7e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	4a0c      	ldr	r2, [pc, #48]	; (8002ca8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002c78:	fb02 f303 	mul.w	r3, r2, r3
 8002c7c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	613b      	str	r3, [r7, #16]
      break;
 8002c82:	e002      	b.n	8002c8a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c84:	4b05      	ldr	r3, [pc, #20]	; (8002c9c <HAL_RCC_GetSysClockFreq+0x98>)
 8002c86:	613b      	str	r3, [r7, #16]
      break;
 8002c88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c8a:	693b      	ldr	r3, [r7, #16]
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	371c      	adds	r7, #28
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bc80      	pop	{r7}
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	40021000 	.word	0x40021000
 8002c9c:	007a1200 	.word	0x007a1200
 8002ca0:	080038bc 	.word	0x080038bc
 8002ca4:	080038cc 	.word	0x080038cc
 8002ca8:	003d0900 	.word	0x003d0900

08002cac <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8002cb0:	4b06      	ldr	r3, [pc, #24]	; (8002ccc <HAL_RCC_NMI_IRQHandler+0x20>)
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cb8:	2b80      	cmp	r3, #128	; 0x80
 8002cba:	d104      	bne.n	8002cc6 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8002cbc:	f000 f828 	bl	8002d10 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8002cc0:	4b03      	ldr	r3, [pc, #12]	; (8002cd0 <HAL_RCC_NMI_IRQHandler+0x24>)
 8002cc2:	2280      	movs	r2, #128	; 0x80
 8002cc4:	701a      	strb	r2, [r3, #0]
  }
}
 8002cc6:	bf00      	nop
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	4002100a 	.word	0x4002100a

08002cd4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b085      	sub	sp, #20
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002cdc:	4b0a      	ldr	r3, [pc, #40]	; (8002d08 <RCC_Delay+0x34>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a0a      	ldr	r2, [pc, #40]	; (8002d0c <RCC_Delay+0x38>)
 8002ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce6:	0a5b      	lsrs	r3, r3, #9
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	fb02 f303 	mul.w	r3, r2, r3
 8002cee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002cf0:	bf00      	nop
  }
  while (Delay --);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	1e5a      	subs	r2, r3, #1
 8002cf6:	60fa      	str	r2, [r7, #12]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d1f9      	bne.n	8002cf0 <RCC_Delay+0x1c>
}
 8002cfc:	bf00      	nop
 8002cfe:	bf00      	nop
 8002d00:	3714      	adds	r7, #20
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bc80      	pop	{r7}
 8002d06:	4770      	bx	lr
 8002d08:	2000001c 	.word	0x2000001c
 8002d0c:	10624dd3 	.word	0x10624dd3

08002d10 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
    the HAL_RCC_CSSCallback could be implemented in the user file
    */
}
 8002d14:	bf00      	nop
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bc80      	pop	{r7}
 8002d1a:	4770      	bx	lr

08002d1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d101      	bne.n	8002d2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e076      	b.n	8002e1c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d108      	bne.n	8002d48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002d3e:	d009      	beq.n	8002d54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2200      	movs	r2, #0
 8002d44:	61da      	str	r2, [r3, #28]
 8002d46:	e005      	b.n	8002d54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2200      	movs	r2, #0
 8002d58:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d106      	bne.n	8002d74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f7fd fb98 	bl	80004a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2202      	movs	r2, #2
 8002d78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d8a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002d9c:	431a      	orrs	r2, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002da6:	431a      	orrs	r2, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	691b      	ldr	r3, [r3, #16]
 8002dac:	f003 0302 	and.w	r3, r3, #2
 8002db0:	431a      	orrs	r2, r3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	695b      	ldr	r3, [r3, #20]
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	431a      	orrs	r2, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	699b      	ldr	r3, [r3, #24]
 8002dc0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002dc4:	431a      	orrs	r2, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	69db      	ldr	r3, [r3, #28]
 8002dca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6a1b      	ldr	r3, [r3, #32]
 8002dd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dd8:	ea42 0103 	orr.w	r1, r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002de0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	430a      	orrs	r2, r1
 8002dea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	699b      	ldr	r3, [r3, #24]
 8002df0:	0c1a      	lsrs	r2, r3, #16
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f002 0204 	and.w	r2, r2, #4
 8002dfa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	69da      	ldr	r2, [r3, #28]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e0a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2201      	movs	r2, #1
 8002e16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002e1a:	2300      	movs	r3, #0
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3708      	adds	r7, #8
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b088      	sub	sp, #32
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	60f8      	str	r0, [r7, #12]
 8002e2c:	60b9      	str	r1, [r7, #8]
 8002e2e:	603b      	str	r3, [r7, #0]
 8002e30:	4613      	mov	r3, r2
 8002e32:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002e34:	2300      	movs	r3, #0
 8002e36:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d101      	bne.n	8002e46 <HAL_SPI_Transmit+0x22>
 8002e42:	2302      	movs	r3, #2
 8002e44:	e12d      	b.n	80030a2 <HAL_SPI_Transmit+0x27e>
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	2201      	movs	r2, #1
 8002e4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e4e:	f7ff f8b3 	bl	8001fb8 <HAL_GetTick>
 8002e52:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002e54:	88fb      	ldrh	r3, [r7, #6]
 8002e56:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d002      	beq.n	8002e6a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002e64:	2302      	movs	r3, #2
 8002e66:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002e68:	e116      	b.n	8003098 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d002      	beq.n	8002e76 <HAL_SPI_Transmit+0x52>
 8002e70:	88fb      	ldrh	r3, [r7, #6]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d102      	bne.n	8002e7c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002e7a:	e10d      	b.n	8003098 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2203      	movs	r2, #3
 8002e80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2200      	movs	r2, #0
 8002e88:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	68ba      	ldr	r2, [r7, #8]
 8002e8e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	88fa      	ldrh	r2, [r7, #6]
 8002e94:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	88fa      	ldrh	r2, [r7, #6]
 8002e9a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ec2:	d10f      	bne.n	8002ee4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ed2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ee2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eee:	2b40      	cmp	r3, #64	; 0x40
 8002ef0:	d007      	beq.n	8002f02 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f00:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f0a:	d14f      	bne.n	8002fac <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d002      	beq.n	8002f1a <HAL_SPI_Transmit+0xf6>
 8002f14:	8afb      	ldrh	r3, [r7, #22]
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d142      	bne.n	8002fa0 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f1e:	881a      	ldrh	r2, [r3, #0]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f2a:	1c9a      	adds	r2, r3, #2
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	3b01      	subs	r3, #1
 8002f38:	b29a      	uxth	r2, r3
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002f3e:	e02f      	b.n	8002fa0 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	f003 0302 	and.w	r3, r3, #2
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	d112      	bne.n	8002f74 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f52:	881a      	ldrh	r2, [r3, #0]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f5e:	1c9a      	adds	r2, r3, #2
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f68:	b29b      	uxth	r3, r3
 8002f6a:	3b01      	subs	r3, #1
 8002f6c:	b29a      	uxth	r2, r3
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	86da      	strh	r2, [r3, #54]	; 0x36
 8002f72:	e015      	b.n	8002fa0 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f74:	f7ff f820 	bl	8001fb8 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	683a      	ldr	r2, [r7, #0]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d803      	bhi.n	8002f8c <HAL_SPI_Transmit+0x168>
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f8a:	d102      	bne.n	8002f92 <HAL_SPI_Transmit+0x16e>
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d106      	bne.n	8002fa0 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2201      	movs	r2, #1
 8002f9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8002f9e:	e07b      	b.n	8003098 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fa4:	b29b      	uxth	r3, r3
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d1ca      	bne.n	8002f40 <HAL_SPI_Transmit+0x11c>
 8002faa:	e050      	b.n	800304e <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d002      	beq.n	8002fba <HAL_SPI_Transmit+0x196>
 8002fb4:	8afb      	ldrh	r3, [r7, #22]
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d144      	bne.n	8003044 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	330c      	adds	r3, #12
 8002fc4:	7812      	ldrb	r2, [r2, #0]
 8002fc6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fcc:	1c5a      	adds	r2, r3, #1
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002fe0:	e030      	b.n	8003044 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	f003 0302 	and.w	r3, r3, #2
 8002fec:	2b02      	cmp	r3, #2
 8002fee:	d113      	bne.n	8003018 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	330c      	adds	r3, #12
 8002ffa:	7812      	ldrb	r2, [r2, #0]
 8002ffc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003002:	1c5a      	adds	r2, r3, #1
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800300c:	b29b      	uxth	r3, r3
 800300e:	3b01      	subs	r3, #1
 8003010:	b29a      	uxth	r2, r3
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	86da      	strh	r2, [r3, #54]	; 0x36
 8003016:	e015      	b.n	8003044 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003018:	f7fe ffce 	bl	8001fb8 <HAL_GetTick>
 800301c:	4602      	mov	r2, r0
 800301e:	69bb      	ldr	r3, [r7, #24]
 8003020:	1ad3      	subs	r3, r2, r3
 8003022:	683a      	ldr	r2, [r7, #0]
 8003024:	429a      	cmp	r2, r3
 8003026:	d803      	bhi.n	8003030 <HAL_SPI_Transmit+0x20c>
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800302e:	d102      	bne.n	8003036 <HAL_SPI_Transmit+0x212>
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d106      	bne.n	8003044 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2201      	movs	r2, #1
 800303e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003042:	e029      	b.n	8003098 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003048:	b29b      	uxth	r3, r3
 800304a:	2b00      	cmp	r3, #0
 800304c:	d1c9      	bne.n	8002fe2 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800304e:	69ba      	ldr	r2, [r7, #24]
 8003050:	6839      	ldr	r1, [r7, #0]
 8003052:	68f8      	ldr	r0, [r7, #12]
 8003054:	f000 fbcc 	bl	80037f0 <SPI_EndRxTxTransaction>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d002      	beq.n	8003064 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2220      	movs	r2, #32
 8003062:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d10a      	bne.n	8003082 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800306c:	2300      	movs	r3, #0
 800306e:	613b      	str	r3, [r7, #16]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	613b      	str	r3, [r7, #16]
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	613b      	str	r3, [r7, #16]
 8003080:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003086:	2b00      	cmp	r3, #0
 8003088:	d002      	beq.n	8003090 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	77fb      	strb	r3, [r7, #31]
 800308e:	e003      	b.n	8003098 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2201      	movs	r2, #1
 8003094:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2200      	movs	r2, #0
 800309c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80030a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3720      	adds	r7, #32
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}

080030aa <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030aa:	b580      	push	{r7, lr}
 80030ac:	b088      	sub	sp, #32
 80030ae:	af02      	add	r7, sp, #8
 80030b0:	60f8      	str	r0, [r7, #12]
 80030b2:	60b9      	str	r1, [r7, #8]
 80030b4:	603b      	str	r3, [r7, #0]
 80030b6:	4613      	mov	r3, r2
 80030b8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80030ba:	2300      	movs	r3, #0
 80030bc:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d002      	beq.n	80030d0 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80030ca:	2302      	movs	r3, #2
 80030cc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80030ce:	e0fb      	b.n	80032c8 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80030d8:	d112      	bne.n	8003100 <HAL_SPI_Receive+0x56>
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d10e      	bne.n	8003100 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2204      	movs	r2, #4
 80030e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80030ea:	88fa      	ldrh	r2, [r7, #6]
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	9300      	str	r3, [sp, #0]
 80030f0:	4613      	mov	r3, r2
 80030f2:	68ba      	ldr	r2, [r7, #8]
 80030f4:	68b9      	ldr	r1, [r7, #8]
 80030f6:	68f8      	ldr	r0, [r7, #12]
 80030f8:	f000 f8ef 	bl	80032da <HAL_SPI_TransmitReceive>
 80030fc:	4603      	mov	r3, r0
 80030fe:	e0e8      	b.n	80032d2 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003106:	2b01      	cmp	r3, #1
 8003108:	d101      	bne.n	800310e <HAL_SPI_Receive+0x64>
 800310a:	2302      	movs	r3, #2
 800310c:	e0e1      	b.n	80032d2 <HAL_SPI_Receive+0x228>
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2201      	movs	r2, #1
 8003112:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003116:	f7fe ff4f 	bl	8001fb8 <HAL_GetTick>
 800311a:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d002      	beq.n	8003128 <HAL_SPI_Receive+0x7e>
 8003122:	88fb      	ldrh	r3, [r7, #6]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d102      	bne.n	800312e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800312c:	e0cc      	b.n	80032c8 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2204      	movs	r2, #4
 8003132:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2200      	movs	r2, #0
 800313a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	68ba      	ldr	r2, [r7, #8]
 8003140:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	88fa      	ldrh	r2, [r7, #6]
 8003146:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	88fa      	ldrh	r2, [r7, #6]
 800314c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2200      	movs	r2, #0
 8003152:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2200      	movs	r2, #0
 8003158:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2200      	movs	r2, #0
 800315e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2200      	movs	r2, #0
 8003164:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2200      	movs	r2, #0
 800316a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003174:	d10f      	bne.n	8003196 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003184:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003194:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031a0:	2b40      	cmp	r3, #64	; 0x40
 80031a2:	d007      	beq.n	80031b4 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80031b2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d16a      	bne.n	8003292 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80031bc:	e032      	b.n	8003224 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	f003 0301 	and.w	r3, r3, #1
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d115      	bne.n	80031f8 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f103 020c 	add.w	r2, r3, #12
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031d8:	7812      	ldrb	r2, [r2, #0]
 80031da:	b2d2      	uxtb	r2, r2
 80031dc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031e2:	1c5a      	adds	r2, r3, #1
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031ec:	b29b      	uxth	r3, r3
 80031ee:	3b01      	subs	r3, #1
 80031f0:	b29a      	uxth	r2, r3
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80031f6:	e015      	b.n	8003224 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80031f8:	f7fe fede 	bl	8001fb8 <HAL_GetTick>
 80031fc:	4602      	mov	r2, r0
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	683a      	ldr	r2, [r7, #0]
 8003204:	429a      	cmp	r2, r3
 8003206:	d803      	bhi.n	8003210 <HAL_SPI_Receive+0x166>
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800320e:	d102      	bne.n	8003216 <HAL_SPI_Receive+0x16c>
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d106      	bne.n	8003224 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2201      	movs	r2, #1
 800321e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003222:	e051      	b.n	80032c8 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003228:	b29b      	uxth	r3, r3
 800322a:	2b00      	cmp	r3, #0
 800322c:	d1c7      	bne.n	80031be <HAL_SPI_Receive+0x114>
 800322e:	e035      	b.n	800329c <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	f003 0301 	and.w	r3, r3, #1
 800323a:	2b01      	cmp	r3, #1
 800323c:	d113      	bne.n	8003266 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	68da      	ldr	r2, [r3, #12]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003248:	b292      	uxth	r2, r2
 800324a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003250:	1c9a      	adds	r2, r3, #2
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800325a:	b29b      	uxth	r3, r3
 800325c:	3b01      	subs	r3, #1
 800325e:	b29a      	uxth	r2, r3
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003264:	e015      	b.n	8003292 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003266:	f7fe fea7 	bl	8001fb8 <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	683a      	ldr	r2, [r7, #0]
 8003272:	429a      	cmp	r2, r3
 8003274:	d803      	bhi.n	800327e <HAL_SPI_Receive+0x1d4>
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800327c:	d102      	bne.n	8003284 <HAL_SPI_Receive+0x1da>
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d106      	bne.n	8003292 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8003284:	2303      	movs	r3, #3
 8003286:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2201      	movs	r2, #1
 800328c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003290:	e01a      	b.n	80032c8 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003296:	b29b      	uxth	r3, r3
 8003298:	2b00      	cmp	r3, #0
 800329a:	d1c9      	bne.n	8003230 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800329c:	693a      	ldr	r2, [r7, #16]
 800329e:	6839      	ldr	r1, [r7, #0]
 80032a0:	68f8      	ldr	r0, [r7, #12]
 80032a2:	f000 fa53 	bl	800374c <SPI_EndRxTransaction>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d002      	beq.n	80032b2 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2220      	movs	r2, #32
 80032b0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d002      	beq.n	80032c0 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	75fb      	strb	r3, [r7, #23]
 80032be:	e003      	b.n	80032c8 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2201      	movs	r2, #1
 80032c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2200      	movs	r2, #0
 80032cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80032d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3718      	adds	r7, #24
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}

080032da <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80032da:	b580      	push	{r7, lr}
 80032dc:	b08c      	sub	sp, #48	; 0x30
 80032de:	af00      	add	r7, sp, #0
 80032e0:	60f8      	str	r0, [r7, #12]
 80032e2:	60b9      	str	r1, [r7, #8]
 80032e4:	607a      	str	r2, [r7, #4]
 80032e6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80032e8:	2301      	movs	r3, #1
 80032ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80032ec:	2300      	movs	r3, #0
 80032ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d101      	bne.n	8003300 <HAL_SPI_TransmitReceive+0x26>
 80032fc:	2302      	movs	r3, #2
 80032fe:	e198      	b.n	8003632 <HAL_SPI_TransmitReceive+0x358>
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2201      	movs	r2, #1
 8003304:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003308:	f7fe fe56 	bl	8001fb8 <HAL_GetTick>
 800330c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003314:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800331e:	887b      	ldrh	r3, [r7, #2]
 8003320:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003322:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003326:	2b01      	cmp	r3, #1
 8003328:	d00f      	beq.n	800334a <HAL_SPI_TransmitReceive+0x70>
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003330:	d107      	bne.n	8003342 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d103      	bne.n	8003342 <HAL_SPI_TransmitReceive+0x68>
 800333a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800333e:	2b04      	cmp	r3, #4
 8003340:	d003      	beq.n	800334a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003342:	2302      	movs	r3, #2
 8003344:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003348:	e16d      	b.n	8003626 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d005      	beq.n	800335c <HAL_SPI_TransmitReceive+0x82>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d002      	beq.n	800335c <HAL_SPI_TransmitReceive+0x82>
 8003356:	887b      	ldrh	r3, [r7, #2]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d103      	bne.n	8003364 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003362:	e160      	b.n	8003626 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800336a:	b2db      	uxtb	r3, r3
 800336c:	2b04      	cmp	r3, #4
 800336e:	d003      	beq.n	8003378 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2205      	movs	r2, #5
 8003374:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2200      	movs	r2, #0
 800337c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	687a      	ldr	r2, [r7, #4]
 8003382:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	887a      	ldrh	r2, [r7, #2]
 8003388:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	887a      	ldrh	r2, [r7, #2]
 800338e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	68ba      	ldr	r2, [r7, #8]
 8003394:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	887a      	ldrh	r2, [r7, #2]
 800339a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	887a      	ldrh	r2, [r7, #2]
 80033a0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2200      	movs	r2, #0
 80033a6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2200      	movs	r2, #0
 80033ac:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033b8:	2b40      	cmp	r3, #64	; 0x40
 80033ba:	d007      	beq.n	80033cc <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033d4:	d17c      	bne.n	80034d0 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d002      	beq.n	80033e4 <HAL_SPI_TransmitReceive+0x10a>
 80033de:	8b7b      	ldrh	r3, [r7, #26]
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d16a      	bne.n	80034ba <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033e8:	881a      	ldrh	r2, [r3, #0]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f4:	1c9a      	adds	r2, r3, #2
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033fe:	b29b      	uxth	r3, r3
 8003400:	3b01      	subs	r3, #1
 8003402:	b29a      	uxth	r2, r3
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003408:	e057      	b.n	80034ba <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	f003 0302 	and.w	r3, r3, #2
 8003414:	2b02      	cmp	r3, #2
 8003416:	d11b      	bne.n	8003450 <HAL_SPI_TransmitReceive+0x176>
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800341c:	b29b      	uxth	r3, r3
 800341e:	2b00      	cmp	r3, #0
 8003420:	d016      	beq.n	8003450 <HAL_SPI_TransmitReceive+0x176>
 8003422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003424:	2b01      	cmp	r3, #1
 8003426:	d113      	bne.n	8003450 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800342c:	881a      	ldrh	r2, [r3, #0]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003438:	1c9a      	adds	r2, r3, #2
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003442:	b29b      	uxth	r3, r3
 8003444:	3b01      	subs	r3, #1
 8003446:	b29a      	uxth	r2, r3
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800344c:	2300      	movs	r3, #0
 800344e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	f003 0301 	and.w	r3, r3, #1
 800345a:	2b01      	cmp	r3, #1
 800345c:	d119      	bne.n	8003492 <HAL_SPI_TransmitReceive+0x1b8>
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003462:	b29b      	uxth	r3, r3
 8003464:	2b00      	cmp	r3, #0
 8003466:	d014      	beq.n	8003492 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	68da      	ldr	r2, [r3, #12]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003472:	b292      	uxth	r2, r2
 8003474:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800347a:	1c9a      	adds	r2, r3, #2
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003484:	b29b      	uxth	r3, r3
 8003486:	3b01      	subs	r3, #1
 8003488:	b29a      	uxth	r2, r3
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800348e:	2301      	movs	r3, #1
 8003490:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003492:	f7fe fd91 	bl	8001fb8 <HAL_GetTick>
 8003496:	4602      	mov	r2, r0
 8003498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800349e:	429a      	cmp	r2, r3
 80034a0:	d80b      	bhi.n	80034ba <HAL_SPI_TransmitReceive+0x1e0>
 80034a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034a8:	d007      	beq.n	80034ba <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2201      	movs	r2, #1
 80034b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80034b8:	e0b5      	b.n	8003626 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034be:	b29b      	uxth	r3, r3
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d1a2      	bne.n	800340a <HAL_SPI_TransmitReceive+0x130>
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d19d      	bne.n	800340a <HAL_SPI_TransmitReceive+0x130>
 80034ce:	e080      	b.n	80035d2 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d002      	beq.n	80034de <HAL_SPI_TransmitReceive+0x204>
 80034d8:	8b7b      	ldrh	r3, [r7, #26]
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d16f      	bne.n	80035be <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	330c      	adds	r3, #12
 80034e8:	7812      	ldrb	r2, [r2, #0]
 80034ea:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f0:	1c5a      	adds	r2, r3, #1
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	3b01      	subs	r3, #1
 80034fe:	b29a      	uxth	r2, r3
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003504:	e05b      	b.n	80035be <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	f003 0302 	and.w	r3, r3, #2
 8003510:	2b02      	cmp	r3, #2
 8003512:	d11c      	bne.n	800354e <HAL_SPI_TransmitReceive+0x274>
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003518:	b29b      	uxth	r3, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	d017      	beq.n	800354e <HAL_SPI_TransmitReceive+0x274>
 800351e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003520:	2b01      	cmp	r3, #1
 8003522:	d114      	bne.n	800354e <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	330c      	adds	r3, #12
 800352e:	7812      	ldrb	r2, [r2, #0]
 8003530:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003536:	1c5a      	adds	r2, r3, #1
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003540:	b29b      	uxth	r3, r3
 8003542:	3b01      	subs	r3, #1
 8003544:	b29a      	uxth	r2, r3
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800354a:	2300      	movs	r3, #0
 800354c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	f003 0301 	and.w	r3, r3, #1
 8003558:	2b01      	cmp	r3, #1
 800355a:	d119      	bne.n	8003590 <HAL_SPI_TransmitReceive+0x2b6>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003560:	b29b      	uxth	r3, r3
 8003562:	2b00      	cmp	r3, #0
 8003564:	d014      	beq.n	8003590 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	68da      	ldr	r2, [r3, #12]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003570:	b2d2      	uxtb	r2, r2
 8003572:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003578:	1c5a      	adds	r2, r3, #1
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003582:	b29b      	uxth	r3, r3
 8003584:	3b01      	subs	r3, #1
 8003586:	b29a      	uxth	r2, r3
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800358c:	2301      	movs	r3, #1
 800358e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003590:	f7fe fd12 	bl	8001fb8 <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800359c:	429a      	cmp	r2, r3
 800359e:	d803      	bhi.n	80035a8 <HAL_SPI_TransmitReceive+0x2ce>
 80035a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035a6:	d102      	bne.n	80035ae <HAL_SPI_TransmitReceive+0x2d4>
 80035a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d107      	bne.n	80035be <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2201      	movs	r2, #1
 80035b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80035bc:	e033      	b.n	8003626 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d19e      	bne.n	8003506 <HAL_SPI_TransmitReceive+0x22c>
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035cc:	b29b      	uxth	r3, r3
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d199      	bne.n	8003506 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80035d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035d4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f000 f90a 	bl	80037f0 <SPI_EndRxTxTransaction>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d006      	beq.n	80035f0 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2220      	movs	r2, #32
 80035ec:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80035ee:	e01a      	b.n	8003626 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d10a      	bne.n	800360e <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80035f8:	2300      	movs	r3, #0
 80035fa:	617b      	str	r3, [r7, #20]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	68db      	ldr	r3, [r3, #12]
 8003602:	617b      	str	r3, [r7, #20]
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	617b      	str	r3, [r7, #20]
 800360c:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003612:	2b00      	cmp	r3, #0
 8003614:	d003      	beq.n	800361e <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800361c:	e003      	b.n	8003626 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2201      	movs	r2, #1
 8003622:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800362e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003632:	4618      	mov	r0, r3
 8003634:	3730      	adds	r7, #48	; 0x30
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
	...

0800363c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b088      	sub	sp, #32
 8003640:	af00      	add	r7, sp, #0
 8003642:	60f8      	str	r0, [r7, #12]
 8003644:	60b9      	str	r1, [r7, #8]
 8003646:	603b      	str	r3, [r7, #0]
 8003648:	4613      	mov	r3, r2
 800364a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800364c:	f7fe fcb4 	bl	8001fb8 <HAL_GetTick>
 8003650:	4602      	mov	r2, r0
 8003652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003654:	1a9b      	subs	r3, r3, r2
 8003656:	683a      	ldr	r2, [r7, #0]
 8003658:	4413      	add	r3, r2
 800365a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800365c:	f7fe fcac 	bl	8001fb8 <HAL_GetTick>
 8003660:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003662:	4b39      	ldr	r3, [pc, #228]	; (8003748 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	015b      	lsls	r3, r3, #5
 8003668:	0d1b      	lsrs	r3, r3, #20
 800366a:	69fa      	ldr	r2, [r7, #28]
 800366c:	fb02 f303 	mul.w	r3, r2, r3
 8003670:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003672:	e054      	b.n	800371e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800367a:	d050      	beq.n	800371e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800367c:	f7fe fc9c 	bl	8001fb8 <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	69bb      	ldr	r3, [r7, #24]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	69fa      	ldr	r2, [r7, #28]
 8003688:	429a      	cmp	r2, r3
 800368a:	d902      	bls.n	8003692 <SPI_WaitFlagStateUntilTimeout+0x56>
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d13d      	bne.n	800370e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	685a      	ldr	r2, [r3, #4]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80036a0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80036aa:	d111      	bne.n	80036d0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036b4:	d004      	beq.n	80036c0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036be:	d107      	bne.n	80036d0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036d8:	d10f      	bne.n	80036fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80036e8:	601a      	str	r2, [r3, #0]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80036f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2201      	movs	r2, #1
 80036fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2200      	movs	r2, #0
 8003706:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800370a:	2303      	movs	r3, #3
 800370c:	e017      	b.n	800373e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d101      	bne.n	8003718 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003714:	2300      	movs	r3, #0
 8003716:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	3b01      	subs	r3, #1
 800371c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	689a      	ldr	r2, [r3, #8]
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	4013      	ands	r3, r2
 8003728:	68ba      	ldr	r2, [r7, #8]
 800372a:	429a      	cmp	r2, r3
 800372c:	bf0c      	ite	eq
 800372e:	2301      	moveq	r3, #1
 8003730:	2300      	movne	r3, #0
 8003732:	b2db      	uxtb	r3, r3
 8003734:	461a      	mov	r2, r3
 8003736:	79fb      	ldrb	r3, [r7, #7]
 8003738:	429a      	cmp	r2, r3
 800373a:	d19b      	bne.n	8003674 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3720      	adds	r7, #32
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
 8003746:	bf00      	nop
 8003748:	2000001c 	.word	0x2000001c

0800374c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b086      	sub	sp, #24
 8003750:	af02      	add	r7, sp, #8
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	60b9      	str	r1, [r7, #8]
 8003756:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003760:	d111      	bne.n	8003786 <SPI_EndRxTransaction+0x3a>
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800376a:	d004      	beq.n	8003776 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003774:	d107      	bne.n	8003786 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003784:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800378e:	d117      	bne.n	80037c0 <SPI_EndRxTransaction+0x74>
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003798:	d112      	bne.n	80037c0 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	9300      	str	r3, [sp, #0]
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	2200      	movs	r2, #0
 80037a2:	2101      	movs	r1, #1
 80037a4:	68f8      	ldr	r0, [r7, #12]
 80037a6:	f7ff ff49 	bl	800363c <SPI_WaitFlagStateUntilTimeout>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d01a      	beq.n	80037e6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037b4:	f043 0220 	orr.w	r2, r3, #32
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80037bc:	2303      	movs	r3, #3
 80037be:	e013      	b.n	80037e8 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	9300      	str	r3, [sp, #0]
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	2200      	movs	r2, #0
 80037c8:	2180      	movs	r1, #128	; 0x80
 80037ca:	68f8      	ldr	r0, [r7, #12]
 80037cc:	f7ff ff36 	bl	800363c <SPI_WaitFlagStateUntilTimeout>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d007      	beq.n	80037e6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037da:	f043 0220 	orr.w	r2, r3, #32
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80037e2:	2303      	movs	r3, #3
 80037e4:	e000      	b.n	80037e8 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80037e6:	2300      	movs	r3, #0
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3710      	adds	r7, #16
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}

080037f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b086      	sub	sp, #24
 80037f4:	af02      	add	r7, sp, #8
 80037f6:	60f8      	str	r0, [r7, #12]
 80037f8:	60b9      	str	r1, [r7, #8]
 80037fa:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	9300      	str	r3, [sp, #0]
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	2200      	movs	r2, #0
 8003804:	2180      	movs	r1, #128	; 0x80
 8003806:	68f8      	ldr	r0, [r7, #12]
 8003808:	f7ff ff18 	bl	800363c <SPI_WaitFlagStateUntilTimeout>
 800380c:	4603      	mov	r3, r0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d007      	beq.n	8003822 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003816:	f043 0220 	orr.w	r2, r3, #32
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e000      	b.n	8003824 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8003822:	2300      	movs	r3, #0
}
 8003824:	4618      	mov	r0, r3
 8003826:	3710      	adds	r7, #16
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <memset>:
 800382c:	4603      	mov	r3, r0
 800382e:	4402      	add	r2, r0
 8003830:	4293      	cmp	r3, r2
 8003832:	d100      	bne.n	8003836 <memset+0xa>
 8003834:	4770      	bx	lr
 8003836:	f803 1b01 	strb.w	r1, [r3], #1
 800383a:	e7f9      	b.n	8003830 <memset+0x4>

0800383c <__libc_init_array>:
 800383c:	b570      	push	{r4, r5, r6, lr}
 800383e:	2600      	movs	r6, #0
 8003840:	4d0c      	ldr	r5, [pc, #48]	; (8003874 <__libc_init_array+0x38>)
 8003842:	4c0d      	ldr	r4, [pc, #52]	; (8003878 <__libc_init_array+0x3c>)
 8003844:	1b64      	subs	r4, r4, r5
 8003846:	10a4      	asrs	r4, r4, #2
 8003848:	42a6      	cmp	r6, r4
 800384a:	d109      	bne.n	8003860 <__libc_init_array+0x24>
 800384c:	f000 f81a 	bl	8003884 <_init>
 8003850:	2600      	movs	r6, #0
 8003852:	4d0a      	ldr	r5, [pc, #40]	; (800387c <__libc_init_array+0x40>)
 8003854:	4c0a      	ldr	r4, [pc, #40]	; (8003880 <__libc_init_array+0x44>)
 8003856:	1b64      	subs	r4, r4, r5
 8003858:	10a4      	asrs	r4, r4, #2
 800385a:	42a6      	cmp	r6, r4
 800385c:	d105      	bne.n	800386a <__libc_init_array+0x2e>
 800385e:	bd70      	pop	{r4, r5, r6, pc}
 8003860:	f855 3b04 	ldr.w	r3, [r5], #4
 8003864:	4798      	blx	r3
 8003866:	3601      	adds	r6, #1
 8003868:	e7ee      	b.n	8003848 <__libc_init_array+0xc>
 800386a:	f855 3b04 	ldr.w	r3, [r5], #4
 800386e:	4798      	blx	r3
 8003870:	3601      	adds	r6, #1
 8003872:	e7f2      	b.n	800385a <__libc_init_array+0x1e>
 8003874:	080038d0 	.word	0x080038d0
 8003878:	080038d0 	.word	0x080038d0
 800387c:	080038d0 	.word	0x080038d0
 8003880:	080038d4 	.word	0x080038d4

08003884 <_init>:
 8003884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003886:	bf00      	nop
 8003888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800388a:	bc08      	pop	{r3}
 800388c:	469e      	mov	lr, r3
 800388e:	4770      	bx	lr

08003890 <_fini>:
 8003890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003892:	bf00      	nop
 8003894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003896:	bc08      	pop	{r3}
 8003898:	469e      	mov	lr, r3
 800389a:	4770      	bx	lr
