Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov 14 18:35:27 2018
| Host         : MW-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file keypad_driver_top_timing_summary_routed.rpt -pb keypad_driver_top_timing_summary_routed.pb -rpx keypad_driver_top_timing_summary_routed.rpx -warn_on_violation
| Design       : keypad_driver_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: seven/my_clk/tmp_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.750        0.000                      0                   66        0.063        0.000                      0                   66        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.750        0.000                      0                   66        0.063        0.000                      0                   66        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 seven/my_clk/div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/my_clk/div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.828ns (22.024%)  route 2.932ns (77.976%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560     5.081    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  seven/my_clk/div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  seven/my_clk/div_cnt_reg[8]/Q
                         net (fo=2, routed)           0.692     6.229    seven/my_clk/div_cnt[8]
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  seven/my_clk/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.448     6.801    seven/my_clk/div_cnt[0]_i_8_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.925 f  seven/my_clk/div_cnt[0]_i_3/O
                         net (fo=3, routed)           0.823     7.748    seven/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I2_O)        0.124     7.872 r  seven/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.968     8.840    seven/my_clk/tmp_clk
    SLICE_X53Y56         FDRE                                         r  seven/my_clk/div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.442    14.783    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  seven/my_clk/div_cnt_reg[29]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X53Y56         FDRE (Setup_fdre_C_R)       -0.429    14.591    seven/my_clk/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 seven/my_clk/div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/my_clk/div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.828ns (22.024%)  route 2.932ns (77.976%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560     5.081    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  seven/my_clk/div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  seven/my_clk/div_cnt_reg[8]/Q
                         net (fo=2, routed)           0.692     6.229    seven/my_clk/div_cnt[8]
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  seven/my_clk/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.448     6.801    seven/my_clk/div_cnt[0]_i_8_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.925 f  seven/my_clk/div_cnt[0]_i_3/O
                         net (fo=3, routed)           0.823     7.748    seven/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I2_O)        0.124     7.872 r  seven/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.968     8.840    seven/my_clk/tmp_clk
    SLICE_X53Y56         FDRE                                         r  seven/my_clk/div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.442    14.783    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  seven/my_clk/div_cnt_reg[30]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X53Y56         FDRE (Setup_fdre_C_R)       -0.429    14.591    seven/my_clk/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 seven/my_clk/div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/my_clk/div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.828ns (22.024%)  route 2.932ns (77.976%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560     5.081    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  seven/my_clk/div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  seven/my_clk/div_cnt_reg[8]/Q
                         net (fo=2, routed)           0.692     6.229    seven/my_clk/div_cnt[8]
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  seven/my_clk/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.448     6.801    seven/my_clk/div_cnt[0]_i_8_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.925 f  seven/my_clk/div_cnt[0]_i_3/O
                         net (fo=3, routed)           0.823     7.748    seven/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I2_O)        0.124     7.872 r  seven/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.968     8.840    seven/my_clk/tmp_clk
    SLICE_X53Y56         FDRE                                         r  seven/my_clk/div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.442    14.783    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  seven/my_clk/div_cnt_reg[31]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X53Y56         FDRE (Setup_fdre_C_R)       -0.429    14.591    seven/my_clk/div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 seven/my_clk/div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/my_clk/div_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.828ns (22.801%)  route 2.803ns (77.199%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560     5.081    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  seven/my_clk/div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  seven/my_clk/div_cnt_reg[8]/Q
                         net (fo=2, routed)           0.692     6.229    seven/my_clk/div_cnt[8]
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  seven/my_clk/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.448     6.801    seven/my_clk/div_cnt[0]_i_8_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.925 f  seven/my_clk/div_cnt[0]_i_3/O
                         net (fo=3, routed)           0.823     7.748    seven/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I2_O)        0.124     7.872 r  seven/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.840     8.712    seven/my_clk/tmp_clk
    SLICE_X53Y51         FDRE                                         r  seven/my_clk/div_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.443    14.784    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  seven/my_clk/div_cnt_reg[10]/C
                         clock pessimism              0.272    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X53Y51         FDRE (Setup_fdre_C_R)       -0.429    14.592    seven/my_clk/div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 seven/my_clk/div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/my_clk/div_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.828ns (22.801%)  route 2.803ns (77.199%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560     5.081    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  seven/my_clk/div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  seven/my_clk/div_cnt_reg[8]/Q
                         net (fo=2, routed)           0.692     6.229    seven/my_clk/div_cnt[8]
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  seven/my_clk/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.448     6.801    seven/my_clk/div_cnt[0]_i_8_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.925 f  seven/my_clk/div_cnt[0]_i_3/O
                         net (fo=3, routed)           0.823     7.748    seven/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I2_O)        0.124     7.872 r  seven/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.840     8.712    seven/my_clk/tmp_clk
    SLICE_X53Y51         FDRE                                         r  seven/my_clk/div_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.443    14.784    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  seven/my_clk/div_cnt_reg[11]/C
                         clock pessimism              0.272    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X53Y51         FDRE (Setup_fdre_C_R)       -0.429    14.592    seven/my_clk/div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 seven/my_clk/div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/my_clk/div_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.828ns (22.801%)  route 2.803ns (77.199%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560     5.081    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  seven/my_clk/div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  seven/my_clk/div_cnt_reg[8]/Q
                         net (fo=2, routed)           0.692     6.229    seven/my_clk/div_cnt[8]
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  seven/my_clk/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.448     6.801    seven/my_clk/div_cnt[0]_i_8_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.925 f  seven/my_clk/div_cnt[0]_i_3/O
                         net (fo=3, routed)           0.823     7.748    seven/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I2_O)        0.124     7.872 r  seven/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.840     8.712    seven/my_clk/tmp_clk
    SLICE_X53Y51         FDRE                                         r  seven/my_clk/div_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.443    14.784    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  seven/my_clk/div_cnt_reg[12]/C
                         clock pessimism              0.272    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X53Y51         FDRE (Setup_fdre_C_R)       -0.429    14.592    seven/my_clk/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 seven/my_clk/div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/my_clk/div_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.828ns (22.801%)  route 2.803ns (77.199%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560     5.081    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  seven/my_clk/div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  seven/my_clk/div_cnt_reg[8]/Q
                         net (fo=2, routed)           0.692     6.229    seven/my_clk/div_cnt[8]
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  seven/my_clk/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.448     6.801    seven/my_clk/div_cnt[0]_i_8_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.925 f  seven/my_clk/div_cnt[0]_i_3/O
                         net (fo=3, routed)           0.823     7.748    seven/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I2_O)        0.124     7.872 r  seven/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.840     8.712    seven/my_clk/tmp_clk
    SLICE_X53Y51         FDRE                                         r  seven/my_clk/div_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.443    14.784    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  seven/my_clk/div_cnt_reg[9]/C
                         clock pessimism              0.272    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X53Y51         FDRE (Setup_fdre_C_R)       -0.429    14.592    seven/my_clk/div_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 seven/my_clk/div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/my_clk/div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.828ns (22.866%)  route 2.793ns (77.134%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560     5.081    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  seven/my_clk/div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  seven/my_clk/div_cnt_reg[8]/Q
                         net (fo=2, routed)           0.692     6.229    seven/my_clk/div_cnt[8]
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  seven/my_clk/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.448     6.801    seven/my_clk/div_cnt[0]_i_8_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.925 f  seven/my_clk/div_cnt[0]_i_3/O
                         net (fo=3, routed)           0.823     7.748    seven/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I2_O)        0.124     7.872 r  seven/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.830     8.702    seven/my_clk/tmp_clk
    SLICE_X53Y55         FDRE                                         r  seven/my_clk/div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.442    14.783    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y55         FDRE                                         r  seven/my_clk/div_cnt_reg[25]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X53Y55         FDRE (Setup_fdre_C_R)       -0.429    14.591    seven/my_clk/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 seven/my_clk/div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/my_clk/div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.828ns (22.866%)  route 2.793ns (77.134%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560     5.081    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  seven/my_clk/div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  seven/my_clk/div_cnt_reg[8]/Q
                         net (fo=2, routed)           0.692     6.229    seven/my_clk/div_cnt[8]
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  seven/my_clk/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.448     6.801    seven/my_clk/div_cnt[0]_i_8_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.925 f  seven/my_clk/div_cnt[0]_i_3/O
                         net (fo=3, routed)           0.823     7.748    seven/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I2_O)        0.124     7.872 r  seven/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.830     8.702    seven/my_clk/tmp_clk
    SLICE_X53Y55         FDRE                                         r  seven/my_clk/div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.442    14.783    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y55         FDRE                                         r  seven/my_clk/div_cnt_reg[26]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X53Y55         FDRE (Setup_fdre_C_R)       -0.429    14.591    seven/my_clk/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 seven/my_clk/div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/my_clk/div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.828ns (22.866%)  route 2.793ns (77.134%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560     5.081    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  seven/my_clk/div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  seven/my_clk/div_cnt_reg[8]/Q
                         net (fo=2, routed)           0.692     6.229    seven/my_clk/div_cnt[8]
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  seven/my_clk/div_cnt[0]_i_8/O
                         net (fo=1, routed)           0.448     6.801    seven/my_clk/div_cnt[0]_i_8_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.925 f  seven/my_clk/div_cnt[0]_i_3/O
                         net (fo=3, routed)           0.823     7.748    seven/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I2_O)        0.124     7.872 r  seven/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.830     8.702    seven/my_clk/tmp_clk
    SLICE_X53Y55         FDRE                                         r  seven/my_clk/div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.442    14.783    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y55         FDRE                                         r  seven/my_clk/div_cnt_reg[27]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X53Y55         FDRE (Setup_fdre_C_R)       -0.429    14.591    seven/my_clk/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  5.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 seven/my_clk/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/my_clk/div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.311ns (70.575%)  route 0.130ns (29.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.565     1.448    seven/my_clk/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  seven/my_clk/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  seven/my_clk/div_cnt_reg[0]/Q
                         net (fo=4, routed)           0.130     1.742    seven/my_clk/div_cnt[0]
    SLICE_X53Y49         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.889 r  seven/my_clk/div_cnt0_carry/O[0]
                         net (fo=1, routed)           0.000     1.889    seven/my_clk/data0[1]
    SLICE_X53Y49         FDRE                                         r  seven/my_clk/div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.838     1.965    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  seven/my_clk/div_cnt_reg[1]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.105     1.826    seven/my_clk/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 seven/my_clk/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/my_clk/div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.331ns (71.853%)  route 0.130ns (28.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.565     1.448    seven/my_clk/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  seven/my_clk/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  seven/my_clk/div_cnt_reg[0]/Q
                         net (fo=4, routed)           0.130     1.742    seven/my_clk/div_cnt[0]
    SLICE_X53Y49         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.909 r  seven/my_clk/div_cnt0_carry/O[2]
                         net (fo=1, routed)           0.000     1.909    seven/my_clk/data0[3]
    SLICE_X53Y49         FDRE                                         r  seven/my_clk/div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.838     1.965    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  seven/my_clk/div_cnt_reg[3]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.105     1.826    seven/my_clk/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 seven/my_clk/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/my_clk/div_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.339ns (72.333%)  route 0.130ns (27.667%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.565     1.448    seven/my_clk/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  seven/my_clk/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  seven/my_clk/div_cnt_reg[0]/Q
                         net (fo=4, routed)           0.130     1.742    seven/my_clk/div_cnt[0]
    SLICE_X53Y49         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     1.917 r  seven/my_clk/div_cnt0_carry/O[1]
                         net (fo=1, routed)           0.000     1.917    seven/my_clk/data0[2]
    SLICE_X53Y49         FDRE                                         r  seven/my_clk/div_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.838     1.965    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  seven/my_clk/div_cnt_reg[2]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.105     1.826    seven/my_clk/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 seven/my_clk/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/my_clk/div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.567     1.450    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  seven/my_clk/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  seven/my_clk/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.119     1.710    seven/my_clk/div_cnt[4]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  seven/my_clk/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.871    seven/my_clk/div_cnt0_carry_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.925 r  seven/my_clk/div_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.925    seven/my_clk/data0[5]
    SLICE_X53Y50         FDRE                                         r  seven/my_clk/div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     1.963    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  seven/my_clk/div_cnt_reg[5]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    seven/my_clk/div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 seven/my_clk/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/my_clk/div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.353ns (73.136%)  route 0.130ns (26.864%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.565     1.448    seven/my_clk/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  seven/my_clk/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  seven/my_clk/div_cnt_reg[0]/Q
                         net (fo=4, routed)           0.130     1.742    seven/my_clk/div_cnt[0]
    SLICE_X53Y49         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189     1.931 r  seven/my_clk/div_cnt0_carry/O[3]
                         net (fo=1, routed)           0.000     1.931    seven/my_clk/data0[4]
    SLICE_X53Y49         FDRE                                         r  seven/my_clk/div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.838     1.965    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  seven/my_clk/div_cnt_reg[4]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.105     1.826    seven/my_clk/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 seven/my_clk/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/my_clk/div_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.567     1.450    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  seven/my_clk/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  seven/my_clk/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.119     1.710    seven/my_clk/div_cnt[4]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  seven/my_clk/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.871    seven/my_clk/div_cnt0_carry_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.936 r  seven/my_clk/div_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.936    seven/my_clk/data0[7]
    SLICE_X53Y50         FDRE                                         r  seven/my_clk/div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     1.963    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  seven/my_clk/div_cnt_reg[7]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    seven/my_clk/div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 seven/my_clk/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/my_clk/div_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.567     1.450    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  seven/my_clk/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  seven/my_clk/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.119     1.710    seven/my_clk/div_cnt[4]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  seven/my_clk/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.871    seven/my_clk/div_cnt0_carry_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.961 r  seven/my_clk/div_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.961    seven/my_clk/data0[6]
    SLICE_X53Y50         FDRE                                         r  seven/my_clk/div_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     1.963    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  seven/my_clk/div_cnt_reg[6]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    seven/my_clk/div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 seven/my_clk/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/my_clk/div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.567     1.450    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  seven/my_clk/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  seven/my_clk/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.119     1.710    seven/my_clk/div_cnt[4]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  seven/my_clk/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.871    seven/my_clk/div_cnt0_carry_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.961 r  seven/my_clk/div_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.961    seven/my_clk/data0[8]
    SLICE_X53Y50         FDRE                                         r  seven/my_clk/div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     1.963    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  seven/my_clk/div_cnt_reg[8]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    seven/my_clk/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 seven/my_clk/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/my_clk/div_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.567     1.450    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  seven/my_clk/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  seven/my_clk/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.119     1.710    seven/my_clk/div_cnt[4]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  seven/my_clk/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.871    seven/my_clk/div_cnt0_carry_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  seven/my_clk/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.910    seven/my_clk/div_cnt0_carry__0_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.964 r  seven/my_clk/div_cnt0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.964    seven/my_clk/data0[9]
    SLICE_X53Y51         FDRE                                         r  seven/my_clk/div_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     1.963    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  seven/my_clk/div_cnt_reg[9]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y51         FDRE (Hold_fdre_C_D)         0.105     1.824    seven/my_clk/div_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 seven/my_clk/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/my_clk/div_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.567     1.450    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  seven/my_clk/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  seven/my_clk/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.119     1.710    seven/my_clk/div_cnt[4]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  seven/my_clk/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.871    seven/my_clk/div_cnt0_carry_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  seven/my_clk/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.910    seven/my_clk/div_cnt0_carry__0_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.975 r  seven/my_clk/div_cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.975    seven/my_clk/data0[11]
    SLICE_X53Y51         FDRE                                         r  seven/my_clk/div_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     1.963    seven/my_clk/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  seven/my_clk/div_cnt_reg[11]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y51         FDRE (Hold_fdre_C_D)         0.105     1.824    seven/my_clk/div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y52   kp_driver/FSM_sequential_PS_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y52   kp_driver/FSM_sequential_PS_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y51   seven/my_clk/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y51   seven/my_clk/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y51   seven/my_clk/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y51   seven/my_clk/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y52   seven/my_clk/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y52   seven/my_clk/div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y52   seven/my_clk/div_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y52   kp_driver/FSM_sequential_PS_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y52   kp_driver/FSM_sequential_PS_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y51   seven/my_clk/div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y51   seven/my_clk/div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y51   seven/my_clk/div_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y51   seven/my_clk/div_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y52   seven/my_clk/div_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y52   seven/my_clk/div_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y52   seven/my_clk/div_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y52   seven/my_clk/div_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y52   kp_driver/FSM_sequential_PS_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y52   kp_driver/FSM_sequential_PS_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y51   seven/my_clk/div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y51   seven/my_clk/div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y51   seven/my_clk/div_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y51   seven/my_clk/div_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y52   seven/my_clk/div_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y52   seven/my_clk/div_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y52   seven/my_clk/div_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y52   seven/my_clk/div_cnt_reg[16]/C



