<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='lem1_9min.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: lem1_9min
    <br/>
    Created: Apr  8, 2005
    <br/>
    Updated: Dec 20, 2009
    <br/>
    SVN Updated: May  5, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_LEM1_9min documentation">
    <h2>
     
     
     LEM1_9min documentation
    </h2>
    <p id="p_LEM1_9min documentation">
     Description:
     <br/>
     Extremely simple micro-controller allowing easy augmentation of the instruction set (e.g. a Hello World project for FPGA micros). Associated assembler written in C#. Example program displays a scrolling "Hello UJorld" on four digit/seven-segment display.
     <br/>
     Motivation
     <br/>
     * A &#8220;Hello World&#8221; for FPGAs
     <br/>
     e.g. a simple microprocessor core for use in a FPGA/VHDL course
     <br/>
     * A Core that is easily extended with additional instructions, addressing modes,
     <br/>
     registers, etc.
     <br/>
     * Exploits single port distributed RAM&#8217;s ability to do both sync write &amp; async read.
     <br/>
     * High performance, single pipeline stage micro-controller.
     <br/>
     * Efficiently implement slow speed logic via emulation.
     <br/>
     * Implement real-time software via compilation to EDIF.
     <br/>
     One processor per interrupt and deterministic timing.
     <br/>
     Performance:
     <br/>
     *  100+ Mhz, in a Spartan 3
     <br/>
     *  Uses 84 logic LUTs and one-half of a block RAM
     <br/>
     *  Single cycle instruction execution.
     <br/>
     Implementation:
     <br/>
     The design regimen is single pipeline stage micro-controller.  Instruction fetch via block RAM read.  Data fetch via distributed RAM asynchronous read.  Data store via synchronous write coinciding with next instruction fetch (and register updates).
     <br/>
     The instruction set includes no branches or calls.  Program executes sequentially until HALT instruction.  Then waits for next &#8220;system&#8221; clock.
     <br/>
     Very simple assembler via subroutine calls (one subroutine for each unique instruction) which deposit binary into a list.  List is formatted and written to text file suitable for pasting into block RAM initialization.
     <br/>
     Lem1_9min_defs.vhd	 Instruction set
     <br/>
     Lem1_9min.vhd		   Core
     <br/>
     Lem1_9min_hw.vhd	Test harness for Xilinx/Digilent Spartan-3 board
     <br/>
     Form1.cs		      C# source for &#8220;assembler&#8221;
     <br/>
     Lem1_9min_asm.csproj	C# project for lem1_9min assembler, uses Windows form
     <br/>
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     No branch instructions.  Program executes until reaching HALT instruction.  Then waits for next "system" clock.  Intended for logic emulation.
     <br/>
     Single bit wide accumulator and memory.  Carry bit available and with ADC (add with carry) instruction arithmetic is done bit serial.
     <br/>
     Data memory kept in distributed RAM (Xilinx).  Uses async read and sync write.  In a single instruction clock cycle: program memory read, instruction address field addresses data memory and data memory read.  Then instruction is performed followed by register updates.  Register update also does distributed RAM write if enabled.
     <br/>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     Fully functional and tested on Digilent Spartan-3 Starter board (www.digilentinc.com).
     <br/>
     Considering several approaches to variable bit length instructions.
    </p>
   </div>
   <div id="d_FILE: trinity_talk_041205.pdf">
    <h2>
     
     
     FILE: trinity_talk_041205.pdf
    </h2>
    <p id="p_FILE: trinity_talk_041205.pdf">
     FILE: trinity_talk_041205.pdf
     <br/>
     DESCRIPTION: PDF presentation
     <br/>
    </p>
   </div>
   <div id="d_FILE: lem1_9min.vhd">
    <h2>
     
     
     FILE: lem1_9min.vhd
    </h2>
    <p id="p_FILE: lem1_9min.vhd">
     FILE: lem1_9min.vhd
     <br/>
     DESCRIPTION: micro-controller core
     <br/>
    </p>
   </div>
   <div id="d_FILE: lem1_9min_hw.vhd">
    <h2>
     
     
     FILE: lem1_9min_hw.vhd
    </h2>
    <p id="p_FILE: lem1_9min_hw.vhd">
     FILE: lem1_9min_hw.vhd
     <br/>
     DESCRIPTION: Test harness
     <br/>
    </p>
   </div>
   <div id="d_FILE: d3_lem1_9min_hw.ucf">
    <h2>
     
     
     FILE: d3_lem1_9min_hw.ucf
    </h2>
    <p id="p_FILE: d3_lem1_9min_hw.ucf">
     FILE: d3_lem1_9min_hw.ucf
     <br/>
     DESCRIPTION: Clock constraint and pin assignments
     <br/>
    </p>
   </div>
   <div id="d_FILE: Form1.cs">
    <h2>
     
     
     FILE: Form1.cs
    </h2>
    <p id="p_FILE: Form1.cs">
     FILE: Form1.cs
     <br/>
     DESCRIPTION: C# assembler for lem1_9min
     <br/>
    </p>
   </div>
   <div id="d_FILE: lem1_9min_asm.csproj">
    <h2>
     
     
     FILE: lem1_9min_asm.csproj
    </h2>
    <p id="p_FILE: lem1_9min_asm.csproj">
     FILE: lem1_9min_asm.csproj
     <br/>
     DESCRIPTION: C# project file for lem1_9min
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
