{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711037130873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711037130875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 16:05:30 2024 " "Processing started: Thu Mar 21 16:05:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711037130875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037130875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_processor -c audio_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_processor -c audio_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037130875 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711037131713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711037131713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eee8088/part b/new approach/codec_init/codec_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /eee8088/part b/new approach/codec_init/codec_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_init-rtl " "Found design unit 1: codec_init-rtl" {  } { { "../../codec_init/codec_init.vhd" "" { Text "H:/eee8088/Part B/new approach/codec_init/codec_init.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037140180 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_init " "Found entity 1: codec_init" {  } { { "../../codec_init/codec_init.vhd" "" { Text "H:/eee8088/Part B/new approach/codec_init/codec_init.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037140180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037140180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eee8088/part b/new approach/s2p_adaptor/s2p_adaptor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /eee8088/part b/new approach/s2p_adaptor/s2p_adaptor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s2p_adaptor-rtl " "Found design unit 1: s2p_adaptor-rtl" {  } { { "../../s2p_adaptor/s2p_adaptor.vhd" "" { Text "H:/eee8088/Part B/new approach/s2p_adaptor/s2p_adaptor.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037140190 ""} { "Info" "ISGN_ENTITY_NAME" "1 s2p_adaptor " "Found entity 1: s2p_adaptor" {  } { { "../../s2p_adaptor/s2p_adaptor.vhd" "" { Text "H:/eee8088/Part B/new approach/s2p_adaptor/s2p_adaptor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037140190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037140190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eee8088/part b/new approach/fir/fir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /eee8088/part b/new approach/fir/fir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir-rtl " "Found design unit 1: fir-rtl" {  } { { "../../fir/fir.vhd" "" { Text "H:/eee8088/Part B/new approach/fir/fir.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037140207 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "../../fir/fir.vhd" "" { Text "H:/eee8088/Part B/new approach/fir/fir.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037140207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037140207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file audio_processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 audio_processor " "Found entity 1: audio_processor" {  } { { "audio_processor.bdf" "" { Schematic "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/audio_processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037140224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037140224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "audio_processor " "Elaborating entity \"audio_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711037141862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2p_adaptor s2p_adaptor:inst " "Elaborating entity \"s2p_adaptor\" for hierarchy \"s2p_adaptor:inst\"" {  } { { "audio_processor.bdf" "inst" { Schematic "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/audio_processor.bdf" { { 160 448 704 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711037141929 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DACrdy s2p_adaptor.vhd(11) " "VHDL Signal Declaration warning at s2p_adaptor.vhd(11): used implicit default value for signal \"DACrdy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../s2p_adaptor/s2p_adaptor.vhd" "" { Text "H:/eee8088/Part B/new approach/s2p_adaptor/s2p_adaptor.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711037141931 "|audio_processor|s2p_adaptor:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir fir:inst3 " "Elaborating entity \"fir\" for hierarchy \"fir:inst3\"" {  } { { "audio_processor.bdf" "inst3" { Schematic "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/audio_processor.bdf" { { 160 792 960 480 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711037142018 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADCrdy fir.vhd(15) " "VHDL Signal Declaration warning at fir.vhd(15): used implicit default value for signal \"ADCrdy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../fir/fir.vhd" "" { Text "H:/eee8088/Part B/new approach/fir/fir.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711037142018 "|audio_processor|fir:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "old_ADCstb fir.vhd(30) " "Verilog HDL or VHDL warning at fir.vhd(30): object \"old_ADCstb\" assigned a value but never read" {  } { { "../../fir/fir.vhd" "" { Text "H:/eee8088/Part B/new approach/fir/fir.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711037142018 "|audio_processor|fir:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclklock altclklock:inst7 " "Elaborating entity \"altclklock\" for hierarchy \"altclklock:inst7\"" {  } { { "audio_processor.bdf" "inst7" { Schematic "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/audio_processor.bdf" { { -16 472 616 112 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711037142122 ""}
{ "Warning" "WTDFX_ASSERTION" "'INCLOCK_SETTINGS' was specified so 'INCLOCK_PERIOD' is being ignored " "Assertion warning: 'INCLOCK_SETTINGS' was specified so 'INCLOCK_PERIOD' is being ignored" {  } { { "altclklock.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altclklock.tdf" 236 2 0 } } { "audio_processor.bdf" "" { Schematic "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/audio_processor.bdf" { { -16 472 616 112 "inst7" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037142127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altclklock:inst7 " "Elaborated megafunction instantiation \"altclklock:inst7\"" {  } { { "audio_processor.bdf" "" { Schematic "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/audio_processor.bdf" { { -16 472 616 112 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711037142202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altclklock:inst7 " "Instantiated megafunction \"altclklock:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK0_BOOST 1 " "Parameter \"CLOCK0_BOOST\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK0_DIVIDE 1 " "Parameter \"CLOCK0_DIVIDE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK0_SETTINGS UNUSED " "Parameter \"CLOCK0_SETTINGS\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK0_TIME_DELAY 0 " "Parameter \"CLOCK0_TIME_DELAY\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK1_BOOST 1 " "Parameter \"CLOCK1_BOOST\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK1_DIVIDE 1 " "Parameter \"CLOCK1_DIVIDE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK1_SETTINGS UNUSED " "Parameter \"CLOCK1_SETTINGS\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK1_TIME_DELAY 0 " "Parameter \"CLOCK1_TIME_DELAY\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK2_BOOST 1 " "Parameter \"CLOCK2_BOOST\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK2_DIVIDE 1 " "Parameter \"CLOCK2_DIVIDE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK2_SETTINGS UNUSED " "Parameter \"CLOCK2_SETTINGS\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK2_TIME_DELAY 0 " "Parameter \"CLOCK2_TIME_DELAY\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_EXT_BOOST 4 " "Parameter \"CLOCK_EXT_BOOST\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_EXT_DIVIDE 18 " "Parameter \"CLOCK_EXT_DIVIDE\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_EXT_SETTINGS USED " "Parameter \"CLOCK_EXT_SETTINGS\" = \"USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_EXT_TIME_DELAY 0 " "Parameter \"CLOCK_EXT_TIME_DELAY\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INCLOCK_PERIOD 20000 " "Parameter \"INCLOCK_PERIOD\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INCLOCK_SETTINGS USED " "Parameter \"INCLOCK_SETTINGS\" = \"USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INVALID_LOCK_CYCLES 1 " "Parameter \"INVALID_LOCK_CYCLES\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INVALID_LOCK_MULTIPLIER 1 " "Parameter \"INVALID_LOCK_MULTIPLIER\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE NORMAL " "Parameter \"OPERATION_MODE\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTCLOCK_PHASE_SHIFT 0 " "Parameter \"OUTCLOCK_PHASE_SHIFT\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "VALID_LOCK_CYCLES 1 " "Parameter \"VALID_LOCK_CYCLES\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "VALID_LOCK_MULTIPLIER 1 " "Parameter \"VALID_LOCK_MULTIPLIER\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037142202 ""}  } { { "audio_processor.bdf" "" { Schematic "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/audio_processor.bdf" { { -16 472 616 112 "inst7" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711037142202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altclklock:inst7\|altpll:pll " "Elaborating entity \"altpll\" for hierarchy \"altclklock:inst7\|altpll:pll\"" {  } { { "altclklock.tdf" "pll" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altclklock.tdf" 107 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711037142241 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altclklock:inst7\|altpll:pll altclklock:inst7 " "Elaborated megafunction instantiation \"altclklock:inst7\|altpll:pll\", which is child of megafunction instantiation \"altclklock:inst7\"" {  } { { "altclklock.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altclklock.tdf" 107 3 0 } } { "audio_processor.bdf" "" { Schematic "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/audio_processor.bdf" { { -16 472 616 112 "inst7" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711037142311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_fc51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_fc51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_fc51 " "Found entity 1: altpll_fc51" {  } { { "db/altpll_fc51.tdf" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/altpll_fc51.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037142355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037142355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_fc51 altclklock:inst7\|altpll:pll\|altpll_fc51:auto_generated " "Elaborating entity \"altpll_fc51\" for hierarchy \"altclklock:inst7\|altpll:pll\|altpll_fc51:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711037142356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_init codec_init:inst1 " "Elaborating entity \"codec_init\" for hierarchy \"codec_init:inst1\"" {  } { { "audio_processor.bdf" "inst1" { Schematic "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/audio_processor.bdf" { { 488 544 720 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711037142426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e884 " "Found entity 1: altsyncram_e884" {  } { { "db/altsyncram_e884.tdf" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/altsyncram_e884.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037144524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037144524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037144870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037144870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037145055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037145055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c7i " "Found entity 1: cntr_c7i" {  } { { "db/cntr_c7i.tdf" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/cntr_c7i.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037145325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037145325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037145502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037145502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037145818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037145818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037145924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037145924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037146086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037146086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037146187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037146187 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711037146926 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1711037147005 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.03.21.16:05:48 Progress: Loading sld46d5708e/alt_sld_fab_wrapper_hw.tcl " "2024.03.21.16:05:48 Progress: Loading sld46d5708e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037148769 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037150080 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037150329 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037151065 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037151139 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037151216 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037151301 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037151308 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037151330 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1711037152058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46d5708e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld46d5708e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld46d5708e/alt_sld_fab.v" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/ip/sld46d5708e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037152234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037152234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037152302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037152302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037152317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037152317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037152366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037152366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037152433 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037152433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037152433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/ip/sld46d5708e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037152484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037152484 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altclklock:inst7\|altpll:pll\|altpll_fc51:auto_generated\|clk\[1\] " "Synthesized away node \"altclklock:inst7\|altpll:pll\|altpll_fc51:auto_generated\|clk\[1\]\"" {  } { { "db/altpll_fc51.tdf" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/altpll_fc51.tdf" 41 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "altclklock.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altclklock.tdf" 107 3 0 } } { "audio_processor.bdf" "" { Schematic "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/audio_processor.bdf" { { -16 472 616 112 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037154294 "|audio_processor|altclklock:inst7|altpll:pll|altpll_fc51:auto_generated|generic_pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altclklock:inst7\|altpll:pll\|altpll_fc51:auto_generated\|clk\[2\] " "Synthesized away node \"altclklock:inst7\|altpll:pll\|altpll_fc51:auto_generated\|clk\[2\]\"" {  } { { "db/altpll_fc51.tdf" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/altpll_fc51.tdf" 48 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "altclklock.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altclklock.tdf" 107 3 0 } } { "audio_processor.bdf" "" { Schematic "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/audio_processor.bdf" { { -16 472 616 112 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037154294 "|audio_processor|altclklock:inst7|altpll:pll|altpll_fc51:auto_generated|generic_pll3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1711037154294 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1711037154294 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711037155108 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 41 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 41 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1711037156728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711037156757 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711037156757 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST altclklock:inst7\|altpll:pll\|altpll_fc51:auto_generated\|generic_pll4 " "RST port on the PLL is not properly connected on instance altclklock:inst7\|altpll:pll\|altpll_fc51:auto_generated\|generic_pll4. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1711037157013 ""}  } { { "db/altpll_fc51.tdf" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/altpll_fc51.tdf" 55 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1711037157013 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST altclklock:inst7\|altpll:pll\|altpll_fc51:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance altclklock:inst7\|altpll:pll\|altpll_fc51:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1711037157017 ""}  } { { "db/altpll_fc51.tdf" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/altpll_fc51.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1711037157017 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK altclklock:inst7\|altpll:pll\|altpll_fc51:auto_generated\|generic_pll1 " "OUTCLK port on the PLL is not properly connected on instance altclklock:inst7\|altpll:pll\|altpll_fc51:auto_generated\|generic_pll1. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1711037157017 ""}  } { { "db/altpll_fc51.tdf" "" { Text "H:/eee8088/Part B/new approach/audio_processor_na/audio_processor/db/altpll_fc51.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1711037157017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1198 " "Implemented 1198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711037157198 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711037157198 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1174 " "Implemented 1174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711037157198 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1711037157198 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1711037157198 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1711037157198 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711037157198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5008 " "Peak virtual memory: 5008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711037157316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 16:05:57 2024 " "Processing ended: Thu Mar 21 16:05:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711037157316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711037157316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711037157316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711037157316 ""}
