
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[02/30] x86, tlb: make CR4-based TLB flushes more robust - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [02/30] x86, tlb: make CR4-based TLB flushes more robust</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=64071">Dave Hansen</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Nov. 8, 2017, 7:46 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;20171108194649.61C7A485@viggo.jf.intel.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/10049133/mbox/"
   >mbox</a>
|
   <a href="/patch/10049133/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/10049133/">/patch/10049133/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	2C3E4603FA for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed,  8 Nov 2017 19:53:41 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 1D61C29921
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed,  8 Nov 2017 19:53:41 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 124242A372; Wed,  8 Nov 2017 19:53:41 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 8078B2A34E
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed,  8 Nov 2017 19:53:40 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1752607AbdKHTrD (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Wed, 8 Nov 2017 14:47:03 -0500
Received: from mga07.intel.com ([134.134.136.100]:46151 &quot;EHLO
	mga07.intel.com&quot;
	rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
	id S1752563AbdKHTrA (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Wed, 8 Nov 2017 14:47:00 -0500
Received: from orsmga001.jf.intel.com ([10.7.209.18])
	by orsmga105.jf.intel.com with ESMTP; 08 Nov 2017 11:47:00 -0800
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i=&quot;5.44,365,1505804400&quot;; d=&quot;scan&#39;208&quot;;a=&quot;2619373&quot;
Received: from viggo.jf.intel.com (HELO localhost.localdomain)
	([10.54.39.119])
	by orsmga001.jf.intel.com with ESMTP; 08 Nov 2017 11:47:00 -0800
Subject: [PATCH 02/30] x86, tlb: make CR4-based TLB flushes more robust
To: linux-kernel@vger.kernel.org
Cc: linux-mm@kvack.org, dave.hansen@linux.intel.com,
	moritz.lipp@iaik.tugraz.at, daniel.gruss@iaik.tugraz.at,
	michael.schwarz@iaik.tugraz.at, richard.fellner@student.tugraz.at,
	luto@kernel.org, torvalds@linux-foundation.org,
	keescook@google.com, hughd@google.com, x86@kernel.org
From: Dave Hansen &lt;dave.hansen@linux.intel.com&gt;
Date: Wed, 08 Nov 2017 11:46:49 -0800
References: &lt;20171108194646.907A1942@viggo.jf.intel.com&gt;
In-Reply-To: &lt;20171108194646.907A1942@viggo.jf.intel.com&gt;
Message-Id: &lt;20171108194649.61C7A485@viggo.jf.intel.com&gt;
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=64071">Dave Hansen</a> - Nov. 8, 2017, 7:46 p.m.</div>
<pre class="content">
<span class="from">From: Dave Hansen &lt;dave.hansen@linux.intel.com&gt;</span>

Our CR4-based TLB flush currently requries global pages to be
supported *and* enabled.  But, the hardware only needs for them to
be supported.

Make the code more robust by alllowing the initial state of
X86_CR4_PGE to be on *or* off.  In addition, if we get called in
an unepected state (X86_CR4_PGE=0), issue a warning.  Having
X86_CR4_PGE=0 is certainly unexpected and we should not ignore
it if encountered.

This essentially gives us the best of both worlds: we get a TLB
flush no matter what, and we get a warning if we got called in
an unexpected way (X86_CR4_PGE=0).

The XOR change was suggested by Kirill Shutemov.
<span class="signed-off-by">
Signed-off-by: Dave Hansen &lt;dave.hansen@linux.intel.com&gt;</span>
Cc: Moritz Lipp &lt;moritz.lipp@iaik.tugraz.at&gt;
Cc: Daniel Gruss &lt;daniel.gruss@iaik.tugraz.at&gt;
Cc: Michael Schwarz &lt;michael.schwarz@iaik.tugraz.at&gt;
Cc: Richard Fellner &lt;richard.fellner@student.tugraz.at&gt;
Cc: Andy Lutomirski &lt;luto@kernel.org&gt;
Cc: Linus Torvalds &lt;torvalds@linux-foundation.org&gt;
Cc: Kees Cook &lt;keescook@google.com&gt;
Cc: Hugh Dickins &lt;hughd@google.com&gt;
Cc: x86@kernel.org
---

 b/arch/x86/include/asm/tlbflush.h |   17 ++++++++++++++---
 1 file changed, 14 insertions(+), 3 deletions(-)
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=7500">Borislav Petkov</a> - Nov. 9, 2017, 10:48 a.m.</div>
<pre class="content">
On Wed, Nov 08, 2017 at 11:46:49AM -0800, Dave Hansen wrote:
<span class="quote">&gt; </span>
<span class="quote">&gt; From: Dave Hansen &lt;dave.hansen@linux.intel.com&gt;</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; Our CR4-based TLB flush currently requries global pages to be</span>
<span class="quote">&gt; supported *and* enabled.  But, the hardware only needs for them to</span>
<span class="quote">&gt; be supported.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; Make the code more robust by alllowing the initial state of</span>
<span class="quote">&gt; X86_CR4_PGE to be on *or* off.  In addition, if we get called in</span>
<span class="quote">&gt; an unepected state (X86_CR4_PGE=0), issue a warning.  Having</span>
<span class="quote">&gt; X86_CR4_PGE=0 is certainly unexpected and we should not ignore</span>
<span class="quote">&gt; it if encountered.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; This essentially gives us the best of both worlds: we get a TLB</span>
<span class="quote">&gt; flush no matter what, and we get a warning if we got called in</span>
<span class="quote">&gt; an unexpected way (X86_CR4_PGE=0).</span>

Commit message could use a spell checker.
<span class="quote">
&gt; The XOR change was suggested by Kirill Shutemov.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; Signed-off-by: Dave Hansen &lt;dave.hansen@linux.intel.com&gt;</span>
<span class="quote">&gt; Cc: Moritz Lipp &lt;moritz.lipp@iaik.tugraz.at&gt;</span>
<span class="quote">&gt; Cc: Daniel Gruss &lt;daniel.gruss@iaik.tugraz.at&gt;</span>
<span class="quote">&gt; Cc: Michael Schwarz &lt;michael.schwarz@iaik.tugraz.at&gt;</span>
<span class="quote">&gt; Cc: Richard Fellner &lt;richard.fellner@student.tugraz.at&gt;</span>
<span class="quote">&gt; Cc: Andy Lutomirski &lt;luto@kernel.org&gt;</span>
<span class="quote">&gt; Cc: Linus Torvalds &lt;torvalds@linux-foundation.org&gt;</span>
<span class="quote">&gt; Cc: Kees Cook &lt;keescook@google.com&gt;</span>
<span class="quote">&gt; Cc: Hugh Dickins &lt;hughd@google.com&gt;</span>
<span class="quote">&gt; Cc: x86@kernel.org</span>
<span class="quote">&gt; ---</span>
<span class="quote">&gt; </span>
<span class="quote">&gt;  b/arch/x86/include/asm/tlbflush.h |   17 ++++++++++++++---</span>
<span class="quote">&gt;  1 file changed, 14 insertions(+), 3 deletions(-)</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; diff -puN arch/x86/include/asm/tlbflush.h~kaiser-prep-make-cr4-writes-tolerate-clear-pge arch/x86/include/asm/tlbflush.h</span>
<span class="quote">&gt; --- a/arch/x86/include/asm/tlbflush.h~kaiser-prep-make-cr4-writes-tolerate-clear-pge	2017-11-08 10:45:26.461681402 -0800</span>
<span class="quote">&gt; +++ b/arch/x86/include/asm/tlbflush.h	2017-11-08 10:45:26.464681402 -0800</span>
<span class="quote">&gt; @@ -250,9 +250,20 @@ static inline void __native_flush_tlb_gl</span>
<span class="quote">&gt;  	unsigned long cr4;</span>
<span class="quote">&gt;  </span>
<span class="quote">&gt;  	cr4 = this_cpu_read(cpu_tlbstate.cr4);</span>
<span class="quote">&gt; -	/* clear PGE */</span>
<span class="quote">&gt; -	native_write_cr4(cr4 &amp; ~X86_CR4_PGE);</span>
<span class="quote">&gt; -	/* write old PGE again and flush TLBs */</span>

&lt;---- newline here.
<span class="quote">
&gt; +	/*</span>
<span class="quote">&gt; +	 * This function is only called on systems that support X86_CR4_PGE</span>
<span class="quote">&gt; +	 * and where always set X86_CR4_PGE.  Warn if we are called without</span>

&quot;... and where X86_CR4_PGE is normally always set.&quot;
<span class="quote">
&gt; +	 * PGE set.</span>
<span class="quote">&gt; +	 */</span>
<span class="quote">&gt; +	WARN_ON_ONCE(!(cr4 &amp; X86_CR4_PGE));</span>

&lt;---- newline here.
<span class="quote">
&gt; +	/*</span>
<span class="quote">&gt; +	 * Architecturally, any _change_ to X86_CR4_PGE will fully flush the</span>
<span class="quote">&gt; +	 * TLB of all entries including all entries in all PCIDs and all</span>
<span class="quote">&gt; +	 * global pages.  Make sure that we _change_ the bit, regardless of</span>
<span class="quote">&gt; +	 * whether we had X86_CR4_PGE set in the first place.</span>

							    ... or not.&quot;
<span class="quote">
&gt; +	 */</span>
<span class="quote">&gt; +	native_write_cr4(cr4 ^ X86_CR4_PGE);</span>


&lt;---- newline here.
<span class="quote">
&gt; +	/* Put original CR4 value back: */</span>
<span class="quote">&gt;  	native_write_cr4(cr4);</span>
<span class="quote">&gt;  }</span>

Btw, Andy, we read the CR4 shadow in that function but we don&#39;t update
it. Why?
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=107">Thomas Gleixner</a> - Nov. 9, 2017, 10:51 a.m.</div>
<pre class="content">
On Thu, 9 Nov 2017, Borislav Petkov wrote:
<span class="quote">&gt; On Wed, Nov 08, 2017 at 11:46:49AM -0800, Dave Hansen wrote:</span>
<span class="quote">&gt; &gt; +	/* Put original CR4 value back: */</span>
<span class="quote">&gt; &gt;  	native_write_cr4(cr4);</span>
<span class="quote">&gt; &gt;  }</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; Btw, Andy, we read the CR4 shadow in that function but we don&#39;t update</span>
<span class="quote">&gt; it. Why?</span>

Because its the same as before.
<span class="quote">
&gt; &gt; +   /* Put original CR4 value back: */</span>
<span class="quote">&gt; &gt;     native_write_cr4(cr4);</span>

Thanks,

	tglx
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=7500">Borislav Petkov</a> - Nov. 9, 2017, 11:02 a.m.</div>
<pre class="content">
On Thu, Nov 09, 2017 at 11:51:08AM +0100, Thomas Gleixner wrote:
<span class="quote">&gt; Because its the same as before.</span>

Doh, of course.

Thx.
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff -puN arch/x86/include/asm/tlbflush.h~kaiser-prep-make-cr4-writes-tolerate-clear-pge arch/x86/include/asm/tlbflush.h</span>
<span class="p_header">--- a/arch/x86/include/asm/tlbflush.h~kaiser-prep-make-cr4-writes-tolerate-clear-pge	2017-11-08 10:45:26.461681402 -0800</span>
<span class="p_header">+++ b/arch/x86/include/asm/tlbflush.h	2017-11-08 10:45:26.464681402 -0800</span>
<span class="p_chunk">@@ -250,9 +250,20 @@</span> <span class="p_context"> static inline void __native_flush_tlb_gl</span>
 	unsigned long cr4;
 
 	cr4 = this_cpu_read(cpu_tlbstate.cr4);
<span class="p_del">-	/* clear PGE */</span>
<span class="p_del">-	native_write_cr4(cr4 &amp; ~X86_CR4_PGE);</span>
<span class="p_del">-	/* write old PGE again and flush TLBs */</span>
<span class="p_add">+	/*</span>
<span class="p_add">+	 * This function is only called on systems that support X86_CR4_PGE</span>
<span class="p_add">+	 * and where always set X86_CR4_PGE.  Warn if we are called without</span>
<span class="p_add">+	 * PGE set.</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	WARN_ON_ONCE(!(cr4 &amp; X86_CR4_PGE));</span>
<span class="p_add">+	/*</span>
<span class="p_add">+	 * Architecturally, any _change_ to X86_CR4_PGE will fully flush the</span>
<span class="p_add">+	 * TLB of all entries including all entries in all PCIDs and all</span>
<span class="p_add">+	 * global pages.  Make sure that we _change_ the bit, regardless of</span>
<span class="p_add">+	 * whether we had X86_CR4_PGE set in the first place.</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	native_write_cr4(cr4 ^ X86_CR4_PGE);</span>
<span class="p_add">+	/* Put original CR4 value back: */</span>
 	native_write_cr4(cr4);
 }
 

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



