# âš¡ 19-bit  CPU (Verilog â€“ Vivado)

This project is a Verilog-based implementation of a **single-cycle 19-bit CPU**, designed for **educational purposes**.  
It supports a **custom instruction set architecture (ISA)** with R-type, Load/Store, Branch, Jump, Call, and Return instructions.

---

## âœ… Supported Instruction Set

### ðŸ”¹ R-type (Registerâ€“Register)
Format: | opcode (5) | rd (3) | rs1 (3) | rs2 (3) | funct (5) | 
  - Arithmetic & Logic operations (controlled by `funct` field).

---

### ðŸ”¹ Load (I-type)
Format:| opcode (5) | rd (3) | address (11) |
- Loads data from memory into `rd`.

Opcode: `01111`

---

### ðŸ”¹ Store (S-type)
Format: | opcode (5) | address (11) | rs1 (3) |
- Stores data from register `rs1` into memory.

Opcode: `10000`

---

### ðŸ”¹ Jump
Format: | opcode (5) | address (8) |
- Unconditional jump to address.

Opcode: `01011`

---

### ðŸ”¹ Branch Equal (BEQ)
Format:| opcode (5) | rs1 (3) | rs2 (3) | address (8) |
- Branches if `rs1 == rs2`.

Opcode: `01100`

---

### ðŸ”¹ Branch Not Equal (BNE)
Format: | opcode (5) | rs1 (3) | rs2 (3) | address (8) |
- Branches if `rs1 != rs2`.

Opcode: `01101`

---

### ðŸ”¹ Call
Format: | opcode (5) | address (8) |
- Jumps to subroutine and saves return address.

Opcode: `01110`

---

### ðŸ”¹ Return
Format:| opcode (5) | unused (14) |
- Returns to address saved by `call`.

Opcode: `10001`

---


19_bit_single_cycle_cpu/
â”‚
â”œâ”€â”€ alu.v               # Arithmetic Logic Unit
â”œâ”€â”€ alu_decoder.v       # ALU control logic
â”œâ”€â”€ control_unit.v      # Main control signals
â”œâ”€â”€ datamem.v           # Data memory
â”œâ”€â”€ imm_gen.v           # Immediate generator
â”œâ”€â”€ instr_mem.v         # Instruction memory
â”œâ”€â”€ muxes.v             # Multiplexers
â”œâ”€â”€ reg_file.v          # Register file (r0â€“r7)
â”œâ”€â”€ single_cycle_core.v # Top-level processor module
â”œâ”€â”€ single_cycle_tb.v   # Testbench for simulation
â”œâ”€â”€ memfile.hex         # Sample program (machine code)
â””â”€â”€ README.md           # Project documentation








