# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:07:35 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): VHDL Compiler exiting
# End time: 17:07:35 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:07:35 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# ** Error: (vcom-11) Could not find work.addsub.
# ** Error (suppressible): /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(17): (vcom-1195) Cannot find expanded name "work.AddSub".
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(17): Unknown expanded name.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(54): VHDL Compiler exiting
# End time: 17:07:35 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:09:56 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): VHDL Compiler exiting
# End time: 17:09:57 on Jan 30,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:09:57 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# ** Error: (vcom-11) Could not find work.adder_sub.
# ** Error (suppressible): /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(17): (vcom-1195) Cannot find expanded name "work.adder_sub".
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(17): Unknown expanded name.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(54): VHDL Compiler exiting
# End time: 17:09:57 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:09:57 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# ** Error: (vcom-11) Could not find work.adder_sub.
# ** Error (suppressible): /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(17): (vcom-1195) Cannot find expanded name "work.adder_sub".
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(17): Unknown expanded name.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(54): VHDL Compiler exiting
# End time: 17:09:57 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:09:57 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): VHDL Compiler exiting
# End time: 17:09:57 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:11:16 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# ** Error: (vcom-11) Could not find work.adder_sub.
# ** Error (suppressible): /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(17): (vcom-1195) Cannot find expanded name "work.adder_sub".
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(17): Unknown expanded name.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(54): VHDL Compiler exiting
# End time: 17:11:16 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:11:16 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# -- Compiling architecture Behavioral of AddSub
# -- Loading entity Adder
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(33): (vcom-1484) Unknown formal identifier "N".
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(33): (vcom-1484) Unknown formal identifier "N".
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(37): (vcom-1484) Unknown formal identifier "iCin".
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(38): (vcom-1484) Unknown formal identifier "oSum".
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(39): (vcom-1484) Unknown formal identifier "oCarry".
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(40): (vcom-1035) Formal port "iCLK" has OPEN or no actual associated with it.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(44): VHDL Compiler exiting
# End time: 17:11:17 on Jan 30,2025, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:11:36 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# ** Error: (vcom-11) Could not find work.adder_sub.
# ** Error (suppressible): /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(17): (vcom-1195) Cannot find expanded name "work.adder_sub".
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(17): Unknown expanded name.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(54): VHDL Compiler exiting
# End time: 17:11:36 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:11:36 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(13): (vcom-1576) Invalid ';' before ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(13): VHDL Compiler exiting
# End time: 17:11:36 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:11:36 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# ** Error: (vcom-11) Could not find work.adder_sub.
# ** Error (suppressible): /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(17): (vcom-1195) Cannot find expanded name "work.adder_sub".
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(17): Unknown expanded name.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(54): VHDL Compiler exiting
# End time: 17:11:36 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:18:26 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:18:26 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:18:26 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): VHDL Compiler exiting
# End time: 17:18:26 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:18:26 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:18:26 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:18:26 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): VHDL Compiler exiting
# End time: 17:18:26 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:18:26 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:18:26 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_addsub
# vsim work.tb_addsub 
# Start time: 17:18:41 on Jan 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(14): (vopt-1447) Instance "uut" is bound to entity "work.addsub" that has no architectures.
# ** Warning: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(14): (vopt-3473) Component instance "uut : AddSub" is not bound.
#         Region: /tb_AddSub
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_addsub(test)#1
# ** Error: (vsim-3173) Entity '/home/rafatmom/CprE381/Lab1/Lab1/Lab1/work.AddSub' has no architecture.
# Load interrupted
# Error loading design
# End time: 17:18:41 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:21:11 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/adder_sub_tb.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/rafatmom/CprE381/Lab1/Lab1/Lab1/adder_sub_tb.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 17:21:11 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:21:11 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/adder_sub.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/rafatmom/CprE381/Lab1/Lab1/Lab1/adder_sub.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 17:21:11 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:21:11 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/adder_sub_tb.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/rafatmom/CprE381/Lab1/Lab1/Lab1/adder_sub_tb.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 17:21:11 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:21:11 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/adder_sub.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/rafatmom/CprE381/Lab1/Lab1/Lab1/adder_sub.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 17:21:11 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:21:11 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/adder_sub_tb.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/rafatmom/CprE381/Lab1/Lab1/Lab1/adder_sub_tb.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 17:21:11 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Adder.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:21:11 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 17:21:11 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/andg2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:21:11 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 17:21:11 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/TPU_MV_Element.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:21:11 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# End time: 17:21:11 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/tb_TPU_MV_Element.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:21:11 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/tb_TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/tb_TPU_MV_Element.vhd(18): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_TPU_MV_Element
# -- Compiling architecture mixed of tb_TPU_MV_Element
# End time: 17:21:11 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/RegLd.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:21:11 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/RegLd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# End time: 17:21:11 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Reg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:21:11 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# End time: 17:21:11 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/org2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:21:11 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 17:21:11 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Multiplier.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:21:11 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# End time: 17:21:12 on Jan 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/invg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:21:12 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 17:21:12 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/xorg2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:21:12 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 17:21:12 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:21:22 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): VHDL Compiler exiting
# End time: 17:21:22 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:21:22 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:21:22 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:23:00 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): VHDL Compiler exiting
# End time: 17:23:00 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:23:00 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:23:00 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:23:00 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): VHDL Compiler exiting
# End time: 17:23:00 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:23:00 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:23:00 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:24:00 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): VHDL Compiler exiting
# End time: 17:24:00 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:24:00 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:24:00 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:24:00 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): VHDL Compiler exiting
# End time: 17:24:00 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:24:00 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:24:00 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:24:00 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): VHDL Compiler exiting
# End time: 17:24:00 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:24:00 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:24:00 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_addsub
# vsim work.tb_addsub 
# Start time: 17:24:11 on Jan 30,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_addsub(test)#1
# ** Error: (vsim-3173) Entity '/home/rafatmom/CprE381/Lab1/Lab1/Lab1/work.AddSub' has no architecture.
# Load interrupted
# Error loading design
# End time: 17:24:11 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:29:12 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): VHDL Compiler exiting
# End time: 17:29:12 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:29:12 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:29:12 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:29:12 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): VHDL Compiler exiting
# End time: 17:29:12 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:29:12 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:29:13 on Jan 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:29:13 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): VHDL Compiler exiting
# End time: 17:29:13 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:29:13 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:29:13 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/mux2_1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:29:13 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/mux2_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2To1
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/mux2_1.vhd(7): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/mux2_1.vhd(7): VHDL Compiler exiting
# End time: 17:29:13 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/inverter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:29:13 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/inverter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Inverter
# -- Compiling architecture Behavioral of Inverter
# End time: 17:29:13 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:29:13 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd(5): (vcom-1615) Existing entity 'Adder' at /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Adder.vhd(26) will be overwritten.
# -- Compiling entity Adder
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd(8): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd(8): VHDL Compiler exiting
# End time: 17:29:13 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:30:53 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): VHDL Compiler exiting
# End time: 17:30:53 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:30:53 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:30:53 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:30:53 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): VHDL Compiler exiting
# End time: 17:30:53 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:30:53 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:30:53 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:30:53 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): VHDL Compiler exiting
# End time: 17:30:53 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:30:53 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:30:53 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/mux2_1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:30:53 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/mux2_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2To1
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/mux2_1.vhd(7): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/mux2_1.vhd(7): VHDL Compiler exiting
# End time: 17:30:54 on Jan 30,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/inverter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:30:54 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/inverter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Inverter
# -- Compiling architecture Behavioral of Inverter
# End time: 17:30:54 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:30:54 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd(5): (vcom-1615) Existing entity 'Adder' at /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Adder.vhd(26) will be overwritten.
# -- Compiling entity Adder
# -- Compiling architecture Behavioral of Adder
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd(18): (vcom-1583) Illegal type conversion from 'ieee.std_logic_1164.STD_LOGIC' to 'ieee.NUMERIC_STD.UNSIGNED' (non-numeric to array).
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd(21): VHDL Compiler exiting
# End time: 17:30:54 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:30:54 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture Behavioral of Adder
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd(18): (vcom-1583) Illegal type conversion from 'ieee.std_logic_1164.STD_LOGIC' to 'ieee.NUMERIC_STD.UNSIGNED' (non-numeric to array).
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd(21): VHDL Compiler exiting
# End time: 17:30:54 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:31:19 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): VHDL Compiler exiting
# End time: 17:31:19 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:31:19 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:31:20 on Jan 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:31:20 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): VHDL Compiler exiting
# End time: 17:31:20 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:31:20 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:31:20 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:31:20 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): VHDL Compiler exiting
# End time: 17:31:20 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:31:20 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:31:20 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/mux2_1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:31:20 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/mux2_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2To1
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/mux2_1.vhd(7): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/mux2_1.vhd(7): VHDL Compiler exiting
# End time: 17:31:20 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/inverter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:31:20 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/inverter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Inverter
# -- Compiling architecture Behavioral of Inverter
# End time: 17:31:20 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:31:20 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture Behavioral of Adder
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd(18): (vcom-1583) Illegal type conversion from 'ieee.std_logic_1164.STD_LOGIC' to 'ieee.NUMERIC_STD.UNSIGNED' (non-numeric to array).
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd(21): VHDL Compiler exiting
# End time: 17:31:20 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:31:20 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture Behavioral of Adder
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd(18): (vcom-1583) Illegal type conversion from 'ieee.std_logic_1164.STD_LOGIC' to 'ieee.NUMERIC_STD.UNSIGNED' (non-numeric to array).
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd(21): VHDL Compiler exiting
# End time: 17:31:20 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:31:20 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:31:20 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:31:20 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(9): VHDL Compiler exiting
# End time: 17:31:20 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:31:52 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(13): (vcom-1576) Invalid ';' before ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(13): VHDL Compiler exiting
# End time: 17:31:52 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:31:52 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:31:52 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:33:03 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# -- Compiling architecture Structural of AddSub
# End time: 17:33:03 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:33:03 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:33:03 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_addsub
# vsim work.tb_addsub 
# Start time: 17:33:22 on Jan 30,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_addsub(test)#1
# ** Error: (vsim-3173) Entity '/home/rafatmom/CprE381/Lab1/Lab1/Lab1/work.AddSub' has no architecture.
# Load interrupted
# Error loading design
# End time: 17:33:22 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:35:08 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# -- Compiling architecture Structural of AddSub
# End time: 17:35:08 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:35:08 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(21): Illegal architecture specification.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(48): VHDL Compiler exiting
# End time: 17:35:08 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:35:08 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# -- Compiling architecture Structural of AddSub
# End time: 17:35:08 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:35:08 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(21): Illegal architecture specification.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(48): VHDL Compiler exiting
# End time: 17:35:08 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:36:39 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# -- Compiling architecture Structural of AddSub
# End time: 17:36:39 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:36:39 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# End time: 17:36:39 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_addsub
# vsim work.tb_addsub 
# Start time: 17:36:56 on Jan 30,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.adder(behavior) because work.adder has changed.
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Adder.vhd(42): (vopt-1136) Unknown identifier "iCLK".
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Adder.vhd(42): Expression is not a signal.
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Adder.vhd(44): (vopt-1136) Unknown identifier "iCLK".
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Adder.vhd(45): Illegal target for signal assignment.
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Adder.vhd(45): (vopt-1136) Unknown identifier "oC".
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=5, Warnings=1.
# Error loading design
# End time: 17:36:57 on Jan 30,2025, Elapsed time: 0:00:01
# Errors: 5, Warnings: 1
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:40:59 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): VHDL Compiler exiting
# End time: 17:40:59 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:40:59 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(21): Illegal architecture specification.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(48): VHDL Compiler exiting
# End time: 17:40:59 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:41:21 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): VHDL Compiler exiting
# End time: 17:41:21 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:41:21 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture test of tb_AddSub
# -- Loading entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(21): Illegal architecture specification.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(48): VHDL Compiler exiting
# End time: 17:41:21 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/inverter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:41:21 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/inverter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Inverter
# -- Compiling architecture Behavioral of Inverter
# End time: 17:41:21 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/mux2_1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:41:21 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/mux2_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2To1
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/mux2_1.vhd(7): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/mux2_1.vhd(7): VHDL Compiler exiting
# End time: 17:41:21 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:41:21 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture Behavioral of Adder
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd(18): (vcom-1583) Illegal type conversion from 'ieee.std_logic_1164.STD_LOGIC' to 'ieee.NUMERIC_STD.UNSIGNED' (non-numeric to array).
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd(21): VHDL Compiler exiting
# End time: 17:41:21 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:42:48 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): VHDL Compiler exiting
# End time: 17:42:48 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:42:48 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# -- Loading entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(21): Illegal architecture specification.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(42): VHDL Compiler exiting
# End time: 17:42:48 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/inverter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:42:48 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/inverter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Inverter
# -- Compiling architecture Behavioral of Inverter
# End time: 17:42:48 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/mux2_1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:42:48 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/mux2_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2To1
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/mux2_1.vhd(7): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/mux2_1.vhd(7): VHDL Compiler exiting
# End time: 17:42:48 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:42:48 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture Behavioral of Adder
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd(18): (vcom-1583) Illegal type conversion from 'ieee.std_logic_1164.STD_LOGIC' to 'ieee.NUMERIC_STD.UNSIGNED' (non-numeric to array).
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/_adder.vhd(21): VHDL Compiler exiting
# End time: 17:42:48 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:42:48 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): VHDL Compiler exiting
# End time: 17:42:49 on Jan 30,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:42:49 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# -- Loading entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(21): Illegal architecture specification.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(42): VHDL Compiler exiting
# End time: 17:42:49 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:44:03 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd(8): VHDL Compiler exiting
# End time: 17:44:03 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:44:03 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# -- Loading entity AddSub
# End time: 17:44:03 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:45:02 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# -- Compiling architecture Behavioral of AddSub
# End time: 17:45:02 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:45:02 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# -- Loading entity AddSub
# End time: 17:45:02 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:45:02 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# -- Compiling architecture Behavioral of AddSub
# End time: 17:45:02 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:45:02 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# -- Loading entity AddSub
# End time: 17:45:02 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_addsub
# vsim work.tb_addsub 
# Start time: 17:45:13 on Jan 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_addsub(behavioral)#1
add wave -position insertpoint sim:/tb_addsub/*
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/tb_addsub/*'.
quit -sim
# End time: 17:46:20 on Jan 30,2025, Elapsed time: 0:01:07
# Errors: 0, Warnings: 0
vsim work.tb_addsub
# vsim work.tb_addsub 
# Start time: 17:47:01 on Jan 30,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_addsub(behavioral)#1
add wave tb_iA
# ** UI-Msg (Warning): (vish-4014) No objects found matching 'tb_iA'.
add wave tb_iB
# ** UI-Msg (Warning): (vish-4014) No objects found matching 'tb_iB'.
add wave tb_nAdd_Sub
# ** UI-Msg (Warning): (vish-4014) No objects found matching 'tb_nAdd_Sub'.
add wave tb_oResult
# ** UI-Msg (Warning): (vish-4014) No objects found matching 'tb_oResult'.
run 100 ns
# ** Note: End of Simulation
#    Time: 20 ns  Iteration: 0  Instance: /tb_addsub

add wave -position insertpoint sim:/tb_addsub/*
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/tb_addsub/*'.
add wave tb_iA
# ** UI-Msg (Warning): (vish-4014) No objects found matching 'tb_iA'.
add wave tb_iB
# ** UI-Msg (Warning): (vish-4014) No objects found matching 'tb_iB'.
add wave tb_nAdd_Sub
# ** UI-Msg (Warning): (vish-4014) No objects found matching 'tb_nAdd_Sub'.
add wave tb_oResult
# ** UI-Msg (Warning): (vish-4014) No objects found matching 'tb_oResult'.
run 100 ns

quit -sim
# End time: 17:47:33 on Jan 30,2025, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:48:35 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# -- Compiling architecture Behavioral of AddSub
# End time: 17:48:35 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:48:35 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# -- Loading entity AddSub
# End time: 17:48:35 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:48:35 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# -- Compiling architecture Behavioral of AddSub
# End time: 17:48:35 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:48:35 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# -- Loading entity AddSub
# End time: 17:48:35 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:48:35 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# -- Loading entity AddSub
# End time: 17:48:35 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:48:35 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# -- Compiling architecture Behavioral of AddSub
# End time: 17:48:35 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_addsub
# vsim work.tb_addsub 
# Start time: 17:48:53 on Jan 30,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_addsub(behavioral)#1
quit -sim
# End time: 17:49:09 on Jan 30,2025, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:50:12 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# -- Compiling architecture Behavioral of AddSub
# End time: 17:50:12 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:50:12 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# -- Loading entity AddSub
# End time: 17:50:12 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:50:12 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# -- Compiling architecture Behavioral of AddSub
# End time: 17:50:12 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:50:12 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# -- Loading entity AddSub
# End time: 17:50:12 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:50:12 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# -- Loading entity AddSub
# End time: 17:50:12 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:50:12 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# -- Compiling architecture Behavioral of AddSub
# End time: 17:50:12 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:50:12 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# -- Compiling architecture Behavioral of AddSub
# End time: 17:50:12 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:50:12 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# -- Loading entity AddSub
# End time: 17:50:12 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_addsub
# vsim work.tb_addsub 
# Start time: 17:50:21 on Jan 30,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_addsub(behavioral)#1
vsim work.tb_addsub -voptargs=+acc
# End time: 17:51:27 on Jan 30,2025, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
# vsim work.tb_addsub -voptargs="+acc" 
# Start time: 17:51:27 on Jan 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_addsub(behavioral)#1
# Loading work.addsub(behavioral)#1
add wave -position insertpoint sim:/tb_addsub/*
run 100
run 100
quit -sim
# End time: 17:52:43 on Jan 30,2025, Elapsed time: 0:01:16
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:52:48 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# -- Compiling architecture Behavioral of AddSub
# End time: 17:52:48 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:52:48 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# -- Loading entity AddSub
# End time: 17:52:48 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:52:48 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# -- Compiling architecture Behavioral of AddSub
# End time: 17:52:48 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:52:48 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# -- Loading entity AddSub
# End time: 17:52:48 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:52:48 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# -- Loading entity AddSub
# End time: 17:52:48 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:52:48 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# -- Compiling architecture Behavioral of AddSub
# End time: 17:52:48 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:52:48 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# -- Compiling architecture Behavioral of AddSub
# End time: 17:52:48 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:52:48 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# -- Loading entity AddSub
# End time: 17:52:48 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:52:48 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# -- Loading entity AddSub
# End time: 17:52:48 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:52:48 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# -- Compiling architecture Behavioral of AddSub
# End time: 17:52:49 on Jan 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_addsub
# vsim -voptargs="+acc" work.tb_addsub 
# Start time: 17:53:04 on Jan 30,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_addsub(behavioral)#1
# Loading work.addsub(behavioral)#1
add wave -position insertpoint sim:/tb_addsub/*
run 100
quit -sim
# End time: 17:55:40 on Jan 30,2025, Elapsed time: 0:02:36
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:56:44 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# -- Compiling architecture Behavioral of AddSub
# End time: 17:56:44 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder2_sub2_tb2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:56:44 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder2_sub2_tb2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder2_sub2_tb2.vhd(5): (vcom-1615) Existing entity 'tb_AddSub' at /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(5) will be overwritten.
# -- Compiling entity tb_AddSub
# ** Warning: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder2_sub2_tb2.vhd(8): (vcom-1615) Existing architecture 'tb_AddSub(Behavioral)' at /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub_tb.vhd(8) will be overwritten.
# -- Compiling architecture Behavioral of tb_AddSub
# -- Loading entity AddSub
# End time: 17:56:44 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Load canceled
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:57:33 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AddSub
# -- Compiling architecture Behavioral of AddSub
# End time: 17:57:33 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder2_sub2_tb2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:57:33 on Jan 30,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/AddSub/adder2_sub2_tb2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_AddSub
# -- Compiling architecture Behavioral of tb_AddSub
# -- Loading entity AddSub
# End time: 17:57:33 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_addsub
# vsim -voptargs="+acc" work.tb_addsub 
# Start time: 17:57:51 on Jan 30,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_addsub(behavioral)#1
# Loading work.addsub(behavioral)#1
add wave -position insertpoint sim:/tb_addsub/*
run 100
# ** Note: End of Simulation
#    Time: 100 ns  Iteration: 0  Instance: /tb_addsub
# End time: 17:59:48 on Jan 30,2025, Elapsed time: 0:01:57
# Errors: 0, Warnings: 1
