INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:38:38 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.079ns  (required time - arrival time)
  Source:                 load0/data_tehb/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            buffer16/dataReg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.020ns (22.546%)  route 3.504ns (77.454%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1709, unset)         0.508     0.508    load0/data_tehb/control/clk
    SLICE_X11Y114        FDRE                                         r  load0/data_tehb/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y114        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  load0/data_tehb/control/fullReg_reg/Q
                         net (fo=55, routed)          0.516     1.240    mem_controller4/read_arbiter/data/fullReg
    SLICE_X10Y109        LUT5 (Prop_lut5_I4_O)        0.043     1.283 r  mem_controller4/read_arbiter/data/data_tehb/Memory[0][23]_i_1/O
                         net (fo=9, routed)           0.522     1.805    cmpi2/load0_dataOut[23]
    SLICE_X9Y114         LUT6 (Prop_lut6_I3_O)        0.043     1.848 r  cmpi2/Memory[3][0]_i_9/O
                         net (fo=1, routed)           0.000     1.848    cmpi2/Memory[3][0]_i_9_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     2.035 r  cmpi2/Memory_reg[3][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.035    cmpi2/Memory_reg[3][0]_i_4_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.142 r  cmpi2/Memory_reg[3][0]_i_2/CO[2]
                         net (fo=11, routed)          0.377     2.519    buffer53/fifo/result[0]
    SLICE_X10Y118        LUT3 (Prop_lut3_I0_O)        0.123     2.642 r  buffer53/fifo/transmitValue_i_7__2/O
                         net (fo=2, routed)           0.253     2.895    buffer41/fifo/buffer53_outs
    SLICE_X11Y118        LUT6 (Prop_lut6_I2_O)        0.043     2.938 f  buffer41/fifo/fullReg_i_2__8/O
                         net (fo=4, routed)           0.140     3.078    fork12/control/generateBlocks[0].regblock/mux14_outs_valid
    SLICE_X11Y118        LUT6 (Prop_lut6_I1_O)        0.043     3.121 r  fork12/control/generateBlocks[0].regblock/outputValid_i_3/O
                         net (fo=5, routed)           0.261     3.382    buffer38/fifo/anyBlockStop
    SLICE_X15Y118        LUT5 (Prop_lut5_I3_O)        0.043     3.425 r  buffer38/fifo/transmitValue_i_2__20/O
                         net (fo=5, routed)           0.172     3.597    buffer38/fifo/transmitValue_i_2__20_n_0
    SLICE_X14Y117        LUT3 (Prop_lut3_I2_O)        0.043     3.640 r  buffer38/fifo/transmitValue_i_9/O
                         net (fo=1, routed)           0.292     3.932    fork6/control/generateBlocks[14].regblock/transmitValue_reg_2
    SLICE_X15Y116        LUT6 (Prop_lut6_I2_O)        0.043     3.975 r  fork6/control/generateBlocks[14].regblock/transmitValue_i_2__9/O
                         net (fo=2, routed)           0.443     4.418    fork6/control/generateBlocks[14].regblock/transmitValue_i_2__9_n_0
    SLICE_X16Y115        LUT6 (Prop_lut6_I0_O)        0.043     4.461 f  fork6/control/generateBlocks[14].regblock/fullReg_i_3__11/O
                         net (fo=24, routed)          0.248     4.709    buffer15/control/cmpi0_result_ready
    SLICE_X17Y113        LUT6 (Prop_lut6_I2_O)        0.043     4.752 r  buffer15/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.280     5.032    buffer16/E[0]
    SLICE_X15Y115        FDRE                                         r  buffer16/dataReg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=1709, unset)         0.483     3.183    buffer16/clk
    SLICE_X15Y115        FDRE                                         r  buffer16/dataReg_reg[20]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X15Y115        FDRE (Setup_fdre_C_CE)      -0.194     2.953    buffer16/dataReg_reg[20]
  -------------------------------------------------------------------
                         required time                          2.953    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                 -2.079    




