cocci_test_suite() {
	const struct nv50_disp_mthd_list cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/coregv100.c 26 */;
	struct nv50_disp *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/coregv100.c 200 */;
	struct nvkm_object **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/coregv100.c 200 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/coregv100.c 199 */;
	const struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/coregv100.c 199 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/coregv100.c 199 */;
	const struct nv50_disp_chan_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/coregv100.c 189 */;
	struct nvkm_subdev *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/coregv100.c 175 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/coregv100.c 166 */;
	struct nv50_disp_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/coregv100.c 164 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/coregv100.c 163 */;
	const u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/coregv100.c 158 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/coregv100.c 155 */;
	u64 *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/coregv100.c 148 */;
	u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/coregv100.c 147 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/coregv100.c 135 */;
	const struct nv50_disp_chan_mthd cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/coregv100.c 121 */;
}
