nand3 1000
DIFF.S1.DIFF.S2
2 2 2 Oct 30 00:43:39 2021                     
Rule File Pathname: /home/u108/u108061217/VLSI/laker/_rule.drc_
Minimum space between two Active regions is 0.3um 
p 1 4
CN nand3 c 1 0 0 1 0 0 0
-3170 -4880
-2970 -4880
-2970 -2880
-3170 -2880
p 2 4
545 -4880
745 -4880
745 -2880
545 -2880
DIFF.O1
1 1 2 Oct 30 00:43:39 2021                     
Rule File Pathname: /home/u108/u108061217/VLSI/laker/_rule.drc_
Minimum NWELL overlap N+ diffusion is 0.25um
p 1 4
CN nand3 c 1 0 0 1 0 0 0
4190 2760
4410 2641
4410 3379
4190 3260
DIFF.O2.18
10 10 2 Oct 30 00:43:39 2021                   
Rule File Pathname: /home/u108/u108061217/VLSI/laker/_rule.drc_
Minimum NWELL overlap P+ diffusion(1.8V) is 0.5um
p 1 10
CN nand3 c 1 0 0 1 0 0 0
-3780 -300
-2410 -300
-2410 1830
-2610 1830
-2610 -50
-3580 -50
-3580 1600
-2610 1600
-2610 1830
-3780 1830
p 2 17
-2400 -300
4330 -300
4330 1830
-1030 1830
-1030 1704
-830 1600
4130 1600
4130 -50
-830 -50
-1030 -165
-1230 -50
-2200 -50
-2200 1600
-1230 1600
-1030 1704
-1030 1830
-2400 1830
p 3 4
-230 -300
110 -300
110 -50
-230 -50
p 4 4
-230 1600
110 1600
110 1830
-230 1830
p 5 4
910 -300
1250 -300
1250 -50
910 -50
p 6 4
910 1600
1250 1600
1250 1830
910 1830
p 7 4
2050 -300
2390 -300
2390 -50
2050 -50
p 8 4
2050 1600
2390 1600
2390 1830
2050 1830
p 9 4
3190 -300
3530 -300
3530 -50
3190 -50
p 10 4
3190 1600
3530 1600
3530 1830
3190 1830
NW.S1
2 2 2 Oct 30 00:43:39 2021                     
Rule File Pathname: /home/u108/u108061217/VLSI/laker/_rule.drc_
Minimum N-Well N-Well spacing for equal-potential is 1.6
p 1 4
CN nand3 c 1 0 0 1 0 0 0
-2410 -300
-2400 -300
-2400 1830
-2410 1830
p 2 7
-3878 2440
-3780 1830
-2410 1830
-2405 1832
-2400 1830
4330 1830
4410 2440
NW.S2.18
2 2 2 Oct 30 00:43:39 2021                     
Rule File Pathname: /home/u108/u108061217/VLSI/laker/_rule.drc_
Minium N-Well to N-Well spacing of non-potential(1.8V device) = 1.5
p 1 4
CN nand3 c 1 0 0 1 0 0 0
-2410 -300
-2400 -300
-2400 1830
-2410 1830
p 2 7
-3878 2440
-3780 1830
-2410 1830
-2405 1832
-2400 1830
4330 1830
4410 2440
PO1.W1.18.PO.W2
2 2 2 Oct 30 00:43:39 2021                     
Rule File Pathname: /home/u108/u108061217/VLSI/laker/_rule.drc_
Minimum PO1 width for 1.8V NMOS or PMOS or interconnect is 0.18um
p 1 4
CN nand3 c 1 0 0 1 0 0 0
3560 -2520
3725 -2592
3725 -1733
3560 -1805
p 2 4
3560 -1335
3725 -1407
3725 -210
3560 -210
PO1.S3.a
2 2 2 Oct 30 00:43:39 2021                     
Rule File Pathname: /home/u108/u108061217/VLSI/laker/_rule.drc_
Minimum space between two Poly regions on field area is 0.25um
p 1 4
CN nand3 c 1 0 0 1 0 0 0
-3175 -210
-2995 -210
-2995 -200
-3175 -200
p 2 4
3560 -210
3725 -210
3745 -200
3565 -200
PO1.S3.b.1
1 1 2 Oct 30 00:43:39 2021                     
Rule File Pathname: /home/u108/u108061217/VLSI/laker/_rule.drc_
Minimum space between two Poly regions on field area is 0.25um
p 1 4
CN nand3 c 1 0 0 1 0 0 0
-3807 -1555
-3175 -1555
-3175 -1365
-3645 -1365
PO1.E1
51 51 2 Oct 30 00:43:39 2021                   
Rule File Pathname: /home/u108/u108061217/VLSI/laker/_rule.drc_
Minimum overlap of a Poly region extended into field oxide is 0.2um
p 1 4
CN pmos c 1 0 0 1 -2865 -210 10
-310 10
-300 10
-300 160
-310 160
p 2 4
-310 1810
-145 1810
-130 1940
-310 1940
p 3 4
CN nmos c 1 0 0 1 -4325 -5055 12
-1755 -10
-1575 -10
-1650 175
-1685 175
p 4 4
CN nand3 c 1 0 0 1 0 0 0
-6080 -5065
-5900 -5065
-5900 -4880
-6080 -4880
p 5 4
-6080 -5065
-5900 -5065
-5900 -4880
-6010 -4880
p 6 4
-5370 -5065
-5190 -5065
-5190 -4880
-5370 -4880
p 7 4
-5370 -5065
-5190 -5065
-5265 -4880
-5370 -4880
p 8 4
-4660 -5065
-4480 -5065
-4480 -4880
-4660 -4880
p 9 4
-4660 -5065
-4480 -5065
-4480 -4880
-4590 -4880
p 10 4
-3950 -5065
-3770 -5065
-3770 -4880
-3950 -4880
p 11 4
-3950 -5065
-3770 -5065
-3845 -4880
-3950 -4880
p 12 4
-3175 -200
-2995 -200
-2995 -50
-3175 -50
p 13 4
-3175 1600
-2995 1600
-2995 1730
-3175 1730
p 14 4
-2365 -5065
-2185 -5065
-2185 -4880
-2365 -4880
p 15 4
-2365 -5065
-2185 -5065
-2185 -4880
-2295 -4880
p 16 4
-1795 1600
-1615 1600
-1615 1730
-1795 1730
p 17 4
-1795 -200
-1785 -200
-1653 -50
-1795 -50
p 18 4
-1655 -5065
-1475 -5065
-1475 -4880
-1655 -4880
p 19 4
-1655 -5065
-1475 -5065
-1550 -4880
-1655 -4880
p 20 4
-945 -5065
-765 -5065
-765 -4880
-945 -4880
p 21 4
-945 -5065
-765 -5065
-765 -4880
-875 -4880
p 22 4
-425 -200
-245 -200
-245 -50
-425 -50
p 23 4
-425 1600
-245 1600
-245 1730
-425 1730
p 24 4
-235 -5065
-55 -5065
-55 -4880
-235 -4880
p 25 4
-235 -5065
-55 -5065
-130 -4880
-235 -4880
p 26 4
145 -200
325 -200
325 -50
145 -50
p 27 4
145 1600
325 1600
325 1730
145 1730
p 28 4
145 -200
325 -200
310 -50
145 -50
p 29 4
715 -200
895 -200
895 -50
715 -50
p 30 4
715 1600
895 1600
895 1730
715 1730
p 31 4
1285 -200
1465 -200
1465 -50
1285 -50
p 32 4
1285 1600
1465 1600
1465 1730
1285 1730
p 33 4
1350 -5065
1530 -5065
1530 -4880
1350 -4880
p 34 4
1350 -5065
1530 -5065
1530 -4880
1420 -4880
p 35 4
1285 -200
1465 -200
1450 -50
1285 -50
p 36 4
1855 -200
2035 -200
2035 -50
1855 -50
p 37 4
1855 1600
2035 1600
2035 1730
1855 1730
p 38 4
2060 -5065
2240 -5065
2240 -4880
2060 -4880
p 39 4
2060 -5065
2240 -5065
2165 -4880
2060 -4880
p 40 4
2425 -200
2605 -200
2605 -50
2425 -50
p 41 4
2425 1600
2605 1600
2605 1730
2425 1730
p 42 4
2425 -200
2605 -200
2590 -50
2425 -50
p 43 4
2770 -5065
2950 -5065
2950 -4880
2770 -4880
p 44 4
2770 -5065
2950 -5065
2950 -4880
2840 -4880
p 45 4
2995 -200
3175 -200
3175 -50
2995 -50
p 46 4
2995 1600
3175 1600
3175 1730
2995 1730
p 47 4
3480 -5065
3660 -5065
3660 -4880
3480 -4880
p 48 4
3565 -200
3745 -200
3745 -50
3565 -50
p 49 4
3565 1600
3745 1600
3745 1730
3565 1730
p 50 4
3480 -5065
3660 -5065
3585 -4880
3480 -4880
p 51 4
3565 -200
3745 -200
3730 -50
3565 -50
PO1.A1
1 1 2 Oct 30 00:43:39 2021                     
Rule File Pathname: /home/u108/u108061217/VLSI/laker/_rule.drc_
Gate at 90 degree angle is not allowed.
p 1 4
CN nand3 c 1 0 0 1 0 0 0
-1615 -40
-1605 -50
-1605 -40
-1615 60
NIMP.O1
26 26 2 Oct 30 00:43:39 2021                   
Rule File Pathname: /home/u108/u108061217/VLSI/laker/_rule.drc_
Minimum NPlus overlap N+ diffusion (inside P-Well or Twell) is 0.2um
p 1 4
CN nand3 c 1 0 0 1 0 0 0
-6785 -5053
-6685 -4880
-6685 -2880
-6785 -2707
p 2 4
-5910 -5065
-5365 -5065
-5365 -4880
-5910 -4880
p 3 4
-5910 -2880
-5365 -2880
-5365 -2681
-5910 -2681
p 4 4
-6705 -2681
-6685 -2880
-5710 -2880
-5690 -2681
p 5 4
-4490 -5065
-3945 -5065
-3945 -4880
-4490 -4880
p 6 4
-4490 -2880
-3945 -2880
-3945 -2681
-4490 -2681
p 7 4
-5585 -2681
-5565 -2880
-4290 -2880
-4270 -2681
p 8 4
-6761 -5065
-3094 -5065
-3170 -4880
-6685 -4880
p 9 4
-4165 -2681
-4145 -2880
-3170 -2880
-3150 -2681
p 10 4
-2195 -5065
-1650 -5065
-1650 -4880
-2195 -4880
p 11 4
-2195 -2880
-1650 -2880
-1650 -2681
-2195 -2681
p 12 4
-2990 -2681
-2970 -2880
-1995 -2880
-1975 -2681
p 13 4
-775 -5065
-230 -5065
-230 -4880
-775 -4880
p 14 4
-775 -2880
-230 -2880
-230 -2681
-775 -2681
p 15 4
-1870 -2681
-1850 -2880
-575 -2880
-555 -2681
p 16 4
-3046 -5065
621 -5065
545 -4880
-2970 -4880
p 17 4
-450 -2681
-430 -2880
545 -2880
565 -2681
p 18 4
1520 -5065
2065 -5065
2065 -4880
1520 -4880
p 19 4
1520 -2880
2065 -2880
2065 -2681
1520 -2681
p 20 4
725 -2681
745 -2880
1720 -2880
1740 -2681
p 21 4
2940 -5065
3485 -5065
3485 -4880
2940 -4880
p 22 4
2940 -2880
3485 -2880
3485 -2681
2940 -2681
p 23 4
1845 -2681
1865 -2880
3140 -2880
3160 -2681
p 24 4
669 -5065
4336 -5065
4260 -4880
745 -4880
p 25 4
4260 -4880
4360 -5053
4360 -2707
4260 -2880
p 26 4
3265 -2681
3285 -2880
4260 -2880
4280 -2681
PIMP.S1
2 2 2 Oct 30 00:43:39 2021                     
Rule File Pathname: /home/u108/u108061217/VLSI/laker/_rule.drc_
Minimum space between two PIMP regions is 0.45um
p 1 4
CN nand3 c 1 0 0 1 0 0 0
-2510 -200
-2300 -200
-2300 1730
-2510 1730
p 2 4
-1130 -200
-930 -200
-930 1730
-1130 1730
PIMP.O2
11 11 2 Oct 30 00:43:39 2021                   
Rule File Pathname: /home/u108/u108061217/VLSI/laker/_rule.drc_
Minimum PIMP overlap P+ diffusion(inside N-Well) is 0.2um
p 1 10
CN nand3 c 1 0 0 1 0 0 0
-3680 -200
-2510 -200
-2510 1730
-2610 1730
-2610 -50
-3580 -50
-3580 1600
-2610 1600
-2610 1730
-3680 1730
p 2 10
-2300 -200
-1130 -200
-1130 1730
-1230 1730
-1230 -50
-2200 -50
-2200 1600
-1230 1600
-1230 1730
-2300 1730
p 3 4
-330 -200
210 -200
210 -50
-330 -50
p 4 4
-330 1600
210 1600
210 1730
-330 1730
p 5 4
810 -200
1350 -200
1350 -50
810 -50
p 6 4
810 1600
1350 1600
1350 1730
810 1730
p 7 4
1950 -200
2490 -200
2490 -50
1950 -50
p 8 4
1950 1600
2490 1600
2490 1730
1950 1730
p 9 4
3090 -200
3630 -200
3630 -50
3090 -50
p 10 4
3090 1600
3630 1600
3630 1730
3090 1730
p 11 35
-930 -200
4230 -200
4230 1730
3360 1730
3360 1660
3430 1600
4130 1600
4130 -50
3430 -50
3360 -130
3290 -50
2290 -50
2220 -130
2150 -50
1150 -50
1080 -130
1010 -50
10 -50
-60 -130
-130 -50
-830 -50
-830 1600
-130 1600
-60 1660
10 1600
1010 1600
1080 1660
1150 1600
2150 1600
2220 1660
2290 1600
3290 1600
3360 1660
3360 1730
-930 1730
PIMP.S7
1 1 2 Oct 30 00:43:39 2021                     
Rule File Pathname: /home/u108/u108061217/VLSI/laker/_rule.drc_
Maximum P+ diffusion to nearest N+ pick-up spacing (inside N-Well) is 20um (I/O, RAM, ROM, capacitor and diode are expected)
p 1 4
CN pmos c 1 0 0 1 -2865 -210 10
-715 160
255 160
255 1810
-715 1810
CONT.A1
48 48 2 Oct 30 00:43:39 2021                   
Rule File Pathname: /home/u108/u108061217/VLSI/laker/_rule.drc_
Minimum and maximum width of a CONT region is 0.23um
p 1 4
CN pmos c 1 0 0 1 -2865 -210 10
-620 245
-410 245
-410 445
-620 445
p 2 4
-620 585
-410 585
-410 785
-620 785
p 3 4
-620 880
-410 880
-410 1080
-620 1080
p 4 4
-620 1165
-410 1165
-410 1365
-620 1365
p 5 4
-620 1490
-410 1490
-410 1690
-620 1690
p 6 4
-30 245
180 245
180 445
-30 445
p 7 4
-30 585
180 585
180 785
-30 785
p 8 4
-30 880
180 880
180 1080
-30 1080
p 9 4
-30 1165
180 1165
180 1365
-30 1365
p 10 4
-30 1490
180 1490
180 1690
-30 1690
p 11 4
CN nmos c 1 0 0 1 -4325 -5055 12
-2145 445
-1855 445
-1855 720
-2145 720
p 12 4
-2145 840
-1855 840
-1855 1115
-2145 1115
p 13 4
-2145 1235
-1855 1235
-1855 1510
-2145 1510
p 14 4
-2145 1630
-1855 1630
-1855 1905
-2145 1905
p 15 4
-1475 445
-1185 445
-1185 720
-1475 720
p 16 4
-1475 840
-1185 840
-1185 1115
-1475 1115
p 17 4
-1475 1235
-1185 1235
-1185 1510
-1475 1510
p 18 4
-1475 1630
-1185 1630
-1185 1905
-1475 1905
p 19 4
CN nand3 c 1 0 0 1 0 0 0
-5940 -6406
-5720 -6406
-5720 -6176
-5940 -6176
p 20 4
-5260 -6406
-5040 -6406
-5040 -6176
-5260 -6176
p 21 4
-4580 -6406
-4360 -6406
-4360 -6176
-4580 -6176
p 22 4
-3900 -6406
-3680 -6406
-3680 -6176
-3900 -6176
p 23 4
-3520 -1245
-3300 -1245
-3300 -1015
-3520 -1015
p 24 4
-3220 -6406
-3000 -6406
-3000 -6176
-3220 -6176
p 25 4
-2965 2925
-2745 2925
-2745 3155
-2965 3155
p 26 4
-2540 -6406
-2320 -6406
-2320 -6176
-2540 -6176
p 27 4
-2285 2925
-2065 2925
-2065 3155
-2285 3155
p 28 4
-2130 -1575
-1910 -1575
-1910 -1345
-2130 -1345
p 29 4
-1970 -6406
-1750 -6406
-1750 -6176
-1970 -6176
p 30 4
-1605 2925
-1385 2925
-1385 3155
-1605 3155
p 31 4
-1290 -6406
-1070 -6406
-1070 -6176
-1290 -6176
p 32 4
-925 2925
-705 2925
-705 3155
-925 3155
p 33 4
-610 -6406
-390 -6406
-390 -6176
-610 -6176
p 34 4
-230 2925
-10 2925
-10 3155
-230 3155
p 35 4
70 -6406
290 -6406
290 -6176
70 -6176
p 36 4
450 2925
670 2925
670 3155
450 3155
p 37 4
750 -6407
970 -6407
970 -6177
750 -6177
p 38 4
1130 2925
1350 2925
1350 3155
1130 3155
p 39 4
1430 -6408
1650 -6408
1650 -6178
1430 -6178
p 40 4
1810 2921
2030 2921
2030 3151
1810 3151
p 41 4
2110 -6409
2330 -6409
2330 -6179
2110 -6179
p 42 4
2490 2910
2710 2910
2710 3140
2490 3140
p 43 4
2790 -6411
3010 -6411
3010 -6181
2790 -6181
p 44 4
3170 2910
3390 2910
3390 3140
3170 3140
p 45 4
3215 -1685
3435 -1685
3435 -1455
3215 -1455
p 46 4
3360 -6414
3580 -6414
3580 -6184
3360 -6184
p 47 4
3850 2910
4070 2910
4070 3140
3850 3140
p 48 4
4040 -6418
4260 -6418
4260 -6188
4040 -6188
CONT.S1
111 111 2 Oct 30 00:43:39 2021                 
Rule File Pathname: /home/u108/u108061217/VLSI/laker/_rule.drc_
Minimum space between two CONT regions is 0.25um
p 1 4
CN pmos c 1 0 0 1 -2865 -210 10
-620 445
-600 445
-600 585
-620 585
p 2 4
-620 785
-600 785
-600 880
-620 880
p 3 4
-620 1080
-600 1080
-600 1165
-620 1165
p 4 4
-620 1365
-600 1365
-600 1490
-620 1490
p 5 4
160 445
180 445
180 585
160 585
p 6 4
160 785
180 785
180 880
160 880
p 7 4
160 1080
180 1080
180 1165
160 1165
p 8 4
160 1365
180 1365
180 1490
160 1490
p 9 4
CN nmos c 1 0 0 1 -4325 -5055 12
-1895 720
-1855 720
-1855 840
-1895 840
p 10 4
-1895 1115
-1855 1115
-1855 1235
-1895 1235
p 11 4
-1895 1510
-1855 1510
-1855 1630
-1895 1630
p 12 4
-1475 720
-1435 720
-1435 840
-1475 840
p 13 4
-1475 1115
-1435 1115
-1435 1235
-1475 1235
p 14 4
-1475 1510
-1435 1510
-1435 1630
-1475 1630
p 15 4
CN nand3 c 1 0 0 1 0 0 0
-6470 -4335
-6180 -4335
-6180 -4215
-6470 -4215
p 16 4
-6470 -3940
-6180 -3940
-6180 -3820
-6470 -3820
p 17 4
-6470 -3545
-6180 -3545
-6180 -3425
-6470 -3425
p 18 4
-5800 -4335
-5470 -4335
-5470 -4215
-5800 -4215
p 19 4
-5800 -3940
-5470 -3940
-5470 -3820
-5800 -3820
p 20 4
-5800 -3545
-5470 -3545
-5470 -3425
-5800 -3425
p 21 4
-5090 -4335
-4760 -4335
-4760 -4215
-5090 -4215
p 22 4
-5090 -3940
-4760 -3940
-4760 -3820
-5090 -3820
p 23 4
-5090 -3545
-4760 -3545
-4760 -3425
-5090 -3425
p 24 4
-4380 -4335
-4050 -4335
-4050 -4215
-4380 -4215
p 25 4
-4380 -3940
-4050 -3940
-4050 -3820
-4380 -3820
p 26 4
-4380 -3545
-4050 -3545
-4050 -3425
-4380 -3425
p 27 4
-3670 -4335
-3380 -4335
-3380 -4215
-3670 -4215
p 28 4
-3670 -3940
-3380 -3940
-3380 -3820
-3670 -3820
p 29 4
-3670 -3545
-3380 -3545
-3380 -3425
-3670 -3425
p 30 4
-3485 235
-3275 235
-3275 375
-3485 375
p 31 4
-3485 575
-3275 575
-3275 670
-3485 670
p 32 4
-3485 870
-3275 870
-3275 955
-3485 955
p 33 4
-3485 1155
-3275 1155
-3275 1280
-3485 1280
p 34 4
-2895 235
-2685 235
-2685 375
-2895 375
p 35 4
-2895 575
-2685 575
-2685 670
-2895 670
p 36 4
-2895 870
-2685 870
-2685 955
-2895 955
p 37 4
-2895 1155
-2685 1155
-2685 1280
-2895 1280
p 38 4
-2755 -4335
-2465 -4335
-2465 -4215
-2755 -4215
p 39 4
-2755 -3940
-2465 -3940
-2465 -3820
-2755 -3820
p 40 4
-2755 -3545
-2465 -3545
-2465 -3425
-2755 -3425
p 41 4
-2105 235
-1895 235
-1895 375
-2105 375
p 42 4
-2105 575
-1895 575
-1895 670
-2105 670
p 43 4
-2105 870
-1895 870
-1895 955
-2105 955
p 44 4
-2105 1155
-1895 1155
-1895 1280
-2105 1280
p 45 4
-2085 -4335
-1755 -4335
-1755 -4215
-2085 -4215
p 46 4
-2085 -3940
-1755 -3940
-1755 -3820
-2085 -3820
p 47 4
-2085 -3545
-1755 -3545
-1755 -3425
-2085 -3425
p 48 4
-1515 235
-1305 235
-1305 375
-1515 375
p 49 4
-1515 575
-1305 575
-1305 670
-1515 670
p 50 4
-1515 870
-1305 870
-1305 955
-1515 955
p 51 4
-1515 1155
-1305 1155
-1305 1280
-1515 1280
p 52 4
-1375 -4335
-1045 -4335
-1045 -4215
-1375 -4215
p 53 4
-1375 -3940
-1045 -3940
-1045 -3820
-1375 -3820
p 54 4
-1375 -3545
-1045 -3545
-1045 -3425
-1375 -3425
p 55 4
-735 235
-525 235
-525 375
-735 375
p 56 4
-735 575
-525 575
-525 670
-735 670
p 57 4
-735 870
-525 870
-525 955
-735 955
p 58 4
-735 1155
-525 1155
-525 1280
-735 1280
p 59 4
-665 -4335
-335 -4335
-335 -4215
-665 -4215
p 60 4
-665 -3940
-335 -3940
-335 -3820
-665 -3820
p 61 4
-665 -3545
-335 -3545
-335 -3425
-665 -3425
p 62 4
-165 235
65 235
65 375
-165 375
p 63 4
-165 575
65 575
65 670
-165 670
p 64 4
-165 870
65 870
65 955
-165 955
p 65 4
-165 1155
65 1155
65 1280
-165 1280
p 66 4
45 -4335
335 -4335
335 -4215
45 -4215
p 67 4
45 -3940
335 -3940
335 -3820
45 -3820
p 68 4
45 -3545
335 -3545
335 -3425
45 -3425
p 69 4
405 235
635 235
635 375
405 375
p 70 4
405 575
635 575
635 670
405 670
p 71 4
405 870
635 870
635 955
405 955
p 72 4
405 1155
635 1155
635 1280
405 1280
p 73 4
960 -4335
1250 -4335
1250 -4215
960 -4215
p 74 4
960 -3940
1250 -3940
1250 -3820
960 -3820
p 75 4
960 -3545
1250 -3545
1250 -3425
960 -3425
p 76 4
975 235
1205 235
1205 375
975 375
p 77 4
975 575
1205 575
1205 670
975 670
p 78 4
975 870
1205 870
1205 955
975 955
p 79 4
975 1155
1205 1155
1205 1280
975 1280
p 80 4
1545 235
1775 235
1775 375
1545 375
p 81 4
1545 575
1775 575
1775 670
1545 670
p 82 4
1545 870
1775 870
1775 955
1545 955
p 83 4
1545 1155
1775 1155
1775 1280
1545 1280
p 84 4
1630 -4335
1960 -4335
1960 -4215
1630 -4215
p 85 4
1630 -3940
1960 -3940
1960 -3820
1630 -3820
p 86 4
1630 -3545
1960 -3545
1960 -3425
1630 -3425
p 87 4
2115 235
2345 235
2345 375
2115 375
p 88 4
2115 575
2345 575
2345 670
2115 670
p 89 4
2115 870
2345 870
2345 955
2115 955
p 90 4
2115 1155
2345 1155
2345 1280
2115 1280
p 91 4
2340 -4335
2670 -4335
2670 -4215
2340 -4215
p 92 4
2340 -3940
2670 -3940
2670 -3820
2340 -3820
p 93 4
2340 -3545
2670 -3545
2670 -3425
2340 -3425
p 94 4
2685 235
2915 235
2915 375
2685 375
p 95 4
2685 575
2915 575
2915 670
2685 670
p 96 4
2685 870
2915 870
2915 955
2685 955
p 97 4
2685 1155
2915 1155
2915 1280
2685 1280
p 98 4
3050 -4335
3380 -4335
3380 -4215
3050 -4215
p 99 4
3050 -3940
3380 -3940
3380 -3820
3050 -3820
p 100 4
3050 -3545
3380 -3545
3380 -3425
3050 -3425
p 101 4
3255 235
3485 235
3485 375
3255 375
p 102 4
3255 575
3485 575
3485 670
3255 670
p 103 4
3255 870
3485 870
3485 955
3255 955
p 104 4
3255 1155
3485 1155
3485 1280
3255 1280
p 105 4
3760 -4335
4050 -4335
4050 -4215
3760 -4215
p 106 4
3760 -3940
4050 -3940
4050 -3820
3760 -3820
p 107 4
3760 -3545
4050 -3545
4050 -3425
3760 -3425
p 108 4
3845 235
4055 235
4055 375
3845 375
p 109 4
3845 575
4055 575
4055 670
3845 670
p 110 4
3845 870
4055 870
4055 955
3845 955
p 111 4
3845 1155
4055 1155
4055 1280
3845 1280
CONT.S2.18
22 22 2 Oct 30 00:43:39 2021                   
Rule File Pathname: /home/u108/u108061217/VLSI/laker/_rule.drc_
Minimum diffusion CONT to Poly(1.8V) spacing is 0.14um, no contact on gate
p 1 13
CN nmos c 1 0 0 1 -4325 -5055 12
-1855 445
-1755 347
-1755 2003
-1855 1905
-1855 1630
-1794 1570
-1855 1510
-1855 1235
-1794 1175
-1855 1115
-1855 840
-1794 780
-1855 720
p 2 13
-1575 347
-1475 445
-1475 720
-1536 780
-1475 840
-1475 1115
-1536 1175
-1475 1235
-1475 1510
-1536 1570
-1475 1630
-1475 1905
-1575 2003
p 3 16
CN nand3 c 1 0 0 1 0 0 0
-3275 35
-3175 -50
-3175 1578
-3275 1480
-3275 1280
-3211 1218
-3275 1155
-3275 955
-3232 913
-3275 870
-3275 670
-3227 623
-3275 575
-3275 375
-3204 305
-3275 235
p 4 16
-2995 -50
-2895 35
-2895 235
-2966 305
-2895 375
-2895 575
-2943 623
-2895 670
-2895 870
-2938 913
-2895 955
-2895 1155
-2959 1218
-2895 1280
-2895 1480
-2995 1578
p 5 16
-1895 35
-1795 -50
-1795 1578
-1895 1480
-1895 1280
-1831 1218
-1895 1155
-1895 955
-1852 913
-1895 870
-1895 670
-1847 623
-1895 575
-1895 375
-1824 305
-1895 235
p 6 20
-1615 -40
-1605 -40
-1605 -50
-1573 -19
-1487 35
-1515 35
-1515 235
-1586 305
-1515 375
-1515 575
-1563 623
-1515 670
-1515 870
-1558 913
-1515 955
-1515 1155
-1579 1218
-1515 1280
-1515 1480
-1615 1578
p 7 16
-525 35
-425 -50
-425 1578
-525 1480
-525 1280
-461 1218
-525 1155
-525 955
-482 913
-525 870
-525 670
-477 623
-525 575
-525 375
-454 305
-525 235
p 8 16
-245 -50
-165 35
-165 235
-214 305
-165 375
-165 575
-198 623
-165 670
-165 870
-195 913
-165 955
-165 1155
-208 1218
-165 1280
-165 1480
-245 1595
p 9 16
65 35
145 -50
145 1595
65 1480
65 1280
108 1218
65 1155
65 955
95 913
65 870
65 670
98 623
65 575
65 375
114 305
65 235
p 10 16
325 -50
405 35
405 235
356 305
405 375
405 575
372 623
405 670
405 870
375 913
405 955
405 1155
362 1218
405 1280
405 1480
325 1595
p 11 16
635 35
715 -50
715 1595
635 1480
635 1280
678 1218
635 1155
635 955
665 913
635 870
635 670
668 623
635 575
635 375
684 305
635 235
p 12 16
895 -50
975 35
975 235
926 305
975 375
975 575
942 623
975 670
975 870
945 913
975 955
975 1155
932 1218
975 1280
975 1480
895 1595
p 13 16
1205 35
1285 -50
1285 1595
1205 1480
1205 1280
1248 1218
1205 1155
1205 955
1235 913
1205 870
1205 670
1238 623
1205 575
1205 375
1254 305
1205 235
p 14 16
1465 -50
1545 35
1545 235
1496 305
1545 375
1545 575
1512 623
1545 670
1545 870
1515 913
1545 955
1545 1155
1502 1218
1545 1280
1545 1480
1465 1595
p 15 16
1775 35
1855 -50
1855 1595
1775 1480
1775 1280
1818 1218
1775 1155
1775 955
1805 913
1775 870
1775 670
1808 623
1775 575
1775 375
1824 305
1775 235
p 16 16
2035 -50
2115 35
2115 235
2066 305
2115 375
2115 575
2082 623
2115 670
2115 870
2085 913
2115 955
2115 1155
2072 1218
2115 1280
2115 1480
2035 1595
p 17 16
2345 35
2425 -50
2425 1595
2345 1480
2345 1280
2388 1218
2345 1155
2345 955
2375 913
2345 870
2345 670
2378 623
2345 575
2345 375
2394 305
2345 235
p 18 16
2605 -50
2685 35
2685 235
2636 305
2685 375
2685 575
2652 623
2685 670
2685 870
2655 913
2685 955
2685 1155
2642 1218
2685 1280
2685 1480
2605 1595
p 19 16
2915 35
2995 -50
2995 1595
2915 1480
2915 1280
2958 1218
2915 1155
2915 955
2945 913
2915 870
2915 670
2948 623
2915 575
2915 375
2964 305
2915 235
p 20 16
3175 -50
3255 35
3255 235
3206 305
3255 375
3255 575
3222 623
3255 670
3255 870
3225 913
3255 955
3255 1155
3212 1218
3255 1280
3255 1480
3175 1595
p 21 16
3485 35
3565 -50
3565 1595
3485 1480
3485 1280
3528 1218
3485 1155
3485 955
3515 913
3485 870
3485 670
3518 623
3485 575
3485 375
3534 305
3485 235
p 22 16
3745 -50
3845 35
3845 235
3774 305
3845 375
3845 575
3797 623
3845 670
3845 870
3802 913
3845 955
3845 1155
3781 1218
3845 1280
3845 1480
3745 1578
CONT.O2
25 25 2 Oct 30 00:43:39 2021                   
Rule File Pathname: /home/u108/u108061217/VLSI/laker/_rule.drc_
Minimum extension of an Active region beyond a CONT region is 0.12
p 1 16
CN nand3 c 1 0 0 1 0 0 0
-3580 -38
-3485 35
-3485 235
-3576 305
-3485 375
-3485 575
-3547 623
-3485 670
-3485 870
-3540 913
-3485 955
-3485 1155
-3566 1218
-3485 1280
-3485 1480
-3580 1553
p 2 4
-3570 -50
-3190 -50
-3275 35
-3485 35
p 3 4
-3023 3260
-2965 3155
-2745 3155
-2687 3260
p 4 18
-2980 -50
-2610 -50
-2610 1574
-2685 1480
-2685 1280
-2635 1218
-2685 1155
-2685 955
-2651 913
-2685 870
-2685 670
-2647 623
-2685 575
-2685 375
-2629 305
-2685 235
-2685 35
-2895 35
p 5 16
-2200 -38
-2105 35
-2105 235
-2196 305
-2105 375
-2105 575
-2167 623
-2105 670
-2105 870
-2160 913
-2105 955
-2105 1155
-2186 1218
-2105 1280
-2105 1480
-2200 1553
p 6 4
-2343 3260
-2285 3155
-2065 3155
-2007 3260
p 7 4
-2190 -50
-1810 -50
-1895 35
-2105 35
p 8 4
-1663 3260
-1605 3155
-1385 3155
-1327 3260
p 9 18
-1600 -50
-1230 -50
-1230 1574
-1305 1480
-1305 1280
-1255 1218
-1305 1155
-1305 955
-1271 913
-1305 870
-1305 670
-1267 623
-1305 575
-1305 375
-1249 305
-1305 235
-1305 35
-1515 35
p 10 16
-830 -38
-735 35
-735 235
-826 305
-735 375
-735 575
-797 623
-735 670
-735 870
-790 913
-735 955
-735 1155
-816 1218
-735 1280
-735 1480
-830 1553
p 11 4
-983 3260
-925 3155
-705 3155
-647 3260
p 12 4
-820 -50
-440 -50
-525 35
-735 35
p 13 4
-288 3260
-230 3155
-10 3155
48 3260
p 14 4
-250 -50
150 -50
65 35
-165 35
p 15 4
320 -50
720 -50
635 35
405 35
p 16 4
392 3260
450 3155
670 3155
728 3260
p 17 4
890 -50
1290 -50
1205 35
975 35
p 18 4
1072 3260
1130 3155
1350 3155
1408 3260
p 19 4
1460 -50
1860 -50
1775 35
1545 35
p 20 4
1760 3260
1810 3151
2030 3151
2080 3260
p 21 4
2030 -50
2430 -50
2345 35
2115 35
p 22 4
2600 -50
3000 -50
2915 35
2685 35
p 23 4
3170 -50
3570 -50
3485 35
3255 35
p 24 18
3760 -50
4130 -50
4130 1574
4055 1480
4055 1280
4105 1218
4055 1155
4055 955
4089 913
4055 870
4055 670
4093 623
4055 575
4055 375
4111 305
4055 235
4055 35
3845 35
p 25 4
4260 -6418
4360 -6484
4360 -6122
4260 -6188
ME1.S1
5 5 2 Oct 30 00:43:39 2021                     
Rule File Pathname: /home/u108/u108061217/VLSI/laker/_rule.drc_
Minimum space between ME1 regions is 0.24um where MET1 width < 10um
p 1 11
CN nand3 c 1 0 0 1 0 0 0
-3214 -895
-3175 -895
-3175 -1015
-2973 -892
-2970 -892
-2935 -890
-2970 -890
-2970 -870
-2975 -870
-2975 -762
-3168 -890
p 2 4
-1820 910
-1585 861
-1585 1530
-1820 1579
p 3 4
-445 910
-225 814
-225 1550
-445 1646
p 4 4
3520 0
3725 -125
3725 1595
3520 1550
p 5 4
3560 -1805
3725 -1979
3725 -1161
3560 -1335
ME1.O2
19 19 2 Oct 30 00:43:39 2021                   
Rule File Pathname: /home/u108/u108061217/VLSI/laker/_rule.drc_
metal enclose contact at end-of-line or outer corner is 0.08 
p 1 5
CN nand3 c 1 0 0 1 0 0 0
-3485 35
-3275 35
-3275 235
-3380 135
-3485 235
p 2 3
-2895 1480
-2685 1280
-2685 1480
p 3 5
-2105 35
-1895 35
-1895 235
-2000 135
-2105 235
p 4 5
-1515 1280
-1410 1380
-1305 1280
-1305 1480
-1515 1480
p 5 5
-735 35
-525 35
-525 235
-630 135
-735 235
p 6 5
-165 35
65 35
65 235
-50 135
-165 235
p 7 5
-165 1280
-50 1380
65 1280
65 1480
-165 1480
p 8 5
405 35
635 35
635 235
520 135
405 235
p 9 5
405 1280
520 1380
635 1280
635 1480
405 1480
p 10 5
975 35
1205 35
1205 235
1090 135
975 235
p 11 5
975 1280
1090 1380
1205 1280
1205 1480
975 1480
p 12 5
1545 35
1775 35
1775 235
1660 135
1545 235
p 13 5
1545 1280
1660 1380
1775 1280
1775 1480
1545 1480
p 14 5
2115 35
2345 35
2345 235
2230 135
2115 235
p 15 5
2115 1280
2230 1380
2345 1280
2345 1480
2115 1480
p 16 5
2685 35
2915 35
2915 235
2800 135
2685 235
p 17 5
2685 1280
2800 1380
2915 1280
2915 1480
2685 1480
p 18 5
3255 35
3485 35
3485 235
3370 135
3255 235
p 19 5
3255 1280
3370 1380
3485 1280
3485 1480
3255 1480
