#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Feb  4 17:18:22 2025
# Process ID         : 24998
# Current directory  : /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line       : vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file           : /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file       : /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On         : ece-lnx-4511c
# Platform           : RedHatEnterpriseServer
# Operating System   : Red Hat Enterprise Linux Server release 7.9 (Maipo)
# Processor Detail   : Intel(R) Xeon(R) Gold 6146 CPU @ 3.20GHz
# CPU Frequency      : 3192.499 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 12
# Host memory        : 135028 MB
# Swap memory        : 68715 MB
# Total Virtual      : 203743 MB
# Available Virtual  : 160068 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 40166
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1653.750 ; gain = 139.828 ; free physical = 73146 ; free virtual = 152207
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/apps/xilinx24/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xczu48dr-ffvg1517-2-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-1540] The version limit for your license is '2024.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25120
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2949.219 ; gain = 327.844 ; free physical = 71604 ; free virtual = 150665
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'fir' [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/daeb/hdl/verilog/fir.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_fir_Pipeline_read_a' [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/daeb/hdl/verilog/fir_fir_Pipeline_read_a.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_flow_control_loop_pipe_sequential_init' [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/daeb/hdl/verilog/fir_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_flow_control_loop_pipe_sequential_init' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/daeb/hdl/verilog/fir_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_fir_Pipeline_read_a' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/daeb/hdl/verilog/fir_fir_Pipeline_read_a.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_fir_Pipeline_sample_loop' [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/daeb/hdl/verilog/fir_fir_Pipeline_sample_loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_mul_32s_32s_32_1_1' [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/daeb/hdl/verilog/fir_mul_32s_32s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fir_mul_32s_32s_32_1_1' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/daeb/hdl/verilog/fir_mul_32s_32s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fir_fir_Pipeline_sample_loop' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/daeb/hdl/verilog/fir_fir_Pipeline_sample_loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_control_s_axi' [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/daeb/hdl/verilog/fir_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/daeb/hdl/verilog/fir_control_s_axi.v:200]
INFO: [Synth 8-6155] done synthesizing module 'fir_control_s_axi' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/daeb/hdl/verilog/fir_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_regslice_both' [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/daeb/hdl/verilog/fir_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir_regslice_both' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/daeb/hdl/verilog/fir_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/daeb/hdl/verilog/fir.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/daeb/hdl/verilog/fir_control_s_axi.v:258]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port AWADDR[1] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module fir_control_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3028.203 ; gain = 406.828 ; free physical = 71597 ; free virtual = 150659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3046.000 ; gain = 424.625 ; free physical = 71585 ; free virtual = 150647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3046.000 ; gain = 424.625 ; free physical = 71585 ; free virtual = 150647
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.000 ; gain = 0.000 ; free physical = 71586 ; free virtual = 150649
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fir_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3203.781 ; gain = 6.062 ; free physical = 71491 ; free virtual = 150556
Finished Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fir_ooc.xdc] for cell 'inst'
Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3203.781 ; gain = 0.000 ; free physical = 71491 ; free virtual = 150555
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3203.789 ; gain = 0.008 ; free physical = 71493 ; free virtual = 150557
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3203.789 ; gain = 582.414 ; free physical = 71509 ; free virtual = 150563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu48dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3211.793 ; gain = 590.418 ; free physical = 71509 ; free virtual = 150563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3211.793 ; gain = 590.418 ; free physical = 71507 ; free virtual = 150561
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fir_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fir_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fir_regslice_both'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fir_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fir_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fir_regslice_both'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3211.801 ; gain = 590.426 ; free physical = 71510 ; free virtual = 150562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   4 Input   32 Bit       Adders := 1     
	   5 Input   32 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 38    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 33    
+---Multipliers : 
	              32x32  Multipliers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 32    
	   4 Input    2 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 28    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_32s_32s_32_1_1_U13/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U13/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U13/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U13/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U13/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U13/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U13/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U13/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U12/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U12/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U12/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U12/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U12/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U12/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U12/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U12/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U12/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U12/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U12/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U12/tmp_product.
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[1] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[0] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[31] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[30] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[29] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[28] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[27] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[26] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[25] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[24] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[23] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[22] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[21] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[20] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[19] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[18] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[17] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[16] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[15] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[14] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[13] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[12] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[11] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[10] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[9] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[8] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[6] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[5] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[3] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[2] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[3] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[2] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[1] in module fir is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module fir.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3211.801 ; gain = 590.426 ; free physical = 71502 ; free virtual = 150557
---------------------------------------------------------------------------------
 Sort Area is  mul_32s_32s_32_1_1_U12/tmp_product_0 : 0 0 : 2701 4864 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_1_1_U12/tmp_product_0 : 0 1 : 2163 4864 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_1_1_U13/tmp_product_6 : 0 0 : 2701 4864 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_1_1_U13/tmp_product_6 : 0 1 : 2163 4864 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_1_1_U12/tmp_product_3 : 0 0 : 2158 4014 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_1_1_U12/tmp_product_3 : 0 1 : 1856 4014 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_1_1_U13/tmp_product_7 : 0 0 : 2158 4014 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_1_1_U13/tmp_product_7 : 0 1 : 1856 4014 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_fir_Pipeline_sample_loop | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_fir_Pipeline_sample_loop | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_fir_Pipeline_sample_loop | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_fir_Pipeline_sample_loop | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_fir_Pipeline_sample_loop | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_fir_Pipeline_sample_loop | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_fir_Pipeline_sample_loop | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_fir_Pipeline_sample_loop | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3660.898 ; gain = 1039.523 ; free physical = 71100 ; free virtual = 150155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3729.516 ; gain = 1108.141 ; free physical = 71032 ; free virtual = 150083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 3729.516 ; gain = 1108.141 ; free physical = 71030 ; free virtual = 150081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3831.328 ; gain = 1209.953 ; free physical = 70945 ; free virtual = 149993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3831.328 ; gain = 1209.953 ; free physical = 70946 ; free virtual = 149994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3831.328 ; gain = 1209.953 ; free physical = 70945 ; free virtual = 149993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3831.328 ; gain = 1209.953 ; free physical = 70946 ; free virtual = 149994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3831.328 ; gain = 1209.953 ; free physical = 70946 ; free virtual = 149994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3831.328 ; gain = 1209.953 ; free physical = 70945 ; free virtual = 149993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_fir_Pipeline_sample_loop | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_fir_Pipeline_sample_loop | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_fir_Pipeline_sample_loop | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_fir_Pipeline_sample_loop | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_fir_Pipeline_sample_loop | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_fir_Pipeline_sample_loop | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    20|
|2     |DSP_ALU         |     6|
|3     |DSP_A_B_DATA    |     6|
|4     |DSP_C_DATA      |     6|
|5     |DSP_MULTIPLIER  |     6|
|6     |DSP_M_DATA      |     6|
|7     |DSP_OUTPUT      |     6|
|8     |DSP_PREADD      |     6|
|9     |DSP_PREADD_DATA |     6|
|10    |LUT1            |     2|
|11    |LUT2            |    75|
|12    |LUT3            |   111|
|13    |LUT4            |    93|
|14    |LUT5            |    62|
|15    |LUT6            |   411|
|16    |FDRE            |  1262|
|17    |FDSE            |     8|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3831.328 ; gain = 1209.953 ; free physical = 70946 ; free virtual = 149994
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 3831.328 ; gain = 1052.164 ; free physical = 70944 ; free virtual = 149993
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 3831.328 ; gain = 1209.953 ; free physical = 70945 ; free virtual = 149993
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3831.328 ; gain = 0.000 ; free physical = 71109 ; free virtual = 150157
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3840.977 ; gain = 0.000 ; free physical = 71107 ; free virtual = 150156
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 6 instances

Synth Design complete | Checksum: d1539dfb
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 3840.977 ; gain = 2138.625 ; free physical = 71106 ; free virtual = 150155
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2933.810; main = 2749.304; forked = 225.455
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5037.938; main = 3840.980; forked = 1234.418
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3864.988 ; gain = 0.000 ; free physical = 71107 ; free virtual = 150155
INFO: [Common 17-1381] The checkpoint '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 9993e10ca1292669
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3865.004 ; gain = 0.000 ; free physical = 71103 ; free virtual = 150153
INFO: [Common 17-1381] The checkpoint '/ecel/UFAD/qlopezscarim/Desktop/lab3_vitis/fir2/fir2/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  4 17:19:28 2025...
