// Seed: 2905498432
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_8;
  wor   id_9 = 1;
  assign id_4 = 1;
  wor  id_10 = (1);
  wire id_11;
  id_12(
      .id_0(1), .id_1(id_10), .id_2(id_3)
  );
  wire id_13, id_14;
  logic [7:0] id_15;
  wire id_16;
  assign id_9 = 1'b0;
  assign id_15[1'h0] = id_9 + id_8;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input wand id_2,
    output supply0 id_3
);
  wire id_5;
  assign id_3 = 1'b0;
  assign id_3 = id_2;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5
  ); id_6(
      .id_0(id_3), .id_1(1 == 1), .id_2(1), .id_3(id_7), .id_4(id_2), .id_5(id_0)
  );
endmodule
