# Reading pref.tcl
# //  Questa Sim-64
# //  Version 2020.1 win64 Jan 28 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile {D:/SK Hynix BC501/Open RTL/Asynchronous FIFO/SIM/Asynchronous FIFO.mpf}
# Loading project Asynchronous FIFO
# Compile of Asynchronous_FIFO.v was successful.
# Compile of Asynchronous_FIFO_TB.v was successful.
# Compile of FIFO_RAM.v was successful.
# Compile of rptr_empty.v was successful.
# Compile of sync_r2w.v was successful.
# Compile of sync_w2r.v was successful.
# Compile of wptr_full.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.Asynchronous_FIFO_TB -voptargs=+acc
# vsim -gui work.Asynchronous_FIFO_TB -voptargs="+acc" 
# Start time: 16:45:14 on Jan 13,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Asynchronous_FIFO_TB(fast)
# Loading work.Asynchronous_FIFO(fast)
# Loading work.sync_r2w(fast)
# Loading work.sync_w2r(fast)
# Loading work.FIFO_RAM(fast)
# Loading work.rptr_empty(fast)
# Loading work.wptr_full(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (8) for port 'waddr'. The port definition is at: D:/SK Hynix BC501/Open RTL/Asynchronous FIFO/RTL/FIFO_RAM.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /Asynchronous_FIFO_TB/FIFO/FIFO_RAM File: D:/SK Hynix BC501/Open RTL/Asynchronous FIFO/RTL/Asynchronous_FIFO.v Line: 39
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (8) for port 'raddr'. The port definition is at: D:/SK Hynix BC501/Open RTL/Asynchronous FIFO/RTL/FIFO_RAM.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /Asynchronous_FIFO_TB/FIFO/FIFO_RAM File: D:/SK Hynix BC501/Open RTL/Asynchronous FIFO/RTL/Asynchronous_FIFO.v Line: 39
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (8) for port 'raddr'. The port definition is at: D:/SK Hynix BC501/Open RTL/Asynchronous FIFO/RTL/rptr_empty.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /Asynchronous_FIFO_TB/FIFO/rptr_empty File: D:/SK Hynix BC501/Open RTL/Asynchronous FIFO/RTL/Asynchronous_FIFO.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (8) for port 'waddr'. The port definition is at: D:/SK Hynix BC501/Open RTL/Asynchronous FIFO/RTL/wptr_full.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /Asynchronous_FIFO_TB/FIFO/wptr_full File: D:/SK Hynix BC501/Open RTL/Asynchronous FIFO/RTL/Asynchronous_FIFO.v Line: 61
add wave -position insertpoint  \
sim:/Asynchronous_FIFO_TB/DATA_WIDTH \
sim:/Asynchronous_FIFO_TB/ADDR_WIDTH \
sim:/Asynchronous_FIFO_TB/CYCLE_W \
sim:/Asynchronous_FIFO_TB/CYCLE_R \
sim:/Asynchronous_FIFO_TB/wclk \
sim:/Asynchronous_FIFO_TB/wrst_n \
sim:/Asynchronous_FIFO_TB/winc \
sim:/Asynchronous_FIFO_TB/wdata \
sim:/Asynchronous_FIFO_TB/rclk \
sim:/Asynchronous_FIFO_TB/rrst_n \
sim:/Asynchronous_FIFO_TB/rinc \
sim:/Asynchronous_FIFO_TB/rdata \
sim:/Asynchronous_FIFO_TB/wfull \
sim:/Asynchronous_FIFO_TB/rempty \
sim:/Asynchronous_FIFO_TB/i
# Load canceled
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.Asynchronous_FIFO_TB(fast)
# Loading work.Asynchronous_FIFO(fast)
# Loading work.sync_r2w(fast)
# Loading work.sync_w2r(fast)
# Loading work.FIFO_RAM(fast)
# Loading work.rptr_empty(fast)
# Loading work.wptr_full(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (8) for port 'waddr'. The port definition is at: D:/SK Hynix BC501/Open RTL/Asynchronous FIFO/RTL/FIFO_RAM.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /Asynchronous_FIFO_TB/FIFO/FIFO_RAM File: D:/SK Hynix BC501/Open RTL/Asynchronous FIFO/RTL/Asynchronous_FIFO.v Line: 39
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (8) for port 'raddr'. The port definition is at: D:/SK Hynix BC501/Open RTL/Asynchronous FIFO/RTL/FIFO_RAM.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /Asynchronous_FIFO_TB/FIFO/FIFO_RAM File: D:/SK Hynix BC501/Open RTL/Asynchronous FIFO/RTL/Asynchronous_FIFO.v Line: 39
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (8) for port 'raddr'. The port definition is at: D:/SK Hynix BC501/Open RTL/Asynchronous FIFO/RTL/rptr_empty.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /Asynchronous_FIFO_TB/FIFO/rptr_empty File: D:/SK Hynix BC501/Open RTL/Asynchronous FIFO/RTL/Asynchronous_FIFO.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (8) for port 'waddr'. The port definition is at: D:/SK Hynix BC501/Open RTL/Asynchronous FIFO/RTL/wptr_full.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /Asynchronous_FIFO_TB/FIFO/wptr_full File: D:/SK Hynix BC501/Open RTL/Asynchronous FIFO/RTL/Asynchronous_FIFO.v Line: 61
run -all
# ** Note: $stop    : D:/SK Hynix BC501/Open RTL/Asynchronous FIFO/RTL/Asynchronous_FIFO_TB.v(83)
#    Time: 460 ns  Iteration: 0  Instance: /Asynchronous_FIFO_TB
# Break in Module Asynchronous_FIFO_TB at D:/SK Hynix BC501/Open RTL/Asynchronous FIFO/RTL/Asynchronous_FIFO_TB.v line 83
# End time: 16:46:39 on Jan 13,2024, Elapsed time: 0:01:25
# Errors: 0, Warnings: 5
