=====
SETUP
0.834
8.032
8.866
counter_ref_1_9_s0
3.955
4.337
n122_s59
4.500
5.021
n122_s58
5.200
5.726
n122_s57
6.109
6.524
DAC_REF_1_s2
8.032
=====
SETUP
1.013
7.844
8.857
counter_ref_1_9_s0
3.955
4.337
n161_s59
4.500
5.021
n161_s57
5.200
5.661
n161_s61
6.044
6.560
DAC_DC_1_s2
7.844
=====
SETUP
1.580
7.300
8.880
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.054
u_dds_1/n28_s
6.054
6.104
u_dds_1/n27_s
6.104
6.154
u_dds_1/n26_s
6.154
6.204
u_dds_1/n25_s
6.204
6.254
u_dds_1/n24_s
6.254
6.304
u_dds_1/n23_s
6.304
6.354
u_dds_1/n22_s
6.354
6.404
u_dds_1/n21_s
6.404
6.454
u_dds_1/n20_s
6.454
6.504
u_dds_1/n19_s
6.504
6.554
u_dds_1/n18_s
6.554
6.604
u_dds_1/n17_s
6.604
6.654
u_dds_1/n16_s
6.654
6.704
u_dds_1/n15_s
6.704
6.754
u_dds_1/n14_s
6.754
6.804
u_dds_1/n13_s
6.804
6.854
u_dds_1/n12_s
6.854
6.904
u_dds_1/n11_s
6.904
6.954
u_dds_1/n10_s
6.954
7.004
u_dds_1/n9_s
7.004
7.300
u_dds_1/phase_acc_28_s0
7.300
=====
SETUP
1.582
7.297
8.880
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.054
u_dds_1/n28_s
6.054
6.104
u_dds_1/n27_s
6.104
6.154
u_dds_1/n26_s
6.154
6.204
u_dds_1/n25_s
6.204
6.254
u_dds_1/n24_s
6.254
6.304
u_dds_1/n23_s
6.304
6.354
u_dds_1/n22_s
6.354
6.404
u_dds_1/n21_s
6.404
6.454
u_dds_1/n20_s
6.454
6.504
u_dds_1/n19_s
6.504
6.554
u_dds_1/n18_s
6.554
6.604
u_dds_1/n17_s
6.604
6.654
u_dds_1/n16_s
6.654
6.704
u_dds_1/n15_s
6.704
6.754
u_dds_1/n14_s
6.754
6.804
u_dds_1/n13_s
6.804
6.854
u_dds_1/n12_s
6.854
6.904
u_dds_1/n11_s
6.904
6.954
u_dds_1/n10_s
6.954
7.004
u_dds_1/n9_s
7.004
7.054
u_dds_1/n8_s
7.054
7.297
u_dds_1/phase_acc_29_s0
7.297
=====
SETUP
1.680
7.200
8.880
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.054
u_dds_1/n28_s
6.054
6.104
u_dds_1/n27_s
6.104
6.154
u_dds_1/n26_s
6.154
6.204
u_dds_1/n25_s
6.204
6.254
u_dds_1/n24_s
6.254
6.304
u_dds_1/n23_s
6.304
6.354
u_dds_1/n22_s
6.354
6.404
u_dds_1/n21_s
6.404
6.454
u_dds_1/n20_s
6.454
6.504
u_dds_1/n19_s
6.504
6.554
u_dds_1/n18_s
6.554
6.604
u_dds_1/n17_s
6.604
6.654
u_dds_1/n16_s
6.654
6.704
u_dds_1/n15_s
6.704
6.754
u_dds_1/n14_s
6.754
6.804
u_dds_1/n13_s
6.804
6.854
u_dds_1/n12_s
6.854
6.904
u_dds_1/n11_s
6.904
7.200
u_dds_1/phase_acc_26_s0
7.200
=====
SETUP
1.682
7.197
8.880
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.054
u_dds_1/n28_s
6.054
6.104
u_dds_1/n27_s
6.104
6.154
u_dds_1/n26_s
6.154
6.204
u_dds_1/n25_s
6.204
6.254
u_dds_1/n24_s
6.254
6.304
u_dds_1/n23_s
6.304
6.354
u_dds_1/n22_s
6.354
6.404
u_dds_1/n21_s
6.404
6.454
u_dds_1/n20_s
6.454
6.504
u_dds_1/n19_s
6.504
6.554
u_dds_1/n18_s
6.554
6.604
u_dds_1/n17_s
6.604
6.654
u_dds_1/n16_s
6.654
6.704
u_dds_1/n15_s
6.704
6.754
u_dds_1/n14_s
6.754
6.804
u_dds_1/n13_s
6.804
6.854
u_dds_1/n12_s
6.854
6.904
u_dds_1/n11_s
6.904
6.954
u_dds_1/n10_s
6.954
7.197
u_dds_1/phase_acc_27_s0
7.197
=====
SETUP
1.782
7.097
8.880
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.054
u_dds_1/n28_s
6.054
6.104
u_dds_1/n27_s
6.104
6.154
u_dds_1/n26_s
6.154
6.204
u_dds_1/n25_s
6.204
6.254
u_dds_1/n24_s
6.254
6.304
u_dds_1/n23_s
6.304
6.354
u_dds_1/n22_s
6.354
6.404
u_dds_1/n21_s
6.404
6.454
u_dds_1/n20_s
6.454
6.504
u_dds_1/n19_s
6.504
6.554
u_dds_1/n18_s
6.554
6.604
u_dds_1/n17_s
6.604
6.654
u_dds_1/n16_s
6.654
6.704
u_dds_1/n15_s
6.704
6.754
u_dds_1/n14_s
6.754
6.804
u_dds_1/n13_s
6.804
6.854
u_dds_1/n12_s
6.854
7.097
u_dds_1/phase_acc_25_s0
7.097
=====
SETUP
1.789
7.100
8.889
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.054
u_dds_1/n28_s
6.054
6.104
u_dds_1/n27_s
6.104
6.154
u_dds_1/n26_s
6.154
6.204
u_dds_1/n25_s
6.204
6.254
u_dds_1/n24_s
6.254
6.304
u_dds_1/n23_s
6.304
6.354
u_dds_1/n22_s
6.354
6.404
u_dds_1/n21_s
6.404
6.454
u_dds_1/n20_s
6.454
6.504
u_dds_1/n19_s
6.504
6.554
u_dds_1/n18_s
6.554
6.604
u_dds_1/n17_s
6.604
6.654
u_dds_1/n16_s
6.654
6.704
u_dds_1/n15_s
6.704
6.754
u_dds_1/n14_s
6.754
6.804
u_dds_1/n13_s
6.804
7.100
u_dds_1/phase_acc_24_s0
7.100
=====
SETUP
1.889
7.000
8.889
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.054
u_dds_1/n28_s
6.054
6.104
u_dds_1/n27_s
6.104
6.154
u_dds_1/n26_s
6.154
6.204
u_dds_1/n25_s
6.204
6.254
u_dds_1/n24_s
6.254
6.304
u_dds_1/n23_s
6.304
6.354
u_dds_1/n22_s
6.354
6.404
u_dds_1/n21_s
6.404
6.454
u_dds_1/n20_s
6.454
6.504
u_dds_1/n19_s
6.504
6.554
u_dds_1/n18_s
6.554
6.604
u_dds_1/n17_s
6.604
6.654
u_dds_1/n16_s
6.654
6.704
u_dds_1/n15_s
6.704
7.000
u_dds_1/phase_acc_22_s0
7.000
=====
SETUP
1.892
6.997
8.889
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.054
u_dds_1/n28_s
6.054
6.104
u_dds_1/n27_s
6.104
6.154
u_dds_1/n26_s
6.154
6.204
u_dds_1/n25_s
6.204
6.254
u_dds_1/n24_s
6.254
6.304
u_dds_1/n23_s
6.304
6.354
u_dds_1/n22_s
6.354
6.404
u_dds_1/n21_s
6.404
6.454
u_dds_1/n20_s
6.454
6.504
u_dds_1/n19_s
6.504
6.554
u_dds_1/n18_s
6.554
6.604
u_dds_1/n17_s
6.604
6.654
u_dds_1/n16_s
6.654
6.704
u_dds_1/n15_s
6.704
6.754
u_dds_1/n14_s
6.754
6.997
u_dds_1/phase_acc_23_s0
6.997
=====
SETUP
1.989
6.900
8.889
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.054
u_dds_1/n28_s
6.054
6.104
u_dds_1/n27_s
6.104
6.154
u_dds_1/n26_s
6.154
6.204
u_dds_1/n25_s
6.204
6.254
u_dds_1/n24_s
6.254
6.304
u_dds_1/n23_s
6.304
6.354
u_dds_1/n22_s
6.354
6.404
u_dds_1/n21_s
6.404
6.454
u_dds_1/n20_s
6.454
6.504
u_dds_1/n19_s
6.504
6.554
u_dds_1/n18_s
6.554
6.604
u_dds_1/n17_s
6.604
6.900
u_dds_1/phase_acc_20_s0
6.900
=====
SETUP
1.992
6.897
8.889
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.054
u_dds_1/n28_s
6.054
6.104
u_dds_1/n27_s
6.104
6.154
u_dds_1/n26_s
6.154
6.204
u_dds_1/n25_s
6.204
6.254
u_dds_1/n24_s
6.254
6.304
u_dds_1/n23_s
6.304
6.354
u_dds_1/n22_s
6.354
6.404
u_dds_1/n21_s
6.404
6.454
u_dds_1/n20_s
6.454
6.504
u_dds_1/n19_s
6.504
6.554
u_dds_1/n18_s
6.554
6.604
u_dds_1/n17_s
6.604
6.654
u_dds_1/n16_s
6.654
6.897
u_dds_1/phase_acc_21_s0
6.897
=====
SETUP
2.092
6.797
8.889
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.054
u_dds_1/n28_s
6.054
6.104
u_dds_1/n27_s
6.104
6.154
u_dds_1/n26_s
6.154
6.204
u_dds_1/n25_s
6.204
6.254
u_dds_1/n24_s
6.254
6.304
u_dds_1/n23_s
6.304
6.354
u_dds_1/n22_s
6.354
6.404
u_dds_1/n21_s
6.404
6.454
u_dds_1/n20_s
6.454
6.504
u_dds_1/n19_s
6.504
6.554
u_dds_1/n18_s
6.554
6.797
u_dds_1/phase_acc_19_s0
6.797
=====
SETUP
2.099
6.800
8.899
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.054
u_dds_1/n28_s
6.054
6.104
u_dds_1/n27_s
6.104
6.154
u_dds_1/n26_s
6.154
6.204
u_dds_1/n25_s
6.204
6.254
u_dds_1/n24_s
6.254
6.304
u_dds_1/n23_s
6.304
6.354
u_dds_1/n22_s
6.354
6.404
u_dds_1/n21_s
6.404
6.454
u_dds_1/n20_s
6.454
6.504
u_dds_1/n19_s
6.504
6.800
u_dds_1/phase_acc_18_s0
6.800
=====
SETUP
2.199
6.700
8.899
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.054
u_dds_1/n28_s
6.054
6.104
u_dds_1/n27_s
6.104
6.154
u_dds_1/n26_s
6.154
6.204
u_dds_1/n25_s
6.204
6.254
u_dds_1/n24_s
6.254
6.304
u_dds_1/n23_s
6.304
6.354
u_dds_1/n22_s
6.354
6.404
u_dds_1/n21_s
6.404
6.700
u_dds_1/phase_acc_16_s0
6.700
=====
SETUP
2.201
6.697
8.899
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.054
u_dds_1/n28_s
6.054
6.104
u_dds_1/n27_s
6.104
6.154
u_dds_1/n26_s
6.154
6.204
u_dds_1/n25_s
6.204
6.254
u_dds_1/n24_s
6.254
6.304
u_dds_1/n23_s
6.304
6.354
u_dds_1/n22_s
6.354
6.404
u_dds_1/n21_s
6.404
6.454
u_dds_1/n20_s
6.454
6.697
u_dds_1/phase_acc_17_s0
6.697
=====
SETUP
2.299
6.600
8.899
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.054
u_dds_1/n28_s
6.054
6.104
u_dds_1/n27_s
6.104
6.154
u_dds_1/n26_s
6.154
6.204
u_dds_1/n25_s
6.204
6.254
u_dds_1/n24_s
6.254
6.304
u_dds_1/n23_s
6.304
6.600
u_dds_1/phase_acc_14_s0
6.600
=====
SETUP
2.301
6.597
8.899
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.054
u_dds_1/n28_s
6.054
6.104
u_dds_1/n27_s
6.104
6.154
u_dds_1/n26_s
6.154
6.204
u_dds_1/n25_s
6.204
6.254
u_dds_1/n24_s
6.254
6.304
u_dds_1/n23_s
6.304
6.354
u_dds_1/n22_s
6.354
6.597
u_dds_1/phase_acc_15_s0
6.597
=====
SETUP
2.389
6.500
8.889
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.054
u_dds_1/n28_s
6.054
6.104
u_dds_1/n27_s
6.104
6.154
u_dds_1/n26_s
6.154
6.204
u_dds_1/n25_s
6.204
6.500
u_dds_1/phase_acc_12_s0
6.500
=====
SETUP
2.401
6.497
8.899
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.054
u_dds_1/n28_s
6.054
6.104
u_dds_1/n27_s
6.104
6.154
u_dds_1/n26_s
6.154
6.204
u_dds_1/n25_s
6.204
6.254
u_dds_1/n24_s
6.254
6.497
u_dds_1/phase_acc_13_s0
6.497
=====
SETUP
2.489
6.400
8.889
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.054
u_dds_1/n28_s
6.054
6.104
u_dds_1/n27_s
6.104
6.400
u_dds_1/phase_acc_10_s0
6.400
=====
SETUP
2.492
6.397
8.889
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.054
u_dds_1/n28_s
6.054
6.104
u_dds_1/n27_s
6.104
6.154
u_dds_1/n26_s
6.154
6.397
u_dds_1/phase_acc_11_s0
6.397
=====
SETUP
2.589
6.300
8.889
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.300
u_dds_1/phase_acc_8_s0
6.300
=====
SETUP
2.592
6.297
8.889
counter_ref_1_0_s0
3.955
4.337
u_dds_1/n36_s
5.211
5.704
u_dds_1/n35_s
5.704
5.754
u_dds_1/n34_s
5.754
5.804
u_dds_1/n33_s
5.804
5.854
u_dds_1/n32_s
5.854
5.904
u_dds_1/n31_s
5.904
5.954
u_dds_1/n30_s
5.954
6.004
u_dds_1/n29_s
6.004
6.054
u_dds_1/n28_s
6.054
6.297
u_dds_1/phase_acc_9_s0
6.297
=====
SETUP
2.593
6.291
8.884
counter_ref_1_0_s0
3.955
4.337
n236_s
4.902
5.395
n235_s
5.395
5.445
n234_s
5.445
5.495
n233_s
5.495
5.545
n232_s
5.545
5.595
n231_s
5.595
5.645
n230_s
5.645
5.695
n229_s
5.695
5.745
n228_s
5.745
5.795
n227_s
5.795
5.845
n226_s
5.845
5.895
n225_s
5.895
5.945
n224_s
5.945
5.995
n223_s
5.995
6.291
counter_ref_2_14_s0
6.291
=====
HOLD
0.275
2.928
2.653
u_dds_1/phase_acc_dly_26_s0
2.706
2.850
u_dds_1/dout_11_s0
2.928
=====
HOLD
0.275
1.679
1.404
clk_ibuf
0.000
0.675
u_uart_tx_string/u_uart_tx_core/div_cnt_1_s0
1.379
1.520
u_uart_tx_string/u_uart_tx_core/n41_s2
1.526
1.679
u_uart_tx_string/u_uart_tx_core/div_cnt_1_s0
1.679
=====
HOLD
0.275
1.684
1.409
clk_ibuf
0.000
0.675
u_uart_tx_string/byte_cnt_0_s3
1.384
1.525
u_uart_tx_string/n311_s4
1.531
1.684
u_uart_tx_string/byte_cnt_0_s3
1.684
=====
HOLD
0.275
1.684
1.409
clk_ibuf
0.000
0.675
u_uart_tx_string/byte_cnt_1_s1
1.384
1.525
u_uart_tx_string/n310_s1
1.531
1.684
u_uart_tx_string/byte_cnt_1_s1
1.684
=====
HOLD
0.275
3.008
2.733
counter_ref_1_0_s0
2.708
2.849
n159_s2
2.855
3.008
counter_ref_1_0_s0
3.008
=====
HOLD
0.278
1.681
1.403
clk_ibuf
0.000
0.675
u_uart_tx_string/u_uart_tx_core/bit_cnt_0_s2
1.378
1.519
u_uart_tx_string/u_uart_tx_core/n85_s5
1.528
1.681
u_uart_tx_string/u_uart_tx_core/bit_cnt_0_s2
1.681
=====
HOLD
0.278
1.705
1.427
clk_ibuf
0.000
0.675
u_uart_tx_string/time_cnt_2_s1
1.402
1.543
u_uart_tx_string/n201_s4
1.552
1.705
u_uart_tx_string/time_cnt_2_s1
1.705
=====
HOLD
0.278
1.705
1.427
clk_ibuf
0.000
0.675
u_uart_tx_string/time_cnt_5_s1
1.402
1.543
u_uart_tx_string/n198_s2
1.552
1.705
u_uart_tx_string/time_cnt_5_s1
1.705
=====
HOLD
0.287
1.683
1.396
clk_ibuf
0.000
0.675
u_uart_tx_string/u_uart_tx_core/div_cnt_0_s0
1.371
1.515
u_uart_tx_string/u_uart_tx_core/n42_s4
1.530
1.683
u_uart_tx_string/u_uart_tx_core/div_cnt_0_s0
1.683
=====
HOLD
0.290
1.709
1.419
clk_ibuf
0.000
0.675
u_uart_tx_string/time_cnt_17_s1
1.394
1.538
u_uart_tx_string/n186_s2
1.556
1.709
u_uart_tx_string/time_cnt_17_s1
1.709
=====
HOLD
0.328
1.747
1.419
clk_ibuf
0.000
0.675
u_uart_tx_string/time_cnt_7_s1
1.394
1.535
u_uart_tx_string/n196_s2
1.541
1.747
u_uart_tx_string/time_cnt_7_s1
1.747
=====
HOLD
0.331
1.748
1.417
clk_ibuf
0.000
0.675
u_uart_tx_string/time_cnt_19_s1
1.392
1.533
u_uart_tx_string/n184_s2
1.542
1.748
u_uart_tx_string/time_cnt_19_s1
1.748
=====
HOLD
0.335
3.068
2.733
u_dds_1/phase_acc_dly_17_s0
2.708
2.849
u_dds_1/dout_2_s0
3.068
=====
HOLD
0.335
3.062
2.727
u_dds_1/phase_acc_dly_19_s0
2.702
2.843
u_dds_1/dout_4_s0
3.062
=====
HOLD
0.335
3.062
2.727
u_dds_1/phase_acc_dly_20_s0
2.702
2.843
u_dds_1/dout_5_s0
3.062
=====
HOLD
0.335
3.068
2.733
u_dds_1/phase_acc_dly_25_s0
2.708
2.849
u_dds_1/dout_10_s0
3.068
=====
HOLD
0.335
3.072
2.737
u_dds_1/phase_acc_dly_27_s0
2.712
2.853
u_dds_1/dout_12_s0
3.072
=====
HOLD
0.335
3.064
2.729
u_dds_1/phase_acc_dly_29_s0
2.704
2.845
u_dds_1/dout_14_s0
3.064
=====
HOLD
0.335
1.742
1.407
clk_ibuf
0.000
0.675
u_uart_tx_string/string_buf_21_s1
1.382
1.523
u_uart_tx_string/n60_s2
1.589
1.742
u_uart_tx_string/string_buf_29_s1
1.742
=====
HOLD
0.338
1.734
1.396
clk_ibuf
0.000
0.675
u_uart_tx_string/u_uart_tx_core/div_cnt_8_s0
1.371
1.512
u_uart_tx_string/u_uart_tx_core/n34_s2
1.581
1.734
u_uart_tx_string/u_uart_tx_core/div_cnt_8_s0
1.734
=====
HOLD
0.338
1.760
1.422
clk_ibuf
0.000
0.675
u_uart_tx_string/time_cnt_1_s1
1.397
1.538
u_uart_tx_string/n202_s2
1.607
1.760
u_uart_tx_string/time_cnt_1_s1
1.760
=====
HOLD
0.341
1.760
1.419
clk_ibuf
0.000
0.675
u_uart_tx_string/time_cnt_3_s1
1.394
1.535
u_uart_tx_string/n199_s2
1.607
1.760
u_uart_tx_string/time_cnt_4_s1
1.760
=====
HOLD
0.344
1.744
1.400
clk_ibuf
0.000
0.675
u_uart_tx_string/u_uart_tx_core/div_cnt_2_s0
1.375
1.516
u_uart_tx_string/u_uart_tx_core/n40_s2
1.591
1.744
u_uart_tx_string/u_uart_tx_core/div_cnt_2_s0
1.744
=====
HOLD
0.344
1.744
1.400
clk_ibuf
0.000
0.675
u_uart_tx_string/u_uart_tx_core/div_cnt_2_s0
1.375
1.516
u_uart_tx_string/u_uart_tx_core/n39_s2
1.591
1.744
u_uart_tx_string/u_uart_tx_core/div_cnt_3_s0
1.744
=====
HOLD
0.344
1.770
1.426
clk_ibuf
0.000
0.675
u_uart_tx_string/time_cnt_12_s1
1.401
1.542
u_uart_tx_string/n191_s2
1.617
1.770
u_uart_tx_string/time_cnt_12_s1
1.770
