// Seed: 1333623374
module module_0 (
    output tri0 id_0,
    output supply0 id_1
);
  wire id_3 = id_3;
  id_5(
      .id_0(1'b0), .id_1(id_1)
  );
  wire id_6;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    input wire id_2,
    input wire id_3,
    output tri id_4,
    input tri id_5,
    output tri0 id_6,
    output wand id_7,
    input supply0 id_8,
    input supply1 id_9,
    input wand id_10,
    output wand id_11,
    input tri id_12,
    input tri id_13,
    input supply0 id_14,
    output wor id_15,
    input tri id_16,
    output tri1 id_17,
    input tri1 id_18,
    input tri0 id_19,
    output wand id_20,
    output supply1 id_21,
    input tri id_22,
    input wire id_23,
    output wor id_24
);
  always @(negedge id_3) #1;
  module_0(
      id_20, id_1
  );
  wire id_26, id_27, id_28, id_29;
  assign id_1 = id_18 - id_0 & (id_0);
  assign id_6 = 1 * id_19;
endmodule
