

================================================================
== Vitis HLS Report for 'update_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2'
================================================================
* Date:           Sun Feb  5 17:03:04 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  8.489 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_162_1_VITIS_LOOP_163_2  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     1|        -|       -|    -|
|Expression           |        -|     -|        0|    2478|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    15|        0|      50|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|      265|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    16|      265|    2591|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_66ns_129_1_1_U3859  |mul_64ns_66ns_129_1_1  |        0|  15|  0|  50|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|  15|  0|  50|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------------+---------------------------------+--------------+
    |                Instance               |              Module             |  Expression  |
    +---------------------------------------+---------------------------------+--------------+
    |mac_muladd_16s_13ns_16ns_16_4_1_U3860  |mac_muladd_16s_13ns_16ns_16_4_1  |  i0 * i1 + i2|
    +---------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+------+------------+------------+
    |       Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+------+------------+------------+
    |add_ln162_1_fu_152_p2     |         +|   0|  0|    71|          64|           1|
    |add_ln162_fu_227_p2       |         +|   0|  0|    39|          32|           1|
    |add_ln163_fu_178_p2       |         +|   0|  0|    39|          32|           1|
    |add_ln164_1_fu_314_p2     |         +|   0|  0|    47|          40|          40|
    |add_ln164_2_fu_385_p2     |         +|   0|  0|    64|          64|          64|
    |add_ln164_fu_304_p2       |         +|   0|  0|    43|          36|           7|
    |sub_ln164_1_fu_257_p2     |         -|   0|  0|    46|          39|          39|
    |sub_ln164_2_fu_379_p2     |         -|   0|  0|    64|          64|          64|
    |sub_ln164_fu_221_p2       |         -|   0|  0|    46|          39|          39|
    |icmp_ln162_fu_147_p2      |      icmp|   0|  0|    29|          64|          64|
    |icmp_ln163_fu_161_p2      |      icmp|   0|  0|    20|          32|          32|
    |lshr_ln164_fu_407_p2      |      lshr|   0|  0|  1865|         448|         448|
    |select_ln162_1_fu_263_p3  |    select|   0|  0|    39|           1|          39|
    |select_ln162_2_fu_274_p3  |    select|   0|  0|    32|           1|          32|
    |select_ln162_fu_166_p3    |    select|   0|  0|    32|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|     2|           1|           2|
    +--------------------------+----------+----+---+------+------------+------------+
    |Total                     |          |   0|  0|  2478|         958|         874|
    +--------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |i_fu_84                  |   9|          2|   32|         64|
    |indvar_flatten21_fu_88   |   9|          2|   64|        128|
    |j_fu_80                  |   9|          2|   32|         64|
    |tmp_we0                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  139|        278|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln164_2_reg_502                 |  61|   0|   64|          3|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |i_fu_84                             |  32|   0|   32|          0|
    |icmp_ln162_reg_472                  |   1|   0|    1|          0|
    |icmp_ln162_reg_472_pp0_iter2_reg    |   1|   0|    1|          0|
    |icmp_ln163_reg_476                  |   1|   0|    1|          0|
    |icmp_ln163_reg_476_pp0_iter2_reg    |   1|   0|    1|          0|
    |indvar_flatten21_fu_88              |  64|   0|   64|          0|
    |j_fu_80                             |  32|   0|   32|          0|
    |select_ln162_reg_482                |  32|   0|   32|          0|
    |select_ln162_reg_482_pp0_iter2_reg  |  32|   0|   32|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 265|   0|  268|          3|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-----------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2|  return value|
|bound19          |   in|   64|     ap_none|                                            bound19|        scalar|
|p_cast4          |   in|   32|     ap_none|                                            p_cast4|        scalar|
|solver_address0  |  out|   10|   ap_memory|                                             solver|         array|
|solver_ce0       |  out|    1|   ap_memory|                                             solver|         array|
|solver_q0        |   in|  448|   ap_memory|                                             solver|         array|
|tmp_address0     |  out|   13|   ap_memory|                                                tmp|         array|
|tmp_ce0          |  out|    1|   ap_memory|                                                tmp|         array|
|tmp_we0          |  out|    8|   ap_memory|                                                tmp|         array|
|tmp_d0           |  out|   64|   ap_memory|                                                tmp|         array|
+-----------------+-----+-----+------------+---------------------------------------------------+--------------+

