<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>third_party/ti/cc26xxware/inc/hw_i2s.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">CLI and NCP Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_44f42edf5dd23d4deca0321224e9ce90.html">third_party</a></li><li class="navelem"><a class="el" href="dir_b6fe208a7a21be315c3bff71fe2aa296.html">ti</a></li><li class="navelem"><a class="el" href="dir_0f87a7e18e8ebfd6e62490fd1e1c0c84.html">cc26xxware</a></li><li class="navelem"><a class="el" href="dir_55f3f6d3cea898fdc8055b789ade61d3.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_i2s.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__i2s_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_i2s_h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        2016-03-14 09:20:59 +0100 (Mon, 14 Mar 2016)</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       45924</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* Copyright (c) 2015 - 2016, Texas Instruments Incorporated</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* All rights reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">* 1) Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">* 2) Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">* 3) Neither the name of the ORGANIZATION nor the names of its contributors may</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    be used to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    specific prior written permission.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">* POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __HW_I2S_H__</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __HW_I2S_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// This section defines the register offsets of</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// I2S component</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// WCLK Source Selection</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a52d411eec932a0fc9d5c0a5865786134">   47</a></span>&#160;<span class="preprocessor">#define I2S_O_AIFWCLKSRC                                            0x00000000</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// DMA Buffer Size Configuration</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ab727599fd65cd56a457b00376ddd966e">   50</a></span>&#160;<span class="preprocessor">#define I2S_O_AIFDMACFG                                             0x00000004</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// Pin Direction</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a22e1c1cd3b8fa619627785ac64e588e4">   53</a></span>&#160;<span class="preprocessor">#define I2S_O_AIFDIRCFG                                             0x00000008</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// Serial Interface Format Configuration</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a3cead82910376bae61cfed9f53eebdf1">   56</a></span>&#160;<span class="preprocessor">#define I2S_O_AIFFMTCFG                                             0x0000000C</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// Word Selection Bit Mask for Pin 0</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a2810257507d779a2f7fdf275b65ee2d8">   59</a></span>&#160;<span class="preprocessor">#define I2S_O_AIFWMASK0                                             0x00000010</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// Word Selection Bit Mask for Pin 1</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ab2a76501e6799ff1393f16205c7b5825">   62</a></span>&#160;<span class="preprocessor">#define I2S_O_AIFWMASK1                                             0x00000014</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// Word Selection Bit Mask for Pin 2</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a70ba72f8d717e21aaa597d35abbcd2db">   65</a></span>&#160;<span class="preprocessor">#define I2S_O_AIFWMASK2                                             0x00000018</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// Audio Interface PWM Debug Value</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a193ea9c7533d3a5b882bbf2a20dc9a43">   68</a></span>&#160;<span class="preprocessor">#define I2S_O_AIFPWMVALUE                                           0x0000001C</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// DMA Input Buffer Next Pointer</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a2201054e534dacb65f33c25943511596">   71</a></span>&#160;<span class="preprocessor">#define I2S_O_AIFINPTRNEXT                                          0x00000020</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// DMA Input Buffer Current Pointer</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a4a05933337a64c7bd0a14b65b54e6e6a">   74</a></span>&#160;<span class="preprocessor">#define I2S_O_AIFINPTR                                              0x00000024</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// DMA Output Buffer Next Pointer</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a9187c6834a1619c4d5ec43029c9f1a64">   77</a></span>&#160;<span class="preprocessor">#define I2S_O_AIFOUTPTRNEXT                                         0x00000028</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// DMA Output Buffer Current Pointer</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a7bda02674d754cbda43e3413222b5de9">   80</a></span>&#160;<span class="preprocessor">#define I2S_O_AIFOUTPTR                                             0x0000002C</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">// SampleStaMP Generator Control Register</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aa07ce1849dbd5c4280d524c8360b556d">   83</a></span>&#160;<span class="preprocessor">#define I2S_O_STMPCTL                                               0x00000034</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">// Captured XOSC Counter Value, Capture Channel 0</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a53a065a33c2258cdbc22874e5cefa53a">   86</a></span>&#160;<span class="preprocessor">#define I2S_O_STMPXCNTCAPT0                                         0x00000038</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">// XOSC Period Value</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aff501e05d9552a3156aef6b6cde85ffe">   89</a></span>&#160;<span class="preprocessor">#define I2S_O_STMPXPER                                              0x0000003C</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">// Captured WCLK Counter Value, Capture Channel 0</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a0b81dddca86873dcb670e988060a35d4">   92</a></span>&#160;<span class="preprocessor">#define I2S_O_STMPWCNTCAPT0                                         0x00000040</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">// WCLK Counter Period Value</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ac2157514a74daf255e96820e27886bfe">   95</a></span>&#160;<span class="preprocessor">#define I2S_O_STMPWPER                                              0x00000044</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">// WCLK Counter Trigger Value for Input Pins</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a91fbc4e6848664b5c8b271242871c615">   98</a></span>&#160;<span class="preprocessor">#define I2S_O_STMPINTRIG                                            0x00000048</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// WCLK Counter Trigger Value for Output Pins</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a5ebac439faa20296232ec68feee00d19">  101</a></span>&#160;<span class="preprocessor">#define I2S_O_STMPOUTTRIG                                           0x0000004C</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">// WCLK Counter Set Operation</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a64e5874f743c2d6a5cf454e9b46f64a7">  104</a></span>&#160;<span class="preprocessor">#define I2S_O_STMPWSET                                              0x00000050</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">// WCLK Counter Add Operation</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a77bad7228bceea51c54dcb8b7b6e34db">  107</a></span>&#160;<span class="preprocessor">#define I2S_O_STMPWADD                                              0x00000054</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// XOSC Minimum Period Value</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aa7597bcfaadbf2a6632dced2c76e46e4">  110</a></span>&#160;<span class="preprocessor">#define I2S_O_STMPXPERMIN                                           0x00000058</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// Current Value of WCNT</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a26782b9b6da88133f16e04919a747e12">  113</a></span>&#160;<span class="preprocessor">#define I2S_O_STMPWCNT                                              0x0000005C</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">// Current Value of XCNT</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a62e381adebd7e3c87a3814aba2df5515">  116</a></span>&#160;<span class="preprocessor">#define I2S_O_STMPXCNT                                              0x00000060</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">// Captured XOSC Counter Value, Capture Channel 1</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a1ae0d3db8446ad8090aec84ab0f8684b">  119</a></span>&#160;<span class="preprocessor">#define I2S_O_STMPXCNTCAPT1                                         0x00000064</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">// Captured WCLK Counter Value, Capture Channel 1</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a58424930ed1dbbe71a112cedf2b09e5f">  122</a></span>&#160;<span class="preprocessor">#define I2S_O_STMPWCNTCAPT1                                         0x00000068</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">// Masked Interrupt Status Register</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a7ed67391473de4027ef9d4a7c3a6df8b">  125</a></span>&#160;<span class="preprocessor">#define I2S_O_IRQMASK                                               0x00000070</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">// Raw Interrupt Status Register</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a0843d145523542168047204a86a5ea24">  128</a></span>&#160;<span class="preprocessor">#define I2S_O_IRQFLAGS                                              0x00000074</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">// Interrupt Set Register</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#acb29a784ab8971d2dc6c4c31b781bb7f">  131</a></span>&#160;<span class="preprocessor">#define I2S_O_IRQSET                                                0x00000078</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// Interrupt Clear Register</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a9ec4f07f3d1ddf704c10db479c53c48a">  134</a></span>&#160;<span class="preprocessor">#define I2S_O_IRQCLR                                                0x0000007C</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">// Register: I2S_O_AIFWCLKSRC</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">// Field:     [2] WCLK_INV</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">// Inverts WCLK source (pad or internal) when set.</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">// 0: Not inverted</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">// 1: Inverted</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#acb60b5e354f9df0afb26e577fe9912fd">  147</a></span>&#160;<span class="preprocessor">#define I2S_AIFWCLKSRC_WCLK_INV                                     0x00000004</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#af84d6fd4c74e30d53d4d634845bf19fe">  148</a></span>&#160;<span class="preprocessor">#define I2S_AIFWCLKSRC_WCLK_INV_BITN                                         2</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ae735d08de8d3f608a7c3b23c67ba2440">  149</a></span>&#160;<span class="preprocessor">#define I2S_AIFWCLKSRC_WCLK_INV_M                                   0x00000004</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#af690774cfe0c74cb42ab1b4b7e0f2e3b">  150</a></span>&#160;<span class="preprocessor">#define I2S_AIFWCLKSRC_WCLK_INV_S                                            2</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">// Field:   [1:0] WCLK_SRC</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// Selects WCLK source for AIF (should be the same as the BCLK source). The</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">// BCLK source is defined in the PRCM:I2SBCLKSEL.SRC</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">// RESERVED                 Not supported. Will give same WCLK as &#39;NONE&#39;</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">//                          (&#39;00&#39;)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">// INT                      Internal WCLK generator, from module PRCM/ClkCtrl</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">// EXT                      External WCLK generator, from pad</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">// NONE                     None (&#39;0&#39;)</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a5bdaf191651184e1042b403f2a822d6f">  162</a></span>&#160;<span class="preprocessor">#define I2S_AIFWCLKSRC_WCLK_SRC_W                                            2</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#af7697997961e11a3372e2c89b5181f15">  163</a></span>&#160;<span class="preprocessor">#define I2S_AIFWCLKSRC_WCLK_SRC_M                                   0x00000003</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a89e249fb15679cd9b49b3110395ca066">  164</a></span>&#160;<span class="preprocessor">#define I2S_AIFWCLKSRC_WCLK_SRC_S                                            0</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a2a415813a067e8adc4ac50836e6c17f6">  165</a></span>&#160;<span class="preprocessor">#define I2S_AIFWCLKSRC_WCLK_SRC_RESERVED                            0x00000003</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a92c7b73427ccea2e65041d88bda02162">  166</a></span>&#160;<span class="preprocessor">#define I2S_AIFWCLKSRC_WCLK_SRC_INT                                 0x00000002</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#afac66976c055382b4846b568cf622164">  167</a></span>&#160;<span class="preprocessor">#define I2S_AIFWCLKSRC_WCLK_SRC_EXT                                 0x00000001</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a23c7dbbb2bdbc65f808f8045b40bffb9">  168</a></span>&#160;<span class="preprocessor">#define I2S_AIFWCLKSRC_WCLK_SRC_NONE                                0x00000000</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">// Register: I2S_O_AIFDMACFG</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">// Field:   [7:0] END_FRAME_IDX</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">// Defines the length of the Writing a non-zero value to this registerfield</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">// enables and initializes AIF. Note that before doing so, all other</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">// configuration must have been done, and AIFINPTR/AIFOUTPTR must have been</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">// loaded.</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aac6d1dd82a164d0c27af21b1730b80dd">  181</a></span>&#160;<span class="preprocessor">#define I2S_AIFDMACFG_END_FRAME_IDX_W                                        8</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a3d03d2678ca0dfbe46163fb5d553506b">  182</a></span>&#160;<span class="preprocessor">#define I2S_AIFDMACFG_END_FRAME_IDX_M                               0x000000FF</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a8c0fd59145e492da2fb57b8cedd13541">  183</a></span>&#160;<span class="preprocessor">#define I2S_AIFDMACFG_END_FRAME_IDX_S                                        0</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">// Register: I2S_O_AIFDIRCFG</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">// Field:   [9:8] AD2</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">// Configures the AD2 audio data pin usage</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">// 0x3: Reserved</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">// OUT                      Output mode</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">// IN                       Input mode</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">// DIS                      Not in use (disabled)</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aef1e64a3dc53e54b327a95bcfa9fe1b4">  199</a></span>&#160;<span class="preprocessor">#define I2S_AIFDIRCFG_AD2_W                                                  2</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ab5431a8775320fe9845e221405f04508">  200</a></span>&#160;<span class="preprocessor">#define I2S_AIFDIRCFG_AD2_M                                         0x00000300</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a61dffbeb9bbc6adc6655758aa2bd7c8e">  201</a></span>&#160;<span class="preprocessor">#define I2S_AIFDIRCFG_AD2_S                                                  8</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a1f7cfa248fdf7791cd7390b367016f9a">  202</a></span>&#160;<span class="preprocessor">#define I2S_AIFDIRCFG_AD2_OUT                                       0x00000200</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a3970825d18fca3e63fd9a12ad1eb77d7">  203</a></span>&#160;<span class="preprocessor">#define I2S_AIFDIRCFG_AD2_IN                                        0x00000100</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a2fa5546ca4003f753b4e0970599379e1">  204</a></span>&#160;<span class="preprocessor">#define I2S_AIFDIRCFG_AD2_DIS                                       0x00000000</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">// Field:   [5:4] AD1</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">// Configures the AD1 audio data pin usage:</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">// 0x3: Reserved</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">// OUT                      Output mode</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">// IN                       Input mode</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">// DIS                      Not in use (disabled)</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a0bae702d1b9f1560016b12a3d76aa1b9">  215</a></span>&#160;<span class="preprocessor">#define I2S_AIFDIRCFG_AD1_W                                                  2</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a9f5e8067dabda8678e25de442fc126f6">  216</a></span>&#160;<span class="preprocessor">#define I2S_AIFDIRCFG_AD1_M                                         0x00000030</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a38d7ffbd79f2bbfddf5c5120a6e425f7">  217</a></span>&#160;<span class="preprocessor">#define I2S_AIFDIRCFG_AD1_S                                                  4</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a095b53752d7bd7d0997a5f2856bf7889">  218</a></span>&#160;<span class="preprocessor">#define I2S_AIFDIRCFG_AD1_OUT                                       0x00000020</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a4eb7efb78f69e81fc4cb9adc3e102477">  219</a></span>&#160;<span class="preprocessor">#define I2S_AIFDIRCFG_AD1_IN                                        0x00000010</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aa704c01415a0a74eaf2ed75f39435610">  220</a></span>&#160;<span class="preprocessor">#define I2S_AIFDIRCFG_AD1_DIS                                       0x00000000</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">// Field:   [1:0] AD0</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">// Configures the AD0 audio data pin usage:</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">// 0x3: Reserved</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">// OUT                      Output mode</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">// IN                       Input mode</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">// DIS                      Not in use (disabled)</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#af4ee665cfaf564fb46eaaa72fd73a348">  231</a></span>&#160;<span class="preprocessor">#define I2S_AIFDIRCFG_AD0_W                                                  2</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a0766a30c532c3fd946d9787780253e41">  232</a></span>&#160;<span class="preprocessor">#define I2S_AIFDIRCFG_AD0_M                                         0x00000003</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a7da9a570c7df65b6d54ac26e27e9bf6d">  233</a></span>&#160;<span class="preprocessor">#define I2S_AIFDIRCFG_AD0_S                                                  0</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a217a3ddf80ec5d17febbbcad3eab22b0">  234</a></span>&#160;<span class="preprocessor">#define I2S_AIFDIRCFG_AD0_OUT                                       0x00000002</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#af6a28a060c2cfcdd656a5ba67b261920">  235</a></span>&#160;<span class="preprocessor">#define I2S_AIFDIRCFG_AD0_IN                                        0x00000001</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a9eb6f1d2b1d36832a9f7376826f638c8">  236</a></span>&#160;<span class="preprocessor">#define I2S_AIFDIRCFG_AD0_DIS                                       0x00000000</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">// Register: I2S_O_AIFFMTCFG</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">// Field:  [15:8] DATA_DELAY</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">// The number of BCLK periods between a WCLK edge and MSB of the first word in</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">// a phase:</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">// 0x00: LJF format</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">// 0x01: I2S and DSP format</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">// 0x02: RJF format</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">// ...</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">// 0xFF: RJF format</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">// Note: When 0, MSB of the next word will be output in the idle period between</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">// LSB of the previous word and the start of the next word. Otherwise logical 0</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">// will be output until the data delay has expired.</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a530cb3028eb8ebcf7e437cc3036f1c8d">  257</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_DATA_DELAY_W                                           8</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aa41a5b5aa722bf3e24ce5b39d66dc73a">  258</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_DATA_DELAY_M                                  0x0000FF00</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a5b5e5902398f1643963cae81477ac9a4">  259</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_DATA_DELAY_S                                           8</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">// Field:     [7] MEM_LEN_24</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">// The size of each word stored to or loaded from memory:</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">// 24BIT                    24-bit (one 8 bit and one 16 bit locked access per</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">//                          sample)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">// 16BIT                    16-bit (one 16 bit access per sample)</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aa1b699ff4447dba8e5daa884a22ae770">  268</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_MEM_LEN_24                                    0x00000080</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aac41dc739b4f2654ae55780335c64c07">  269</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_MEM_LEN_24_BITN                                        7</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a8bc3406a4b3bbea6380aaae53d4457d4">  270</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_MEM_LEN_24_M                                  0x00000080</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aff3ffa2f08ee0a234aa68a9beed9908e">  271</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_MEM_LEN_24_S                                           7</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ad1b52a48297a843ca86ac1c214f40a8e">  272</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_MEM_LEN_24_24BIT                              0x00000080</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a90977b878b7bd2f17aabc2612bbe71c1">  273</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_MEM_LEN_24_16BIT                              0x00000000</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">// Field:     [6] SMPL_EDGE</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">// On the serial audio interface, data (and wclk) is sampled and clocked out on</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">// opposite edges of BCLK.</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">// POS                      Data is sampled on the positive edge and clocked</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">//                          out on the negative edge.</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">// NEG                      Data is sampled on the negative edge and clocked</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">//                          out on the positive edge.</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a78219a345d47b2e2a8cfba2d3d5ba5dc">  284</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_SMPL_EDGE                                     0x00000040</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a8352ca4aba744058532007e297657e9f">  285</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_SMPL_EDGE_BITN                                         6</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#af4d830f430014ffd18dca4758f539618">  286</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_SMPL_EDGE_M                                   0x00000040</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aa570b70bec373f29960301cbd4d2248e">  287</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_SMPL_EDGE_S                                            6</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a4409e638c0785184a04479a6b0bac889">  288</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_SMPL_EDGE_POS                                 0x00000040</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a4a47ea66ef61cbaef528fe8009870a0e">  289</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_SMPL_EDGE_NEG                                 0x00000000</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">// Field:     [5] DUAL_PHASE</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">// Selects dual- or single-phase format.</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">// 0: Single-phase</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">// 1: Dual-phase</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a893929f68272cb5602015753df158423">  297</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_DUAL_PHASE                                    0x00000020</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a1ad8bd394caedb9a6d36b9e5c7f1b73e">  298</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_DUAL_PHASE_BITN                                        5</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a8ec9adbaf52fe2e5d8ba019f1ea8477e">  299</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_DUAL_PHASE_M                                  0x00000020</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aa47055ab31b2502aef14c79a985dee8b">  300</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_DUAL_PHASE_S                                           5</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">// Field:   [4:0] WORD_LEN</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">// Number of bits per word (8-24):</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">// In single-phase format, this is the exact number of bits per word.</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">// In dual-phase format, this is the maximum number of bits per word.</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">// Values below 8 and above 24 give undefined behavior. Data written to memory</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">// is always aligned to 16 or 24 bits as defined by MEM_LEN_24. Bit widths that</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">// differ from this alignment will either be truncated or zero padded.</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#af2b1fbf77faf34c5ea4b05cb24825bcf">  311</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_WORD_LEN_W                                             5</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a76c1e1d2e89cda691a51f0316078cb04">  312</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_WORD_LEN_M                                    0x0000001F</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a1f1dfa00e6c8a58c52b2f5af5f5241e6">  313</a></span>&#160;<span class="preprocessor">#define I2S_AIFFMTCFG_WORD_LEN_S                                             0</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">// Register: I2S_O_AIFWMASK0</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">// Field:   [7:0] MASK</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">// Bit-mask indicating valid channels in a frame on AD0.</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">// In single-phase mode, each bit represents one channel, starting with LSB for</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">// the first word in the frame. A frame can contain up to 8 channels.  Channels</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">// that are not included in the mask will not be sampled and stored in memory,</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">// and clocked out as &#39;0&#39;.</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">// In dual-phase mode, only the two LSBs are considered. For a stereo</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">// configuration, set both bits. For a mono configuration, set bit 0 only. In</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">// mono mode, only channel 0 will be sampled and stored to memory, and channel</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">// 0 will be repeated when clocked out.</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">// In mono mode, only channel 0 will be sampled and stored to memory, and</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">// channel 0 will be repeated in the second phase when clocked out.</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">// If all bits are zero, no input words will be stored to memory, and the</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">// output data lines will be constant &#39;0&#39;. This can be utilized when PWM debug</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">// output is desired without any actively used output pins.</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a406e691695dd8b52656416b2287c51d8">  340</a></span>&#160;<span class="preprocessor">#define I2S_AIFWMASK0_MASK_W                                                 8</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ab7a06332453872e522984822222b3d39">  341</a></span>&#160;<span class="preprocessor">#define I2S_AIFWMASK0_MASK_M                                        0x000000FF</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a01784fc9e379abda7edb76a4aa20bf85">  342</a></span>&#160;<span class="preprocessor">#define I2S_AIFWMASK0_MASK_S                                                 0</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">// Register: I2S_O_AIFWMASK1</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">// Field:   [7:0] MASK</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">// Bit-mask indicating valid channels in a frame on AD1.</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">// In single-phase mode, each bit represents one channel, starting with LSB for</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">// the first word in the frame. A frame can contain up to 8 channels.  Channels</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">// that are not included in the mask will not be sampled and stored in memory,</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">// and clocked out as &#39;0&#39;.</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">// In dual-phase mode, only the two LSBs are considered. For a stereo</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">// configuration, set both bits. For a mono configuration, set bit 0 only. In</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">// mono mode, only channel 0 will be sampled and stored to memory, and channel</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">// 0 will be repeated when clocked out.</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">// In mono mode, only channel 0 will be sampled and stored to memory, and</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">// channel 0 will be repeated in the second phase when clocked out.</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">// If all bits are zero, no input words will be stored to memory, and the</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">// output data lines will be constant &#39;0&#39;. This can be utilized when PWM debug</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">// output is desired without any actively used output pins.</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ad5f23c4a852b8f9d6d7f5cd39783cee1">  369</a></span>&#160;<span class="preprocessor">#define I2S_AIFWMASK1_MASK_W                                                 8</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a98c3e3fa95dcd52ee78fac3ba7219333">  370</a></span>&#160;<span class="preprocessor">#define I2S_AIFWMASK1_MASK_M                                        0x000000FF</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a6140973b6295696fd5f6ea07ba13417f">  371</a></span>&#160;<span class="preprocessor">#define I2S_AIFWMASK1_MASK_S                                                 0</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">// Register: I2S_O_AIFWMASK2</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">// Field:   [7:0] MASK</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">// Bit-mask indicating valid channels in a frame on AD2</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">// In single-phase mode, each bit represents one channel, starting with LSB for</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">// the first word in the frame. A frame can contain up to 8 channels.  Channels</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">// that are not included in the mask will not be sampled and stored in memory,</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">// and clocked out as &#39;0&#39;.</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">// In dual-phase mode, only the two LSBs are considered. For a stereo</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">// configuration, set both bits. For a mono configuration, set bit 0 only. In</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">// mono mode, only channel 0 will be sampled and stored to memory, and channel</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">// 0 will be repeated when clocked out.</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">// In mono mode, only channel 0 will be sampled and stored to memory, and</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">// channel 0 will be repeated in the second phase when clocked out.</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">// If all bits are zero, no input words will be stored to memory, and the</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">// output data lines will be constant &#39;0&#39;. This can be utilized when PWM debug</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">// output is desired without any actively used output pins.</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a04917f7904a81edac24cd664e9abdd51">  398</a></span>&#160;<span class="preprocessor">#define I2S_AIFWMASK2_MASK_W                                                 8</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a633f8c3a5008ee2cedad8273b20c40e4">  399</a></span>&#160;<span class="preprocessor">#define I2S_AIFWMASK2_MASK_M                                        0x000000FF</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a2d4d244fa8eb3381e12f338004283afd">  400</a></span>&#160;<span class="preprocessor">#define I2S_AIFWMASK2_MASK_S                                                 0</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">// Register: I2S_O_AIFPWMVALUE</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">// Field:  [15:0] PULSE_WIDTH</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">// The value written to this register determines the width of the active high</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">// PWM pulse (pwm_debug), which starts together with MSB of the first output</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">// word in a DMA buffer:</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">// 0x0000: Constant low</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">// 0x0001: Width of the pulse (number of BCLK cycles, here 1).</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">// ...</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">// 0xFFFE: Width of the pulse (number of BCLK cycles, here 65534).</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">// 0xFFFF: Constant high</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a84f3c7d2248b08a17ff2aebfd5345cbf">  418</a></span>&#160;<span class="preprocessor">#define I2S_AIFPWMVALUE_PULSE_WIDTH_W                                       16</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a9552b2dd6bb41ec306f24c7b4991db18">  419</a></span>&#160;<span class="preprocessor">#define I2S_AIFPWMVALUE_PULSE_WIDTH_M                               0x0000FFFF</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a6277ac65d47d2e6f2f736c5a8b321013">  420</a></span>&#160;<span class="preprocessor">#define I2S_AIFPWMVALUE_PULSE_WIDTH_S                                        0</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">// Register: I2S_O_AIFINPTRNEXT</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">// Field:  [31:0] PTR</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">// Pointer to the first byte in the next DMA input buffer.</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">// The read value equals the last written value until the currently used DMA</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">// input buffer is completed, and then becomes null when the last written value</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">// is transferred to the DMA controller to start on the next buffer. This event</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">// is signalized by aif_dma_in_irq.</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">// At startup, the value must be written once before and once after configuring</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">// the DMA buffer size in AIFDMACFG.</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">// The next pointer must be written to this register while the DMA function</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">// uses the previously written pointer. If not written in time,</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">// IRQFLAGS.PTR_ERR will be raised and all input pins will be disabled.</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">// Note the following limitations:</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">// -  Address space wrapping is not supported. That means address(last sample)</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">// must be higher than address(first sample.</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">// -  A DMA block cannot be aligned with the end of the address space, that</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">// means a block cannot contain the address 0xFFFF.</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#afd143acde14f58734f5706090f09afcf">  448</a></span>&#160;<span class="preprocessor">#define I2S_AIFINPTRNEXT_PTR_W                                              32</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a43a30deab50e815d5c838e2fd9e38458">  449</a></span>&#160;<span class="preprocessor">#define I2S_AIFINPTRNEXT_PTR_M                                      0xFFFFFFFF</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a1c57851b6ab4de2106d34ee1d65ea007">  450</a></span>&#160;<span class="preprocessor">#define I2S_AIFINPTRNEXT_PTR_S                                               0</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">// Register: I2S_O_AIFINPTR</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">// Field:  [31:0] PTR</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">// Value of the DMA input buffer pointer currently used by the DMA controller.</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">// Incremented by 1 (byte) or 2 (word) for each AHB access.</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a7dc455c546cfa02f7615a869a4c1ebba">  461</a></span>&#160;<span class="preprocessor">#define I2S_AIFINPTR_PTR_W                                                  32</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a533b2697db6e0f9a620eca9d32dd7de7">  462</a></span>&#160;<span class="preprocessor">#define I2S_AIFINPTR_PTR_M                                          0xFFFFFFFF</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ad6d643c10fd3679fa925fc0e13c98963">  463</a></span>&#160;<span class="preprocessor">#define I2S_AIFINPTR_PTR_S                                                   0</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">// Register: I2S_O_AIFOUTPTRNEXT</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">// Field:  [31:0] PTR</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">// Pointer to the first byte in the next DMA output buffer.</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">// The read value equals the last written value until the currently used DMA</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">// output buffer is completed, and then becomes null when the last written</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">// value is transferred to the DMA controller to start on the next buffer. This</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">// event is signalized by aif_dma_out_irq.</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">// At startup, the value must be written once before and once after configuring</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">// the DMA buffer size in AIFDMACFG. At this time, the first two samples will</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">// be fetched from memory.</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">// The next pointer must be written to this register while the DMA function</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">// uses the previously written pointer. If not written in time,</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">// IRQFLAGS.PTR_ERR will be raised and all output pins will be disabled.</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">// Note the following limitations:</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">// -  Address space wrapping is not supported. That means address(last sample)</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">// must be higher than address(first sample.</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">// -  A DMA block cannot be aligned with the end of the address space, that</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">// means a block cannot contain the address 0xFFFF.</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a29bc1c858322de938e1a20fee0f6acf7">  492</a></span>&#160;<span class="preprocessor">#define I2S_AIFOUTPTRNEXT_PTR_W                                             32</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ae5fe92a51b382c315ce0c34a0c241a82">  493</a></span>&#160;<span class="preprocessor">#define I2S_AIFOUTPTRNEXT_PTR_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ab1874ce11dde3f2df3941d036c737a16">  494</a></span>&#160;<span class="preprocessor">#define I2S_AIFOUTPTRNEXT_PTR_S                                              0</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">// Register: I2S_O_AIFOUTPTR</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">// Field:  [31:0] PTR</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">// Value of the DMA output buffer pointer currently used by the DMA controller</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">// Incremented by 1 (byte) or 2 (word) for each AHB access.</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ab29e3cd5909aafa25db52f41654f01e8">  505</a></span>&#160;<span class="preprocessor">#define I2S_AIFOUTPTR_PTR_W                                                 32</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#add7c99957936c2b892c71f1eddada309">  506</a></span>&#160;<span class="preprocessor">#define I2S_AIFOUTPTR_PTR_M                                         0xFFFFFFFF</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aff604ad24ff31a9edadae484cdbf12e3">  507</a></span>&#160;<span class="preprocessor">#define I2S_AIFOUTPTR_PTR_S                                                  0</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">// Register: I2S_O_STMPCTL</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">// Field:     [2] OUT_RDY</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">// Low until the output pins are ready to be started by the samplestamp</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">// generator. When started (that is STMPOUTTRIG equals the WCLK counter) the</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">// bit goes back low.</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a19a7a6b96f6eecd43a0964f577d57c87">  519</a></span>&#160;<span class="preprocessor">#define I2S_STMPCTL_OUT_RDY                                         0x00000004</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a29761e610fa72ff85dced8f3b3078c3c">  520</a></span>&#160;<span class="preprocessor">#define I2S_STMPCTL_OUT_RDY_BITN                                             2</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ab9c3bf98ff137c7652d6c3d561280bc5">  521</a></span>&#160;<span class="preprocessor">#define I2S_STMPCTL_OUT_RDY_M                                       0x00000004</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ae1d5550706d8bf74a4e571ce6a87bb3b">  522</a></span>&#160;<span class="preprocessor">#define I2S_STMPCTL_OUT_RDY_S                                                2</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">// Field:     [1] IN_RDY</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">// Low until the input pins are ready to be started by the samplestamp</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">// generator. When started (that is STMPINTRIG equals the WCLK counter) the bit</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">// goes back low.</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a079471f7da50756ca316607775fbf3e2">  529</a></span>&#160;<span class="preprocessor">#define I2S_STMPCTL_IN_RDY                                          0x00000002</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a9913ee1807e1ee694be323c70879823b">  530</a></span>&#160;<span class="preprocessor">#define I2S_STMPCTL_IN_RDY_BITN                                              1</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ad9960cc508a6184a73ea252cef9d2ada">  531</a></span>&#160;<span class="preprocessor">#define I2S_STMPCTL_IN_RDY_M                                        0x00000002</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aa42fdc4f9bede0425cf7a3790c77cc87">  532</a></span>&#160;<span class="preprocessor">#define I2S_STMPCTL_IN_RDY_S                                                 1</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">// Field:     [0] STMP_EN</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">// Enables the samplestamp generator. The samplestamp generator must only be</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">// enabled after it has been properly configured.</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">// When cleared, all samplestamp generator counters and capture values are</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">// cleared.</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ada348212cf726c61bf601a516b82791e">  540</a></span>&#160;<span class="preprocessor">#define I2S_STMPCTL_STMP_EN                                         0x00000001</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ac54fd72258843aae7795e1aad13c6d7a">  541</a></span>&#160;<span class="preprocessor">#define I2S_STMPCTL_STMP_EN_BITN                                             0</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a77b5fdc6827a48a0507cc8b701e4baf0">  542</a></span>&#160;<span class="preprocessor">#define I2S_STMPCTL_STMP_EN_M                                       0x00000001</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a5486b431614524a681f42c8fd8ee6000">  543</a></span>&#160;<span class="preprocessor">#define I2S_STMPCTL_STMP_EN_S                                                0</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">// Register: I2S_O_STMPXCNTCAPT0</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">// Field:  [15:0] CAPT_VALUE</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">// The value of the samplestamp XOSC counter (STMPXCNT.CURR_VALUE) last time an</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">// event was pulsed (event source selected in [EVENT.I2SSTMPSEL0.EV] for</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">// channel 0). This number corresponds to the number of 24 MHz clock cycles</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">// since the last positive edge of the selected WCLK.</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">// The value is cleared when STMPCTL.STMP_EN = 0.</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">// Note: Due to buffering and synchronization, WCLK is delayed by a small</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">// number of BCLK periods and clk periods.</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">// Note: When calculating the fractional part of the sample stamp, STMPXPER may</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">// be less than this bit field.</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ae0190f5e0106d3d442d6e32e62a4baa8">  561</a></span>&#160;<span class="preprocessor">#define I2S_STMPXCNTCAPT0_CAPT_VALUE_W                                      16</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aff9af81d919aa00402f404fcaeec232c">  562</a></span>&#160;<span class="preprocessor">#define I2S_STMPXCNTCAPT0_CAPT_VALUE_M                              0x0000FFFF</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a9df5c91f93e4801c5acda396a3ef37b1">  563</a></span>&#160;<span class="preprocessor">#define I2S_STMPXCNTCAPT0_CAPT_VALUE_S                                       0</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">// Register: I2S_O_STMPXPER</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">// Field:  [15:0] VALUE</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">// The number of 24 MHz clock cycles in the previous WCLK period (that is -</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">// the next value of the XOSC counter at the positive WCLK edge, had it not</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">// been reset to 0).</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">// The value is cleared when STMPCTL.STMP_EN = 0.</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a6f7045ad6f33b279f86835632e465d0e">  576</a></span>&#160;<span class="preprocessor">#define I2S_STMPXPER_VALUE_W                                                16</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a542f2cae195fa1d9a15e6077aaeace1b">  577</a></span>&#160;<span class="preprocessor">#define I2S_STMPXPER_VALUE_M                                        0x0000FFFF</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a09c14756f6cca3f45ee79b6c3d3e656a">  578</a></span>&#160;<span class="preprocessor">#define I2S_STMPXPER_VALUE_S                                                 0</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">// Register: I2S_O_STMPWCNTCAPT0</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">// Field:  [15:0] CAPT_VALUE</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">// The value of the samplestamp WCLK counter (STMPWCNT.CURR_VALUE) last time an</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">// event was pulsed (event source selected in EVENT:I2SSTMPSEL0.EV for channel</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">// 0). This number corresponds to the number of positive WCLK edges since the</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">// samplestamp generator was enabled (not taking modification through</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">// STMPWADD/STMPWSET into account).</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">// The value is cleared when STMPCTL.STMP_EN = 0.</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ab5588a5f614befc54b1d02d2d92d5ba8">  593</a></span>&#160;<span class="preprocessor">#define I2S_STMPWCNTCAPT0_CAPT_VALUE_W                                      16</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aa23bedbe5b6f2ac9ed0ea306ddc3dfa8">  594</a></span>&#160;<span class="preprocessor">#define I2S_STMPWCNTCAPT0_CAPT_VALUE_M                              0x0000FFFF</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ae36f6ed6901d919e15a3b186d3d2b0eb">  595</a></span>&#160;<span class="preprocessor">#define I2S_STMPWCNTCAPT0_CAPT_VALUE_S                                       0</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">// Register: I2S_O_STMPWPER</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">// Field:  [15:0] VALUE</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">// Used to define when STMPWCNT is to be reset so number of WCLK edges are</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">// found for the size of the sample buffer. This is thus a modulo value for the</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">// WCLK counter. This number must correspond to the size of the sample buffer</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">// used by the system (that is the index of the last sample plus 1).</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aa6e9f67d6945d5052ba76e84a1d16018">  608</a></span>&#160;<span class="preprocessor">#define I2S_STMPWPER_VALUE_W                                                16</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a06e23269b36c00cd881a843201194740">  609</a></span>&#160;<span class="preprocessor">#define I2S_STMPWPER_VALUE_M                                        0x0000FFFF</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aa41c22abe967749bdd1b487621bc4805">  610</a></span>&#160;<span class="preprocessor">#define I2S_STMPWPER_VALUE_S                                                 0</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">// Register: I2S_O_STMPINTRIG</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">// Field:  [15:0] IN_START_WCNT</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">// Compare value used to start the incoming audio streams.</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">// This bit field shall equal the WCLK counter value during the WCLK period in</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">// which the first input word(s) are sampled and stored to memory (that is the</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">// sample at the start of the very first DMA input buffer).</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">// The value of this register takes effect when the following conditions are</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">// met:</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">// - One or more pins are configured as inputs in AIFDIRCFG.</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">// - AIFDMACFG has been configured for the correct buffer size, and at least 32</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">// BCLK cycle ticks have happened.</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">// Note: To avoid false triggers, this bit field should be set higher than</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">// STMPWPER.VALUE.</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a52f36d2cbf30b84a82132e9099289494">  632</a></span>&#160;<span class="preprocessor">#define I2S_STMPINTRIG_IN_START_WCNT_W                                      16</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#abc53328a0e72e96112510985605ebcc6">  633</a></span>&#160;<span class="preprocessor">#define I2S_STMPINTRIG_IN_START_WCNT_M                              0x0000FFFF</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a16cbb6b16ed616d64855929523fbf524">  634</a></span>&#160;<span class="preprocessor">#define I2S_STMPINTRIG_IN_START_WCNT_S                                       0</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">// Register: I2S_O_STMPOUTTRIG</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">// Field:  [15:0] OUT_START_WCNT</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">// Compare value used to start the outgoing audio streams.</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">// This bit field must equal the WCLK counter value during the WCLK period in</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">// which the first output word(s) read from memory are clocked out (that is the</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">// sample at the start of the very first DMA output buffer).</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">// The value of this register takes effect when the following conditions are</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">// met:</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">// - One or more pins are configured as outputs in AIFDIRCFG.</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">// - AIFDMACFG has been configured for the correct buffer size, and 32 BCLK</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">// cycle ticks have happened.</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">// - 2 samples have been preloaded from memory (examine the AIFOUTPTR register</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">// if necessary).</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">// Note: The memory read access is only performed when required, that is</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">// channels 0/1 must be selected in AIFWMASK0/AIFWMASK1.</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">// Note: To avoid false triggers, this bit field should be set higher than</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">// STMPWPER.VALUE.</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a4aaeb92f6db5bd1abc43af5301a64977">  661</a></span>&#160;<span class="preprocessor">#define I2S_STMPOUTTRIG_OUT_START_WCNT_W                                    16</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a71cad91fcc5461e22a8854b9f02e620a">  662</a></span>&#160;<span class="preprocessor">#define I2S_STMPOUTTRIG_OUT_START_WCNT_M                            0x0000FFFF</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ac283d5c233c39b901a694d2a798a120c">  663</a></span>&#160;<span class="preprocessor">#define I2S_STMPOUTTRIG_OUT_START_WCNT_S                                     0</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">// Register: I2S_O_STMPWSET</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">// Field:  [15:0] VALUE</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">// WCLK counter modification: Sets the running WCLK counter equal to the</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">// written value.</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a89c42a59960a6eda7f86a13b95ee6e21">  674</a></span>&#160;<span class="preprocessor">#define I2S_STMPWSET_VALUE_W                                                16</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a54d848ef843cb01d3e8bd384f9f8b5da">  675</a></span>&#160;<span class="preprocessor">#define I2S_STMPWSET_VALUE_M                                        0x0000FFFF</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aa89fee9538a821cb5a2f1413685c31f5">  676</a></span>&#160;<span class="preprocessor">#define I2S_STMPWSET_VALUE_S                                                 0</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">// Register: I2S_O_STMPWADD</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">// Field:  [15:0] VALUE_INC</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">// WCLK counter modification: Adds the written value to the running WCLK</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">// counter. If a positive edge of WCLK occurs at the same time as the</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">// operation, this will be taken into account.</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">// To add a negative value, write &quot;STMPWPER.VALUE - value&quot;.</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a7b7e725d246bb88455b836c9b7ccbb89">  690</a></span>&#160;<span class="preprocessor">#define I2S_STMPWADD_VALUE_INC_W                                            16</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aa3e421e622e94ea15f0f795f077bedcc">  691</a></span>&#160;<span class="preprocessor">#define I2S_STMPWADD_VALUE_INC_M                                    0x0000FFFF</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ad24db43965187bd0a58d95c1df0aa8a0">  692</a></span>&#160;<span class="preprocessor">#define I2S_STMPWADD_VALUE_INC_S                                             0</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">// Register: I2S_O_STMPXPERMIN</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">// Field:  [15:0] VALUE</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">// Each time STMPXPER is updated, the value is also loaded into this register,</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">// provided that the value is smaller than the current value in this register.</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">// When written, the register is reset to 0xFFFF (65535), regardless of the</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">// value written.</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">// The minimum value can be used to detect extra WCLK pulses (this registers</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">// value will be significantly smaller than STMPXPER.VALUE).</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a12dc98a255afe89f20427847e144d5d6">  707</a></span>&#160;<span class="preprocessor">#define I2S_STMPXPERMIN_VALUE_W                                             16</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aafab114b404907d85c7a36a03efe1123">  708</a></span>&#160;<span class="preprocessor">#define I2S_STMPXPERMIN_VALUE_M                                     0x0000FFFF</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a948351b035fb06d089730b17fc35b1a6">  709</a></span>&#160;<span class="preprocessor">#define I2S_STMPXPERMIN_VALUE_S                                              0</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">// Register: I2S_O_STMPWCNT</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">// Field:  [15:0] CURR_VALUE</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">// Current value of the WCLK counter</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ac1733d9da1c812e95133795f2a151359">  719</a></span>&#160;<span class="preprocessor">#define I2S_STMPWCNT_CURR_VALUE_W                                           16</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a3ff18f867198b4f65e7f8aa299ec638c">  720</a></span>&#160;<span class="preprocessor">#define I2S_STMPWCNT_CURR_VALUE_M                                   0x0000FFFF</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a4bde740bd557f1254eb8df7356ec005b">  721</a></span>&#160;<span class="preprocessor">#define I2S_STMPWCNT_CURR_VALUE_S                                            0</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">// Register: I2S_O_STMPXCNT</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">// Field:  [15:0] CURR_VALUE</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">// Current value of the XOSC counter, latched when reading STMPWCNT.</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ac2b737bfef915ab5b46d552cb60e19f7">  731</a></span>&#160;<span class="preprocessor">#define I2S_STMPXCNT_CURR_VALUE_W                                           16</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#af9bd3a8d01c051a4356bd53b8ab645a5">  732</a></span>&#160;<span class="preprocessor">#define I2S_STMPXCNT_CURR_VALUE_M                                   0x0000FFFF</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a243c69f6f1c4e734171c2890f0f3e83e">  733</a></span>&#160;<span class="preprocessor">#define I2S_STMPXCNT_CURR_VALUE_S                                            0</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">// Register: I2S_O_STMPXCNTCAPT1</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">// Field:  [15:0] CAPT_VALUE</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">// Channel 1 is idle and can not be sampled from an external pulse as with</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">// Channel 0 STMPXCNTCAPT0</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a865861c48166a3f3334712208b083e90">  744</a></span>&#160;<span class="preprocessor">#define I2S_STMPXCNTCAPT1_CAPT_VALUE_W                                      16</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a7ef8c7c7645950ad6930bb7423e64847">  745</a></span>&#160;<span class="preprocessor">#define I2S_STMPXCNTCAPT1_CAPT_VALUE_M                              0x0000FFFF</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ae9be1c0c470db6ecbf54d4929f139777">  746</a></span>&#160;<span class="preprocessor">#define I2S_STMPXCNTCAPT1_CAPT_VALUE_S                                       0</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">// Register: I2S_O_STMPWCNTCAPT1</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">// Field:  [15:0] CAPT_VALUE</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">// Channel 1 is idle and can not be sampled from an external event as with</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">// Channel 0 STMPWCNTCAPT0</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#afcba094c8d6b1f0c9b8b429b8ae59d4c">  757</a></span>&#160;<span class="preprocessor">#define I2S_STMPWCNTCAPT1_CAPT_VALUE_W                                      16</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a9812b40b7b6ad28f07b0550449041a1a">  758</a></span>&#160;<span class="preprocessor">#define I2S_STMPWCNTCAPT1_CAPT_VALUE_M                              0x0000FFFF</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a6dae3190183397b4f0a054b95234187e">  759</a></span>&#160;<span class="preprocessor">#define I2S_STMPWCNTCAPT1_CAPT_VALUE_S                                       0</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">// Register: I2S_O_IRQMASK</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">// Field:     [5] AIF_DMA_IN</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">// Defines the masks state for the interrupt  of IRQFLAGS.AIF_DMA_IN</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">// 0: Disable</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">// 1: Enable</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#acd0396ae2ae91b8821098c2a1795be3d">  772</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_AIF_DMA_IN                                      0x00000020</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a875fc3832cbafd4200f41a47a0fff25b">  773</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_AIF_DMA_IN_BITN                                          5</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a4a3d28b9800935d159adee30fe1449ec">  774</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_AIF_DMA_IN_M                                    0x00000020</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ab74f77661dd36e2c89dab39504392225">  775</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_AIF_DMA_IN_S                                             5</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">// Field:     [4] AIF_DMA_OUT</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">// Defines the masks state for the interrupt of IRQFLAGS.AIF_DMA_OUT</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">// 0: Disable</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">// 1: Enable</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a34d2ae8aeb45cd5a8ceb29aa26a3e668">  783</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_AIF_DMA_OUT                                     0x00000010</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a8511fbe2e51b55c7801daac4120c99a4">  784</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_AIF_DMA_OUT_BITN                                         4</span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ac1d8683e666bd86064a17c6b93923fc2">  785</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_AIF_DMA_OUT_M                                   0x00000010</span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ac91e786f1d1a7125092c003562520f6e">  786</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_AIF_DMA_OUT_S                                            4</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">// Field:     [3] WCLK_TIMEOUT</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">// Defines the masks state for the interrupt  of IRQFLAGS.WCLK_TIMEOUT</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">// 0: Disable</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">// 1: Enable</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a60e0d41db1ce2cd6827e0f7fa101d359">  794</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_WCLK_TIMEOUT                                    0x00000008</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aa3052b21b80d290acae7242ab91b2b40">  795</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_WCLK_TIMEOUT_BITN                                        3</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a1178b42481a24c93d3f59feb2cec783b">  796</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_WCLK_TIMEOUT_M                                  0x00000008</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a96596e46c8770022ce5c239c1fa28d82">  797</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_WCLK_TIMEOUT_S                                           3</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">// Field:     [2] BUS_ERR</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">// Defines the masks state for the interrupt  of IRQFLAGS.BUS_ERR</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">// 0: Disable</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">// 1: Enable</span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ab358c6e7ecaeec6eb043f17a4e301fbc">  805</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_BUS_ERR                                         0x00000004</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ac9ed4c87475de3b8594bcbf9a2e02fb9">  806</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_BUS_ERR_BITN                                             2</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a9558c887d5eb2b28c4cfd9a1c5bfddc8">  807</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_BUS_ERR_M                                       0x00000004</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a7e8448669c2989a5cad58b75f85c5cbf">  808</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_BUS_ERR_S                                                2</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">// Field:     [1] WCLK_ERR</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">// Defines the masks state for the interrupt  of IRQFLAGS.WCLK_ERR</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">// 0: Disable</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">// 1: Enable</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a5597c6cc534a52a9cf522d7c2ca1c532">  816</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_WCLK_ERR                                        0x00000002</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aa142da1339c80b44efa5e8c6badb15b3">  817</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_WCLK_ERR_BITN                                            1</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#af4ced8c3c84f6eef99cd9233198db761">  818</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_WCLK_ERR_M                                      0x00000002</span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a76945f31dbfb6065530fb8f90dc7c40e">  819</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_WCLK_ERR_S                                               1</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">// Field:     [0] PTR_ERR</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">// Defines the masks state for the interrupt of IRQFLAGS.PTR_ERR</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">// 0: Disable</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">// 1: Enable</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a27615bfdd098e9b99cf0cfd40a779a46">  827</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_PTR_ERR                                         0x00000001</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a88fe3b764f3379207d64e2e293476d6b">  828</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_PTR_ERR_BITN                                             0</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a0355c3323d8c87f6b8f8f837880bfbd6">  829</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_PTR_ERR_M                                       0x00000001</span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a9d17393ee06388c7454104f62aed1ff7">  830</a></span>&#160;<span class="preprocessor">#define I2S_IRQMASK_PTR_ERR_S                                                0</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">// Register: I2S_O_IRQFLAGS</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">// Field:     [5] AIF_DMA_IN</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">// Set when condition for this bit field event occurs (auto cleared when input</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">// pointer is updated - AIFINPTR), see description of AIFINPTR register</span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a9e0fc1183097688ea0b330ff32c25b97">  841</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_AIF_DMA_IN                                     0x00000020</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aad5510b106717cffd5e7422f5c2a24ba">  842</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_AIF_DMA_IN_BITN                                         5</span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a887b8c221690c27fd20620650d68ee32">  843</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_AIF_DMA_IN_M                                   0x00000020</span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ac6055f6ccf84c2b130842bddfa555eaa">  844</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_AIF_DMA_IN_S                                            5</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">// Field:     [4] AIF_DMA_OUT</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">// Set when condition for this bit field event occurs (auto cleared when output</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">// pointer is updated - AIFOUTPTR), see description of AIFOUTPTR register for</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">// details</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a2d3e0fe4f02740dba3a9533607c820d8">  851</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_AIF_DMA_OUT                                    0x00000010</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a1c000a4e27e60e9790386e1a4955bea1">  852</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_AIF_DMA_OUT_BITN                                        4</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a4d7f67d5f2dc42be4c3377692fa94fb6">  853</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_AIF_DMA_OUT_M                                  0x00000010</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a395bc3bddb42d01808288226456d4624">  854</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_AIF_DMA_OUT_S                                           4</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">// Field:     [3] WCLK_TIMEOUT</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">// Set when the sample stamp generator does not detect a positive WCLK edge for</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">//  65535 clk periods. This signalizes that the internal or external BCLK and</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">// WCLK generator source has been disabled.</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">// The bit is sticky and may only be cleared by software (by writing &#39;1&#39; to</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">// IRQCLR.WCLK_TIMEOUT).</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a731aabb483c2b3b4a1f2b9d0efe0984c">  864</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_WCLK_TIMEOUT                                   0x00000008</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a97b83d728e7d952989c7d7a07718bca5">  865</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_WCLK_TIMEOUT_BITN                                       3</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#af2590edb502102512e69185ec9530ba1">  866</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_WCLK_TIMEOUT_M                                 0x00000008</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#acd013edc642fb768fb63a3e2005ef486">  867</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_WCLK_TIMEOUT_S                                          3</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">// Field:     [2] BUS_ERR</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">// Set when a DMA operation is not completed in time (that is audio output</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">// buffer underflow, or audio input buffer overflow).</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">// This error requires a complete restart since word synchronization has been</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">// lost. The bit is sticky and may only be cleared by software (by writing &#39;1&#39;</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">// to IRQCLR.BUS_ERR).</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">// Note that DMA initiated transactions to illegal addresses will not trigger</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">// an interrupt. The response to such transactions is undefined.</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a7ee61e53477e7b0a2665a1a9ce740c6b">  879</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_BUS_ERR                                        0x00000004</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a1d266ebe4ddc77bb24390268d4bab5b3">  880</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_BUS_ERR_BITN                                            2</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aaa7663c4b2d8a8a59021ca072286f8b2">  881</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_BUS_ERR_M                                      0x00000004</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a24261b7838d18514140a010f7f68221c">  882</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_BUS_ERR_S                                               2</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">// Field:     [1] WCLK_ERR</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">// Set when:</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">// - An unexpected WCLK edge occurs during the data delay period of a phase.</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">// Note unexpected WCLK edges during the word and idle periods of the phase are</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">// not detected.</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">// -  In dual-phase mode, when two WCLK edges are less than 4 BCLK cycles</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">// apart.</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">// -  In single-phase mode, when a WCLK pulse occurs before the last channel.</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">// This error requires a complete restart since word synchronization has been</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">// lost. The bit is sticky and may only be cleared by software (by writing &#39;1&#39;</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">// to IRQCLR.WCLK_ERR).</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a48e074dd5c8efc7a5eecb396725f2b22">  896</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_WCLK_ERR                                       0x00000002</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#af5ed4efa52c458fc9f1d144f83e574ab">  897</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_WCLK_ERR_BITN                                           1</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#acc60b4c478f4d80db477484c9c08d260">  898</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_WCLK_ERR_M                                     0x00000002</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a55f9c6f5ee4b4be0ec34bef515e063e3">  899</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_WCLK_ERR_S                                              1</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">// Field:     [0] PTR_ERR</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">// Set when AIFINPTRNEXT or AIFOUTPTRNEXT has not been loaded with the next</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">// block address in time.</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">// This error requires a complete restart since word synchronization has been</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">// lost. The bit is sticky and may only be cleared by software (by writing &#39;1&#39;</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">// to IRQCLR.PTR_ERR).</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a94fb35d7e908b574bb8c50fd5ce0e819">  908</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_PTR_ERR                                        0x00000001</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a68de4f28f914c742742ba190fd8ae54a">  909</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_PTR_ERR_BITN                                            0</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ac71584c5d1388259466967122de1ed1b">  910</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_PTR_ERR_M                                      0x00000001</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a0ef771fed45f091da635e7e2f459d4ed">  911</a></span>&#160;<span class="preprocessor">#define I2S_IRQFLAGS_PTR_ERR_S                                               0</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">// Register: I2S_O_IRQSET</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">// Field:     [5] AIF_DMA_IN</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">// 1: Sets the interrupt of IRQFLAGS.AIF_DMA_IN (unless a auto clear criteria</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">// was given at the same time, in which the set will be ignored)</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ab1a57b004177e77e66b0c33b8b01ebf3">  922</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_AIF_DMA_IN                                       0x00000020</span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a7e650f1887d7b30e88242a52b52bce9f">  923</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_AIF_DMA_IN_BITN                                           5</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#afd78ab7ddd79a5a8c6b7f5823ac0141c">  924</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_AIF_DMA_IN_M                                     0x00000020</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ac8ded44ca503f39210456b08555ee7ed">  925</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_AIF_DMA_IN_S                                              5</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">// Field:     [4] AIF_DMA_OUT</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">// 1: Sets the interrupt of IRQFLAGS.AIF_DMA_OUT (unless a auto clear criteria</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">// was given at the same time, in which the set will be ignored)</span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ac20508395c833c4866dab3ebe708455c">  931</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_AIF_DMA_OUT                                      0x00000010</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a3986e8c354c0b13e52e6d9c7529bc0a3">  932</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_AIF_DMA_OUT_BITN                                          4</span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a73abd730a4f0444843bc20323680310c">  933</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_AIF_DMA_OUT_M                                    0x00000010</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a23452ba1ea58119fc2c07293f2886a19">  934</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_AIF_DMA_OUT_S                                             4</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment">// Field:     [3] WCLK_TIMEOUT</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">// 1: Sets the interrupt of IRQFLAGS.WCLK_TIMEOUT</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a912d4799944cf4706541eadd80f2f2e1">  939</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_WCLK_TIMEOUT                                     0x00000008</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ab714e6700de0036c5c74e9a5dac84980">  940</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_WCLK_TIMEOUT_BITN                                         3</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a8cee9c50caab21b6d41ca2487247506c">  941</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_WCLK_TIMEOUT_M                                   0x00000008</span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a4bc70f26ca991d9b20c4aa08ea467690">  942</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_WCLK_TIMEOUT_S                                            3</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">// Field:     [2] BUS_ERR</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">// 1: Sets the interrupt of IRQFLAGS.BUS_ERR</span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a866c50e685808777335613cdb2d35ae7">  947</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_BUS_ERR                                          0x00000004</span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ae25e7f897df471b123184711445aba5e">  948</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_BUS_ERR_BITN                                              2</span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ab87891323d4a05186b929fb6209557a0">  949</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_BUS_ERR_M                                        0x00000004</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a54c82bead5103a5013564eef3e50af0f">  950</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_BUS_ERR_S                                                 2</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">// Field:     [1] WCLK_ERR</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">// 1: Sets the interrupt of IRQFLAGS.WCLK_ERR</span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a2b1a5926b75f3e1ece9ad6b23158b0b8">  955</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_WCLK_ERR                                         0x00000002</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a3cd3af4300c99e97431cc2b4a140ebdc">  956</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_WCLK_ERR_BITN                                             1</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ae4b639dc4390118825b6bc61586bfbfe">  957</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_WCLK_ERR_M                                       0x00000002</span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a67e50fc7f7f3593616fc2f697443d98f">  958</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_WCLK_ERR_S                                                1</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">// Field:     [0] PTR_ERR</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">// 1: Sets the interrupt of IRQFLAGS.PTR_ERR</span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a4165a7f27220e4c759ee8baad3223cd7">  963</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_PTR_ERR                                          0x00000001</span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a43928bed4654f8fc0f70528413496ca6">  964</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_PTR_ERR_BITN                                              0</span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a8025af183bc62d4854ce44237e2c877f">  965</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_PTR_ERR_M                                        0x00000001</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a371c889c6945d32479c3c47110a08d59">  966</a></span>&#160;<span class="preprocessor">#define I2S_IRQSET_PTR_ERR_S                                                 0</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">// Register: I2S_O_IRQCLR</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">// Field:     [5] AIF_DMA_IN</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">// 1: Clears the interrupt of IRQFLAGS.AIF_DMA_IN (unless a set criteria was</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">// given at the same time in which the clear will be ignored)</span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#afe93dd7d032903e4b77a00f5dcea4371">  977</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_AIF_DMA_IN                                       0x00000020</span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a87de6718884ae691644cf0cd11657ef3">  978</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_AIF_DMA_IN_BITN                                           5</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ac3e95f0998b2c4809f7095da6eb7cf7e">  979</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_AIF_DMA_IN_M                                     0x00000020</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a3a3a96f3fafa433257ca351ac728f300">  980</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_AIF_DMA_IN_S                                              5</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">// Field:     [4] AIF_DMA_OUT</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">// 1: Clears the interrupt of IRQFLAGS.AIF_DMA_OUT (unless a set criteria was</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">// given at the same time in which the clear will be ignored)</span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a69152d2e62faccfd4c985eac2024ee81">  986</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_AIF_DMA_OUT                                      0x00000010</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a52e28ffc6d89b4c8081b44e9c0274efa">  987</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_AIF_DMA_OUT_BITN                                          4</span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a3b27aed21bff0251cb6ee0295eca709d">  988</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_AIF_DMA_OUT_M                                    0x00000010</span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a36bc7784d846f8e2a5d38a0b5af0e91f">  989</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_AIF_DMA_OUT_S                                             4</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment">// Field:     [3] WCLK_TIMEOUT</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">// 1: Clears the interrupt of IRQFLAGS.WCLK_TIMEOUT (unless a set criteria was</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">// given at the same time in which the clear will be ignored)</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a09d6d986a357c154919c4f01701fccd8">  995</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_WCLK_TIMEOUT                                     0x00000008</span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ab6008cbeb3b42cdfec1bb1056f64abe9">  996</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_WCLK_TIMEOUT_BITN                                         3</span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a8fbcdfd60c1dc056b99e48c06ce710c7">  997</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_WCLK_TIMEOUT_M                                   0x00000008</span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a1df1764038cc0306b0ba1f3c275469e3">  998</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_WCLK_TIMEOUT_S                                            3</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">// Field:     [2] BUS_ERR</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">// 1: Clears the interrupt of IRQFLAGS.BUS_ERR (unless a set criteria was given</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">// at the same time in which the clear will be ignored)</span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ad17065e4dc6b14b8aa3a524cbda4b4e8"> 1004</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_BUS_ERR                                          0x00000004</span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a6c1c1a1776ebf28b278f964092c948fe"> 1005</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_BUS_ERR_BITN                                              2</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a928c1b1d247ab373c4cf8be2454488cc"> 1006</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_BUS_ERR_M                                        0x00000004</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a984fe5fdf22d934532ef7c775e9622d5"> 1007</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_BUS_ERR_S                                                 2</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">// Field:     [1] WCLK_ERR</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment">// 1: Clears the interrupt of IRQFLAGS.WCLK_ERR (unless a set criteria was</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">// given at the same time in which the clear will be ignored)</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a7d7b932f40983c39c788d5566f3a9401"> 1013</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_WCLK_ERR                                         0x00000002</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#ae33dda9ae8d7302078fa951a30bb82e7"> 1014</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_WCLK_ERR_BITN                                             1</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a0379a3e8597ffaf84cfc92a165a9248b"> 1015</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_WCLK_ERR_M                                       0x00000002</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a05806ce27d38a6426c2c389ffff307bd"> 1016</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_WCLK_ERR_S                                                1</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">// Field:     [0] PTR_ERR</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">// 1: Clears the interrupt of IRQFLAGS.PTR_ERR (unless a set criteria was given</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">// at the same time in which the clear will be ignored)</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a9d84ff85f1af3760e05af3032301297d"> 1022</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_PTR_ERR                                          0x00000001</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#af823e9d4133990e124c5cf9aad78d82b"> 1023</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_PTR_ERR_BITN                                              0</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#aad4be9a97c1732979f81b25e6b019639"> 1024</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_PTR_ERR_M                                        0x00000001</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="hw__i2s_8h.html#a72d8372569567fd6807ca3dab5c8bcad"> 1025</a></span>&#160;<span class="preprocessor">#define I2S_IRQCLR_PTR_ERR_S                                                 0</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#endif // __I2S__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:32:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
