
*** Running vivado
    with args -log practica_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source practica_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source practica_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/daniel/Downloads'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/daniel/Documents/VHDL'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/daniel/Documents/VHDL' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/daniel/Documents/VHDL/practicaa/practicaa.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:registrodatos:1.0'. The one found in IP location '/home/daniel/Documents/VHDL/registro_archivos/registro_archivos.srcs/sources_1/bd/mref/registrodatos' will take precedence over the same IP in location /home/daniel/Documents/VHDL/practica2/practica2.srcs/sources_1/bd/mref/registrodatos
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:ps2:1.0'. The one found in IP location '/home/daniel/Documents/VHDL/practica2/practica2.srcs/sources_1/bd/mref/ps2' will take precedence over the same IP in location /home/daniel/Documents/VHDL/fifotest/fifotest.srcs/sources_1/bd/mref/ps2
Command: synth_design -top practica_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2751 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1391.242 ; gain = 6.844 ; free physical = 3346 ; free virtual = 7068
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'practica_wrapper' [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/hdl/practica_wrapper.vhd:29]
INFO: [Synth 8-3491] module 'practica' declared at '/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/synth/practica.vhd:14' bound to instance 'practica_i' of component 'practica' [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/hdl/practica_wrapper.vhd:45]
INFO: [Synth 8-638] synthesizing module 'practica' [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/synth/practica.vhd:33]
INFO: [Synth 8-3491] module 'practica_PWM_0_0' declared at '/home/daniel/Documents/VHDL/practicaa/practicaa.runs/synth_1/.Xil/Vivado-2730-daniel-X510UAR/realtime/practica_PWM_0_0_stub.vhdl:5' bound to instance 'PWM_0' of component 'practica_PWM_0_0' [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/synth/practica.vhd:103]
INFO: [Synth 8-638] synthesizing module 'practica_PWM_0_0' [/home/daniel/Documents/VHDL/practicaa/practicaa.runs/synth_1/.Xil/Vivado-2730-daniel-X510UAR/realtime/practica_PWM_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'practica_clk_wiz_1' declared at '/home/daniel/Documents/VHDL/practicaa/practicaa.runs/synth_1/.Xil/Vivado-2730-daniel-X510UAR/realtime/practica_clk_wiz_1_stub.vhdl:5' bound to instance 'clk_wiz' of component 'practica_clk_wiz_1' [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/synth/practica.vhd:110]
INFO: [Synth 8-638] synthesizing module 'practica_clk_wiz_1' [/home/daniel/Documents/VHDL/practicaa/practicaa.runs/synth_1/.Xil/Vivado-2730-daniel-X510UAR/realtime/practica_clk_wiz_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'practica_picoblaze_0_0' declared at '/home/daniel/Documents/VHDL/practicaa/practicaa.runs/synth_1/.Xil/Vivado-2730-daniel-X510UAR/realtime/practica_picoblaze_0_0_stub.vhdl:5' bound to instance 'picoblaze_0' of component 'practica_picoblaze_0_0' [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/synth/practica.vhd:117]
INFO: [Synth 8-638] synthesizing module 'practica_picoblaze_0_0' [/home/daniel/Documents/VHDL/practicaa/practicaa.runs/synth_1/.Xil/Vivado-2730-daniel-X510UAR/realtime/practica_picoblaze_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'practica_ps2_0_0' declared at '/home/daniel/Documents/VHDL/practicaa/practicaa.runs/synth_1/.Xil/Vivado-2730-daniel-X510UAR/realtime/practica_ps2_0_0_stub.vhdl:5' bound to instance 'ps2_0' of component 'practica_ps2_0_0' [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/synth/practica.vhd:128]
INFO: [Synth 8-638] synthesizing module 'practica_ps2_0_0' [/home/daniel/Documents/VHDL/practicaa/practicaa.runs/synth_1/.Xil/Vivado-2730-daniel-X510UAR/realtime/practica_ps2_0_0_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'practica' (1#1) [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/synth/practica.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'practica_wrapper' (2#1) [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/hdl/practica_wrapper.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1436.992 ; gain = 52.594 ; free physical = 3353 ; free virtual = 7084
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1436.992 ; gain = 52.594 ; free physical = 3351 ; free virtual = 7084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1436.992 ; gain = 52.594 ; free physical = 3351 ; free virtual = 7084
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_picoblaze_0_0/practica_picoblaze_0_0/practica_picoblaze_0_0_in_context.xdc] for cell 'practica_i/picoblaze_0'
Finished Parsing XDC File [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_picoblaze_0_0/practica_picoblaze_0_0/practica_picoblaze_0_0_in_context.xdc] for cell 'practica_i/picoblaze_0'
Parsing XDC File [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_ps2_0_0/practica_ps2_0_0/practica_ps2_0_0_in_context.xdc] for cell 'practica_i/ps2_0'
Finished Parsing XDC File [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_ps2_0_0/practica_ps2_0_0/practica_ps2_0_0_in_context.xdc] for cell 'practica_i/ps2_0'
Parsing XDC File [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/practica_PWM_0_0/practica_PWM_0_0_in_context.xdc] for cell 'practica_i/PWM_0'
Finished Parsing XDC File [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_PWM_0_0/practica_PWM_0_0/practica_PWM_0_0_in_context.xdc] for cell 'practica_i/PWM_0'
Parsing XDC File [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_clk_wiz_1/practica_clk_wiz_1/design_1_clk_wiz_0_0_in_context.xdc] for cell 'practica_i/clk_wiz'
Finished Parsing XDC File [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_clk_wiz_1/practica_clk_wiz_1/design_1_clk_wiz_0_0_in_context.xdc] for cell 'practica_i/clk_wiz'
Parsing XDC File [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/constrs_1/new/pines.xdc]
Finished Parsing XDC File [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/constrs_1/new/pines.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/daniel/Documents/VHDL/practicaa/practicaa.srcs/constrs_1/new/pines.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/practica_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/practica_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/daniel/Documents/VHDL/practicaa/practicaa.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/daniel/Documents/VHDL/practicaa/practicaa.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.055 ; gain = 0.000 ; free physical = 2995 ; free virtual = 6808
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.055 ; gain = 0.000 ; free physical = 2995 ; free virtual = 6808
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.055 ; gain = 0.000 ; free physical = 2994 ; free virtual = 6808
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.055 ; gain = 0.000 ; free physical = 2994 ; free virtual = 6808
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.055 ; gain = 361.656 ; free physical = 3059 ; free virtual = 6885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.055 ; gain = 361.656 ; free physical = 3058 ; free virtual = 6885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_clk_wiz_1/practica_clk_wiz_1/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/daniel/Documents/VHDL/practicaa/practicaa.srcs/sources_1/bd/practica/ip/practica_clk_wiz_1/practica_clk_wiz_1/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for practica_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for practica_i/picoblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for practica_i/ps2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for practica_i/PWM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for practica_i/clk_wiz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.055 ; gain = 361.656 ; free physical = 3060 ; free virtual = 6887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.055 ; gain = 361.656 ; free physical = 3059 ; free virtual = 6886
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1746.055 ; gain = 361.656 ; free physical = 3055 ; free virtual = 6885
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'practica_i/clk_wiz/clk_out1' to pin 'practica_i/clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1746.055 ; gain = 361.656 ; free physical = 2889 ; free virtual = 6755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1746.055 ; gain = 361.656 ; free physical = 2889 ; free virtual = 6755
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1746.055 ; gain = 361.656 ; free physical = 2888 ; free virtual = 6755
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1746.055 ; gain = 361.656 ; free physical = 2884 ; free virtual = 6755
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1746.055 ; gain = 361.656 ; free physical = 2884 ; free virtual = 6755
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1746.055 ; gain = 361.656 ; free physical = 2884 ; free virtual = 6755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1746.055 ; gain = 361.656 ; free physical = 2884 ; free virtual = 6755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1746.055 ; gain = 361.656 ; free physical = 2884 ; free virtual = 6755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1746.055 ; gain = 361.656 ; free physical = 2884 ; free virtual = 6755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |practica_PWM_0_0       |         1|
|2     |practica_clk_wiz_1     |         1|
|3     |practica_picoblaze_0_0 |         1|
|4     |practica_ps2_0_0       |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |practica_PWM_0_0_bbox_0       |     1|
|2     |practica_clk_wiz_1_bbox_1     |     1|
|3     |practica_picoblaze_0_0_bbox_2 |     1|
|4     |practica_ps2_0_0_bbox_3       |     1|
|5     |IBUF                          |     4|
|6     |OBUF                          |    12|
+------+------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    46|
|2     |  practica_i |practica |    30|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1746.055 ; gain = 361.656 ; free physical = 2884 ; free virtual = 6755
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.055 ; gain = 52.594 ; free physical = 2940 ; free virtual = 6811
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1746.055 ; gain = 361.656 ; free physical = 2940 ; free virtual = 6811
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1750.055 ; gain = 0.000 ; free physical = 2876 ; free virtual = 6751
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1750.055 ; gain = 365.812 ; free physical = 2923 ; free virtual = 6799
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1750.055 ; gain = 0.000 ; free physical = 2923 ; free virtual = 6799
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/daniel/Documents/VHDL/practicaa/practicaa.runs/synth_1/practica_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file practica_wrapper_utilization_synth.rpt -pb practica_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 07:29:46 2019...
