# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../mainProject.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../mainProject.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../mainProject.srcs/sources_1/ip/ila_0/sim/ila_0.v" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog"
verilog blk_mem_gen_v8_2  "../../../mainProject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../mainProject.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog"
sv xil_defaultlib  "../../../mainProject.srcs/sources_1/new/freqSynth.sv" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog"
sv xil_defaultlib  "../../../mainProject.srcs/sources_1/new/dacInterface.sv" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog"
sv xil_defaultlib  "../../../mainProject.srcs/sources_1/new/toneGen.sv" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog"
sv xil_defaultlib  "../../../mainProject.srcs/sources_1/new/freqAttenuator.sv" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog"
sv xil_defaultlib  "../../../mainProject.srcs/sources_1/new/comInterface.sv" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog"
sv xil_defaultlib  "../../../mainProject.srcs/sources_1/new/audio.sv" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog"
sv xil_defaultlib  "../../../mainProject.srcs/sources_1/new/audioMemTest.sv" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog"
sv xil_defaultlib  "../../../mainProject.srcs/attenTest/new/attenTest.sv" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog" --include "../../../mainProject.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
