
*** Running vivado
    with args -log zybo_dvi_output_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source zybo_dvi_output_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source zybo_dvi_output_wrapper.tcl -notrace
Command: open_checkpoint /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper.dcp
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/.Xil/Vivado-31913-thinkpad/dcp/zybo_dvi_output_wrapper_board.xdc]
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/.Xil/Vivado-31913-thinkpad/dcp/zybo_dvi_output_wrapper_board.xdc]
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/.Xil/Vivado-31913-thinkpad/dcp/zybo_dvi_output_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1568.000 ; gain = 448.508 ; free physical = 1319 ; free virtual = 4104
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/.Xil/Vivado-31913-thinkpad/dcp/zybo_dvi_output_wrapper_early.xdc]
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/.Xil/Vivado-31913-thinkpad/dcp/zybo_dvi_output_wrapper.xdc]
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/.Xil/Vivado-31913-thinkpad/dcp/zybo_dvi_output_wrapper.xdc]
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/.Xil/Vivado-31913-thinkpad/dcp/zybo_dvi_output_wrapper_late.xdc]
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/.Xil/Vivado-31913-thinkpad/dcp/zybo_dvi_output_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1568.000 ; gain = 0.000 ; free physical = 1319 ; free virtual = 4104
Restored from archive | CPU: 0.010000 secs | Memory: 0.013672 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1568.000 ; gain = 0.000 ; free physical = 1319 ; free virtual = 4104
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1568.000 ; gain = 657.426 ; free physical = 1321 ; free virtual = 4103
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1641.887 ; gain = 38.016 ; free physical = 1315 ; free virtual = 4097
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mike/Documents/osiris-hdl/hdl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.0 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1679.098 ; gain = 0.000 ; free physical = 1195 ; free virtual = 4010
Phase 1 Generate And Synthesize Debug Cores | Checksum: 151f1763d

Time (s): cpu = 00:03:49 ; elapsed = 00:03:52 . Memory (MB): peak = 1679.098 ; gain = 37.211 ; free physical = 1195 ; free virtual = 4010
Implement Debug Cores | Checksum: 149ad7c29
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: c4c0d638

Time (s): cpu = 00:03:50 ; elapsed = 00:03:52 . Memory (MB): peak = 1685.098 ; gain = 43.211 ; free physical = 1193 ; free virtual = 4009

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 28 cells.
Phase 3 Constant Propagation | Checksum: 1c0649e0d

Time (s): cpu = 00:03:50 ; elapsed = 00:03:52 . Memory (MB): peak = 1685.098 ; gain = 43.211 ; free physical = 1194 ; free virtual = 4009

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 85 unconnected nets.
INFO: [Opt 31-11] Eliminated 21 unconnected cells.
Phase 4 Sweep | Checksum: 19a298e6b

Time (s): cpu = 00:03:50 ; elapsed = 00:03:52 . Memory (MB): peak = 1685.098 ; gain = 43.211 ; free physical = 1193 ; free virtual = 4009

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1685.098 ; gain = 0.000 ; free physical = 1193 ; free virtual = 4009
Ending Logic Optimization Task | Checksum: 19a298e6b

Time (s): cpu = 00:03:50 ; elapsed = 00:03:52 . Memory (MB): peak = 1685.098 ; gain = 43.211 ; free physical = 1193 ; free virtual = 4009

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_out1_zybo_dvi_output_clk_wiz_0_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 19a298e6b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1086 ; free virtual = 3904
Ending Power Optimization Task | Checksum: 19a298e6b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1887.207 ; gain = 202.109 ; free physical = 1086 ; free virtual = 3904
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:52 ; elapsed = 00:03:54 . Memory (MB): peak = 1887.207 ; gain = 319.207 ; free physical = 1086 ; free virtual = 3904
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1079 ; free virtual = 3901
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1082 ; free virtual = 3902
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1082 ; free virtual = 3902

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 50dc0277

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1082 ; free virtual = 3902
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 50dc0277

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1082 ; free virtual = 3902

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 50dc0277

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1082 ; free virtual = 3902

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: c67e2da6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1082 ; free virtual = 3902
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c77fce40

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1082 ; free virtual = 3902

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1c3f912cb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1082 ; free virtual = 3902
CRITICAL WARNING: [Timing 38-249] Generated clock zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_out1_zybo_dvi_output_clk_wiz_0_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Phase 1.2.1 Place Init Design | Checksum: 1134dd413

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1075 ; free virtual = 3896
Phase 1.2 Build Placer Netlist Model | Checksum: 1134dd413

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1073 ; free virtual = 3896

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1134dd413

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1071 ; free virtual = 3895
Phase 1.3 Constrain Clocks/Macros | Checksum: 1134dd413

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1071 ; free virtual = 3895
Phase 1 Placer Initialization | Checksum: 1134dd413

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1071 ; free virtual = 3895

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 978ab360

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3894

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 978ab360

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3894

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 116bd0dc5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3894

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 168f24b3d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3894

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 168f24b3d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3894

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 16d4abb3b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3894

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 16d4abb3b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3894

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 19ef79247

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1069 ; free virtual = 3895
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 19ef79247

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1069 ; free virtual = 3895

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 19ef79247

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1069 ; free virtual = 3894

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 19ef79247

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1069 ; free virtual = 3894
Phase 3.7 Small Shape Detail Placement | Checksum: 19ef79247

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1069 ; free virtual = 3894

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1a4a9d051

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1069 ; free virtual = 3894
Phase 3 Detail Placement | Checksum: 1a4a9d051

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1069 ; free virtual = 3894

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
CRITICAL WARNING: [Timing 38-249] Generated clock zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_out1_zybo_dvi_output_clk_wiz_0_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1295d3feb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3895

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1295d3feb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3895

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1295d3feb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3895

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1672cbaaf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3895
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1672cbaaf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3895
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1672cbaaf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3895

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=24.329. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1fd0e822e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3895
Phase 4.1.3 Post Placement Optimization | Checksum: 1fd0e822e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3895
Phase 4.1 Post Commit Optimization | Checksum: 1fd0e822e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3895

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1fd0e822e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3895

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1fd0e822e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3895

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1fd0e822e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3895
Phase 4.4 Placer Reporting | Checksum: 1fd0e822e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3895

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 2172818da

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3895
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2172818da

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3895
Ending Placer Task | Checksum: 16ddc1ca0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3895
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 6 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1070 ; free virtual = 3895
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1059 ; free virtual = 3894
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1066 ; free virtual = 3895
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1065 ; free virtual = 3894
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 1065 ; free virtual = 3894
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: efd0d7b7 ConstDB: 0 ShapeSum: 7e0b44e9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1025555a5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 997 ; free virtual = 3845

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1025555a5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 997 ; free virtual = 3845

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1025555a5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 993 ; free virtual = 3841
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1421b9e6c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 991 ; free virtual = 3838
INFO: [Route 35-416] Intermediate Timing Summary | WNS=24.446 | TNS=0.000  | WHS=-0.573 | THS=-151.628|

Phase 2 Router Initialization | Checksum: 138c2e2fd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 993 ; free virtual = 3840

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f27401f4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 993 ; free virtual = 3840

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 193
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1e8191765

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 992 ; free virtual = 3840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=24.498 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b1b86fa5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 992 ; free virtual = 3840

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1dc2a5a56

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 992 ; free virtual = 3840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=24.498 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1727bacc8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 992 ; free virtual = 3840
Phase 4 Rip-up And Reroute | Checksum: 1727bacc8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 992 ; free virtual = 3840

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1849ea349

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 992 ; free virtual = 3839
INFO: [Route 35-416] Intermediate Timing Summary | WNS=24.613 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1849ea349

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 992 ; free virtual = 3839

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1849ea349

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 992 ; free virtual = 3839
Phase 5 Delay and Skew Optimization | Checksum: 1849ea349

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 992 ; free virtual = 3839

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 142ab428b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 992 ; free virtual = 3839
INFO: [Route 35-416] Intermediate Timing Summary | WNS=24.613 | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 17f6ecdc9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 992 ; free virtual = 3839

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.698057 %
  Global Horizontal Routing Utilization  = 0.911765 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13eb6b452

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 992 ; free virtual = 3839

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13eb6b452

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 992 ; free virtual = 3839

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19ab5b1c7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 993 ; free virtual = 3841

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=24.613 | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19ab5b1c7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 993 ; free virtual = 3841
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 993 ; free virtual = 3841

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 6 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 993 ; free virtual = 3841
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 983 ; free virtual = 3840
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_out1_zybo_dvi_output_clk_wiz_0_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_out1_zybo_dvi_output_clk_wiz_0_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Running Vector-less Activity Propagation...
CRITICAL WARNING: [Timing 38-249] Generated clock zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_out1_zybo_dvi_output_clk_wiz_0_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zybo_dvi_output_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jan 14 15:35:19 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2103.848 ; gain = 216.641 ; free physical = 689 ; free virtual = 3544
INFO: [Common 17-206] Exiting Vivado at Thu Jan 14 15:35:19 2016...
