<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xcu200-fsgd2104-2-e" LaunchTime="1742737670">
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="BITSTR-SYSDEF" Name="softmc_top.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="softmc_top.ltx"/>
  <File Type="BG-BGN" Name="softmc_top.bgn"/>
  <File Type="NPI_FILE" Name="softmc_top.npi"/>
  <File Type="BG-DRC" Name="softmc_top.drc"/>
  <File Type="RNPI_FILE" Name="softmc_top.rnpi"/>
  <File Type="CFI_FILE" Name="softmc_top.cfi"/>
  <File Type="RCFI_FILE" Name="softmc_top.rcfi"/>
  <File Type="PDI-FILE" Name="softmc_top.pdi"/>
  <File Type="BITSTR-MMI" Name="softmc_top.mmi"/>
  <File Type="BITSTR-BMM" Name="softmc_top_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="softmc_top.nky"/>
  <File Type="BITSTR-RBT" Name="softmc_top.rbt"/>
  <File Type="BITSTR-MSK" Name="softmc_top.msk"/>
  <File Type="RBD_FILE" Name="softmc_top.rbd"/>
  <File Type="BG-BIN" Name="softmc_top.bin"/>
  <File Type="BG-BIT" Name="softmc_top.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="softmc_top_bus_skew_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="softmc_top_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="softmc_top_bus_skew_postroute_physopted.rpt"/>
  <File Type="RDI-RDI" Name="softmc_top.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="softmc_top_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="softmc_top_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="softmc_top_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="softmc_top_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="softmc_top_postroute_physopt.dcp"/>
  <File Type="ROUTE-BUS-SKEW" Name="softmc_top_bus_skew_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="softmc_top_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-SIMILARITY" Name="softmc_top_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="softmc_top_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="softmc_top_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="softmc_top_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="softmc_top_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="softmc_top_route_status.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="softmc_top_power_routed.rpx"/>
  <File Type="ROUTE-PWR-SUM" Name="softmc_top_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="softmc_top_power_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="softmc_top_methodology_drc_routed.pb"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="softmc_top_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="softmc_top_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-RPX" Name="softmc_top_drc_routed.rpx"/>
  <File Type="ROUTE-DRC-PB" Name="softmc_top_drc_routed.pb"/>
  <File Type="ROUTE-DRC" Name="softmc_top_drc_routed.rpt"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="softmc_top_routed_bb.dcp"/>
  <File Type="ROUTE-DCP" Name="softmc_top_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="softmc_top_routed_error.dcp"/>
  <File Type="PHYSOPT-TIMING" Name="softmc_top_timing_summary_physopted.rpt"/>
  <File Type="PHYSOPT-DRC" Name="softmc_top_drc_physopted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="softmc_top_physopt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="softmc_top_timing_summary_postplace_pwropted.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="softmc_top_postplace_pwropt.dcp"/>
  <File Type="PLACE-TIMING" Name="softmc_top_timing_summary_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="softmc_top_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="softmc_top_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-CTRL" Name="softmc_top_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="softmc_top_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="softmc_top_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="softmc_top_clock_utilization_placed.rpt"/>
  <File Type="PLACE-IO" Name="softmc_top_io_placed.rpt"/>
  <File Type="PLACE-DCP" Name="softmc_top_placed.dcp"/>
  <File Type="PWROPT-TIMING" Name="softmc_top_timing_summary_pwropted.rpt"/>
  <File Type="PWROPT-DRC" Name="softmc_top_drc_pwropted.rpt"/>
  <File Type="PWROPT-DCP" Name="softmc_top_pwropt.dcp"/>
  <File Type="OPT-TIMING" Name="softmc_top_timing_summary_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="softmc_top.hwdef"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="softmc_top_methodology_drc_opted.rpt"/>
  <File Type="OPT-DRC" Name="softmc_top_drc_opted.rpt"/>
  <File Type="OPT-DCP" Name="softmc_top_opt.dcp"/>
  <File Type="INIT-TIMING" Name="softmc_top_timing_summary_init.rpt"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="softmc_top_bus_skew_routed.rpx"/>
  <File Type="REPORTS-TCL" Name="softmc_top_reports.tcl"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="softmc_top_bus_skew_routed.pb"/>
  <File Type="PA-TCL" Name="softmc_top.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/verilog/project.vh">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../sources/hdl/header_verilog/parameters.vh">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/verilog/ddr4_adapter.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/verilog/ddr4_mc_odt.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../sources/hdl/header_verilog/encoding.vh">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../sources/hdl/verilog/ddr_pipeline.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../sources/hdl/verilog/decode_stage.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../sources/hdl/verilog/diff_shift_reg.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../sources/hdl/verilog/exe_pipeline.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../sources/hdl/verilog/execute_stage.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../sources/hdl/verilog/fetch_stage.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../sources/hdl/verilog/frontend.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../sources/hdl/verilog/maintenance_controller.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../sources/hdl/verilog/pop_count4.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../sources/hdl/verilog/pre_decode.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../sources/hdl/verilog/readback_engine.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../sources/hdl/verilog/register_file.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../sources/hdl/verilog/softmc_pipeline.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/verilog/softmc_top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../sources/hdl/verilog/dll_toggler.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/coe/pr_read.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/coe/pr_zq.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/coe/pr_ref.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/coe/simmem.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/custom_parts_ddr4_2016_4_and_above.csv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../sources/apps/BNN/memory_init.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../sources/apps/read_write/program.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="softmc_top"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/constraints/U200_c1.xdc">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/constraints/U200_C1_UDIMM.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/constraints/C1_RDIMM_X8_DUAL.xdc">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PPRDIR/constraints/U200_C1_UDIMM.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design" EnableStepBool="1"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="xdma"/>
  <BlockFileSet Type="BlockSrcs" Name="phy_ddr4_udimm"/>
  <BlockFileSet Type="BlockSrcs" Name="rdback_fifo"/>
  <BlockFileSet Type="BlockSrcs" Name="axis_clock_converter"/>
  <BlockFileSet Type="BlockSrcs" Name="scratchpad"/>
  <BlockFileSet Type="BlockSrcs" Name="pr_ref_mem"/>
  <BlockFileSet Type="BlockSrcs" Name="instr_blk_mem"/>
  <BlockFileSet Type="BlockSrcs" Name="zq_calib_mem"/>
  <BlockFileSet Type="BlockSrcs" Name="pr_read_mem"/>
  <BlockFileSet Type="BlockSrcs" Name="instr_blk_mem_sim"/>
</GenRun>
