/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az213-71
+ date
Tue Jun  1 17:35:24 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1622568924
+ [ 2 = 1 ]
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Jun 01 2021 (17:06:09)
Run date:          Jun 01 2021 (17:35:25+0000)
Run host:          fv-az213-71.wq3jjldsz12ede1gumgyek31ig.jx.internal.cloudapp.net (pid=107775)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az213-71
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7121232KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=77dbb1f9-6298-0845-837a-b2751eaa7874, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1047-azure, OSVersion="#49-Ubuntu SMP Thu Apr 22 14:30:37 UTC 2021", HostName=fv-az213-71, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7121232KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00298682 sec
      iterations=10000000... time=0.0354783 sec
      iterations=100000000... time=0.36265 sec
      iterations=300000000... time=0.940568 sec
      iterations=600000000... time=1.87594 sec
      iterations=600000000... time=1.40592 sec
      result: 2.55307 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00333293 sec
      iterations=10000000... time=0.0334016 sec
      iterations=100000000... time=0.340505 sec
      iterations=300000000... time=1.0201 sec
      result: 9.4108 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00208488 sec
      iterations=10000000... time=0.0205417 sec
      iterations=100000000... time=0.211015 sec
      iterations=500000000... time=1.0682 sec
      result: 7.48923 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000149706 sec
      iterations=10000... time=0.00148516 sec
      iterations=100000... time=0.0150467 sec
      iterations=1000000... time=0.154665 sec
      iterations=7000000... time=1.09904 sec
      result: 1.57005 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.00050512 sec
      iterations=10000... time=0.0050875 sec
      iterations=100000... time=0.0521304 sec
      iterations=1000000... time=0.538553 sec
      iterations=2000000... time=1.06671 sec
      result: 5.33356 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=3.8e-06 sec
      iterations=100... time=0.000104904 sec
      iterations=1000... time=0.000295612 sec
      iterations=10000... time=0.00305602 sec
      iterations=100000... time=0.0311077 sec
      iterations=1000000... time=0.306367 sec
      iterations=4000000... time=1.23291 sec
      result: 79.7331 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.2e-06 sec
      iterations=10... time=5.0302e-05 sec
      iterations=100... time=0.000475519 sec
      iterations=1000... time=0.00480479 sec
      iterations=10000... time=0.0480574 sec
      iterations=100000... time=0.491891 sec
      iterations=200000... time=0.980902 sec
      iterations=400000... time=1.99214 sec
      result: 39.4767 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.9e-06 sec
      iterations=10000... time=3.0501e-05 sec
      iterations=100000... time=0.000297412 sec
      iterations=1000000... time=0.00297312 sec
      iterations=10000000... time=0.030581 sec
      iterations=100000000... time=0.31121 sec
      iterations=400000000... time=1.25363 sec
      result: 0.391758 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.1301e-05 sec
      iterations=10000... time=0.000186208 sec
      iterations=100000... time=0.00182547 sec
      iterations=1000000... time=0.0189232 sec
      iterations=10000000... time=0.195822 sec
      iterations=60000000... time=1.1386 sec
      result: 2.37209 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=6.4e-06 sec
      iterations=100... time=5.8703e-05 sec
      iterations=1000... time=0.000583023 sec
      iterations=10000... time=0.00649876 sec
      iterations=100000... time=0.0614823 sec
      iterations=1000000... time=0.604246 sec
      iterations=2000000... time=1.21898 sec
      result: 40.3224 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.8e-06 sec
      iterations=10... time=8.3603e-05 sec
      iterations=100... time=0.000830334 sec
      iterations=1000... time=0.00862054 sec
      iterations=10000... time=0.0855999 sec
      iterations=100000... time=0.857593 sec
      iterations=200000... time=1.7247 sec
      result: 22.7991 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.7201e-05 sec
      iterations=10... time=0.000198908 sec
      iterations=100... time=0.00206688 sec
      iterations=1000... time=0.021122 sec
      iterations=10000... time=0.214633 sec
      iterations=50000... time=1.09002 sec
      result: 0.0792643 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.000158006 sec
      iterations=10... time=0.000887736 sec
      iterations=100... time=0.00776251 sec
      iterations=1000... time=0.0813481 sec
      iterations=10000... time=0.795559 sec
      iterations=20000... time=1.57362 sec
      result: 0.154637 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00390746 sec
      iterations=10... time=0.0438642 sec
      iterations=100... time=0.427624 sec
      iterations=300... time=1.29434 sec
      result: 0.34339 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00282771 sec
      iterations=10000000... time=0.0340626 sec
      iterations=100000000... time=0.301255 sec
      iterations=400000000... time=1.22925 sec
      iterations=400000000... time=0.902693 sec
      result: 2.44978 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00296317 sec
      iterations=10000000... time=0.0322903 sec
      iterations=100000000... time=0.319085 sec
      iterations=300000000... time=0.998825 sec
      iterations=600000000... time=2.03523 sec
      result: 9.43382 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00205178 sec
      iterations=10000000... time=0.0259516 sec
      iterations=100000000... time=0.215283 sec
      iterations=500000000... time=1.06808 sec
      result: 7.49005 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000334664 sec
      iterations=10000... time=0.00148501 sec
      iterations=100000... time=0.0166308 sec
      iterations=1000000... time=0.157569 sec
      iterations=7000000... time=1.08556 sec
      result: 1.5508 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000465319 sec
      iterations=10000... time=0.00423262 sec
      iterations=100000... time=0.0457284 sec
      iterations=1000000... time=0.466429 sec
      iterations=2000000... time=0.948782 sec
      iterations=4000000... time=1.90036 sec
      result: 4.75091 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=9.5e-07 sec
      iterations=10... time=3.55e-06 sec
      iterations=100... time=3.0201e-05 sec
      iterations=1000... time=0.000295512 sec
      iterations=10000... time=0.00338004 sec
      iterations=100000... time=0.0291374 sec
      iterations=1000000... time=0.302542 sec
      iterations=4000000... time=1.19209 sec
      result: 82.4633 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.55e-06 sec
      iterations=10... time=4.3802e-05 sec
      iterations=100... time=0.000414717 sec
      iterations=1000... time=0.00528886 sec
      iterations=10000... time=0.0462138 sec
      iterations=100000... time=0.474837 sec
      iterations=200000... time=0.953531 sec
      iterations=400000... time=1.92895 sec
      result: 40.77 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.2e-06 sec
      iterations=10000... time=3.0401e-05 sec
      iterations=100000... time=0.000301412 sec
      iterations=1000000... time=0.00293772 sec
      iterations=10000000... time=0.0302246 sec
      iterations=100000000... time=0.305307 sec
      iterations=400000000... time=1.25462 sec
      result: 0.392068 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.1401e-05 sec
      iterations=10000... time=0.000181807 sec
      iterations=100000... time=0.00188253 sec
      iterations=1000000... time=0.0186544 sec
      iterations=10000000... time=0.188767 sec
      iterations=60000000... time=1.11096 sec
      result: 2.3145 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.35e-06 sec
      iterations=10... time=2.25005e-05 sec
      iterations=100... time=5.1052e-05 sec
      iterations=1000... time=0.000593574 sec
      iterations=10000... time=0.00574758 sec
      iterations=100000... time=0.0580974 sec
      iterations=1000000... time=0.600586 sec
      iterations=2000000... time=1.18958 sec
      result: 41.3187 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.7e-06 sec
      iterations=10... time=8.40035e-05 sec
      iterations=100... time=0.000879485 sec
      iterations=1000... time=0.00920012 sec
      iterations=10000... time=0.0869141 sec
      iterations=100000... time=0.836602 sec
      iterations=200000... time=1.6841 sec
      result: 23.3488 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=9.2e-06 sec
      iterations=10... time=7.5853e-05 sec
      iterations=100... time=0.00076888 sec
      iterations=1000... time=0.00805987 sec
      iterations=10000... time=0.0842542 sec
      iterations=100000... time=0.831623 sec
      iterations=200000... time=1.6728 sec
      result: 0.0871593 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=4.3452e-05 sec
      iterations=10... time=0.000437667 sec
      iterations=100... time=0.00452583 sec
      iterations=1000... time=0.045322 sec
      iterations=10000... time=0.479898 sec
      iterations=20000... time=0.957442 sec
      iterations=40000... time=1.94463 sec
      result: 0.119961 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1050 nsec
    MPI bandwidth: 3.65396 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue Jun  1 17:36:24 UTC 2021
+ echo Done.
Done.
  Elapsed time: 59.8 s
