# a-verilog-Lock-simulation
This is a Verilog lock to learn FSM(finite state machine).It is a 5-number password one ,when you input the right result,the lock will be locked,otherwise it will be locked
