#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5574492e4210 .scope module, "gates_tb" "gates_tb" 2 2;
 .timescale 0 0;
v0x5574492fdc40_0 .var "in1", 0 0;
v0x5574492fdd00_0 .var "in2", 0 0;
v0x5574492fde50_0 .var "in3", 0 0;
v0x5574492fdef0_0 .net "inv1", 0 0, L_0x5574492fe3a0;  1 drivers
v0x5574492fdf90_0 .net "inv2", 0 0, L_0x5574492fe490;  1 drivers
v0x5574492fe030_0 .net "oand", 0 0, L_0x5574492fe270;  1 drivers
v0x5574492fe0d0_0 .net "oor", 0 0, L_0x5574492fe2e0;  1 drivers
v0x5574492fe1a0_0 .net "result", 0 0, L_0x5574492fe5f0;  1 drivers
S_0x5574492e43a0 .scope module, "U0" "and2" 2 24, 3 1 0, S_0x5574492e4210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
L_0x5574492fe270 .functor AND 1, v0x5574492fdc40_0, v0x5574492fdd00_0, C4<1>, C4<1>;
v0x5574492e2890_0 .net "out", 0 0, L_0x5574492fe270;  alias, 1 drivers
v0x5574492fc700_0 .net "x", 0 0, v0x5574492fdc40_0;  1 drivers
v0x5574492fc7c0_0 .net "y", 0 0, v0x5574492fdd00_0;  1 drivers
S_0x5574492fc8e0 .scope module, "U1" "or2" 2 29, 3 10 0, S_0x5574492e4210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
L_0x5574492fe2e0 .functor OR 1, v0x5574492fdc40_0, v0x5574492fdd00_0, C4<0>, C4<0>;
v0x5574492fcb10_0 .net "out", 0 0, L_0x5574492fe2e0;  alias, 1 drivers
v0x5574492fcbf0_0 .net "x", 0 0, v0x5574492fdc40_0;  alias, 1 drivers
v0x5574492fccb0_0 .net "y", 0 0, v0x5574492fdd00_0;  alias, 1 drivers
S_0x5574492fcd50 .scope module, "U2" "inv" 2 34, 3 18 0, S_0x5574492e4210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "x";
v0x5574492fcf30_0 .net "out", 0 0, L_0x5574492fe3a0;  alias, 1 drivers
v0x5574492fcff0_0 .net "x", 0 0, v0x5574492fdc40_0;  alias, 1 drivers
L_0x5574492fe3a0 .reduce/nor v0x5574492fdc40_0;
S_0x5574492fd140 .scope module, "U3" "inv" 2 38, 3 18 0, S_0x5574492e4210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "x";
v0x5574492fd320_0 .net "out", 0 0, L_0x5574492fe490;  alias, 1 drivers
v0x5574492fd400_0 .net "x", 0 0, v0x5574492fdd00_0;  alias, 1 drivers
L_0x5574492fe490 .reduce/nor v0x5574492fdd00_0;
S_0x5574492fd550 .scope module, "U4" "gates" 2 42, 3 25 0, S_0x5574492e4210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "z";
    .port_info 3 /OUTPUT 1 "out";
L_0x5574492fe580 .functor AND 1, v0x5574492fdc40_0, v0x5574492fdd00_0, C4<1>, C4<1>;
L_0x5574492fe5f0 .functor OR 1, L_0x5574492fe580, v0x5574492fde50_0, C4<0>, C4<0>;
v0x5574492fd7f0_0 .net *"_ivl_0", 0 0, L_0x5574492fe580;  1 drivers
v0x5574492fd8d0_0 .net "out", 0 0, L_0x5574492fe5f0;  alias, 1 drivers
v0x5574492fd990_0 .net "x", 0 0, v0x5574492fdc40_0;  alias, 1 drivers
v0x5574492fda30_0 .net "y", 0 0, v0x5574492fdd00_0;  alias, 1 drivers
v0x5574492fdad0_0 .net "z", 0 0, v0x5574492fde50_0;  1 drivers
    .scope S_0x5574492e4210;
T_0 ;
    %vpi_call 2 9 "$monitor", "input 1: %b input2: %b -> and: %b or: %b inv1: %b inv2: %b circuit: %b", v0x5574492fdc40_0, v0x5574492fdd00_0, v0x5574492fe030_0, v0x5574492fe0d0_0, v0x5574492fdef0_0, v0x5574492fdf90_0, v0x5574492fe1a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574492fdc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574492fdd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574492fde50_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x5574492fde50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5574492fdd00_0, 0, 1;
    %store/vec4 v0x5574492fdc40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x5574492fde50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5574492fdd00_0, 0, 1;
    %store/vec4 v0x5574492fdc40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x5574492fde50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5574492fdd00_0, 0, 1;
    %store/vec4 v0x5574492fdc40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x5574492fde50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5574492fdd00_0, 0, 1;
    %store/vec4 v0x5574492fdc40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x5574492fde50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5574492fdd00_0, 0, 1;
    %store/vec4 v0x5574492fdc40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x5574492fde50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5574492fdd00_0, 0, 1;
    %store/vec4 v0x5574492fdc40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x5574492fde50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5574492fdd00_0, 0, 1;
    %store/vec4 v0x5574492fdc40_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x5574492e4210;
T_1 ;
    %vpi_call 2 51 "$dumpfile", "gates.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5574492e4210 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "gates_tb.v";
    "gates.v";
