17:03:52
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Tue Nov 07 17:04:29 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\blinky.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\blinky.v":21:7:21:9|Synthesizing module top in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:04:29 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\blinky.v":21:7:21:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\blinky.v":21:7:21:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:04:30 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:04:30 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\blinky.v":21:7:21:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\blinky.v":21:7:21:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:04:31 2023

###########################################################]
Pre-mapping Report

# Tue Nov 07 17:04:31 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|clk     249.7 MHz     4.004         inferred     Autoconstr_clkgroup_0     27   
====================================================================================

@W: MT529 :"c:\code\tas\tas\tastable\fpga\blinky.v":46:4:46:9|Found inferred clock top|clk which controls 27 sequential elements including counter[26:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 07 17:04:31 2023

###########################################################]
Map & Optimize Report

# Tue Nov 07 17:04:32 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\blinky.v":46:4:46:9|User-specified initial value defined for instance counter[26:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\code\tas\tas\tastable\fpga\blinky.v":46:4:46:9|Found counter in view:work.top(verilog) instance counter[26:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.71ns		  34 /        27
   2		0h:00m:00s		    -1.71ns		  34 /        27

   3		0h:00m:00s		    -1.71ns		  34 /        27


   4		0h:00m:00s		    -1.71ns		  34 /        27
@N: FX1016 :"c:\code\tas\tas\tastable\fpga\blinky.v":23:10:23:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               27         counter[0]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|clk with period 6.33ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 07 17:04:32 2023
#


Top view:               top
Requested Frequency:    157.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.117

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|clk            157.9 MHz     134.2 MHz     6.333         7.450         -1.117     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|clk   top|clk  |  6.333       -1.118  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk
====================================



Starting Points with Worst Slack
********************************

               Starting                                        Arrival           
Instance       Reference     Type       Pin     Net            Time        Slack 
               Clock                                                             
---------------------------------------------------------------------------------
counter[0]     top|clk       SB_DFF     Q       counter[0]     0.540       -1.117
counter[1]     top|clk       SB_DFF     Q       counter[1]     0.540       -0.977
counter[2]     top|clk       SB_DFF     Q       counter[2]     0.540       -0.837
counter[3]     top|clk       SB_DFF     Q       counter[3]     0.540       -0.697
counter[4]     top|clk       SB_DFF     Q       counter[4]     0.540       -0.557
counter[5]     top|clk       SB_DFF     Q       counter[5]     0.540       -0.416
counter[6]     top|clk       SB_DFF     Q       counter[6]     0.540       -0.276
counter[7]     top|clk       SB_DFF     Q       counter[7]     0.540       -0.136
counter[8]     top|clk       SB_DFF     Q       counter[8]     0.540       0.004 
counter[9]     top|clk       SB_DFF     Q       counter[9]     0.540       0.144 
=================================================================================


Ending Points with Worst Slack
******************************

                Starting                                           Required           
Instance        Reference     Type       Pin     Net               Time         Slack 
                Clock                                                                 
--------------------------------------------------------------------------------------
counter[26]     top|clk       SB_DFF     D       counter_s[26]     6.228        -1.117
counter[25]     top|clk       SB_DFF     D       counter_s[25]     6.228        -0.977
counter[24]     top|clk       SB_DFF     D       counter_s[24]     6.228        -0.837
counter[23]     top|clk       SB_DFF     D       counter_s[23]     6.228        -0.697
counter[22]     top|clk       SB_DFF     D       counter_s[22]     6.228        -0.557
counter[21]     top|clk       SB_DFF     D       counter_s[21]     6.228        -0.416
counter[20]     top|clk       SB_DFF     D       counter_s[20]     6.228        -0.276
counter[19]     top|clk       SB_DFF     D       counter_s[19]     6.228        -0.136
counter[18]     top|clk       SB_DFF     D       counter_s[18]     6.228        0.004 
counter[17]     top|clk       SB_DFF     D       counter_s[17]     6.228        0.144 
======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.228

    - Propagation time:                      7.345
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.118

    Number of logic level(s):                27
    Starting point:                          counter[0] / Q
    Ending point:                            counter[26] / D
    The start point is clocked by            top|clk [rising] on pin C
    The end   point is clocked by            top|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[0]            SB_DFF       Q        Out     0.540     0.540       -         
counter[0]            Net          -        -       0.834     -           2         
counter_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
counter_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
counter_cry[0]        Net          -        -       0.014     -           2         
counter_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
counter_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
counter_cry[1]        Net          -        -       0.014     -           2         
counter_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
counter_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
counter_cry[2]        Net          -        -       0.014     -           2         
counter_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
counter_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
counter_cry[3]        Net          -        -       0.014     -           2         
counter_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
counter_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
counter_cry[4]        Net          -        -       0.014     -           2         
counter_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
counter_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
counter_cry[5]        Net          -        -       0.014     -           2         
counter_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
counter_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
counter_cry[6]        Net          -        -       0.014     -           2         
counter_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
counter_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
counter_cry[7]        Net          -        -       0.014     -           2         
counter_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
counter_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
counter_cry[8]        Net          -        -       0.014     -           2         
counter_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
counter_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
counter_cry[9]        Net          -        -       0.014     -           2         
counter_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
counter_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
counter_cry[10]       Net          -        -       0.014     -           2         
counter_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
counter_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
counter_cry[11]       Net          -        -       0.014     -           2         
counter_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
counter_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
counter_cry[12]       Net          -        -       0.014     -           2         
counter_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
counter_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
counter_cry[13]       Net          -        -       0.014     -           2         
counter_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
counter_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
counter_cry[14]       Net          -        -       0.014     -           2         
counter_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
counter_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
counter_cry[15]       Net          -        -       0.014     -           2         
counter_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
counter_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
counter_cry[16]       Net          -        -       0.014     -           2         
counter_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
counter_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
counter_cry[17]       Net          -        -       0.014     -           2         
counter_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
counter_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
counter_cry[18]       Net          -        -       0.014     -           2         
counter_cry_c[19]     SB_CARRY     CI       In      -         4.169       -         
counter_cry_c[19]     SB_CARRY     CO       Out     0.126     4.295       -         
counter_cry[19]       Net          -        -       0.014     -           2         
counter_cry_c[20]     SB_CARRY     CI       In      -         4.309       -         
counter_cry_c[20]     SB_CARRY     CO       Out     0.126     4.436       -         
counter_cry[20]       Net          -        -       0.014     -           2         
counter_cry_c[21]     SB_CARRY     CI       In      -         4.449       -         
counter_cry_c[21]     SB_CARRY     CO       Out     0.126     4.576       -         
counter_cry[21]       Net          -        -       0.014     -           2         
counter_cry_c[22]     SB_CARRY     CI       In      -         4.590       -         
counter_cry_c[22]     SB_CARRY     CO       Out     0.126     4.716       -         
counter_cry[22]       Net          -        -       0.014     -           2         
counter_cry_c[23]     SB_CARRY     CI       In      -         4.730       -         
counter_cry_c[23]     SB_CARRY     CO       Out     0.126     4.856       -         
counter_cry[23]       Net          -        -       0.014     -           2         
counter_cry_c[24]     SB_CARRY     CI       In      -         4.870       -         
counter_cry_c[24]     SB_CARRY     CO       Out     0.126     4.996       -         
counter_cry[24]       Net          -        -       0.014     -           2         
counter_cry_c[25]     SB_CARRY     CI       In      -         5.010       -         
counter_cry_c[25]     SB_CARRY     CO       Out     0.126     5.136       -         
counter_cry[25]       Net          -        -       0.386     -           1         
counter_RNO[26]       SB_LUT4      I3       In      -         5.523       -         
counter_RNO[26]       SB_LUT4      O        Out     0.316     5.838       -         
counter_s[26]         Net          -        -       1.507     -           1         
counter[26]           SB_DFF       D        In      -         7.345       -         
====================================================================================
Total path delay (propagation time + setup) of 7.450 is 4.373(58.7%) logic and 3.077(41.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.228

    - Propagation time:                      7.205
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.977

    Number of logic level(s):                26
    Starting point:                          counter[1] / Q
    Ending point:                            counter[26] / D
    The start point is clocked by            top|clk [rising] on pin C
    The end   point is clocked by            top|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[1]            SB_DFF       Q        Out     0.540     0.540       -         
counter[1]            Net          -        -       0.834     -           2         
counter_cry_c[1]      SB_CARRY     I0       In      -         1.374       -         
counter_cry_c[1]      SB_CARRY     CO       Out     0.258     1.632       -         
counter_cry[1]        Net          -        -       0.014     -           2         
counter_cry_c[2]      SB_CARRY     CI       In      -         1.646       -         
counter_cry_c[2]      SB_CARRY     CO       Out     0.126     1.772       -         
counter_cry[2]        Net          -        -       0.014     -           2         
counter_cry_c[3]      SB_CARRY     CI       In      -         1.786       -         
counter_cry_c[3]      SB_CARRY     CO       Out     0.126     1.912       -         
counter_cry[3]        Net          -        -       0.014     -           2         
counter_cry_c[4]      SB_CARRY     CI       In      -         1.926       -         
counter_cry_c[4]      SB_CARRY     CO       Out     0.126     2.052       -         
counter_cry[4]        Net          -        -       0.014     -           2         
counter_cry_c[5]      SB_CARRY     CI       In      -         2.066       -         
counter_cry_c[5]      SB_CARRY     CO       Out     0.126     2.192       -         
counter_cry[5]        Net          -        -       0.014     -           2         
counter_cry_c[6]      SB_CARRY     CI       In      -         2.206       -         
counter_cry_c[6]      SB_CARRY     CO       Out     0.126     2.333       -         
counter_cry[6]        Net          -        -       0.014     -           2         
counter_cry_c[7]      SB_CARRY     CI       In      -         2.346       -         
counter_cry_c[7]      SB_CARRY     CO       Out     0.126     2.473       -         
counter_cry[7]        Net          -        -       0.014     -           2         
counter_cry_c[8]      SB_CARRY     CI       In      -         2.487       -         
counter_cry_c[8]      SB_CARRY     CO       Out     0.126     2.613       -         
counter_cry[8]        Net          -        -       0.014     -           2         
counter_cry_c[9]      SB_CARRY     CI       In      -         2.627       -         
counter_cry_c[9]      SB_CARRY     CO       Out     0.126     2.753       -         
counter_cry[9]        Net          -        -       0.014     -           2         
counter_cry_c[10]     SB_CARRY     CI       In      -         2.767       -         
counter_cry_c[10]     SB_CARRY     CO       Out     0.126     2.893       -         
counter_cry[10]       Net          -        -       0.014     -           2         
counter_cry_c[11]     SB_CARRY     CI       In      -         2.907       -         
counter_cry_c[11]     SB_CARRY     CO       Out     0.126     3.034       -         
counter_cry[11]       Net          -        -       0.014     -           2         
counter_cry_c[12]     SB_CARRY     CI       In      -         3.047       -         
counter_cry_c[12]     SB_CARRY     CO       Out     0.126     3.174       -         
counter_cry[12]       Net          -        -       0.014     -           2         
counter_cry_c[13]     SB_CARRY     CI       In      -         3.188       -         
counter_cry_c[13]     SB_CARRY     CO       Out     0.126     3.314       -         
counter_cry[13]       Net          -        -       0.014     -           2         
counter_cry_c[14]     SB_CARRY     CI       In      -         3.328       -         
counter_cry_c[14]     SB_CARRY     CO       Out     0.126     3.454       -         
counter_cry[14]       Net          -        -       0.014     -           2         
counter_cry_c[15]     SB_CARRY     CI       In      -         3.468       -         
counter_cry_c[15]     SB_CARRY     CO       Out     0.126     3.594       -         
counter_cry[15]       Net          -        -       0.014     -           2         
counter_cry_c[16]     SB_CARRY     CI       In      -         3.608       -         
counter_cry_c[16]     SB_CARRY     CO       Out     0.126     3.735       -         
counter_cry[16]       Net          -        -       0.014     -           2         
counter_cry_c[17]     SB_CARRY     CI       In      -         3.748       -         
counter_cry_c[17]     SB_CARRY     CO       Out     0.126     3.875       -         
counter_cry[17]       Net          -        -       0.014     -           2         
counter_cry_c[18]     SB_CARRY     CI       In      -         3.889       -         
counter_cry_c[18]     SB_CARRY     CO       Out     0.126     4.015       -         
counter_cry[18]       Net          -        -       0.014     -           2         
counter_cry_c[19]     SB_CARRY     CI       In      -         4.029       -         
counter_cry_c[19]     SB_CARRY     CO       Out     0.126     4.155       -         
counter_cry[19]       Net          -        -       0.014     -           2         
counter_cry_c[20]     SB_CARRY     CI       In      -         4.169       -         
counter_cry_c[20]     SB_CARRY     CO       Out     0.126     4.295       -         
counter_cry[20]       Net          -        -       0.014     -           2         
counter_cry_c[21]     SB_CARRY     CI       In      -         4.309       -         
counter_cry_c[21]     SB_CARRY     CO       Out     0.126     4.436       -         
counter_cry[21]       Net          -        -       0.014     -           2         
counter_cry_c[22]     SB_CARRY     CI       In      -         4.449       -         
counter_cry_c[22]     SB_CARRY     CO       Out     0.126     4.576       -         
counter_cry[22]       Net          -        -       0.014     -           2         
counter_cry_c[23]     SB_CARRY     CI       In      -         4.590       -         
counter_cry_c[23]     SB_CARRY     CO       Out     0.126     4.716       -         
counter_cry[23]       Net          -        -       0.014     -           2         
counter_cry_c[24]     SB_CARRY     CI       In      -         4.730       -         
counter_cry_c[24]     SB_CARRY     CO       Out     0.126     4.856       -         
counter_cry[24]       Net          -        -       0.014     -           2         
counter_cry_c[25]     SB_CARRY     CI       In      -         4.870       -         
counter_cry_c[25]     SB_CARRY     CO       Out     0.126     4.996       -         
counter_cry[25]       Net          -        -       0.386     -           1         
counter_RNO[26]       SB_LUT4      I3       In      -         5.382       -         
counter_RNO[26]       SB_LUT4      O        Out     0.316     5.698       -         
counter_s[26]         Net          -        -       1.507     -           1         
counter[26]           SB_DFF       D        In      -         7.205       -         
====================================================================================
Total path delay (propagation time + setup) of 7.310 is 4.247(58.1%) logic and 3.063(41.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.228

    - Propagation time:                      7.205
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.977

    Number of logic level(s):                26
    Starting point:                          counter[0] / Q
    Ending point:                            counter[25] / D
    The start point is clocked by            top|clk [rising] on pin C
    The end   point is clocked by            top|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[0]            SB_DFF       Q        Out     0.540     0.540       -         
counter[0]            Net          -        -       0.834     -           2         
counter_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
counter_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
counter_cry[0]        Net          -        -       0.014     -           2         
counter_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
counter_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
counter_cry[1]        Net          -        -       0.014     -           2         
counter_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
counter_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
counter_cry[2]        Net          -        -       0.014     -           2         
counter_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
counter_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
counter_cry[3]        Net          -        -       0.014     -           2         
counter_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
counter_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
counter_cry[4]        Net          -        -       0.014     -           2         
counter_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
counter_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
counter_cry[5]        Net          -        -       0.014     -           2         
counter_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
counter_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
counter_cry[6]        Net          -        -       0.014     -           2         
counter_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
counter_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
counter_cry[7]        Net          -        -       0.014     -           2         
counter_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
counter_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
counter_cry[8]        Net          -        -       0.014     -           2         
counter_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
counter_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
counter_cry[9]        Net          -        -       0.014     -           2         
counter_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
counter_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
counter_cry[10]       Net          -        -       0.014     -           2         
counter_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
counter_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
counter_cry[11]       Net          -        -       0.014     -           2         
counter_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
counter_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
counter_cry[12]       Net          -        -       0.014     -           2         
counter_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
counter_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
counter_cry[13]       Net          -        -       0.014     -           2         
counter_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
counter_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
counter_cry[14]       Net          -        -       0.014     -           2         
counter_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
counter_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
counter_cry[15]       Net          -        -       0.014     -           2         
counter_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
counter_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
counter_cry[16]       Net          -        -       0.014     -           2         
counter_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
counter_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
counter_cry[17]       Net          -        -       0.014     -           2         
counter_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
counter_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
counter_cry[18]       Net          -        -       0.014     -           2         
counter_cry_c[19]     SB_CARRY     CI       In      -         4.169       -         
counter_cry_c[19]     SB_CARRY     CO       Out     0.126     4.295       -         
counter_cry[19]       Net          -        -       0.014     -           2         
counter_cry_c[20]     SB_CARRY     CI       In      -         4.309       -         
counter_cry_c[20]     SB_CARRY     CO       Out     0.126     4.436       -         
counter_cry[20]       Net          -        -       0.014     -           2         
counter_cry_c[21]     SB_CARRY     CI       In      -         4.449       -         
counter_cry_c[21]     SB_CARRY     CO       Out     0.126     4.576       -         
counter_cry[21]       Net          -        -       0.014     -           2         
counter_cry_c[22]     SB_CARRY     CI       In      -         4.590       -         
counter_cry_c[22]     SB_CARRY     CO       Out     0.126     4.716       -         
counter_cry[22]       Net          -        -       0.014     -           2         
counter_cry_c[23]     SB_CARRY     CI       In      -         4.730       -         
counter_cry_c[23]     SB_CARRY     CO       Out     0.126     4.856       -         
counter_cry[23]       Net          -        -       0.014     -           2         
counter_cry_c[24]     SB_CARRY     CI       In      -         4.870       -         
counter_cry_c[24]     SB_CARRY     CO       Out     0.126     4.996       -         
counter_cry[24]       Net          -        -       0.386     -           2         
counter_RNO[25]       SB_LUT4      I3       In      -         5.382       -         
counter_RNO[25]       SB_LUT4      O        Out     0.316     5.698       -         
counter_s[25]         Net          -        -       1.507     -           1         
counter[25]           SB_DFF       D        In      -         7.205       -         
====================================================================================
Total path delay (propagation time + setup) of 7.310 is 4.247(58.1%) logic and 3.063(41.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.228

    - Propagation time:                      7.065
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.837

    Number of logic level(s):                25
    Starting point:                          counter[2] / Q
    Ending point:                            counter[26] / D
    The start point is clocked by            top|clk [rising] on pin C
    The end   point is clocked by            top|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[2]            SB_DFF       Q        Out     0.540     0.540       -         
counter[2]            Net          -        -       0.834     -           2         
counter_cry_c[2]      SB_CARRY     I0       In      -         1.374       -         
counter_cry_c[2]      SB_CARRY     CO       Out     0.258     1.632       -         
counter_cry[2]        Net          -        -       0.014     -           2         
counter_cry_c[3]      SB_CARRY     CI       In      -         1.646       -         
counter_cry_c[3]      SB_CARRY     CO       Out     0.126     1.772       -         
counter_cry[3]        Net          -        -       0.014     -           2         
counter_cry_c[4]      SB_CARRY     CI       In      -         1.786       -         
counter_cry_c[4]      SB_CARRY     CO       Out     0.126     1.912       -         
counter_cry[4]        Net          -        -       0.014     -           2         
counter_cry_c[5]      SB_CARRY     CI       In      -         1.926       -         
counter_cry_c[5]      SB_CARRY     CO       Out     0.126     2.052       -         
counter_cry[5]        Net          -        -       0.014     -           2         
counter_cry_c[6]      SB_CARRY     CI       In      -         2.066       -         
counter_cry_c[6]      SB_CARRY     CO       Out     0.126     2.192       -         
counter_cry[6]        Net          -        -       0.014     -           2         
counter_cry_c[7]      SB_CARRY     CI       In      -         2.206       -         
counter_cry_c[7]      SB_CARRY     CO       Out     0.126     2.333       -         
counter_cry[7]        Net          -        -       0.014     -           2         
counter_cry_c[8]      SB_CARRY     CI       In      -         2.346       -         
counter_cry_c[8]      SB_CARRY     CO       Out     0.126     2.473       -         
counter_cry[8]        Net          -        -       0.014     -           2         
counter_cry_c[9]      SB_CARRY     CI       In      -         2.487       -         
counter_cry_c[9]      SB_CARRY     CO       Out     0.126     2.613       -         
counter_cry[9]        Net          -        -       0.014     -           2         
counter_cry_c[10]     SB_CARRY     CI       In      -         2.627       -         
counter_cry_c[10]     SB_CARRY     CO       Out     0.126     2.753       -         
counter_cry[10]       Net          -        -       0.014     -           2         
counter_cry_c[11]     SB_CARRY     CI       In      -         2.767       -         
counter_cry_c[11]     SB_CARRY     CO       Out     0.126     2.893       -         
counter_cry[11]       Net          -        -       0.014     -           2         
counter_cry_c[12]     SB_CARRY     CI       In      -         2.907       -         
counter_cry_c[12]     SB_CARRY     CO       Out     0.126     3.034       -         
counter_cry[12]       Net          -        -       0.014     -           2         
counter_cry_c[13]     SB_CARRY     CI       In      -         3.047       -         
counter_cry_c[13]     SB_CARRY     CO       Out     0.126     3.174       -         
counter_cry[13]       Net          -        -       0.014     -           2         
counter_cry_c[14]     SB_CARRY     CI       In      -         3.188       -         
counter_cry_c[14]     SB_CARRY     CO       Out     0.126     3.314       -         
counter_cry[14]       Net          -        -       0.014     -           2         
counter_cry_c[15]     SB_CARRY     CI       In      -         3.328       -         
counter_cry_c[15]     SB_CARRY     CO       Out     0.126     3.454       -         
counter_cry[15]       Net          -        -       0.014     -           2         
counter_cry_c[16]     SB_CARRY     CI       In      -         3.468       -         
counter_cry_c[16]     SB_CARRY     CO       Out     0.126     3.594       -         
counter_cry[16]       Net          -        -       0.014     -           2         
counter_cry_c[17]     SB_CARRY     CI       In      -         3.608       -         
counter_cry_c[17]     SB_CARRY     CO       Out     0.126     3.735       -         
counter_cry[17]       Net          -        -       0.014     -           2         
counter_cry_c[18]     SB_CARRY     CI       In      -         3.748       -         
counter_cry_c[18]     SB_CARRY     CO       Out     0.126     3.875       -         
counter_cry[18]       Net          -        -       0.014     -           2         
counter_cry_c[19]     SB_CARRY     CI       In      -         3.889       -         
counter_cry_c[19]     SB_CARRY     CO       Out     0.126     4.015       -         
counter_cry[19]       Net          -        -       0.014     -           2         
counter_cry_c[20]     SB_CARRY     CI       In      -         4.029       -         
counter_cry_c[20]     SB_CARRY     CO       Out     0.126     4.155       -         
counter_cry[20]       Net          -        -       0.014     -           2         
counter_cry_c[21]     SB_CARRY     CI       In      -         4.169       -         
counter_cry_c[21]     SB_CARRY     CO       Out     0.126     4.295       -         
counter_cry[21]       Net          -        -       0.014     -           2         
counter_cry_c[22]     SB_CARRY     CI       In      -         4.309       -         
counter_cry_c[22]     SB_CARRY     CO       Out     0.126     4.436       -         
counter_cry[22]       Net          -        -       0.014     -           2         
counter_cry_c[23]     SB_CARRY     CI       In      -         4.449       -         
counter_cry_c[23]     SB_CARRY     CO       Out     0.126     4.576       -         
counter_cry[23]       Net          -        -       0.014     -           2         
counter_cry_c[24]     SB_CARRY     CI       In      -         4.590       -         
counter_cry_c[24]     SB_CARRY     CO       Out     0.126     4.716       -         
counter_cry[24]       Net          -        -       0.014     -           2         
counter_cry_c[25]     SB_CARRY     CI       In      -         4.730       -         
counter_cry_c[25]     SB_CARRY     CO       Out     0.126     4.856       -         
counter_cry[25]       Net          -        -       0.386     -           1         
counter_RNO[26]       SB_LUT4      I3       In      -         5.242       -         
counter_RNO[26]       SB_LUT4      O        Out     0.316     5.558       -         
counter_s[26]         Net          -        -       1.507     -           1         
counter[26]           SB_DFF       D        In      -         7.065       -         
====================================================================================
Total path delay (propagation time + setup) of 7.170 is 4.121(57.5%) logic and 3.049(42.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.228

    - Propagation time:                      7.065
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.837

    Number of logic level(s):                25
    Starting point:                          counter[0] / Q
    Ending point:                            counter[24] / D
    The start point is clocked by            top|clk [rising] on pin C
    The end   point is clocked by            top|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[0]            SB_DFF       Q        Out     0.540     0.540       -         
counter[0]            Net          -        -       0.834     -           2         
counter_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
counter_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
counter_cry[0]        Net          -        -       0.014     -           2         
counter_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
counter_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
counter_cry[1]        Net          -        -       0.014     -           2         
counter_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
counter_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
counter_cry[2]        Net          -        -       0.014     -           2         
counter_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
counter_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
counter_cry[3]        Net          -        -       0.014     -           2         
counter_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
counter_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
counter_cry[4]        Net          -        -       0.014     -           2         
counter_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
counter_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
counter_cry[5]        Net          -        -       0.014     -           2         
counter_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
counter_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
counter_cry[6]        Net          -        -       0.014     -           2         
counter_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
counter_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
counter_cry[7]        Net          -        -       0.014     -           2         
counter_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
counter_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
counter_cry[8]        Net          -        -       0.014     -           2         
counter_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
counter_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
counter_cry[9]        Net          -        -       0.014     -           2         
counter_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
counter_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
counter_cry[10]       Net          -        -       0.014     -           2         
counter_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
counter_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
counter_cry[11]       Net          -        -       0.014     -           2         
counter_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
counter_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
counter_cry[12]       Net          -        -       0.014     -           2         
counter_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
counter_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
counter_cry[13]       Net          -        -       0.014     -           2         
counter_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
counter_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
counter_cry[14]       Net          -        -       0.014     -           2         
counter_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
counter_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
counter_cry[15]       Net          -        -       0.014     -           2         
counter_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
counter_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
counter_cry[16]       Net          -        -       0.014     -           2         
counter_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
counter_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
counter_cry[17]       Net          -        -       0.014     -           2         
counter_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
counter_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
counter_cry[18]       Net          -        -       0.014     -           2         
counter_cry_c[19]     SB_CARRY     CI       In      -         4.169       -         
counter_cry_c[19]     SB_CARRY     CO       Out     0.126     4.295       -         
counter_cry[19]       Net          -        -       0.014     -           2         
counter_cry_c[20]     SB_CARRY     CI       In      -         4.309       -         
counter_cry_c[20]     SB_CARRY     CO       Out     0.126     4.436       -         
counter_cry[20]       Net          -        -       0.014     -           2         
counter_cry_c[21]     SB_CARRY     CI       In      -         4.449       -         
counter_cry_c[21]     SB_CARRY     CO       Out     0.126     4.576       -         
counter_cry[21]       Net          -        -       0.014     -           2         
counter_cry_c[22]     SB_CARRY     CI       In      -         4.590       -         
counter_cry_c[22]     SB_CARRY     CO       Out     0.126     4.716       -         
counter_cry[22]       Net          -        -       0.014     -           2         
counter_cry_c[23]     SB_CARRY     CI       In      -         4.730       -         
counter_cry_c[23]     SB_CARRY     CO       Out     0.126     4.856       -         
counter_cry[23]       Net          -        -       0.386     -           2         
counter_RNO[24]       SB_LUT4      I3       In      -         5.242       -         
counter_RNO[24]       SB_LUT4      O        Out     0.316     5.558       -         
counter_s[24]         Net          -        -       1.507     -           1         
counter[24]           SB_DFF       D        In      -         7.065       -         
====================================================================================
Total path delay (propagation time + setup) of 7.170 is 4.121(57.5%) logic and 3.049(42.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
SB_CARRY        26 uses
SB_DFF          27 uses
SB_LUT4         35 uses

I/O ports: 13
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   27 (0%)
Total load per clock:
   top|clk: 1

@S |Mapping Summary:
Total  LUTs: 35 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 35 = 35 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 07 17:04:32 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf ...
Warning: pin led1 doesn't exists in the package CB132. ignoring the set_io command on line 2 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led2 doesn't exists in the package CB132. ignoring the set_io command on line 3 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led3 doesn't exists in the package CB132. ignoring the set_io command on line 4 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led4 doesn't exists in the package CB132. ignoring the set_io command on line 5 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led5 doesn't exists in the package CB132. ignoring the set_io command on line 6 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led6 doesn't exists in the package CB132. ignoring the set_io command on line 7 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led7 doesn't exists in the package CB132. ignoring the set_io command on line 8 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led8 doesn't exists in the package CB132. ignoring the set_io command on line 9 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin lcol1	A12 doesn't exists in the package CB132. ignoring the set_io command on line 10 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin lcol2 doesn't exists in the package CB132. ignoring the set_io command on line 11 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin lcol3 doesn't exists in the package CB132. ignoring the set_io command on line 12 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin lcol4 doesn't exists in the package CB132. ignoring the set_io command on line 13 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin clk doesn't exists in the package CB132. ignoring the set_io command on line 14 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
parse file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf  error. But they are ignored
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 4 (sec)
edif parser succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf ...
Warning: pin 	C10 doesn't exists in the package CB132. ignoring the set_io command on line 2 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	A10 doesn't exists in the package CB132. ignoring the set_io command on line 3 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	D7 doesn't exists in the package CB132. ignoring the set_io command on line 4 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	D6 doesn't exists in the package CB132. ignoring the set_io command on line 5 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	A7 doesn't exists in the package CB132. ignoring the set_io command on line 6 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	C7 doesn't exists in the package CB132. ignoring the set_io command on line 7 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	A4 doesn't exists in the package CB132. ignoring the set_io command on line 8 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	C4 doesn't exists in the package CB132. ignoring the set_io command on line 9 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: Wrong format. ignoring the set_io command on line 10 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	D10 doesn't exists in the package CB132. ignoring the set_io command on line 11 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	A6 doesn't exists in the package CB132. ignoring the set_io command on line 12 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	C5 doesn't exists in the package CB132. ignoring the set_io command on line 13 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	P7 doesn't exists in the package CB132. ignoring the set_io command on line 14 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
parse file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf  error. But they are ignored
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Tue Nov 07 17:06:44 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\blinky.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\blinky.v":21:7:21:9|Synthesizing module top in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:06:44 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\blinky.v":21:7:21:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\blinky.v":21:7:21:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:06:44 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:06:44 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\blinky.v":21:7:21:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\blinky.v":21:7:21:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:06:45 2023

###########################################################]
Pre-mapping Report

# Tue Nov 07 17:06:45 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|clk     249.7 MHz     4.004         inferred     Autoconstr_clkgroup_0     27   
====================================================================================

@W: MT529 :"c:\code\tas\tas\tastable\fpga\blinky.v":46:4:46:9|Found inferred clock top|clk which controls 27 sequential elements including counter[26:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 07 17:06:46 2023

###########################################################]
Map & Optimize Report

# Tue Nov 07 17:06:46 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\blinky.v":46:4:46:9|User-specified initial value defined for instance counter[26:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\code\tas\tas\tastable\fpga\blinky.v":46:4:46:9|Found counter in view:work.top(verilog) instance counter[26:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.71ns		  34 /        27
   2		0h:00m:00s		    -1.71ns		  34 /        27

   3		0h:00m:00s		    -1.71ns		  34 /        27


   4		0h:00m:00s		    -1.71ns		  34 /        27
@N: FX1016 :"c:\code\tas\tas\tastable\fpga\blinky.v":23:10:23:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               27         counter[0]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|clk with period 6.33ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 07 17:06:47 2023
#


Top view:               top
Requested Frequency:    157.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.117

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|clk            157.9 MHz     134.2 MHz     6.333         7.450         -1.117     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|clk   top|clk  |  6.333       -1.118  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk
====================================



Starting Points with Worst Slack
********************************

               Starting                                        Arrival           
Instance       Reference     Type       Pin     Net            Time        Slack 
               Clock                                                             
---------------------------------------------------------------------------------
counter[0]     top|clk       SB_DFF     Q       counter[0]     0.540       -1.117
counter[1]     top|clk       SB_DFF     Q       counter[1]     0.540       -0.977
counter[2]     top|clk       SB_DFF     Q       counter[2]     0.540       -0.837
counter[3]     top|clk       SB_DFF     Q       counter[3]     0.540       -0.697
counter[4]     top|clk       SB_DFF     Q       counter[4]     0.540       -0.557
counter[5]     top|clk       SB_DFF     Q       counter[5]     0.540       -0.416
counter[6]     top|clk       SB_DFF     Q       counter[6]     0.540       -0.276
counter[7]     top|clk       SB_DFF     Q       counter[7]     0.540       -0.136
counter[8]     top|clk       SB_DFF     Q       counter[8]     0.540       0.004 
counter[9]     top|clk       SB_DFF     Q       counter[9]     0.540       0.144 
=================================================================================


Ending Points with Worst Slack
******************************

                Starting                                           Required           
Instance        Reference     Type       Pin     Net               Time         Slack 
                Clock                                                                 
--------------------------------------------------------------------------------------
counter[26]     top|clk       SB_DFF     D       counter_s[26]     6.228        -1.117
counter[25]     top|clk       SB_DFF     D       counter_s[25]     6.228        -0.977
counter[24]     top|clk       SB_DFF     D       counter_s[24]     6.228        -0.837
counter[23]     top|clk       SB_DFF     D       counter_s[23]     6.228        -0.697
counter[22]     top|clk       SB_DFF     D       counter_s[22]     6.228        -0.557
counter[21]     top|clk       SB_DFF     D       counter_s[21]     6.228        -0.416
counter[20]     top|clk       SB_DFF     D       counter_s[20]     6.228        -0.276
counter[19]     top|clk       SB_DFF     D       counter_s[19]     6.228        -0.136
counter[18]     top|clk       SB_DFF     D       counter_s[18]     6.228        0.004 
counter[17]     top|clk       SB_DFF     D       counter_s[17]     6.228        0.144 
======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.228

    - Propagation time:                      7.345
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.118

    Number of logic level(s):                27
    Starting point:                          counter[0] / Q
    Ending point:                            counter[26] / D
    The start point is clocked by            top|clk [rising] on pin C
    The end   point is clocked by            top|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[0]            SB_DFF       Q        Out     0.540     0.540       -         
counter[0]            Net          -        -       0.834     -           2         
counter_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
counter_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
counter_cry[0]        Net          -        -       0.014     -           2         
counter_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
counter_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
counter_cry[1]        Net          -        -       0.014     -           2         
counter_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
counter_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
counter_cry[2]        Net          -        -       0.014     -           2         
counter_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
counter_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
counter_cry[3]        Net          -        -       0.014     -           2         
counter_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
counter_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
counter_cry[4]        Net          -        -       0.014     -           2         
counter_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
counter_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
counter_cry[5]        Net          -        -       0.014     -           2         
counter_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
counter_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
counter_cry[6]        Net          -        -       0.014     -           2         
counter_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
counter_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
counter_cry[7]        Net          -        -       0.014     -           2         
counter_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
counter_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
counter_cry[8]        Net          -        -       0.014     -           2         
counter_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
counter_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
counter_cry[9]        Net          -        -       0.014     -           2         
counter_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
counter_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
counter_cry[10]       Net          -        -       0.014     -           2         
counter_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
counter_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
counter_cry[11]       Net          -        -       0.014     -           2         
counter_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
counter_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
counter_cry[12]       Net          -        -       0.014     -           2         
counter_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
counter_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
counter_cry[13]       Net          -        -       0.014     -           2         
counter_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
counter_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
counter_cry[14]       Net          -        -       0.014     -           2         
counter_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
counter_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
counter_cry[15]       Net          -        -       0.014     -           2         
counter_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
counter_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
counter_cry[16]       Net          -        -       0.014     -           2         
counter_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
counter_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
counter_cry[17]       Net          -        -       0.014     -           2         
counter_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
counter_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
counter_cry[18]       Net          -        -       0.014     -           2         
counter_cry_c[19]     SB_CARRY     CI       In      -         4.169       -         
counter_cry_c[19]     SB_CARRY     CO       Out     0.126     4.295       -         
counter_cry[19]       Net          -        -       0.014     -           2         
counter_cry_c[20]     SB_CARRY     CI       In      -         4.309       -         
counter_cry_c[20]     SB_CARRY     CO       Out     0.126     4.436       -         
counter_cry[20]       Net          -        -       0.014     -           2         
counter_cry_c[21]     SB_CARRY     CI       In      -         4.449       -         
counter_cry_c[21]     SB_CARRY     CO       Out     0.126     4.576       -         
counter_cry[21]       Net          -        -       0.014     -           2         
counter_cry_c[22]     SB_CARRY     CI       In      -         4.590       -         
counter_cry_c[22]     SB_CARRY     CO       Out     0.126     4.716       -         
counter_cry[22]       Net          -        -       0.014     -           2         
counter_cry_c[23]     SB_CARRY     CI       In      -         4.730       -         
counter_cry_c[23]     SB_CARRY     CO       Out     0.126     4.856       -         
counter_cry[23]       Net          -        -       0.014     -           2         
counter_cry_c[24]     SB_CARRY     CI       In      -         4.870       -         
counter_cry_c[24]     SB_CARRY     CO       Out     0.126     4.996       -         
counter_cry[24]       Net          -        -       0.014     -           2         
counter_cry_c[25]     SB_CARRY     CI       In      -         5.010       -         
counter_cry_c[25]     SB_CARRY     CO       Out     0.126     5.136       -         
counter_cry[25]       Net          -        -       0.386     -           1         
counter_RNO[26]       SB_LUT4      I3       In      -         5.523       -         
counter_RNO[26]       SB_LUT4      O        Out     0.316     5.838       -         
counter_s[26]         Net          -        -       1.507     -           1         
counter[26]           SB_DFF       D        In      -         7.345       -         
====================================================================================
Total path delay (propagation time + setup) of 7.450 is 4.373(58.7%) logic and 3.077(41.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.228

    - Propagation time:                      7.205
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.977

    Number of logic level(s):                26
    Starting point:                          counter[1] / Q
    Ending point:                            counter[26] / D
    The start point is clocked by            top|clk [rising] on pin C
    The end   point is clocked by            top|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[1]            SB_DFF       Q        Out     0.540     0.540       -         
counter[1]            Net          -        -       0.834     -           2         
counter_cry_c[1]      SB_CARRY     I0       In      -         1.374       -         
counter_cry_c[1]      SB_CARRY     CO       Out     0.258     1.632       -         
counter_cry[1]        Net          -        -       0.014     -           2         
counter_cry_c[2]      SB_CARRY     CI       In      -         1.646       -         
counter_cry_c[2]      SB_CARRY     CO       Out     0.126     1.772       -         
counter_cry[2]        Net          -        -       0.014     -           2         
counter_cry_c[3]      SB_CARRY     CI       In      -         1.786       -         
counter_cry_c[3]      SB_CARRY     CO       Out     0.126     1.912       -         
counter_cry[3]        Net          -        -       0.014     -           2         
counter_cry_c[4]      SB_CARRY     CI       In      -         1.926       -         
counter_cry_c[4]      SB_CARRY     CO       Out     0.126     2.052       -         
counter_cry[4]        Net          -        -       0.014     -           2         
counter_cry_c[5]      SB_CARRY     CI       In      -         2.066       -         
counter_cry_c[5]      SB_CARRY     CO       Out     0.126     2.192       -         
counter_cry[5]        Net          -        -       0.014     -           2         
counter_cry_c[6]      SB_CARRY     CI       In      -         2.206       -         
counter_cry_c[6]      SB_CARRY     CO       Out     0.126     2.333       -         
counter_cry[6]        Net          -        -       0.014     -           2         
counter_cry_c[7]      SB_CARRY     CI       In      -         2.346       -         
counter_cry_c[7]      SB_CARRY     CO       Out     0.126     2.473       -         
counter_cry[7]        Net          -        -       0.014     -           2         
counter_cry_c[8]      SB_CARRY     CI       In      -         2.487       -         
counter_cry_c[8]      SB_CARRY     CO       Out     0.126     2.613       -         
counter_cry[8]        Net          -        -       0.014     -           2         
counter_cry_c[9]      SB_CARRY     CI       In      -         2.627       -         
counter_cry_c[9]      SB_CARRY     CO       Out     0.126     2.753       -         
counter_cry[9]        Net          -        -       0.014     -           2         
counter_cry_c[10]     SB_CARRY     CI       In      -         2.767       -         
counter_cry_c[10]     SB_CARRY     CO       Out     0.126     2.893       -         
counter_cry[10]       Net          -        -       0.014     -           2         
counter_cry_c[11]     SB_CARRY     CI       In      -         2.907       -         
counter_cry_c[11]     SB_CARRY     CO       Out     0.126     3.034       -         
counter_cry[11]       Net          -        -       0.014     -           2         
counter_cry_c[12]     SB_CARRY     CI       In      -         3.047       -         
counter_cry_c[12]     SB_CARRY     CO       Out     0.126     3.174       -         
counter_cry[12]       Net          -        -       0.014     -           2         
counter_cry_c[13]     SB_CARRY     CI       In      -         3.188       -         
counter_cry_c[13]     SB_CARRY     CO       Out     0.126     3.314       -         
counter_cry[13]       Net          -        -       0.014     -           2         
counter_cry_c[14]     SB_CARRY     CI       In      -         3.328       -         
counter_cry_c[14]     SB_CARRY     CO       Out     0.126     3.454       -         
counter_cry[14]       Net          -        -       0.014     -           2         
counter_cry_c[15]     SB_CARRY     CI       In      -         3.468       -         
counter_cry_c[15]     SB_CARRY     CO       Out     0.126     3.594       -         
counter_cry[15]       Net          -        -       0.014     -           2         
counter_cry_c[16]     SB_CARRY     CI       In      -         3.608       -         
counter_cry_c[16]     SB_CARRY     CO       Out     0.126     3.735       -         
counter_cry[16]       Net          -        -       0.014     -           2         
counter_cry_c[17]     SB_CARRY     CI       In      -         3.748       -         
counter_cry_c[17]     SB_CARRY     CO       Out     0.126     3.875       -         
counter_cry[17]       Net          -        -       0.014     -           2         
counter_cry_c[18]     SB_CARRY     CI       In      -         3.889       -         
counter_cry_c[18]     SB_CARRY     CO       Out     0.126     4.015       -         
counter_cry[18]       Net          -        -       0.014     -           2         
counter_cry_c[19]     SB_CARRY     CI       In      -         4.029       -         
counter_cry_c[19]     SB_CARRY     CO       Out     0.126     4.155       -         
counter_cry[19]       Net          -        -       0.014     -           2         
counter_cry_c[20]     SB_CARRY     CI       In      -         4.169       -         
counter_cry_c[20]     SB_CARRY     CO       Out     0.126     4.295       -         
counter_cry[20]       Net          -        -       0.014     -           2         
counter_cry_c[21]     SB_CARRY     CI       In      -         4.309       -         
counter_cry_c[21]     SB_CARRY     CO       Out     0.126     4.436       -         
counter_cry[21]       Net          -        -       0.014     -           2         
counter_cry_c[22]     SB_CARRY     CI       In      -         4.449       -         
counter_cry_c[22]     SB_CARRY     CO       Out     0.126     4.576       -         
counter_cry[22]       Net          -        -       0.014     -           2         
counter_cry_c[23]     SB_CARRY     CI       In      -         4.590       -         
counter_cry_c[23]     SB_CARRY     CO       Out     0.126     4.716       -         
counter_cry[23]       Net          -        -       0.014     -           2         
counter_cry_c[24]     SB_CARRY     CI       In      -         4.730       -         
counter_cry_c[24]     SB_CARRY     CO       Out     0.126     4.856       -         
counter_cry[24]       Net          -        -       0.014     -           2         
counter_cry_c[25]     SB_CARRY     CI       In      -         4.870       -         
counter_cry_c[25]     SB_CARRY     CO       Out     0.126     4.996       -         
counter_cry[25]       Net          -        -       0.386     -           1         
counter_RNO[26]       SB_LUT4      I3       In      -         5.382       -         
counter_RNO[26]       SB_LUT4      O        Out     0.316     5.698       -         
counter_s[26]         Net          -        -       1.507     -           1         
counter[26]           SB_DFF       D        In      -         7.205       -         
====================================================================================
Total path delay (propagation time + setup) of 7.310 is 4.247(58.1%) logic and 3.063(41.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.228

    - Propagation time:                      7.205
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.977

    Number of logic level(s):                26
    Starting point:                          counter[0] / Q
    Ending point:                            counter[25] / D
    The start point is clocked by            top|clk [rising] on pin C
    The end   point is clocked by            top|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[0]            SB_DFF       Q        Out     0.540     0.540       -         
counter[0]            Net          -        -       0.834     -           2         
counter_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
counter_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
counter_cry[0]        Net          -        -       0.014     -           2         
counter_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
counter_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
counter_cry[1]        Net          -        -       0.014     -           2         
counter_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
counter_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
counter_cry[2]        Net          -        -       0.014     -           2         
counter_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
counter_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
counter_cry[3]        Net          -        -       0.014     -           2         
counter_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
counter_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
counter_cry[4]        Net          -        -       0.014     -           2         
counter_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
counter_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
counter_cry[5]        Net          -        -       0.014     -           2         
counter_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
counter_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
counter_cry[6]        Net          -        -       0.014     -           2         
counter_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
counter_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
counter_cry[7]        Net          -        -       0.014     -           2         
counter_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
counter_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
counter_cry[8]        Net          -        -       0.014     -           2         
counter_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
counter_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
counter_cry[9]        Net          -        -       0.014     -           2         
counter_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
counter_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
counter_cry[10]       Net          -        -       0.014     -           2         
counter_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
counter_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
counter_cry[11]       Net          -        -       0.014     -           2         
counter_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
counter_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
counter_cry[12]       Net          -        -       0.014     -           2         
counter_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
counter_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
counter_cry[13]       Net          -        -       0.014     -           2         
counter_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
counter_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
counter_cry[14]       Net          -        -       0.014     -           2         
counter_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
counter_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
counter_cry[15]       Net          -        -       0.014     -           2         
counter_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
counter_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
counter_cry[16]       Net          -        -       0.014     -           2         
counter_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
counter_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
counter_cry[17]       Net          -        -       0.014     -           2         
counter_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
counter_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
counter_cry[18]       Net          -        -       0.014     -           2         
counter_cry_c[19]     SB_CARRY     CI       In      -         4.169       -         
counter_cry_c[19]     SB_CARRY     CO       Out     0.126     4.295       -         
counter_cry[19]       Net          -        -       0.014     -           2         
counter_cry_c[20]     SB_CARRY     CI       In      -         4.309       -         
counter_cry_c[20]     SB_CARRY     CO       Out     0.126     4.436       -         
counter_cry[20]       Net          -        -       0.014     -           2         
counter_cry_c[21]     SB_CARRY     CI       In      -         4.449       -         
counter_cry_c[21]     SB_CARRY     CO       Out     0.126     4.576       -         
counter_cry[21]       Net          -        -       0.014     -           2         
counter_cry_c[22]     SB_CARRY     CI       In      -         4.590       -         
counter_cry_c[22]     SB_CARRY     CO       Out     0.126     4.716       -         
counter_cry[22]       Net          -        -       0.014     -           2         
counter_cry_c[23]     SB_CARRY     CI       In      -         4.730       -         
counter_cry_c[23]     SB_CARRY     CO       Out     0.126     4.856       -         
counter_cry[23]       Net          -        -       0.014     -           2         
counter_cry_c[24]     SB_CARRY     CI       In      -         4.870       -         
counter_cry_c[24]     SB_CARRY     CO       Out     0.126     4.996       -         
counter_cry[24]       Net          -        -       0.386     -           2         
counter_RNO[25]       SB_LUT4      I3       In      -         5.382       -         
counter_RNO[25]       SB_LUT4      O        Out     0.316     5.698       -         
counter_s[25]         Net          -        -       1.507     -           1         
counter[25]           SB_DFF       D        In      -         7.205       -         
====================================================================================
Total path delay (propagation time + setup) of 7.310 is 4.247(58.1%) logic and 3.063(41.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.228

    - Propagation time:                      7.065
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.837

    Number of logic level(s):                25
    Starting point:                          counter[2] / Q
    Ending point:                            counter[26] / D
    The start point is clocked by            top|clk [rising] on pin C
    The end   point is clocked by            top|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[2]            SB_DFF       Q        Out     0.540     0.540       -         
counter[2]            Net          -        -       0.834     -           2         
counter_cry_c[2]      SB_CARRY     I0       In      -         1.374       -         
counter_cry_c[2]      SB_CARRY     CO       Out     0.258     1.632       -         
counter_cry[2]        Net          -        -       0.014     -           2         
counter_cry_c[3]      SB_CARRY     CI       In      -         1.646       -         
counter_cry_c[3]      SB_CARRY     CO       Out     0.126     1.772       -         
counter_cry[3]        Net          -        -       0.014     -           2         
counter_cry_c[4]      SB_CARRY     CI       In      -         1.786       -         
counter_cry_c[4]      SB_CARRY     CO       Out     0.126     1.912       -         
counter_cry[4]        Net          -        -       0.014     -           2         
counter_cry_c[5]      SB_CARRY     CI       In      -         1.926       -         
counter_cry_c[5]      SB_CARRY     CO       Out     0.126     2.052       -         
counter_cry[5]        Net          -        -       0.014     -           2         
counter_cry_c[6]      SB_CARRY     CI       In      -         2.066       -         
counter_cry_c[6]      SB_CARRY     CO       Out     0.126     2.192       -         
counter_cry[6]        Net          -        -       0.014     -           2         
counter_cry_c[7]      SB_CARRY     CI       In      -         2.206       -         
counter_cry_c[7]      SB_CARRY     CO       Out     0.126     2.333       -         
counter_cry[7]        Net          -        -       0.014     -           2         
counter_cry_c[8]      SB_CARRY     CI       In      -         2.346       -         
counter_cry_c[8]      SB_CARRY     CO       Out     0.126     2.473       -         
counter_cry[8]        Net          -        -       0.014     -           2         
counter_cry_c[9]      SB_CARRY     CI       In      -         2.487       -         
counter_cry_c[9]      SB_CARRY     CO       Out     0.126     2.613       -         
counter_cry[9]        Net          -        -       0.014     -           2         
counter_cry_c[10]     SB_CARRY     CI       In      -         2.627       -         
counter_cry_c[10]     SB_CARRY     CO       Out     0.126     2.753       -         
counter_cry[10]       Net          -        -       0.014     -           2         
counter_cry_c[11]     SB_CARRY     CI       In      -         2.767       -         
counter_cry_c[11]     SB_CARRY     CO       Out     0.126     2.893       -         
counter_cry[11]       Net          -        -       0.014     -           2         
counter_cry_c[12]     SB_CARRY     CI       In      -         2.907       -         
counter_cry_c[12]     SB_CARRY     CO       Out     0.126     3.034       -         
counter_cry[12]       Net          -        -       0.014     -           2         
counter_cry_c[13]     SB_CARRY     CI       In      -         3.047       -         
counter_cry_c[13]     SB_CARRY     CO       Out     0.126     3.174       -         
counter_cry[13]       Net          -        -       0.014     -           2         
counter_cry_c[14]     SB_CARRY     CI       In      -         3.188       -         
counter_cry_c[14]     SB_CARRY     CO       Out     0.126     3.314       -         
counter_cry[14]       Net          -        -       0.014     -           2         
counter_cry_c[15]     SB_CARRY     CI       In      -         3.328       -         
counter_cry_c[15]     SB_CARRY     CO       Out     0.126     3.454       -         
counter_cry[15]       Net          -        -       0.014     -           2         
counter_cry_c[16]     SB_CARRY     CI       In      -         3.468       -         
counter_cry_c[16]     SB_CARRY     CO       Out     0.126     3.594       -         
counter_cry[16]       Net          -        -       0.014     -           2         
counter_cry_c[17]     SB_CARRY     CI       In      -         3.608       -         
counter_cry_c[17]     SB_CARRY     CO       Out     0.126     3.735       -         
counter_cry[17]       Net          -        -       0.014     -           2         
counter_cry_c[18]     SB_CARRY     CI       In      -         3.748       -         
counter_cry_c[18]     SB_CARRY     CO       Out     0.126     3.875       -         
counter_cry[18]       Net          -        -       0.014     -           2         
counter_cry_c[19]     SB_CARRY     CI       In      -         3.889       -         
counter_cry_c[19]     SB_CARRY     CO       Out     0.126     4.015       -         
counter_cry[19]       Net          -        -       0.014     -           2         
counter_cry_c[20]     SB_CARRY     CI       In      -         4.029       -         
counter_cry_c[20]     SB_CARRY     CO       Out     0.126     4.155       -         
counter_cry[20]       Net          -        -       0.014     -           2         
counter_cry_c[21]     SB_CARRY     CI       In      -         4.169       -         
counter_cry_c[21]     SB_CARRY     CO       Out     0.126     4.295       -         
counter_cry[21]       Net          -        -       0.014     -           2         
counter_cry_c[22]     SB_CARRY     CI       In      -         4.309       -         
counter_cry_c[22]     SB_CARRY     CO       Out     0.126     4.436       -         
counter_cry[22]       Net          -        -       0.014     -           2         
counter_cry_c[23]     SB_CARRY     CI       In      -         4.449       -         
counter_cry_c[23]     SB_CARRY     CO       Out     0.126     4.576       -         
counter_cry[23]       Net          -        -       0.014     -           2         
counter_cry_c[24]     SB_CARRY     CI       In      -         4.590       -         
counter_cry_c[24]     SB_CARRY     CO       Out     0.126     4.716       -         
counter_cry[24]       Net          -        -       0.014     -           2         
counter_cry_c[25]     SB_CARRY     CI       In      -         4.730       -         
counter_cry_c[25]     SB_CARRY     CO       Out     0.126     4.856       -         
counter_cry[25]       Net          -        -       0.386     -           1         
counter_RNO[26]       SB_LUT4      I3       In      -         5.242       -         
counter_RNO[26]       SB_LUT4      O        Out     0.316     5.558       -         
counter_s[26]         Net          -        -       1.507     -           1         
counter[26]           SB_DFF       D        In      -         7.065       -         
====================================================================================
Total path delay (propagation time + setup) of 7.170 is 4.121(57.5%) logic and 3.049(42.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.228

    - Propagation time:                      7.065
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.837

    Number of logic level(s):                25
    Starting point:                          counter[0] / Q
    Ending point:                            counter[24] / D
    The start point is clocked by            top|clk [rising] on pin C
    The end   point is clocked by            top|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[0]            SB_DFF       Q        Out     0.540     0.540       -         
counter[0]            Net          -        -       0.834     -           2         
counter_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
counter_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
counter_cry[0]        Net          -        -       0.014     -           2         
counter_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
counter_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
counter_cry[1]        Net          -        -       0.014     -           2         
counter_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
counter_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
counter_cry[2]        Net          -        -       0.014     -           2         
counter_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
counter_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
counter_cry[3]        Net          -        -       0.014     -           2         
counter_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
counter_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
counter_cry[4]        Net          -        -       0.014     -           2         
counter_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
counter_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
counter_cry[5]        Net          -        -       0.014     -           2         
counter_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
counter_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
counter_cry[6]        Net          -        -       0.014     -           2         
counter_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
counter_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
counter_cry[7]        Net          -        -       0.014     -           2         
counter_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
counter_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
counter_cry[8]        Net          -        -       0.014     -           2         
counter_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
counter_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
counter_cry[9]        Net          -        -       0.014     -           2         
counter_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
counter_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
counter_cry[10]       Net          -        -       0.014     -           2         
counter_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
counter_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
counter_cry[11]       Net          -        -       0.014     -           2         
counter_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
counter_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
counter_cry[12]       Net          -        -       0.014     -           2         
counter_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
counter_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
counter_cry[13]       Net          -        -       0.014     -           2         
counter_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
counter_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
counter_cry[14]       Net          -        -       0.014     -           2         
counter_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
counter_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
counter_cry[15]       Net          -        -       0.014     -           2         
counter_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
counter_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
counter_cry[16]       Net          -        -       0.014     -           2         
counter_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
counter_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
counter_cry[17]       Net          -        -       0.014     -           2         
counter_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
counter_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
counter_cry[18]       Net          -        -       0.014     -           2         
counter_cry_c[19]     SB_CARRY     CI       In      -         4.169       -         
counter_cry_c[19]     SB_CARRY     CO       Out     0.126     4.295       -         
counter_cry[19]       Net          -        -       0.014     -           2         
counter_cry_c[20]     SB_CARRY     CI       In      -         4.309       -         
counter_cry_c[20]     SB_CARRY     CO       Out     0.126     4.436       -         
counter_cry[20]       Net          -        -       0.014     -           2         
counter_cry_c[21]     SB_CARRY     CI       In      -         4.449       -         
counter_cry_c[21]     SB_CARRY     CO       Out     0.126     4.576       -         
counter_cry[21]       Net          -        -       0.014     -           2         
counter_cry_c[22]     SB_CARRY     CI       In      -         4.590       -         
counter_cry_c[22]     SB_CARRY     CO       Out     0.126     4.716       -         
counter_cry[22]       Net          -        -       0.014     -           2         
counter_cry_c[23]     SB_CARRY     CI       In      -         4.730       -         
counter_cry_c[23]     SB_CARRY     CO       Out     0.126     4.856       -         
counter_cry[23]       Net          -        -       0.386     -           2         
counter_RNO[24]       SB_LUT4      I3       In      -         5.242       -         
counter_RNO[24]       SB_LUT4      O        Out     0.316     5.558       -         
counter_s[24]         Net          -        -       1.507     -           1         
counter[24]           SB_DFF       D        In      -         7.065       -         
====================================================================================
Total path delay (propagation time + setup) of 7.170 is 4.121(57.5%) logic and 3.049(42.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
SB_CARRY        26 uses
SB_DFF          27 uses
SB_LUT4         35 uses

I/O ports: 13
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   27 (0%)
Total load per clock:
   top|clk: 1

@S |Mapping Summary:
Total  LUTs: 35 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 35 = 35 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 07 17:06:47 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf ...
Warning: pin 	C10 doesn't exists in the package CB132. ignoring the set_io command on line 2 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	A10 doesn't exists in the package CB132. ignoring the set_io command on line 3 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	D7 doesn't exists in the package CB132. ignoring the set_io command on line 4 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	D6 doesn't exists in the package CB132. ignoring the set_io command on line 5 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	A7 doesn't exists in the package CB132. ignoring the set_io command on line 6 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	C7 doesn't exists in the package CB132. ignoring the set_io command on line 7 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	A4 doesn't exists in the package CB132. ignoring the set_io command on line 8 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	C4 doesn't exists in the package CB132. ignoring the set_io command on line 9 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: Wrong format. ignoring the set_io command on line 10 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	D10 doesn't exists in the package CB132. ignoring the set_io command on line 11 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	A6 doesn't exists in the package CB132. ignoring the set_io command on line 12 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	C5 doesn't exists in the package CB132. ignoring the set_io command on line 13 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	P7 doesn't exists in the package CB132. ignoring the set_io command on line 14 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
parse file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf  error. But they are ignored
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	35
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	36
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	9
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	36/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/95
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.3 (sec)

Final Design Statistics
    Number of LUTs      	:	36
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	36/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/95
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|clk | Frequency: 170.51 MHz | Target: 157.98 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 70
used logic cells: 36
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 70
used logic cells: 36
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 64 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf ...
Warning: pin 	C10 doesn't exists in the package CB132. ignoring the set_io command on line 2 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	A10 doesn't exists in the package CB132. ignoring the set_io command on line 3 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	D7 doesn't exists in the package CB132. ignoring the set_io command on line 4 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	D6 doesn't exists in the package CB132. ignoring the set_io command on line 5 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	A7 doesn't exists in the package CB132. ignoring the set_io command on line 6 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	C7 doesn't exists in the package CB132. ignoring the set_io command on line 7 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	A4 doesn't exists in the package CB132. ignoring the set_io command on line 8 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	C4 doesn't exists in the package CB132. ignoring the set_io command on line 9 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: Wrong format. ignoring the set_io command on line 10 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	D10 doesn't exists in the package CB132. ignoring the set_io command on line 11 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	A6 doesn't exists in the package CB132. ignoring the set_io command on line 12 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	C5 doesn't exists in the package CB132. ignoring the set_io command on line 13 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	P7 doesn't exists in the package CB132. ignoring the set_io command on line 14 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
parse file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf  error. But they are ignored
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf ...
Warning: pin 	C10 doesn't exists in the package CB132. ignoring the set_io command on line 2 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	A10 doesn't exists in the package CB132. ignoring the set_io command on line 3 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	D7 doesn't exists in the package CB132. ignoring the set_io command on line 4 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	D6 doesn't exists in the package CB132. ignoring the set_io command on line 5 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	A7 doesn't exists in the package CB132. ignoring the set_io command on line 6 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	C7 doesn't exists in the package CB132. ignoring the set_io command on line 7 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	A4 doesn't exists in the package CB132. ignoring the set_io command on line 8 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	C4 doesn't exists in the package CB132. ignoring the set_io command on line 9 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: Wrong format. ignoring the set_io command on line 10 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	D10 doesn't exists in the package CB132. ignoring the set_io command on line 11 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	A6 doesn't exists in the package CB132. ignoring the set_io command on line 12 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	C5 doesn't exists in the package CB132. ignoring the set_io command on line 13 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin 	P7 doesn't exists in the package CB132. ignoring the set_io command on line 14 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
parse file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf  error. But they are ignored
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Tue Nov 07 17:09:32 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\blinky.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\blinky.v":21:7:21:9|Synthesizing module top in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:09:32 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\blinky.v":21:7:21:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\blinky.v":21:7:21:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:09:32 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:09:32 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\blinky.v":21:7:21:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\blinky.v":21:7:21:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:09:33 2023

###########################################################]
Pre-mapping Report

# Tue Nov 07 17:09:33 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|clk     249.7 MHz     4.004         inferred     Autoconstr_clkgroup_0     27   
====================================================================================

@W: MT529 :"c:\code\tas\tas\tastable\fpga\blinky.v":46:4:46:9|Found inferred clock top|clk which controls 27 sequential elements including counter[26:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 07 17:09:33 2023

###########################################################]
Map & Optimize Report

# Tue Nov 07 17:09:34 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\blinky.v":46:4:46:9|User-specified initial value defined for instance counter[26:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\code\tas\tas\tastable\fpga\blinky.v":46:4:46:9|Found counter in view:work.top(verilog) instance counter[26:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.71ns		  34 /        27
   2		0h:00m:00s		    -1.71ns		  34 /        27

   3		0h:00m:00s		    -1.71ns		  34 /        27


   4		0h:00m:00s		    -1.71ns		  34 /        27
@N: FX1016 :"c:\code\tas\tas\tastable\fpga\blinky.v":23:10:23:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               27         counter[0]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|clk with period 6.33ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 07 17:09:34 2023
#


Top view:               top
Requested Frequency:    157.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.117

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|clk            157.9 MHz     134.2 MHz     6.333         7.450         -1.117     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|clk   top|clk  |  6.333       -1.118  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk
====================================



Starting Points with Worst Slack
********************************

               Starting                                        Arrival           
Instance       Reference     Type       Pin     Net            Time        Slack 
               Clock                                                             
---------------------------------------------------------------------------------
counter[0]     top|clk       SB_DFF     Q       counter[0]     0.540       -1.117
counter[1]     top|clk       SB_DFF     Q       counter[1]     0.540       -0.977
counter[2]     top|clk       SB_DFF     Q       counter[2]     0.540       -0.837
counter[3]     top|clk       SB_DFF     Q       counter[3]     0.540       -0.697
counter[4]     top|clk       SB_DFF     Q       counter[4]     0.540       -0.557
counter[5]     top|clk       SB_DFF     Q       counter[5]     0.540       -0.416
counter[6]     top|clk       SB_DFF     Q       counter[6]     0.540       -0.276
counter[7]     top|clk       SB_DFF     Q       counter[7]     0.540       -0.136
counter[8]     top|clk       SB_DFF     Q       counter[8]     0.540       0.004 
counter[9]     top|clk       SB_DFF     Q       counter[9]     0.540       0.144 
=================================================================================


Ending Points with Worst Slack
******************************

                Starting                                           Required           
Instance        Reference     Type       Pin     Net               Time         Slack 
                Clock                                                                 
--------------------------------------------------------------------------------------
counter[26]     top|clk       SB_DFF     D       counter_s[26]     6.228        -1.117
counter[25]     top|clk       SB_DFF     D       counter_s[25]     6.228        -0.977
counter[24]     top|clk       SB_DFF     D       counter_s[24]     6.228        -0.837
counter[23]     top|clk       SB_DFF     D       counter_s[23]     6.228        -0.697
counter[22]     top|clk       SB_DFF     D       counter_s[22]     6.228        -0.557
counter[21]     top|clk       SB_DFF     D       counter_s[21]     6.228        -0.416
counter[20]     top|clk       SB_DFF     D       counter_s[20]     6.228        -0.276
counter[19]     top|clk       SB_DFF     D       counter_s[19]     6.228        -0.136
counter[18]     top|clk       SB_DFF     D       counter_s[18]     6.228        0.004 
counter[17]     top|clk       SB_DFF     D       counter_s[17]     6.228        0.144 
======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.228

    - Propagation time:                      7.345
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.118

    Number of logic level(s):                27
    Starting point:                          counter[0] / Q
    Ending point:                            counter[26] / D
    The start point is clocked by            top|clk [rising] on pin C
    The end   point is clocked by            top|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[0]            SB_DFF       Q        Out     0.540     0.540       -         
counter[0]            Net          -        -       0.834     -           2         
counter_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
counter_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
counter_cry[0]        Net          -        -       0.014     -           2         
counter_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
counter_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
counter_cry[1]        Net          -        -       0.014     -           2         
counter_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
counter_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
counter_cry[2]        Net          -        -       0.014     -           2         
counter_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
counter_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
counter_cry[3]        Net          -        -       0.014     -           2         
counter_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
counter_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
counter_cry[4]        Net          -        -       0.014     -           2         
counter_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
counter_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
counter_cry[5]        Net          -        -       0.014     -           2         
counter_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
counter_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
counter_cry[6]        Net          -        -       0.014     -           2         
counter_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
counter_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
counter_cry[7]        Net          -        -       0.014     -           2         
counter_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
counter_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
counter_cry[8]        Net          -        -       0.014     -           2         
counter_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
counter_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
counter_cry[9]        Net          -        -       0.014     -           2         
counter_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
counter_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
counter_cry[10]       Net          -        -       0.014     -           2         
counter_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
counter_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
counter_cry[11]       Net          -        -       0.014     -           2         
counter_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
counter_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
counter_cry[12]       Net          -        -       0.014     -           2         
counter_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
counter_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
counter_cry[13]       Net          -        -       0.014     -           2         
counter_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
counter_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
counter_cry[14]       Net          -        -       0.014     -           2         
counter_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
counter_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
counter_cry[15]       Net          -        -       0.014     -           2         
counter_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
counter_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
counter_cry[16]       Net          -        -       0.014     -           2         
counter_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
counter_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
counter_cry[17]       Net          -        -       0.014     -           2         
counter_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
counter_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
counter_cry[18]       Net          -        -       0.014     -           2         
counter_cry_c[19]     SB_CARRY     CI       In      -         4.169       -         
counter_cry_c[19]     SB_CARRY     CO       Out     0.126     4.295       -         
counter_cry[19]       Net          -        -       0.014     -           2         
counter_cry_c[20]     SB_CARRY     CI       In      -         4.309       -         
counter_cry_c[20]     SB_CARRY     CO       Out     0.126     4.436       -         
counter_cry[20]       Net          -        -       0.014     -           2         
counter_cry_c[21]     SB_CARRY     CI       In      -         4.449       -         
counter_cry_c[21]     SB_CARRY     CO       Out     0.126     4.576       -         
counter_cry[21]       Net          -        -       0.014     -           2         
counter_cry_c[22]     SB_CARRY     CI       In      -         4.590       -         
counter_cry_c[22]     SB_CARRY     CO       Out     0.126     4.716       -         
counter_cry[22]       Net          -        -       0.014     -           2         
counter_cry_c[23]     SB_CARRY     CI       In      -         4.730       -         
counter_cry_c[23]     SB_CARRY     CO       Out     0.126     4.856       -         
counter_cry[23]       Net          -        -       0.014     -           2         
counter_cry_c[24]     SB_CARRY     CI       In      -         4.870       -         
counter_cry_c[24]     SB_CARRY     CO       Out     0.126     4.996       -         
counter_cry[24]       Net          -        -       0.014     -           2         
counter_cry_c[25]     SB_CARRY     CI       In      -         5.010       -         
counter_cry_c[25]     SB_CARRY     CO       Out     0.126     5.136       -         
counter_cry[25]       Net          -        -       0.386     -           1         
counter_RNO[26]       SB_LUT4      I3       In      -         5.523       -         
counter_RNO[26]       SB_LUT4      O        Out     0.316     5.838       -         
counter_s[26]         Net          -        -       1.507     -           1         
counter[26]           SB_DFF       D        In      -         7.345       -         
====================================================================================
Total path delay (propagation time + setup) of 7.450 is 4.373(58.7%) logic and 3.077(41.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.228

    - Propagation time:                      7.205
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.977

    Number of logic level(s):                26
    Starting point:                          counter[1] / Q
    Ending point:                            counter[26] / D
    The start point is clocked by            top|clk [rising] on pin C
    The end   point is clocked by            top|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[1]            SB_DFF       Q        Out     0.540     0.540       -         
counter[1]            Net          -        -       0.834     -           2         
counter_cry_c[1]      SB_CARRY     I0       In      -         1.374       -         
counter_cry_c[1]      SB_CARRY     CO       Out     0.258     1.632       -         
counter_cry[1]        Net          -        -       0.014     -           2         
counter_cry_c[2]      SB_CARRY     CI       In      -         1.646       -         
counter_cry_c[2]      SB_CARRY     CO       Out     0.126     1.772       -         
counter_cry[2]        Net          -        -       0.014     -           2         
counter_cry_c[3]      SB_CARRY     CI       In      -         1.786       -         
counter_cry_c[3]      SB_CARRY     CO       Out     0.126     1.912       -         
counter_cry[3]        Net          -        -       0.014     -           2         
counter_cry_c[4]      SB_CARRY     CI       In      -         1.926       -         
counter_cry_c[4]      SB_CARRY     CO       Out     0.126     2.052       -         
counter_cry[4]        Net          -        -       0.014     -           2         
counter_cry_c[5]      SB_CARRY     CI       In      -         2.066       -         
counter_cry_c[5]      SB_CARRY     CO       Out     0.126     2.192       -         
counter_cry[5]        Net          -        -       0.014     -           2         
counter_cry_c[6]      SB_CARRY     CI       In      -         2.206       -         
counter_cry_c[6]      SB_CARRY     CO       Out     0.126     2.333       -         
counter_cry[6]        Net          -        -       0.014     -           2         
counter_cry_c[7]      SB_CARRY     CI       In      -         2.346       -         
counter_cry_c[7]      SB_CARRY     CO       Out     0.126     2.473       -         
counter_cry[7]        Net          -        -       0.014     -           2         
counter_cry_c[8]      SB_CARRY     CI       In      -         2.487       -         
counter_cry_c[8]      SB_CARRY     CO       Out     0.126     2.613       -         
counter_cry[8]        Net          -        -       0.014     -           2         
counter_cry_c[9]      SB_CARRY     CI       In      -         2.627       -         
counter_cry_c[9]      SB_CARRY     CO       Out     0.126     2.753       -         
counter_cry[9]        Net          -        -       0.014     -           2         
counter_cry_c[10]     SB_CARRY     CI       In      -         2.767       -         
counter_cry_c[10]     SB_CARRY     CO       Out     0.126     2.893       -         
counter_cry[10]       Net          -        -       0.014     -           2         
counter_cry_c[11]     SB_CARRY     CI       In      -         2.907       -         
counter_cry_c[11]     SB_CARRY     CO       Out     0.126     3.034       -         
counter_cry[11]       Net          -        -       0.014     -           2         
counter_cry_c[12]     SB_CARRY     CI       In      -         3.047       -         
counter_cry_c[12]     SB_CARRY     CO       Out     0.126     3.174       -         
counter_cry[12]       Net          -        -       0.014     -           2         
counter_cry_c[13]     SB_CARRY     CI       In      -         3.188       -         
counter_cry_c[13]     SB_CARRY     CO       Out     0.126     3.314       -         
counter_cry[13]       Net          -        -       0.014     -           2         
counter_cry_c[14]     SB_CARRY     CI       In      -         3.328       -         
counter_cry_c[14]     SB_CARRY     CO       Out     0.126     3.454       -         
counter_cry[14]       Net          -        -       0.014     -           2         
counter_cry_c[15]     SB_CARRY     CI       In      -         3.468       -         
counter_cry_c[15]     SB_CARRY     CO       Out     0.126     3.594       -         
counter_cry[15]       Net          -        -       0.014     -           2         
counter_cry_c[16]     SB_CARRY     CI       In      -         3.608       -         
counter_cry_c[16]     SB_CARRY     CO       Out     0.126     3.735       -         
counter_cry[16]       Net          -        -       0.014     -           2         
counter_cry_c[17]     SB_CARRY     CI       In      -         3.748       -         
counter_cry_c[17]     SB_CARRY     CO       Out     0.126     3.875       -         
counter_cry[17]       Net          -        -       0.014     -           2         
counter_cry_c[18]     SB_CARRY     CI       In      -         3.889       -         
counter_cry_c[18]     SB_CARRY     CO       Out     0.126     4.015       -         
counter_cry[18]       Net          -        -       0.014     -           2         
counter_cry_c[19]     SB_CARRY     CI       In      -         4.029       -         
counter_cry_c[19]     SB_CARRY     CO       Out     0.126     4.155       -         
counter_cry[19]       Net          -        -       0.014     -           2         
counter_cry_c[20]     SB_CARRY     CI       In      -         4.169       -         
counter_cry_c[20]     SB_CARRY     CO       Out     0.126     4.295       -         
counter_cry[20]       Net          -        -       0.014     -           2         
counter_cry_c[21]     SB_CARRY     CI       In      -         4.309       -         
counter_cry_c[21]     SB_CARRY     CO       Out     0.126     4.436       -         
counter_cry[21]       Net          -        -       0.014     -           2         
counter_cry_c[22]     SB_CARRY     CI       In      -         4.449       -         
counter_cry_c[22]     SB_CARRY     CO       Out     0.126     4.576       -         
counter_cry[22]       Net          -        -       0.014     -           2         
counter_cry_c[23]     SB_CARRY     CI       In      -         4.590       -         
counter_cry_c[23]     SB_CARRY     CO       Out     0.126     4.716       -         
counter_cry[23]       Net          -        -       0.014     -           2         
counter_cry_c[24]     SB_CARRY     CI       In      -         4.730       -         
counter_cry_c[24]     SB_CARRY     CO       Out     0.126     4.856       -         
counter_cry[24]       Net          -        -       0.014     -           2         
counter_cry_c[25]     SB_CARRY     CI       In      -         4.870       -         
counter_cry_c[25]     SB_CARRY     CO       Out     0.126     4.996       -         
counter_cry[25]       Net          -        -       0.386     -           1         
counter_RNO[26]       SB_LUT4      I3       In      -         5.382       -         
counter_RNO[26]       SB_LUT4      O        Out     0.316     5.698       -         
counter_s[26]         Net          -        -       1.507     -           1         
counter[26]           SB_DFF       D        In      -         7.205       -         
====================================================================================
Total path delay (propagation time + setup) of 7.310 is 4.247(58.1%) logic and 3.063(41.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.228

    - Propagation time:                      7.205
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.977

    Number of logic level(s):                26
    Starting point:                          counter[0] / Q
    Ending point:                            counter[25] / D
    The start point is clocked by            top|clk [rising] on pin C
    The end   point is clocked by            top|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[0]            SB_DFF       Q        Out     0.540     0.540       -         
counter[0]            Net          -        -       0.834     -           2         
counter_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
counter_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
counter_cry[0]        Net          -        -       0.014     -           2         
counter_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
counter_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
counter_cry[1]        Net          -        -       0.014     -           2         
counter_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
counter_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
counter_cry[2]        Net          -        -       0.014     -           2         
counter_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
counter_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
counter_cry[3]        Net          -        -       0.014     -           2         
counter_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
counter_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
counter_cry[4]        Net          -        -       0.014     -           2         
counter_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
counter_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
counter_cry[5]        Net          -        -       0.014     -           2         
counter_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
counter_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
counter_cry[6]        Net          -        -       0.014     -           2         
counter_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
counter_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
counter_cry[7]        Net          -        -       0.014     -           2         
counter_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
counter_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
counter_cry[8]        Net          -        -       0.014     -           2         
counter_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
counter_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
counter_cry[9]        Net          -        -       0.014     -           2         
counter_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
counter_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
counter_cry[10]       Net          -        -       0.014     -           2         
counter_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
counter_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
counter_cry[11]       Net          -        -       0.014     -           2         
counter_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
counter_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
counter_cry[12]       Net          -        -       0.014     -           2         
counter_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
counter_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
counter_cry[13]       Net          -        -       0.014     -           2         
counter_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
counter_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
counter_cry[14]       Net          -        -       0.014     -           2         
counter_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
counter_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
counter_cry[15]       Net          -        -       0.014     -           2         
counter_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
counter_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
counter_cry[16]       Net          -        -       0.014     -           2         
counter_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
counter_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
counter_cry[17]       Net          -        -       0.014     -           2         
counter_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
counter_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
counter_cry[18]       Net          -        -       0.014     -           2         
counter_cry_c[19]     SB_CARRY     CI       In      -         4.169       -         
counter_cry_c[19]     SB_CARRY     CO       Out     0.126     4.295       -         
counter_cry[19]       Net          -        -       0.014     -           2         
counter_cry_c[20]     SB_CARRY     CI       In      -         4.309       -         
counter_cry_c[20]     SB_CARRY     CO       Out     0.126     4.436       -         
counter_cry[20]       Net          -        -       0.014     -           2         
counter_cry_c[21]     SB_CARRY     CI       In      -         4.449       -         
counter_cry_c[21]     SB_CARRY     CO       Out     0.126     4.576       -         
counter_cry[21]       Net          -        -       0.014     -           2         
counter_cry_c[22]     SB_CARRY     CI       In      -         4.590       -         
counter_cry_c[22]     SB_CARRY     CO       Out     0.126     4.716       -         
counter_cry[22]       Net          -        -       0.014     -           2         
counter_cry_c[23]     SB_CARRY     CI       In      -         4.730       -         
counter_cry_c[23]     SB_CARRY     CO       Out     0.126     4.856       -         
counter_cry[23]       Net          -        -       0.014     -           2         
counter_cry_c[24]     SB_CARRY     CI       In      -         4.870       -         
counter_cry_c[24]     SB_CARRY     CO       Out     0.126     4.996       -         
counter_cry[24]       Net          -        -       0.386     -           2         
counter_RNO[25]       SB_LUT4      I3       In      -         5.382       -         
counter_RNO[25]       SB_LUT4      O        Out     0.316     5.698       -         
counter_s[25]         Net          -        -       1.507     -           1         
counter[25]           SB_DFF       D        In      -         7.205       -         
====================================================================================
Total path delay (propagation time + setup) of 7.310 is 4.247(58.1%) logic and 3.063(41.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.228

    - Propagation time:                      7.065
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.837

    Number of logic level(s):                25
    Starting point:                          counter[2] / Q
    Ending point:                            counter[26] / D
    The start point is clocked by            top|clk [rising] on pin C
    The end   point is clocked by            top|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[2]            SB_DFF       Q        Out     0.540     0.540       -         
counter[2]            Net          -        -       0.834     -           2         
counter_cry_c[2]      SB_CARRY     I0       In      -         1.374       -         
counter_cry_c[2]      SB_CARRY     CO       Out     0.258     1.632       -         
counter_cry[2]        Net          -        -       0.014     -           2         
counter_cry_c[3]      SB_CARRY     CI       In      -         1.646       -         
counter_cry_c[3]      SB_CARRY     CO       Out     0.126     1.772       -         
counter_cry[3]        Net          -        -       0.014     -           2         
counter_cry_c[4]      SB_CARRY     CI       In      -         1.786       -         
counter_cry_c[4]      SB_CARRY     CO       Out     0.126     1.912       -         
counter_cry[4]        Net          -        -       0.014     -           2         
counter_cry_c[5]      SB_CARRY     CI       In      -         1.926       -         
counter_cry_c[5]      SB_CARRY     CO       Out     0.126     2.052       -         
counter_cry[5]        Net          -        -       0.014     -           2         
counter_cry_c[6]      SB_CARRY     CI       In      -         2.066       -         
counter_cry_c[6]      SB_CARRY     CO       Out     0.126     2.192       -         
counter_cry[6]        Net          -        -       0.014     -           2         
counter_cry_c[7]      SB_CARRY     CI       In      -         2.206       -         
counter_cry_c[7]      SB_CARRY     CO       Out     0.126     2.333       -         
counter_cry[7]        Net          -        -       0.014     -           2         
counter_cry_c[8]      SB_CARRY     CI       In      -         2.346       -         
counter_cry_c[8]      SB_CARRY     CO       Out     0.126     2.473       -         
counter_cry[8]        Net          -        -       0.014     -           2         
counter_cry_c[9]      SB_CARRY     CI       In      -         2.487       -         
counter_cry_c[9]      SB_CARRY     CO       Out     0.126     2.613       -         
counter_cry[9]        Net          -        -       0.014     -           2         
counter_cry_c[10]     SB_CARRY     CI       In      -         2.627       -         
counter_cry_c[10]     SB_CARRY     CO       Out     0.126     2.753       -         
counter_cry[10]       Net          -        -       0.014     -           2         
counter_cry_c[11]     SB_CARRY     CI       In      -         2.767       -         
counter_cry_c[11]     SB_CARRY     CO       Out     0.126     2.893       -         
counter_cry[11]       Net          -        -       0.014     -           2         
counter_cry_c[12]     SB_CARRY     CI       In      -         2.907       -         
counter_cry_c[12]     SB_CARRY     CO       Out     0.126     3.034       -         
counter_cry[12]       Net          -        -       0.014     -           2         
counter_cry_c[13]     SB_CARRY     CI       In      -         3.047       -         
counter_cry_c[13]     SB_CARRY     CO       Out     0.126     3.174       -         
counter_cry[13]       Net          -        -       0.014     -           2         
counter_cry_c[14]     SB_CARRY     CI       In      -         3.188       -         
counter_cry_c[14]     SB_CARRY     CO       Out     0.126     3.314       -         
counter_cry[14]       Net          -        -       0.014     -           2         
counter_cry_c[15]     SB_CARRY     CI       In      -         3.328       -         
counter_cry_c[15]     SB_CARRY     CO       Out     0.126     3.454       -         
counter_cry[15]       Net          -        -       0.014     -           2         
counter_cry_c[16]     SB_CARRY     CI       In      -         3.468       -         
counter_cry_c[16]     SB_CARRY     CO       Out     0.126     3.594       -         
counter_cry[16]       Net          -        -       0.014     -           2         
counter_cry_c[17]     SB_CARRY     CI       In      -         3.608       -         
counter_cry_c[17]     SB_CARRY     CO       Out     0.126     3.735       -         
counter_cry[17]       Net          -        -       0.014     -           2         
counter_cry_c[18]     SB_CARRY     CI       In      -         3.748       -         
counter_cry_c[18]     SB_CARRY     CO       Out     0.126     3.875       -         
counter_cry[18]       Net          -        -       0.014     -           2         
counter_cry_c[19]     SB_CARRY     CI       In      -         3.889       -         
counter_cry_c[19]     SB_CARRY     CO       Out     0.126     4.015       -         
counter_cry[19]       Net          -        -       0.014     -           2         
counter_cry_c[20]     SB_CARRY     CI       In      -         4.029       -         
counter_cry_c[20]     SB_CARRY     CO       Out     0.126     4.155       -         
counter_cry[20]       Net          -        -       0.014     -           2         
counter_cry_c[21]     SB_CARRY     CI       In      -         4.169       -         
counter_cry_c[21]     SB_CARRY     CO       Out     0.126     4.295       -         
counter_cry[21]       Net          -        -       0.014     -           2         
counter_cry_c[22]     SB_CARRY     CI       In      -         4.309       -         
counter_cry_c[22]     SB_CARRY     CO       Out     0.126     4.436       -         
counter_cry[22]       Net          -        -       0.014     -           2         
counter_cry_c[23]     SB_CARRY     CI       In      -         4.449       -         
counter_cry_c[23]     SB_CARRY     CO       Out     0.126     4.576       -         
counter_cry[23]       Net          -        -       0.014     -           2         
counter_cry_c[24]     SB_CARRY     CI       In      -         4.590       -         
counter_cry_c[24]     SB_CARRY     CO       Out     0.126     4.716       -         
counter_cry[24]       Net          -        -       0.014     -           2         
counter_cry_c[25]     SB_CARRY     CI       In      -         4.730       -         
counter_cry_c[25]     SB_CARRY     CO       Out     0.126     4.856       -         
counter_cry[25]       Net          -        -       0.386     -           1         
counter_RNO[26]       SB_LUT4      I3       In      -         5.242       -         
counter_RNO[26]       SB_LUT4      O        Out     0.316     5.558       -         
counter_s[26]         Net          -        -       1.507     -           1         
counter[26]           SB_DFF       D        In      -         7.065       -         
====================================================================================
Total path delay (propagation time + setup) of 7.170 is 4.121(57.5%) logic and 3.049(42.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.228

    - Propagation time:                      7.065
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.837

    Number of logic level(s):                25
    Starting point:                          counter[0] / Q
    Ending point:                            counter[24] / D
    The start point is clocked by            top|clk [rising] on pin C
    The end   point is clocked by            top|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[0]            SB_DFF       Q        Out     0.540     0.540       -         
counter[0]            Net          -        -       0.834     -           2         
counter_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
counter_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
counter_cry[0]        Net          -        -       0.014     -           2         
counter_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
counter_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
counter_cry[1]        Net          -        -       0.014     -           2         
counter_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
counter_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
counter_cry[2]        Net          -        -       0.014     -           2         
counter_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
counter_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
counter_cry[3]        Net          -        -       0.014     -           2         
counter_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
counter_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
counter_cry[4]        Net          -        -       0.014     -           2         
counter_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
counter_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
counter_cry[5]        Net          -        -       0.014     -           2         
counter_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
counter_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
counter_cry[6]        Net          -        -       0.014     -           2         
counter_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
counter_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
counter_cry[7]        Net          -        -       0.014     -           2         
counter_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
counter_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
counter_cry[8]        Net          -        -       0.014     -           2         
counter_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
counter_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
counter_cry[9]        Net          -        -       0.014     -           2         
counter_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
counter_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
counter_cry[10]       Net          -        -       0.014     -           2         
counter_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
counter_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
counter_cry[11]       Net          -        -       0.014     -           2         
counter_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
counter_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
counter_cry[12]       Net          -        -       0.014     -           2         
counter_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
counter_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
counter_cry[13]       Net          -        -       0.014     -           2         
counter_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
counter_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
counter_cry[14]       Net          -        -       0.014     -           2         
counter_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
counter_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
counter_cry[15]       Net          -        -       0.014     -           2         
counter_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
counter_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
counter_cry[16]       Net          -        -       0.014     -           2         
counter_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
counter_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
counter_cry[17]       Net          -        -       0.014     -           2         
counter_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
counter_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
counter_cry[18]       Net          -        -       0.014     -           2         
counter_cry_c[19]     SB_CARRY     CI       In      -         4.169       -         
counter_cry_c[19]     SB_CARRY     CO       Out     0.126     4.295       -         
counter_cry[19]       Net          -        -       0.014     -           2         
counter_cry_c[20]     SB_CARRY     CI       In      -         4.309       -         
counter_cry_c[20]     SB_CARRY     CO       Out     0.126     4.436       -         
counter_cry[20]       Net          -        -       0.014     -           2         
counter_cry_c[21]     SB_CARRY     CI       In      -         4.449       -         
counter_cry_c[21]     SB_CARRY     CO       Out     0.126     4.576       -         
counter_cry[21]       Net          -        -       0.014     -           2         
counter_cry_c[22]     SB_CARRY     CI       In      -         4.590       -         
counter_cry_c[22]     SB_CARRY     CO       Out     0.126     4.716       -         
counter_cry[22]       Net          -        -       0.014     -           2         
counter_cry_c[23]     SB_CARRY     CI       In      -         4.730       -         
counter_cry_c[23]     SB_CARRY     CO       Out     0.126     4.856       -         
counter_cry[23]       Net          -        -       0.386     -           2         
counter_RNO[24]       SB_LUT4      I3       In      -         5.242       -         
counter_RNO[24]       SB_LUT4      O        Out     0.316     5.558       -         
counter_s[24]         Net          -        -       1.507     -           1         
counter[24]           SB_DFF       D        In      -         7.065       -         
====================================================================================
Total path delay (propagation time + setup) of 7.170 is 4.121(57.5%) logic and 3.049(42.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
SB_CARRY        26 uses
SB_DFF          27 uses
SB_LUT4         35 uses

I/O ports: 13
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   27 (0%)
Total load per clock:
   top|clk: 1

@S |Mapping Summary:
Total  LUTs: 35 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 35 = 35 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 07 17:09:34 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	35
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	36
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	9
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	36/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/95
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.2 (sec)

Final Design Statistics
    Number of LUTs      	:	36
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	36/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/95
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|clk | Frequency: 170.63 MHz | Target: 157.98 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 138
used logic cells: 36
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 138
used logic cells: 36
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 64 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Tue Nov 07 17:14:26 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\blinky.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\blinky.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\blinky.v":21:7:21:9|Synthesizing module top in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:14:26 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\blinky.v":21:7:21:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\blinky.v":21:7:21:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:14:26 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:14:26 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\blinky.v":21:7:21:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\blinky.v":21:7:21:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:14:27 2023

###########################################################]
Pre-mapping Report

# Tue Nov 07 17:14:27 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|clk     249.7 MHz     4.004         inferred     Autoconstr_clkgroup_0     27   
====================================================================================

@W: MT529 :"c:\code\tas\tas\tastable\fpga\blinky.v":46:4:46:9|Found inferred clock top|clk which controls 27 sequential elements including counter[26:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 07 17:14:27 2023

###########################################################]
Map & Optimize Report

# Tue Nov 07 17:14:28 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\blinky.v":46:4:46:9|User-specified initial value defined for instance counter[26:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\code\tas\tas\tastable\fpga\blinky.v":46:4:46:9|Found counter in view:work.top(verilog) instance counter[26:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.71ns		  26 /        27
   2		0h:00m:00s		    -1.71ns		  26 /        27

   3		0h:00m:00s		    -1.71ns		  26 /        27


   4		0h:00m:00s		    -1.71ns		  26 /        27
@N: FX1016 :"c:\code\tas\tas\tastable\fpga\blinky.v":23:10:23:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               27         counter[0]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|clk with period 6.33ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 07 17:14:28 2023
#


Top view:               top
Requested Frequency:    157.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.117

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|clk            157.9 MHz     134.2 MHz     6.333         7.450         -1.117     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|clk   top|clk  |  6.333       -1.118  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk
====================================



Starting Points with Worst Slack
********************************

               Starting                                        Arrival           
Instance       Reference     Type       Pin     Net            Time        Slack 
               Clock                                                             
---------------------------------------------------------------------------------
counter[0]     top|clk       SB_DFF     Q       counter[0]     0.540       -1.117
counter[1]     top|clk       SB_DFF     Q       counter[1]     0.540       -0.977
counter[2]     top|clk       SB_DFF     Q       counter[2]     0.540       -0.837
counter[3]     top|clk       SB_DFF     Q       counter[3]     0.540       -0.697
counter[4]     top|clk       SB_DFF     Q       counter[4]     0.540       -0.557
counter[5]     top|clk       SB_DFF     Q       counter[5]     0.540       -0.416
counter[6]     top|clk       SB_DFF     Q       counter[6]     0.540       -0.276
counter[7]     top|clk       SB_DFF     Q       counter[7]     0.540       -0.136
counter[8]     top|clk       SB_DFF     Q       counter[8]     0.540       0.004 
counter[9]     top|clk       SB_DFF     Q       counter[9]     0.540       0.144 
=================================================================================


Ending Points with Worst Slack
******************************

                Starting                                           Required           
Instance        Reference     Type       Pin     Net               Time         Slack 
                Clock                                                                 
--------------------------------------------------------------------------------------
counter[26]     top|clk       SB_DFF     D       counter_s[26]     6.228        -1.117
counter[25]     top|clk       SB_DFF     D       counter_s[25]     6.228        -0.977
counter[24]     top|clk       SB_DFF     D       counter_s[24]     6.228        -0.837
counter[23]     top|clk       SB_DFF     D       counter_s[23]     6.228        -0.697
counter[22]     top|clk       SB_DFF     D       counter_s[22]     6.228        -0.557
counter[21]     top|clk       SB_DFF     D       counter_s[21]     6.228        -0.416
counter[20]     top|clk       SB_DFF     D       counter_s[20]     6.228        -0.276
counter[19]     top|clk       SB_DFF     D       counter_s[19]     6.228        -0.136
counter[18]     top|clk       SB_DFF     D       counter_s[18]     6.228        0.004 
counter[17]     top|clk       SB_DFF     D       counter_s[17]     6.228        0.144 
======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.228

    - Propagation time:                      7.345
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.118

    Number of logic level(s):                27
    Starting point:                          counter[0] / Q
    Ending point:                            counter[26] / D
    The start point is clocked by            top|clk [rising] on pin C
    The end   point is clocked by            top|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[0]            SB_DFF       Q        Out     0.540     0.540       -         
counter[0]            Net          -        -       0.834     -           2         
counter_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
counter_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
counter_cry[0]        Net          -        -       0.014     -           2         
counter_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
counter_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
counter_cry[1]        Net          -        -       0.014     -           2         
counter_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
counter_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
counter_cry[2]        Net          -        -       0.014     -           2         
counter_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
counter_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
counter_cry[3]        Net          -        -       0.014     -           2         
counter_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
counter_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
counter_cry[4]        Net          -        -       0.014     -           2         
counter_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
counter_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
counter_cry[5]        Net          -        -       0.014     -           2         
counter_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
counter_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
counter_cry[6]        Net          -        -       0.014     -           2         
counter_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
counter_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
counter_cry[7]        Net          -        -       0.014     -           2         
counter_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
counter_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
counter_cry[8]        Net          -        -       0.014     -           2         
counter_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
counter_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
counter_cry[9]        Net          -        -       0.014     -           2         
counter_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
counter_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
counter_cry[10]       Net          -        -       0.014     -           2         
counter_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
counter_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
counter_cry[11]       Net          -        -       0.014     -           2         
counter_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
counter_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
counter_cry[12]       Net          -        -       0.014     -           2         
counter_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
counter_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
counter_cry[13]       Net          -        -       0.014     -           2         
counter_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
counter_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
counter_cry[14]       Net          -        -       0.014     -           2         
counter_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
counter_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
counter_cry[15]       Net          -        -       0.014     -           2         
counter_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
counter_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
counter_cry[16]       Net          -        -       0.014     -           2         
counter_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
counter_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
counter_cry[17]       Net          -        -       0.014     -           2         
counter_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
counter_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
counter_cry[18]       Net          -        -       0.014     -           2         
counter_cry_c[19]     SB_CARRY     CI       In      -         4.169       -         
counter_cry_c[19]     SB_CARRY     CO       Out     0.126     4.295       -         
counter_cry[19]       Net          -        -       0.014     -           2         
counter_cry_c[20]     SB_CARRY     CI       In      -         4.309       -         
counter_cry_c[20]     SB_CARRY     CO       Out     0.126     4.436       -         
counter_cry[20]       Net          -        -       0.014     -           2         
counter_cry_c[21]     SB_CARRY     CI       In      -         4.449       -         
counter_cry_c[21]     SB_CARRY     CO       Out     0.126     4.576       -         
counter_cry[21]       Net          -        -       0.014     -           2         
counter_cry_c[22]     SB_CARRY     CI       In      -         4.590       -         
counter_cry_c[22]     SB_CARRY     CO       Out     0.126     4.716       -         
counter_cry[22]       Net          -        -       0.014     -           2         
counter_cry_c[23]     SB_CARRY     CI       In      -         4.730       -         
counter_cry_c[23]     SB_CARRY     CO       Out     0.126     4.856       -         
counter_cry[23]       Net          -        -       0.014     -           2         
counter_cry_c[24]     SB_CARRY     CI       In      -         4.870       -         
counter_cry_c[24]     SB_CARRY     CO       Out     0.126     4.996       -         
counter_cry[24]       Net          -        -       0.014     -           2         
counter_cry_c[25]     SB_CARRY     CI       In      -         5.010       -         
counter_cry_c[25]     SB_CARRY     CO       Out     0.126     5.136       -         
counter_cry[25]       Net          -        -       0.386     -           1         
counter_RNO[26]       SB_LUT4      I3       In      -         5.523       -         
counter_RNO[26]       SB_LUT4      O        Out     0.316     5.838       -         
counter_s[26]         Net          -        -       1.507     -           1         
counter[26]           SB_DFF       D        In      -         7.345       -         
====================================================================================
Total path delay (propagation time + setup) of 7.450 is 4.373(58.7%) logic and 3.077(41.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.228

    - Propagation time:                      7.205
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.977

    Number of logic level(s):                26
    Starting point:                          counter[1] / Q
    Ending point:                            counter[26] / D
    The start point is clocked by            top|clk [rising] on pin C
    The end   point is clocked by            top|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[1]            SB_DFF       Q        Out     0.540     0.540       -         
counter[1]            Net          -        -       0.834     -           2         
counter_cry_c[1]      SB_CARRY     I0       In      -         1.374       -         
counter_cry_c[1]      SB_CARRY     CO       Out     0.258     1.632       -         
counter_cry[1]        Net          -        -       0.014     -           2         
counter_cry_c[2]      SB_CARRY     CI       In      -         1.646       -         
counter_cry_c[2]      SB_CARRY     CO       Out     0.126     1.772       -         
counter_cry[2]        Net          -        -       0.014     -           2         
counter_cry_c[3]      SB_CARRY     CI       In      -         1.786       -         
counter_cry_c[3]      SB_CARRY     CO       Out     0.126     1.912       -         
counter_cry[3]        Net          -        -       0.014     -           2         
counter_cry_c[4]      SB_CARRY     CI       In      -         1.926       -         
counter_cry_c[4]      SB_CARRY     CO       Out     0.126     2.052       -         
counter_cry[4]        Net          -        -       0.014     -           2         
counter_cry_c[5]      SB_CARRY     CI       In      -         2.066       -         
counter_cry_c[5]      SB_CARRY     CO       Out     0.126     2.192       -         
counter_cry[5]        Net          -        -       0.014     -           2         
counter_cry_c[6]      SB_CARRY     CI       In      -         2.206       -         
counter_cry_c[6]      SB_CARRY     CO       Out     0.126     2.333       -         
counter_cry[6]        Net          -        -       0.014     -           2         
counter_cry_c[7]      SB_CARRY     CI       In      -         2.346       -         
counter_cry_c[7]      SB_CARRY     CO       Out     0.126     2.473       -         
counter_cry[7]        Net          -        -       0.014     -           2         
counter_cry_c[8]      SB_CARRY     CI       In      -         2.487       -         
counter_cry_c[8]      SB_CARRY     CO       Out     0.126     2.613       -         
counter_cry[8]        Net          -        -       0.014     -           2         
counter_cry_c[9]      SB_CARRY     CI       In      -         2.627       -         
counter_cry_c[9]      SB_CARRY     CO       Out     0.126     2.753       -         
counter_cry[9]        Net          -        -       0.014     -           2         
counter_cry_c[10]     SB_CARRY     CI       In      -         2.767       -         
counter_cry_c[10]     SB_CARRY     CO       Out     0.126     2.893       -         
counter_cry[10]       Net          -        -       0.014     -           2         
counter_cry_c[11]     SB_CARRY     CI       In      -         2.907       -         
counter_cry_c[11]     SB_CARRY     CO       Out     0.126     3.034       -         
counter_cry[11]       Net          -        -       0.014     -           2         
counter_cry_c[12]     SB_CARRY     CI       In      -         3.047       -         
counter_cry_c[12]     SB_CARRY     CO       Out     0.126     3.174       -         
counter_cry[12]       Net          -        -       0.014     -           2         
counter_cry_c[13]     SB_CARRY     CI       In      -         3.188       -         
counter_cry_c[13]     SB_CARRY     CO       Out     0.126     3.314       -         
counter_cry[13]       Net          -        -       0.014     -           2         
counter_cry_c[14]     SB_CARRY     CI       In      -         3.328       -         
counter_cry_c[14]     SB_CARRY     CO       Out     0.126     3.454       -         
counter_cry[14]       Net          -        -       0.014     -           2         
counter_cry_c[15]     SB_CARRY     CI       In      -         3.468       -         
counter_cry_c[15]     SB_CARRY     CO       Out     0.126     3.594       -         
counter_cry[15]       Net          -        -       0.014     -           2         
counter_cry_c[16]     SB_CARRY     CI       In      -         3.608       -         
counter_cry_c[16]     SB_CARRY     CO       Out     0.126     3.735       -         
counter_cry[16]       Net          -        -       0.014     -           2         
counter_cry_c[17]     SB_CARRY     CI       In      -         3.748       -         
counter_cry_c[17]     SB_CARRY     CO       Out     0.126     3.875       -         
counter_cry[17]       Net          -        -       0.014     -           2         
counter_cry_c[18]     SB_CARRY     CI       In      -         3.889       -         
counter_cry_c[18]     SB_CARRY     CO       Out     0.126     4.015       -         
counter_cry[18]       Net          -        -       0.014     -           2         
counter_cry_c[19]     SB_CARRY     CI       In      -         4.029       -         
counter_cry_c[19]     SB_CARRY     CO       Out     0.126     4.155       -         
counter_cry[19]       Net          -        -       0.014     -           2         
counter_cry_c[20]     SB_CARRY     CI       In      -         4.169       -         
counter_cry_c[20]     SB_CARRY     CO       Out     0.126     4.295       -         
counter_cry[20]       Net          -        -       0.014     -           2         
counter_cry_c[21]     SB_CARRY     CI       In      -         4.309       -         
counter_cry_c[21]     SB_CARRY     CO       Out     0.126     4.436       -         
counter_cry[21]       Net          -        -       0.014     -           2         
counter_cry_c[22]     SB_CARRY     CI       In      -         4.449       -         
counter_cry_c[22]     SB_CARRY     CO       Out     0.126     4.576       -         
counter_cry[22]       Net          -        -       0.014     -           2         
counter_cry_c[23]     SB_CARRY     CI       In      -         4.590       -         
counter_cry_c[23]     SB_CARRY     CO       Out     0.126     4.716       -         
counter_cry[23]       Net          -        -       0.014     -           2         
counter_cry_c[24]     SB_CARRY     CI       In      -         4.730       -         
counter_cry_c[24]     SB_CARRY     CO       Out     0.126     4.856       -         
counter_cry[24]       Net          -        -       0.014     -           2         
counter_cry_c[25]     SB_CARRY     CI       In      -         4.870       -         
counter_cry_c[25]     SB_CARRY     CO       Out     0.126     4.996       -         
counter_cry[25]       Net          -        -       0.386     -           1         
counter_RNO[26]       SB_LUT4      I3       In      -         5.382       -         
counter_RNO[26]       SB_LUT4      O        Out     0.316     5.698       -         
counter_s[26]         Net          -        -       1.507     -           1         
counter[26]           SB_DFF       D        In      -         7.205       -         
====================================================================================
Total path delay (propagation time + setup) of 7.310 is 4.247(58.1%) logic and 3.063(41.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.228

    - Propagation time:                      7.205
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.977

    Number of logic level(s):                26
    Starting point:                          counter[0] / Q
    Ending point:                            counter[25] / D
    The start point is clocked by            top|clk [rising] on pin C
    The end   point is clocked by            top|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[0]            SB_DFF       Q        Out     0.540     0.540       -         
counter[0]            Net          -        -       0.834     -           2         
counter_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
counter_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
counter_cry[0]        Net          -        -       0.014     -           2         
counter_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
counter_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
counter_cry[1]        Net          -        -       0.014     -           2         
counter_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
counter_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
counter_cry[2]        Net          -        -       0.014     -           2         
counter_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
counter_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
counter_cry[3]        Net          -        -       0.014     -           2         
counter_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
counter_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
counter_cry[4]        Net          -        -       0.014     -           2         
counter_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
counter_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
counter_cry[5]        Net          -        -       0.014     -           2         
counter_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
counter_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
counter_cry[6]        Net          -        -       0.014     -           2         
counter_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
counter_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
counter_cry[7]        Net          -        -       0.014     -           2         
counter_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
counter_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
counter_cry[8]        Net          -        -       0.014     -           2         
counter_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
counter_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
counter_cry[9]        Net          -        -       0.014     -           2         
counter_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
counter_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
counter_cry[10]       Net          -        -       0.014     -           2         
counter_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
counter_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
counter_cry[11]       Net          -        -       0.014     -           2         
counter_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
counter_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
counter_cry[12]       Net          -        -       0.014     -           2         
counter_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
counter_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
counter_cry[13]       Net          -        -       0.014     -           2         
counter_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
counter_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
counter_cry[14]       Net          -        -       0.014     -           2         
counter_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
counter_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
counter_cry[15]       Net          -        -       0.014     -           2         
counter_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
counter_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
counter_cry[16]       Net          -        -       0.014     -           2         
counter_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
counter_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
counter_cry[17]       Net          -        -       0.014     -           2         
counter_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
counter_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
counter_cry[18]       Net          -        -       0.014     -           2         
counter_cry_c[19]     SB_CARRY     CI       In      -         4.169       -         
counter_cry_c[19]     SB_CARRY     CO       Out     0.126     4.295       -         
counter_cry[19]       Net          -        -       0.014     -           2         
counter_cry_c[20]     SB_CARRY     CI       In      -         4.309       -         
counter_cry_c[20]     SB_CARRY     CO       Out     0.126     4.436       -         
counter_cry[20]       Net          -        -       0.014     -           2         
counter_cry_c[21]     SB_CARRY     CI       In      -         4.449       -         
counter_cry_c[21]     SB_CARRY     CO       Out     0.126     4.576       -         
counter_cry[21]       Net          -        -       0.014     -           2         
counter_cry_c[22]     SB_CARRY     CI       In      -         4.590       -         
counter_cry_c[22]     SB_CARRY     CO       Out     0.126     4.716       -         
counter_cry[22]       Net          -        -       0.014     -           2         
counter_cry_c[23]     SB_CARRY     CI       In      -         4.730       -         
counter_cry_c[23]     SB_CARRY     CO       Out     0.126     4.856       -         
counter_cry[23]       Net          -        -       0.014     -           2         
counter_cry_c[24]     SB_CARRY     CI       In      -         4.870       -         
counter_cry_c[24]     SB_CARRY     CO       Out     0.126     4.996       -         
counter_cry[24]       Net          -        -       0.386     -           2         
counter_RNO[25]       SB_LUT4      I3       In      -         5.382       -         
counter_RNO[25]       SB_LUT4      O        Out     0.316     5.698       -         
counter_s[25]         Net          -        -       1.507     -           1         
counter[25]           SB_DFF       D        In      -         7.205       -         
====================================================================================
Total path delay (propagation time + setup) of 7.310 is 4.247(58.1%) logic and 3.063(41.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.228

    - Propagation time:                      7.065
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.837

    Number of logic level(s):                25
    Starting point:                          counter[2] / Q
    Ending point:                            counter[26] / D
    The start point is clocked by            top|clk [rising] on pin C
    The end   point is clocked by            top|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[2]            SB_DFF       Q        Out     0.540     0.540       -         
counter[2]            Net          -        -       0.834     -           2         
counter_cry_c[2]      SB_CARRY     I0       In      -         1.374       -         
counter_cry_c[2]      SB_CARRY     CO       Out     0.258     1.632       -         
counter_cry[2]        Net          -        -       0.014     -           2         
counter_cry_c[3]      SB_CARRY     CI       In      -         1.646       -         
counter_cry_c[3]      SB_CARRY     CO       Out     0.126     1.772       -         
counter_cry[3]        Net          -        -       0.014     -           2         
counter_cry_c[4]      SB_CARRY     CI       In      -         1.786       -         
counter_cry_c[4]      SB_CARRY     CO       Out     0.126     1.912       -         
counter_cry[4]        Net          -        -       0.014     -           2         
counter_cry_c[5]      SB_CARRY     CI       In      -         1.926       -         
counter_cry_c[5]      SB_CARRY     CO       Out     0.126     2.052       -         
counter_cry[5]        Net          -        -       0.014     -           2         
counter_cry_c[6]      SB_CARRY     CI       In      -         2.066       -         
counter_cry_c[6]      SB_CARRY     CO       Out     0.126     2.192       -         
counter_cry[6]        Net          -        -       0.014     -           2         
counter_cry_c[7]      SB_CARRY     CI       In      -         2.206       -         
counter_cry_c[7]      SB_CARRY     CO       Out     0.126     2.333       -         
counter_cry[7]        Net          -        -       0.014     -           2         
counter_cry_c[8]      SB_CARRY     CI       In      -         2.346       -         
counter_cry_c[8]      SB_CARRY     CO       Out     0.126     2.473       -         
counter_cry[8]        Net          -        -       0.014     -           2         
counter_cry_c[9]      SB_CARRY     CI       In      -         2.487       -         
counter_cry_c[9]      SB_CARRY     CO       Out     0.126     2.613       -         
counter_cry[9]        Net          -        -       0.014     -           2         
counter_cry_c[10]     SB_CARRY     CI       In      -         2.627       -         
counter_cry_c[10]     SB_CARRY     CO       Out     0.126     2.753       -         
counter_cry[10]       Net          -        -       0.014     -           2         
counter_cry_c[11]     SB_CARRY     CI       In      -         2.767       -         
counter_cry_c[11]     SB_CARRY     CO       Out     0.126     2.893       -         
counter_cry[11]       Net          -        -       0.014     -           2         
counter_cry_c[12]     SB_CARRY     CI       In      -         2.907       -         
counter_cry_c[12]     SB_CARRY     CO       Out     0.126     3.034       -         
counter_cry[12]       Net          -        -       0.014     -           2         
counter_cry_c[13]     SB_CARRY     CI       In      -         3.047       -         
counter_cry_c[13]     SB_CARRY     CO       Out     0.126     3.174       -         
counter_cry[13]       Net          -        -       0.014     -           2         
counter_cry_c[14]     SB_CARRY     CI       In      -         3.188       -         
counter_cry_c[14]     SB_CARRY     CO       Out     0.126     3.314       -         
counter_cry[14]       Net          -        -       0.014     -           2         
counter_cry_c[15]     SB_CARRY     CI       In      -         3.328       -         
counter_cry_c[15]     SB_CARRY     CO       Out     0.126     3.454       -         
counter_cry[15]       Net          -        -       0.014     -           2         
counter_cry_c[16]     SB_CARRY     CI       In      -         3.468       -         
counter_cry_c[16]     SB_CARRY     CO       Out     0.126     3.594       -         
counter_cry[16]       Net          -        -       0.014     -           2         
counter_cry_c[17]     SB_CARRY     CI       In      -         3.608       -         
counter_cry_c[17]     SB_CARRY     CO       Out     0.126     3.735       -         
counter_cry[17]       Net          -        -       0.014     -           2         
counter_cry_c[18]     SB_CARRY     CI       In      -         3.748       -         
counter_cry_c[18]     SB_CARRY     CO       Out     0.126     3.875       -         
counter_cry[18]       Net          -        -       0.014     -           2         
counter_cry_c[19]     SB_CARRY     CI       In      -         3.889       -         
counter_cry_c[19]     SB_CARRY     CO       Out     0.126     4.015       -         
counter_cry[19]       Net          -        -       0.014     -           2         
counter_cry_c[20]     SB_CARRY     CI       In      -         4.029       -         
counter_cry_c[20]     SB_CARRY     CO       Out     0.126     4.155       -         
counter_cry[20]       Net          -        -       0.014     -           2         
counter_cry_c[21]     SB_CARRY     CI       In      -         4.169       -         
counter_cry_c[21]     SB_CARRY     CO       Out     0.126     4.295       -         
counter_cry[21]       Net          -        -       0.014     -           2         
counter_cry_c[22]     SB_CARRY     CI       In      -         4.309       -         
counter_cry_c[22]     SB_CARRY     CO       Out     0.126     4.436       -         
counter_cry[22]       Net          -        -       0.014     -           2         
counter_cry_c[23]     SB_CARRY     CI       In      -         4.449       -         
counter_cry_c[23]     SB_CARRY     CO       Out     0.126     4.576       -         
counter_cry[23]       Net          -        -       0.014     -           2         
counter_cry_c[24]     SB_CARRY     CI       In      -         4.590       -         
counter_cry_c[24]     SB_CARRY     CO       Out     0.126     4.716       -         
counter_cry[24]       Net          -        -       0.014     -           2         
counter_cry_c[25]     SB_CARRY     CI       In      -         4.730       -         
counter_cry_c[25]     SB_CARRY     CO       Out     0.126     4.856       -         
counter_cry[25]       Net          -        -       0.386     -           1         
counter_RNO[26]       SB_LUT4      I3       In      -         5.242       -         
counter_RNO[26]       SB_LUT4      O        Out     0.316     5.558       -         
counter_s[26]         Net          -        -       1.507     -           1         
counter[26]           SB_DFF       D        In      -         7.065       -         
====================================================================================
Total path delay (propagation time + setup) of 7.170 is 4.121(57.5%) logic and 3.049(42.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.228

    - Propagation time:                      7.065
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.837

    Number of logic level(s):                25
    Starting point:                          counter[0] / Q
    Ending point:                            counter[24] / D
    The start point is clocked by            top|clk [rising] on pin C
    The end   point is clocked by            top|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[0]            SB_DFF       Q        Out     0.540     0.540       -         
counter[0]            Net          -        -       0.834     -           2         
counter_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
counter_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
counter_cry[0]        Net          -        -       0.014     -           2         
counter_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
counter_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
counter_cry[1]        Net          -        -       0.014     -           2         
counter_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
counter_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
counter_cry[2]        Net          -        -       0.014     -           2         
counter_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
counter_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
counter_cry[3]        Net          -        -       0.014     -           2         
counter_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
counter_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
counter_cry[4]        Net          -        -       0.014     -           2         
counter_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
counter_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
counter_cry[5]        Net          -        -       0.014     -           2         
counter_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
counter_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
counter_cry[6]        Net          -        -       0.014     -           2         
counter_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
counter_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
counter_cry[7]        Net          -        -       0.014     -           2         
counter_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
counter_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
counter_cry[8]        Net          -        -       0.014     -           2         
counter_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
counter_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
counter_cry[9]        Net          -        -       0.014     -           2         
counter_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
counter_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
counter_cry[10]       Net          -        -       0.014     -           2         
counter_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
counter_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
counter_cry[11]       Net          -        -       0.014     -           2         
counter_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
counter_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
counter_cry[12]       Net          -        -       0.014     -           2         
counter_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
counter_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
counter_cry[13]       Net          -        -       0.014     -           2         
counter_cry_c[14]     SB_CARRY     CI       In      -         3.468       -         
counter_cry_c[14]     SB_CARRY     CO       Out     0.126     3.594       -         
counter_cry[14]       Net          -        -       0.014     -           2         
counter_cry_c[15]     SB_CARRY     CI       In      -         3.608       -         
counter_cry_c[15]     SB_CARRY     CO       Out     0.126     3.735       -         
counter_cry[15]       Net          -        -       0.014     -           2         
counter_cry_c[16]     SB_CARRY     CI       In      -         3.748       -         
counter_cry_c[16]     SB_CARRY     CO       Out     0.126     3.875       -         
counter_cry[16]       Net          -        -       0.014     -           2         
counter_cry_c[17]     SB_CARRY     CI       In      -         3.889       -         
counter_cry_c[17]     SB_CARRY     CO       Out     0.126     4.015       -         
counter_cry[17]       Net          -        -       0.014     -           2         
counter_cry_c[18]     SB_CARRY     CI       In      -         4.029       -         
counter_cry_c[18]     SB_CARRY     CO       Out     0.126     4.155       -         
counter_cry[18]       Net          -        -       0.014     -           2         
counter_cry_c[19]     SB_CARRY     CI       In      -         4.169       -         
counter_cry_c[19]     SB_CARRY     CO       Out     0.126     4.295       -         
counter_cry[19]       Net          -        -       0.014     -           2         
counter_cry_c[20]     SB_CARRY     CI       In      -         4.309       -         
counter_cry_c[20]     SB_CARRY     CO       Out     0.126     4.436       -         
counter_cry[20]       Net          -        -       0.014     -           2         
counter_cry_c[21]     SB_CARRY     CI       In      -         4.449       -         
counter_cry_c[21]     SB_CARRY     CO       Out     0.126     4.576       -         
counter_cry[21]       Net          -        -       0.014     -           2         
counter_cry_c[22]     SB_CARRY     CI       In      -         4.590       -         
counter_cry_c[22]     SB_CARRY     CO       Out     0.126     4.716       -         
counter_cry[22]       Net          -        -       0.014     -           2         
counter_cry_c[23]     SB_CARRY     CI       In      -         4.730       -         
counter_cry_c[23]     SB_CARRY     CO       Out     0.126     4.856       -         
counter_cry[23]       Net          -        -       0.386     -           2         
counter_RNO[24]       SB_LUT4      I3       In      -         5.242       -         
counter_RNO[24]       SB_LUT4      O        Out     0.316     5.558       -         
counter_s[24]         Net          -        -       1.507     -           1         
counter[24]           SB_DFF       D        In      -         7.065       -         
====================================================================================
Total path delay (propagation time + setup) of 7.170 is 4.121(57.5%) logic and 3.049(42.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
SB_CARRY        26 uses
SB_DFF          27 uses
SB_LUT4         27 uses

I/O ports: 13
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   27 (0%)
Total load per clock:
   top|clk: 1

@S |Mapping Summary:
Total  LUTs: 27 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 27 = 27 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 07 17:14:28 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	27
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	28
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	28/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/95
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.2 (sec)

Final Design Statistics
    Number of LUTs      	:	28
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	28/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/95
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|clk | Frequency: 170.74 MHz | Target: 157.98 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 131
used logic cells: 28
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 131
used logic cells: 28
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 56 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Tue Nov 07 17:44:03 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\blinky.v" (library work)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":14:38:14:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":15:39:15:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":18:42:18:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":20:30:20:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":22:31:22:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:44:03 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:44:03 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:44:03 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:44:05 2023

###########################################################]
Pre-mapping Report

# Tue Nov 07 17:44:05 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 07 17:44:05 2023

###########################################################]
Map & Optimize Report

# Tue Nov 07 17:44:05 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 07 17:44:06 2023
#


Top view:               top_pll
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
SB_LUT4         0 uses

I/O ports: 4
I/O primitives: 4
SB_IO          3 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 07 17:44:06 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
TAStable_Implmnt: newer file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: property TEST_MODE doesn't exist at instance top_pll_inst. default value (0) is added.
Warning: property EXTERNAL_DIVIDE_FACTOR doesn't exist at instance top_pll_inst. default value (1) is added.
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name top_pll
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Tue Nov 07 17:45:42 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\blinky.v" (library work)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":14:38:14:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":15:39:15:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":18:42:18:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":20:30:20:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":22:31:22:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:45:43 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:45:43 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:45:43 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:45:44 2023

###########################################################]
Pre-mapping Report

# Tue Nov 07 17:45:44 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 07 17:45:45 2023

###########################################################]
Map & Optimize Report

# Tue Nov 07 17:45:45 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 07 17:45:46 2023
#


Top view:               top_pll
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
SB_LUT4         0 uses

I/O ports: 4
I/O primitives: 4
SB_IO          3 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 07 17:45:46 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf ...
Warning: pin led1 doesn't exist in the design netlist.ignoring the set_io command on line 2 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led2 doesn't exist in the design netlist.ignoring the set_io command on line 3 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led3 doesn't exist in the design netlist.ignoring the set_io command on line 4 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led4 doesn't exist in the design netlist.ignoring the set_io command on line 5 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led5 doesn't exist in the design netlist.ignoring the set_io command on line 6 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led6 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led7 doesn't exist in the design netlist.ignoring the set_io command on line 8 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led8 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin lcol1 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin lcol2 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin lcol3 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin lcol4 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin clk doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
parse file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf  error. But they are ignored
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: property TEST_MODE doesn't exist at instance top_pll_inst. default value (0) is added.
Warning: property EXTERNAL_DIVIDE_FACTOR doesn't exist at instance top_pll_inst. default value (1) is added.
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name top_pll


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf ...
Warning: pin led1 doesn't exist in the design netlist.ignoring the set_io command on line 2 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led2 doesn't exist in the design netlist.ignoring the set_io command on line 3 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led3 doesn't exist in the design netlist.ignoring the set_io command on line 4 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led4 doesn't exist in the design netlist.ignoring the set_io command on line 5 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led5 doesn't exist in the design netlist.ignoring the set_io command on line 6 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led6 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led7 doesn't exist in the design netlist.ignoring the set_io command on line 8 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led8 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin lcol1 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin lcol2 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin lcol3 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin lcol4 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin clk doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
parse file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf  error. But they are ignored
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: property TEST_MODE doesn't exist at instance top_pll_inst. default value (0) is added.
Warning: property EXTERNAL_DIVIDE_FACTOR doesn't exist at instance top_pll_inst. default value (1) is added.
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name top_pll
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Tue Nov 07 17:46:31 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\blinky.v" (library work)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":14:38:14:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":15:39:15:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":18:42:18:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":20:30:20:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":22:31:22:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:46:32 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:46:32 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:46:32 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 07 17:46:33 2023

###########################################################]
Pre-mapping Report

# Tue Nov 07 17:46:33 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 07 17:46:33 2023

###########################################################]
Map & Optimize Report

# Tue Nov 07 17:46:34 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 07 17:46:35 2023
#


Top view:               top_pll
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
SB_LUT4         0 uses

I/O ports: 4
I/O primitives: 4
SB_IO          3 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 07 17:46:35 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf ...
Warning: pin led1 doesn't exist in the design netlist.ignoring the set_io command on line 2 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led2 doesn't exist in the design netlist.ignoring the set_io command on line 3 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led3 doesn't exist in the design netlist.ignoring the set_io command on line 4 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led4 doesn't exist in the design netlist.ignoring the set_io command on line 5 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led5 doesn't exist in the design netlist.ignoring the set_io command on line 6 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led6 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led7 doesn't exist in the design netlist.ignoring the set_io command on line 8 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led8 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin lcol1 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin lcol2 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin lcol3 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin lcol4 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin clk doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
parse file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf  error. But they are ignored
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: property TEST_MODE doesn't exist at instance top_pll_inst. default value (0) is added.
Warning: property EXTERNAL_DIVIDE_FACTOR doesn't exist at instance top_pll_inst. default value (1) is added.
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1403: No clock is reaching the reference clock pin 'PACKAGEPIN' of PLL instance 'top_pll_inst'. So, no clocks will be inferred at output of this PLL
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/95
    PLLs                        :	1/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 69
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 69
used logic cells: 1
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_pll
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Warning-1403: No clock is reaching the reference clock pin 'PACKAGEPIN' of PLL instance 'top_pll_inst'. So, no clocks will be inferred at output of this PLL
Read device time: 9
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_pll
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1403: No clock is reaching the reference clock pin 'PLLIN' of PLL instance 'top_pll_inst_pll'. So, no clocks will be inferred at output of this PLL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf ...
Warning: pin led1 doesn't exist in the design netlist.ignoring the set_io command on line 2 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led2 doesn't exist in the design netlist.ignoring the set_io command on line 3 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led3 doesn't exist in the design netlist.ignoring the set_io command on line 4 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led4 doesn't exist in the design netlist.ignoring the set_io command on line 5 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led5 doesn't exist in the design netlist.ignoring the set_io command on line 6 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led6 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led7 doesn't exist in the design netlist.ignoring the set_io command on line 8 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin led8 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin lcol1 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin lcol2 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin lcol3 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin lcol4 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
Warning: pin clk doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf 
parse file C:/code/TAS/TAS/TAStable/FPGA/iceFUN.pcf  error. But they are ignored
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: property TEST_MODE doesn't exist at instance top_pll_inst. default value (0) is added.
Warning: property EXTERNAL_DIVIDE_FACTOR doesn't exist at instance top_pll_inst. default value (1) is added.
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name top_pll
Unrecognizable name top_pll
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Tue Nov 07 17:51:59 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\blinky.v" (library work)
@I:"C:\code\TAS\TAS\TAStable\FPGA\blinky.v":"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG679 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:13|Previous module with same name top_pll
@N: CG1223 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:13|Setting "set_option -allow_duplicate_modules 1" in project file allows duplicate modules
@E: CG855 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:13|Duplicate module name top_pll
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 07 17:51:59 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 07 17:51:59 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds17:52:36
