
capstoneotw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cae8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000023b8  0800cc88  0800cc88  0000dc88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f040  0800f040  000111f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f040  0800f040  00010040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f048  0800f048  000111f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f048  0800f048  00010048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f04c  0800f04c  0001004c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  0800f050  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001248  200001f4  0800f244  000111f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000143c  0800f244  0001143c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000174a7  00000000  00000000  00011224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000312d  00000000  00000000  000286cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001778  00000000  00000000  0002b7f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012c7  00000000  00000000  0002cf70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019904  00000000  00000000  0002e237  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019925  00000000  00000000  00047b3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009bb28  00000000  00000000  00061460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fcf88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ae0  00000000  00000000  000fcfcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  00104aac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800cc70 	.word	0x0800cc70

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	0800cc70 	.word	0x0800cc70

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bec:	f000 b988 	b.w	8000f00 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	468e      	mov	lr, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	4688      	mov	r8, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d962      	bls.n	8000ce4 <__udivmoddi4+0xdc>
 8000c1e:	fab2 f682 	clz	r6, r2
 8000c22:	b14e      	cbz	r6, 8000c38 <__udivmoddi4+0x30>
 8000c24:	f1c6 0320 	rsb	r3, r6, #32
 8000c28:	fa01 f806 	lsl.w	r8, r1, r6
 8000c2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c30:	40b7      	lsls	r7, r6
 8000c32:	ea43 0808 	orr.w	r8, r3, r8
 8000c36:	40b4      	lsls	r4, r6
 8000c38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c3c:	fa1f fc87 	uxth.w	ip, r7
 8000c40:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c44:	0c23      	lsrs	r3, r4, #16
 8000c46:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c4e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c5c:	f080 80ea 	bcs.w	8000e34 <__udivmoddi4+0x22c>
 8000c60:	429a      	cmp	r2, r3
 8000c62:	f240 80e7 	bls.w	8000e34 <__udivmoddi4+0x22c>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443b      	add	r3, r7
 8000c6a:	1a9a      	subs	r2, r3, r2
 8000c6c:	b2a3      	uxth	r3, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c7e:	459c      	cmp	ip, r3
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0x8e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c88:	f080 80d6 	bcs.w	8000e38 <__udivmoddi4+0x230>
 8000c8c:	459c      	cmp	ip, r3
 8000c8e:	f240 80d3 	bls.w	8000e38 <__udivmoddi4+0x230>
 8000c92:	443b      	add	r3, r7
 8000c94:	3802      	subs	r0, #2
 8000c96:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9a:	eba3 030c 	sub.w	r3, r3, ip
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11d      	cbz	r5, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40f3      	lsrs	r3, r6
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	e9c5 3200 	strd	r3, r2, [r5]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d905      	bls.n	8000cbe <__udivmoddi4+0xb6>
 8000cb2:	b10d      	cbz	r5, 8000cb8 <__udivmoddi4+0xb0>
 8000cb4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4608      	mov	r0, r1
 8000cbc:	e7f5      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cbe:	fab3 f183 	clz	r1, r3
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	d146      	bne.n	8000d54 <__udivmoddi4+0x14c>
 8000cc6:	4573      	cmp	r3, lr
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0xc8>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 8105 	bhi.w	8000eda <__udivmoddi4+0x2d2>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	4690      	mov	r8, r2
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d0e5      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000cde:	e9c5 4800 	strd	r4, r8, [r5]
 8000ce2:	e7e2      	b.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f000 8090 	beq.w	8000e0a <__udivmoddi4+0x202>
 8000cea:	fab2 f682 	clz	r6, r2
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	f040 80a4 	bne.w	8000e3c <__udivmoddi4+0x234>
 8000cf4:	1a8a      	subs	r2, r1, r2
 8000cf6:	0c03      	lsrs	r3, r0, #16
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	b280      	uxth	r0, r0
 8000cfe:	b2bc      	uxth	r4, r7
 8000d00:	2101      	movs	r1, #1
 8000d02:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d06:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x11e>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x11c>
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	f200 80e0 	bhi.w	8000ee4 <__udivmoddi4+0x2dc>
 8000d24:	46c4      	mov	ip, r8
 8000d26:	1a9b      	subs	r3, r3, r2
 8000d28:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d2c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d30:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d34:	fb02 f404 	mul.w	r4, r2, r4
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x144>
 8000d3c:	18fb      	adds	r3, r7, r3
 8000d3e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x142>
 8000d44:	429c      	cmp	r4, r3
 8000d46:	f200 80ca 	bhi.w	8000ede <__udivmoddi4+0x2d6>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d52:	e7a5      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d54:	f1c1 0620 	rsb	r6, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d5e:	431f      	orrs	r7, r3
 8000d60:	fa0e f401 	lsl.w	r4, lr, r1
 8000d64:	fa20 f306 	lsr.w	r3, r0, r6
 8000d68:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d70:	4323      	orrs	r3, r4
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	fa1f fc87 	uxth.w	ip, r7
 8000d7a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d7e:	0c1c      	lsrs	r4, r3, #16
 8000d80:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d84:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d88:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	d909      	bls.n	8000da8 <__udivmoddi4+0x1a0>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d9a:	f080 809c 	bcs.w	8000ed6 <__udivmoddi4+0x2ce>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f240 8099 	bls.w	8000ed6 <__udivmoddi4+0x2ce>
 8000da4:	3802      	subs	r0, #2
 8000da6:	443c      	add	r4, r7
 8000da8:	eba4 040e 	sub.w	r4, r4, lr
 8000dac:	fa1f fe83 	uxth.w	lr, r3
 8000db0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db4:	fb09 4413 	mls	r4, r9, r3, r4
 8000db8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dbc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc0:	45a4      	cmp	ip, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x1ce>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dca:	f080 8082 	bcs.w	8000ed2 <__udivmoddi4+0x2ca>
 8000dce:	45a4      	cmp	ip, r4
 8000dd0:	d97f      	bls.n	8000ed2 <__udivmoddi4+0x2ca>
 8000dd2:	3b02      	subs	r3, #2
 8000dd4:	443c      	add	r4, r7
 8000dd6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dda:	eba4 040c 	sub.w	r4, r4, ip
 8000dde:	fba0 ec02 	umull	lr, ip, r0, r2
 8000de2:	4564      	cmp	r4, ip
 8000de4:	4673      	mov	r3, lr
 8000de6:	46e1      	mov	r9, ip
 8000de8:	d362      	bcc.n	8000eb0 <__udivmoddi4+0x2a8>
 8000dea:	d05f      	beq.n	8000eac <__udivmoddi4+0x2a4>
 8000dec:	b15d      	cbz	r5, 8000e06 <__udivmoddi4+0x1fe>
 8000dee:	ebb8 0203 	subs.w	r2, r8, r3
 8000df2:	eb64 0409 	sbc.w	r4, r4, r9
 8000df6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfa:	fa22 f301 	lsr.w	r3, r2, r1
 8000dfe:	431e      	orrs	r6, r3
 8000e00:	40cc      	lsrs	r4, r1
 8000e02:	e9c5 6400 	strd	r6, r4, [r5]
 8000e06:	2100      	movs	r1, #0
 8000e08:	e74f      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e0a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e0e:	0c01      	lsrs	r1, r0, #16
 8000e10:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e14:	b280      	uxth	r0, r0
 8000e16:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	4638      	mov	r0, r7
 8000e1e:	463c      	mov	r4, r7
 8000e20:	46b8      	mov	r8, r7
 8000e22:	46be      	mov	lr, r7
 8000e24:	2620      	movs	r6, #32
 8000e26:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e2a:	eba2 0208 	sub.w	r2, r2, r8
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	e766      	b.n	8000d02 <__udivmoddi4+0xfa>
 8000e34:	4601      	mov	r1, r0
 8000e36:	e718      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e38:	4610      	mov	r0, r2
 8000e3a:	e72c      	b.n	8000c96 <__udivmoddi4+0x8e>
 8000e3c:	f1c6 0220 	rsb	r2, r6, #32
 8000e40:	fa2e f302 	lsr.w	r3, lr, r2
 8000e44:	40b7      	lsls	r7, r6
 8000e46:	40b1      	lsls	r1, r6
 8000e48:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e50:	430a      	orrs	r2, r1
 8000e52:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e56:	b2bc      	uxth	r4, r7
 8000e58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb08 f904 	mul.w	r9, r8, r4
 8000e66:	40b0      	lsls	r0, r6
 8000e68:	4589      	cmp	r9, r1
 8000e6a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e6e:	b280      	uxth	r0, r0
 8000e70:	d93e      	bls.n	8000ef0 <__udivmoddi4+0x2e8>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e78:	d201      	bcs.n	8000e7e <__udivmoddi4+0x276>
 8000e7a:	4589      	cmp	r9, r1
 8000e7c:	d81f      	bhi.n	8000ebe <__udivmoddi4+0x2b6>
 8000e7e:	eba1 0109 	sub.w	r1, r1, r9
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fb09 f804 	mul.w	r8, r9, r4
 8000e8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e8e:	b292      	uxth	r2, r2
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	4542      	cmp	r2, r8
 8000e96:	d229      	bcs.n	8000eec <__udivmoddi4+0x2e4>
 8000e98:	18ba      	adds	r2, r7, r2
 8000e9a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e9e:	d2c4      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea0:	4542      	cmp	r2, r8
 8000ea2:	d2c2      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ea8:	443a      	add	r2, r7
 8000eaa:	e7be      	b.n	8000e2a <__udivmoddi4+0x222>
 8000eac:	45f0      	cmp	r8, lr
 8000eae:	d29d      	bcs.n	8000dec <__udivmoddi4+0x1e4>
 8000eb0:	ebbe 0302 	subs.w	r3, lr, r2
 8000eb4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb8:	3801      	subs	r0, #1
 8000eba:	46e1      	mov	r9, ip
 8000ebc:	e796      	b.n	8000dec <__udivmoddi4+0x1e4>
 8000ebe:	eba7 0909 	sub.w	r9, r7, r9
 8000ec2:	4449      	add	r1, r9
 8000ec4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ec8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ecc:	fb09 f804 	mul.w	r8, r9, r4
 8000ed0:	e7db      	b.n	8000e8a <__udivmoddi4+0x282>
 8000ed2:	4673      	mov	r3, lr
 8000ed4:	e77f      	b.n	8000dd6 <__udivmoddi4+0x1ce>
 8000ed6:	4650      	mov	r0, sl
 8000ed8:	e766      	b.n	8000da8 <__udivmoddi4+0x1a0>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e6fd      	b.n	8000cda <__udivmoddi4+0xd2>
 8000ede:	443b      	add	r3, r7
 8000ee0:	3a02      	subs	r2, #2
 8000ee2:	e733      	b.n	8000d4c <__udivmoddi4+0x144>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	443b      	add	r3, r7
 8000eea:	e71c      	b.n	8000d26 <__udivmoddi4+0x11e>
 8000eec:	4649      	mov	r1, r9
 8000eee:	e79c      	b.n	8000e2a <__udivmoddi4+0x222>
 8000ef0:	eba1 0109 	sub.w	r1, r1, r9
 8000ef4:	46c4      	mov	ip, r8
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fb09 f804 	mul.w	r8, r9, r4
 8000efe:	e7c4      	b.n	8000e8a <__udivmoddi4+0x282>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <ESP_Init>:
static ESP8266_Status ESP_SendCommand(char *cmd, const char *ack, uint32_t timeout);
static ESP8266_Status ESP_SendBinary(uint8_t *bin, size_t len, const char *ack, uint32_t timeout);
static int MQTT_BuildConnect(uint8_t *packet, const char *clientID, const char *username, const char *password, uint16_t keepalive);

ESP8266_Status ESP_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
	ESP8266_Status res;
	USER_LOG("Initializing ESP8266...");
 8000f0a:	481e      	ldr	r0, [pc, #120]	@ (8000f84 <ESP_Init+0x80>)
 8000f0c:	f009 f942 	bl	800a194 <puts>
	HAL_Delay(1000);
 8000f10:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f14:	f004 f93a 	bl	800518c <HAL_Delay>

	res = ESP_SendCommand("AT+RST\r\n", "OK", 2000);
 8000f18:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000f1c:	491a      	ldr	r1, [pc, #104]	@ (8000f88 <ESP_Init+0x84>)
 8000f1e:	481b      	ldr	r0, [pc, #108]	@ (8000f8c <ESP_Init+0x88>)
 8000f20:	f000 fad2 	bl	80014c8 <ESP_SendCommand>
 8000f24:	4603      	mov	r3, r0
 8000f26:	71fb      	strb	r3, [r7, #7]
    if (res != ESP8266_OK){
 8000f28:	79fb      	ldrb	r3, [r7, #7]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <ESP_Init+0x2e>
    	DEBUG_LOG("Failed to Reset ESP8266...");
    	return res;
 8000f2e:	79fb      	ldrb	r3, [r7, #7]
 8000f30:	e024      	b.n	8000f7c <ESP_Init+0x78>
    }

    USER_LOG("Waiting 5 Seconds for Reset to Complete...");
 8000f32:	4817      	ldr	r0, [pc, #92]	@ (8000f90 <ESP_Init+0x8c>)
 8000f34:	f009 f92e 	bl	800a194 <puts>
    HAL_Delay(5000);  // wait for reset to complete
 8000f38:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000f3c:	f004 f926 	bl	800518c <HAL_Delay>

    res = ESP_SendCommand("AT\r\n", "OK", 2000);
 8000f40:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000f44:	4910      	ldr	r1, [pc, #64]	@ (8000f88 <ESP_Init+0x84>)
 8000f46:	4813      	ldr	r0, [pc, #76]	@ (8000f94 <ESP_Init+0x90>)
 8000f48:	f000 fabe 	bl	80014c8 <ESP_SendCommand>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	71fb      	strb	r3, [r7, #7]
    if (res != ESP8266_OK){
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <ESP_Init+0x56>
    	DEBUG_LOG("ESP8266 Not Responding...");
    	return res;
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	e010      	b.n	8000f7c <ESP_Init+0x78>
    }

    res = ESP_SendCommand("ATE0\r\n", "OK", 2000); // Disable echo
 8000f5a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000f5e:	490a      	ldr	r1, [pc, #40]	@ (8000f88 <ESP_Init+0x84>)
 8000f60:	480d      	ldr	r0, [pc, #52]	@ (8000f98 <ESP_Init+0x94>)
 8000f62:	f000 fab1 	bl	80014c8 <ESP_SendCommand>
 8000f66:	4603      	mov	r3, r0
 8000f68:	71fb      	strb	r3, [r7, #7]
    if (res != ESP8266_OK){
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <ESP_Init+0x70>
    	DEBUG_LOG("Disable echo Command Failed...");
    	return res;
 8000f70:	79fb      	ldrb	r3, [r7, #7]
 8000f72:	e003      	b.n	8000f7c <ESP_Init+0x78>
    }
    USER_LOG("ESP8266 Initialized Successfully...");
 8000f74:	4809      	ldr	r0, [pc, #36]	@ (8000f9c <ESP_Init+0x98>)
 8000f76:	f009 f90d 	bl	800a194 <puts>
    return ESP8266_OK;
 8000f7a:	2300      	movs	r3, #0
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3708      	adds	r7, #8
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	0800cc88 	.word	0x0800cc88
 8000f88:	0800cca8 	.word	0x0800cca8
 8000f8c:	0800ccac 	.word	0x0800ccac
 8000f90:	0800ccb8 	.word	0x0800ccb8
 8000f94:	0800ccec 	.word	0x0800ccec
 8000f98:	0800ccf4 	.word	0x0800ccf4
 8000f9c:	0800ccfc 	.word	0x0800ccfc

08000fa0 <ESP_ConnectWiFi>:

ESP8266_Status ESP_ConnectWiFi(const char *ssid, const char *password, char *ip_buffer, uint16_t buffer_len)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b0a8      	sub	sp, #160	@ 0xa0
 8000fa4:	af02      	add	r7, sp, #8
 8000fa6:	60f8      	str	r0, [r7, #12]
 8000fa8:	60b9      	str	r1, [r7, #8]
 8000faa:	607a      	str	r2, [r7, #4]
 8000fac:	807b      	strh	r3, [r7, #2]
    USER_LOG("Setting in Station Mode");
 8000fae:	4834      	ldr	r0, [pc, #208]	@ (8001080 <ESP_ConnectWiFi+0xe0>)
 8000fb0:	f009 f8f0 	bl	800a194 <puts>
    // Set in Station Mode
    char cmd[128];
    snprintf(cmd, sizeof(cmd), "AT+CWMODE=1\r\n");
 8000fb4:	f107 0314 	add.w	r3, r7, #20
 8000fb8:	4a32      	ldr	r2, [pc, #200]	@ (8001084 <ESP_ConnectWiFi+0xe4>)
 8000fba:	2180      	movs	r1, #128	@ 0x80
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f009 f8f1 	bl	800a1a4 <sniprintf>

    ESP8266_Status result = ESP_SendCommand(cmd, "OK", 2000); // wait up to 2s
 8000fc2:	f107 0314 	add.w	r3, r7, #20
 8000fc6:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000fca:	492f      	ldr	r1, [pc, #188]	@ (8001088 <ESP_ConnectWiFi+0xe8>)
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f000 fa7b 	bl	80014c8 <ESP_SendCommand>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    if (result != ESP8266_OK)
 8000fd8:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d005      	beq.n	8000fec <ESP_ConnectWiFi+0x4c>
    {
    	USER_LOG("Station Mode Failed.");
 8000fe0:	482a      	ldr	r0, [pc, #168]	@ (800108c <ESP_ConnectWiFi+0xec>)
 8000fe2:	f009 f8d7 	bl	800a194 <puts>
        return result;
 8000fe6:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000fea:	e044      	b.n	8001076 <ESP_ConnectWiFi+0xd6>
    }

    USER_LOG("Connecting to WiFi SSID: %s", ssid);
 8000fec:	68f9      	ldr	r1, [r7, #12]
 8000fee:	4828      	ldr	r0, [pc, #160]	@ (8001090 <ESP_ConnectWiFi+0xf0>)
 8000ff0:	f009 f868 	bl	800a0c4 <iprintf>
    // Send join command
    snprintf(cmd, sizeof(cmd), "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid, password);
 8000ff4:	f107 0014 	add.w	r0, r7, #20
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	9300      	str	r3, [sp, #0]
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	4a25      	ldr	r2, [pc, #148]	@ (8001094 <ESP_ConnectWiFi+0xf4>)
 8001000:	2180      	movs	r1, #128	@ 0x80
 8001002:	f009 f8cf 	bl	800a1a4 <sniprintf>

    result = ESP_SendCommand(cmd, "WIFI CONNECTED", 10000); // wait up to 10s
 8001006:	f107 0314 	add.w	r3, r7, #20
 800100a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800100e:	4922      	ldr	r1, [pc, #136]	@ (8001098 <ESP_ConnectWiFi+0xf8>)
 8001010:	4618      	mov	r0, r3
 8001012:	f000 fa59 	bl	80014c8 <ESP_SendCommand>
 8001016:	4603      	mov	r3, r0
 8001018:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    if (result != ESP8266_OK)
 800101c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8001020:	2b00      	cmp	r3, #0
 8001022:	d008      	beq.n	8001036 <ESP_ConnectWiFi+0x96>
    {
    	USER_LOG("WiFi connection failed.");
 8001024:	481d      	ldr	r0, [pc, #116]	@ (800109c <ESP_ConnectWiFi+0xfc>)
 8001026:	f009 f8b5 	bl	800a194 <puts>
        ESP_ConnState = ESP8266_DISCONNECTED;
 800102a:	4b1d      	ldr	r3, [pc, #116]	@ (80010a0 <ESP_ConnectWiFi+0x100>)
 800102c:	2200      	movs	r2, #0
 800102e:	701a      	strb	r2, [r3, #0]
        return result;
 8001030:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8001034:	e01f      	b.n	8001076 <ESP_ConnectWiFi+0xd6>
    }

    USER_LOG("WiFi Connected. Waiting for IP...");
 8001036:	481b      	ldr	r0, [pc, #108]	@ (80010a4 <ESP_ConnectWiFi+0x104>)
 8001038:	f009 f8ac 	bl	800a194 <puts>
    ESP_ConnState = ESP8266_CONNECTED_NO_IP;
 800103c:	4b18      	ldr	r3, [pc, #96]	@ (80010a0 <ESP_ConnectWiFi+0x100>)
 800103e:	2201      	movs	r2, #1
 8001040:	701a      	strb	r2, [r3, #0]
    // Fetch IP with retries inside ESP_GetIP
    result = ESP_GetIP(ip_buffer, buffer_len);
 8001042:	887b      	ldrh	r3, [r7, #2]
 8001044:	4619      	mov	r1, r3
 8001046:	6878      	ldr	r0, [r7, #4]
 8001048:	f000 f9b0 	bl	80013ac <ESP_GetIP>
 800104c:	4603      	mov	r3, r0
 800104e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    if (result != ESP8266_OK)
 8001052:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8001056:	2b00      	cmp	r3, #0
 8001058:	d008      	beq.n	800106c <ESP_ConnectWiFi+0xcc>
    {
    	USER_LOG("Failed to fetch IP. Status=%d", result);
 800105a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800105e:	4619      	mov	r1, r3
 8001060:	4811      	ldr	r0, [pc, #68]	@ (80010a8 <ESP_ConnectWiFi+0x108>)
 8001062:	f009 f82f 	bl	800a0c4 <iprintf>
        return result;
 8001066:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800106a:	e004      	b.n	8001076 <ESP_ConnectWiFi+0xd6>
    }

    USER_LOG("WiFi + IP ready: %s", ip_buffer);
 800106c:	6879      	ldr	r1, [r7, #4]
 800106e:	480f      	ldr	r0, [pc, #60]	@ (80010ac <ESP_ConnectWiFi+0x10c>)
 8001070:	f009 f828 	bl	800a0c4 <iprintf>
    return ESP8266_OK;
 8001074:	2300      	movs	r3, #0
}
 8001076:	4618      	mov	r0, r3
 8001078:	3798      	adds	r7, #152	@ 0x98
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	0800cd28 	.word	0x0800cd28
 8001084:	0800cd48 	.word	0x0800cd48
 8001088:	0800cca8 	.word	0x0800cca8
 800108c:	0800cd58 	.word	0x0800cd58
 8001090:	0800cd78 	.word	0x0800cd78
 8001094:	0800cda0 	.word	0x0800cda0
 8001098:	0800cdb8 	.word	0x0800cdb8
 800109c:	0800cdc8 	.word	0x0800cdc8
 80010a0:	20000210 	.word	0x20000210
 80010a4:	0800cde8 	.word	0x0800cde8
 80010a8:	0800ce14 	.word	0x0800ce14
 80010ac:	0800ce3c 	.word	0x0800ce3c

080010b0 <ESP_MQTT_Connect>:

/* ===================== MQTT IMPLEMENTATION ===================== */

ESP8266_Status ESP_MQTT_Connect(const char *broker, uint16_t port, const char *clientID,
		const char *username, const char *password, uint16_t keepalive)
{
 80010b0:	b590      	push	{r4, r7, lr}
 80010b2:	b0d9      	sub	sp, #356	@ 0x164
 80010b4:	af02      	add	r7, sp, #8
 80010b6:	f507 74ac 	add.w	r4, r7, #344	@ 0x158
 80010ba:	f5a4 74a6 	sub.w	r4, r4, #332	@ 0x14c
 80010be:	6020      	str	r0, [r4, #0]
 80010c0:	4608      	mov	r0, r1
 80010c2:	f507 71ac 	add.w	r1, r7, #344	@ 0x158
 80010c6:	f5a1 71aa 	sub.w	r1, r1, #340	@ 0x154
 80010ca:	600a      	str	r2, [r1, #0]
 80010cc:	f507 72ac 	add.w	r2, r7, #344	@ 0x158
 80010d0:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80010d4:	6013      	str	r3, [r2, #0]
 80010d6:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 80010da:	f5a3 73a7 	sub.w	r3, r3, #334	@ 0x14e
 80010de:	4602      	mov	r2, r0
 80010e0:	801a      	strh	r2, [r3, #0]
    char cmd[64];
    uint8_t packet[256];
    int len = 0;
 80010e2:	2300      	movs	r3, #0
 80010e4:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
    ESP8266_Status res;

    USER_LOG("Connecting to MQTT broker %s:%d", broker, port);
 80010e8:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 80010ec:	f5a3 73a7 	sub.w	r3, r3, #334	@ 0x14e
 80010f0:	881a      	ldrh	r2, [r3, #0]
 80010f2:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 80010f6:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80010fa:	6819      	ldr	r1, [r3, #0]
 80010fc:	4839      	ldr	r0, [pc, #228]	@ (80011e4 <ESP_MQTT_Connect+0x134>)
 80010fe:	f008 ffe1 	bl	800a0c4 <iprintf>

    /****** Step 1: TCP connect ******/

    snprintf(cmd, sizeof(cmd), "AT+CIPSTART=\"TCP\",\"%s\",%d\r\n", broker, port);
 8001102:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8001106:	f5a3 73a7 	sub.w	r3, r3, #334	@ 0x14e
 800110a:	881a      	ldrh	r2, [r3, #0]
 800110c:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8001110:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001114:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 8001118:	9200      	str	r2, [sp, #0]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a32      	ldr	r2, [pc, #200]	@ (80011e8 <ESP_MQTT_Connect+0x138>)
 800111e:	2140      	movs	r1, #64	@ 0x40
 8001120:	f009 f840 	bl	800a1a4 <sniprintf>
    res = ESP_SendCommand(cmd, "CONNECT", 5000);
 8001124:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001128:	f241 3288 	movw	r2, #5000	@ 0x1388
 800112c:	492f      	ldr	r1, [pc, #188]	@ (80011ec <ESP_MQTT_Connect+0x13c>)
 800112e:	4618      	mov	r0, r3
 8001130:	f000 f9ca 	bl	80014c8 <ESP_SendCommand>
 8001134:	4603      	mov	r3, r0
 8001136:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
    if (res != ESP8266_OK){
 800113a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800113e:	2b00      	cmp	r3, #0
 8001140:	d002      	beq.n	8001148 <ESP_MQTT_Connect+0x98>
    	 DEBUG_LOG("CIPSTART Failed with ESP ERROR %d..", res);
    	 return res;
 8001142:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001146:	e048      	b.n	80011da <ESP_MQTT_Connect+0x12a>
    }

    /****** Step 2: Build MQTT CONNECT packet ******/

    len = MQTT_BuildConnect(packet, clientID, username, password, keepalive);
 8001148:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800114c:	f5a3 72ac 	sub.w	r2, r3, #344	@ 0x158
 8001150:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8001154:	f5a3 71aa 	sub.w	r1, r3, #340	@ 0x154
 8001158:	f107 0010 	add.w	r0, r7, #16
 800115c:	f8b7 316c 	ldrh.w	r3, [r7, #364]	@ 0x16c
 8001160:	9300      	str	r3, [sp, #0]
 8001162:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001166:	6812      	ldr	r2, [r2, #0]
 8001168:	6809      	ldr	r1, [r1, #0]
 800116a:	f000 fa97 	bl	800169c <MQTT_BuildConnect>
 800116e:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    /****** Step 3: Tell ESP how many bytes to send ******/

    snprintf(cmd, sizeof(cmd), "AT+CIPSEND=%d\r\n", len);
 8001172:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 8001176:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800117a:	4a1d      	ldr	r2, [pc, #116]	@ (80011f0 <ESP_MQTT_Connect+0x140>)
 800117c:	2140      	movs	r1, #64	@ 0x40
 800117e:	f009 f811 	bl	800a1a4 <sniprintf>
    res = ESP_SendCommand(cmd, ">", 2000);
 8001182:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001186:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800118a:	491a      	ldr	r1, [pc, #104]	@ (80011f4 <ESP_MQTT_Connect+0x144>)
 800118c:	4618      	mov	r0, r3
 800118e:	f000 f99b 	bl	80014c8 <ESP_SendCommand>
 8001192:	4603      	mov	r3, r0
 8001194:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
    if (res != ESP8266_OK){
 8001198:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800119c:	2b00      	cmp	r3, #0
 800119e:	d002      	beq.n	80011a6 <ESP_MQTT_Connect+0xf6>
    	DEBUG_LOG("CIPSEND Failed with ESP ERROR %d..", res);
    	 return res;
 80011a0:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80011a4:	e019      	b.n	80011da <ESP_MQTT_Connect+0x12a>
    }

    /****** Step 4: Send packet and wait for CONNACK ******/

    res = ESP_SendBinary(packet, len, "\x20", 5000);
 80011a6:	f8d7 1154 	ldr.w	r1, [r7, #340]	@ 0x154
 80011aa:	f107 0010 	add.w	r0, r7, #16
 80011ae:	f241 3388 	movw	r3, #5000	@ 0x1388
 80011b2:	4a11      	ldr	r2, [pc, #68]	@ (80011f8 <ESP_MQTT_Connect+0x148>)
 80011b4:	f000 fa06 	bl	80015c4 <ESP_SendBinary>
 80011b8:	4603      	mov	r3, r0
 80011ba:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
    if (res != ESP8266_OK){
 80011be:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d005      	beq.n	80011d2 <ESP_MQTT_Connect+0x122>
    	DEBUG_LOG("Send Connect Command Failed with ESP ERROR %d..", res);
    	USER_LOG("MQTT CONNACK failed.");
 80011c6:	480d      	ldr	r0, [pc, #52]	@ (80011fc <ESP_MQTT_Connect+0x14c>)
 80011c8:	f008 ffe4 	bl	800a194 <puts>
    	 return res;
 80011cc:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80011d0:	e003      	b.n	80011da <ESP_MQTT_Connect+0x12a>
    }

	USER_LOG("MQTT CONNACK received, broker accepted connection.");
 80011d2:	480b      	ldr	r0, [pc, #44]	@ (8001200 <ESP_MQTT_Connect+0x150>)
 80011d4:	f008 ffde 	bl	800a194 <puts>
    return ESP8266_OK;
 80011d8:	2300      	movs	r3, #0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	f507 77ae 	add.w	r7, r7, #348	@ 0x15c
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd90      	pop	{r4, r7, pc}
 80011e4:	0800ce5c 	.word	0x0800ce5c
 80011e8:	0800ce88 	.word	0x0800ce88
 80011ec:	0800cea4 	.word	0x0800cea4
 80011f0:	0800ceac 	.word	0x0800ceac
 80011f4:	0800cebc 	.word	0x0800cebc
 80011f8:	0800cec0 	.word	0x0800cec0
 80011fc:	0800cec4 	.word	0x0800cec4
 8001200:	0800cee4 	.word	0x0800cee4

08001204 <ESP_MQTT_Publish>:

ESP8266_Status ESP_MQTT_Publish(const char *topic, const char *message, uint8_t qos)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b0d8      	sub	sp, #352	@ 0x160
 8001208:	af00      	add	r7, sp, #0
 800120a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800120e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001212:	6018      	str	r0, [r3, #0]
 8001214:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001218:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 800121c:	6019      	str	r1, [r3, #0]
 800121e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001222:	f2a3 1359 	subw	r3, r3, #345	@ 0x159
 8001226:	701a      	strb	r2, [r3, #0]
    char cmd[64];
    uint8_t packet[256];
    int len = 0;
 8001228:	2300      	movs	r3, #0
 800122a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
//    USER_LOG("Publishing to MQTT Topic:message %s:%s", topic, message);

    /****** Step 1: Build MQTT Publish packet ******/

    /* Fixed Header */
    packet[len++] = 0x30 | (qos << 1); // PUBLISH, QoS
 800122e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001232:	f2a3 1359 	subw	r3, r3, #345	@ 0x159
 8001236:	f993 3000 	ldrsb.w	r3, [r3]
 800123a:	005b      	lsls	r3, r3, #1
 800123c:	b25b      	sxtb	r3, r3
 800123e:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8001242:	b259      	sxtb	r1, r3
 8001244:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001248:	1c5a      	adds	r2, r3, #1
 800124a:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 800124e:	b2c9      	uxtb	r1, r1
 8001250:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8001254:	f5a2 72a8 	sub.w	r2, r2, #336	@ 0x150
 8001258:	54d1      	strb	r1, [r2, r3]
    int remLenPos = len++;  // will be calculated later
 800125a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800125e:	1c5a      	adds	r2, r3, #1
 8001260:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 8001264:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158

    /* Variable Header */
    // Topic
    uint16_t tlen = strlen(topic);
 8001268:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800126c:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001270:	6818      	ldr	r0, [r3, #0]
 8001272:	f7ff f815 	bl	80002a0 <strlen>
 8001276:	4603      	mov	r3, r0
 8001278:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
    packet[len++] = tlen >> 8;  // store topic len
 800127c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8001280:	0a1b      	lsrs	r3, r3, #8
 8001282:	b299      	uxth	r1, r3
 8001284:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001288:	1c5a      	adds	r2, r3, #1
 800128a:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 800128e:	b2c9      	uxtb	r1, r1
 8001290:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8001294:	f5a2 72a8 	sub.w	r2, r2, #336	@ 0x150
 8001298:	54d1      	strb	r1, [r2, r3]
    packet[len++] = tlen & 0xFF;  // store topic len
 800129a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800129e:	1c5a      	adds	r2, r3, #1
 80012a0:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 80012a4:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 80012a8:	b2d1      	uxtb	r1, r2
 80012aa:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 80012ae:	f5a2 72a8 	sub.w	r2, r2, #336	@ 0x150
 80012b2:	54d1      	strb	r1, [r2, r3]
    memcpy(&packet[len], topic, tlen); len += tlen;  // store topic
 80012b4:	f107 0210 	add.w	r2, r7, #16
 80012b8:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80012bc:	18d0      	adds	r0, r2, r3
 80012be:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 80012c2:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80012c6:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80012ca:	6819      	ldr	r1, [r3, #0]
 80012cc:	f009 f98d 	bl	800a5ea <memcpy>
 80012d0:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80012d4:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 80012d8:	4413      	add	r3, r2
 80012da:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

    /* Payload */
    // Message
    uint16_t mlen = strlen(message);
 80012de:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80012e2:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80012e6:	6818      	ldr	r0, [r3, #0]
 80012e8:	f7fe ffda 	bl	80002a0 <strlen>
 80012ec:	4603      	mov	r3, r0
 80012ee:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
    memcpy(&packet[len], message, mlen); len += mlen;  // store message
 80012f2:	f107 0210 	add.w	r2, r7, #16
 80012f6:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80012fa:	18d0      	adds	r0, r2, r3
 80012fc:	f8b7 2154 	ldrh.w	r2, [r7, #340]	@ 0x154
 8001300:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001304:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8001308:	6819      	ldr	r1, [r3, #0]
 800130a:	f009 f96e 	bl	800a5ea <memcpy>
 800130e:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8001312:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 8001316:	4413      	add	r3, r2
 8001318:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

    // Remaining length
    packet[remLenPos] = len - 2;  // remove first 2 bytes of Fixed Header
 800131c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001320:	b2db      	uxtb	r3, r3
 8001322:	3b02      	subs	r3, #2
 8001324:	b2d9      	uxtb	r1, r3
 8001326:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800132a:	f5a3 72a8 	sub.w	r2, r3, #336	@ 0x150
 800132e:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001332:	4413      	add	r3, r2
 8001334:	460a      	mov	r2, r1
 8001336:	701a      	strb	r2, [r3, #0]

    /****** Step 2: Tell ESP how many bytes to send  ******/

    snprintf(cmd, sizeof(cmd), "AT+CIPSEND=%d\r\n", len);
 8001338:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 800133c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001340:	4a17      	ldr	r2, [pc, #92]	@ (80013a0 <ESP_MQTT_Publish+0x19c>)
 8001342:	2140      	movs	r1, #64	@ 0x40
 8001344:	f008 ff2e 	bl	800a1a4 <sniprintf>
    res = ESP_SendCommand(cmd, ">", 2000);
 8001348:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800134c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001350:	4914      	ldr	r1, [pc, #80]	@ (80013a4 <ESP_MQTT_Publish+0x1a0>)
 8001352:	4618      	mov	r0, r3
 8001354:	f000 f8b8 	bl	80014c8 <ESP_SendCommand>
 8001358:	4603      	mov	r3, r0
 800135a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
    if (res != ESP8266_OK){
 800135e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001362:	2b00      	cmp	r3, #0
 8001364:	d002      	beq.n	800136c <ESP_MQTT_Publish+0x168>
    	DEBUG_LOG("CIPSEND Failed with ESP ERROR %d..", res);
    	 return res;
 8001366:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800136a:	e013      	b.n	8001394 <ESP_MQTT_Publish+0x190>
    }

    /****** Step 3: Send packet and wait for ACK ******/

    res = ESP_SendBinary(packet, len, "SEND OK", 5000);
 800136c:	f8d7 115c 	ldr.w	r1, [r7, #348]	@ 0x15c
 8001370:	f107 0010 	add.w	r0, r7, #16
 8001374:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001378:	4a0b      	ldr	r2, [pc, #44]	@ (80013a8 <ESP_MQTT_Publish+0x1a4>)
 800137a:	f000 f923 	bl	80015c4 <ESP_SendBinary>
 800137e:	4603      	mov	r3, r0
 8001380:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
    if (res != ESP8266_OK){
 8001384:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001388:	2b00      	cmp	r3, #0
 800138a:	d002      	beq.n	8001392 <ESP_MQTT_Publish+0x18e>
    	DEBUG_LOG("Publish Command Failed with ESP ERROR %d..", res);
    	 return res;
 800138c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001390:	e000      	b.n	8001394 <ESP_MQTT_Publish+0x190>
    }

//    USER_LOG ("Successfully Published to Broker..");
    return ESP8266_OK;
 8001392:	2300      	movs	r3, #0
}
 8001394:	4618      	mov	r0, r3
 8001396:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	0800ceac 	.word	0x0800ceac
 80013a4:	0800cebc 	.word	0x0800cebc
 80013a8:	0800cf20 	.word	0x0800cf20

080013ac <ESP_GetIP>:
}

/* ===================== Static Functions ===================== */

static ESP8266_Status ESP_GetIP(char *ip_buffer, uint16_t buffer_len)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08a      	sub	sp, #40	@ 0x28
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	460b      	mov	r3, r1
 80013b6:	807b      	strh	r3, [r7, #2]
	DEBUG_LOG("Fetching IP Address...");

    for (int attempt = 1; attempt <= 3; attempt++)
 80013b8:	2301      	movs	r3, #1
 80013ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80013bc:	e06a      	b.n	8001494 <ESP_GetIP+0xe8>
    {
        ESP8266_Status result = ESP_SendCommand("AT+CIFSR\r\n", "OK", 5000);
 80013be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013c2:	493a      	ldr	r1, [pc, #232]	@ (80014ac <ESP_GetIP+0x100>)
 80013c4:	483a      	ldr	r0, [pc, #232]	@ (80014b0 <ESP_GetIP+0x104>)
 80013c6:	f000 f87f 	bl	80014c8 <ESP_SendCommand>
 80013ca:	4603      	mov	r3, r0
 80013cc:	76fb      	strb	r3, [r7, #27]
        if (result != ESP8266_OK)
 80013ce:	7efb      	ldrb	r3, [r7, #27]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d15b      	bne.n	800148c <ESP_GetIP+0xe0>
        {
        	DEBUG_LOG("CIFSR failed on attempt %d", attempt);
            continue;
        }

        char *search = esp_rx_buffer;
 80013d4:	4b37      	ldr	r3, [pc, #220]	@ (80014b4 <ESP_GetIP+0x108>)
 80013d6:	623b      	str	r3, [r7, #32]
        char *last_ip = NULL;
 80013d8:	2300      	movs	r3, #0
 80013da:	61fb      	str	r3, [r7, #28]

        while ((search = strstr(search, "STAIP,")) != NULL)
 80013dc:	e01d      	b.n	800141a <ESP_GetIP+0x6e>
        {
            char *ip_start = strstr(search, "STAIP,\"");
 80013de:	4936      	ldr	r1, [pc, #216]	@ (80014b8 <ESP_GetIP+0x10c>)
 80013e0:	6a38      	ldr	r0, [r7, #32]
 80013e2:	f009 f865 	bl	800a4b0 <strstr>
 80013e6:	6138      	str	r0, [r7, #16]
            if (ip_start)
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d012      	beq.n	8001414 <ESP_GetIP+0x68>
            {
                ip_start += 7;
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	3307      	adds	r3, #7
 80013f2:	613b      	str	r3, [r7, #16]
                char *end = strchr(ip_start, '"');
 80013f4:	2122      	movs	r1, #34	@ 0x22
 80013f6:	6938      	ldr	r0, [r7, #16]
 80013f8:	f009 f83a 	bl	800a470 <strchr>
 80013fc:	60f8      	str	r0, [r7, #12]
                if (end && ((end - ip_start) < buffer_len))
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d007      	beq.n	8001414 <ESP_GetIP+0x68>
 8001404:	68fa      	ldr	r2, [r7, #12]
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	1ad2      	subs	r2, r2, r3
 800140a:	887b      	ldrh	r3, [r7, #2]
 800140c:	429a      	cmp	r2, r3
 800140e:	da01      	bge.n	8001414 <ESP_GetIP+0x68>
                {
                    last_ip = ip_start;
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	61fb      	str	r3, [r7, #28]
                }
            }
            search += 6;
 8001414:	6a3b      	ldr	r3, [r7, #32]
 8001416:	3306      	adds	r3, #6
 8001418:	623b      	str	r3, [r7, #32]
        while ((search = strstr(search, "STAIP,")) != NULL)
 800141a:	4928      	ldr	r1, [pc, #160]	@ (80014bc <ESP_GetIP+0x110>)
 800141c:	6a38      	ldr	r0, [r7, #32]
 800141e:	f009 f847 	bl	800a4b0 <strstr>
 8001422:	6238      	str	r0, [r7, #32]
 8001424:	6a3b      	ldr	r3, [r7, #32]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d1d9      	bne.n	80013de <ESP_GetIP+0x32>
        }

        if (last_ip)
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d028      	beq.n	8001482 <ESP_GetIP+0xd6>
        {
            char *end = strchr(last_ip, '"');
 8001430:	2122      	movs	r1, #34	@ 0x22
 8001432:	69f8      	ldr	r0, [r7, #28]
 8001434:	f009 f81c 	bl	800a470 <strchr>
 8001438:	6178      	str	r0, [r7, #20]
            strncpy(ip_buffer, last_ip, end - last_ip);
 800143a:	697a      	ldr	r2, [r7, #20]
 800143c:	69fb      	ldr	r3, [r7, #28]
 800143e:	1ad3      	subs	r3, r2, r3
 8001440:	461a      	mov	r2, r3
 8001442:	69f9      	ldr	r1, [r7, #28]
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f009 f820 	bl	800a48a <strncpy>
            ip_buffer[end - last_ip] = '\0';
 800144a:	697a      	ldr	r2, [r7, #20]
 800144c:	69fb      	ldr	r3, [r7, #28]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	461a      	mov	r2, r3
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4413      	add	r3, r2
 8001456:	2200      	movs	r2, #0
 8001458:	701a      	strb	r2, [r3, #0]

            if (strcmp(ip_buffer, "0.0.0.0") == 0)
 800145a:	4919      	ldr	r1, [pc, #100]	@ (80014c0 <ESP_GetIP+0x114>)
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f7fe febf 	bl	80001e0 <strcmp>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d107      	bne.n	8001478 <ESP_GetIP+0xcc>
            {
            	DEBUG_LOG("Attempt %d: IP not ready yet (0.0.0.0). Retrying...", attempt);
                ESP_ConnState = ESP8266_CONNECTED_NO_IP;
 8001468:	4b16      	ldr	r3, [pc, #88]	@ (80014c4 <ESP_GetIP+0x118>)
 800146a:	2201      	movs	r2, #1
 800146c:	701a      	strb	r2, [r3, #0]
                HAL_Delay(1000);
 800146e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001472:	f003 fe8b 	bl	800518c <HAL_Delay>
                continue;
 8001476:	e00a      	b.n	800148e <ESP_GetIP+0xe2>
            }

            DEBUG_LOG("Got IP: %s", ip_buffer);
            ESP_ConnState = ESP8266_CONNECTED_IP;
 8001478:	4b12      	ldr	r3, [pc, #72]	@ (80014c4 <ESP_GetIP+0x118>)
 800147a:	2202      	movs	r2, #2
 800147c:	701a      	strb	r2, [r3, #0]
            return ESP8266_OK;
 800147e:	2300      	movs	r3, #0
 8001480:	e00f      	b.n	80014a2 <ESP_GetIP+0xf6>
        }

        DEBUG_LOG("Attempt %d: Failed to parse STAIP.", attempt);
        HAL_Delay(500);
 8001482:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001486:	f003 fe81 	bl	800518c <HAL_Delay>
 800148a:	e000      	b.n	800148e <ESP_GetIP+0xe2>
            continue;
 800148c:	bf00      	nop
    for (int attempt = 1; attempt <= 3; attempt++)
 800148e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001490:	3301      	adds	r3, #1
 8001492:	627b      	str	r3, [r7, #36]	@ 0x24
 8001494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001496:	2b03      	cmp	r3, #3
 8001498:	dd91      	ble.n	80013be <ESP_GetIP+0x12>
    }

    DEBUG_LOG("Failed to fetch IP after retries.");
    ESP_ConnState = ESP8266_CONNECTED_NO_IP;  // still connected, but no IP
 800149a:	4b0a      	ldr	r3, [pc, #40]	@ (80014c4 <ESP_GetIP+0x118>)
 800149c:	2201      	movs	r2, #1
 800149e:	701a      	strb	r2, [r3, #0]
    return ESP8266_ERROR;
 80014a0:	2301      	movs	r3, #1
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3728      	adds	r7, #40	@ 0x28
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	0800cca8 	.word	0x0800cca8
 80014b0:	0800cf70 	.word	0x0800cf70
 80014b4:	20000214 	.word	0x20000214
 80014b8:	0800cf7c 	.word	0x0800cf7c
 80014bc:	0800cf84 	.word	0x0800cf84
 80014c0:	0800cf8c 	.word	0x0800cf8c
 80014c4:	20000210 	.word	0x20000210

080014c8 <ESP_SendCommand>:

static ESP8266_Status ESP_SendCommand(char *cmd, const char *ack, uint32_t timeout)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b088      	sub	sp, #32
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	60f8      	str	r0, [r7, #12]
 80014d0:	60b9      	str	r1, [r7, #8]
 80014d2:	607a      	str	r2, [r7, #4]
    uint8_t ch;
    uint16_t idx = 0;
 80014d4:	2300      	movs	r3, #0
 80014d6:	83fb      	strh	r3, [r7, #30]
    uint32_t tickstart;
    int found = 0;
 80014d8:	2300      	movs	r3, #0
 80014da:	61bb      	str	r3, [r7, #24]

    memset(esp_rx_buffer, 0, sizeof(esp_rx_buffer));
 80014dc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80014e0:	2100      	movs	r1, #0
 80014e2:	4835      	ldr	r0, [pc, #212]	@ (80015b8 <ESP_SendCommand+0xf0>)
 80014e4:	f008 ffbc 	bl	800a460 <memset>
    tickstart = HAL_GetTick();
 80014e8:	f003 fe44 	bl	8005174 <HAL_GetTick>
 80014ec:	6178      	str	r0, [r7, #20]

    if (strlen(cmd) > 0)
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d044      	beq.n	8001580 <ESP_SendCommand+0xb8>
    {
        DEBUG_LOG("Sending: %s", cmd);
        if (HAL_UART_Transmit(&ESP_UART, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY) != HAL_OK)
 80014f6:	68f8      	ldr	r0, [r7, #12]
 80014f8:	f7fe fed2 	bl	80002a0 <strlen>
 80014fc:	4603      	mov	r3, r0
 80014fe:	b29a      	uxth	r2, r3
 8001500:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001504:	68f9      	ldr	r1, [r7, #12]
 8001506:	482d      	ldr	r0, [pc, #180]	@ (80015bc <ESP_SendCommand+0xf4>)
 8001508:	f007 fb7e 	bl	8008c08 <HAL_UART_Transmit>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d036      	beq.n	8001580 <ESP_SendCommand+0xb8>
            return ESP8266_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e04c      	b.n	80015b0 <ESP_SendCommand+0xe8>
    }

    while ((HAL_GetTick() - tickstart) < timeout && idx < sizeof(esp_rx_buffer) - 1)
    {
        if (HAL_UART_Receive(&ESP_UART, &ch, 1, 10) == HAL_OK)
 8001516:	f107 0113 	add.w	r1, r7, #19
 800151a:	230a      	movs	r3, #10
 800151c:	2201      	movs	r2, #1
 800151e:	4827      	ldr	r0, [pc, #156]	@ (80015bc <ESP_SendCommand+0xf4>)
 8001520:	f007 fbfd 	bl	8008d1e <HAL_UART_Receive>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d12a      	bne.n	8001580 <ESP_SendCommand+0xb8>
        {
            esp_rx_buffer[idx++] = ch;
 800152a:	8bfb      	ldrh	r3, [r7, #30]
 800152c:	1c5a      	adds	r2, r3, #1
 800152e:	83fa      	strh	r2, [r7, #30]
 8001530:	461a      	mov	r2, r3
 8001532:	7cf9      	ldrb	r1, [r7, #19]
 8001534:	4b20      	ldr	r3, [pc, #128]	@ (80015b8 <ESP_SendCommand+0xf0>)
 8001536:	5499      	strb	r1, [r3, r2]
            esp_rx_buffer[idx]   = '\0';
 8001538:	8bfb      	ldrh	r3, [r7, #30]
 800153a:	4a1f      	ldr	r2, [pc, #124]	@ (80015b8 <ESP_SendCommand+0xf0>)
 800153c:	2100      	movs	r1, #0
 800153e:	54d1      	strb	r1, [r2, r3]

            // check for ACK
            if (!found && strstr(esp_rx_buffer, ack))
 8001540:	69bb      	ldr	r3, [r7, #24]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d108      	bne.n	8001558 <ESP_SendCommand+0x90>
 8001546:	68b9      	ldr	r1, [r7, #8]
 8001548:	481b      	ldr	r0, [pc, #108]	@ (80015b8 <ESP_SendCommand+0xf0>)
 800154a:	f008 ffb1 	bl	800a4b0 <strstr>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <ESP_SendCommand+0x90>
            {
                DEBUG_LOG("Matched ACK: %s", ack);
                found = 1; // mark as found but keep reading
 8001554:	2301      	movs	r3, #1
 8001556:	61bb      	str	r3, [r7, #24]
            }

            // handle busy response
            if (strstr(esp_rx_buffer, "busy"))
 8001558:	4919      	ldr	r1, [pc, #100]	@ (80015c0 <ESP_SendCommand+0xf8>)
 800155a:	4817      	ldr	r0, [pc, #92]	@ (80015b8 <ESP_SendCommand+0xf0>)
 800155c:	f008 ffa8 	bl	800a4b0 <strstr>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d00c      	beq.n	8001580 <ESP_SendCommand+0xb8>
            {
                DEBUG_LOG("ESP is busy... delaying before retry");
                HAL_Delay(1500);
 8001566:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800156a:	f003 fe0f 	bl	800518c <HAL_Delay>
                idx = 0;
 800156e:	2300      	movs	r3, #0
 8001570:	83fb      	strh	r3, [r7, #30]
                memset(esp_rx_buffer, 0, sizeof(esp_rx_buffer));
 8001572:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001576:	2100      	movs	r1, #0
 8001578:	480f      	ldr	r0, [pc, #60]	@ (80015b8 <ESP_SendCommand+0xf0>)
 800157a:	f008 ff71 	bl	800a460 <memset>
                continue;
 800157e:	bf00      	nop
    while ((HAL_GetTick() - tickstart) < timeout && idx < sizeof(esp_rx_buffer) - 1)
 8001580:	f003 fdf8 	bl	8005174 <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	429a      	cmp	r2, r3
 800158e:	d904      	bls.n	800159a <ESP_SendCommand+0xd2>
 8001590:	8bfb      	ldrh	r3, [r7, #30]
 8001592:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 8001596:	4293      	cmp	r3, r2
 8001598:	d9bd      	bls.n	8001516 <ESP_SendCommand+0x4e>
            }
        }
    }

    if (found)
 800159a:	69bb      	ldr	r3, [r7, #24]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <ESP_SendCommand+0xdc>
    {
        DEBUG_LOG("Full buffer: %s", esp_rx_buffer);
        return ESP8266_OK;
 80015a0:	2300      	movs	r3, #0
 80015a2:	e005      	b.n	80015b0 <ESP_SendCommand+0xe8>
    }

    if (idx == 0)
 80015a4:	8bfb      	ldrh	r3, [r7, #30]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d101      	bne.n	80015ae <ESP_SendCommand+0xe6>
        return ESP8266_NO_RESPONSE;
 80015aa:	2303      	movs	r3, #3
 80015ac:	e000      	b.n	80015b0 <ESP_SendCommand+0xe8>

    DEBUG_LOG("Timeout or no ACK. Buffer: %s", esp_rx_buffer);
    return ESP8266_TIMEOUT;
 80015ae:	2302      	movs	r3, #2
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3720      	adds	r7, #32
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	20000214 	.word	0x20000214
 80015bc:	20000ba8 	.word	0x20000ba8
 80015c0:	0800cf94 	.word	0x0800cf94

080015c4 <ESP_SendBinary>:

static ESP8266_Status ESP_SendBinary(uint8_t *bin, size_t len, const char *ack, uint32_t timeout)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b088      	sub	sp, #32
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	60f8      	str	r0, [r7, #12]
 80015cc:	60b9      	str	r1, [r7, #8]
 80015ce:	607a      	str	r2, [r7, #4]
 80015d0:	603b      	str	r3, [r7, #0]
    uint8_t ch;
    uint16_t idx = 0;
 80015d2:	2300      	movs	r3, #0
 80015d4:	83fb      	strh	r3, [r7, #30]
    uint32_t tickstart;
    int found = 0;
 80015d6:	2300      	movs	r3, #0
 80015d8:	61bb      	str	r3, [r7, #24]

    memset(esp_rx_buffer, 0, sizeof(esp_rx_buffer));
 80015da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80015de:	2100      	movs	r1, #0
 80015e0:	482b      	ldr	r0, [pc, #172]	@ (8001690 <ESP_SendBinary+0xcc>)
 80015e2:	f008 ff3d 	bl	800a460 <memset>
    tickstart = HAL_GetTick();
 80015e6:	f003 fdc5 	bl	8005174 <HAL_GetTick>
 80015ea:	6178      	str	r0, [r7, #20]

    if (len > 0)
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d036      	beq.n	8001660 <ESP_SendBinary+0x9c>
    {
        DEBUG_LOG("Sending Binary Packet");
        if (HAL_UART_Transmit(&ESP_UART, bin, len, HAL_MAX_DELAY) != HAL_OK){
 80015f2:	68bb      	ldr	r3, [r7, #8]
 80015f4:	b29a      	uxth	r2, r3
 80015f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80015fa:	68f9      	ldr	r1, [r7, #12]
 80015fc:	4825      	ldr	r0, [pc, #148]	@ (8001694 <ESP_SendBinary+0xd0>)
 80015fe:	f007 fb03 	bl	8008c08 <HAL_UART_Transmit>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d02b      	beq.n	8001660 <ESP_SendBinary+0x9c>
            return ESP8266_ERROR;
 8001608:	2301      	movs	r3, #1
 800160a:	e03c      	b.n	8001686 <ESP_SendBinary+0xc2>
        }
    }

    while ((HAL_GetTick() - tickstart) < timeout && idx < sizeof(esp_rx_buffer) - 1)
    {
        if (HAL_UART_Receive(&ESP_UART, &ch, 1, 10) == HAL_OK)
 800160c:	f107 0113 	add.w	r1, r7, #19
 8001610:	230a      	movs	r3, #10
 8001612:	2201      	movs	r2, #1
 8001614:	481f      	ldr	r0, [pc, #124]	@ (8001694 <ESP_SendBinary+0xd0>)
 8001616:	f007 fb82 	bl	8008d1e <HAL_UART_Receive>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d11f      	bne.n	8001660 <ESP_SendBinary+0x9c>
        {
            esp_rx_buffer[idx++] = ch;
 8001620:	8bfb      	ldrh	r3, [r7, #30]
 8001622:	1c5a      	adds	r2, r3, #1
 8001624:	83fa      	strh	r2, [r7, #30]
 8001626:	461a      	mov	r2, r3
 8001628:	7cf9      	ldrb	r1, [r7, #19]
 800162a:	4b19      	ldr	r3, [pc, #100]	@ (8001690 <ESP_SendBinary+0xcc>)
 800162c:	5499      	strb	r1, [r3, r2]
            esp_rx_buffer[idx]   = '\0';
 800162e:	8bfb      	ldrh	r3, [r7, #30]
 8001630:	4a17      	ldr	r2, [pc, #92]	@ (8001690 <ESP_SendBinary+0xcc>)
 8001632:	2100      	movs	r1, #0
 8001634:	54d1      	strb	r1, [r2, r3]

            // check for ACK
            if (!found && strstr(esp_rx_buffer, ack))
 8001636:	69bb      	ldr	r3, [r7, #24]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d108      	bne.n	800164e <ESP_SendBinary+0x8a>
 800163c:	6879      	ldr	r1, [r7, #4]
 800163e:	4814      	ldr	r0, [pc, #80]	@ (8001690 <ESP_SendBinary+0xcc>)
 8001640:	f008 ff36 	bl	800a4b0 <strstr>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <ESP_SendBinary+0x8a>
            {
                DEBUG_LOG("Matched ACK: %s", ack);
                found = 1; // mark as found but keep reading
 800164a:	2301      	movs	r3, #1
 800164c:	61bb      	str	r3, [r7, #24]
            }

            // handle Link Not valid ERROR
            if (strstr(esp_rx_buffer, "ERROR"))
 800164e:	4912      	ldr	r1, [pc, #72]	@ (8001698 <ESP_SendBinary+0xd4>)
 8001650:	480f      	ldr	r0, [pc, #60]	@ (8001690 <ESP_SendBinary+0xcc>)
 8001652:	f008 ff2d 	bl	800a4b0 <strstr>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <ESP_SendBinary+0x9c>
            {
                DEBUG_LOG("ESP Disconnected");
                return ESP8266_ERROR;
 800165c:	2301      	movs	r3, #1
 800165e:	e012      	b.n	8001686 <ESP_SendBinary+0xc2>
    while ((HAL_GetTick() - tickstart) < timeout && idx < sizeof(esp_rx_buffer) - 1)
 8001660:	f003 fd88 	bl	8005174 <HAL_GetTick>
 8001664:	4602      	mov	r2, r0
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	683a      	ldr	r2, [r7, #0]
 800166c:	429a      	cmp	r2, r3
 800166e:	d904      	bls.n	800167a <ESP_SendBinary+0xb6>
 8001670:	8bfb      	ldrh	r3, [r7, #30]
 8001672:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 8001676:	4293      	cmp	r3, r2
 8001678:	d9c8      	bls.n	800160c <ESP_SendBinary+0x48>
            }
        }
    }

    if (found)
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <ESP_SendBinary+0xc0>
    {
        DEBUG_LOG("Full buffer: %s", esp_rx_buffer);
        return ESP8266_OK;
 8001680:	2300      	movs	r3, #0
 8001682:	e000      	b.n	8001686 <ESP_SendBinary+0xc2>
    }

    DEBUG_LOG("Timeout or no ACK. Buffer: %s", esp_rx_buffer);
    return ESP8266_TIMEOUT;
 8001684:	2302      	movs	r3, #2
}
 8001686:	4618      	mov	r0, r3
 8001688:	3720      	adds	r7, #32
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20000214 	.word	0x20000214
 8001694:	20000ba8 	.word	0x20000ba8
 8001698:	0800cf9c 	.word	0x0800cf9c

0800169c <MQTT_BuildConnect>:

static int MQTT_BuildConnect(uint8_t *packet, const char *clientID, const char *username, const char *password, uint16_t keepalive)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b08a      	sub	sp, #40	@ 0x28
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	60f8      	str	r0, [r7, #12]
 80016a4:	60b9      	str	r1, [r7, #8]
 80016a6:	607a      	str	r2, [r7, #4]
 80016a8:	603b      	str	r3, [r7, #0]
    int len = 0;
 80016aa:	2300      	movs	r3, #0
 80016ac:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Fixed Header */
    packet[len++] = 0x10;   // CONNECT packet type
 80016ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b0:	1c5a      	adds	r2, r3, #1
 80016b2:	627a      	str	r2, [r7, #36]	@ 0x24
 80016b4:	461a      	mov	r2, r3
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	4413      	add	r3, r2
 80016ba:	2210      	movs	r2, #16
 80016bc:	701a      	strb	r2, [r3, #0]
    int remLenPos = len++;  // Remaining length placeholder
 80016be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c0:	1c5a      	adds	r2, r3, #1
 80016c2:	627a      	str	r2, [r7, #36]	@ 0x24
 80016c4:	61fb      	str	r3, [r7, #28]

    /* Variable Header */
    packet[len++] = 0x00; packet[len++] = 0x04;
 80016c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c8:	1c5a      	adds	r2, r3, #1
 80016ca:	627a      	str	r2, [r7, #36]	@ 0x24
 80016cc:	461a      	mov	r2, r3
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	4413      	add	r3, r2
 80016d2:	2200      	movs	r2, #0
 80016d4:	701a      	strb	r2, [r3, #0]
 80016d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016d8:	1c5a      	adds	r2, r3, #1
 80016da:	627a      	str	r2, [r7, #36]	@ 0x24
 80016dc:	461a      	mov	r2, r3
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	4413      	add	r3, r2
 80016e2:	2204      	movs	r2, #4
 80016e4:	701a      	strb	r2, [r3, #0]
    packet[len++] = 'M'; packet[len++] = 'Q'; packet[len++] = 'T'; packet[len++] = 'T';
 80016e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e8:	1c5a      	adds	r2, r3, #1
 80016ea:	627a      	str	r2, [r7, #36]	@ 0x24
 80016ec:	461a      	mov	r2, r3
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	4413      	add	r3, r2
 80016f2:	224d      	movs	r2, #77	@ 0x4d
 80016f4:	701a      	strb	r2, [r3, #0]
 80016f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f8:	1c5a      	adds	r2, r3, #1
 80016fa:	627a      	str	r2, [r7, #36]	@ 0x24
 80016fc:	461a      	mov	r2, r3
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	4413      	add	r3, r2
 8001702:	2251      	movs	r2, #81	@ 0x51
 8001704:	701a      	strb	r2, [r3, #0]
 8001706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001708:	1c5a      	adds	r2, r3, #1
 800170a:	627a      	str	r2, [r7, #36]	@ 0x24
 800170c:	461a      	mov	r2, r3
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	4413      	add	r3, r2
 8001712:	2254      	movs	r2, #84	@ 0x54
 8001714:	701a      	strb	r2, [r3, #0]
 8001716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001718:	1c5a      	adds	r2, r3, #1
 800171a:	627a      	str	r2, [r7, #36]	@ 0x24
 800171c:	461a      	mov	r2, r3
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	4413      	add	r3, r2
 8001722:	2254      	movs	r2, #84	@ 0x54
 8001724:	701a      	strb	r2, [r3, #0]
    packet[len++] = 0x04;   // Protocol Level = 4 (MQTT 3.1.1)
 8001726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001728:	1c5a      	adds	r2, r3, #1
 800172a:	627a      	str	r2, [r7, #36]	@ 0x24
 800172c:	461a      	mov	r2, r3
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	4413      	add	r3, r2
 8001732:	2204      	movs	r2, #4
 8001734:	701a      	strb	r2, [r3, #0]

    uint8_t connectFlags = 0x02; // Clean Session
 8001736:	2302      	movs	r3, #2
 8001738:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (username) connectFlags |= 0x80;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d005      	beq.n	800174e <MQTT_BuildConnect+0xb2>
 8001742:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001746:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800174a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (password) connectFlags |= 0x40;
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d005      	beq.n	8001760 <MQTT_BuildConnect+0xc4>
 8001754:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001758:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800175c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    packet[len++] = connectFlags;
 8001760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001762:	1c5a      	adds	r2, r3, #1
 8001764:	627a      	str	r2, [r7, #36]	@ 0x24
 8001766:	461a      	mov	r2, r3
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	4413      	add	r3, r2
 800176c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001770:	701a      	strb	r2, [r3, #0]

    // Keep Alive
    packet[len++] = (keepalive >> 8) & 0xFF;
 8001772:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001774:	0a1b      	lsrs	r3, r3, #8
 8001776:	b299      	uxth	r1, r3
 8001778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800177a:	1c5a      	adds	r2, r3, #1
 800177c:	627a      	str	r2, [r7, #36]	@ 0x24
 800177e:	461a      	mov	r2, r3
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	4413      	add	r3, r2
 8001784:	b2ca      	uxtb	r2, r1
 8001786:	701a      	strb	r2, [r3, #0]
    packet[len++] = (keepalive & 0xFF);
 8001788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800178a:	1c5a      	adds	r2, r3, #1
 800178c:	627a      	str	r2, [r7, #36]	@ 0x24
 800178e:	461a      	mov	r2, r3
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	4413      	add	r3, r2
 8001794:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001796:	b2d2      	uxtb	r2, r2
 8001798:	701a      	strb	r2, [r3, #0]

    /* Payload */
    // Client ID
    uint16_t cid_len = strlen(clientID);
 800179a:	68b8      	ldr	r0, [r7, #8]
 800179c:	f7fe fd80 	bl	80002a0 <strlen>
 80017a0:	4603      	mov	r3, r0
 80017a2:	837b      	strh	r3, [r7, #26]
    packet[len++] = cid_len >> 8;
 80017a4:	8b7b      	ldrh	r3, [r7, #26]
 80017a6:	0a1b      	lsrs	r3, r3, #8
 80017a8:	b299      	uxth	r1, r3
 80017aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ac:	1c5a      	adds	r2, r3, #1
 80017ae:	627a      	str	r2, [r7, #36]	@ 0x24
 80017b0:	461a      	mov	r2, r3
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	4413      	add	r3, r2
 80017b6:	b2ca      	uxtb	r2, r1
 80017b8:	701a      	strb	r2, [r3, #0]
    packet[len++] = cid_len & 0xFF;
 80017ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017bc:	1c5a      	adds	r2, r3, #1
 80017be:	627a      	str	r2, [r7, #36]	@ 0x24
 80017c0:	461a      	mov	r2, r3
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	4413      	add	r3, r2
 80017c6:	8b7a      	ldrh	r2, [r7, #26]
 80017c8:	b2d2      	uxtb	r2, r2
 80017ca:	701a      	strb	r2, [r3, #0]
    memcpy(&packet[len], clientID, cid_len); len += cid_len;
 80017cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ce:	68fa      	ldr	r2, [r7, #12]
 80017d0:	4413      	add	r3, r2
 80017d2:	8b7a      	ldrh	r2, [r7, #26]
 80017d4:	68b9      	ldr	r1, [r7, #8]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f008 ff07 	bl	800a5ea <memcpy>
 80017dc:	8b7b      	ldrh	r3, [r7, #26]
 80017de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017e0:	4413      	add	r3, r2
 80017e2:	627b      	str	r3, [r7, #36]	@ 0x24

    // Username
    if (username) {
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d024      	beq.n	8001834 <MQTT_BuildConnect+0x198>
        uint16_t ulen = strlen(username);
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f7fe fd58 	bl	80002a0 <strlen>
 80017f0:	4603      	mov	r3, r0
 80017f2:	833b      	strh	r3, [r7, #24]
        packet[len++] = ulen >> 8;
 80017f4:	8b3b      	ldrh	r3, [r7, #24]
 80017f6:	0a1b      	lsrs	r3, r3, #8
 80017f8:	b299      	uxth	r1, r3
 80017fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017fc:	1c5a      	adds	r2, r3, #1
 80017fe:	627a      	str	r2, [r7, #36]	@ 0x24
 8001800:	461a      	mov	r2, r3
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	4413      	add	r3, r2
 8001806:	b2ca      	uxtb	r2, r1
 8001808:	701a      	strb	r2, [r3, #0]
        packet[len++] = ulen & 0xFF;
 800180a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800180c:	1c5a      	adds	r2, r3, #1
 800180e:	627a      	str	r2, [r7, #36]	@ 0x24
 8001810:	461a      	mov	r2, r3
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	4413      	add	r3, r2
 8001816:	8b3a      	ldrh	r2, [r7, #24]
 8001818:	b2d2      	uxtb	r2, r2
 800181a:	701a      	strb	r2, [r3, #0]
        memcpy(&packet[len], username, ulen); len += ulen;
 800181c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800181e:	68fa      	ldr	r2, [r7, #12]
 8001820:	4413      	add	r3, r2
 8001822:	8b3a      	ldrh	r2, [r7, #24]
 8001824:	6879      	ldr	r1, [r7, #4]
 8001826:	4618      	mov	r0, r3
 8001828:	f008 fedf 	bl	800a5ea <memcpy>
 800182c:	8b3b      	ldrh	r3, [r7, #24]
 800182e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001830:	4413      	add	r3, r2
 8001832:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    // Password
    if (password) {
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d024      	beq.n	8001884 <MQTT_BuildConnect+0x1e8>
        uint16_t plen = strlen(password);
 800183a:	6838      	ldr	r0, [r7, #0]
 800183c:	f7fe fd30 	bl	80002a0 <strlen>
 8001840:	4603      	mov	r3, r0
 8001842:	82fb      	strh	r3, [r7, #22]
        packet[len++] = plen >> 8;
 8001844:	8afb      	ldrh	r3, [r7, #22]
 8001846:	0a1b      	lsrs	r3, r3, #8
 8001848:	b299      	uxth	r1, r3
 800184a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800184c:	1c5a      	adds	r2, r3, #1
 800184e:	627a      	str	r2, [r7, #36]	@ 0x24
 8001850:	461a      	mov	r2, r3
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	4413      	add	r3, r2
 8001856:	b2ca      	uxtb	r2, r1
 8001858:	701a      	strb	r2, [r3, #0]
        packet[len++] = plen & 0xFF;
 800185a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800185c:	1c5a      	adds	r2, r3, #1
 800185e:	627a      	str	r2, [r7, #36]	@ 0x24
 8001860:	461a      	mov	r2, r3
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	4413      	add	r3, r2
 8001866:	8afa      	ldrh	r2, [r7, #22]
 8001868:	b2d2      	uxtb	r2, r2
 800186a:	701a      	strb	r2, [r3, #0]
        memcpy(&packet[len], password, plen); len += plen;
 800186c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800186e:	68fa      	ldr	r2, [r7, #12]
 8001870:	4413      	add	r3, r2
 8001872:	8afa      	ldrh	r2, [r7, #22]
 8001874:	6839      	ldr	r1, [r7, #0]
 8001876:	4618      	mov	r0, r3
 8001878:	f008 feb7 	bl	800a5ea <memcpy>
 800187c:	8afb      	ldrh	r3, [r7, #22]
 800187e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001880:	4413      	add	r3, r2
 8001882:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    // Remaining length from Fixed Header
    packet[remLenPos] = len - 2;  // remove first 2 bytes of Fixed Header
 8001884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001886:	b2da      	uxtb	r2, r3
 8001888:	69fb      	ldr	r3, [r7, #28]
 800188a:	68f9      	ldr	r1, [r7, #12]
 800188c:	440b      	add	r3, r1
 800188e:	3a02      	subs	r2, #2
 8001890:	b2d2      	uxtb	r2, r2
 8001892:	701a      	strb	r2, [r3, #0]
    return len;
 8001894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8001896:	4618      	mov	r0, r3
 8001898:	3728      	adds	r7, #40	@ 0x28
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <cJSON_strdup>:
#define static_strlen(string_literal) (sizeof(string_literal) - sizeof(""))

static internal_hooks global_hooks = { internal_malloc, internal_free, internal_realloc };

static unsigned char* cJSON_strdup(const unsigned char* string, const internal_hooks * const hooks)
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	b084      	sub	sp, #16
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
 80018a6:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 80018a8:	2300      	movs	r3, #0
 80018aa:	60fb      	str	r3, [r7, #12]
    unsigned char *copy = NULL;
 80018ac:	2300      	movs	r3, #0
 80018ae:	60bb      	str	r3, [r7, #8]

    if (string == NULL)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d101      	bne.n	80018ba <cJSON_strdup+0x1c>
    {
        return NULL;
 80018b6:	2300      	movs	r3, #0
 80018b8:	e015      	b.n	80018e6 <cJSON_strdup+0x48>
    }

    length = strlen((const char*)string) + sizeof("");
 80018ba:	6878      	ldr	r0, [r7, #4]
 80018bc:	f7fe fcf0 	bl	80002a0 <strlen>
 80018c0:	4603      	mov	r3, r0
 80018c2:	3301      	adds	r3, #1
 80018c4:	60fb      	str	r3, [r7, #12]
    copy = (unsigned char*)hooks->allocate(length);
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	68f8      	ldr	r0, [r7, #12]
 80018cc:	4798      	blx	r3
 80018ce:	60b8      	str	r0, [r7, #8]
    if (copy == NULL)
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d101      	bne.n	80018da <cJSON_strdup+0x3c>
    {
        return NULL;
 80018d6:	2300      	movs	r3, #0
 80018d8:	e005      	b.n	80018e6 <cJSON_strdup+0x48>
    }
    memcpy(copy, string, length);
 80018da:	68fa      	ldr	r2, [r7, #12]
 80018dc:	6879      	ldr	r1, [r7, #4]
 80018de:	68b8      	ldr	r0, [r7, #8]
 80018e0:	f008 fe83 	bl	800a5ea <memcpy>

    return copy;
 80018e4:	68bb      	ldr	r3, [r7, #8]
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3710      	adds	r7, #16
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}

080018ee <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 80018ee:	b580      	push	{r7, lr}
 80018f0:	b084      	sub	sp, #16
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2028      	movs	r0, #40	@ 0x28
 80018fc:	4798      	blx	r3
 80018fe:	60f8      	str	r0, [r7, #12]
    if (node)
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d004      	beq.n	8001910 <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 8001906:	2228      	movs	r2, #40	@ 0x28
 8001908:	2100      	movs	r1, #0
 800190a:	68f8      	ldr	r0, [r7, #12]
 800190c:	f008 fda8 	bl	800a460 <memset>
    }

    return node;
 8001910:	68fb      	ldr	r3, [r7, #12]
}
 8001912:	4618      	mov	r0, r3
 8001914:	3710      	adds	r7, #16
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
	...

0800191c <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 8001924:	2300      	movs	r3, #0
 8001926:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 8001928:	e03d      	b.n	80019a6 <cJSON_Delete+0x8a>
    {
        next = item->next;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001938:	2b00      	cmp	r3, #0
 800193a:	d108      	bne.n	800194e <cJSON_Delete+0x32>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d004      	beq.n	800194e <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff ffe7 	bl	800191c <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	68db      	ldr	r3, [r3, #12]
 8001952:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001956:	2b00      	cmp	r3, #0
 8001958:	d10c      	bne.n	8001974 <cJSON_Delete+0x58>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	691b      	ldr	r3, [r3, #16]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d008      	beq.n	8001974 <cJSON_Delete+0x58>
        {
            global_hooks.deallocate(item->valuestring);
 8001962:	4b15      	ldr	r3, [pc, #84]	@ (80019b8 <cJSON_Delete+0x9c>)
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	6912      	ldr	r2, [r2, #16]
 800196a:	4610      	mov	r0, r2
 800196c:	4798      	blx	r3
            item->valuestring = NULL;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2200      	movs	r2, #0
 8001972:	611a      	str	r2, [r3, #16]
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800197c:	2b00      	cmp	r3, #0
 800197e:	d10c      	bne.n	800199a <cJSON_Delete+0x7e>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6a1b      	ldr	r3, [r3, #32]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d008      	beq.n	800199a <cJSON_Delete+0x7e>
        {
            global_hooks.deallocate(item->string);
 8001988:	4b0b      	ldr	r3, [pc, #44]	@ (80019b8 <cJSON_Delete+0x9c>)
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	687a      	ldr	r2, [r7, #4]
 800198e:	6a12      	ldr	r2, [r2, #32]
 8001990:	4610      	mov	r0, r2
 8001992:	4798      	blx	r3
            item->string = NULL;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2200      	movs	r2, #0
 8001998:	621a      	str	r2, [r3, #32]
        }
        global_hooks.deallocate(item);
 800199a:	4b07      	ldr	r3, [pc, #28]	@ (80019b8 <cJSON_Delete+0x9c>)
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	6878      	ldr	r0, [r7, #4]
 80019a0:	4798      	blx	r3
        item = next;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d1be      	bne.n	800192a <cJSON_Delete+0xe>
    }
}
 80019ac:	bf00      	nop
 80019ae:	bf00      	nop
 80019b0:	3710      	adds	r7, #16
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	20000000 	.word	0x20000000

080019bc <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 80019c0:	232e      	movs	r3, #46	@ 0x2e
#endif
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <ensure>:
    internal_hooks hooks;
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer * const p, size_t needed)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	6039      	str	r1, [r7, #0]
    unsigned char *newbuffer = NULL;
 80019d6:	2300      	movs	r3, #0
 80019d8:	60fb      	str	r3, [r7, #12]
    size_t newsize = 0;
 80019da:	2300      	movs	r3, #0
 80019dc:	60bb      	str	r3, [r7, #8]

    if ((p == NULL) || (p->buffer == NULL))
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d003      	beq.n	80019ec <ensure+0x20>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d101      	bne.n	80019f0 <ensure+0x24>
    {
        return NULL;
 80019ec:	2300      	movs	r3, #0
 80019ee:	e083      	b.n	8001af8 <ensure+0x12c>
    }

    if ((p->length > 0) && (p->offset >= p->length))
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d007      	beq.n	8001a08 <ensure+0x3c>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	689a      	ldr	r2, [r3, #8]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d301      	bcc.n	8001a08 <ensure+0x3c>
    {
        /* make sure that offset is valid */
        return NULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	e077      	b.n	8001af8 <ensure+0x12c>
    }

    if (needed > INT_MAX)
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	da01      	bge.n	8001a12 <ensure+0x46>
    {
        /* sizes bigger than INT_MAX are currently not supported */
        return NULL;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	e072      	b.n	8001af8 <ensure+0x12c>
    }

    needed += p->offset + 1;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	689a      	ldr	r2, [r3, #8]
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	4413      	add	r3, r2
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	603b      	str	r3, [r7, #0]
    if (needed <= p->length)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	683a      	ldr	r2, [r7, #0]
 8001a24:	429a      	cmp	r2, r3
 8001a26:	d805      	bhi.n	8001a34 <ensure+0x68>
    {
        return p->buffer + p->offset;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	4413      	add	r3, r2
 8001a32:	e061      	b.n	8001af8 <ensure+0x12c>
    }

    if (p->noalloc) {
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	691b      	ldr	r3, [r3, #16]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <ensure+0x74>
        return NULL;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	e05b      	b.n	8001af8 <ensure+0x12c>
    }

    /* calculate new buffer size */
    if (needed > (INT_MAX / 2))
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a46:	d308      	bcc.n	8001a5a <ensure+0x8e>
    {
        /* overflow of int, use INT_MAX if possible */
        if (needed <= INT_MAX)
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	db03      	blt.n	8001a56 <ensure+0x8a>
        {
            newsize = INT_MAX;
 8001a4e:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8001a52:	60bb      	str	r3, [r7, #8]
 8001a54:	e004      	b.n	8001a60 <ensure+0x94>
        }
        else
        {
            return NULL;
 8001a56:	2300      	movs	r3, #0
 8001a58:	e04e      	b.n	8001af8 <ensure+0x12c>
        }
    }
    else
    {
        newsize = needed * 2;
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	005b      	lsls	r3, r3, #1
 8001a5e:	60bb      	str	r3, [r7, #8]
    }

    if (p->hooks.reallocate != NULL)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6a1b      	ldr	r3, [r3, #32]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d018      	beq.n	8001a9a <ensure+0xce>
    {
        /* reallocate with realloc if available */
        newbuffer = (unsigned char*)p->hooks.reallocate(p->buffer, newsize);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6a1b      	ldr	r3, [r3, #32]
 8001a6c:	687a      	ldr	r2, [r7, #4]
 8001a6e:	6812      	ldr	r2, [r2, #0]
 8001a70:	68b9      	ldr	r1, [r7, #8]
 8001a72:	4610      	mov	r0, r2
 8001a74:	4798      	blx	r3
 8001a76:	60f8      	str	r0, [r7, #12]
        if (newbuffer == NULL)
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d132      	bne.n	8001ae4 <ensure+0x118>
        {
            p->hooks.deallocate(p->buffer);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	69db      	ldr	r3, [r3, #28]
 8001a82:	687a      	ldr	r2, [r7, #4]
 8001a84:	6812      	ldr	r2, [r2, #0]
 8001a86:	4610      	mov	r0, r2
 8001a88:	4798      	blx	r3
            p->length = 0;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2200      	movs	r2, #0
 8001a94:	601a      	str	r2, [r3, #0]

            return NULL;
 8001a96:	2300      	movs	r3, #0
 8001a98:	e02e      	b.n	8001af8 <ensure+0x12c>
        }
    }
    else
    {
        /* otherwise reallocate manually */
        newbuffer = (unsigned char*)p->hooks.allocate(newsize);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	699b      	ldr	r3, [r3, #24]
 8001a9e:	68b8      	ldr	r0, [r7, #8]
 8001aa0:	4798      	blx	r3
 8001aa2:	60f8      	str	r0, [r7, #12]
        if (!newbuffer)
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d10d      	bne.n	8001ac6 <ensure+0xfa>
        {
            p->hooks.deallocate(p->buffer);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	69db      	ldr	r3, [r3, #28]
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	6812      	ldr	r2, [r2, #0]
 8001ab2:	4610      	mov	r0, r2
 8001ab4:	4798      	blx	r3
            p->length = 0;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2200      	movs	r2, #0
 8001aba:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2200      	movs	r2, #0
 8001ac0:	601a      	str	r2, [r3, #0]

            return NULL;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	e018      	b.n	8001af8 <ensure+0x12c>
        }

        memcpy(newbuffer, p->buffer, p->offset + 1);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6819      	ldr	r1, [r3, #0]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	68f8      	ldr	r0, [r7, #12]
 8001ad4:	f008 fd89 	bl	800a5ea <memcpy>
        p->hooks.deallocate(p->buffer);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	69db      	ldr	r3, [r3, #28]
 8001adc:	687a      	ldr	r2, [r7, #4]
 8001ade:	6812      	ldr	r2, [r2, #0]
 8001ae0:	4610      	mov	r0, r2
 8001ae2:	4798      	blx	r3
    }
    p->length = newsize;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	68ba      	ldr	r2, [r7, #8]
 8001ae8:	605a      	str	r2, [r3, #4]
    p->buffer = newbuffer;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	68fa      	ldr	r2, [r7, #12]
 8001aee:	601a      	str	r2, [r3, #0]

    return newbuffer + p->offset;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	68fa      	ldr	r2, [r7, #12]
 8001af6:	4413      	add	r3, r2
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3710      	adds	r7, #16
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}

08001b00 <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer * const buffer)
{
 8001b00:	b590      	push	{r4, r7, lr}
 8001b02:	b085      	sub	sp, #20
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
    const unsigned char *buffer_pointer = NULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	60fb      	str	r3, [r7, #12]
    if ((buffer == NULL) || (buffer->buffer == NULL))
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d013      	beq.n	8001b3a <update_offset+0x3a>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d00f      	beq.n	8001b3a <update_offset+0x3a>
    {
        return;
    }
    buffer_pointer = buffer->buffer + buffer->offset;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	4413      	add	r3, r2
 8001b24:	60fb      	str	r3, [r7, #12]

    buffer->offset += strlen((const char*)buffer_pointer);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	689c      	ldr	r4, [r3, #8]
 8001b2a:	68f8      	ldr	r0, [r7, #12]
 8001b2c:	f7fe fbb8 	bl	80002a0 <strlen>
 8001b30:	4603      	mov	r3, r0
 8001b32:	18e2      	adds	r2, r4, r3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	609a      	str	r2, [r3, #8]
 8001b38:	e000      	b.n	8001b3c <update_offset+0x3c>
        return;
 8001b3a:	bf00      	nop
}
 8001b3c:	3714      	adds	r7, #20
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd90      	pop	{r4, r7, pc}
	...

08001b44 <compare_double>:

/* securely comparison of floating-point variables */
static cJSON_bool compare_double(double a, double b)
{
 8001b44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b48:	b087      	sub	sp, #28
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	ed87 0b02 	vstr	d0, [r7, #8]
 8001b50:	ed87 1b00 	vstr	d1, [r7]
    double maxVal = fabs(a) > fabs(b) ? fabs(a) : fabs(b);
 8001b54:	68b8      	ldr	r0, [r7, #8]
 8001b56:	68fe      	ldr	r6, [r7, #12]
 8001b58:	f026 4100 	bic.w	r1, r6, #2147483648	@ 0x80000000
 8001b5c:	683a      	ldr	r2, [r7, #0]
 8001b5e:	687e      	ldr	r6, [r7, #4]
 8001b60:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8001b64:	f7fe fff0 	bl	8000b48 <__aeabi_dcmpgt>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d004      	beq.n	8001b78 <compare_double+0x34>
 8001b6e:	68bc      	ldr	r4, [r7, #8]
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8001b76:	e003      	b.n	8001b80 <compare_double+0x3c>
 8001b78:	683c      	ldr	r4, [r7, #0]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8001b80:	e9c7 4504 	strd	r4, r5, [r7, #16]
    return (fabs(a - b) <= maxVal * DBL_EPSILON);
 8001b84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b88:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b8c:	f7fe fb94 	bl	80002b8 <__aeabi_dsub>
 8001b90:	4602      	mov	r2, r0
 8001b92:	460b      	mov	r3, r1
 8001b94:	4690      	mov	r8, r2
 8001b96:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8001b9a:	f04f 0200 	mov.w	r2, #0
 8001b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd0 <compare_double+0x8c>)
 8001ba0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001ba4:	f7fe fd40 	bl	8000628 <__aeabi_dmul>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	460b      	mov	r3, r1
 8001bac:	2101      	movs	r1, #1
 8001bae:	460c      	mov	r4, r1
 8001bb0:	4640      	mov	r0, r8
 8001bb2:	4649      	mov	r1, r9
 8001bb4:	f7fe ffb4 	bl	8000b20 <__aeabi_dcmple>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d101      	bne.n	8001bc2 <compare_double+0x7e>
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	461c      	mov	r4, r3
 8001bc2:	b2e3      	uxtb	r3, r4
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	371c      	adds	r7, #28
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001bce:	bf00      	nop
 8001bd0:	3cb00000 	.word	0x3cb00000

08001bd4 <print_number>:

/* Render the number nicely from the given item into a string. */
static cJSON_bool print_number(const cJSON * const item, printbuffer * const output_buffer)
{
 8001bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bd6:	b093      	sub	sp, #76	@ 0x4c
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8001bde:	2300      	movs	r3, #0
 8001be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    double d = item->valuedouble;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001be8:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    int length = 0;
 8001bec:	2300      	movs	r3, #0
 8001bee:	647b      	str	r3, [r7, #68]	@ 0x44
    size_t i = 0;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	643b      	str	r3, [r7, #64]	@ 0x40
    unsigned char number_buffer[26] = {0}; /* temporary buffer to print the number into */
 8001bf4:	f107 0314 	add.w	r3, r7, #20
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]
 8001c02:	611a      	str	r2, [r3, #16]
 8001c04:	615a      	str	r2, [r3, #20]
 8001c06:	831a      	strh	r2, [r3, #24]
    unsigned char decimal_point = get_decimal_point();
 8001c08:	f7ff fed8 	bl	80019bc <get_decimal_point>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double test = 0.0;
 8001c12:	f04f 0200 	mov.w	r2, #0
 8001c16:	f04f 0300 	mov.w	r3, #0
 8001c1a:	e9c7 2302 	strd	r2, r3, [r7, #8]

    if (output_buffer == NULL)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d101      	bne.n	8001c28 <print_number+0x54>
    {
        return false;
 8001c24:	2300      	movs	r3, #0
 8001c26:	e0b4      	b.n	8001d92 <print_number+0x1be>
    }

    /* This checks for NaN and Infinity */
    if (isnan(d) || isinf(d))
 8001c28:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001c2c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001c30:	f7fe ff94 	bl	8000b5c <__aeabi_dcmpun>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d121      	bne.n	8001c7e <print_number+0xaa>
 8001c3a:	6b3c      	ldr	r4, [r7, #48]	@ 0x30
 8001c3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c3e:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8001c42:	2301      	movs	r3, #1
 8001c44:	461e      	mov	r6, r3
 8001c46:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c4a:	4b54      	ldr	r3, [pc, #336]	@ (8001d9c <print_number+0x1c8>)
 8001c4c:	4620      	mov	r0, r4
 8001c4e:	4629      	mov	r1, r5
 8001c50:	f7fe ff84 	bl	8000b5c <__aeabi_dcmpun>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d10b      	bne.n	8001c72 <print_number+0x9e>
 8001c5a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c5e:	4b4f      	ldr	r3, [pc, #316]	@ (8001d9c <print_number+0x1c8>)
 8001c60:	4620      	mov	r0, r4
 8001c62:	4629      	mov	r1, r5
 8001c64:	f7fe ff5c 	bl	8000b20 <__aeabi_dcmple>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d101      	bne.n	8001c72 <print_number+0x9e>
 8001c6e:	2300      	movs	r3, #0
 8001c70:	461e      	mov	r6, r3
 8001c72:	b2f3      	uxtb	r3, r6
 8001c74:	f083 0301 	eor.w	r3, r3, #1
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d007      	beq.n	8001c8e <print_number+0xba>
    {
        length = sprintf((char*)number_buffer, "null");
 8001c7e:	f107 0314 	add.w	r3, r7, #20
 8001c82:	4947      	ldr	r1, [pc, #284]	@ (8001da0 <print_number+0x1cc>)
 8001c84:	4618      	mov	r0, r3
 8001c86:	f008 fac3 	bl	800a210 <siprintf>
 8001c8a:	6478      	str	r0, [r7, #68]	@ 0x44
 8001c8c:	e03f      	b.n	8001d0e <print_number+0x13a>
    }
    else if(d == (double)item->valueint)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	695b      	ldr	r3, [r3, #20]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7fe fc5e 	bl	8000554 <__aeabi_i2d>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	460b      	mov	r3, r1
 8001c9c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001ca0:	f7fe ff2a 	bl	8000af8 <__aeabi_dcmpeq>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d009      	beq.n	8001cbe <print_number+0xea>
    {
        length = sprintf((char*)number_buffer, "%d", item->valueint);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	695a      	ldr	r2, [r3, #20]
 8001cae:	f107 0314 	add.w	r3, r7, #20
 8001cb2:	493c      	ldr	r1, [pc, #240]	@ (8001da4 <print_number+0x1d0>)
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f008 faab 	bl	800a210 <siprintf>
 8001cba:	6478      	str	r0, [r7, #68]	@ 0x44
 8001cbc:	e027      	b.n	8001d0e <print_number+0x13a>
    }
    else
    {
        /* Try 15 decimal places of precision to avoid nonsignificant nonzero digits */
        length = sprintf((char*)number_buffer, "%1.15g", d);
 8001cbe:	f107 0014 	add.w	r0, r7, #20
 8001cc2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001cc6:	4938      	ldr	r1, [pc, #224]	@ (8001da8 <print_number+0x1d4>)
 8001cc8:	f008 faa2 	bl	800a210 <siprintf>
 8001ccc:	6478      	str	r0, [r7, #68]	@ 0x44

        /* Check whether the original double can be recovered */
        if ((sscanf((char*)number_buffer, "%lg", &test) != 1) || !compare_double((double)test, d))
 8001cce:	f107 0208 	add.w	r2, r7, #8
 8001cd2:	f107 0314 	add.w	r3, r7, #20
 8001cd6:	4935      	ldr	r1, [pc, #212]	@ (8001dac <print_number+0x1d8>)
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f008 fabb 	bl	800a254 <siscanf>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d10c      	bne.n	8001cfe <print_number+0x12a>
 8001ce4:	ed97 7b02 	vldr	d7, [r7, #8]
 8001ce8:	ed97 1b0c 	vldr	d1, [r7, #48]	@ 0x30
 8001cec:	eeb0 0a47 	vmov.f32	s0, s14
 8001cf0:	eef0 0a67 	vmov.f32	s1, s15
 8001cf4:	f7ff ff26 	bl	8001b44 <compare_double>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d107      	bne.n	8001d0e <print_number+0x13a>
        {
            /* If not, print with 17 decimal places of precision */
            length = sprintf((char*)number_buffer, "%1.17g", d);
 8001cfe:	f107 0014 	add.w	r0, r7, #20
 8001d02:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001d06:	492a      	ldr	r1, [pc, #168]	@ (8001db0 <print_number+0x1dc>)
 8001d08:	f008 fa82 	bl	800a210 <siprintf>
 8001d0c:	6478      	str	r0, [r7, #68]	@ 0x44
        }
    }

    /* sprintf failed or buffer overrun occurred */
    if ((length < 0) || (length > (int)(sizeof(number_buffer) - 1)))
 8001d0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	db02      	blt.n	8001d1a <print_number+0x146>
 8001d14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d16:	2b19      	cmp	r3, #25
 8001d18:	dd01      	ble.n	8001d1e <print_number+0x14a>
    {
        return false;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	e039      	b.n	8001d92 <print_number+0x1be>
    }

    /* reserve appropriate space in the output */
    output_pointer = ensure(output_buffer, (size_t)length + sizeof(""));
 8001d1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d20:	3301      	adds	r3, #1
 8001d22:	4619      	mov	r1, r3
 8001d24:	6838      	ldr	r0, [r7, #0]
 8001d26:	f7ff fe51 	bl	80019cc <ensure>
 8001d2a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (output_pointer == NULL)
 8001d2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d101      	bne.n	8001d36 <print_number+0x162>
    {
        return false;
 8001d32:	2300      	movs	r3, #0
 8001d34:	e02d      	b.n	8001d92 <print_number+0x1be>
    }

    /* copy the printed number to the output and replace locale
     * dependent decimal point with '.' */
    for (i = 0; i < ((size_t)length); i++)
 8001d36:	2300      	movs	r3, #0
 8001d38:	643b      	str	r3, [r7, #64]	@ 0x40
 8001d3a:	e01a      	b.n	8001d72 <print_number+0x19e>
    {
        if (number_buffer[i] == decimal_point)
 8001d3c:	f107 0214 	add.w	r2, r7, #20
 8001d40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d42:	4413      	add	r3, r2
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d105      	bne.n	8001d5a <print_number+0x186>
        {
            output_pointer[i] = '.';
 8001d4e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001d50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d52:	4413      	add	r3, r2
 8001d54:	222e      	movs	r2, #46	@ 0x2e
 8001d56:	701a      	strb	r2, [r3, #0]
            continue;
 8001d58:	e008      	b.n	8001d6c <print_number+0x198>
        }

        output_pointer[i] = number_buffer[i];
 8001d5a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001d5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d5e:	4413      	add	r3, r2
 8001d60:	f107 0114 	add.w	r1, r7, #20
 8001d64:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001d66:	440a      	add	r2, r1
 8001d68:	7812      	ldrb	r2, [r2, #0]
 8001d6a:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ((size_t)length); i++)
 8001d6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d6e:	3301      	adds	r3, #1
 8001d70:	643b      	str	r3, [r7, #64]	@ 0x40
 8001d72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d74:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d3e0      	bcc.n	8001d3c <print_number+0x168>
    }
    output_pointer[i] = '\0';
 8001d7a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001d7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d7e:	4413      	add	r3, r2
 8001d80:	2200      	movs	r2, #0
 8001d82:	701a      	strb	r2, [r3, #0]

    output_buffer->offset += (size_t)length;
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	689a      	ldr	r2, [r3, #8]
 8001d88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d8a:	441a      	add	r2, r3
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	609a      	str	r2, [r3, #8]

    return true;
 8001d90:	2301      	movs	r3, #1
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	374c      	adds	r7, #76	@ 0x4c
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	7fefffff 	.word	0x7fefffff
 8001da0:	0800cfcc 	.word	0x0800cfcc
 8001da4:	0800cfd4 	.word	0x0800cfd4
 8001da8:	0800cfd8 	.word	0x0800cfd8
 8001dac:	0800cfe0 	.word	0x0800cfe0
 8001db0:	0800cfe4 	.word	0x0800cfe4

08001db4 <print_string_ptr>:
    return false;
}

/* Render the cstring provided to an escaped version that can be printed. */
static cJSON_bool print_string_ptr(const unsigned char * const input, printbuffer * const output_buffer)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b088      	sub	sp, #32
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = NULL;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	61fb      	str	r3, [r7, #28]
    unsigned char *output = NULL;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	613b      	str	r3, [r7, #16]
    unsigned char *output_pointer = NULL;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	61bb      	str	r3, [r7, #24]
    size_t output_length = 0;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	60fb      	str	r3, [r7, #12]
    /* numbers of additional characters needed for escaping */
    size_t escape_characters = 0;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	617b      	str	r3, [r7, #20]

    if (output_buffer == NULL)
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d101      	bne.n	8001ddc <print_string_ptr+0x28>
    {
        return false;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	e110      	b.n	8001ffe <print_string_ptr+0x24a>
    }

    /* empty string */
    if (input == NULL)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d111      	bne.n	8001e06 <print_string_ptr+0x52>
    {
        output = ensure(output_buffer, sizeof("\"\""));
 8001de2:	2103      	movs	r1, #3
 8001de4:	6838      	ldr	r0, [r7, #0]
 8001de6:	f7ff fdf1 	bl	80019cc <ensure>
 8001dea:	6138      	str	r0, [r7, #16]
        if (output == NULL)
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d101      	bne.n	8001df6 <print_string_ptr+0x42>
        {
            return false;
 8001df2:	2300      	movs	r3, #0
 8001df4:	e103      	b.n	8001ffe <print_string_ptr+0x24a>
        }
        strcpy((char*)output, "\"\"");
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	4a83      	ldr	r2, [pc, #524]	@ (8002008 <print_string_ptr+0x254>)
 8001dfa:	8811      	ldrh	r1, [r2, #0]
 8001dfc:	7892      	ldrb	r2, [r2, #2]
 8001dfe:	8019      	strh	r1, [r3, #0]
 8001e00:	709a      	strb	r2, [r3, #2]

        return true;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e0fb      	b.n	8001ffe <print_string_ptr+0x24a>
    }

    /* set "flag" to 1 if something needs to be escaped */
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	61fb      	str	r3, [r7, #28]
 8001e0a:	e024      	b.n	8001e56 <print_string_ptr+0xa2>
    {
        switch (*input_pointer)
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	2b22      	cmp	r3, #34	@ 0x22
 8001e12:	dc0f      	bgt.n	8001e34 <print_string_ptr+0x80>
 8001e14:	2b08      	cmp	r3, #8
 8001e16:	db13      	blt.n	8001e40 <print_string_ptr+0x8c>
 8001e18:	3b08      	subs	r3, #8
 8001e1a:	4a7c      	ldr	r2, [pc, #496]	@ (800200c <print_string_ptr+0x258>)
 8001e1c:	fa22 f303 	lsr.w	r3, r2, r3
 8001e20:	f003 0301 	and.w	r3, r3, #1
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	bf14      	ite	ne
 8001e28:	2301      	movne	r3, #1
 8001e2a:	2300      	moveq	r3, #0
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d102      	bne.n	8001e38 <print_string_ptr+0x84>
 8001e32:	e005      	b.n	8001e40 <print_string_ptr+0x8c>
 8001e34:	2b5c      	cmp	r3, #92	@ 0x5c
 8001e36:	d103      	bne.n	8001e40 <print_string_ptr+0x8c>
            case '\f':
            case '\n':
            case '\r':
            case '\t':
                /* one character escape sequence */
                escape_characters++;
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	617b      	str	r3, [r7, #20]
                break;
 8001e3e:	e007      	b.n	8001e50 <print_string_ptr+0x9c>
            default:
                if (*input_pointer < 32)
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	2b1f      	cmp	r3, #31
 8001e46:	d802      	bhi.n	8001e4e <print_string_ptr+0x9a>
                {
                    /* UTF-16 escape sequence uXXXX */
                    escape_characters += 5;
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	3305      	adds	r3, #5
 8001e4c:	617b      	str	r3, [r7, #20]
                }
                break;
 8001e4e:	bf00      	nop
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001e50:	69fb      	ldr	r3, [r7, #28]
 8001e52:	3301      	adds	r3, #1
 8001e54:	61fb      	str	r3, [r7, #28]
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	781b      	ldrb	r3, [r3, #0]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d1d6      	bne.n	8001e0c <print_string_ptr+0x58>
        }
    }
    output_length = (size_t)(input_pointer - input) + escape_characters;
 8001e5e:	69fa      	ldr	r2, [r7, #28]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	461a      	mov	r2, r3
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	4413      	add	r3, r2
 8001e6a:	60fb      	str	r3, [r7, #12]

    output = ensure(output_buffer, output_length + sizeof("\"\""));
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	3303      	adds	r3, #3
 8001e70:	4619      	mov	r1, r3
 8001e72:	6838      	ldr	r0, [r7, #0]
 8001e74:	f7ff fdaa 	bl	80019cc <ensure>
 8001e78:	6138      	str	r0, [r7, #16]
    if (output == NULL)
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d101      	bne.n	8001e84 <print_string_ptr+0xd0>
    {
        return false;
 8001e80:	2300      	movs	r3, #0
 8001e82:	e0bc      	b.n	8001ffe <print_string_ptr+0x24a>
    }

    /* no characters have to be escaped */
    if (escape_characters == 0)
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d117      	bne.n	8001eba <print_string_ptr+0x106>
    {
        output[0] = '\"';
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	2222      	movs	r2, #34	@ 0x22
 8001e8e:	701a      	strb	r2, [r3, #0]
        memcpy(output + 1, input, output_length);
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	3301      	adds	r3, #1
 8001e94:	68fa      	ldr	r2, [r7, #12]
 8001e96:	6879      	ldr	r1, [r7, #4]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f008 fba6 	bl	800a5ea <memcpy>
        output[output_length + 1] = '\"';
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	693a      	ldr	r2, [r7, #16]
 8001ea4:	4413      	add	r3, r2
 8001ea6:	2222      	movs	r2, #34	@ 0x22
 8001ea8:	701a      	strb	r2, [r3, #0]
        output[output_length + 2] = '\0';
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	3302      	adds	r3, #2
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	4413      	add	r3, r2
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	701a      	strb	r2, [r3, #0]

        return true;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e0a1      	b.n	8001ffe <print_string_ptr+0x24a>
    }

    output[0] = '\"';
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	2222      	movs	r2, #34	@ 0x22
 8001ebe:	701a      	strb	r2, [r3, #0]
    output_pointer = output + 1;
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	61bb      	str	r3, [r7, #24]
    /* copy the string */
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	61fb      	str	r3, [r7, #28]
 8001eca:	e086      	b.n	8001fda <print_string_ptr+0x226>
    {
        if ((*input_pointer > 31) && (*input_pointer != '\"') && (*input_pointer != '\\'))
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	2b1f      	cmp	r3, #31
 8001ed2:	d90c      	bls.n	8001eee <print_string_ptr+0x13a>
 8001ed4:	69fb      	ldr	r3, [r7, #28]
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	2b22      	cmp	r3, #34	@ 0x22
 8001eda:	d008      	beq.n	8001eee <print_string_ptr+0x13a>
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	2b5c      	cmp	r3, #92	@ 0x5c
 8001ee2:	d004      	beq.n	8001eee <print_string_ptr+0x13a>
        {
            /* normal character, copy */
            *output_pointer = *input_pointer;
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	781a      	ldrb	r2, [r3, #0]
 8001ee8:	69bb      	ldr	r3, [r7, #24]
 8001eea:	701a      	strb	r2, [r3, #0]
 8001eec:	e06f      	b.n	8001fce <print_string_ptr+0x21a>
        }
        else
        {
            /* character needs to be escaped */
            *output_pointer++ = '\\';
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	1c5a      	adds	r2, r3, #1
 8001ef2:	61ba      	str	r2, [r7, #24]
 8001ef4:	225c      	movs	r2, #92	@ 0x5c
 8001ef6:	701a      	strb	r2, [r3, #0]
            switch (*input_pointer)
 8001ef8:	69fb      	ldr	r3, [r7, #28]
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	2b22      	cmp	r3, #34	@ 0x22
 8001efe:	dc3d      	bgt.n	8001f7c <print_string_ptr+0x1c8>
 8001f00:	2b08      	cmp	r3, #8
 8001f02:	db59      	blt.n	8001fb8 <print_string_ptr+0x204>
 8001f04:	3b08      	subs	r3, #8
 8001f06:	2b1a      	cmp	r3, #26
 8001f08:	d856      	bhi.n	8001fb8 <print_string_ptr+0x204>
 8001f0a:	a201      	add	r2, pc, #4	@ (adr r2, 8001f10 <print_string_ptr+0x15c>)
 8001f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f10:	08001f91 	.word	0x08001f91
 8001f14:	08001fb1 	.word	0x08001fb1
 8001f18:	08001fa1 	.word	0x08001fa1
 8001f1c:	08001fb9 	.word	0x08001fb9
 8001f20:	08001f99 	.word	0x08001f99
 8001f24:	08001fa9 	.word	0x08001fa9
 8001f28:	08001fb9 	.word	0x08001fb9
 8001f2c:	08001fb9 	.word	0x08001fb9
 8001f30:	08001fb9 	.word	0x08001fb9
 8001f34:	08001fb9 	.word	0x08001fb9
 8001f38:	08001fb9 	.word	0x08001fb9
 8001f3c:	08001fb9 	.word	0x08001fb9
 8001f40:	08001fb9 	.word	0x08001fb9
 8001f44:	08001fb9 	.word	0x08001fb9
 8001f48:	08001fb9 	.word	0x08001fb9
 8001f4c:	08001fb9 	.word	0x08001fb9
 8001f50:	08001fb9 	.word	0x08001fb9
 8001f54:	08001fb9 	.word	0x08001fb9
 8001f58:	08001fb9 	.word	0x08001fb9
 8001f5c:	08001fb9 	.word	0x08001fb9
 8001f60:	08001fb9 	.word	0x08001fb9
 8001f64:	08001fb9 	.word	0x08001fb9
 8001f68:	08001fb9 	.word	0x08001fb9
 8001f6c:	08001fb9 	.word	0x08001fb9
 8001f70:	08001fb9 	.word	0x08001fb9
 8001f74:	08001fb9 	.word	0x08001fb9
 8001f78:	08001f89 	.word	0x08001f89
 8001f7c:	2b5c      	cmp	r3, #92	@ 0x5c
 8001f7e:	d11b      	bne.n	8001fb8 <print_string_ptr+0x204>
            {
                case '\\':
                    *output_pointer = '\\';
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	225c      	movs	r2, #92	@ 0x5c
 8001f84:	701a      	strb	r2, [r3, #0]
                    break;
 8001f86:	e022      	b.n	8001fce <print_string_ptr+0x21a>
                case '\"':
                    *output_pointer = '\"';
 8001f88:	69bb      	ldr	r3, [r7, #24]
 8001f8a:	2222      	movs	r2, #34	@ 0x22
 8001f8c:	701a      	strb	r2, [r3, #0]
                    break;
 8001f8e:	e01e      	b.n	8001fce <print_string_ptr+0x21a>
                case '\b':
                    *output_pointer = 'b';
 8001f90:	69bb      	ldr	r3, [r7, #24]
 8001f92:	2262      	movs	r2, #98	@ 0x62
 8001f94:	701a      	strb	r2, [r3, #0]
                    break;
 8001f96:	e01a      	b.n	8001fce <print_string_ptr+0x21a>
                case '\f':
                    *output_pointer = 'f';
 8001f98:	69bb      	ldr	r3, [r7, #24]
 8001f9a:	2266      	movs	r2, #102	@ 0x66
 8001f9c:	701a      	strb	r2, [r3, #0]
                    break;
 8001f9e:	e016      	b.n	8001fce <print_string_ptr+0x21a>
                case '\n':
                    *output_pointer = 'n';
 8001fa0:	69bb      	ldr	r3, [r7, #24]
 8001fa2:	226e      	movs	r2, #110	@ 0x6e
 8001fa4:	701a      	strb	r2, [r3, #0]
                    break;
 8001fa6:	e012      	b.n	8001fce <print_string_ptr+0x21a>
                case '\r':
                    *output_pointer = 'r';
 8001fa8:	69bb      	ldr	r3, [r7, #24]
 8001faa:	2272      	movs	r2, #114	@ 0x72
 8001fac:	701a      	strb	r2, [r3, #0]
                    break;
 8001fae:	e00e      	b.n	8001fce <print_string_ptr+0x21a>
                case '\t':
                    *output_pointer = 't';
 8001fb0:	69bb      	ldr	r3, [r7, #24]
 8001fb2:	2274      	movs	r2, #116	@ 0x74
 8001fb4:	701a      	strb	r2, [r3, #0]
                    break;
 8001fb6:	e00a      	b.n	8001fce <print_string_ptr+0x21a>
                default:
                    /* escape and print as unicode codepoint */
                    sprintf((char*)output_pointer, "u%04x", *input_pointer);
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	4914      	ldr	r1, [pc, #80]	@ (8002010 <print_string_ptr+0x25c>)
 8001fc0:	69b8      	ldr	r0, [r7, #24]
 8001fc2:	f008 f925 	bl	800a210 <siprintf>
                    output_pointer += 4;
 8001fc6:	69bb      	ldr	r3, [r7, #24]
 8001fc8:	3304      	adds	r3, #4
 8001fca:	61bb      	str	r3, [r7, #24]
                    break;
 8001fcc:	bf00      	nop
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	61fb      	str	r3, [r7, #28]
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	61bb      	str	r3, [r7, #24]
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	f47f af74 	bne.w	8001ecc <print_string_ptr+0x118>
            }
        }
    }
    output[output_length + 1] = '\"';
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	693a      	ldr	r2, [r7, #16]
 8001fea:	4413      	add	r3, r2
 8001fec:	2222      	movs	r2, #34	@ 0x22
 8001fee:	701a      	strb	r2, [r3, #0]
    output[output_length + 2] = '\0';
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	3302      	adds	r3, #2
 8001ff4:	693a      	ldr	r2, [r7, #16]
 8001ff6:	4413      	add	r3, r2
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	701a      	strb	r2, [r3, #0]

    return true;
 8001ffc:	2301      	movs	r3, #1
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3720      	adds	r7, #32
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	0800cfec 	.word	0x0800cfec
 800200c:	04000037 	.word	0x04000037
 8002010:	0800cff0 	.word	0x0800cff0

08002014 <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static cJSON_bool print_string(const cJSON * const item, printbuffer * const p)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	6039      	str	r1, [r7, #0]
    return print_string_ptr((unsigned char*)item->valuestring, p);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	691b      	ldr	r3, [r3, #16]
 8002022:	6839      	ldr	r1, [r7, #0]
 8002024:	4618      	mov	r0, r3
 8002026:	f7ff fec5 	bl	8001db4 <print_string_ptr>
 800202a:	4603      	mov	r3, r0
}
 800202c:	4618      	mov	r0, r3
 800202e:	3708      	adds	r7, #8
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}

08002034 <print>:
}

#define cjson_min(a, b) (((a) < (b)) ? (a) : (b))

static unsigned char *print(const cJSON * const item, cJSON_bool format, const internal_hooks * const hooks)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b08e      	sub	sp, #56	@ 0x38
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
    static const size_t default_buffer_size = 256;
    printbuffer buffer[1];
    unsigned char *printed = NULL;
 8002040:	2300      	movs	r3, #0
 8002042:	637b      	str	r3, [r7, #52]	@ 0x34

    memset(buffer, 0, sizeof(buffer));
 8002044:	f107 0310 	add.w	r3, r7, #16
 8002048:	2224      	movs	r2, #36	@ 0x24
 800204a:	2100      	movs	r1, #0
 800204c:	4618      	mov	r0, r3
 800204e:	f008 fa07 	bl	800a460 <memset>

    /* create buffer */
    buffer->buffer = (unsigned char*) hooks->allocate(default_buffer_size);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a3b      	ldr	r2, [pc, #236]	@ (8002144 <print+0x110>)
 8002058:	6812      	ldr	r2, [r2, #0]
 800205a:	4610      	mov	r0, r2
 800205c:	4798      	blx	r3
 800205e:	4603      	mov	r3, r0
 8002060:	613b      	str	r3, [r7, #16]
    buffer->length = default_buffer_size;
 8002062:	4b38      	ldr	r3, [pc, #224]	@ (8002144 <print+0x110>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	617b      	str	r3, [r7, #20]
    buffer->format = format;
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	627b      	str	r3, [r7, #36]	@ 0x24
    buffer->hooks = *hooks;
 800206c:	687a      	ldr	r2, [r7, #4]
 800206e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002072:	ca07      	ldmia	r2, {r0, r1, r2}
 8002074:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (buffer->buffer == NULL)
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d042      	beq.n	8002104 <print+0xd0>
    {
        goto fail;
    }

    /* print the value */
    if (!print_value(item, buffer))
 800207e:	f107 0310 	add.w	r3, r7, #16
 8002082:	4619      	mov	r1, r3
 8002084:	68f8      	ldr	r0, [r7, #12]
 8002086:	f000 f86f 	bl	8002168 <print_value>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d03b      	beq.n	8002108 <print+0xd4>
    {
        goto fail;
    }
    update_offset(buffer);
 8002090:	f107 0310 	add.w	r3, r7, #16
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff fd33 	bl	8001b00 <update_offset>

    /* check if reallocate is available */
    if (hooks->reallocate != NULL)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d00d      	beq.n	80020be <print+0x8a>
    {
        printed = (unsigned char*) hooks->reallocate(buffer->buffer, buffer->offset + 1);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	6938      	ldr	r0, [r7, #16]
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	3201      	adds	r2, #1
 80020ac:	4611      	mov	r1, r2
 80020ae:	4798      	blx	r3
 80020b0:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL) {
 80020b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d029      	beq.n	800210c <print+0xd8>
            goto fail;
        }
        buffer->buffer = NULL;
 80020b8:	2300      	movs	r3, #0
 80020ba:	613b      	str	r3, [r7, #16]
 80020bc:	e020      	b.n	8002100 <print+0xcc>
    }
    else /* otherwise copy the JSON over to a new buffer */
    {
        printed = (unsigned char*) hooks->allocate(buffer->offset + 1);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	69ba      	ldr	r2, [r7, #24]
 80020c4:	3201      	adds	r2, #1
 80020c6:	4610      	mov	r0, r2
 80020c8:	4798      	blx	r3
 80020ca:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL)
 80020cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d01e      	beq.n	8002110 <print+0xdc>
        {
            goto fail;
        }
        memcpy(printed, buffer->buffer, cjson_min(buffer->length, buffer->offset + 1));
 80020d2:	6939      	ldr	r1, [r7, #16]
 80020d4:	69bb      	ldr	r3, [r7, #24]
 80020d6:	1c5a      	adds	r2, r3, #1
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	4293      	cmp	r3, r2
 80020dc:	bf28      	it	cs
 80020de:	4613      	movcs	r3, r2
 80020e0:	461a      	mov	r2, r3
 80020e2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80020e4:	f008 fa81 	bl	800a5ea <memcpy>
        printed[buffer->offset] = '\0'; /* just to be sure */
 80020e8:	69bb      	ldr	r3, [r7, #24]
 80020ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80020ec:	4413      	add	r3, r2
 80020ee:	2200      	movs	r2, #0
 80020f0:	701a      	strb	r2, [r3, #0]

        /* free the buffer */
        hooks->deallocate(buffer->buffer);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	693a      	ldr	r2, [r7, #16]
 80020f8:	4610      	mov	r0, r2
 80020fa:	4798      	blx	r3
        buffer->buffer = NULL;
 80020fc:	2300      	movs	r3, #0
 80020fe:	613b      	str	r3, [r7, #16]
    }

    return printed;
 8002100:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002102:	e01a      	b.n	800213a <print+0x106>
        goto fail;
 8002104:	bf00      	nop
 8002106:	e004      	b.n	8002112 <print+0xde>
        goto fail;
 8002108:	bf00      	nop
 800210a:	e002      	b.n	8002112 <print+0xde>
            goto fail;
 800210c:	bf00      	nop
 800210e:	e000      	b.n	8002112 <print+0xde>
            goto fail;
 8002110:	bf00      	nop

fail:
    if (buffer->buffer != NULL)
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d006      	beq.n	8002126 <print+0xf2>
    {
        hooks->deallocate(buffer->buffer);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	693a      	ldr	r2, [r7, #16]
 800211e:	4610      	mov	r0, r2
 8002120:	4798      	blx	r3
        buffer->buffer = NULL;
 8002122:	2300      	movs	r3, #0
 8002124:	613b      	str	r3, [r7, #16]
    }

    if (printed != NULL)
 8002126:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002128:	2b00      	cmp	r3, #0
 800212a:	d005      	beq.n	8002138 <print+0x104>
    {
        hooks->deallocate(printed);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002132:	4798      	blx	r3
        printed = NULL;
 8002134:	2300      	movs	r3, #0
 8002136:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    return NULL;
 8002138:	2300      	movs	r3, #0
}
 800213a:	4618      	mov	r0, r3
 800213c:	3738      	adds	r7, #56	@ 0x38
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	0800d7c8 	.word	0x0800d7c8

08002148 <cJSON_Print>:

/* Render a cJSON item/entity/structure to text. */
CJSON_PUBLIC(char *) cJSON_Print(const cJSON *item)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
    return (char*)print(item, true, &global_hooks);
 8002150:	4a04      	ldr	r2, [pc, #16]	@ (8002164 <cJSON_Print+0x1c>)
 8002152:	2101      	movs	r1, #1
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	f7ff ff6d 	bl	8002034 <print>
 800215a:	4603      	mov	r3, r0
}
 800215c:	4618      	mov	r0, r3
 800215e:	3708      	adds	r7, #8
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	20000000 	.word	0x20000000

08002168 <print_value>:
    return false;
}

/* Render a value to text. */
static cJSON_bool print_value(const cJSON * const item, printbuffer * const output_buffer)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	6039      	str	r1, [r7, #0]
    unsigned char *output = NULL;
 8002172:	2300      	movs	r3, #0
 8002174:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (output_buffer == NULL))
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d002      	beq.n	8002182 <print_value+0x1a>
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d101      	bne.n	8002186 <print_value+0x1e>
    {
        return false;
 8002182:	2300      	movs	r3, #0
 8002184:	e0c9      	b.n	800231a <print_value+0x1b2>
    }

    switch ((item->type) & 0xFF)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	b2db      	uxtb	r3, r3
 800218c:	2b80      	cmp	r3, #128	@ 0x80
 800218e:	f000 808e 	beq.w	80022ae <print_value+0x146>
 8002192:	2b80      	cmp	r3, #128	@ 0x80
 8002194:	f300 80c0 	bgt.w	8002318 <print_value+0x1b0>
 8002198:	2b20      	cmp	r3, #32
 800219a:	dc49      	bgt.n	8002230 <print_value+0xc8>
 800219c:	2b00      	cmp	r3, #0
 800219e:	f340 80bb 	ble.w	8002318 <print_value+0x1b0>
 80021a2:	3b01      	subs	r3, #1
 80021a4:	2b1f      	cmp	r3, #31
 80021a6:	f200 80b7 	bhi.w	8002318 <print_value+0x1b0>
 80021aa:	a201      	add	r2, pc, #4	@ (adr r2, 80021b0 <print_value+0x48>)
 80021ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021b0:	0800225b 	.word	0x0800225b
 80021b4:	0800227f 	.word	0x0800227f
 80021b8:	08002319 	.word	0x08002319
 80021bc:	08002237 	.word	0x08002237
 80021c0:	08002319 	.word	0x08002319
 80021c4:	08002319 	.word	0x08002319
 80021c8:	08002319 	.word	0x08002319
 80021cc:	080022a3 	.word	0x080022a3
 80021d0:	08002319 	.word	0x08002319
 80021d4:	08002319 	.word	0x08002319
 80021d8:	08002319 	.word	0x08002319
 80021dc:	08002319 	.word	0x08002319
 80021e0:	08002319 	.word	0x08002319
 80021e4:	08002319 	.word	0x08002319
 80021e8:	08002319 	.word	0x08002319
 80021ec:	080022f5 	.word	0x080022f5
 80021f0:	08002319 	.word	0x08002319
 80021f4:	08002319 	.word	0x08002319
 80021f8:	08002319 	.word	0x08002319
 80021fc:	08002319 	.word	0x08002319
 8002200:	08002319 	.word	0x08002319
 8002204:	08002319 	.word	0x08002319
 8002208:	08002319 	.word	0x08002319
 800220c:	08002319 	.word	0x08002319
 8002210:	08002319 	.word	0x08002319
 8002214:	08002319 	.word	0x08002319
 8002218:	08002319 	.word	0x08002319
 800221c:	08002319 	.word	0x08002319
 8002220:	08002319 	.word	0x08002319
 8002224:	08002319 	.word	0x08002319
 8002228:	08002319 	.word	0x08002319
 800222c:	08002301 	.word	0x08002301
 8002230:	2b40      	cmp	r3, #64	@ 0x40
 8002232:	d06b      	beq.n	800230c <print_value+0x1a4>
 8002234:	e070      	b.n	8002318 <print_value+0x1b0>
    {
        case cJSON_NULL:
            output = ensure(output_buffer, 5);
 8002236:	2105      	movs	r1, #5
 8002238:	6838      	ldr	r0, [r7, #0]
 800223a:	f7ff fbc7 	bl	80019cc <ensure>
 800223e:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d101      	bne.n	800224a <print_value+0xe2>
            {
                return false;
 8002246:	2300      	movs	r3, #0
 8002248:	e067      	b.n	800231a <print_value+0x1b2>
            }
            strcpy((char*)output, "null");
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	4a35      	ldr	r2, [pc, #212]	@ (8002324 <print_value+0x1bc>)
 800224e:	6810      	ldr	r0, [r2, #0]
 8002250:	6018      	str	r0, [r3, #0]
 8002252:	7912      	ldrb	r2, [r2, #4]
 8002254:	711a      	strb	r2, [r3, #4]
            return true;
 8002256:	2301      	movs	r3, #1
 8002258:	e05f      	b.n	800231a <print_value+0x1b2>

        case cJSON_False:
            output = ensure(output_buffer, 6);
 800225a:	2106      	movs	r1, #6
 800225c:	6838      	ldr	r0, [r7, #0]
 800225e:	f7ff fbb5 	bl	80019cc <ensure>
 8002262:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d101      	bne.n	800226e <print_value+0x106>
            {
                return false;
 800226a:	2300      	movs	r3, #0
 800226c:	e055      	b.n	800231a <print_value+0x1b2>
            }
            strcpy((char*)output, "false");
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	4a2d      	ldr	r2, [pc, #180]	@ (8002328 <print_value+0x1c0>)
 8002272:	6810      	ldr	r0, [r2, #0]
 8002274:	6018      	str	r0, [r3, #0]
 8002276:	8892      	ldrh	r2, [r2, #4]
 8002278:	809a      	strh	r2, [r3, #4]
            return true;
 800227a:	2301      	movs	r3, #1
 800227c:	e04d      	b.n	800231a <print_value+0x1b2>

        case cJSON_True:
            output = ensure(output_buffer, 5);
 800227e:	2105      	movs	r1, #5
 8002280:	6838      	ldr	r0, [r7, #0]
 8002282:	f7ff fba3 	bl	80019cc <ensure>
 8002286:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d101      	bne.n	8002292 <print_value+0x12a>
            {
                return false;
 800228e:	2300      	movs	r3, #0
 8002290:	e043      	b.n	800231a <print_value+0x1b2>
            }
            strcpy((char*)output, "true");
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	4a25      	ldr	r2, [pc, #148]	@ (800232c <print_value+0x1c4>)
 8002296:	6810      	ldr	r0, [r2, #0]
 8002298:	6018      	str	r0, [r3, #0]
 800229a:	7912      	ldrb	r2, [r2, #4]
 800229c:	711a      	strb	r2, [r3, #4]
            return true;
 800229e:	2301      	movs	r3, #1
 80022a0:	e03b      	b.n	800231a <print_value+0x1b2>

        case cJSON_Number:
            return print_number(item, output_buffer);
 80022a2:	6839      	ldr	r1, [r7, #0]
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	f7ff fc95 	bl	8001bd4 <print_number>
 80022aa:	4603      	mov	r3, r0
 80022ac:	e035      	b.n	800231a <print_value+0x1b2>

        case cJSON_Raw:
        {
            size_t raw_length = 0;
 80022ae:	2300      	movs	r3, #0
 80022b0:	60bb      	str	r3, [r7, #8]
            if (item->valuestring == NULL)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	691b      	ldr	r3, [r3, #16]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <print_value+0x156>
            {
                return false;
 80022ba:	2300      	movs	r3, #0
 80022bc:	e02d      	b.n	800231a <print_value+0x1b2>
            }

            raw_length = strlen(item->valuestring) + sizeof("");
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	691b      	ldr	r3, [r3, #16]
 80022c2:	4618      	mov	r0, r3
 80022c4:	f7fd ffec 	bl	80002a0 <strlen>
 80022c8:	4603      	mov	r3, r0
 80022ca:	3301      	adds	r3, #1
 80022cc:	60bb      	str	r3, [r7, #8]
            output = ensure(output_buffer, raw_length);
 80022ce:	68b9      	ldr	r1, [r7, #8]
 80022d0:	6838      	ldr	r0, [r7, #0]
 80022d2:	f7ff fb7b 	bl	80019cc <ensure>
 80022d6:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d101      	bne.n	80022e2 <print_value+0x17a>
            {
                return false;
 80022de:	2300      	movs	r3, #0
 80022e0:	e01b      	b.n	800231a <print_value+0x1b2>
            }
            memcpy(output, item->valuestring, raw_length);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	691b      	ldr	r3, [r3, #16]
 80022e6:	68ba      	ldr	r2, [r7, #8]
 80022e8:	4619      	mov	r1, r3
 80022ea:	68f8      	ldr	r0, [r7, #12]
 80022ec:	f008 f97d 	bl	800a5ea <memcpy>
            return true;
 80022f0:	2301      	movs	r3, #1
 80022f2:	e012      	b.n	800231a <print_value+0x1b2>
        }

        case cJSON_String:
            return print_string(item, output_buffer);
 80022f4:	6839      	ldr	r1, [r7, #0]
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f7ff fe8c 	bl	8002014 <print_string>
 80022fc:	4603      	mov	r3, r0
 80022fe:	e00c      	b.n	800231a <print_value+0x1b2>

        case cJSON_Array:
            return print_array(item, output_buffer);
 8002300:	6839      	ldr	r1, [r7, #0]
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f000 f814 	bl	8002330 <print_array>
 8002308:	4603      	mov	r3, r0
 800230a:	e006      	b.n	800231a <print_value+0x1b2>

        case cJSON_Object:
            return print_object(item, output_buffer);
 800230c:	6839      	ldr	r1, [r7, #0]
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f000 f894 	bl	800243c <print_object>
 8002314:	4603      	mov	r3, r0
 8002316:	e000      	b.n	800231a <print_value+0x1b2>

        default:
            return false;
 8002318:	2300      	movs	r3, #0
    }
}
 800231a:	4618      	mov	r0, r3
 800231c:	3710      	adds	r7, #16
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	0800cfcc 	.word	0x0800cfcc
 8002328:	0800cffc 	.word	0x0800cffc
 800232c:	0800d004 	.word	0x0800d004

08002330 <print_array>:
    return false;
}

/* Render an array to text */
static cJSON_bool print_array(const cJSON * const item, printbuffer * const output_buffer)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b086      	sub	sp, #24
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 800233a:	2300      	movs	r3, #0
 800233c:	617b      	str	r3, [r7, #20]
    size_t length = 0;
 800233e:	2300      	movs	r3, #0
 8002340:	60fb      	str	r3, [r7, #12]
    cJSON *current_element = item->child;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	613b      	str	r3, [r7, #16]

    if (output_buffer == NULL)
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d101      	bne.n	8002352 <print_array+0x22>
    {
        return false;
 800234e:	2300      	movs	r3, #0
 8002350:	e070      	b.n	8002434 <print_array+0x104>
    }

    /* Compose the output array. */
    /* opening square bracket */
    output_pointer = ensure(output_buffer, 1);
 8002352:	2101      	movs	r1, #1
 8002354:	6838      	ldr	r0, [r7, #0]
 8002356:	f7ff fb39 	bl	80019cc <ensure>
 800235a:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d101      	bne.n	8002366 <print_array+0x36>
    {
        return false;
 8002362:	2300      	movs	r3, #0
 8002364:	e066      	b.n	8002434 <print_array+0x104>
    }

    *output_pointer = '[';
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	225b      	movs	r2, #91	@ 0x5b
 800236a:	701a      	strb	r2, [r3, #0]
    output_buffer->offset++;
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	1c5a      	adds	r2, r3, #1
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	609a      	str	r2, [r3, #8]
    output_buffer->depth++;
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	68db      	ldr	r3, [r3, #12]
 800237a:	1c5a      	adds	r2, r3, #1
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	60da      	str	r2, [r3, #12]

    while (current_element != NULL)
 8002380:	e03d      	b.n	80023fe <print_array+0xce>
    {
        if (!print_value(current_element, output_buffer))
 8002382:	6839      	ldr	r1, [r7, #0]
 8002384:	6938      	ldr	r0, [r7, #16]
 8002386:	f7ff feef 	bl	8002168 <print_value>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d101      	bne.n	8002394 <print_array+0x64>
        {
            return false;
 8002390:	2300      	movs	r3, #0
 8002392:	e04f      	b.n	8002434 <print_array+0x104>
        }
        update_offset(output_buffer);
 8002394:	6838      	ldr	r0, [r7, #0]
 8002396:	f7ff fbb3 	bl	8001b00 <update_offset>
        if (current_element->next)
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d02a      	beq.n	80023f8 <print_array+0xc8>
        {
            length = (size_t) (output_buffer->format ? 2 : 1);
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	695b      	ldr	r3, [r3, #20]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <print_array+0x7e>
 80023aa:	2302      	movs	r3, #2
 80023ac:	e000      	b.n	80023b0 <print_array+0x80>
 80023ae:	2301      	movs	r3, #1
 80023b0:	60fb      	str	r3, [r7, #12]
            output_pointer = ensure(output_buffer, length + 1);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	3301      	adds	r3, #1
 80023b6:	4619      	mov	r1, r3
 80023b8:	6838      	ldr	r0, [r7, #0]
 80023ba:	f7ff fb07 	bl	80019cc <ensure>
 80023be:	6178      	str	r0, [r7, #20]
            if (output_pointer == NULL)
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d101      	bne.n	80023ca <print_array+0x9a>
            {
                return false;
 80023c6:	2300      	movs	r3, #0
 80023c8:	e034      	b.n	8002434 <print_array+0x104>
            }
            *output_pointer++ = ',';
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	1c5a      	adds	r2, r3, #1
 80023ce:	617a      	str	r2, [r7, #20]
 80023d0:	222c      	movs	r2, #44	@ 0x2c
 80023d2:	701a      	strb	r2, [r3, #0]
            if(output_buffer->format)
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	695b      	ldr	r3, [r3, #20]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d004      	beq.n	80023e6 <print_array+0xb6>
            {
                *output_pointer++ = ' ';
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	1c5a      	adds	r2, r3, #1
 80023e0:	617a      	str	r2, [r7, #20]
 80023e2:	2220      	movs	r2, #32
 80023e4:	701a      	strb	r2, [r3, #0]
            }
            *output_pointer = '\0';
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	2200      	movs	r2, #0
 80023ea:	701a      	strb	r2, [r3, #0]
            output_buffer->offset += length;
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	689a      	ldr	r2, [r3, #8]
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	441a      	add	r2, r3
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	609a      	str	r2, [r3, #8]
        }
        current_element = current_element->next;
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	613b      	str	r3, [r7, #16]
    while (current_element != NULL)
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d1be      	bne.n	8002382 <print_array+0x52>
    }

    output_pointer = ensure(output_buffer, 2);
 8002404:	2102      	movs	r1, #2
 8002406:	6838      	ldr	r0, [r7, #0]
 8002408:	f7ff fae0 	bl	80019cc <ensure>
 800240c:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d101      	bne.n	8002418 <print_array+0xe8>
    {
        return false;
 8002414:	2300      	movs	r3, #0
 8002416:	e00d      	b.n	8002434 <print_array+0x104>
    }
    *output_pointer++ = ']';
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	1c5a      	adds	r2, r3, #1
 800241c:	617a      	str	r2, [r7, #20]
 800241e:	225d      	movs	r2, #93	@ 0x5d
 8002420:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	2200      	movs	r2, #0
 8002426:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	1e5a      	subs	r2, r3, #1
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	60da      	str	r2, [r3, #12]

    return true;
 8002432:	2301      	movs	r3, #1
}
 8002434:	4618      	mov	r0, r3
 8002436:	3718      	adds	r7, #24
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}

0800243c <print_object>:
    return false;
}

/* Render an object to text. */
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b088      	sub	sp, #32
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8002446:	2300      	movs	r3, #0
 8002448:	61fb      	str	r3, [r7, #28]
    size_t length = 0;
 800244a:	2300      	movs	r3, #0
 800244c:	60fb      	str	r3, [r7, #12]
    cJSON *current_item = item->child;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	61bb      	str	r3, [r7, #24]

    if (output_buffer == NULL)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d101      	bne.n	800245e <print_object+0x22>
    {
        return false;
 800245a:	2300      	movs	r3, #0
 800245c:	e108      	b.n	8002670 <print_object+0x234>
    }

    /* Compose the output: */
    length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	695b      	ldr	r3, [r3, #20]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d001      	beq.n	800246a <print_object+0x2e>
 8002466:	2302      	movs	r3, #2
 8002468:	e000      	b.n	800246c <print_object+0x30>
 800246a:	2301      	movs	r3, #1
 800246c:	60fb      	str	r3, [r7, #12]
    output_pointer = ensure(output_buffer, length + 1);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	3301      	adds	r3, #1
 8002472:	4619      	mov	r1, r3
 8002474:	6838      	ldr	r0, [r7, #0]
 8002476:	f7ff faa9 	bl	80019cc <ensure>
 800247a:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d101      	bne.n	8002486 <print_object+0x4a>
    {
        return false;
 8002482:	2300      	movs	r3, #0
 8002484:	e0f4      	b.n	8002670 <print_object+0x234>
    }

    *output_pointer++ = '{';
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	1c5a      	adds	r2, r3, #1
 800248a:	61fa      	str	r2, [r7, #28]
 800248c:	227b      	movs	r2, #123	@ 0x7b
 800248e:	701a      	strb	r2, [r3, #0]
    output_buffer->depth++;
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	1c5a      	adds	r2, r3, #1
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	60da      	str	r2, [r3, #12]
    if (output_buffer->format)
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	695b      	ldr	r3, [r3, #20]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d004      	beq.n	80024ac <print_object+0x70>
    {
        *output_pointer++ = '\n';
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	1c5a      	adds	r2, r3, #1
 80024a6:	61fa      	str	r2, [r7, #28]
 80024a8:	220a      	movs	r2, #10
 80024aa:	701a      	strb	r2, [r3, #0]
    }
    output_buffer->offset += length;
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	689a      	ldr	r2, [r3, #8]
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	441a      	add	r2, r3
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	609a      	str	r2, [r3, #8]

    while (current_item)
 80024b8:	e0a0      	b.n	80025fc <print_object+0x1c0>
    {
        if (output_buffer->format)
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	695b      	ldr	r3, [r3, #20]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d022      	beq.n	8002508 <print_object+0xcc>
        {
            size_t i;
            output_pointer = ensure(output_buffer, output_buffer->depth);
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	68db      	ldr	r3, [r3, #12]
 80024c6:	4619      	mov	r1, r3
 80024c8:	6838      	ldr	r0, [r7, #0]
 80024ca:	f7ff fa7f 	bl	80019cc <ensure>
 80024ce:	61f8      	str	r0, [r7, #28]
            if (output_pointer == NULL)
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d101      	bne.n	80024da <print_object+0x9e>
            {
                return false;
 80024d6:	2300      	movs	r3, #0
 80024d8:	e0ca      	b.n	8002670 <print_object+0x234>
            }
            for (i = 0; i < output_buffer->depth; i++)
 80024da:	2300      	movs	r3, #0
 80024dc:	617b      	str	r3, [r7, #20]
 80024de:	e007      	b.n	80024f0 <print_object+0xb4>
            {
                *output_pointer++ = '\t';
 80024e0:	69fb      	ldr	r3, [r7, #28]
 80024e2:	1c5a      	adds	r2, r3, #1
 80024e4:	61fa      	str	r2, [r7, #28]
 80024e6:	2209      	movs	r2, #9
 80024e8:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_buffer->depth; i++)
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	3301      	adds	r3, #1
 80024ee:	617b      	str	r3, [r7, #20]
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	697a      	ldr	r2, [r7, #20]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d3f2      	bcc.n	80024e0 <print_object+0xa4>
            }
            output_buffer->offset += output_buffer->depth;
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	689a      	ldr	r2, [r3, #8]
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	441a      	add	r2, r3
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	609a      	str	r2, [r3, #8]
        }

        /* print key */
        if (!print_string_ptr((unsigned char*)current_item->string, output_buffer))
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	6a1b      	ldr	r3, [r3, #32]
 800250c:	6839      	ldr	r1, [r7, #0]
 800250e:	4618      	mov	r0, r3
 8002510:	f7ff fc50 	bl	8001db4 <print_string_ptr>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d101      	bne.n	800251e <print_object+0xe2>
        {
            return false;
 800251a:	2300      	movs	r3, #0
 800251c:	e0a8      	b.n	8002670 <print_object+0x234>
        }
        update_offset(output_buffer);
 800251e:	6838      	ldr	r0, [r7, #0]
 8002520:	f7ff faee 	bl	8001b00 <update_offset>

        length = (size_t) (output_buffer->format ? 2 : 1);
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	695b      	ldr	r3, [r3, #20]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <print_object+0xf4>
 800252c:	2302      	movs	r3, #2
 800252e:	e000      	b.n	8002532 <print_object+0xf6>
 8002530:	2301      	movs	r3, #1
 8002532:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length);
 8002534:	68f9      	ldr	r1, [r7, #12]
 8002536:	6838      	ldr	r0, [r7, #0]
 8002538:	f7ff fa48 	bl	80019cc <ensure>
 800253c:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d101      	bne.n	8002548 <print_object+0x10c>
        {
            return false;
 8002544:	2300      	movs	r3, #0
 8002546:	e093      	b.n	8002670 <print_object+0x234>
        }
        *output_pointer++ = ':';
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	1c5a      	adds	r2, r3, #1
 800254c:	61fa      	str	r2, [r7, #28]
 800254e:	223a      	movs	r2, #58	@ 0x3a
 8002550:	701a      	strb	r2, [r3, #0]
        if (output_buffer->format)
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	695b      	ldr	r3, [r3, #20]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d004      	beq.n	8002564 <print_object+0x128>
        {
            *output_pointer++ = '\t';
 800255a:	69fb      	ldr	r3, [r7, #28]
 800255c:	1c5a      	adds	r2, r3, #1
 800255e:	61fa      	str	r2, [r7, #28]
 8002560:	2209      	movs	r2, #9
 8002562:	701a      	strb	r2, [r3, #0]
        }
        output_buffer->offset += length;
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	689a      	ldr	r2, [r3, #8]
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	441a      	add	r2, r3
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	609a      	str	r2, [r3, #8]

        /* print value */
        if (!print_value(current_item, output_buffer))
 8002570:	6839      	ldr	r1, [r7, #0]
 8002572:	69b8      	ldr	r0, [r7, #24]
 8002574:	f7ff fdf8 	bl	8002168 <print_value>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d101      	bne.n	8002582 <print_object+0x146>
        {
            return false;
 800257e:	2300      	movs	r3, #0
 8002580:	e076      	b.n	8002670 <print_object+0x234>
        }
        update_offset(output_buffer);
 8002582:	6838      	ldr	r0, [r7, #0]
 8002584:	f7ff fabc 	bl	8001b00 <update_offset>

        /* print comma if not last */
        length = ((size_t)(output_buffer->format ? 1 : 0) + (size_t)(current_item->next ? 1 : 0));
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	695b      	ldr	r3, [r3, #20]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d001      	beq.n	8002594 <print_object+0x158>
 8002590:	2201      	movs	r2, #1
 8002592:	e000      	b.n	8002596 <print_object+0x15a>
 8002594:	2200      	movs	r2, #0
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <print_object+0x166>
 800259e:	2301      	movs	r3, #1
 80025a0:	e000      	b.n	80025a4 <print_object+0x168>
 80025a2:	2300      	movs	r3, #0
 80025a4:	4413      	add	r3, r2
 80025a6:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length + 1);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	3301      	adds	r3, #1
 80025ac:	4619      	mov	r1, r3
 80025ae:	6838      	ldr	r0, [r7, #0]
 80025b0:	f7ff fa0c 	bl	80019cc <ensure>
 80025b4:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d101      	bne.n	80025c0 <print_object+0x184>
        {
            return false;
 80025bc:	2300      	movs	r3, #0
 80025be:	e057      	b.n	8002670 <print_object+0x234>
        }
        if (current_item->next)
 80025c0:	69bb      	ldr	r3, [r7, #24]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d004      	beq.n	80025d2 <print_object+0x196>
        {
            *output_pointer++ = ',';
 80025c8:	69fb      	ldr	r3, [r7, #28]
 80025ca:	1c5a      	adds	r2, r3, #1
 80025cc:	61fa      	str	r2, [r7, #28]
 80025ce:	222c      	movs	r2, #44	@ 0x2c
 80025d0:	701a      	strb	r2, [r3, #0]
        }

        if (output_buffer->format)
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	695b      	ldr	r3, [r3, #20]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d004      	beq.n	80025e4 <print_object+0x1a8>
        {
            *output_pointer++ = '\n';
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	1c5a      	adds	r2, r3, #1
 80025de:	61fa      	str	r2, [r7, #28]
 80025e0:	220a      	movs	r2, #10
 80025e2:	701a      	strb	r2, [r3, #0]
        }
        *output_pointer = '\0';
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	2200      	movs	r2, #0
 80025e8:	701a      	strb	r2, [r3, #0]
        output_buffer->offset += length;
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	689a      	ldr	r2, [r3, #8]
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	441a      	add	r2, r3
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	609a      	str	r2, [r3, #8]

        current_item = current_item->next;
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	61bb      	str	r3, [r7, #24]
    while (current_item)
 80025fc:	69bb      	ldr	r3, [r7, #24]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	f47f af5b 	bne.w	80024ba <print_object+0x7e>
    }

    output_pointer = ensure(output_buffer, output_buffer->format ? (output_buffer->depth + 1) : 2);
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	695b      	ldr	r3, [r3, #20]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d003      	beq.n	8002614 <print_object+0x1d8>
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	3301      	adds	r3, #1
 8002612:	e000      	b.n	8002616 <print_object+0x1da>
 8002614:	2302      	movs	r3, #2
 8002616:	4619      	mov	r1, r3
 8002618:	6838      	ldr	r0, [r7, #0]
 800261a:	f7ff f9d7 	bl	80019cc <ensure>
 800261e:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d101      	bne.n	800262a <print_object+0x1ee>
    {
        return false;
 8002626:	2300      	movs	r3, #0
 8002628:	e022      	b.n	8002670 <print_object+0x234>
    }
    if (output_buffer->format)
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	695b      	ldr	r3, [r3, #20]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d010      	beq.n	8002654 <print_object+0x218>
    {
        size_t i;
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8002632:	2300      	movs	r3, #0
 8002634:	613b      	str	r3, [r7, #16]
 8002636:	e007      	b.n	8002648 <print_object+0x20c>
        {
            *output_pointer++ = '\t';
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	1c5a      	adds	r2, r3, #1
 800263c:	61fa      	str	r2, [r7, #28]
 800263e:	2209      	movs	r2, #9
 8002640:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	3301      	adds	r3, #1
 8002646:	613b      	str	r3, [r7, #16]
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	3b01      	subs	r3, #1
 800264e:	693a      	ldr	r2, [r7, #16]
 8002650:	429a      	cmp	r2, r3
 8002652:	d3f1      	bcc.n	8002638 <print_object+0x1fc>
        }
    }
    *output_pointer++ = '}';
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	1c5a      	adds	r2, r3, #1
 8002658:	61fa      	str	r2, [r7, #28]
 800265a:	227d      	movs	r2, #125	@ 0x7d
 800265c:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	2200      	movs	r2, #0
 8002662:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	1e5a      	subs	r2, r3, #1
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	60da      	str	r2, [r3, #12]

    return true;
 800266e:	2301      	movs	r3, #1
}
 8002670:	4618      	mov	r0, r3
 8002672:	3720      	adds	r7, #32
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <suffix_object>:
    return cJSON_GetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(cJSON *prev, cJSON *item)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	6039      	str	r1, [r7, #0]
    prev->next = item;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	683a      	ldr	r2, [r7, #0]
 8002686:	601a      	str	r2, [r3, #0]
    item->prev = prev;
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	687a      	ldr	r2, [r7, #4]
 800268c:	605a      	str	r2, [r3, #4]
}
 800268e:	bf00      	nop
 8002690:	370c      	adds	r7, #12
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr

0800269a <add_item_to_array>:
    reference->next = reference->prev = NULL;
    return reference;
}

static cJSON_bool add_item_to_array(cJSON *array, cJSON *item)
{
 800269a:	b580      	push	{r7, lr}
 800269c:	b084      	sub	sp, #16
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
 80026a2:	6039      	str	r1, [r7, #0]
    cJSON *child = NULL;
 80026a4:	2300      	movs	r3, #0
 80026a6:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (array == NULL) || (array == item))
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d006      	beq.n	80026bc <add_item_to_array+0x22>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d003      	beq.n	80026bc <add_item_to_array+0x22>
 80026b4:	687a      	ldr	r2, [r7, #4]
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d101      	bne.n	80026c0 <add_item_to_array+0x26>
    {
        return false;
 80026bc:	2300      	movs	r3, #0
 80026be:	e01e      	b.n	80026fe <add_item_to_array+0x64>
    }

    child = array->child;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	60fb      	str	r3, [r7, #12]
    /*
     * To find the last item in array quickly, we use prev in array
     */
    if (child == NULL)
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d109      	bne.n	80026e0 <add_item_to_array+0x46>
    {
        /* list is empty, start new one */
        array->child = item;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	683a      	ldr	r2, [r7, #0]
 80026d0:	609a      	str	r2, [r3, #8]
        item->prev = item;
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	683a      	ldr	r2, [r7, #0]
 80026d6:	605a      	str	r2, [r3, #4]
        item->next = NULL;
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	2200      	movs	r2, #0
 80026dc:	601a      	str	r2, [r3, #0]
 80026de:	e00d      	b.n	80026fc <add_item_to_array+0x62>
    }
    else
    {
        /* append to the end */
        if (child->prev)
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d009      	beq.n	80026fc <add_item_to_array+0x62>
        {
            suffix_object(child->prev, item);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	6839      	ldr	r1, [r7, #0]
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7ff ffc2 	bl	8002678 <suffix_object>
            array->child->prev = item;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	683a      	ldr	r2, [r7, #0]
 80026fa:	605a      	str	r2, [r3, #4]
        }
    }

    return true;
 80026fc:	2301      	movs	r3, #1
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <cast_away_const>:
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void* string)
{
 8002706:	b480      	push	{r7}
 8002708:	b083      	sub	sp, #12
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
    return (void*)string;
 800270e:	687b      	ldr	r3, [r7, #4]
}
 8002710:	4618      	mov	r0, r3
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr

0800271c <add_item_to_object>:
    #pragma GCC diagnostic pop
#endif


static cJSON_bool add_item_to_object(cJSON * const object, const char * const string, cJSON * const item, const internal_hooks * const hooks, const cJSON_bool constant_key)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b086      	sub	sp, #24
 8002720:	af00      	add	r7, sp, #0
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	60b9      	str	r1, [r7, #8]
 8002726:	607a      	str	r2, [r7, #4]
 8002728:	603b      	str	r3, [r7, #0]
    char *new_key = NULL;
 800272a:	2300      	movs	r3, #0
 800272c:	617b      	str	r3, [r7, #20]
    int new_type = cJSON_Invalid;
 800272e:	2300      	movs	r3, #0
 8002730:	613b      	str	r3, [r7, #16]

    if ((object == NULL) || (string == NULL) || (item == NULL) || (object == item))
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d009      	beq.n	800274c <add_item_to_object+0x30>
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d006      	beq.n	800274c <add_item_to_object+0x30>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d003      	beq.n	800274c <add_item_to_object+0x30>
 8002744:	68fa      	ldr	r2, [r7, #12]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	429a      	cmp	r2, r3
 800274a:	d101      	bne.n	8002750 <add_item_to_object+0x34>
    {
        return false;
 800274c:	2300      	movs	r3, #0
 800274e:	e036      	b.n	80027be <add_item_to_object+0xa2>
    }

    if (constant_key)
 8002750:	6a3b      	ldr	r3, [r7, #32]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d009      	beq.n	800276a <add_item_to_object+0x4e>
    {
        new_key = (char*)cast_away_const(string);
 8002756:	68b8      	ldr	r0, [r7, #8]
 8002758:	f7ff ffd5 	bl	8002706 <cast_away_const>
 800275c:	6178      	str	r0, [r7, #20]
        new_type = item->type | cJSON_StringIsConst;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	68db      	ldr	r3, [r3, #12]
 8002762:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002766:	613b      	str	r3, [r7, #16]
 8002768:	e00e      	b.n	8002788 <add_item_to_object+0x6c>
    }
    else
    {
        new_key = (char*)cJSON_strdup((const unsigned char*)string, hooks);
 800276a:	6839      	ldr	r1, [r7, #0]
 800276c:	68b8      	ldr	r0, [r7, #8]
 800276e:	f7ff f896 	bl	800189e <cJSON_strdup>
 8002772:	6178      	str	r0, [r7, #20]
        if (new_key == NULL)
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d101      	bne.n	800277e <add_item_to_object+0x62>
        {
            return false;
 800277a:	2300      	movs	r3, #0
 800277c:	e01f      	b.n	80027be <add_item_to_object+0xa2>
        }

        new_type = item->type & ~cJSON_StringIsConst;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002786:	613b      	str	r3, [r7, #16]
    }

    if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	68db      	ldr	r3, [r3, #12]
 800278c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002790:	2b00      	cmp	r3, #0
 8002792:	d109      	bne.n	80027a8 <add_item_to_object+0x8c>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6a1b      	ldr	r3, [r3, #32]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d005      	beq.n	80027a8 <add_item_to_object+0x8c>
    {
        hooks->deallocate(item->string);
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	687a      	ldr	r2, [r7, #4]
 80027a2:	6a12      	ldr	r2, [r2, #32]
 80027a4:	4610      	mov	r0, r2
 80027a6:	4798      	blx	r3
    }

    item->string = new_key;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	697a      	ldr	r2, [r7, #20]
 80027ac:	621a      	str	r2, [r3, #32]
    item->type = new_type;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	693a      	ldr	r2, [r7, #16]
 80027b2:	60da      	str	r2, [r3, #12]

    return add_item_to_array(object, item);
 80027b4:	6879      	ldr	r1, [r7, #4]
 80027b6:	68f8      	ldr	r0, [r7, #12]
 80027b8:	f7ff ff6f 	bl	800269a <add_item_to_array>
 80027bc:	4603      	mov	r3, r0
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3718      	adds	r7, #24
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
	...

080027c8 <cJSON_AddNumberToObject>:
    cJSON_Delete(bool_item);
    return NULL;
}

CJSON_PUBLIC(cJSON*) cJSON_AddNumberToObject(cJSON * const object, const char * const name, const double number)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b088      	sub	sp, #32
 80027cc:	af02      	add	r7, sp, #8
 80027ce:	60f8      	str	r0, [r7, #12]
 80027d0:	60b9      	str	r1, [r7, #8]
 80027d2:	ed87 0b00 	vstr	d0, [r7]
    cJSON *number_item = cJSON_CreateNumber(number);
 80027d6:	ed97 0b00 	vldr	d0, [r7]
 80027da:	f000 f819 	bl	8002810 <cJSON_CreateNumber>
 80027de:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, number_item, &global_hooks, false))
 80027e0:	2300      	movs	r3, #0
 80027e2:	9300      	str	r3, [sp, #0]
 80027e4:	4b09      	ldr	r3, [pc, #36]	@ (800280c <cJSON_AddNumberToObject+0x44>)
 80027e6:	697a      	ldr	r2, [r7, #20]
 80027e8:	68b9      	ldr	r1, [r7, #8]
 80027ea:	68f8      	ldr	r0, [r7, #12]
 80027ec:	f7ff ff96 	bl	800271c <add_item_to_object>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <cJSON_AddNumberToObject+0x32>
    {
        return number_item;
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	e003      	b.n	8002802 <cJSON_AddNumberToObject+0x3a>
    }

    cJSON_Delete(number_item);
 80027fa:	6978      	ldr	r0, [r7, #20]
 80027fc:	f7ff f88e 	bl	800191c <cJSON_Delete>
    return NULL;
 8002800:	2300      	movs	r3, #0
}
 8002802:	4618      	mov	r0, r3
 8002804:	3718      	adds	r7, #24
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	20000000 	.word	0x20000000

08002810 <cJSON_CreateNumber>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateNumber(double num)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	ed87 0b00 	vstr	d0, [r7]
    cJSON *item = cJSON_New_Item(&global_hooks);
 800281a:	481f      	ldr	r0, [pc, #124]	@ (8002898 <cJSON_CreateNumber+0x88>)
 800281c:	f7ff f867 	bl	80018ee <cJSON_New_Item>
 8002820:	60f8      	str	r0, [r7, #12]
    if(item)
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d02c      	beq.n	8002882 <cJSON_CreateNumber+0x72>
    {
        item->type = cJSON_Number;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2208      	movs	r2, #8
 800282c:	60da      	str	r2, [r3, #12]
        item->valuedouble = num;
 800282e:	68f9      	ldr	r1, [r7, #12]
 8002830:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002834:	e9c1 2306 	strd	r2, r3, [r1, #24]

        /* use saturation in case of overflow */
        if (num >= INT_MAX)
 8002838:	a315      	add	r3, pc, #84	@ (adr r3, 8002890 <cJSON_CreateNumber+0x80>)
 800283a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800283e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002842:	f7fe f977 	bl	8000b34 <__aeabi_dcmpge>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d004      	beq.n	8002856 <cJSON_CreateNumber+0x46>
        {
            item->valueint = INT_MAX;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8002852:	615a      	str	r2, [r3, #20]
 8002854:	e015      	b.n	8002882 <cJSON_CreateNumber+0x72>
        }
        else if (num <= (double)INT_MIN)
 8002856:	f04f 0200 	mov.w	r2, #0
 800285a:	4b10      	ldr	r3, [pc, #64]	@ (800289c <cJSON_CreateNumber+0x8c>)
 800285c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002860:	f7fe f95e 	bl	8000b20 <__aeabi_dcmple>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d004      	beq.n	8002874 <cJSON_CreateNumber+0x64>
        {
            item->valueint = INT_MIN;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002870:	615a      	str	r2, [r3, #20]
 8002872:	e006      	b.n	8002882 <cJSON_CreateNumber+0x72>
        }
        else
        {
            item->valueint = (int)num;
 8002874:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002878:	f7fe f986 	bl	8000b88 <__aeabi_d2iz>
 800287c:	4602      	mov	r2, r0
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	615a      	str	r2, [r3, #20]
        }
    }

    return item;
 8002882:	68fb      	ldr	r3, [r7, #12]
}
 8002884:	4618      	mov	r0, r3
 8002886:	3710      	adds	r7, #16
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	f3af 8000 	nop.w
 8002890:	ffc00000 	.word	0xffc00000
 8002894:	41dfffff 	.word	0x41dfffff
 8002898:	20000000 	.word	0x20000000
 800289c:	c1e00000 	.word	0xc1e00000

080028a0 <cJSON_CreateObject>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateObject(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 80028a6:	4807      	ldr	r0, [pc, #28]	@ (80028c4 <cJSON_CreateObject+0x24>)
 80028a8:	f7ff f821 	bl	80018ee <cJSON_New_Item>
 80028ac:	6078      	str	r0, [r7, #4]
    if (item)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d002      	beq.n	80028ba <cJSON_CreateObject+0x1a>
    {
        item->type = cJSON_Object;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2240      	movs	r2, #64	@ 0x40
 80028b8:	60da      	str	r2, [r3, #12]
    }

    return item;
 80028ba:	687b      	ldr	r3, [r7, #4]
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3708      	adds	r7, #8
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	20000000 	.word	0x20000000

080028c8 <_write>:
void print_diagnostics(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	60f8      	str	r0, [r7, #12]
 80028d0:	60b9      	str	r1, [r7, #8]
 80028d2:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, 100);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	b29a      	uxth	r2, r3
 80028d8:	2364      	movs	r3, #100	@ 0x64
 80028da:	68b9      	ldr	r1, [r7, #8]
 80028dc:	4803      	ldr	r0, [pc, #12]	@ (80028ec <_write+0x24>)
 80028de:	f006 f993 	bl	8008c08 <HAL_UART_Transmit>
    return len;
 80028e2:	687b      	ldr	r3, [r7, #4]
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3710      	adds	r7, #16
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	20000b60 	.word	0x20000b60

080028f0 <delay_us>:

void delay_us(uint16_t us)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	4603      	mov	r3, r0
 80028f8:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim1, 0);
 80028fa:	4b09      	ldr	r3, [pc, #36]	@ (8002920 <delay_us+0x30>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2200      	movs	r2, #0
 8002900:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim1) < us);
 8002902:	bf00      	nop
 8002904:	4b06      	ldr	r3, [pc, #24]	@ (8002920 <delay_us+0x30>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800290a:	88fb      	ldrh	r3, [r7, #6]
 800290c:	429a      	cmp	r2, r3
 800290e:	d3f9      	bcc.n	8002904 <delay_us+0x14>
}
 8002910:	bf00      	nop
 8002912:	bf00      	nop
 8002914:	370c      	adds	r7, #12
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	20000a88 	.word	0x20000a88

08002924 <Set_Servo_RL_Action>:

struct angles Set_Servo_RL_Action(uint8_t action)
{
 8002924:	b480      	push	{r7}
 8002926:	b085      	sub	sp, #20
 8002928:	af00      	add	r7, sp, #0
 800292a:	4603      	mov	r3, r0
 800292c:	71fb      	strb	r3, [r7, #7]
	struct angles A;
    if (action == 0) {
 800292e:	79fb      	ldrb	r3, [r7, #7]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d106      	bne.n	8002942 <Set_Servo_RL_Action+0x1e>
        A.target_angle = SERVO1_DOWN_ANGLE;
 8002934:	2300      	movs	r3, #0
 8002936:	723b      	strb	r3, [r7, #8]
        A.center_angle = SERVO2_DOWN_ANGLE;
 8002938:	2300      	movs	r3, #0
 800293a:	727b      	strb	r3, [r7, #9]
        A.bump_status = 0;
 800293c:	2300      	movs	r3, #0
 800293e:	72bb      	strb	r3, [r7, #10]
 8002940:	e005      	b.n	800294e <Set_Servo_RL_Action+0x2a>
    } else {
        A.target_angle = SERVO1_UP_ANGLE;
 8002942:	231e      	movs	r3, #30
 8002944:	723b      	strb	r3, [r7, #8]
        A.center_angle = SERVO2_UP_ANGLE;
 8002946:	2328      	movs	r3, #40	@ 0x28
 8002948:	727b      	strb	r3, [r7, #9]
        A.bump_status = 1;
 800294a:	2301      	movs	r3, #1
 800294c:	72bb      	strb	r3, [r7, #10]
    }
    return A;
 800294e:	f107 030c 	add.w	r3, r7, #12
 8002952:	f107 0208 	add.w	r2, r7, #8
 8002956:	6812      	ldr	r2, [r2, #0]
 8002958:	4611      	mov	r1, r2
 800295a:	8019      	strh	r1, [r3, #0]
 800295c:	3302      	adds	r3, #2
 800295e:	0c12      	lsrs	r2, r2, #16
 8002960:	701a      	strb	r2, [r3, #0]
 8002962:	2300      	movs	r3, #0
 8002964:	7b3a      	ldrb	r2, [r7, #12]
 8002966:	f362 0307 	bfi	r3, r2, #0, #8
 800296a:	7b7a      	ldrb	r2, [r7, #13]
 800296c:	f362 230f 	bfi	r3, r2, #8, #8
 8002970:	7bba      	ldrb	r2, [r7, #14]
 8002972:	f362 4317 	bfi	r3, r2, #16, #8
}
 8002976:	4618      	mov	r0, r3
 8002978:	3714      	adds	r7, #20
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
	...

08002984 <select_best_action>:

uint8_t select_best_action(int8_t state)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	4603      	mov	r3, r0
 800298c:	71fb      	strb	r3, [r7, #7]
    if (state < 0 || state >= NUM_STATES) {
 800298e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002992:	2b00      	cmp	r3, #0
 8002994:	db03      	blt.n	800299e <select_best_action+0x1a>
 8002996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800299a:	2b06      	cmp	r3, #6
 800299c:	dd01      	ble.n	80029a2 <select_best_action+0x1e>
        return 0;
 800299e:	2300      	movs	r3, #0
 80029a0:	e003      	b.n	80029aa <select_best_action+0x26>
    }
    return OPTIMAL_POLICY[state];
 80029a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029a6:	4a04      	ldr	r2, [pc, #16]	@ (80029b8 <select_best_action+0x34>)
 80029a8:	5cd3      	ldrb	r3, [r2, r3]
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	0800ec94 	.word	0x0800ec94

080029bc <add_distance_reading>:

void add_distance_reading(uint32_t distance, uint32_t timestamp)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	6039      	str	r1, [r7, #0]
    distance_buffer[buffer_index].distance = distance;
 80029c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002a38 <add_distance_reading+0x7c>)
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	4619      	mov	r1, r3
 80029cc:	4a1b      	ldr	r2, [pc, #108]	@ (8002a3c <add_distance_reading+0x80>)
 80029ce:	460b      	mov	r3, r1
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	440b      	add	r3, r1
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	4413      	add	r3, r2
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	601a      	str	r2, [r3, #0]
    distance_buffer[buffer_index].timestamp = timestamp;
 80029dc:	4b16      	ldr	r3, [pc, #88]	@ (8002a38 <add_distance_reading+0x7c>)
 80029de:	781b      	ldrb	r3, [r3, #0]
 80029e0:	4619      	mov	r1, r3
 80029e2:	4a16      	ldr	r2, [pc, #88]	@ (8002a3c <add_distance_reading+0x80>)
 80029e4:	460b      	mov	r3, r1
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	440b      	add	r3, r1
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	4413      	add	r3, r2
 80029ee:	3304      	adds	r3, #4
 80029f0:	683a      	ldr	r2, [r7, #0]
 80029f2:	601a      	str	r2, [r3, #0]
    distance_buffer[buffer_index].valid = 1;
 80029f4:	4b10      	ldr	r3, [pc, #64]	@ (8002a38 <add_distance_reading+0x7c>)
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	4619      	mov	r1, r3
 80029fa:	4a10      	ldr	r2, [pc, #64]	@ (8002a3c <add_distance_reading+0x80>)
 80029fc:	460b      	mov	r3, r1
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	440b      	add	r3, r1
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	4413      	add	r3, r2
 8002a06:	3308      	adds	r3, #8
 8002a08:	2201      	movs	r2, #1
 8002a0a:	701a      	strb	r2, [r3, #0]

    buffer_index++;
 8002a0c:	4b0a      	ldr	r3, [pc, #40]	@ (8002a38 <add_distance_reading+0x7c>)
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	3301      	adds	r3, #1
 8002a12:	b2da      	uxtb	r2, r3
 8002a14:	4b08      	ldr	r3, [pc, #32]	@ (8002a38 <add_distance_reading+0x7c>)
 8002a16:	701a      	strb	r2, [r3, #0]
    if (buffer_index >= SPEED_SAMPLES) {
 8002a18:	4b07      	ldr	r3, [pc, #28]	@ (8002a38 <add_distance_reading+0x7c>)
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	2b09      	cmp	r3, #9
 8002a1e:	d905      	bls.n	8002a2c <add_distance_reading+0x70>
        buffer_index = 0;
 8002a20:	4b05      	ldr	r3, [pc, #20]	@ (8002a38 <add_distance_reading+0x7c>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	701a      	strb	r2, [r3, #0]
        buffer_filled = 1;
 8002a26:	4b06      	ldr	r3, [pc, #24]	@ (8002a40 <add_distance_reading+0x84>)
 8002a28:	2201      	movs	r2, #1
 8002a2a:	701a      	strb	r2, [r3, #0]
    }
}
 8002a2c:	bf00      	nop
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr
 8002a38:	20000c7c 	.word	0x20000c7c
 8002a3c:	20000c04 	.word	0x20000c04
 8002a40:	20000c7d 	.word	0x20000c7d

08002a44 <calculate_speed_improved>:

// IMPROVED SPEED CALCULATION - Better for 3m track
float calculate_speed_improved(void)
{
 8002a44:	b5b0      	push	{r4, r5, r7, lr}
 8002a46:	b090      	sub	sp, #64	@ 0x40
 8002a48:	af04      	add	r7, sp, #16
    // Need at least 2 valid readings
    if (!buffer_filled && buffer_index < 2) {
 8002a4a:	4b80      	ldr	r3, [pc, #512]	@ (8002c4c <calculate_speed_improved+0x208>)
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d106      	bne.n	8002a60 <calculate_speed_improved+0x1c>
 8002a52:	4b7f      	ldr	r3, [pc, #508]	@ (8002c50 <calculate_speed_improved+0x20c>)
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d802      	bhi.n	8002a60 <calculate_speed_improved+0x1c>
        return 0.0f;
 8002a5a:	f04f 0300 	mov.w	r3, #0
 8002a5e:	e0ed      	b.n	8002c3c <calculate_speed_improved+0x1f8>
    }

    // Get the most recent valid readings
    int count = 0;
 8002a60:	2300      	movs	r3, #0
 8002a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int indices[SPEED_CALCULATION_SAMPLES];

    // Find last N valid readings
    for (int i = 0; i < SPEED_SAMPLES && count < SPEED_CALCULATION_SAMPLES; i++) {
 8002a64:	2300      	movs	r3, #0
 8002a66:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a68:	e029      	b.n	8002abe <calculate_speed_improved+0x7a>
        int idx = (buffer_index - 1 - i + SPEED_SAMPLES) % SPEED_SAMPLES;
 8002a6a:	4b79      	ldr	r3, [pc, #484]	@ (8002c50 <calculate_speed_improved+0x20c>)
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	1e5a      	subs	r2, r3, #1
 8002a70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a72:	1ad3      	subs	r3, r2, r3
 8002a74:	f103 020a 	add.w	r2, r3, #10
 8002a78:	4b76      	ldr	r3, [pc, #472]	@ (8002c54 <calculate_speed_improved+0x210>)
 8002a7a:	fb83 1302 	smull	r1, r3, r3, r2
 8002a7e:	1099      	asrs	r1, r3, #2
 8002a80:	17d3      	asrs	r3, r2, #31
 8002a82:	1ac9      	subs	r1, r1, r3
 8002a84:	460b      	mov	r3, r1
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	440b      	add	r3, r1
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	627b      	str	r3, [r7, #36]	@ 0x24
        if (distance_buffer[idx].valid) {
 8002a90:	4971      	ldr	r1, [pc, #452]	@ (8002c58 <calculate_speed_improved+0x214>)
 8002a92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a94:	4613      	mov	r3, r2
 8002a96:	005b      	lsls	r3, r3, #1
 8002a98:	4413      	add	r3, r2
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	440b      	add	r3, r1
 8002a9e:	3308      	adds	r3, #8
 8002aa0:	781b      	ldrb	r3, [r3, #0]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d008      	beq.n	8002ab8 <calculate_speed_improved+0x74>
            indices[count++] = idx;
 8002aa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002aa8:	1c5a      	adds	r2, r3, #1
 8002aaa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002aac:	009b      	lsls	r3, r3, #2
 8002aae:	3330      	adds	r3, #48	@ 0x30
 8002ab0:	443b      	add	r3, r7
 8002ab2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ab4:	f843 2c30 	str.w	r2, [r3, #-48]
    for (int i = 0; i < SPEED_SAMPLES && count < SPEED_CALCULATION_SAMPLES; i++) {
 8002ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aba:	3301      	adds	r3, #1
 8002abc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ac0:	2b09      	cmp	r3, #9
 8002ac2:	dc02      	bgt.n	8002aca <calculate_speed_improved+0x86>
 8002ac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	ddcf      	ble.n	8002a6a <calculate_speed_improved+0x26>
        }
    }

    if (count < 2) {
 8002aca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	dc02      	bgt.n	8002ad6 <calculate_speed_improved+0x92>
        return 0.0f;
 8002ad0:	f04f 0300 	mov.w	r3, #0
 8002ad4:	e0b2      	b.n	8002c3c <calculate_speed_improved+0x1f8>
    }

    // Calculate speed using first and last reading
    int oldest_idx = indices[count - 1];
 8002ad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	3330      	adds	r3, #48	@ 0x30
 8002ade:	443b      	add	r3, r7
 8002ae0:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8002ae4:	623b      	str	r3, [r7, #32]
    int newest_idx = indices[0];
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	61fb      	str	r3, [r7, #28]

    int32_t distance_diff = (int32_t)distance_buffer[oldest_idx].distance -
 8002aea:	495b      	ldr	r1, [pc, #364]	@ (8002c58 <calculate_speed_improved+0x214>)
 8002aec:	6a3a      	ldr	r2, [r7, #32]
 8002aee:	4613      	mov	r3, r2
 8002af0:	005b      	lsls	r3, r3, #1
 8002af2:	4413      	add	r3, r2
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	440b      	add	r3, r1
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4618      	mov	r0, r3
                            (int32_t)distance_buffer[newest_idx].distance;
 8002afc:	4956      	ldr	r1, [pc, #344]	@ (8002c58 <calculate_speed_improved+0x214>)
 8002afe:	69fa      	ldr	r2, [r7, #28]
 8002b00:	4613      	mov	r3, r2
 8002b02:	005b      	lsls	r3, r3, #1
 8002b04:	4413      	add	r3, r2
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	440b      	add	r3, r1
 8002b0a:	681b      	ldr	r3, [r3, #0]
    int32_t distance_diff = (int32_t)distance_buffer[oldest_idx].distance -
 8002b0c:	1ac3      	subs	r3, r0, r3
 8002b0e:	61bb      	str	r3, [r7, #24]

    float time_diff_s = (distance_buffer[newest_idx].timestamp -
 8002b10:	4951      	ldr	r1, [pc, #324]	@ (8002c58 <calculate_speed_improved+0x214>)
 8002b12:	69fa      	ldr	r2, [r7, #28]
 8002b14:	4613      	mov	r3, r2
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	4413      	add	r3, r2
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	440b      	add	r3, r1
 8002b1e:	3304      	adds	r3, #4
 8002b20:	6819      	ldr	r1, [r3, #0]
                         distance_buffer[oldest_idx].timestamp) / 1000.0f;
 8002b22:	484d      	ldr	r0, [pc, #308]	@ (8002c58 <calculate_speed_improved+0x214>)
 8002b24:	6a3a      	ldr	r2, [r7, #32]
 8002b26:	4613      	mov	r3, r2
 8002b28:	005b      	lsls	r3, r3, #1
 8002b2a:	4413      	add	r3, r2
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	4403      	add	r3, r0
 8002b30:	3304      	adds	r3, #4
 8002b32:	681b      	ldr	r3, [r3, #0]
    float time_diff_s = (distance_buffer[newest_idx].timestamp -
 8002b34:	1acb      	subs	r3, r1, r3
                         distance_buffer[oldest_idx].timestamp) / 1000.0f;
 8002b36:	ee07 3a90 	vmov	s15, r3
 8002b3a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
    float time_diff_s = (distance_buffer[newest_idx].timestamp -
 8002b3e:	eddf 6a47 	vldr	s13, [pc, #284]	@ 8002c5c <calculate_speed_improved+0x218>
 8002b42:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b46:	edc7 7a05 	vstr	s15, [r7, #20]

    // Need minimum time difference
    if (time_diff_s < 0.05f) {  // At least 50ms
 8002b4a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b4e:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8002c60 <calculate_speed_improved+0x21c>
 8002b52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b5a:	d502      	bpl.n	8002b62 <calculate_speed_improved+0x11e>
        return 0.0f;
 8002b5c:	f04f 0300 	mov.w	r3, #0
 8002b60:	e06c      	b.n	8002c3c <calculate_speed_improved+0x1f8>
    }

    // Need minimum distance change
    if (abs(distance_diff) < MIN_DISTANCE_CHANGE) {
 8002b62:	69bb      	ldr	r3, [r7, #24]
 8002b64:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b68:	db05      	blt.n	8002b76 <calculate_speed_improved+0x132>
 8002b6a:	69bb      	ldr	r3, [r7, #24]
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	dc02      	bgt.n	8002b76 <calculate_speed_improved+0x132>
        return 0.0f;
 8002b70:	f04f 0300 	mov.w	r3, #0
 8002b74:	e062      	b.n	8002c3c <calculate_speed_improved+0x1f8>
    }

    // Calculate speed in cm/s
    float speed_cms = distance_diff / time_diff_s;
 8002b76:	69bb      	ldr	r3, [r7, #24]
 8002b78:	ee07 3a90 	vmov	s15, r3
 8002b7c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002b80:	ed97 7a05 	vldr	s14, [r7, #20]
 8002b84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b88:	edc7 7a04 	vstr	s15, [r7, #16]

    // Convert to km/h
    float speed_kmh = speed_cms * 0.036f;
 8002b8c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b90:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8002c64 <calculate_speed_improved+0x220>
 8002b94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b98:	edc7 7a03 	vstr	s15, [r7, #12]

    // Filter out negative speeds (moving away) and unreasonable speeds
    if (speed_kmh < 0 || speed_kmh > MAX_REASONABLE_SPEED) {
 8002b9c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ba0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ba4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ba8:	d408      	bmi.n	8002bbc <calculate_speed_improved+0x178>
 8002baa:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bae:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002bb2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bba:	dd02      	ble.n	8002bc2 <calculate_speed_improved+0x17e>
        return 0.0f;
 8002bbc:	f04f 0300 	mov.w	r3, #0
 8002bc0:	e03c      	b.n	8002c3c <calculate_speed_improved+0x1f8>
    }

    // Only count approaching vehicles (positive speed)
    if (speed_kmh > MIN_SPEED_THRESHOLD) {
 8002bc2:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bc6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002bca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd2:	dd32      	ble.n	8002c3a <calculate_speed_improved+0x1f6>
        valid_speed_readings++;
 8002bd4:	4b24      	ldr	r3, [pc, #144]	@ (8002c68 <calculate_speed_improved+0x224>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	3301      	adds	r3, #1
 8002bda:	4a23      	ldr	r2, [pc, #140]	@ (8002c68 <calculate_speed_improved+0x224>)
 8002bdc:	6013      	str	r3, [r2, #0]

        // Track maximum speed
        if (speed_kmh > max_speed_detected) {
 8002bde:	4b23      	ldr	r3, [pc, #140]	@ (8002c6c <calculate_speed_improved+0x228>)
 8002be0:	edd3 7a00 	vldr	s15, [r3]
 8002be4:	ed97 7a03 	vldr	s14, [r7, #12]
 8002be8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bf0:	dd02      	ble.n	8002bf8 <calculate_speed_improved+0x1b4>
            max_speed_detected = speed_kmh;
 8002bf2:	4a1e      	ldr	r2, [pc, #120]	@ (8002c6c <calculate_speed_improved+0x228>)
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	6013      	str	r3, [r2, #0]
        }

        if (diagnostic_mode) {
 8002bf8:	4b1d      	ldr	r3, [pc, #116]	@ (8002c70 <calculate_speed_improved+0x22c>)
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d01c      	beq.n	8002c3a <calculate_speed_improved+0x1f6>
            sprintf(MSG, "[SPEED] d=%ld cm, t=%.2fs, v=%.1f km/h \r\n",
 8002c00:	6978      	ldr	r0, [r7, #20]
 8002c02:	f7fd fcb9 	bl	8000578 <__aeabi_f2d>
 8002c06:	4604      	mov	r4, r0
 8002c08:	460d      	mov	r5, r1
 8002c0a:	68f8      	ldr	r0, [r7, #12]
 8002c0c:	f7fd fcb4 	bl	8000578 <__aeabi_f2d>
 8002c10:	4602      	mov	r2, r0
 8002c12:	460b      	mov	r3, r1
 8002c14:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002c18:	e9cd 4500 	strd	r4, r5, [sp]
 8002c1c:	69ba      	ldr	r2, [r7, #24]
 8002c1e:	4915      	ldr	r1, [pc, #84]	@ (8002c74 <calculate_speed_improved+0x230>)
 8002c20:	4815      	ldr	r0, [pc, #84]	@ (8002c78 <calculate_speed_improved+0x234>)
 8002c22:	f007 faf5 	bl	800a210 <siprintf>
                    distance_diff, time_diff_s, speed_kmh);
            HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8002c26:	4814      	ldr	r0, [pc, #80]	@ (8002c78 <calculate_speed_improved+0x234>)
 8002c28:	f7fd fb3a 	bl	80002a0 <strlen>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	b29a      	uxth	r2, r3
 8002c30:	2364      	movs	r3, #100	@ 0x64
 8002c32:	4911      	ldr	r1, [pc, #68]	@ (8002c78 <calculate_speed_improved+0x234>)
 8002c34:	4811      	ldr	r0, [pc, #68]	@ (8002c7c <calculate_speed_improved+0x238>)
 8002c36:	f005 ffe7 	bl	8008c08 <HAL_UART_Transmit>
        }
    }

    return speed_kmh;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
}
 8002c3c:	ee07 3a90 	vmov	s15, r3
 8002c40:	eeb0 0a67 	vmov.f32	s0, s15
 8002c44:	3730      	adds	r7, #48	@ 0x30
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bdb0      	pop	{r4, r5, r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	20000c7d 	.word	0x20000c7d
 8002c50:	20000c7c 	.word	0x20000c7c
 8002c54:	66666667 	.word	0x66666667
 8002c58:	20000c04 	.word	0x20000c04
 8002c5c:	447a0000 	.word	0x447a0000
 8002c60:	3d4ccccd 	.word	0x3d4ccccd
 8002c64:	3d1374bc 	.word	0x3d1374bc
 8002c68:	20000c90 	.word	0x20000c90
 8002c6c:	20000c88 	.word	0x20000c88
 8002c70:	2000001e 	.word	0x2000001e
 8002c74:	0800d00c 	.word	0x0800d00c
 8002c78:	20000ccc 	.word	0x20000ccc
 8002c7c:	20000b60 	.word	0x20000b60

08002c80 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	7f1b      	ldrb	r3, [r3, #28]
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d157      	bne.n	8002d40 <HAL_TIM_IC_CaptureCallback+0xc0>
    {
        if (Is_First_Captured == 0)
 8002c90:	4b2d      	ldr	r3, [pc, #180]	@ (8002d48 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d11a      	bne.n	8002cd0 <HAL_TIM_IC_CaptureCallback+0x50>
        {
            IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8002c9a:	2100      	movs	r1, #0
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f005 fa85 	bl	80081ac <HAL_TIM_ReadCapturedValue>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	4a29      	ldr	r2, [pc, #164]	@ (8002d4c <HAL_TIM_IC_CaptureCallback+0xcc>)
 8002ca6:	6013      	str	r3, [r2, #0]
            Is_First_Captured = 1;
 8002ca8:	4b27      	ldr	r3, [pc, #156]	@ (8002d48 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8002caa:	2201      	movs	r2, #1
 8002cac:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	6a1a      	ldr	r2, [r3, #32]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f022 020a 	bic.w	r2, r2, #10
 8002cbc:	621a      	str	r2, [r3, #32]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	6a1a      	ldr	r2, [r3, #32]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f042 0202 	orr.w	r2, r2, #2
 8002ccc:	621a      	str	r2, [r3, #32]
            capture_done = 1;

            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
        }
    }
}
 8002cce:	e037      	b.n	8002d40 <HAL_TIM_IC_CaptureCallback+0xc0>
            IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f005 fa6a 	bl	80081ac <HAL_TIM_ReadCapturedValue>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	4a1d      	ldr	r2, [pc, #116]	@ (8002d50 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8002cdc:	6013      	str	r3, [r2, #0]
            if (IC_Val2 >= IC_Val1)
 8002cde:	4b1c      	ldr	r3, [pc, #112]	@ (8002d50 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	4b1a      	ldr	r3, [pc, #104]	@ (8002d4c <HAL_TIM_IC_CaptureCallback+0xcc>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d307      	bcc.n	8002cfa <HAL_TIM_IC_CaptureCallback+0x7a>
                Difference = IC_Val2 - IC_Val1;
 8002cea:	4b19      	ldr	r3, [pc, #100]	@ (8002d50 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	4b17      	ldr	r3, [pc, #92]	@ (8002d4c <HAL_TIM_IC_CaptureCallback+0xcc>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	4a17      	ldr	r2, [pc, #92]	@ (8002d54 <HAL_TIM_IC_CaptureCallback+0xd4>)
 8002cf6:	6013      	str	r3, [r2, #0]
 8002cf8:	e006      	b.n	8002d08 <HAL_TIM_IC_CaptureCallback+0x88>
                Difference = (0xFFFFFFFF - IC_Val1) + IC_Val2 + 1;
 8002cfa:	4b15      	ldr	r3, [pc, #84]	@ (8002d50 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	4b13      	ldr	r3, [pc, #76]	@ (8002d4c <HAL_TIM_IC_CaptureCallback+0xcc>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	4a13      	ldr	r2, [pc, #76]	@ (8002d54 <HAL_TIM_IC_CaptureCallback+0xd4>)
 8002d06:	6013      	str	r3, [r2, #0]
            distance_cm = Difference / 58;
 8002d08:	4b12      	ldr	r3, [pc, #72]	@ (8002d54 <HAL_TIM_IC_CaptureCallback+0xd4>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a12      	ldr	r2, [pc, #72]	@ (8002d58 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8002d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d12:	095b      	lsrs	r3, r3, #5
 8002d14:	4a11      	ldr	r2, [pc, #68]	@ (8002d5c <HAL_TIM_IC_CaptureCallback+0xdc>)
 8002d16:	6013      	str	r3, [r2, #0]
            Is_First_Captured = 0;
 8002d18:	4b0b      	ldr	r3, [pc, #44]	@ (8002d48 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	701a      	strb	r2, [r3, #0]
            capture_done = 1;
 8002d1e:	4b10      	ldr	r3, [pc, #64]	@ (8002d60 <HAL_TIM_IC_CaptureCallback+0xe0>)
 8002d20:	2201      	movs	r2, #1
 8002d22:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	6a1a      	ldr	r2, [r3, #32]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f022 020a 	bic.w	r2, r2, #10
 8002d32:	621a      	str	r2, [r3, #32]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	6a12      	ldr	r2, [r2, #32]
 8002d3e:	621a      	str	r2, [r3, #32]
}
 8002d40:	bf00      	nop
 8002d42:	3708      	adds	r7, #8
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	20000bfc 	.word	0x20000bfc
 8002d4c:	20000bf0 	.word	0x20000bf0
 8002d50:	20000bf4 	.word	0x20000bf4
 8002d54:	20000bf8 	.word	0x20000bf8
 8002d58:	8d3dcb09 	.word	0x8d3dcb09
 8002d5c:	20000c00 	.word	0x20000c00
 8002d60:	20000bfd 	.word	0x20000bfd

08002d64 <HCSR04_Read>:

uint8_t HCSR04_Read(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
    uint32_t timeout;

    ultrasonic_read_count++;
 8002d6a:	4b33      	ldr	r3, [pc, #204]	@ (8002e38 <HCSR04_Read+0xd4>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	3301      	adds	r3, #1
 8002d70:	4a31      	ldr	r2, [pc, #196]	@ (8002e38 <HCSR04_Read+0xd4>)
 8002d72:	6013      	str	r3, [r2, #0]
    capture_done = 0;
 8002d74:	4b31      	ldr	r3, [pc, #196]	@ (8002e3c <HCSR04_Read+0xd8>)
 8002d76:	2200      	movs	r2, #0
 8002d78:	701a      	strb	r2, [r3, #0]
    Is_First_Captured = 0;
 8002d7a:	4b31      	ldr	r3, [pc, #196]	@ (8002e40 <HCSR04_Read+0xdc>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	701a      	strb	r2, [r3, #0]
    distance_cm = 0;
 8002d80:	4b30      	ldr	r3, [pc, #192]	@ (8002e44 <HCSR04_Read+0xe0>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	601a      	str	r2, [r3, #0]
    Difference = 0;
 8002d86:	4b30      	ldr	r3, [pc, #192]	@ (8002e48 <HCSR04_Read+0xe4>)
 8002d88:	2200      	movs	r2, #0
 8002d8a:	601a      	str	r2, [r3, #0]

    __HAL_TIM_SET_COUNTER(&htim1, 0);
 8002d8c:	4b2f      	ldr	r3, [pc, #188]	@ (8002e4c <HCSR04_Read+0xe8>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	2200      	movs	r2, #0
 8002d92:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_CAPTUREPOLARITY(&htim1, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8002d94:	4b2d      	ldr	r3, [pc, #180]	@ (8002e4c <HCSR04_Read+0xe8>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	6a1a      	ldr	r2, [r3, #32]
 8002d9a:	4b2c      	ldr	r3, [pc, #176]	@ (8002e4c <HCSR04_Read+0xe8>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f022 020a 	bic.w	r2, r2, #10
 8002da2:	621a      	str	r2, [r3, #32]
 8002da4:	4b29      	ldr	r3, [pc, #164]	@ (8002e4c <HCSR04_Read+0xe8>)
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	4b28      	ldr	r3, [pc, #160]	@ (8002e4c <HCSR04_Read+0xe8>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	6a12      	ldr	r2, [r2, #32]
 8002dae:	621a      	str	r2, [r3, #32]

    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 8002db0:	2200      	movs	r2, #0
 8002db2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002db6:	4826      	ldr	r0, [pc, #152]	@ (8002e50 <HCSR04_Read+0xec>)
 8002db8:	f002 fcba 	bl	8005730 <HAL_GPIO_WritePin>
    delay_us(2);
 8002dbc:	2002      	movs	r0, #2
 8002dbe:	f7ff fd97 	bl	80028f0 <delay_us>
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002dc8:	4821      	ldr	r0, [pc, #132]	@ (8002e50 <HCSR04_Read+0xec>)
 8002dca:	f002 fcb1 	bl	8005730 <HAL_GPIO_WritePin>
    delay_us(10);
 8002dce:	200a      	movs	r0, #10
 8002dd0:	f7ff fd8e 	bl	80028f0 <delay_us>
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002dda:	481d      	ldr	r0, [pc, #116]	@ (8002e50 <HCSR04_Read+0xec>)
 8002ddc:	f002 fca8 	bl	8005730 <HAL_GPIO_WritePin>

    timeout = HAL_GetTick() + 60;
 8002de0:	f002 f9c8 	bl	8005174 <HAL_GetTick>
 8002de4:	4603      	mov	r3, r0
 8002de6:	333c      	adds	r3, #60	@ 0x3c
 8002de8:	607b      	str	r3, [r7, #4]
    while (!capture_done && HAL_GetTick() < timeout);
 8002dea:	bf00      	nop
 8002dec:	4b13      	ldr	r3, [pc, #76]	@ (8002e3c <HCSR04_Read+0xd8>)
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d105      	bne.n	8002e02 <HCSR04_Read+0x9e>
 8002df6:	f002 f9bd 	bl	8005174 <HAL_GetTick>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d8f4      	bhi.n	8002dec <HCSR04_Read+0x88>

    if (!capture_done) {
 8002e02:	4b0e      	ldr	r3, [pc, #56]	@ (8002e3c <HCSR04_Read+0xd8>)
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d101      	bne.n	8002e10 <HCSR04_Read+0xac>
        return 0;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	e00f      	b.n	8002e30 <HCSR04_Read+0xcc>
    }

    if (distance_cm < VALID_DISTANCE_MIN || distance_cm > VALID_DISTANCE_MAX) {
 8002e10:	4b0c      	ldr	r3, [pc, #48]	@ (8002e44 <HCSR04_Read+0xe0>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d903      	bls.n	8002e20 <HCSR04_Read+0xbc>
 8002e18:	4b0a      	ldr	r3, [pc, #40]	@ (8002e44 <HCSR04_Read+0xe0>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	2b64      	cmp	r3, #100	@ 0x64
 8002e1e:	d901      	bls.n	8002e24 <HCSR04_Read+0xc0>
        return 0;
 8002e20:	2300      	movs	r3, #0
 8002e22:	e005      	b.n	8002e30 <HCSR04_Read+0xcc>
    }

    ultrasonic_success_count++;
 8002e24:	4b0b      	ldr	r3, [pc, #44]	@ (8002e54 <HCSR04_Read+0xf0>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	3301      	adds	r3, #1
 8002e2a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e54 <HCSR04_Read+0xf0>)
 8002e2c:	6013      	str	r3, [r2, #0]
    return 1;
 8002e2e:	2301      	movs	r3, #1
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3708      	adds	r7, #8
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	20000c94 	.word	0x20000c94
 8002e3c:	20000bfd 	.word	0x20000bfd
 8002e40:	20000bfc 	.word	0x20000bfc
 8002e44:	20000c00 	.word	0x20000c00
 8002e48:	20000bf8 	.word	0x20000bf8
 8002e4c:	20000a88 	.word	0x20000a88
 8002e50:	40020000 	.word	0x40020000
 8002e54:	20000c98 	.word	0x20000c98

08002e58 <check_ir_sensor_state>:

void check_ir_sensor_state(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b082      	sub	sp, #8
 8002e5c:	af00      	add	r7, sp, #0
    uint8_t new_state = HAL_GPIO_ReadPin(IR_SENSOR_PORT, IR_SENSOR_PIN);
 8002e5e:	2102      	movs	r1, #2
 8002e60:	4829      	ldr	r0, [pc, #164]	@ (8002f08 <check_ir_sensor_state+0xb0>)
 8002e62:	f002 fc4d 	bl	8005700 <HAL_GPIO_ReadPin>
 8002e66:	4603      	mov	r3, r0
 8002e68:	71fb      	strb	r3, [r7, #7]
    uint32_t current_time = HAL_GetTick();
 8002e6a:	f002 f983 	bl	8005174 <HAL_GetTick>
 8002e6e:	6038      	str	r0, [r7, #0]

    if (new_state != ir_current_state) {
 8002e70:	4b26      	ldr	r3, [pc, #152]	@ (8002f0c <check_ir_sensor_state+0xb4>)
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	79fa      	ldrb	r2, [r7, #7]
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d008      	beq.n	8002e8c <check_ir_sensor_state+0x34>
        ir_current_state = new_state;
 8002e7a:	4a24      	ldr	r2, [pc, #144]	@ (8002f0c <check_ir_sensor_state+0xb4>)
 8002e7c:	79fb      	ldrb	r3, [r7, #7]
 8002e7e:	7013      	strb	r3, [r2, #0]
        ir_last_detection_time = current_time;
 8002e80:	4a23      	ldr	r2, [pc, #140]	@ (8002f10 <check_ir_sensor_state+0xb8>)
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	6013      	str	r3, [r2, #0]
        ir_sensor_changed = 1;
 8002e86:	4b23      	ldr	r3, [pc, #140]	@ (8002f14 <check_ir_sensor_state+0xbc>)
 8002e88:	2201      	movs	r2, #1
 8002e8a:	701a      	strb	r2, [r3, #0]
    }

    if (ir_sensor_changed &&
 8002e8c:	4b21      	ldr	r3, [pc, #132]	@ (8002f14 <check_ir_sensor_state+0xbc>)
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d035      	beq.n	8002f00 <check_ir_sensor_state+0xa8>
        (current_time - ir_last_detection_time >= IR_DEBOUNCE_MS))
 8002e94:	4b1e      	ldr	r3, [pc, #120]	@ (8002f10 <check_ir_sensor_state+0xb8>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	683a      	ldr	r2, [r7, #0]
 8002e9a:	1ad3      	subs	r3, r2, r3
    if (ir_sensor_changed &&
 8002e9c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002ea0:	d32e      	bcc.n	8002f00 <check_ir_sensor_state+0xa8>
    {
        if (ir_current_state == 0 && ir_last_stable_state == 1)
 8002ea2:	4b1a      	ldr	r3, [pc, #104]	@ (8002f0c <check_ir_sensor_state+0xb4>)
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d123      	bne.n	8002ef2 <check_ir_sensor_state+0x9a>
 8002eaa:	4b1b      	ldr	r3, [pc, #108]	@ (8002f18 <check_ir_sensor_state+0xc0>)
 8002eac:	781b      	ldrb	r3, [r3, #0]
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d11f      	bne.n	8002ef2 <check_ir_sensor_state+0x9a>
        {
            ir_vehicle_count++;
 8002eb2:	4b1a      	ldr	r3, [pc, #104]	@ (8002f1c <check_ir_sensor_state+0xc4>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	4a18      	ldr	r2, [pc, #96]	@ (8002f1c <check_ir_sensor_state+0xc4>)
 8002eba:	6013      	str	r3, [r2, #0]
            density_window_count++;
 8002ebc:	4b18      	ldr	r3, [pc, #96]	@ (8002f20 <check_ir_sensor_state+0xc8>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	4a17      	ldr	r2, [pc, #92]	@ (8002f20 <check_ir_sensor_state+0xc8>)
 8002ec4:	6013      	str	r3, [r2, #0]
            total_vehicles++;
 8002ec6:	4b17      	ldr	r3, [pc, #92]	@ (8002f24 <check_ir_sensor_state+0xcc>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	3301      	adds	r3, #1
 8002ecc:	4a15      	ldr	r2, [pc, #84]	@ (8002f24 <check_ir_sensor_state+0xcc>)
 8002ece:	6013      	str	r3, [r2, #0]

            sprintf(MSG, "[IR]  VEHICLE #%lu detected!\r\n", total_vehicles);
 8002ed0:	4b14      	ldr	r3, [pc, #80]	@ (8002f24 <check_ir_sensor_state+0xcc>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	461a      	mov	r2, r3
 8002ed6:	4914      	ldr	r1, [pc, #80]	@ (8002f28 <check_ir_sensor_state+0xd0>)
 8002ed8:	4814      	ldr	r0, [pc, #80]	@ (8002f2c <check_ir_sensor_state+0xd4>)
 8002eda:	f007 f999 	bl	800a210 <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8002ede:	4813      	ldr	r0, [pc, #76]	@ (8002f2c <check_ir_sensor_state+0xd4>)
 8002ee0:	f7fd f9de 	bl	80002a0 <strlen>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	b29a      	uxth	r2, r3
 8002ee8:	2364      	movs	r3, #100	@ 0x64
 8002eea:	4910      	ldr	r1, [pc, #64]	@ (8002f2c <check_ir_sensor_state+0xd4>)
 8002eec:	4810      	ldr	r0, [pc, #64]	@ (8002f30 <check_ir_sensor_state+0xd8>)
 8002eee:	f005 fe8b 	bl	8008c08 <HAL_UART_Transmit>
        }

        ir_last_stable_state = ir_current_state;
 8002ef2:	4b06      	ldr	r3, [pc, #24]	@ (8002f0c <check_ir_sensor_state+0xb4>)
 8002ef4:	781a      	ldrb	r2, [r3, #0]
 8002ef6:	4b08      	ldr	r3, [pc, #32]	@ (8002f18 <check_ir_sensor_state+0xc0>)
 8002ef8:	701a      	strb	r2, [r3, #0]
        ir_sensor_changed = 0;
 8002efa:	4b06      	ldr	r3, [pc, #24]	@ (8002f14 <check_ir_sensor_state+0xbc>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	701a      	strb	r2, [r3, #0]
    }
}
 8002f00:	bf00      	nop
 8002f02:	3708      	adds	r7, #8
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	40020000 	.word	0x40020000
 8002f0c:	2000001d 	.word	0x2000001d
 8002f10:	20000ca0 	.word	0x20000ca0
 8002f14:	20000ca4 	.word	0x20000ca4
 8002f18:	2000001c 	.word	0x2000001c
 8002f1c:	20000c9c 	.word	0x20000c9c
 8002f20:	20000cb0 	.word	0x20000cb0
 8002f24:	20000cc8 	.word	0x20000cc8
 8002f28:	0800d040 	.word	0x0800d040
 8002f2c:	20000ccc 	.word	0x20000ccc
 8002f30:	20000b60 	.word	0x20000b60

08002f34 <update_density_calculation>:

void update_density_calculation(uint32_t current_time)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
    if (current_time - density_window_start >= 60000)
 8002f3c:	4b17      	ldr	r3, [pc, #92]	@ (8002f9c <update_density_calculation+0x68>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	1ad3      	subs	r3, r2, r3
 8002f44:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d923      	bls.n	8002f94 <update_density_calculation+0x60>
    {
        current_density = (float)density_window_count;
 8002f4c:	4b14      	ldr	r3, [pc, #80]	@ (8002fa0 <update_density_calculation+0x6c>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	ee07 3a90 	vmov	s15, r3
 8002f54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f58:	4b12      	ldr	r3, [pc, #72]	@ (8002fa4 <update_density_calculation+0x70>)
 8002f5a:	edc3 7a00 	vstr	s15, [r3]

        sprintf(MSG, "[DENSITY] %.0f vehicles/minute\r\n", current_density);
 8002f5e:	4b11      	ldr	r3, [pc, #68]	@ (8002fa4 <update_density_calculation+0x70>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4618      	mov	r0, r3
 8002f64:	f7fd fb08 	bl	8000578 <__aeabi_f2d>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	460b      	mov	r3, r1
 8002f6c:	490e      	ldr	r1, [pc, #56]	@ (8002fa8 <update_density_calculation+0x74>)
 8002f6e:	480f      	ldr	r0, [pc, #60]	@ (8002fac <update_density_calculation+0x78>)
 8002f70:	f007 f94e 	bl	800a210 <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8002f74:	480d      	ldr	r0, [pc, #52]	@ (8002fac <update_density_calculation+0x78>)
 8002f76:	f7fd f993 	bl	80002a0 <strlen>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	b29a      	uxth	r2, r3
 8002f7e:	2364      	movs	r3, #100	@ 0x64
 8002f80:	490a      	ldr	r1, [pc, #40]	@ (8002fac <update_density_calculation+0x78>)
 8002f82:	480b      	ldr	r0, [pc, #44]	@ (8002fb0 <update_density_calculation+0x7c>)
 8002f84:	f005 fe40 	bl	8008c08 <HAL_UART_Transmit>

        density_window_start = current_time;
 8002f88:	4a04      	ldr	r2, [pc, #16]	@ (8002f9c <update_density_calculation+0x68>)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6013      	str	r3, [r2, #0]
        density_window_count = 0;
 8002f8e:	4b04      	ldr	r3, [pc, #16]	@ (8002fa0 <update_density_calculation+0x6c>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	601a      	str	r2, [r3, #0]
    }
}
 8002f94:	bf00      	nop
 8002f96:	3708      	adds	r7, #8
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	20000cac 	.word	0x20000cac
 8002fa0:	20000cb0 	.word	0x20000cb0
 8002fa4:	20000ca8 	.word	0x20000ca8
 8002fa8:	0800d064 	.word	0x0800d064
 8002fac:	20000ccc 	.word	0x20000ccc
 8002fb0:	20000b60 	.word	0x20000b60

08002fb4 <servo_set_angle>:

// Servo control with REDUCED ANGLES for lower power
// Servo control dengan TIM3 Channel 1, 2, 3
void servo_set_angle(uint8_t servo_num, uint8_t angle)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b085      	sub	sp, #20
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	4603      	mov	r3, r0
 8002fbc:	460a      	mov	r2, r1
 8002fbe:	71fb      	strb	r3, [r7, #7]
 8002fc0:	4613      	mov	r3, r2
 8002fc2:	71bb      	strb	r3, [r7, #6]
    if (angle > 180) angle = 180;
 8002fc4:	79bb      	ldrb	r3, [r7, #6]
 8002fc6:	2bb4      	cmp	r3, #180	@ 0xb4
 8002fc8:	d901      	bls.n	8002fce <servo_set_angle+0x1a>
 8002fca:	23b4      	movs	r3, #180	@ 0xb4
 8002fcc:	71bb      	strb	r3, [r7, #6]
    uint32_t pulse = 500 + ((angle * 2000) / 180);
 8002fce:	79bb      	ldrb	r3, [r7, #6]
 8002fd0:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002fd4:	fb02 f303 	mul.w	r3, r2, r3
 8002fd8:	4a14      	ldr	r2, [pc, #80]	@ (800302c <servo_set_angle+0x78>)
 8002fda:	fb82 1203 	smull	r1, r2, r2, r3
 8002fde:	441a      	add	r2, r3
 8002fe0:	11d2      	asrs	r2, r2, #7
 8002fe2:	17db      	asrs	r3, r3, #31
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8002fea:	60fb      	str	r3, [r7, #12]

    switch(servo_num) {
 8002fec:	79fb      	ldrb	r3, [r7, #7]
 8002fee:	2b03      	cmp	r3, #3
 8002ff0:	d010      	beq.n	8003014 <servo_set_angle+0x60>
 8002ff2:	2b03      	cmp	r3, #3
 8002ff4:	dc13      	bgt.n	800301e <servo_set_angle+0x6a>
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d002      	beq.n	8003000 <servo_set_angle+0x4c>
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d005      	beq.n	800300a <servo_set_angle+0x56>
            break;
        case 3:
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, pulse);  // Servo 3 - TIM3 CH3
            break;
    }
}
 8002ffe:	e00e      	b.n	800301e <servo_set_angle+0x6a>
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pulse);  // Servo 1 - TIM3 CH1
 8003000:	4b0b      	ldr	r3, [pc, #44]	@ (8003030 <servo_set_angle+0x7c>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	68fa      	ldr	r2, [r7, #12]
 8003006:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8003008:	e009      	b.n	800301e <servo_set_angle+0x6a>
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, pulse);  // Servo 2 - TIM3 CH2
 800300a:	4b09      	ldr	r3, [pc, #36]	@ (8003030 <servo_set_angle+0x7c>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	68fa      	ldr	r2, [r7, #12]
 8003010:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 8003012:	e004      	b.n	800301e <servo_set_angle+0x6a>
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, pulse);  // Servo 3 - TIM3 CH3
 8003014:	4b06      	ldr	r3, [pc, #24]	@ (8003030 <servo_set_angle+0x7c>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	68fa      	ldr	r2, [r7, #12]
 800301a:	63da      	str	r2, [r3, #60]	@ 0x3c
            break;
 800301c:	bf00      	nop
}
 800301e:	bf00      	nop
 8003020:	3714      	adds	r7, #20
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr
 800302a:	bf00      	nop
 800302c:	b60b60b7 	.word	0xb60b60b7
 8003030:	20000b18 	.word	0x20000b18

08003034 <control_speed_bump>:

// MODIFIED: Control all 3 servos simultaneously
void control_speed_bump(float speed_kmh, float density)
{
 8003034:	b590      	push	{r4, r7, lr}
 8003036:	b089      	sub	sp, #36	@ 0x24
 8003038:	af02      	add	r7, sp, #8
 800303a:	ed87 0a03 	vstr	s0, [r7, #12]
 800303e:	edc7 0a02 	vstr	s1, [r7, #8]
    uint32_t current_time = HAL_GetTick();
 8003042:	f002 f897 	bl	8005174 <HAL_GetTick>
 8003046:	6178      	str	r0, [r7, #20]
    // Decide using RL
    current_state = classify_state(density, speed_kmh);
 8003048:	edd7 7a02 	vldr	s15, [r7, #8]
 800304c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003050:	edc7 7a01 	vstr	s15, [r7, #4]
 8003054:	793b      	ldrb	r3, [r7, #4]
 8003056:	b2db      	uxtb	r3, r3
 8003058:	edd7 7a03 	vldr	s15, [r7, #12]
 800305c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003060:	edc7 7a01 	vstr	s15, [r7, #4]
 8003064:	793a      	ldrb	r2, [r7, #4]
 8003066:	b2d2      	uxtb	r2, r2
 8003068:	4611      	mov	r1, r2
 800306a:	4618      	mov	r0, r3
 800306c:	f001 fc8a 	bl	8004984 <classify_state>
 8003070:	4603      	mov	r3, r0
 8003072:	b2da      	uxtb	r2, r3
 8003074:	4b83      	ldr	r3, [pc, #524]	@ (8003284 <control_speed_bump+0x250>)
 8003076:	701a      	strb	r2, [r3, #0]
    if (current_time - last_bump_change < BUMP_COOLDOWN_MS) return;
 8003078:	4b83      	ldr	r3, [pc, #524]	@ (8003288 <control_speed_bump+0x254>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	697a      	ldr	r2, [r7, #20]
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	f240 52db 	movw	r2, #1499	@ 0x5db
 8003084:	4293      	cmp	r3, r2
 8003086:	f240 80f6 	bls.w	8003276 <control_speed_bump+0x242>

    // Decide using RL
    current_state = classify_state(density, speed_kmh);
 800308a:	edd7 7a02 	vldr	s15, [r7, #8]
 800308e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003092:	edc7 7a01 	vstr	s15, [r7, #4]
 8003096:	793b      	ldrb	r3, [r7, #4]
 8003098:	b2db      	uxtb	r3, r3
 800309a:	edd7 7a03 	vldr	s15, [r7, #12]
 800309e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030a2:	edc7 7a01 	vstr	s15, [r7, #4]
 80030a6:	793a      	ldrb	r2, [r7, #4]
 80030a8:	b2d2      	uxtb	r2, r2
 80030aa:	4611      	mov	r1, r2
 80030ac:	4618      	mov	r0, r3
 80030ae:	f001 fc69 	bl	8004984 <classify_state>
 80030b2:	4603      	mov	r3, r0
 80030b4:	b2da      	uxtb	r2, r3
 80030b6:	4b73      	ldr	r3, [pc, #460]	@ (8003284 <control_speed_bump+0x250>)
 80030b8:	701a      	strb	r2, [r3, #0]

    if (current_state >= 0 && current_state < NUM_STATES) {
 80030ba:	4b72      	ldr	r3, [pc, #456]	@ (8003284 <control_speed_bump+0x250>)
 80030bc:	781b      	ldrb	r3, [r3, #0]
 80030be:	2b06      	cmp	r3, #6
 80030c0:	d85e      	bhi.n	8003180 <control_speed_bump+0x14c>

        // Pilih action berdasarkan Q-table
        action = select_best_action(current_state);
 80030c2:	4b70      	ldr	r3, [pc, #448]	@ (8003284 <control_speed_bump+0x250>)
 80030c4:	781b      	ldrb	r3, [r3, #0]
 80030c6:	b25b      	sxtb	r3, r3
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7ff fc5b 	bl	8002984 <select_best_action>
 80030ce:	4603      	mov	r3, r0
 80030d0:	461a      	mov	r2, r3
 80030d2:	4b6e      	ldr	r3, [pc, #440]	@ (800328c <control_speed_bump+0x258>)
 80030d4:	701a      	strb	r2, [r3, #0]

        snprintf(MSG, sizeof(MSG), "Q-Table Decision: Action=%u\r\n", action);
 80030d6:	4b6d      	ldr	r3, [pc, #436]	@ (800328c <control_speed_bump+0x258>)
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	4a6d      	ldr	r2, [pc, #436]	@ (8003290 <control_speed_bump+0x25c>)
 80030dc:	21fa      	movs	r1, #250	@ 0xfa
 80030de:	486d      	ldr	r0, [pc, #436]	@ (8003294 <control_speed_bump+0x260>)
 80030e0:	f007 f860 	bl	800a1a4 <sniprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 80030e4:	486b      	ldr	r0, [pc, #428]	@ (8003294 <control_speed_bump+0x260>)
 80030e6:	f7fd f8db 	bl	80002a0 <strlen>
 80030ea:	4603      	mov	r3, r0
 80030ec:	b29a      	uxth	r2, r3
 80030ee:	2364      	movs	r3, #100	@ 0x64
 80030f0:	4968      	ldr	r1, [pc, #416]	@ (8003294 <control_speed_bump+0x260>)
 80030f2:	4869      	ldr	r0, [pc, #420]	@ (8003298 <control_speed_bump+0x264>)
 80030f4:	f005 fd88 	bl	8008c08 <HAL_UART_Transmit>

        // Eksekusi action dengan animasi
        struct angles result = Set_Servo_RL_Action(action);
 80030f8:	4b64      	ldr	r3, [pc, #400]	@ (800328c <control_speed_bump+0x258>)
 80030fa:	781b      	ldrb	r3, [r3, #0]
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7ff fc11 	bl	8002924 <Set_Servo_RL_Action>
 8003102:	4603      	mov	r3, r0
 8003104:	461a      	mov	r2, r3
 8003106:	743a      	strb	r2, [r7, #16]
 8003108:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800310c:	747a      	strb	r2, [r7, #17]
 800310e:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8003112:	74bb      	strb	r3, [r7, #18]
        // Raise all 3 servos with staggered timing for smooth operation
        servo_set_angle(1, result.target_angle);
 8003114:	7c3b      	ldrb	r3, [r7, #16]
 8003116:	4619      	mov	r1, r3
 8003118:	2001      	movs	r0, #1
 800311a:	f7ff ff4b 	bl	8002fb4 <servo_set_angle>
        HAL_Delay(50);  // Small delay between servos
 800311e:	2032      	movs	r0, #50	@ 0x32
 8003120:	f002 f834 	bl	800518c <HAL_Delay>
        servo_set_angle(2, result.center_angle);  // Center servo higher
 8003124:	7c7b      	ldrb	r3, [r7, #17]
 8003126:	4619      	mov	r1, r3
 8003128:	2002      	movs	r0, #2
 800312a:	f7ff ff43 	bl	8002fb4 <servo_set_angle>
        HAL_Delay(50);
 800312e:	2032      	movs	r0, #50	@ 0x32
 8003130:	f002 f82c 	bl	800518c <HAL_Delay>
        servo_set_angle(3, result.target_angle);
 8003134:	7c3b      	ldrb	r3, [r7, #16]
 8003136:	4619      	mov	r1, r3
 8003138:	2003      	movs	r0, #3
 800313a:	f7ff ff3b 	bl	8002fb4 <servo_set_angle>

        bump_is_up = result.bump_status;
 800313e:	7cba      	ldrb	r2, [r7, #18]
 8003140:	4b56      	ldr	r3, [pc, #344]	@ (800329c <control_speed_bump+0x268>)
 8003142:	701a      	strb	r2, [r3, #0]
        last_bump_change = current_time;
 8003144:	4a50      	ldr	r2, [pc, #320]	@ (8003288 <control_speed_bump+0x254>)
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	6013      	str	r3, [r2, #0]

        snprintf(MSG, sizeof(MSG),
 800314a:	4b54      	ldr	r3, [pc, #336]	@ (800329c <control_speed_bump+0x268>)
 800314c:	781b      	ldrb	r3, [r3, #0]
 800314e:	461c      	mov	r4, r3
 8003150:	68f8      	ldr	r0, [r7, #12]
 8003152:	f7fd fa11 	bl	8000578 <__aeabi_f2d>
 8003156:	4602      	mov	r2, r0
 8003158:	460b      	mov	r3, r1
 800315a:	e9cd 2300 	strd	r2, r3, [sp]
 800315e:	4623      	mov	r3, r4
 8003160:	4a4f      	ldr	r2, [pc, #316]	@ (80032a0 <control_speed_bump+0x26c>)
 8003162:	21fa      	movs	r1, #250	@ 0xfa
 8003164:	484b      	ldr	r0, [pc, #300]	@ (8003294 <control_speed_bump+0x260>)
 8003166:	f007 f81d 	bl	800a1a4 <sniprintf>
                 "[BUMP] ACTION SET %u  - Vehicle speed at %.1f cm/s\r\n",
				 bump_is_up,
                 speed_kmh);

        HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 800316a:	484a      	ldr	r0, [pc, #296]	@ (8003294 <control_speed_bump+0x260>)
 800316c:	f7fd f898 	bl	80002a0 <strlen>
 8003170:	4603      	mov	r3, r0
 8003172:	b29a      	uxth	r2, r3
 8003174:	2364      	movs	r3, #100	@ 0x64
 8003176:	4947      	ldr	r1, [pc, #284]	@ (8003294 <control_speed_bump+0x260>)
 8003178:	4847      	ldr	r0, [pc, #284]	@ (8003298 <control_speed_bump+0x264>)
 800317a:	f005 fd45 	bl	8008c08 <HAL_UART_Transmit>
 800317e:	e07d      	b.n	800327c <control_speed_bump+0x248>

    } else {
        if (speed_kmh < MIN_SPEED_THRESHOLD) return;
 8003180:	edd7 7a03 	vldr	s15, [r7, #12]
 8003184:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003188:	eef4 7ac7 	vcmpe.f32	s15, s14
 800318c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003190:	d473      	bmi.n	800327a <control_speed_bump+0x246>

        if (speed_kmh > SPEED_THRESHOLD_HIGH && !bump_is_up)
 8003192:	edd7 7a03 	vldr	s15, [r7, #12]
 8003196:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800319a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800319e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031a2:	dd2f      	ble.n	8003204 <control_speed_bump+0x1d0>
 80031a4:	4b3d      	ldr	r3, [pc, #244]	@ (800329c <control_speed_bump+0x268>)
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d12b      	bne.n	8003204 <control_speed_bump+0x1d0>
        {
            // Raise all 3 servos with staggered timing for smooth operation
            servo_set_angle(1, SERVO1_UP_ANGLE);
 80031ac:	211e      	movs	r1, #30
 80031ae:	2001      	movs	r0, #1
 80031b0:	f7ff ff00 	bl	8002fb4 <servo_set_angle>
            HAL_Delay(50);  // Small delay between servos
 80031b4:	2032      	movs	r0, #50	@ 0x32
 80031b6:	f001 ffe9 	bl	800518c <HAL_Delay>
            servo_set_angle(2, SERVO2_UP_ANGLE);  // Center servo higher
 80031ba:	2128      	movs	r1, #40	@ 0x28
 80031bc:	2002      	movs	r0, #2
 80031be:	f7ff fef9 	bl	8002fb4 <servo_set_angle>
            HAL_Delay(50);
 80031c2:	2032      	movs	r0, #50	@ 0x32
 80031c4:	f001 ffe2 	bl	800518c <HAL_Delay>
            servo_set_angle(3, SERVO3_UP_ANGLE);
 80031c8:	211e      	movs	r1, #30
 80031ca:	2003      	movs	r0, #3
 80031cc:	f7ff fef2 	bl	8002fb4 <servo_set_angle>

            bump_is_up = 1;
 80031d0:	4b32      	ldr	r3, [pc, #200]	@ (800329c <control_speed_bump+0x268>)
 80031d2:	2201      	movs	r2, #1
 80031d4:	701a      	strb	r2, [r3, #0]
            last_bump_change = current_time;
 80031d6:	4a2c      	ldr	r2, [pc, #176]	@ (8003288 <control_speed_bump+0x254>)
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	6013      	str	r3, [r2, #0]

            sprintf(MSG, "[BUMP]   ALL 3 SERVOS RAISED - Speed: %.1f km/h\r\n", speed_kmh);
 80031dc:	68f8      	ldr	r0, [r7, #12]
 80031de:	f7fd f9cb 	bl	8000578 <__aeabi_f2d>
 80031e2:	4602      	mov	r2, r0
 80031e4:	460b      	mov	r3, r1
 80031e6:	492f      	ldr	r1, [pc, #188]	@ (80032a4 <control_speed_bump+0x270>)
 80031e8:	482a      	ldr	r0, [pc, #168]	@ (8003294 <control_speed_bump+0x260>)
 80031ea:	f007 f811 	bl	800a210 <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 80031ee:	4829      	ldr	r0, [pc, #164]	@ (8003294 <control_speed_bump+0x260>)
 80031f0:	f7fd f856 	bl	80002a0 <strlen>
 80031f4:	4603      	mov	r3, r0
 80031f6:	b29a      	uxth	r2, r3
 80031f8:	2364      	movs	r3, #100	@ 0x64
 80031fa:	4926      	ldr	r1, [pc, #152]	@ (8003294 <control_speed_bump+0x260>)
 80031fc:	4826      	ldr	r0, [pc, #152]	@ (8003298 <control_speed_bump+0x264>)
 80031fe:	f005 fd03 	bl	8008c08 <HAL_UART_Transmit>
 8003202:	e03b      	b.n	800327c <control_speed_bump+0x248>
        }
        else if (speed_kmh < SPEED_THRESHOLD_LOW && bump_is_up)
 8003204:	edd7 7a03 	vldr	s15, [r7, #12]
 8003208:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 800320c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003214:	d532      	bpl.n	800327c <control_speed_bump+0x248>
 8003216:	4b21      	ldr	r3, [pc, #132]	@ (800329c <control_speed_bump+0x268>)
 8003218:	781b      	ldrb	r3, [r3, #0]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d02e      	beq.n	800327c <control_speed_bump+0x248>
        {
            // Lower all 3 servos
            servo_set_angle(1, SERVO1_DOWN_ANGLE);
 800321e:	2100      	movs	r1, #0
 8003220:	2001      	movs	r0, #1
 8003222:	f7ff fec7 	bl	8002fb4 <servo_set_angle>
            HAL_Delay(50);
 8003226:	2032      	movs	r0, #50	@ 0x32
 8003228:	f001 ffb0 	bl	800518c <HAL_Delay>
            servo_set_angle(2, SERVO2_DOWN_ANGLE);
 800322c:	2100      	movs	r1, #0
 800322e:	2002      	movs	r0, #2
 8003230:	f7ff fec0 	bl	8002fb4 <servo_set_angle>
            HAL_Delay(50);
 8003234:	2032      	movs	r0, #50	@ 0x32
 8003236:	f001 ffa9 	bl	800518c <HAL_Delay>
            servo_set_angle(3, SERVO3_DOWN_ANGLE);
 800323a:	2100      	movs	r1, #0
 800323c:	2003      	movs	r0, #3
 800323e:	f7ff feb9 	bl	8002fb4 <servo_set_angle>

            bump_is_up = 0;
 8003242:	4b16      	ldr	r3, [pc, #88]	@ (800329c <control_speed_bump+0x268>)
 8003244:	2200      	movs	r2, #0
 8003246:	701a      	strb	r2, [r3, #0]
            last_bump_change = current_time;
 8003248:	4a0f      	ldr	r2, [pc, #60]	@ (8003288 <control_speed_bump+0x254>)
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	6013      	str	r3, [r2, #0]

            sprintf(MSG, "[BUMP]  ALL 3 SERVOS LOWERED - Speed: %.1f km/h\r\n", speed_kmh);
 800324e:	68f8      	ldr	r0, [r7, #12]
 8003250:	f7fd f992 	bl	8000578 <__aeabi_f2d>
 8003254:	4602      	mov	r2, r0
 8003256:	460b      	mov	r3, r1
 8003258:	4913      	ldr	r1, [pc, #76]	@ (80032a8 <control_speed_bump+0x274>)
 800325a:	480e      	ldr	r0, [pc, #56]	@ (8003294 <control_speed_bump+0x260>)
 800325c:	f006 ffd8 	bl	800a210 <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003260:	480c      	ldr	r0, [pc, #48]	@ (8003294 <control_speed_bump+0x260>)
 8003262:	f7fd f81d 	bl	80002a0 <strlen>
 8003266:	4603      	mov	r3, r0
 8003268:	b29a      	uxth	r2, r3
 800326a:	2364      	movs	r3, #100	@ 0x64
 800326c:	4909      	ldr	r1, [pc, #36]	@ (8003294 <control_speed_bump+0x260>)
 800326e:	480a      	ldr	r0, [pc, #40]	@ (8003298 <control_speed_bump+0x264>)
 8003270:	f005 fcca 	bl	8008c08 <HAL_UART_Transmit>
 8003274:	e002      	b.n	800327c <control_speed_bump+0x248>
    if (current_time - last_bump_change < BUMP_COOLDOWN_MS) return;
 8003276:	bf00      	nop
 8003278:	e000      	b.n	800327c <control_speed_bump+0x248>
        if (speed_kmh < MIN_SPEED_THRESHOLD) return;
 800327a:	bf00      	nop
        }
    }
}
 800327c:	371c      	adds	r7, #28
 800327e:	46bd      	mov	sp, r7
 8003280:	bd90      	pop	{r4, r7, pc}
 8003282:	bf00      	nop
 8003284:	20000edc 	.word	0x20000edc
 8003288:	20000cb8 	.word	0x20000cb8
 800328c:	20000edd 	.word	0x20000edd
 8003290:	0800d088 	.word	0x0800d088
 8003294:	20000ccc 	.word	0x20000ccc
 8003298:	20000b60 	.word	0x20000b60
 800329c:	20000cb4 	.word	0x20000cb4
 80032a0:	0800d0a8 	.word	0x0800d0a8
 80032a4:	0800d0e0 	.word	0x0800d0e0
 80032a8:	0800d118 	.word	0x0800d118

080032ac <update_oled_display>:

void update_oled_display(float speed, float density, uint8_t bump_status)
{
 80032ac:	b590      	push	{r4, r7, lr}
 80032ae:	b08f      	sub	sp, #60	@ 0x3c
 80032b0:	af02      	add	r7, sp, #8
 80032b2:	ed87 0a03 	vstr	s0, [r7, #12]
 80032b6:	edc7 0a02 	vstr	s1, [r7, #8]
 80032ba:	4603      	mov	r3, r0
 80032bc:	71fb      	strb	r3, [r7, #7]
    char line[32];

    SSD1306_Fill(SSD1306_COLOR_BLACK);
 80032be:	2000      	movs	r0, #0
 80032c0:	f001 f994 	bl	80045ec <SSD1306_Fill>

    SSD1306_GotoXY(0, 0);
 80032c4:	2100      	movs	r1, #0
 80032c6:	2000      	movs	r0, #0
 80032c8:	f001 fa08 	bl	80046dc <SSD1306_GotoXY>
    SSD1306_Puts("3-SERVO BUMP", &Font_7x10, SSD1306_COLOR_WHITE);
 80032cc:	2201      	movs	r2, #1
 80032ce:	4939      	ldr	r1, [pc, #228]	@ (80033b4 <update_oled_display+0x108>)
 80032d0:	4839      	ldr	r0, [pc, #228]	@ (80033b8 <update_oled_display+0x10c>)
 80032d2:	f001 fa97 	bl	8004804 <SSD1306_Puts>

    SSD1306_GotoXY(0, 12);
 80032d6:	210c      	movs	r1, #12
 80032d8:	2000      	movs	r0, #0
 80032da:	f001 f9ff 	bl	80046dc <SSD1306_GotoXY>
    snprintf(line, sizeof(line), "Speed:%.1f km/h", speed);
 80032de:	68f8      	ldr	r0, [r7, #12]
 80032e0:	f7fd f94a 	bl	8000578 <__aeabi_f2d>
 80032e4:	4602      	mov	r2, r0
 80032e6:	460b      	mov	r3, r1
 80032e8:	f107 0010 	add.w	r0, r7, #16
 80032ec:	e9cd 2300 	strd	r2, r3, [sp]
 80032f0:	4a32      	ldr	r2, [pc, #200]	@ (80033bc <update_oled_display+0x110>)
 80032f2:	2120      	movs	r1, #32
 80032f4:	f006 ff56 	bl	800a1a4 <sniprintf>
    SSD1306_Puts(line, &Font_7x10, SSD1306_COLOR_WHITE);
 80032f8:	f107 0310 	add.w	r3, r7, #16
 80032fc:	2201      	movs	r2, #1
 80032fe:	492d      	ldr	r1, [pc, #180]	@ (80033b4 <update_oled_display+0x108>)
 8003300:	4618      	mov	r0, r3
 8003302:	f001 fa7f 	bl	8004804 <SSD1306_Puts>

    SSD1306_GotoXY(0, 24);
 8003306:	2118      	movs	r1, #24
 8003308:	2000      	movs	r0, #0
 800330a:	f001 f9e7 	bl	80046dc <SSD1306_GotoXY>
    snprintf(line, sizeof(line), "Max:%.1f km/h", max_speed_detected);
 800330e:	4b2c      	ldr	r3, [pc, #176]	@ (80033c0 <update_oled_display+0x114>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4618      	mov	r0, r3
 8003314:	f7fd f930 	bl	8000578 <__aeabi_f2d>
 8003318:	4602      	mov	r2, r0
 800331a:	460b      	mov	r3, r1
 800331c:	f107 0010 	add.w	r0, r7, #16
 8003320:	e9cd 2300 	strd	r2, r3, [sp]
 8003324:	4a27      	ldr	r2, [pc, #156]	@ (80033c4 <update_oled_display+0x118>)
 8003326:	2120      	movs	r1, #32
 8003328:	f006 ff3c 	bl	800a1a4 <sniprintf>
    SSD1306_Puts(line, &Font_7x10, SSD1306_COLOR_WHITE);
 800332c:	f107 0310 	add.w	r3, r7, #16
 8003330:	2201      	movs	r2, #1
 8003332:	4920      	ldr	r1, [pc, #128]	@ (80033b4 <update_oled_display+0x108>)
 8003334:	4618      	mov	r0, r3
 8003336:	f001 fa65 	bl	8004804 <SSD1306_Puts>

    SSD1306_GotoXY(0, 36);
 800333a:	2124      	movs	r1, #36	@ 0x24
 800333c:	2000      	movs	r0, #0
 800333e:	f001 f9cd 	bl	80046dc <SSD1306_GotoXY>
    snprintf(line, sizeof(line), "IR:%lu Den:%.0f", ir_vehicle_count, density);
 8003342:	4b21      	ldr	r3, [pc, #132]	@ (80033c8 <update_oled_display+0x11c>)
 8003344:	681c      	ldr	r4, [r3, #0]
 8003346:	68b8      	ldr	r0, [r7, #8]
 8003348:	f7fd f916 	bl	8000578 <__aeabi_f2d>
 800334c:	4602      	mov	r2, r0
 800334e:	460b      	mov	r3, r1
 8003350:	f107 0010 	add.w	r0, r7, #16
 8003354:	e9cd 2300 	strd	r2, r3, [sp]
 8003358:	4623      	mov	r3, r4
 800335a:	4a1c      	ldr	r2, [pc, #112]	@ (80033cc <update_oled_display+0x120>)
 800335c:	2120      	movs	r1, #32
 800335e:	f006 ff21 	bl	800a1a4 <sniprintf>
    SSD1306_Puts(line, &Font_7x10, SSD1306_COLOR_WHITE);
 8003362:	f107 0310 	add.w	r3, r7, #16
 8003366:	2201      	movs	r2, #1
 8003368:	4912      	ldr	r1, [pc, #72]	@ (80033b4 <update_oled_display+0x108>)
 800336a:	4618      	mov	r0, r3
 800336c:	f001 fa4a 	bl	8004804 <SSD1306_Puts>

    SSD1306_GotoXY(0, 48);
 8003370:	2130      	movs	r1, #48	@ 0x30
 8003372:	2000      	movs	r0, #0
 8003374:	f001 f9b2 	bl	80046dc <SSD1306_GotoXY>
    snprintf(line, sizeof(line), "Bump:%s D:%lucm",
 8003378:	79fb      	ldrb	r3, [r7, #7]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d001      	beq.n	8003382 <update_oled_display+0xd6>
 800337e:	4a14      	ldr	r2, [pc, #80]	@ (80033d0 <update_oled_display+0x124>)
 8003380:	e000      	b.n	8003384 <update_oled_display+0xd8>
 8003382:	4a14      	ldr	r2, [pc, #80]	@ (80033d4 <update_oled_display+0x128>)
 8003384:	4b14      	ldr	r3, [pc, #80]	@ (80033d8 <update_oled_display+0x12c>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f107 0010 	add.w	r0, r7, #16
 800338c:	9300      	str	r3, [sp, #0]
 800338e:	4613      	mov	r3, r2
 8003390:	4a12      	ldr	r2, [pc, #72]	@ (80033dc <update_oled_display+0x130>)
 8003392:	2120      	movs	r1, #32
 8003394:	f006 ff06 	bl	800a1a4 <sniprintf>
             bump_status ? "UP" : "DN", distance_cm);
    SSD1306_Puts(line, &Font_7x10, SSD1306_COLOR_WHITE);
 8003398:	f107 0310 	add.w	r3, r7, #16
 800339c:	2201      	movs	r2, #1
 800339e:	4905      	ldr	r1, [pc, #20]	@ (80033b4 <update_oled_display+0x108>)
 80033a0:	4618      	mov	r0, r3
 80033a2:	f001 fa2f 	bl	8004804 <SSD1306_Puts>

    SSD1306_UpdateScreen();
 80033a6:	f001 f8f3 	bl	8004590 <SSD1306_UpdateScreen>
}
 80033aa:	bf00      	nop
 80033ac:	3734      	adds	r7, #52	@ 0x34
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd90      	pop	{r4, r7, pc}
 80033b2:	bf00      	nop
 80033b4:	2000000c 	.word	0x2000000c
 80033b8:	0800d150 	.word	0x0800d150
 80033bc:	0800d160 	.word	0x0800d160
 80033c0:	20000c88 	.word	0x20000c88
 80033c4:	0800d170 	.word	0x0800d170
 80033c8:	20000c9c 	.word	0x20000c9c
 80033cc:	0800d180 	.word	0x0800d180
 80033d0:	0800d190 	.word	0x0800d190
 80033d4:	0800d194 	.word	0x0800d194
 80033d8:	20000c00 	.word	0x20000c00
 80033dc:	0800d198 	.word	0x0800d198

080033e0 <create_data_packet>:

char *create_data_packet(int speed, int density, int bump, int count)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b086      	sub	sp, #24
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	60f8      	str	r0, [r7, #12]
 80033e8:	60b9      	str	r1, [r7, #8]
 80033ea:	607a      	str	r2, [r7, #4]
 80033ec:	603b      	str	r3, [r7, #0]
    char *string = NULL;
 80033ee:	2300      	movs	r3, #0
 80033f0:	617b      	str	r3, [r7, #20]
    cJSON *packet = cJSON_CreateObject();
 80033f2:	f7ff fa55 	bl	80028a0 <cJSON_CreateObject>
 80033f6:	6138      	str	r0, [r7, #16]
    if (packet == NULL) return NULL;
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d101      	bne.n	8003402 <create_data_packet+0x22>
 80033fe:	2300      	movs	r3, #0
 8003400:	e033      	b.n	800346a <create_data_packet+0x8a>

    cJSON_AddNumberToObject(packet, "speed", speed);
 8003402:	68f8      	ldr	r0, [r7, #12]
 8003404:	f7fd f8a6 	bl	8000554 <__aeabi_i2d>
 8003408:	4602      	mov	r2, r0
 800340a:	460b      	mov	r3, r1
 800340c:	ec43 2b10 	vmov	d0, r2, r3
 8003410:	4918      	ldr	r1, [pc, #96]	@ (8003474 <create_data_packet+0x94>)
 8003412:	6938      	ldr	r0, [r7, #16]
 8003414:	f7ff f9d8 	bl	80027c8 <cJSON_AddNumberToObject>
    cJSON_AddNumberToObject(packet, "density", density);
 8003418:	68b8      	ldr	r0, [r7, #8]
 800341a:	f7fd f89b 	bl	8000554 <__aeabi_i2d>
 800341e:	4602      	mov	r2, r0
 8003420:	460b      	mov	r3, r1
 8003422:	ec43 2b10 	vmov	d0, r2, r3
 8003426:	4914      	ldr	r1, [pc, #80]	@ (8003478 <create_data_packet+0x98>)
 8003428:	6938      	ldr	r0, [r7, #16]
 800342a:	f7ff f9cd 	bl	80027c8 <cJSON_AddNumberToObject>
    cJSON_AddNumberToObject(packet, "bump", bump);
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f7fd f890 	bl	8000554 <__aeabi_i2d>
 8003434:	4602      	mov	r2, r0
 8003436:	460b      	mov	r3, r1
 8003438:	ec43 2b10 	vmov	d0, r2, r3
 800343c:	490f      	ldr	r1, [pc, #60]	@ (800347c <create_data_packet+0x9c>)
 800343e:	6938      	ldr	r0, [r7, #16]
 8003440:	f7ff f9c2 	bl	80027c8 <cJSON_AddNumberToObject>
    cJSON_AddNumberToObject(packet, "total_vehicles", count);
 8003444:	6838      	ldr	r0, [r7, #0]
 8003446:	f7fd f885 	bl	8000554 <__aeabi_i2d>
 800344a:	4602      	mov	r2, r0
 800344c:	460b      	mov	r3, r1
 800344e:	ec43 2b10 	vmov	d0, r2, r3
 8003452:	490b      	ldr	r1, [pc, #44]	@ (8003480 <create_data_packet+0xa0>)
 8003454:	6938      	ldr	r0, [r7, #16]
 8003456:	f7ff f9b7 	bl	80027c8 <cJSON_AddNumberToObject>

    string = cJSON_Print(packet);
 800345a:	6938      	ldr	r0, [r7, #16]
 800345c:	f7fe fe74 	bl	8002148 <cJSON_Print>
 8003460:	6178      	str	r0, [r7, #20]
    cJSON_Delete(packet);
 8003462:	6938      	ldr	r0, [r7, #16]
 8003464:	f7fe fa5a 	bl	800191c <cJSON_Delete>
    return string;
 8003468:	697b      	ldr	r3, [r7, #20]
}
 800346a:	4618      	mov	r0, r3
 800346c:	3718      	adds	r7, #24
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
 8003472:	bf00      	nop
 8003474:	0800d1a8 	.word	0x0800d1a8
 8003478:	0800d1b0 	.word	0x0800d1b0
 800347c:	0800d1b8 	.word	0x0800d1b8
 8003480:	0800d1c0 	.word	0x0800d1c0

08003484 <print_diagnostics>:

void print_diagnostics(void)
{
 8003484:	b5b0      	push	{r4, r5, r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af02      	add	r7, sp, #8
    uint32_t success_rate = (ultrasonic_read_count > 0) ?
 800348a:	4b58      	ldr	r3, [pc, #352]	@ (80035ec <print_diagnostics+0x168>)
 800348c:	681b      	ldr	r3, [r3, #0]
        (ultrasonic_success_count * 100 / ultrasonic_read_count) : 0;
 800348e:	2b00      	cmp	r3, #0
 8003490:	d009      	beq.n	80034a6 <print_diagnostics+0x22>
 8003492:	4b57      	ldr	r3, [pc, #348]	@ (80035f0 <print_diagnostics+0x16c>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2264      	movs	r2, #100	@ 0x64
 8003498:	fb03 f202 	mul.w	r2, r3, r2
 800349c:	4b53      	ldr	r3, [pc, #332]	@ (80035ec <print_diagnostics+0x168>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80034a4:	e000      	b.n	80034a8 <print_diagnostics+0x24>
 80034a6:	2300      	movs	r3, #0
    uint32_t success_rate = (ultrasonic_read_count > 0) ?
 80034a8:	607b      	str	r3, [r7, #4]

    sprintf(MSG, "\r\n DIAGNOSTIC \r\n");
 80034aa:	4952      	ldr	r1, [pc, #328]	@ (80035f4 <print_diagnostics+0x170>)
 80034ac:	4852      	ldr	r0, [pc, #328]	@ (80035f8 <print_diagnostics+0x174>)
 80034ae:	f006 feaf 	bl	800a210 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 80034b2:	4851      	ldr	r0, [pc, #324]	@ (80035f8 <print_diagnostics+0x174>)
 80034b4:	f7fc fef4 	bl	80002a0 <strlen>
 80034b8:	4603      	mov	r3, r0
 80034ba:	b29a      	uxth	r2, r3
 80034bc:	2364      	movs	r3, #100	@ 0x64
 80034be:	494e      	ldr	r1, [pc, #312]	@ (80035f8 <print_diagnostics+0x174>)
 80034c0:	484e      	ldr	r0, [pc, #312]	@ (80035fc <print_diagnostics+0x178>)
 80034c2:	f005 fba1 	bl	8008c08 <HAL_UART_Transmit>

    sprintf(MSG, " US Success: %lu%% | Reads: %lu/%lu\r\n",
 80034c6:	4b4a      	ldr	r3, [pc, #296]	@ (80035f0 <print_diagnostics+0x16c>)
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	4b48      	ldr	r3, [pc, #288]	@ (80035ec <print_diagnostics+0x168>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	9300      	str	r3, [sp, #0]
 80034d0:	4613      	mov	r3, r2
 80034d2:	687a      	ldr	r2, [r7, #4]
 80034d4:	494a      	ldr	r1, [pc, #296]	@ (8003600 <print_diagnostics+0x17c>)
 80034d6:	4848      	ldr	r0, [pc, #288]	@ (80035f8 <print_diagnostics+0x174>)
 80034d8:	f006 fe9a 	bl	800a210 <siprintf>
            success_rate, ultrasonic_success_count, ultrasonic_read_count);
    HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 80034dc:	4846      	ldr	r0, [pc, #280]	@ (80035f8 <print_diagnostics+0x174>)
 80034de:	f7fc fedf 	bl	80002a0 <strlen>
 80034e2:	4603      	mov	r3, r0
 80034e4:	b29a      	uxth	r2, r3
 80034e6:	2364      	movs	r3, #100	@ 0x64
 80034e8:	4943      	ldr	r1, [pc, #268]	@ (80035f8 <print_diagnostics+0x174>)
 80034ea:	4844      	ldr	r0, [pc, #272]	@ (80035fc <print_diagnostics+0x178>)
 80034ec:	f005 fb8c 	bl	8008c08 <HAL_UART_Transmit>

    sprintf(MSG, " Distance: %lu cm | Valid speeds: %lu\r\n",
 80034f0:	4b44      	ldr	r3, [pc, #272]	@ (8003604 <print_diagnostics+0x180>)
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	4b44      	ldr	r3, [pc, #272]	@ (8003608 <print_diagnostics+0x184>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4944      	ldr	r1, [pc, #272]	@ (800360c <print_diagnostics+0x188>)
 80034fa:	483f      	ldr	r0, [pc, #252]	@ (80035f8 <print_diagnostics+0x174>)
 80034fc:	f006 fe88 	bl	800a210 <siprintf>
            distance_cm, valid_speed_readings);
    HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003500:	483d      	ldr	r0, [pc, #244]	@ (80035f8 <print_diagnostics+0x174>)
 8003502:	f7fc fecd 	bl	80002a0 <strlen>
 8003506:	4603      	mov	r3, r0
 8003508:	b29a      	uxth	r2, r3
 800350a:	2364      	movs	r3, #100	@ 0x64
 800350c:	493a      	ldr	r1, [pc, #232]	@ (80035f8 <print_diagnostics+0x174>)
 800350e:	483b      	ldr	r0, [pc, #236]	@ (80035fc <print_diagnostics+0x178>)
 8003510:	f005 fb7a 	bl	8008c08 <HAL_UART_Transmit>

    sprintf(MSG, " Current: %.1f km/h | Max: %.1f km/h\r\n",
 8003514:	4b3e      	ldr	r3, [pc, #248]	@ (8003610 <print_diagnostics+0x18c>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4618      	mov	r0, r3
 800351a:	f7fd f82d 	bl	8000578 <__aeabi_f2d>
 800351e:	4604      	mov	r4, r0
 8003520:	460d      	mov	r5, r1
 8003522:	4b3c      	ldr	r3, [pc, #240]	@ (8003614 <print_diagnostics+0x190>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4618      	mov	r0, r3
 8003528:	f7fd f826 	bl	8000578 <__aeabi_f2d>
 800352c:	4602      	mov	r2, r0
 800352e:	460b      	mov	r3, r1
 8003530:	e9cd 2300 	strd	r2, r3, [sp]
 8003534:	4622      	mov	r2, r4
 8003536:	462b      	mov	r3, r5
 8003538:	4937      	ldr	r1, [pc, #220]	@ (8003618 <print_diagnostics+0x194>)
 800353a:	482f      	ldr	r0, [pc, #188]	@ (80035f8 <print_diagnostics+0x174>)
 800353c:	f006 fe68 	bl	800a210 <siprintf>
            smoothed_speed_kmh, max_speed_detected);
    HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003540:	482d      	ldr	r0, [pc, #180]	@ (80035f8 <print_diagnostics+0x174>)
 8003542:	f7fc fead 	bl	80002a0 <strlen>
 8003546:	4603      	mov	r3, r0
 8003548:	b29a      	uxth	r2, r3
 800354a:	2364      	movs	r3, #100	@ 0x64
 800354c:	492a      	ldr	r1, [pc, #168]	@ (80035f8 <print_diagnostics+0x174>)
 800354e:	482b      	ldr	r0, [pc, #172]	@ (80035fc <print_diagnostics+0x178>)
 8003550:	f005 fb5a 	bl	8008c08 <HAL_UART_Transmit>

    sprintf(MSG, " IR: %s | Count: %lu\r\n",
            HAL_GPIO_ReadPin(IR_SENSOR_PORT, IR_SENSOR_PIN) ? "Clear" : "Blocked",
 8003554:	2102      	movs	r1, #2
 8003556:	4831      	ldr	r0, [pc, #196]	@ (800361c <print_diagnostics+0x198>)
 8003558:	f002 f8d2 	bl	8005700 <HAL_GPIO_ReadPin>
 800355c:	4603      	mov	r3, r0
    sprintf(MSG, " IR: %s | Count: %lu\r\n",
 800355e:	2b00      	cmp	r3, #0
 8003560:	d001      	beq.n	8003566 <print_diagnostics+0xe2>
 8003562:	4a2f      	ldr	r2, [pc, #188]	@ (8003620 <print_diagnostics+0x19c>)
 8003564:	e000      	b.n	8003568 <print_diagnostics+0xe4>
 8003566:	4a2f      	ldr	r2, [pc, #188]	@ (8003624 <print_diagnostics+0x1a0>)
 8003568:	4b2f      	ldr	r3, [pc, #188]	@ (8003628 <print_diagnostics+0x1a4>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	492f      	ldr	r1, [pc, #188]	@ (800362c <print_diagnostics+0x1a8>)
 800356e:	4822      	ldr	r0, [pc, #136]	@ (80035f8 <print_diagnostics+0x174>)
 8003570:	f006 fe4e 	bl	800a210 <siprintf>
            ir_vehicle_count);
    HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003574:	4820      	ldr	r0, [pc, #128]	@ (80035f8 <print_diagnostics+0x174>)
 8003576:	f7fc fe93 	bl	80002a0 <strlen>
 800357a:	4603      	mov	r3, r0
 800357c:	b29a      	uxth	r2, r3
 800357e:	2364      	movs	r3, #100	@ 0x64
 8003580:	491d      	ldr	r1, [pc, #116]	@ (80035f8 <print_diagnostics+0x174>)
 8003582:	481e      	ldr	r0, [pc, #120]	@ (80035fc <print_diagnostics+0x178>)
 8003584:	f005 fb40 	bl	8008c08 <HAL_UART_Transmit>

    sprintf(MSG, " Servos: %s | Density: %.0f v/m\r\n",
            bump_is_up ? "UP" : "DOWN", current_density);
 8003588:	4b29      	ldr	r3, [pc, #164]	@ (8003630 <print_diagnostics+0x1ac>)
 800358a:	781b      	ldrb	r3, [r3, #0]
    sprintf(MSG, " Servos: %s | Density: %.0f v/m\r\n",
 800358c:	2b00      	cmp	r3, #0
 800358e:	d001      	beq.n	8003594 <print_diagnostics+0x110>
 8003590:	4c28      	ldr	r4, [pc, #160]	@ (8003634 <print_diagnostics+0x1b0>)
 8003592:	e000      	b.n	8003596 <print_diagnostics+0x112>
 8003594:	4c28      	ldr	r4, [pc, #160]	@ (8003638 <print_diagnostics+0x1b4>)
 8003596:	4b29      	ldr	r3, [pc, #164]	@ (800363c <print_diagnostics+0x1b8>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4618      	mov	r0, r3
 800359c:	f7fc ffec 	bl	8000578 <__aeabi_f2d>
 80035a0:	4602      	mov	r2, r0
 80035a2:	460b      	mov	r3, r1
 80035a4:	e9cd 2300 	strd	r2, r3, [sp]
 80035a8:	4622      	mov	r2, r4
 80035aa:	4925      	ldr	r1, [pc, #148]	@ (8003640 <print_diagnostics+0x1bc>)
 80035ac:	4812      	ldr	r0, [pc, #72]	@ (80035f8 <print_diagnostics+0x174>)
 80035ae:	f006 fe2f 	bl	800a210 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 80035b2:	4811      	ldr	r0, [pc, #68]	@ (80035f8 <print_diagnostics+0x174>)
 80035b4:	f7fc fe74 	bl	80002a0 <strlen>
 80035b8:	4603      	mov	r3, r0
 80035ba:	b29a      	uxth	r2, r3
 80035bc:	2364      	movs	r3, #100	@ 0x64
 80035be:	490e      	ldr	r1, [pc, #56]	@ (80035f8 <print_diagnostics+0x174>)
 80035c0:	480e      	ldr	r0, [pc, #56]	@ (80035fc <print_diagnostics+0x178>)
 80035c2:	f005 fb21 	bl	8008c08 <HAL_UART_Transmit>

    sprintf(MSG, "\r\n\r\n");
 80035c6:	491f      	ldr	r1, [pc, #124]	@ (8003644 <print_diagnostics+0x1c0>)
 80035c8:	480b      	ldr	r0, [pc, #44]	@ (80035f8 <print_diagnostics+0x174>)
 80035ca:	f006 fe21 	bl	800a210 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 80035ce:	480a      	ldr	r0, [pc, #40]	@ (80035f8 <print_diagnostics+0x174>)
 80035d0:	f7fc fe66 	bl	80002a0 <strlen>
 80035d4:	4603      	mov	r3, r0
 80035d6:	b29a      	uxth	r2, r3
 80035d8:	2364      	movs	r3, #100	@ 0x64
 80035da:	4907      	ldr	r1, [pc, #28]	@ (80035f8 <print_diagnostics+0x174>)
 80035dc:	4807      	ldr	r0, [pc, #28]	@ (80035fc <print_diagnostics+0x178>)
 80035de:	f005 fb13 	bl	8008c08 <HAL_UART_Transmit>
}
 80035e2:	bf00      	nop
 80035e4:	3708      	adds	r7, #8
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bdb0      	pop	{r4, r5, r7, pc}
 80035ea:	bf00      	nop
 80035ec:	20000c94 	.word	0x20000c94
 80035f0:	20000c98 	.word	0x20000c98
 80035f4:	0800d1d0 	.word	0x0800d1d0
 80035f8:	20000ccc 	.word	0x20000ccc
 80035fc:	20000b60 	.word	0x20000b60
 8003600:	0800d1fc 	.word	0x0800d1fc
 8003604:	20000c00 	.word	0x20000c00
 8003608:	20000c90 	.word	0x20000c90
 800360c:	0800d228 	.word	0x0800d228
 8003610:	20000c84 	.word	0x20000c84
 8003614:	20000c88 	.word	0x20000c88
 8003618:	0800d254 	.word	0x0800d254
 800361c:	40020000 	.word	0x40020000
 8003620:	0800d280 	.word	0x0800d280
 8003624:	0800d288 	.word	0x0800d288
 8003628:	20000c9c 	.word	0x20000c9c
 800362c:	0800d290 	.word	0x0800d290
 8003630:	20000cb4 	.word	0x20000cb4
 8003634:	0800d190 	.word	0x0800d190
 8003638:	0800d2ac 	.word	0x0800d2ac
 800363c:	20000ca8 	.word	0x20000ca8
 8003640:	0800d2b4 	.word	0x0800d2b4
 8003644:	0800d2dc 	.word	0x0800d2dc

08003648 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b086      	sub	sp, #24
 800364c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800364e:	f001 fd2b 	bl	80050a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003652:	f000 fbcb 	bl	8003dec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003656:	f000 fe73 	bl	8004340 <MX_GPIO_Init>
  MX_TIM1_Init();
 800365a:	f000 fced 	bl	8004038 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 800365e:	f000 fe1b 	bl	8004298 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8003662:	f000 fe43 	bl	80042ec <MX_USART6_UART_Init>
  MX_RTC_Init();
 8003666:	f000 fc5b 	bl	8003f20 <MX_RTC_Init>
  MX_TIM2_Init();
 800366a:	f000 fd59 	bl	8004120 <MX_TIM2_Init>
  MX_I2C1_Init();
 800366e:	f000 fc29 	bl	8003ec4 <MX_I2C1_Init>
  MX_TIM3_Init();
 8003672:	f000 fda1 	bl	80041b8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE BEGIN 2 */
  // Initialize OLED
  SSD1306_Init();
 8003676:	f000 fec7 	bl	8004408 <SSD1306_Init>
  HAL_Delay(100);
 800367a:	2064      	movs	r0, #100	@ 0x64
 800367c:	f001 fd86 	bl	800518c <HAL_Delay>

  SSD1306_Fill(SSD1306_COLOR_BLACK);
 8003680:	2000      	movs	r0, #0
 8003682:	f000 ffb3 	bl	80045ec <SSD1306_Fill>
  SSD1306_GotoXY(0, 10);
 8003686:	210a      	movs	r1, #10
 8003688:	2000      	movs	r0, #0
 800368a:	f001 f827 	bl	80046dc <SSD1306_GotoXY>
  SSD1306_Puts("3-SERVO BUMP", &Font_11x18, SSD1306_COLOR_WHITE);
 800368e:	2201      	movs	r2, #1
 8003690:	4993      	ldr	r1, [pc, #588]	@ (80038e0 <main+0x298>)
 8003692:	4894      	ldr	r0, [pc, #592]	@ (80038e4 <main+0x29c>)
 8003694:	f001 f8b6 	bl	8004804 <SSD1306_Puts>
  SSD1306_GotoXY(0, 35);
 8003698:	2123      	movs	r1, #35	@ 0x23
 800369a:	2000      	movs	r0, #0
 800369c:	f001 f81e 	bl	80046dc <SSD1306_GotoXY>
  SSD1306_Puts("TIM3 CONTROL", &Font_7x10, SSD1306_COLOR_WHITE);
 80036a0:	2201      	movs	r2, #1
 80036a2:	4991      	ldr	r1, [pc, #580]	@ (80038e8 <main+0x2a0>)
 80036a4:	4891      	ldr	r0, [pc, #580]	@ (80038ec <main+0x2a4>)
 80036a6:	f001 f8ad 	bl	8004804 <SSD1306_Puts>
  SSD1306_GotoXY(0, 50);
 80036aa:	2132      	movs	r1, #50	@ 0x32
 80036ac:	2000      	movs	r0, #0
 80036ae:	f001 f815 	bl	80046dc <SSD1306_GotoXY>
  SSD1306_Puts("OPTIMIZED v2", &Font_7x10, SSD1306_COLOR_WHITE);
 80036b2:	2201      	movs	r2, #1
 80036b4:	498c      	ldr	r1, [pc, #560]	@ (80038e8 <main+0x2a0>)
 80036b6:	488e      	ldr	r0, [pc, #568]	@ (80038f0 <main+0x2a8>)
 80036b8:	f001 f8a4 	bl	8004804 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 80036bc:	f000 ff68 	bl	8004590 <SSD1306_UpdateScreen>
  HAL_Delay(2000);
 80036c0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80036c4:	f001 fd62 	bl	800518c <HAL_Delay>

  // Initialize servos dengan TIM3 - REDUCED power draw
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);  // Servo 1
 80036c8:	2100      	movs	r1, #0
 80036ca:	488a      	ldr	r0, [pc, #552]	@ (80038f4 <main+0x2ac>)
 80036cc:	f004 f834 	bl	8007738 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);  // Servo 2
 80036d0:	2104      	movs	r1, #4
 80036d2:	4888      	ldr	r0, [pc, #544]	@ (80038f4 <main+0x2ac>)
 80036d4:	f004 f830 	bl	8007738 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);  // Servo 3
 80036d8:	2108      	movs	r1, #8
 80036da:	4886      	ldr	r0, [pc, #536]	@ (80038f4 <main+0x2ac>)
 80036dc:	f004 f82c 	bl	8007738 <HAL_TIM_PWM_Start>

  // Initialize satu per satu
  servo_set_angle(1, SERVO1_DOWN_ANGLE);
 80036e0:	2100      	movs	r1, #0
 80036e2:	2001      	movs	r0, #1
 80036e4:	f7ff fc66 	bl	8002fb4 <servo_set_angle>
  HAL_Delay(200);
 80036e8:	20c8      	movs	r0, #200	@ 0xc8
 80036ea:	f001 fd4f 	bl	800518c <HAL_Delay>
  servo_set_angle(2, SERVO2_DOWN_ANGLE);
 80036ee:	2100      	movs	r1, #0
 80036f0:	2002      	movs	r0, #2
 80036f2:	f7ff fc5f 	bl	8002fb4 <servo_set_angle>
  HAL_Delay(200);
 80036f6:	20c8      	movs	r0, #200	@ 0xc8
 80036f8:	f001 fd48 	bl	800518c <HAL_Delay>
  servo_set_angle(3, SERVO3_DOWN_ANGLE);
 80036fc:	2100      	movs	r1, #0
 80036fe:	2003      	movs	r0, #3
 8003700:	f7ff fc58 	bl	8002fb4 <servo_set_angle>
  HAL_Delay(200);
 8003704:	20c8      	movs	r0, #200	@ 0xc8
 8003706:	f001 fd41 	bl	800518c <HAL_Delay>
  bump_is_up = 0;
 800370a:	4b7b      	ldr	r3, [pc, #492]	@ (80038f8 <main+0x2b0>)
 800370c:	2200      	movs	r2, #0
 800370e:	701a      	strb	r2, [r3, #0]

  sprintf(MSG, "\r\n\r\n");
 8003710:	497a      	ldr	r1, [pc, #488]	@ (80038fc <main+0x2b4>)
 8003712:	487b      	ldr	r0, [pc, #492]	@ (8003900 <main+0x2b8>)
 8003714:	f006 fd7c 	bl	800a210 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003718:	4879      	ldr	r0, [pc, #484]	@ (8003900 <main+0x2b8>)
 800371a:	f7fc fdc1 	bl	80002a0 <strlen>
 800371e:	4603      	mov	r3, r0
 8003720:	b29a      	uxth	r2, r3
 8003722:	2364      	movs	r3, #100	@ 0x64
 8003724:	4976      	ldr	r1, [pc, #472]	@ (8003900 <main+0x2b8>)
 8003726:	4877      	ldr	r0, [pc, #476]	@ (8003904 <main+0x2bc>)
 8003728:	f005 fa6e 	bl	8008c08 <HAL_UART_Transmit>
  sprintf(MSG, " 3-SERVO BUMP - TIM3      \r\n");
 800372c:	4976      	ldr	r1, [pc, #472]	@ (8003908 <main+0x2c0>)
 800372e:	4874      	ldr	r0, [pc, #464]	@ (8003900 <main+0x2b8>)
 8003730:	f006 fd6e 	bl	800a210 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003734:	4872      	ldr	r0, [pc, #456]	@ (8003900 <main+0x2b8>)
 8003736:	f7fc fdb3 	bl	80002a0 <strlen>
 800373a:	4603      	mov	r3, r0
 800373c:	b29a      	uxth	r2, r3
 800373e:	2364      	movs	r3, #100	@ 0x64
 8003740:	496f      	ldr	r1, [pc, #444]	@ (8003900 <main+0x2b8>)
 8003742:	4870      	ldr	r0, [pc, #448]	@ (8003904 <main+0x2bc>)
 8003744:	f005 fa60 	bl	8008c08 <HAL_UART_Transmit>
  sprintf(MSG, "   CH1, CH2, CH3 CONTROL  \r\n");
 8003748:	4970      	ldr	r1, [pc, #448]	@ (800390c <main+0x2c4>)
 800374a:	486d      	ldr	r0, [pc, #436]	@ (8003900 <main+0x2b8>)
 800374c:	f006 fd60 	bl	800a210 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003750:	486b      	ldr	r0, [pc, #428]	@ (8003900 <main+0x2b8>)
 8003752:	f7fc fda5 	bl	80002a0 <strlen>
 8003756:	4603      	mov	r3, r0
 8003758:	b29a      	uxth	r2, r3
 800375a:	2364      	movs	r3, #100	@ 0x64
 800375c:	4968      	ldr	r1, [pc, #416]	@ (8003900 <main+0x2b8>)
 800375e:	4869      	ldr	r0, [pc, #420]	@ (8003904 <main+0x2bc>)
 8003760:	f005 fa52 	bl	8008c08 <HAL_UART_Transmit>
  sprintf(MSG, "\r\n\r\n");
 8003764:	496a      	ldr	r1, [pc, #424]	@ (8003910 <main+0x2c8>)
 8003766:	4866      	ldr	r0, [pc, #408]	@ (8003900 <main+0x2b8>)
 8003768:	f006 fd52 	bl	800a210 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 800376c:	4864      	ldr	r0, [pc, #400]	@ (8003900 <main+0x2b8>)
 800376e:	f7fc fd97 	bl	80002a0 <strlen>
 8003772:	4603      	mov	r3, r0
 8003774:	b29a      	uxth	r2, r3
 8003776:	2364      	movs	r3, #100	@ 0x64
 8003778:	4961      	ldr	r1, [pc, #388]	@ (8003900 <main+0x2b8>)
 800377a:	4862      	ldr	r0, [pc, #392]	@ (8003904 <main+0x2bc>)
 800377c:	f005 fa44 	bl	8008c08 <HAL_UART_Transmit>

  // ESP Init
  if (ESP_Init() != ESP8266_OK){
 8003780:	f7fd fbc0 	bl	8000f04 <ESP_Init>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d01d      	beq.n	80037c6 <main+0x17e>
      sprintf(MSG, "[ERROR] ESP8266 initialization failed\r\n");
 800378a:	4962      	ldr	r1, [pc, #392]	@ (8003914 <main+0x2cc>)
 800378c:	485c      	ldr	r0, [pc, #368]	@ (8003900 <main+0x2b8>)
 800378e:	f006 fd3f 	bl	800a210 <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003792:	485b      	ldr	r0, [pc, #364]	@ (8003900 <main+0x2b8>)
 8003794:	f7fc fd84 	bl	80002a0 <strlen>
 8003798:	4603      	mov	r3, r0
 800379a:	b29a      	uxth	r2, r3
 800379c:	2364      	movs	r3, #100	@ 0x64
 800379e:	4958      	ldr	r1, [pc, #352]	@ (8003900 <main+0x2b8>)
 80037a0:	4858      	ldr	r0, [pc, #352]	@ (8003904 <main+0x2bc>)
 80037a2:	f005 fa31 	bl	8008c08 <HAL_UART_Transmit>

      SSD1306_Fill(SSD1306_COLOR_BLACK);
 80037a6:	2000      	movs	r0, #0
 80037a8:	f000 ff20 	bl	80045ec <SSD1306_Fill>
      SSD1306_GotoXY(0, 20);
 80037ac:	2114      	movs	r1, #20
 80037ae:	2000      	movs	r0, #0
 80037b0:	f000 ff94 	bl	80046dc <SSD1306_GotoXY>
      SSD1306_Puts("ESP8266 ERROR!", &Font_11x18, SSD1306_COLOR_WHITE);
 80037b4:	2201      	movs	r2, #1
 80037b6:	494a      	ldr	r1, [pc, #296]	@ (80038e0 <main+0x298>)
 80037b8:	4857      	ldr	r0, [pc, #348]	@ (8003918 <main+0x2d0>)
 80037ba:	f001 f823 	bl	8004804 <SSD1306_Puts>
      SSD1306_UpdateScreen();
 80037be:	f000 fee7 	bl	8004590 <SSD1306_UpdateScreen>
      Error_Handler();
 80037c2:	f000 fe1b 	bl	80043fc <Error_Handler>
  }

  if (ESP_ConnectWiFi("Pixel_6094", "kurangpanjang", ip_buf, sizeof(ip_buf)) != ESP8266_OK){
 80037c6:	2310      	movs	r3, #16
 80037c8:	4a54      	ldr	r2, [pc, #336]	@ (800391c <main+0x2d4>)
 80037ca:	4955      	ldr	r1, [pc, #340]	@ (8003920 <main+0x2d8>)
 80037cc:	4855      	ldr	r0, [pc, #340]	@ (8003924 <main+0x2dc>)
 80037ce:	f7fd fbe7 	bl	8000fa0 <ESP_ConnectWiFi>
 80037d2:	4603      	mov	r3, r0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d020      	beq.n	800381a <main+0x1d2>
      sprintf(MSG, "[ERROR] WiFi connection failed\r\n");
 80037d8:	4953      	ldr	r1, [pc, #332]	@ (8003928 <main+0x2e0>)
 80037da:	4849      	ldr	r0, [pc, #292]	@ (8003900 <main+0x2b8>)
 80037dc:	f006 fd18 	bl	800a210 <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 80037e0:	4847      	ldr	r0, [pc, #284]	@ (8003900 <main+0x2b8>)
 80037e2:	f7fc fd5d 	bl	80002a0 <strlen>
 80037e6:	4603      	mov	r3, r0
 80037e8:	b29a      	uxth	r2, r3
 80037ea:	2364      	movs	r3, #100	@ 0x64
 80037ec:	4944      	ldr	r1, [pc, #272]	@ (8003900 <main+0x2b8>)
 80037ee:	4845      	ldr	r0, [pc, #276]	@ (8003904 <main+0x2bc>)
 80037f0:	f005 fa0a 	bl	8008c08 <HAL_UART_Transmit>

      SSD1306_Fill(SSD1306_COLOR_BLACK);
 80037f4:	2000      	movs	r0, #0
 80037f6:	f000 fef9 	bl	80045ec <SSD1306_Fill>
      SSD1306_GotoXY(0, 20);
 80037fa:	2114      	movs	r1, #20
 80037fc:	2000      	movs	r0, #0
 80037fe:	f000 ff6d 	bl	80046dc <SSD1306_GotoXY>
      SSD1306_Puts("WiFi FAILED!", &Font_11x18, SSD1306_COLOR_WHITE);
 8003802:	2201      	movs	r2, #1
 8003804:	4936      	ldr	r1, [pc, #216]	@ (80038e0 <main+0x298>)
 8003806:	4849      	ldr	r0, [pc, #292]	@ (800392c <main+0x2e4>)
 8003808:	f000 fffc 	bl	8004804 <SSD1306_Puts>
      SSD1306_UpdateScreen();
 800380c:	f000 fec0 	bl	8004590 <SSD1306_UpdateScreen>
      HAL_Delay(2000);
 8003810:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003814:	f001 fcba 	bl	800518c <HAL_Delay>
 8003818:	e032      	b.n	8003880 <main+0x238>

  } else {
      sprintf(MSG, "[OK] WiFi connected: %s\r\n", ip_buf);
 800381a:	4a40      	ldr	r2, [pc, #256]	@ (800391c <main+0x2d4>)
 800381c:	4944      	ldr	r1, [pc, #272]	@ (8003930 <main+0x2e8>)
 800381e:	4838      	ldr	r0, [pc, #224]	@ (8003900 <main+0x2b8>)
 8003820:	f006 fcf6 	bl	800a210 <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003824:	4836      	ldr	r0, [pc, #216]	@ (8003900 <main+0x2b8>)
 8003826:	f7fc fd3b 	bl	80002a0 <strlen>
 800382a:	4603      	mov	r3, r0
 800382c:	b29a      	uxth	r2, r3
 800382e:	2364      	movs	r3, #100	@ 0x64
 8003830:	4933      	ldr	r1, [pc, #204]	@ (8003900 <main+0x2b8>)
 8003832:	4834      	ldr	r0, [pc, #208]	@ (8003904 <main+0x2bc>)
 8003834:	f005 f9e8 	bl	8008c08 <HAL_UART_Transmit>

      SSD1306_Fill(SSD1306_COLOR_BLACK);
 8003838:	2000      	movs	r0, #0
 800383a:	f000 fed7 	bl	80045ec <SSD1306_Fill>
      SSD1306_GotoXY(0, 15);
 800383e:	210f      	movs	r1, #15
 8003840:	2000      	movs	r0, #0
 8003842:	f000 ff4b 	bl	80046dc <SSD1306_GotoXY>
      SSD1306_Puts("WiFi Connected!", &Font_7x10, SSD1306_COLOR_WHITE);
 8003846:	2201      	movs	r2, #1
 8003848:	4927      	ldr	r1, [pc, #156]	@ (80038e8 <main+0x2a0>)
 800384a:	483a      	ldr	r0, [pc, #232]	@ (8003934 <main+0x2ec>)
 800384c:	f000 ffda 	bl	8004804 <SSD1306_Puts>
      SSD1306_GotoXY(0, 30);
 8003850:	211e      	movs	r1, #30
 8003852:	2000      	movs	r0, #0
 8003854:	f000 ff42 	bl	80046dc <SSD1306_GotoXY>
      SSD1306_Puts("IP:", &Font_7x10, SSD1306_COLOR_WHITE);
 8003858:	2201      	movs	r2, #1
 800385a:	4923      	ldr	r1, [pc, #140]	@ (80038e8 <main+0x2a0>)
 800385c:	4836      	ldr	r0, [pc, #216]	@ (8003938 <main+0x2f0>)
 800385e:	f000 ffd1 	bl	8004804 <SSD1306_Puts>
      SSD1306_GotoXY(0, 45);
 8003862:	212d      	movs	r1, #45	@ 0x2d
 8003864:	2000      	movs	r0, #0
 8003866:	f000 ff39 	bl	80046dc <SSD1306_GotoXY>
      SSD1306_Puts(ip_buf, &Font_7x10, SSD1306_COLOR_WHITE);
 800386a:	2201      	movs	r2, #1
 800386c:	491e      	ldr	r1, [pc, #120]	@ (80038e8 <main+0x2a0>)
 800386e:	482b      	ldr	r0, [pc, #172]	@ (800391c <main+0x2d4>)
 8003870:	f000 ffc8 	bl	8004804 <SSD1306_Puts>
      SSD1306_UpdateScreen();
 8003874:	f000 fe8c 	bl	8004590 <SSD1306_UpdateScreen>
      HAL_Delay(1500);
 8003878:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800387c:	f001 fc86 	bl	800518c <HAL_Delay>
  }

  if (ESP_MQTT_Connect("10.147.180.210", 1883, "STM32SpeedBump", NULL, NULL, 60) != ESP8266_OK){
 8003880:	233c      	movs	r3, #60	@ 0x3c
 8003882:	9301      	str	r3, [sp, #4]
 8003884:	2300      	movs	r3, #0
 8003886:	9300      	str	r3, [sp, #0]
 8003888:	2300      	movs	r3, #0
 800388a:	4a2c      	ldr	r2, [pc, #176]	@ (800393c <main+0x2f4>)
 800388c:	f240 715b 	movw	r1, #1883	@ 0x75b
 8003890:	482b      	ldr	r0, [pc, #172]	@ (8003940 <main+0x2f8>)
 8003892:	f7fd fc0d 	bl	80010b0 <ESP_MQTT_Connect>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d057      	beq.n	800394c <main+0x304>
      sprintf(MSG, "[WARN] MQTT connection failed\r\n");
 800389c:	4929      	ldr	r1, [pc, #164]	@ (8003944 <main+0x2fc>)
 800389e:	4818      	ldr	r0, [pc, #96]	@ (8003900 <main+0x2b8>)
 80038a0:	f006 fcb6 	bl	800a210 <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 80038a4:	4816      	ldr	r0, [pc, #88]	@ (8003900 <main+0x2b8>)
 80038a6:	f7fc fcfb 	bl	80002a0 <strlen>
 80038aa:	4603      	mov	r3, r0
 80038ac:	b29a      	uxth	r2, r3
 80038ae:	2364      	movs	r3, #100	@ 0x64
 80038b0:	4913      	ldr	r1, [pc, #76]	@ (8003900 <main+0x2b8>)
 80038b2:	4814      	ldr	r0, [pc, #80]	@ (8003904 <main+0x2bc>)
 80038b4:	f005 f9a8 	bl	8008c08 <HAL_UART_Transmit>

      SSD1306_Fill(SSD1306_COLOR_BLACK);
 80038b8:	2000      	movs	r0, #0
 80038ba:	f000 fe97 	bl	80045ec <SSD1306_Fill>
      SSD1306_GotoXY(0, 20);
 80038be:	2114      	movs	r1, #20
 80038c0:	2000      	movs	r0, #0
 80038c2:	f000 ff0b 	bl	80046dc <SSD1306_GotoXY>
      SSD1306_Puts("MQTT Failed", &Font_7x10, SSD1306_COLOR_WHITE);
 80038c6:	2201      	movs	r2, #1
 80038c8:	4907      	ldr	r1, [pc, #28]	@ (80038e8 <main+0x2a0>)
 80038ca:	481f      	ldr	r0, [pc, #124]	@ (8003948 <main+0x300>)
 80038cc:	f000 ff9a 	bl	8004804 <SSD1306_Puts>
      SSD1306_UpdateScreen();
 80038d0:	f000 fe5e 	bl	8004590 <SSD1306_UpdateScreen>
      HAL_Delay(1000);
 80038d4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80038d8:	f001 fc58 	bl	800518c <HAL_Delay>
 80038dc:	e056      	b.n	800398c <main+0x344>
 80038de:	bf00      	nop
 80038e0:	20000014 	.word	0x20000014
 80038e4:	0800d150 	.word	0x0800d150
 80038e8:	2000000c 	.word	0x2000000c
 80038ec:	0800d320 	.word	0x0800d320
 80038f0:	0800d330 	.word	0x0800d330
 80038f4:	20000b18 	.word	0x20000b18
 80038f8:	20000cb4 	.word	0x20000cb4
 80038fc:	0800d340 	.word	0x0800d340
 8003900:	20000ccc 	.word	0x20000ccc
 8003904:	20000b60 	.word	0x20000b60
 8003908:	0800d39c 	.word	0x0800d39c
 800390c:	0800d3c0 	.word	0x0800d3c0
 8003910:	0800d3e4 	.word	0x0800d3e4
 8003914:	0800d440 	.word	0x0800d440
 8003918:	0800d468 	.word	0x0800d468
 800391c:	20000dcc 	.word	0x20000dcc
 8003920:	0800d478 	.word	0x0800d478
 8003924:	0800d488 	.word	0x0800d488
 8003928:	0800d494 	.word	0x0800d494
 800392c:	0800d4b8 	.word	0x0800d4b8
 8003930:	0800d4c8 	.word	0x0800d4c8
 8003934:	0800d4e4 	.word	0x0800d4e4
 8003938:	0800d4f4 	.word	0x0800d4f4
 800393c:	0800d4f8 	.word	0x0800d4f8
 8003940:	0800d508 	.word	0x0800d508
 8003944:	0800d518 	.word	0x0800d518
 8003948:	0800d538 	.word	0x0800d538

  } else {
      sprintf(MSG, "[OK] MQTT connected\r\n");
 800394c:	4990      	ldr	r1, [pc, #576]	@ (8003b90 <main+0x548>)
 800394e:	4891      	ldr	r0, [pc, #580]	@ (8003b94 <main+0x54c>)
 8003950:	f006 fc5e 	bl	800a210 <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003954:	488f      	ldr	r0, [pc, #572]	@ (8003b94 <main+0x54c>)
 8003956:	f7fc fca3 	bl	80002a0 <strlen>
 800395a:	4603      	mov	r3, r0
 800395c:	b29a      	uxth	r2, r3
 800395e:	2364      	movs	r3, #100	@ 0x64
 8003960:	498c      	ldr	r1, [pc, #560]	@ (8003b94 <main+0x54c>)
 8003962:	488d      	ldr	r0, [pc, #564]	@ (8003b98 <main+0x550>)
 8003964:	f005 f950 	bl	8008c08 <HAL_UART_Transmit>

      SSD1306_Fill(SSD1306_COLOR_BLACK);
 8003968:	2000      	movs	r0, #0
 800396a:	f000 fe3f 	bl	80045ec <SSD1306_Fill>
      SSD1306_GotoXY(0, 25);
 800396e:	2119      	movs	r1, #25
 8003970:	2000      	movs	r0, #0
 8003972:	f000 feb3 	bl	80046dc <SSD1306_GotoXY>
      SSD1306_Puts("MQTT Connected!", &Font_11x18, SSD1306_COLOR_WHITE);
 8003976:	2201      	movs	r2, #1
 8003978:	4988      	ldr	r1, [pc, #544]	@ (8003b9c <main+0x554>)
 800397a:	4889      	ldr	r0, [pc, #548]	@ (8003ba0 <main+0x558>)
 800397c:	f000 ff42 	bl	8004804 <SSD1306_Puts>
      SSD1306_UpdateScreen();
 8003980:	f000 fe06 	bl	8004590 <SSD1306_UpdateScreen>
      HAL_Delay(1000);
 8003984:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003988:	f001 fc00 	bl	800518c <HAL_Delay>
  }

  // POWER WARNING
  sprintf(MSG, "  POWER INFO:\r\n");
 800398c:	4985      	ldr	r1, [pc, #532]	@ (8003ba4 <main+0x55c>)
 800398e:	4881      	ldr	r0, [pc, #516]	@ (8003b94 <main+0x54c>)
 8003990:	f006 fc3e 	bl	800a210 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003994:	487f      	ldr	r0, [pc, #508]	@ (8003b94 <main+0x54c>)
 8003996:	f7fc fc83 	bl	80002a0 <strlen>
 800399a:	4603      	mov	r3, r0
 800399c:	b29a      	uxth	r2, r3
 800399e:	2364      	movs	r3, #100	@ 0x64
 80039a0:	497c      	ldr	r1, [pc, #496]	@ (8003b94 <main+0x54c>)
 80039a2:	487d      	ldr	r0, [pc, #500]	@ (8003b98 <main+0x550>)
 80039a4:	f005 f930 	bl	8008c08 <HAL_UART_Transmit>
  sprintf(MSG, "   3 servos = ~600mA @ 5V (200mA each)\r\n");
 80039a8:	497f      	ldr	r1, [pc, #508]	@ (8003ba8 <main+0x560>)
 80039aa:	487a      	ldr	r0, [pc, #488]	@ (8003b94 <main+0x54c>)
 80039ac:	f006 fc30 	bl	800a210 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 80039b0:	4878      	ldr	r0, [pc, #480]	@ (8003b94 <main+0x54c>)
 80039b2:	f7fc fc75 	bl	80002a0 <strlen>
 80039b6:	4603      	mov	r3, r0
 80039b8:	b29a      	uxth	r2, r3
 80039ba:	2364      	movs	r3, #100	@ 0x64
 80039bc:	4975      	ldr	r1, [pc, #468]	@ (8003b94 <main+0x54c>)
 80039be:	4876      	ldr	r0, [pc, #472]	@ (8003b98 <main+0x550>)
 80039c0:	f005 f922 	bl	8008c08 <HAL_UART_Transmit>
  sprintf(MSG, "   USB 2.0 = 500mA limit\r\n");
 80039c4:	4979      	ldr	r1, [pc, #484]	@ (8003bac <main+0x564>)
 80039c6:	4873      	ldr	r0, [pc, #460]	@ (8003b94 <main+0x54c>)
 80039c8:	f006 fc22 	bl	800a210 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 80039cc:	4871      	ldr	r0, [pc, #452]	@ (8003b94 <main+0x54c>)
 80039ce:	f7fc fc67 	bl	80002a0 <strlen>
 80039d2:	4603      	mov	r3, r0
 80039d4:	b29a      	uxth	r2, r3
 80039d6:	2364      	movs	r3, #100	@ 0x64
 80039d8:	496e      	ldr	r1, [pc, #440]	@ (8003b94 <main+0x54c>)
 80039da:	486f      	ldr	r0, [pc, #444]	@ (8003b98 <main+0x550>)
 80039dc:	f005 f914 	bl	8008c08 <HAL_UART_Transmit>
  sprintf(MSG, "   USB 3.0 = 900mA limit\r\n");
 80039e0:	4973      	ldr	r1, [pc, #460]	@ (8003bb0 <main+0x568>)
 80039e2:	486c      	ldr	r0, [pc, #432]	@ (8003b94 <main+0x54c>)
 80039e4:	f006 fc14 	bl	800a210 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 80039e8:	486a      	ldr	r0, [pc, #424]	@ (8003b94 <main+0x54c>)
 80039ea:	f7fc fc59 	bl	80002a0 <strlen>
 80039ee:	4603      	mov	r3, r0
 80039f0:	b29a      	uxth	r2, r3
 80039f2:	2364      	movs	r3, #100	@ 0x64
 80039f4:	4967      	ldr	r1, [pc, #412]	@ (8003b94 <main+0x54c>)
 80039f6:	4868      	ldr	r0, [pc, #416]	@ (8003b98 <main+0x550>)
 80039f8:	f005 f906 	bl	8008c08 <HAL_UART_Transmit>
  sprintf(MSG, "   RECOMMENDATION: Use external 5V power!\r\n\r\n");
 80039fc:	496d      	ldr	r1, [pc, #436]	@ (8003bb4 <main+0x56c>)
 80039fe:	4865      	ldr	r0, [pc, #404]	@ (8003b94 <main+0x54c>)
 8003a00:	f006 fc06 	bl	800a210 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003a04:	4863      	ldr	r0, [pc, #396]	@ (8003b94 <main+0x54c>)
 8003a06:	f7fc fc4b 	bl	80002a0 <strlen>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	b29a      	uxth	r2, r3
 8003a0e:	2364      	movs	r3, #100	@ 0x64
 8003a10:	4960      	ldr	r1, [pc, #384]	@ (8003b94 <main+0x54c>)
 8003a12:	4861      	ldr	r0, [pc, #388]	@ (8003b98 <main+0x550>)
 8003a14:	f005 f8f8 	bl	8008c08 <HAL_UART_Transmit>

  // Start timers
  HAL_TIM_Base_Start(&htim1);
 8003a18:	4867      	ldr	r0, [pc, #412]	@ (8003bb8 <main+0x570>)
 8003a1a:	f003 fde3 	bl	80075e4 <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8003a1e:	2100      	movs	r1, #0
 8003a20:	4865      	ldr	r0, [pc, #404]	@ (8003bb8 <main+0x570>)
 8003a22:	f003 ff93 	bl	800794c <HAL_TIM_IC_Start_IT>

  // Initialize buffers
  for (uint8_t i = 0; i < SPEED_SAMPLES; i++) {
 8003a26:	2300      	movs	r3, #0
 8003a28:	73fb      	strb	r3, [r7, #15]
 8003a2a:	e00c      	b.n	8003a46 <main+0x3fe>
      distance_buffer[i].valid = 0;
 8003a2c:	7bfa      	ldrb	r2, [r7, #15]
 8003a2e:	4963      	ldr	r1, [pc, #396]	@ (8003bbc <main+0x574>)
 8003a30:	4613      	mov	r3, r2
 8003a32:	005b      	lsls	r3, r3, #1
 8003a34:	4413      	add	r3, r2
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	440b      	add	r3, r1
 8003a3a:	3308      	adds	r3, #8
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < SPEED_SAMPLES; i++) {
 8003a40:	7bfb      	ldrb	r3, [r7, #15]
 8003a42:	3301      	adds	r3, #1
 8003a44:	73fb      	strb	r3, [r7, #15]
 8003a46:	7bfb      	ldrb	r3, [r7, #15]
 8003a48:	2b09      	cmp	r3, #9
 8003a4a:	d9ef      	bls.n	8003a2c <main+0x3e4>
  }

  // Initialize IR
  ir_last_stable_state = HAL_GPIO_ReadPin(IR_SENSOR_PORT, IR_SENSOR_PIN);
 8003a4c:	2102      	movs	r1, #2
 8003a4e:	485c      	ldr	r0, [pc, #368]	@ (8003bc0 <main+0x578>)
 8003a50:	f001 fe56 	bl	8005700 <HAL_GPIO_ReadPin>
 8003a54:	4603      	mov	r3, r0
 8003a56:	461a      	mov	r2, r3
 8003a58:	4b5a      	ldr	r3, [pc, #360]	@ (8003bc4 <main+0x57c>)
 8003a5a:	701a      	strb	r2, [r3, #0]
  ir_current_state = ir_last_stable_state;
 8003a5c:	4b59      	ldr	r3, [pc, #356]	@ (8003bc4 <main+0x57c>)
 8003a5e:	781a      	ldrb	r2, [r3, #0]
 8003a60:	4b59      	ldr	r3, [pc, #356]	@ (8003bc8 <main+0x580>)
 8003a62:	701a      	strb	r2, [r3, #0]
  density_window_start = HAL_GetTick();
 8003a64:	f001 fb86 	bl	8005174 <HAL_GetTick>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	4a58      	ldr	r2, [pc, #352]	@ (8003bcc <main+0x584>)
 8003a6c:	6013      	str	r3, [r2, #0]

  sprintf(MSG, "[CONFIG] Servo angles reduced for lower power\r\n");
 8003a6e:	4958      	ldr	r1, [pc, #352]	@ (8003bd0 <main+0x588>)
 8003a70:	4848      	ldr	r0, [pc, #288]	@ (8003b94 <main+0x54c>)
 8003a72:	f006 fbcd 	bl	800a210 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003a76:	4847      	ldr	r0, [pc, #284]	@ (8003b94 <main+0x54c>)
 8003a78:	f7fc fc12 	bl	80002a0 <strlen>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	b29a      	uxth	r2, r3
 8003a80:	2364      	movs	r3, #100	@ 0x64
 8003a82:	4944      	ldr	r1, [pc, #272]	@ (8003b94 <main+0x54c>)
 8003a84:	4844      	ldr	r0, [pc, #272]	@ (8003b98 <main+0x550>)
 8003a86:	f005 f8bf 	bl	8008c08 <HAL_UART_Transmit>
  sprintf(MSG, "[CONFIG] TIM3 Control: CH1, CH2, CH3\r\n");
 8003a8a:	4952      	ldr	r1, [pc, #328]	@ (8003bd4 <main+0x58c>)
 8003a8c:	4841      	ldr	r0, [pc, #260]	@ (8003b94 <main+0x54c>)
 8003a8e:	f006 fbbf 	bl	800a210 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003a92:	4840      	ldr	r0, [pc, #256]	@ (8003b94 <main+0x54c>)
 8003a94:	f7fc fc04 	bl	80002a0 <strlen>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	b29a      	uxth	r2, r3
 8003a9c:	2364      	movs	r3, #100	@ 0x64
 8003a9e:	493d      	ldr	r1, [pc, #244]	@ (8003b94 <main+0x54c>)
 8003aa0:	483d      	ldr	r0, [pc, #244]	@ (8003b98 <main+0x550>)
 8003aa2:	f005 f8b1 	bl	8008c08 <HAL_UART_Transmit>
  sprintf(MSG, "[CONFIG] Speed sampling: %dms interval\r\n", SAMPLE_INTERVAL_MS);
 8003aa6:	221e      	movs	r2, #30
 8003aa8:	494b      	ldr	r1, [pc, #300]	@ (8003bd8 <main+0x590>)
 8003aaa:	483a      	ldr	r0, [pc, #232]	@ (8003b94 <main+0x54c>)
 8003aac:	f006 fbb0 	bl	800a210 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003ab0:	4838      	ldr	r0, [pc, #224]	@ (8003b94 <main+0x54c>)
 8003ab2:	f7fc fbf5 	bl	80002a0 <strlen>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	b29a      	uxth	r2, r3
 8003aba:	2364      	movs	r3, #100	@ 0x64
 8003abc:	4935      	ldr	r1, [pc, #212]	@ (8003b94 <main+0x54c>)
 8003abe:	4836      	ldr	r0, [pc, #216]	@ (8003b98 <main+0x550>)
 8003ac0:	f005 f8a2 	bl	8008c08 <HAL_UART_Transmit>
  sprintf(MSG, "[CONFIG] Buffer size: %d samples\r\n", SPEED_SAMPLES);
 8003ac4:	220a      	movs	r2, #10
 8003ac6:	4945      	ldr	r1, [pc, #276]	@ (8003bdc <main+0x594>)
 8003ac8:	4832      	ldr	r0, [pc, #200]	@ (8003b94 <main+0x54c>)
 8003aca:	f006 fba1 	bl	800a210 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003ace:	4831      	ldr	r0, [pc, #196]	@ (8003b94 <main+0x54c>)
 8003ad0:	f7fc fbe6 	bl	80002a0 <strlen>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	b29a      	uxth	r2, r3
 8003ad8:	2364      	movs	r3, #100	@ 0x64
 8003ada:	492e      	ldr	r1, [pc, #184]	@ (8003b94 <main+0x54c>)
 8003adc:	482e      	ldr	r0, [pc, #184]	@ (8003b98 <main+0x550>)
 8003ade:	f005 f893 	bl	8008c08 <HAL_UART_Transmit>
  sprintf(MSG, "[CONFIG] Speed thresholds: LOW=%d, HIGH=%d km/h\r\n\r\n",
 8003ae2:	230a      	movs	r3, #10
 8003ae4:	2203      	movs	r2, #3
 8003ae6:	493e      	ldr	r1, [pc, #248]	@ (8003be0 <main+0x598>)
 8003ae8:	482a      	ldr	r0, [pc, #168]	@ (8003b94 <main+0x54c>)
 8003aea:	f006 fb91 	bl	800a210 <siprintf>
          SPEED_THRESHOLD_LOW, SPEED_THRESHOLD_HIGH);
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003aee:	4829      	ldr	r0, [pc, #164]	@ (8003b94 <main+0x54c>)
 8003af0:	f7fc fbd6 	bl	80002a0 <strlen>
 8003af4:	4603      	mov	r3, r0
 8003af6:	b29a      	uxth	r2, r3
 8003af8:	2364      	movs	r3, #100	@ 0x64
 8003afa:	4926      	ldr	r1, [pc, #152]	@ (8003b94 <main+0x54c>)
 8003afc:	4826      	ldr	r0, [pc, #152]	@ (8003b98 <main+0x550>)
 8003afe:	f005 f883 	bl	8008c08 <HAL_UART_Transmit>

  sprintf(MSG, "[OK] System ready! Waiting for vehicles...\r\n\r\n");
 8003b02:	4938      	ldr	r1, [pc, #224]	@ (8003be4 <main+0x59c>)
 8003b04:	4823      	ldr	r0, [pc, #140]	@ (8003b94 <main+0x54c>)
 8003b06:	f006 fb83 	bl	800a210 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003b0a:	4822      	ldr	r0, [pc, #136]	@ (8003b94 <main+0x54c>)
 8003b0c:	f7fc fbc8 	bl	80002a0 <strlen>
 8003b10:	4603      	mov	r3, r0
 8003b12:	b29a      	uxth	r2, r3
 8003b14:	2364      	movs	r3, #100	@ 0x64
 8003b16:	491f      	ldr	r1, [pc, #124]	@ (8003b94 <main+0x54c>)
 8003b18:	481f      	ldr	r0, [pc, #124]	@ (8003b98 <main+0x550>)
 8003b1a:	f005 f875 	bl	8008c08 <HAL_UART_Transmit>

  uint32_t last_measurement_time = 0;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	60bb      	str	r3, [r7, #8]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	  while (1)
	    {
	      uint32_t current_time = HAL_GetTick();
 8003b22:	f001 fb27 	bl	8005174 <HAL_GetTick>
 8003b26:	6078      	str	r0, [r7, #4]

	      // FASTER SENSOR READING (every 30ms)
	      if (current_time - last_measurement_time >= SAMPLE_INTERVAL_MS)
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	2b1d      	cmp	r3, #29
 8003b30:	f240 8095 	bls.w	8003c5e <main+0x616>
	      {
	          last_measurement_time = current_time;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	60bb      	str	r3, [r7, #8]

	          if (HCSR04_Read())
 8003b38:	f7ff f914 	bl	8002d64 <HCSR04_Read>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d07e      	beq.n	8003c40 <main+0x5f8>
	          {
	              add_distance_reading(distance_cm, current_time);
 8003b42:	4b29      	ldr	r3, [pc, #164]	@ (8003be8 <main+0x5a0>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	6879      	ldr	r1, [r7, #4]
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f7fe ff37 	bl	80029bc <add_distance_reading>
	              last_valid_detection = current_time;
 8003b4e:	4a27      	ldr	r2, [pc, #156]	@ (8003bec <main+0x5a4>)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6013      	str	r3, [r2, #0]

	              // Calculate speed with improved algorithm
	              current_speed_kmh = calculate_speed_improved();
 8003b54:	f7fe ff76 	bl	8002a44 <calculate_speed_improved>
 8003b58:	eef0 7a40 	vmov.f32	s15, s0
 8003b5c:	4b24      	ldr	r3, [pc, #144]	@ (8003bf0 <main+0x5a8>)
 8003b5e:	edc3 7a00 	vstr	s15, [r3]

	              // Apply smoothing only if we have a valid speed
	              if (current_speed_kmh > MIN_SPEED_THRESHOLD) {
 8003b62:	4b23      	ldr	r3, [pc, #140]	@ (8003bf0 <main+0x5a8>)
 8003b64:	edd3 7a00 	vldr	s15, [r3]
 8003b68:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003b6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b74:	dd53      	ble.n	8003c1e <main+0x5d6>
	                  if (smoothed_speed_kmh == 0.0f) {
 8003b76:	4b1f      	ldr	r3, [pc, #124]	@ (8003bf4 <main+0x5ac>)
 8003b78:	edd3 7a00 	vldr	s15, [r3]
 8003b7c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b84:	d138      	bne.n	8003bf8 <main+0x5b0>
	                      smoothed_speed_kmh = current_speed_kmh;
 8003b86:	4b1a      	ldr	r3, [pc, #104]	@ (8003bf0 <main+0x5a8>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a1a      	ldr	r2, [pc, #104]	@ (8003bf4 <main+0x5ac>)
 8003b8c:	6013      	str	r3, [r2, #0]
 8003b8e:	e046      	b.n	8003c1e <main+0x5d6>
 8003b90:	0800d544 	.word	0x0800d544
 8003b94:	20000ccc 	.word	0x20000ccc
 8003b98:	20000b60 	.word	0x20000b60
 8003b9c:	20000014 	.word	0x20000014
 8003ba0:	0800d55c 	.word	0x0800d55c
 8003ba4:	0800d56c 	.word	0x0800d56c
 8003ba8:	0800d580 	.word	0x0800d580
 8003bac:	0800d5ac 	.word	0x0800d5ac
 8003bb0:	0800d5c8 	.word	0x0800d5c8
 8003bb4:	0800d5e4 	.word	0x0800d5e4
 8003bb8:	20000a88 	.word	0x20000a88
 8003bbc:	20000c04 	.word	0x20000c04
 8003bc0:	40020000 	.word	0x40020000
 8003bc4:	2000001c 	.word	0x2000001c
 8003bc8:	2000001d 	.word	0x2000001d
 8003bcc:	20000cac 	.word	0x20000cac
 8003bd0:	0800d614 	.word	0x0800d614
 8003bd4:	0800d644 	.word	0x0800d644
 8003bd8:	0800d66c 	.word	0x0800d66c
 8003bdc:	0800d698 	.word	0x0800d698
 8003be0:	0800d6bc 	.word	0x0800d6bc
 8003be4:	0800d6f0 	.word	0x0800d6f0
 8003be8:	20000c00 	.word	0x20000c00
 8003bec:	20000c8c 	.word	0x20000c8c
 8003bf0:	20000c80 	.word	0x20000c80
 8003bf4:	20000c84 	.word	0x20000c84
	                  } else {
	                      // Less aggressive smoothing for better responsiveness
	                      smoothed_speed_kmh = 0.6f * smoothed_speed_kmh + 0.4f * current_speed_kmh;
 8003bf8:	4b69      	ldr	r3, [pc, #420]	@ (8003da0 <main+0x758>)
 8003bfa:	edd3 7a00 	vldr	s15, [r3]
 8003bfe:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 8003da4 <main+0x75c>
 8003c02:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003c06:	4b68      	ldr	r3, [pc, #416]	@ (8003da8 <main+0x760>)
 8003c08:	edd3 7a00 	vldr	s15, [r3]
 8003c0c:	eddf 6a67 	vldr	s13, [pc, #412]	@ 8003dac <main+0x764>
 8003c10:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003c14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c18:	4b61      	ldr	r3, [pc, #388]	@ (8003da0 <main+0x758>)
 8003c1a:	edc3 7a00 	vstr	s15, [r3]
	                  }
	              }
	    	      // IR SENSOR CHECK
	    	      check_ir_sensor_state();
 8003c1e:	f7ff f91b 	bl	8002e58 <check_ir_sensor_state>

	    	      // DENSITY CALCULATION
	    	      update_density_calculation(current_time);
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f7ff f986 	bl	8002f34 <update_density_calculation>

	    	      // CONTROL BUMP BASED ON SPEED AND DENSITY
	    	      control_speed_bump(smoothed_speed_kmh, current_density);
 8003c28:	4b5d      	ldr	r3, [pc, #372]	@ (8003da0 <main+0x758>)
 8003c2a:	edd3 7a00 	vldr	s15, [r3]
 8003c2e:	4b60      	ldr	r3, [pc, #384]	@ (8003db0 <main+0x768>)
 8003c30:	ed93 7a00 	vldr	s14, [r3]
 8003c34:	eef0 0a47 	vmov.f32	s1, s14
 8003c38:	eeb0 0a67 	vmov.f32	s0, s15
 8003c3c:	f7ff f9fa 	bl	8003034 <control_speed_bump>
	          }

	          // Check timeout
	          if (current_time - last_valid_detection > NO_VEHICLE_TIMEOUT_MS)
 8003c40:	4b5c      	ldr	r3, [pc, #368]	@ (8003db4 <main+0x76c>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	687a      	ldr	r2, [r7, #4]
 8003c46:	1ad3      	subs	r3, r2, r3
 8003c48:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003c4c:	d907      	bls.n	8003c5e <main+0x616>
	          {
	              smoothed_speed_kmh = 0.0f;
 8003c4e:	4b54      	ldr	r3, [pc, #336]	@ (8003da0 <main+0x758>)
 8003c50:	f04f 0200 	mov.w	r2, #0
 8003c54:	601a      	str	r2, [r3, #0]
	              current_speed_kmh = 0.0f;
 8003c56:	4b54      	ldr	r3, [pc, #336]	@ (8003da8 <main+0x760>)
 8003c58:	f04f 0200 	mov.w	r2, #0
 8003c5c:	601a      	str	r2, [r3, #0]
	          }
	      }

	      // OLED UPDATE (every 300ms for responsiveness)
	      if (current_time - last_oled_update >= 300)
 8003c5e:	4b56      	ldr	r3, [pc, #344]	@ (8003db8 <main+0x770>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003c6a:	d311      	bcc.n	8003c90 <main+0x648>
	      {
	          last_oled_update = current_time;
 8003c6c:	4a52      	ldr	r2, [pc, #328]	@ (8003db8 <main+0x770>)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6013      	str	r3, [r2, #0]
	          update_oled_display(smoothed_speed_kmh, current_density, bump_is_up);
 8003c72:	4b4b      	ldr	r3, [pc, #300]	@ (8003da0 <main+0x758>)
 8003c74:	edd3 7a00 	vldr	s15, [r3]
 8003c78:	4b4d      	ldr	r3, [pc, #308]	@ (8003db0 <main+0x768>)
 8003c7a:	ed93 7a00 	vldr	s14, [r3]
 8003c7e:	4b4f      	ldr	r3, [pc, #316]	@ (8003dbc <main+0x774>)
 8003c80:	781b      	ldrb	r3, [r3, #0]
 8003c82:	4618      	mov	r0, r3
 8003c84:	eef0 0a47 	vmov.f32	s1, s14
 8003c88:	eeb0 0a67 	vmov.f32	s0, s15
 8003c8c:	f7ff fb0e 	bl	80032ac <update_oled_display>
	      }

	      // DIAGNOSTIC REPORT (every 3 seconds)
	      if (current_time - last_diagnostic >= 3000)
 8003c90:	4b4b      	ldr	r3, [pc, #300]	@ (8003dc0 <main+0x778>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	687a      	ldr	r2, [r7, #4]
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d95b      	bls.n	8003d58 <main+0x710>
	      {
	          last_diagnostic = current_time;
 8003ca0:	4a47      	ldr	r2, [pc, #284]	@ (8003dc0 <main+0x778>)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6013      	str	r3, [r2, #0]

	          if (smoothed_speed_kmh > 0 && current_density > 0) {
 8003ca6:	4b3e      	ldr	r3, [pc, #248]	@ (8003da0 <main+0x758>)
 8003ca8:	edd3 7a00 	vldr	s15, [r3]
 8003cac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003cb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cb4:	dd20      	ble.n	8003cf8 <main+0x6b0>
 8003cb6:	4b3e      	ldr	r3, [pc, #248]	@ (8003db0 <main+0x768>)
 8003cb8:	edd3 7a00 	vldr	s15, [r3]
 8003cbc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003cc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cc4:	dd18      	ble.n	8003cf8 <main+0x6b0>
	        	  json_str = create_data_packet(smoothed_speed_kmh, current_density, bump_is_up, total_vehicles);
 8003cc6:	4b36      	ldr	r3, [pc, #216]	@ (8003da0 <main+0x758>)
 8003cc8:	edd3 7a00 	vldr	s15, [r3]
 8003ccc:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8003cd0:	4b37      	ldr	r3, [pc, #220]	@ (8003db0 <main+0x768>)
 8003cd2:	edd3 7a00 	vldr	s15, [r3]
 8003cd6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003cda:	4b38      	ldr	r3, [pc, #224]	@ (8003dbc <main+0x774>)
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	461a      	mov	r2, r3
 8003ce0:	4b38      	ldr	r3, [pc, #224]	@ (8003dc4 <main+0x77c>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	ee17 1a90 	vmov	r1, s15
 8003ce8:	ee17 0a10 	vmov	r0, s14
 8003cec:	f7ff fb78 	bl	80033e0 <create_data_packet>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	4a35      	ldr	r2, [pc, #212]	@ (8003dc8 <main+0x780>)
 8003cf4:	6013      	str	r3, [r2, #0]
 8003cf6:	e00d      	b.n	8003d14 <main+0x6cc>
	          } else {
		          sprintf(MSG, "[MQTT] Skipping JSON because speed and density is null\r\n");
 8003cf8:	4934      	ldr	r1, [pc, #208]	@ (8003dcc <main+0x784>)
 8003cfa:	4835      	ldr	r0, [pc, #212]	@ (8003dd0 <main+0x788>)
 8003cfc:	f006 fa88 	bl	800a210 <siprintf>
		          HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003d00:	4833      	ldr	r0, [pc, #204]	@ (8003dd0 <main+0x788>)
 8003d02:	f7fc facd 	bl	80002a0 <strlen>
 8003d06:	4603      	mov	r3, r0
 8003d08:	b29a      	uxth	r2, r3
 8003d0a:	2364      	movs	r3, #100	@ 0x64
 8003d0c:	4930      	ldr	r1, [pc, #192]	@ (8003dd0 <main+0x788>)
 8003d0e:	4831      	ldr	r0, [pc, #196]	@ (8003dd4 <main+0x78c>)
 8003d10:	f004 ff7a 	bl	8008c08 <HAL_UART_Transmit>
	          }

	          if (json_str != NULL) {
 8003d14:	4b2c      	ldr	r3, [pc, #176]	@ (8003dc8 <main+0x780>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d01b      	beq.n	8003d54 <main+0x70c>
	              strncpy(mqtt_buffer, json_str, sizeof(mqtt_buffer) - 1);
 8003d1c:	4b2a      	ldr	r3, [pc, #168]	@ (8003dc8 <main+0x780>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	22ff      	movs	r2, #255	@ 0xff
 8003d22:	4619      	mov	r1, r3
 8003d24:	482c      	ldr	r0, [pc, #176]	@ (8003dd8 <main+0x790>)
 8003d26:	f006 fbb0 	bl	800a48a <strncpy>
	              mqtt_publish_pending = 1;
 8003d2a:	4b2c      	ldr	r3, [pc, #176]	@ (8003ddc <main+0x794>)
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	701a      	strb	r2, [r3, #0]
		          sprintf(MSG, "[MQTT] Created JSON and MQTT status is: %u\r\n", mqtt_publish_pending);
 8003d30:	4b2a      	ldr	r3, [pc, #168]	@ (8003ddc <main+0x794>)
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	461a      	mov	r2, r3
 8003d38:	4929      	ldr	r1, [pc, #164]	@ (8003de0 <main+0x798>)
 8003d3a:	4825      	ldr	r0, [pc, #148]	@ (8003dd0 <main+0x788>)
 8003d3c:	f006 fa68 	bl	800a210 <siprintf>
		          HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003d40:	4823      	ldr	r0, [pc, #140]	@ (8003dd0 <main+0x788>)
 8003d42:	f7fc faad 	bl	80002a0 <strlen>
 8003d46:	4603      	mov	r3, r0
 8003d48:	b29a      	uxth	r2, r3
 8003d4a:	2364      	movs	r3, #100	@ 0x64
 8003d4c:	4920      	ldr	r1, [pc, #128]	@ (8003dd0 <main+0x788>)
 8003d4e:	4821      	ldr	r0, [pc, #132]	@ (8003dd4 <main+0x78c>)
 8003d50:	f004 ff5a 	bl	8008c08 <HAL_UART_Transmit>
	          }
	          print_diagnostics();
 8003d54:	f7ff fb96 	bl	8003484 <print_diagnostics>
	      }

	      // SEND MQTT ONLY when no vehicle is nearby (non-critical time)
	      if (mqtt_publish_pending &&
 8003d58:	4b20      	ldr	r3, [pc, #128]	@ (8003ddc <main+0x794>)
 8003d5a:	781b      	ldrb	r3, [r3, #0]
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	f43f aedf 	beq.w	8003b22 <main+0x4da>
	          (current_time - last_valid_detection > 100)) {  // 1 second after last detection
 8003d64:	4b13      	ldr	r3, [pc, #76]	@ (8003db4 <main+0x76c>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	687a      	ldr	r2, [r7, #4]
 8003d6a:	1ad3      	subs	r3, r2, r3
	      if (mqtt_publish_pending &&
 8003d6c:	2b64      	cmp	r3, #100	@ 0x64
 8003d6e:	f67f aed8 	bls.w	8003b22 <main+0x4da>

	          ESP_MQTT_Publish("smartronic", mqtt_buffer, 0);
 8003d72:	2200      	movs	r2, #0
 8003d74:	4918      	ldr	r1, [pc, #96]	@ (8003dd8 <main+0x790>)
 8003d76:	481b      	ldr	r0, [pc, #108]	@ (8003de4 <main+0x79c>)
 8003d78:	f7fd fa44 	bl	8001204 <ESP_MQTT_Publish>
	          mqtt_publish_pending = 0;
 8003d7c:	4b17      	ldr	r3, [pc, #92]	@ (8003ddc <main+0x794>)
 8003d7e:	2200      	movs	r2, #0
 8003d80:	701a      	strb	r2, [r3, #0]

	          sprintf(MSG, "[MQTT] Published during idle time\r\n");
 8003d82:	4919      	ldr	r1, [pc, #100]	@ (8003de8 <main+0x7a0>)
 8003d84:	4812      	ldr	r0, [pc, #72]	@ (8003dd0 <main+0x788>)
 8003d86:	f006 fa43 	bl	800a210 <siprintf>
	          HAL_UART_Transmit(&huart2, (uint8_t*)MSG, strlen(MSG), 100);
 8003d8a:	4811      	ldr	r0, [pc, #68]	@ (8003dd0 <main+0x788>)
 8003d8c:	f7fc fa88 	bl	80002a0 <strlen>
 8003d90:	4603      	mov	r3, r0
 8003d92:	b29a      	uxth	r2, r3
 8003d94:	2364      	movs	r3, #100	@ 0x64
 8003d96:	490e      	ldr	r1, [pc, #56]	@ (8003dd0 <main+0x788>)
 8003d98:	480e      	ldr	r0, [pc, #56]	@ (8003dd4 <main+0x78c>)
 8003d9a:	f004 ff35 	bl	8008c08 <HAL_UART_Transmit>
	    {
 8003d9e:	e6c0      	b.n	8003b22 <main+0x4da>
 8003da0:	20000c84 	.word	0x20000c84
 8003da4:	3f19999a 	.word	0x3f19999a
 8003da8:	20000c80 	.word	0x20000c80
 8003dac:	3ecccccd 	.word	0x3ecccccd
 8003db0:	20000ca8 	.word	0x20000ca8
 8003db4:	20000c8c 	.word	0x20000c8c
 8003db8:	20000cbc 	.word	0x20000cbc
 8003dbc:	20000cb4 	.word	0x20000cb4
 8003dc0:	20000cc0 	.word	0x20000cc0
 8003dc4:	20000cc8 	.word	0x20000cc8
 8003dc8:	20000dc8 	.word	0x20000dc8
 8003dcc:	0800d720 	.word	0x0800d720
 8003dd0:	20000ccc 	.word	0x20000ccc
 8003dd4:	20000b60 	.word	0x20000b60
 8003dd8:	20000ddc 	.word	0x20000ddc
 8003ddc:	20000cc4 	.word	0x20000cc4
 8003de0:	0800d75c 	.word	0x0800d75c
 8003de4:	0800d78c 	.word	0x0800d78c
 8003de8:	0800d798 	.word	0x0800d798

08003dec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b094      	sub	sp, #80	@ 0x50
 8003df0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003df2:	f107 0320 	add.w	r3, r7, #32
 8003df6:	2230      	movs	r2, #48	@ 0x30
 8003df8:	2100      	movs	r1, #0
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f006 fb30 	bl	800a460 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003e00:	f107 030c 	add.w	r3, r7, #12
 8003e04:	2200      	movs	r2, #0
 8003e06:	601a      	str	r2, [r3, #0]
 8003e08:	605a      	str	r2, [r3, #4]
 8003e0a:	609a      	str	r2, [r3, #8]
 8003e0c:	60da      	str	r2, [r3, #12]
 8003e0e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e10:	2300      	movs	r3, #0
 8003e12:	60bb      	str	r3, [r7, #8]
 8003e14:	4b29      	ldr	r3, [pc, #164]	@ (8003ebc <SystemClock_Config+0xd0>)
 8003e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e18:	4a28      	ldr	r2, [pc, #160]	@ (8003ebc <SystemClock_Config+0xd0>)
 8003e1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e20:	4b26      	ldr	r3, [pc, #152]	@ (8003ebc <SystemClock_Config+0xd0>)
 8003e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e28:	60bb      	str	r3, [r7, #8]
 8003e2a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	607b      	str	r3, [r7, #4]
 8003e30:	4b23      	ldr	r3, [pc, #140]	@ (8003ec0 <SystemClock_Config+0xd4>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003e38:	4a21      	ldr	r2, [pc, #132]	@ (8003ec0 <SystemClock_Config+0xd4>)
 8003e3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e3e:	6013      	str	r3, [r2, #0]
 8003e40:	4b1f      	ldr	r3, [pc, #124]	@ (8003ec0 <SystemClock_Config+0xd4>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003e48:	607b      	str	r3, [r7, #4]
 8003e4a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8003e4c:	230a      	movs	r3, #10
 8003e4e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003e50:	2301      	movs	r3, #1
 8003e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003e54:	2310      	movs	r3, #16
 8003e56:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003e5c:	2302      	movs	r3, #2
 8003e5e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003e60:	2300      	movs	r3, #0
 8003e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003e64:	2308      	movs	r3, #8
 8003e66:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8003e68:	2348      	movs	r3, #72	@ 0x48
 8003e6a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003e6c:	2302      	movs	r3, #2
 8003e6e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003e70:	2304      	movs	r3, #4
 8003e72:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003e74:	f107 0320 	add.w	r3, r7, #32
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f002 fa3f 	bl	80062fc <HAL_RCC_OscConfig>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d001      	beq.n	8003e88 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8003e84:	f000 faba 	bl	80043fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003e88:	230f      	movs	r3, #15
 8003e8a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003e8c:	2302      	movs	r3, #2
 8003e8e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003e90:	2300      	movs	r3, #0
 8003e92:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003e94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003e98:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003e9e:	f107 030c 	add.w	r3, r7, #12
 8003ea2:	2102      	movs	r1, #2
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f002 fca1 	bl	80067ec <HAL_RCC_ClockConfig>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d001      	beq.n	8003eb4 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8003eb0:	f000 faa4 	bl	80043fc <Error_Handler>
  }
}
 8003eb4:	bf00      	nop
 8003eb6:	3750      	adds	r7, #80	@ 0x50
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}
 8003ebc:	40023800 	.word	0x40023800
 8003ec0:	40007000 	.word	0x40007000

08003ec4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003ec8:	4b12      	ldr	r3, [pc, #72]	@ (8003f14 <MX_I2C1_Init+0x50>)
 8003eca:	4a13      	ldr	r2, [pc, #76]	@ (8003f18 <MX_I2C1_Init+0x54>)
 8003ecc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8003ece:	4b11      	ldr	r3, [pc, #68]	@ (8003f14 <MX_I2C1_Init+0x50>)
 8003ed0:	4a12      	ldr	r2, [pc, #72]	@ (8003f1c <MX_I2C1_Init+0x58>)
 8003ed2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003ed4:	4b0f      	ldr	r3, [pc, #60]	@ (8003f14 <MX_I2C1_Init+0x50>)
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003eda:	4b0e      	ldr	r3, [pc, #56]	@ (8003f14 <MX_I2C1_Init+0x50>)
 8003edc:	2200      	movs	r2, #0
 8003ede:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003ee0:	4b0c      	ldr	r3, [pc, #48]	@ (8003f14 <MX_I2C1_Init+0x50>)
 8003ee2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003ee6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003ee8:	4b0a      	ldr	r3, [pc, #40]	@ (8003f14 <MX_I2C1_Init+0x50>)
 8003eea:	2200      	movs	r2, #0
 8003eec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003eee:	4b09      	ldr	r3, [pc, #36]	@ (8003f14 <MX_I2C1_Init+0x50>)
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003ef4:	4b07      	ldr	r3, [pc, #28]	@ (8003f14 <MX_I2C1_Init+0x50>)
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003efa:	4b06      	ldr	r3, [pc, #24]	@ (8003f14 <MX_I2C1_Init+0x50>)
 8003efc:	2200      	movs	r2, #0
 8003efe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003f00:	4804      	ldr	r0, [pc, #16]	@ (8003f14 <MX_I2C1_Init+0x50>)
 8003f02:	f001 fc2f 	bl	8005764 <HAL_I2C_Init>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d001      	beq.n	8003f10 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003f0c:	f000 fa76 	bl	80043fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003f10:	bf00      	nop
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	20000a14 	.word	0x20000a14
 8003f18:	40005400 	.word	0x40005400
 8003f1c:	00061a80 	.word	0x00061a80

08003f20 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b090      	sub	sp, #64	@ 0x40
 8003f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003f26:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	601a      	str	r2, [r3, #0]
 8003f2e:	605a      	str	r2, [r3, #4]
 8003f30:	609a      	str	r2, [r3, #8]
 8003f32:	60da      	str	r2, [r3, #12]
 8003f34:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8003f36:	2300      	movs	r3, #0
 8003f38:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8003f3a:	463b      	mov	r3, r7
 8003f3c:	2228      	movs	r2, #40	@ 0x28
 8003f3e:	2100      	movs	r1, #0
 8003f40:	4618      	mov	r0, r3
 8003f42:	f006 fa8d 	bl	800a460 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003f46:	4b3a      	ldr	r3, [pc, #232]	@ (8004030 <MX_RTC_Init+0x110>)
 8003f48:	4a3a      	ldr	r2, [pc, #232]	@ (8004034 <MX_RTC_Init+0x114>)
 8003f4a:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003f4c:	4b38      	ldr	r3, [pc, #224]	@ (8004030 <MX_RTC_Init+0x110>)
 8003f4e:	2200      	movs	r2, #0
 8003f50:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003f52:	4b37      	ldr	r3, [pc, #220]	@ (8004030 <MX_RTC_Init+0x110>)
 8003f54:	227f      	movs	r2, #127	@ 0x7f
 8003f56:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003f58:	4b35      	ldr	r3, [pc, #212]	@ (8004030 <MX_RTC_Init+0x110>)
 8003f5a:	22ff      	movs	r2, #255	@ 0xff
 8003f5c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003f5e:	4b34      	ldr	r3, [pc, #208]	@ (8004030 <MX_RTC_Init+0x110>)
 8003f60:	2200      	movs	r2, #0
 8003f62:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003f64:	4b32      	ldr	r3, [pc, #200]	@ (8004030 <MX_RTC_Init+0x110>)
 8003f66:	2200      	movs	r2, #0
 8003f68:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003f6a:	4b31      	ldr	r3, [pc, #196]	@ (8004030 <MX_RTC_Init+0x110>)
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003f70:	482f      	ldr	r0, [pc, #188]	@ (8004030 <MX_RTC_Init+0x110>)
 8003f72:	f002 ff09 	bl	8006d88 <HAL_RTC_Init>
 8003f76:	4603      	mov	r3, r0
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d001      	beq.n	8003f80 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8003f7c:	f000 fa3e 	bl	80043fc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8003f80:	2300      	movs	r3, #0
 8003f82:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0;
 8003f86:	2300      	movs	r3, #0
 8003f88:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003f92:	2300      	movs	r3, #0
 8003f94:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003f96:	2300      	movs	r3, #0
 8003f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8003f9a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	4823      	ldr	r0, [pc, #140]	@ (8004030 <MX_RTC_Init+0x110>)
 8003fa4:	f002 ff71 	bl	8006e8a <HAL_RTC_SetTime>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d001      	beq.n	8003fb2 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8003fae:	f000 fa25 	bl	80043fc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 1;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8003fca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003fce:	2200      	movs	r2, #0
 8003fd0:	4619      	mov	r1, r3
 8003fd2:	4817      	ldr	r0, [pc, #92]	@ (8004030 <MX_RTC_Init+0x110>)
 8003fd4:	f002 fff3 	bl	8006fbe <HAL_RTC_SetDate>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d001      	beq.n	8003fe2 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8003fde:	f000 fa0d 	bl	80043fc <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8003fea:	2300      	movs	r3, #0
 8003fec:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8003ffe:	2300      	movs	r3, #0
 8004000:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8004002:	2300      	movs	r3, #0
 8004004:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8004006:	2301      	movs	r3, #1
 8004008:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 800400c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004010:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8004012:	463b      	mov	r3, r7
 8004014:	2200      	movs	r2, #0
 8004016:	4619      	mov	r1, r3
 8004018:	4805      	ldr	r0, [pc, #20]	@ (8004030 <MX_RTC_Init+0x110>)
 800401a:	f003 f855 	bl	80070c8 <HAL_RTC_SetAlarm_IT>
 800401e:	4603      	mov	r3, r0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d001      	beq.n	8004028 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8004024:	f000 f9ea 	bl	80043fc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8004028:	bf00      	nop
 800402a:	3740      	adds	r7, #64	@ 0x40
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}
 8004030:	20000a68 	.word	0x20000a68
 8004034:	40002800 	.word	0x40002800

08004038 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b08a      	sub	sp, #40	@ 0x28
 800403c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800403e:	f107 0318 	add.w	r3, r7, #24
 8004042:	2200      	movs	r2, #0
 8004044:	601a      	str	r2, [r3, #0]
 8004046:	605a      	str	r2, [r3, #4]
 8004048:	609a      	str	r2, [r3, #8]
 800404a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800404c:	f107 0310 	add.w	r3, r7, #16
 8004050:	2200      	movs	r2, #0
 8004052:	601a      	str	r2, [r3, #0]
 8004054:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8004056:	463b      	mov	r3, r7
 8004058:	2200      	movs	r2, #0
 800405a:	601a      	str	r2, [r3, #0]
 800405c:	605a      	str	r2, [r3, #4]
 800405e:	609a      	str	r2, [r3, #8]
 8004060:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004062:	4b2d      	ldr	r3, [pc, #180]	@ (8004118 <MX_TIM1_Init+0xe0>)
 8004064:	4a2d      	ldr	r2, [pc, #180]	@ (800411c <MX_TIM1_Init+0xe4>)
 8004066:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8004068:	4b2b      	ldr	r3, [pc, #172]	@ (8004118 <MX_TIM1_Init+0xe0>)
 800406a:	2247      	movs	r2, #71	@ 0x47
 800406c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800406e:	4b2a      	ldr	r3, [pc, #168]	@ (8004118 <MX_TIM1_Init+0xe0>)
 8004070:	2200      	movs	r2, #0
 8004072:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8004074:	4b28      	ldr	r3, [pc, #160]	@ (8004118 <MX_TIM1_Init+0xe0>)
 8004076:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800407a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800407c:	4b26      	ldr	r3, [pc, #152]	@ (8004118 <MX_TIM1_Init+0xe0>)
 800407e:	2200      	movs	r2, #0
 8004080:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004082:	4b25      	ldr	r3, [pc, #148]	@ (8004118 <MX_TIM1_Init+0xe0>)
 8004084:	2200      	movs	r2, #0
 8004086:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004088:	4b23      	ldr	r3, [pc, #140]	@ (8004118 <MX_TIM1_Init+0xe0>)
 800408a:	2200      	movs	r2, #0
 800408c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800408e:	4822      	ldr	r0, [pc, #136]	@ (8004118 <MX_TIM1_Init+0xe0>)
 8004090:	f003 fa58 	bl	8007544 <HAL_TIM_Base_Init>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d001      	beq.n	800409e <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 800409a:	f000 f9af 	bl	80043fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800409e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80040a2:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80040a4:	f107 0318 	add.w	r3, r7, #24
 80040a8:	4619      	mov	r1, r3
 80040aa:	481b      	ldr	r0, [pc, #108]	@ (8004118 <MX_TIM1_Init+0xe0>)
 80040ac:	f003 ffb6 	bl	800801c <HAL_TIM_ConfigClockSource>
 80040b0:	4603      	mov	r3, r0
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d001      	beq.n	80040ba <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80040b6:	f000 f9a1 	bl	80043fc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80040ba:	4817      	ldr	r0, [pc, #92]	@ (8004118 <MX_TIM1_Init+0xe0>)
 80040bc:	f003 fbec 	bl	8007898 <HAL_TIM_IC_Init>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d001      	beq.n	80040ca <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80040c6:	f000 f999 	bl	80043fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80040ca:	2300      	movs	r3, #0
 80040cc:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80040ce:	2300      	movs	r3, #0
 80040d0:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80040d2:	f107 0310 	add.w	r3, r7, #16
 80040d6:	4619      	mov	r1, r3
 80040d8:	480f      	ldr	r0, [pc, #60]	@ (8004118 <MX_TIM1_Init+0xe0>)
 80040da:	f004 fcc3 	bl	8008a64 <HAL_TIMEx_MasterConfigSynchronization>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d001      	beq.n	80040e8 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 80040e4:	f000 f98a 	bl	80043fc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80040e8:	2300      	movs	r3, #0
 80040ea:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80040ec:	2301      	movs	r3, #1
 80040ee:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80040f0:	2300      	movs	r3, #0
 80040f2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80040f4:	2300      	movs	r3, #0
 80040f6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80040f8:	463b      	mov	r3, r7
 80040fa:	2200      	movs	r2, #0
 80040fc:	4619      	mov	r1, r3
 80040fe:	4806      	ldr	r0, [pc, #24]	@ (8004118 <MX_TIM1_Init+0xe0>)
 8004100:	f003 fe2e 	bl	8007d60 <HAL_TIM_IC_ConfigChannel>
 8004104:	4603      	mov	r3, r0
 8004106:	2b00      	cmp	r3, #0
 8004108:	d001      	beq.n	800410e <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 800410a:	f000 f977 	bl	80043fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800410e:	bf00      	nop
 8004110:	3728      	adds	r7, #40	@ 0x28
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	20000a88 	.word	0x20000a88
 800411c:	40010000 	.word	0x40010000

08004120 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b086      	sub	sp, #24
 8004124:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004126:	f107 0308 	add.w	r3, r7, #8
 800412a:	2200      	movs	r2, #0
 800412c:	601a      	str	r2, [r3, #0]
 800412e:	605a      	str	r2, [r3, #4]
 8004130:	609a      	str	r2, [r3, #8]
 8004132:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004134:	463b      	mov	r3, r7
 8004136:	2200      	movs	r2, #0
 8004138:	601a      	str	r2, [r3, #0]
 800413a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800413c:	4b1d      	ldr	r3, [pc, #116]	@ (80041b4 <MX_TIM2_Init+0x94>)
 800413e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004142:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8004144:	4b1b      	ldr	r3, [pc, #108]	@ (80041b4 <MX_TIM2_Init+0x94>)
 8004146:	2247      	movs	r2, #71	@ 0x47
 8004148:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800414a:	4b1a      	ldr	r3, [pc, #104]	@ (80041b4 <MX_TIM2_Init+0x94>)
 800414c:	2200      	movs	r2, #0
 800414e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8004150:	4b18      	ldr	r3, [pc, #96]	@ (80041b4 <MX_TIM2_Init+0x94>)
 8004152:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8004156:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004158:	4b16      	ldr	r3, [pc, #88]	@ (80041b4 <MX_TIM2_Init+0x94>)
 800415a:	2200      	movs	r2, #0
 800415c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800415e:	4b15      	ldr	r3, [pc, #84]	@ (80041b4 <MX_TIM2_Init+0x94>)
 8004160:	2200      	movs	r2, #0
 8004162:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004164:	4813      	ldr	r0, [pc, #76]	@ (80041b4 <MX_TIM2_Init+0x94>)
 8004166:	f003 f9ed 	bl	8007544 <HAL_TIM_Base_Init>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d001      	beq.n	8004174 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8004170:	f000 f944 	bl	80043fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004174:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004178:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800417a:	f107 0308 	add.w	r3, r7, #8
 800417e:	4619      	mov	r1, r3
 8004180:	480c      	ldr	r0, [pc, #48]	@ (80041b4 <MX_TIM2_Init+0x94>)
 8004182:	f003 ff4b 	bl	800801c <HAL_TIM_ConfigClockSource>
 8004186:	4603      	mov	r3, r0
 8004188:	2b00      	cmp	r3, #0
 800418a:	d001      	beq.n	8004190 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800418c:	f000 f936 	bl	80043fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004190:	2300      	movs	r3, #0
 8004192:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004194:	2300      	movs	r3, #0
 8004196:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004198:	463b      	mov	r3, r7
 800419a:	4619      	mov	r1, r3
 800419c:	4805      	ldr	r0, [pc, #20]	@ (80041b4 <MX_TIM2_Init+0x94>)
 800419e:	f004 fc61 	bl	8008a64 <HAL_TIMEx_MasterConfigSynchronization>
 80041a2:	4603      	mov	r3, r0
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d001      	beq.n	80041ac <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80041a8:	f000 f928 	bl	80043fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80041ac:	bf00      	nop
 80041ae:	3718      	adds	r7, #24
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	20000ad0 	.word	0x20000ad0

080041b8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b08a      	sub	sp, #40	@ 0x28
 80041bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80041be:	f107 0320 	add.w	r3, r7, #32
 80041c2:	2200      	movs	r2, #0
 80041c4:	601a      	str	r2, [r3, #0]
 80041c6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80041c8:	1d3b      	adds	r3, r7, #4
 80041ca:	2200      	movs	r2, #0
 80041cc:	601a      	str	r2, [r3, #0]
 80041ce:	605a      	str	r2, [r3, #4]
 80041d0:	609a      	str	r2, [r3, #8]
 80041d2:	60da      	str	r2, [r3, #12]
 80041d4:	611a      	str	r2, [r3, #16]
 80041d6:	615a      	str	r2, [r3, #20]
 80041d8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80041da:	4b2d      	ldr	r3, [pc, #180]	@ (8004290 <MX_TIM3_Init+0xd8>)
 80041dc:	4a2d      	ldr	r2, [pc, #180]	@ (8004294 <MX_TIM3_Init+0xdc>)
 80041de:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 80041e0:	4b2b      	ldr	r3, [pc, #172]	@ (8004290 <MX_TIM3_Init+0xd8>)
 80041e2:	2247      	movs	r2, #71	@ 0x47
 80041e4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041e6:	4b2a      	ldr	r3, [pc, #168]	@ (8004290 <MX_TIM3_Init+0xd8>)
 80041e8:	2200      	movs	r2, #0
 80041ea:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80041ec:	4b28      	ldr	r3, [pc, #160]	@ (8004290 <MX_TIM3_Init+0xd8>)
 80041ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80041f2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041f4:	4b26      	ldr	r3, [pc, #152]	@ (8004290 <MX_TIM3_Init+0xd8>)
 80041f6:	2200      	movs	r2, #0
 80041f8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041fa:	4b25      	ldr	r3, [pc, #148]	@ (8004290 <MX_TIM3_Init+0xd8>)
 80041fc:	2200      	movs	r2, #0
 80041fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004200:	4823      	ldr	r0, [pc, #140]	@ (8004290 <MX_TIM3_Init+0xd8>)
 8004202:	f003 fa49 	bl	8007698 <HAL_TIM_PWM_Init>
 8004206:	4603      	mov	r3, r0
 8004208:	2b00      	cmp	r3, #0
 800420a:	d001      	beq.n	8004210 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800420c:	f000 f8f6 	bl	80043fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004210:	2300      	movs	r3, #0
 8004212:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004214:	2300      	movs	r3, #0
 8004216:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004218:	f107 0320 	add.w	r3, r7, #32
 800421c:	4619      	mov	r1, r3
 800421e:	481c      	ldr	r0, [pc, #112]	@ (8004290 <MX_TIM3_Init+0xd8>)
 8004220:	f004 fc20 	bl	8008a64 <HAL_TIMEx_MasterConfigSynchronization>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d001      	beq.n	800422e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800422a:	f000 f8e7 	bl	80043fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800422e:	2360      	movs	r3, #96	@ 0x60
 8004230:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004232:	2300      	movs	r3, #0
 8004234:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004236:	2300      	movs	r3, #0
 8004238:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800423a:	2300      	movs	r3, #0
 800423c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800423e:	1d3b      	adds	r3, r7, #4
 8004240:	2200      	movs	r2, #0
 8004242:	4619      	mov	r1, r3
 8004244:	4812      	ldr	r0, [pc, #72]	@ (8004290 <MX_TIM3_Init+0xd8>)
 8004246:	f003 fe27 	bl	8007e98 <HAL_TIM_PWM_ConfigChannel>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d001      	beq.n	8004254 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8004250:	f000 f8d4 	bl	80043fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004254:	1d3b      	adds	r3, r7, #4
 8004256:	2204      	movs	r2, #4
 8004258:	4619      	mov	r1, r3
 800425a:	480d      	ldr	r0, [pc, #52]	@ (8004290 <MX_TIM3_Init+0xd8>)
 800425c:	f003 fe1c 	bl	8007e98 <HAL_TIM_PWM_ConfigChannel>
 8004260:	4603      	mov	r3, r0
 8004262:	2b00      	cmp	r3, #0
 8004264:	d001      	beq.n	800426a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8004266:	f000 f8c9 	bl	80043fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800426a:	1d3b      	adds	r3, r7, #4
 800426c:	2208      	movs	r2, #8
 800426e:	4619      	mov	r1, r3
 8004270:	4807      	ldr	r0, [pc, #28]	@ (8004290 <MX_TIM3_Init+0xd8>)
 8004272:	f003 fe11 	bl	8007e98 <HAL_TIM_PWM_ConfigChannel>
 8004276:	4603      	mov	r3, r0
 8004278:	2b00      	cmp	r3, #0
 800427a:	d001      	beq.n	8004280 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 800427c:	f000 f8be 	bl	80043fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004280:	4803      	ldr	r0, [pc, #12]	@ (8004290 <MX_TIM3_Init+0xd8>)
 8004282:	f000 fd11 	bl	8004ca8 <HAL_TIM_MspPostInit>

}
 8004286:	bf00      	nop
 8004288:	3728      	adds	r7, #40	@ 0x28
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}
 800428e:	bf00      	nop
 8004290:	20000b18 	.word	0x20000b18
 8004294:	40000400 	.word	0x40000400

08004298 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800429c:	4b11      	ldr	r3, [pc, #68]	@ (80042e4 <MX_USART2_UART_Init+0x4c>)
 800429e:	4a12      	ldr	r2, [pc, #72]	@ (80042e8 <MX_USART2_UART_Init+0x50>)
 80042a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80042a2:	4b10      	ldr	r3, [pc, #64]	@ (80042e4 <MX_USART2_UART_Init+0x4c>)
 80042a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80042a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80042aa:	4b0e      	ldr	r3, [pc, #56]	@ (80042e4 <MX_USART2_UART_Init+0x4c>)
 80042ac:	2200      	movs	r2, #0
 80042ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80042b0:	4b0c      	ldr	r3, [pc, #48]	@ (80042e4 <MX_USART2_UART_Init+0x4c>)
 80042b2:	2200      	movs	r2, #0
 80042b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80042b6:	4b0b      	ldr	r3, [pc, #44]	@ (80042e4 <MX_USART2_UART_Init+0x4c>)
 80042b8:	2200      	movs	r2, #0
 80042ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80042bc:	4b09      	ldr	r3, [pc, #36]	@ (80042e4 <MX_USART2_UART_Init+0x4c>)
 80042be:	220c      	movs	r2, #12
 80042c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80042c2:	4b08      	ldr	r3, [pc, #32]	@ (80042e4 <MX_USART2_UART_Init+0x4c>)
 80042c4:	2200      	movs	r2, #0
 80042c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80042c8:	4b06      	ldr	r3, [pc, #24]	@ (80042e4 <MX_USART2_UART_Init+0x4c>)
 80042ca:	2200      	movs	r2, #0
 80042cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80042ce:	4805      	ldr	r0, [pc, #20]	@ (80042e4 <MX_USART2_UART_Init+0x4c>)
 80042d0:	f004 fc4a 	bl	8008b68 <HAL_UART_Init>
 80042d4:	4603      	mov	r3, r0
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d001      	beq.n	80042de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80042da:	f000 f88f 	bl	80043fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80042de:	bf00      	nop
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	20000b60 	.word	0x20000b60
 80042e8:	40004400 	.word	0x40004400

080042ec <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80042f0:	4b11      	ldr	r3, [pc, #68]	@ (8004338 <MX_USART6_UART_Init+0x4c>)
 80042f2:	4a12      	ldr	r2, [pc, #72]	@ (800433c <MX_USART6_UART_Init+0x50>)
 80042f4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80042f6:	4b10      	ldr	r3, [pc, #64]	@ (8004338 <MX_USART6_UART_Init+0x4c>)
 80042f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80042fc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80042fe:	4b0e      	ldr	r3, [pc, #56]	@ (8004338 <MX_USART6_UART_Init+0x4c>)
 8004300:	2200      	movs	r2, #0
 8004302:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8004304:	4b0c      	ldr	r3, [pc, #48]	@ (8004338 <MX_USART6_UART_Init+0x4c>)
 8004306:	2200      	movs	r2, #0
 8004308:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800430a:	4b0b      	ldr	r3, [pc, #44]	@ (8004338 <MX_USART6_UART_Init+0x4c>)
 800430c:	2200      	movs	r2, #0
 800430e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8004310:	4b09      	ldr	r3, [pc, #36]	@ (8004338 <MX_USART6_UART_Init+0x4c>)
 8004312:	220c      	movs	r2, #12
 8004314:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004316:	4b08      	ldr	r3, [pc, #32]	@ (8004338 <MX_USART6_UART_Init+0x4c>)
 8004318:	2200      	movs	r2, #0
 800431a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800431c:	4b06      	ldr	r3, [pc, #24]	@ (8004338 <MX_USART6_UART_Init+0x4c>)
 800431e:	2200      	movs	r2, #0
 8004320:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8004322:	4805      	ldr	r0, [pc, #20]	@ (8004338 <MX_USART6_UART_Init+0x4c>)
 8004324:	f004 fc20 	bl	8008b68 <HAL_UART_Init>
 8004328:	4603      	mov	r3, r0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d001      	beq.n	8004332 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800432e:	f000 f865 	bl	80043fc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8004332:	bf00      	nop
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	20000ba8 	.word	0x20000ba8
 800433c:	40011400 	.word	0x40011400

08004340 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b088      	sub	sp, #32
 8004344:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004346:	f107 030c 	add.w	r3, r7, #12
 800434a:	2200      	movs	r2, #0
 800434c:	601a      	str	r2, [r3, #0]
 800434e:	605a      	str	r2, [r3, #4]
 8004350:	609a      	str	r2, [r3, #8]
 8004352:	60da      	str	r2, [r3, #12]
 8004354:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004356:	2300      	movs	r3, #0
 8004358:	60bb      	str	r3, [r7, #8]
 800435a:	4b26      	ldr	r3, [pc, #152]	@ (80043f4 <MX_GPIO_Init+0xb4>)
 800435c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800435e:	4a25      	ldr	r2, [pc, #148]	@ (80043f4 <MX_GPIO_Init+0xb4>)
 8004360:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004364:	6313      	str	r3, [r2, #48]	@ 0x30
 8004366:	4b23      	ldr	r3, [pc, #140]	@ (80043f4 <MX_GPIO_Init+0xb4>)
 8004368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800436a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800436e:	60bb      	str	r3, [r7, #8]
 8004370:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004372:	2300      	movs	r3, #0
 8004374:	607b      	str	r3, [r7, #4]
 8004376:	4b1f      	ldr	r3, [pc, #124]	@ (80043f4 <MX_GPIO_Init+0xb4>)
 8004378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800437a:	4a1e      	ldr	r2, [pc, #120]	@ (80043f4 <MX_GPIO_Init+0xb4>)
 800437c:	f043 0301 	orr.w	r3, r3, #1
 8004380:	6313      	str	r3, [r2, #48]	@ 0x30
 8004382:	4b1c      	ldr	r3, [pc, #112]	@ (80043f4 <MX_GPIO_Init+0xb4>)
 8004384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004386:	f003 0301 	and.w	r3, r3, #1
 800438a:	607b      	str	r3, [r7, #4]
 800438c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800438e:	2300      	movs	r3, #0
 8004390:	603b      	str	r3, [r7, #0]
 8004392:	4b18      	ldr	r3, [pc, #96]	@ (80043f4 <MX_GPIO_Init+0xb4>)
 8004394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004396:	4a17      	ldr	r2, [pc, #92]	@ (80043f4 <MX_GPIO_Init+0xb4>)
 8004398:	f043 0302 	orr.w	r3, r3, #2
 800439c:	6313      	str	r3, [r2, #48]	@ 0x30
 800439e:	4b15      	ldr	r3, [pc, #84]	@ (80043f4 <MX_GPIO_Init+0xb4>)
 80043a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043a2:	f003 0302 	and.w	r3, r3, #2
 80043a6:	603b      	str	r3, [r7, #0]
 80043a8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80043aa:	2200      	movs	r2, #0
 80043ac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80043b0:	4811      	ldr	r0, [pc, #68]	@ (80043f8 <MX_GPIO_Init+0xb8>)
 80043b2:	f001 f9bd 	bl	8005730 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80043b6:	2302      	movs	r3, #2
 80043b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80043ba:	2300      	movs	r3, #0
 80043bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043be:	2300      	movs	r3, #0
 80043c0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043c2:	f107 030c 	add.w	r3, r7, #12
 80043c6:	4619      	mov	r1, r3
 80043c8:	480b      	ldr	r0, [pc, #44]	@ (80043f8 <MX_GPIO_Init+0xb8>)
 80043ca:	f001 f815 	bl	80053f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80043ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80043d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043d4:	2301      	movs	r3, #1
 80043d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043d8:	2300      	movs	r3, #0
 80043da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043dc:	2300      	movs	r3, #0
 80043de:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043e0:	f107 030c 	add.w	r3, r7, #12
 80043e4:	4619      	mov	r1, r3
 80043e6:	4804      	ldr	r0, [pc, #16]	@ (80043f8 <MX_GPIO_Init+0xb8>)
 80043e8:	f001 f806 	bl	80053f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80043ec:	bf00      	nop
 80043ee:	3720      	adds	r7, #32
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	40023800 	.word	0x40023800
 80043f8:	40020000 	.word	0x40020000

080043fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80043fc:	b480      	push	{r7}
 80043fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004400:	b672      	cpsid	i
}
 8004402:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004404:	bf00      	nop
 8004406:	e7fd      	b.n	8004404 <Error_Handler+0x8>

08004408 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8004408:	b580      	push	{r7, lr}
 800440a:	b082      	sub	sp, #8
 800440c:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800440e:	f000 fa1f 	bl	8004850 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8004412:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8004416:	2201      	movs	r2, #1
 8004418:	2178      	movs	r1, #120	@ 0x78
 800441a:	485b      	ldr	r0, [pc, #364]	@ (8004588 <SSD1306_Init+0x180>)
 800441c:	f001 fbe4 	bl	8005be8 <HAL_I2C_IsDeviceReady>
 8004420:	4603      	mov	r3, r0
 8004422:	2b00      	cmp	r3, #0
 8004424:	d001      	beq.n	800442a <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8004426:	2300      	movs	r3, #0
 8004428:	e0a9      	b.n	800457e <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 800442a:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800442e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8004430:	e002      	b.n	8004438 <SSD1306_Init+0x30>
		p--;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	3b01      	subs	r3, #1
 8004436:	607b      	str	r3, [r7, #4]
	while(p>0)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d1f9      	bne.n	8004432 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800443e:	22ae      	movs	r2, #174	@ 0xae
 8004440:	2100      	movs	r1, #0
 8004442:	2078      	movs	r0, #120	@ 0x78
 8004444:	f000 fa80 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8004448:	2220      	movs	r2, #32
 800444a:	2100      	movs	r1, #0
 800444c:	2078      	movs	r0, #120	@ 0x78
 800444e:	f000 fa7b 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8004452:	2210      	movs	r2, #16
 8004454:	2100      	movs	r1, #0
 8004456:	2078      	movs	r0, #120	@ 0x78
 8004458:	f000 fa76 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800445c:	22b0      	movs	r2, #176	@ 0xb0
 800445e:	2100      	movs	r1, #0
 8004460:	2078      	movs	r0, #120	@ 0x78
 8004462:	f000 fa71 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8004466:	22c8      	movs	r2, #200	@ 0xc8
 8004468:	2100      	movs	r1, #0
 800446a:	2078      	movs	r0, #120	@ 0x78
 800446c:	f000 fa6c 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8004470:	2200      	movs	r2, #0
 8004472:	2100      	movs	r1, #0
 8004474:	2078      	movs	r0, #120	@ 0x78
 8004476:	f000 fa67 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800447a:	2210      	movs	r2, #16
 800447c:	2100      	movs	r1, #0
 800447e:	2078      	movs	r0, #120	@ 0x78
 8004480:	f000 fa62 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8004484:	2240      	movs	r2, #64	@ 0x40
 8004486:	2100      	movs	r1, #0
 8004488:	2078      	movs	r0, #120	@ 0x78
 800448a:	f000 fa5d 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800448e:	2281      	movs	r2, #129	@ 0x81
 8004490:	2100      	movs	r1, #0
 8004492:	2078      	movs	r0, #120	@ 0x78
 8004494:	f000 fa58 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8004498:	22ff      	movs	r2, #255	@ 0xff
 800449a:	2100      	movs	r1, #0
 800449c:	2078      	movs	r0, #120	@ 0x78
 800449e:	f000 fa53 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80044a2:	22a1      	movs	r2, #161	@ 0xa1
 80044a4:	2100      	movs	r1, #0
 80044a6:	2078      	movs	r0, #120	@ 0x78
 80044a8:	f000 fa4e 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80044ac:	22a6      	movs	r2, #166	@ 0xa6
 80044ae:	2100      	movs	r1, #0
 80044b0:	2078      	movs	r0, #120	@ 0x78
 80044b2:	f000 fa49 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80044b6:	22a8      	movs	r2, #168	@ 0xa8
 80044b8:	2100      	movs	r1, #0
 80044ba:	2078      	movs	r0, #120	@ 0x78
 80044bc:	f000 fa44 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80044c0:	223f      	movs	r2, #63	@ 0x3f
 80044c2:	2100      	movs	r1, #0
 80044c4:	2078      	movs	r0, #120	@ 0x78
 80044c6:	f000 fa3f 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80044ca:	22a4      	movs	r2, #164	@ 0xa4
 80044cc:	2100      	movs	r1, #0
 80044ce:	2078      	movs	r0, #120	@ 0x78
 80044d0:	f000 fa3a 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80044d4:	22d3      	movs	r2, #211	@ 0xd3
 80044d6:	2100      	movs	r1, #0
 80044d8:	2078      	movs	r0, #120	@ 0x78
 80044da:	f000 fa35 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80044de:	2200      	movs	r2, #0
 80044e0:	2100      	movs	r1, #0
 80044e2:	2078      	movs	r0, #120	@ 0x78
 80044e4:	f000 fa30 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80044e8:	22d5      	movs	r2, #213	@ 0xd5
 80044ea:	2100      	movs	r1, #0
 80044ec:	2078      	movs	r0, #120	@ 0x78
 80044ee:	f000 fa2b 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80044f2:	22f0      	movs	r2, #240	@ 0xf0
 80044f4:	2100      	movs	r1, #0
 80044f6:	2078      	movs	r0, #120	@ 0x78
 80044f8:	f000 fa26 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80044fc:	22d9      	movs	r2, #217	@ 0xd9
 80044fe:	2100      	movs	r1, #0
 8004500:	2078      	movs	r0, #120	@ 0x78
 8004502:	f000 fa21 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8004506:	2222      	movs	r2, #34	@ 0x22
 8004508:	2100      	movs	r1, #0
 800450a:	2078      	movs	r0, #120	@ 0x78
 800450c:	f000 fa1c 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8004510:	22da      	movs	r2, #218	@ 0xda
 8004512:	2100      	movs	r1, #0
 8004514:	2078      	movs	r0, #120	@ 0x78
 8004516:	f000 fa17 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 800451a:	2212      	movs	r2, #18
 800451c:	2100      	movs	r1, #0
 800451e:	2078      	movs	r0, #120	@ 0x78
 8004520:	f000 fa12 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8004524:	22db      	movs	r2, #219	@ 0xdb
 8004526:	2100      	movs	r1, #0
 8004528:	2078      	movs	r0, #120	@ 0x78
 800452a:	f000 fa0d 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800452e:	2220      	movs	r2, #32
 8004530:	2100      	movs	r1, #0
 8004532:	2078      	movs	r0, #120	@ 0x78
 8004534:	f000 fa08 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8004538:	228d      	movs	r2, #141	@ 0x8d
 800453a:	2100      	movs	r1, #0
 800453c:	2078      	movs	r0, #120	@ 0x78
 800453e:	f000 fa03 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8004542:	2214      	movs	r2, #20
 8004544:	2100      	movs	r1, #0
 8004546:	2078      	movs	r0, #120	@ 0x78
 8004548:	f000 f9fe 	bl	8004948 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800454c:	22af      	movs	r2, #175	@ 0xaf
 800454e:	2100      	movs	r1, #0
 8004550:	2078      	movs	r0, #120	@ 0x78
 8004552:	f000 f9f9 	bl	8004948 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8004556:	222e      	movs	r2, #46	@ 0x2e
 8004558:	2100      	movs	r1, #0
 800455a:	2078      	movs	r0, #120	@ 0x78
 800455c:	f000 f9f4 	bl	8004948 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8004560:	2000      	movs	r0, #0
 8004562:	f000 f843 	bl	80045ec <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8004566:	f000 f813 	bl	8004590 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 800456a:	4b08      	ldr	r3, [pc, #32]	@ (800458c <SSD1306_Init+0x184>)
 800456c:	2200      	movs	r2, #0
 800456e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8004570:	4b06      	ldr	r3, [pc, #24]	@ (800458c <SSD1306_Init+0x184>)
 8004572:	2200      	movs	r2, #0
 8004574:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8004576:	4b05      	ldr	r3, [pc, #20]	@ (800458c <SSD1306_Init+0x184>)
 8004578:	2201      	movs	r2, #1
 800457a:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 800457c:	2301      	movs	r3, #1
}
 800457e:	4618      	mov	r0, r3
 8004580:	3708      	adds	r7, #8
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
 8004586:	bf00      	nop
 8004588:	20000a14 	.word	0x20000a14
 800458c:	200012e0 	.word	0x200012e0

08004590 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8004590:	b580      	push	{r7, lr}
 8004592:	b082      	sub	sp, #8
 8004594:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8004596:	2300      	movs	r3, #0
 8004598:	71fb      	strb	r3, [r7, #7]
 800459a:	e01d      	b.n	80045d8 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 800459c:	79fb      	ldrb	r3, [r7, #7]
 800459e:	3b50      	subs	r3, #80	@ 0x50
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	461a      	mov	r2, r3
 80045a4:	2100      	movs	r1, #0
 80045a6:	2078      	movs	r0, #120	@ 0x78
 80045a8:	f000 f9ce 	bl	8004948 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80045ac:	2200      	movs	r2, #0
 80045ae:	2100      	movs	r1, #0
 80045b0:	2078      	movs	r0, #120	@ 0x78
 80045b2:	f000 f9c9 	bl	8004948 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80045b6:	2210      	movs	r2, #16
 80045b8:	2100      	movs	r1, #0
 80045ba:	2078      	movs	r0, #120	@ 0x78
 80045bc:	f000 f9c4 	bl	8004948 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80045c0:	79fb      	ldrb	r3, [r7, #7]
 80045c2:	01db      	lsls	r3, r3, #7
 80045c4:	4a08      	ldr	r2, [pc, #32]	@ (80045e8 <SSD1306_UpdateScreen+0x58>)
 80045c6:	441a      	add	r2, r3
 80045c8:	2380      	movs	r3, #128	@ 0x80
 80045ca:	2140      	movs	r1, #64	@ 0x40
 80045cc:	2078      	movs	r0, #120	@ 0x78
 80045ce:	f000 f955 	bl	800487c <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80045d2:	79fb      	ldrb	r3, [r7, #7]
 80045d4:	3301      	adds	r3, #1
 80045d6:	71fb      	strb	r3, [r7, #7]
 80045d8:	79fb      	ldrb	r3, [r7, #7]
 80045da:	2b07      	cmp	r3, #7
 80045dc:	d9de      	bls.n	800459c <SSD1306_UpdateScreen+0xc>
	}
}
 80045de:	bf00      	nop
 80045e0:	bf00      	nop
 80045e2:	3708      	adds	r7, #8
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}
 80045e8:	20000ee0 	.word	0x20000ee0

080045ec <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b082      	sub	sp, #8
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	4603      	mov	r3, r0
 80045f4:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80045f6:	79fb      	ldrb	r3, [r7, #7]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d101      	bne.n	8004600 <SSD1306_Fill+0x14>
 80045fc:	2300      	movs	r3, #0
 80045fe:	e000      	b.n	8004602 <SSD1306_Fill+0x16>
 8004600:	23ff      	movs	r3, #255	@ 0xff
 8004602:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004606:	4619      	mov	r1, r3
 8004608:	4803      	ldr	r0, [pc, #12]	@ (8004618 <SSD1306_Fill+0x2c>)
 800460a:	f005 ff29 	bl	800a460 <memset>
}
 800460e:	bf00      	nop
 8004610:	3708      	adds	r7, #8
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	20000ee0 	.word	0x20000ee0

0800461c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	4603      	mov	r3, r0
 8004624:	80fb      	strh	r3, [r7, #6]
 8004626:	460b      	mov	r3, r1
 8004628:	80bb      	strh	r3, [r7, #4]
 800462a:	4613      	mov	r3, r2
 800462c:	70fb      	strb	r3, [r7, #3]
	if (
 800462e:	88fb      	ldrh	r3, [r7, #6]
 8004630:	2b7f      	cmp	r3, #127	@ 0x7f
 8004632:	d848      	bhi.n	80046c6 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8004634:	88bb      	ldrh	r3, [r7, #4]
 8004636:	2b3f      	cmp	r3, #63	@ 0x3f
 8004638:	d845      	bhi.n	80046c6 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800463a:	4b26      	ldr	r3, [pc, #152]	@ (80046d4 <SSD1306_DrawPixel+0xb8>)
 800463c:	791b      	ldrb	r3, [r3, #4]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d006      	beq.n	8004650 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8004642:	78fb      	ldrb	r3, [r7, #3]
 8004644:	2b00      	cmp	r3, #0
 8004646:	bf0c      	ite	eq
 8004648:	2301      	moveq	r3, #1
 800464a:	2300      	movne	r3, #0
 800464c:	b2db      	uxtb	r3, r3
 800464e:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8004650:	78fb      	ldrb	r3, [r7, #3]
 8004652:	2b01      	cmp	r3, #1
 8004654:	d11a      	bne.n	800468c <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8004656:	88fa      	ldrh	r2, [r7, #6]
 8004658:	88bb      	ldrh	r3, [r7, #4]
 800465a:	08db      	lsrs	r3, r3, #3
 800465c:	b298      	uxth	r0, r3
 800465e:	4603      	mov	r3, r0
 8004660:	01db      	lsls	r3, r3, #7
 8004662:	4413      	add	r3, r2
 8004664:	4a1c      	ldr	r2, [pc, #112]	@ (80046d8 <SSD1306_DrawPixel+0xbc>)
 8004666:	5cd3      	ldrb	r3, [r2, r3]
 8004668:	b25a      	sxtb	r2, r3
 800466a:	88bb      	ldrh	r3, [r7, #4]
 800466c:	f003 0307 	and.w	r3, r3, #7
 8004670:	2101      	movs	r1, #1
 8004672:	fa01 f303 	lsl.w	r3, r1, r3
 8004676:	b25b      	sxtb	r3, r3
 8004678:	4313      	orrs	r3, r2
 800467a:	b259      	sxtb	r1, r3
 800467c:	88fa      	ldrh	r2, [r7, #6]
 800467e:	4603      	mov	r3, r0
 8004680:	01db      	lsls	r3, r3, #7
 8004682:	4413      	add	r3, r2
 8004684:	b2c9      	uxtb	r1, r1
 8004686:	4a14      	ldr	r2, [pc, #80]	@ (80046d8 <SSD1306_DrawPixel+0xbc>)
 8004688:	54d1      	strb	r1, [r2, r3]
 800468a:	e01d      	b.n	80046c8 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800468c:	88fa      	ldrh	r2, [r7, #6]
 800468e:	88bb      	ldrh	r3, [r7, #4]
 8004690:	08db      	lsrs	r3, r3, #3
 8004692:	b298      	uxth	r0, r3
 8004694:	4603      	mov	r3, r0
 8004696:	01db      	lsls	r3, r3, #7
 8004698:	4413      	add	r3, r2
 800469a:	4a0f      	ldr	r2, [pc, #60]	@ (80046d8 <SSD1306_DrawPixel+0xbc>)
 800469c:	5cd3      	ldrb	r3, [r2, r3]
 800469e:	b25a      	sxtb	r2, r3
 80046a0:	88bb      	ldrh	r3, [r7, #4]
 80046a2:	f003 0307 	and.w	r3, r3, #7
 80046a6:	2101      	movs	r1, #1
 80046a8:	fa01 f303 	lsl.w	r3, r1, r3
 80046ac:	b25b      	sxtb	r3, r3
 80046ae:	43db      	mvns	r3, r3
 80046b0:	b25b      	sxtb	r3, r3
 80046b2:	4013      	ands	r3, r2
 80046b4:	b259      	sxtb	r1, r3
 80046b6:	88fa      	ldrh	r2, [r7, #6]
 80046b8:	4603      	mov	r3, r0
 80046ba:	01db      	lsls	r3, r3, #7
 80046bc:	4413      	add	r3, r2
 80046be:	b2c9      	uxtb	r1, r1
 80046c0:	4a05      	ldr	r2, [pc, #20]	@ (80046d8 <SSD1306_DrawPixel+0xbc>)
 80046c2:	54d1      	strb	r1, [r2, r3]
 80046c4:	e000      	b.n	80046c8 <SSD1306_DrawPixel+0xac>
		return;
 80046c6:	bf00      	nop
	}
}
 80046c8:	370c      	adds	r7, #12
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr
 80046d2:	bf00      	nop
 80046d4:	200012e0 	.word	0x200012e0
 80046d8:	20000ee0 	.word	0x20000ee0

080046dc <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80046dc:	b480      	push	{r7}
 80046de:	b083      	sub	sp, #12
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	4603      	mov	r3, r0
 80046e4:	460a      	mov	r2, r1
 80046e6:	80fb      	strh	r3, [r7, #6]
 80046e8:	4613      	mov	r3, r2
 80046ea:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80046ec:	4a05      	ldr	r2, [pc, #20]	@ (8004704 <SSD1306_GotoXY+0x28>)
 80046ee:	88fb      	ldrh	r3, [r7, #6]
 80046f0:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80046f2:	4a04      	ldr	r2, [pc, #16]	@ (8004704 <SSD1306_GotoXY+0x28>)
 80046f4:	88bb      	ldrh	r3, [r7, #4]
 80046f6:	8053      	strh	r3, [r2, #2]
}
 80046f8:	bf00      	nop
 80046fa:	370c      	adds	r7, #12
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr
 8004704:	200012e0 	.word	0x200012e0

08004708 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8004708:	b580      	push	{r7, lr}
 800470a:	b086      	sub	sp, #24
 800470c:	af00      	add	r7, sp, #0
 800470e:	4603      	mov	r3, r0
 8004710:	6039      	str	r1, [r7, #0]
 8004712:	71fb      	strb	r3, [r7, #7]
 8004714:	4613      	mov	r3, r2
 8004716:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8004718:	4b39      	ldr	r3, [pc, #228]	@ (8004800 <SSD1306_Putc+0xf8>)
 800471a:	881b      	ldrh	r3, [r3, #0]
 800471c:	461a      	mov	r2, r3
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	781b      	ldrb	r3, [r3, #0]
 8004722:	4413      	add	r3, r2
	if (
 8004724:	2b7f      	cmp	r3, #127	@ 0x7f
 8004726:	dc07      	bgt.n	8004738 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8004728:	4b35      	ldr	r3, [pc, #212]	@ (8004800 <SSD1306_Putc+0xf8>)
 800472a:	885b      	ldrh	r3, [r3, #2]
 800472c:	461a      	mov	r2, r3
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	785b      	ldrb	r3, [r3, #1]
 8004732:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8004734:	2b3f      	cmp	r3, #63	@ 0x3f
 8004736:	dd01      	ble.n	800473c <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8004738:	2300      	movs	r3, #0
 800473a:	e05d      	b.n	80047f8 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 800473c:	2300      	movs	r3, #0
 800473e:	617b      	str	r3, [r7, #20]
 8004740:	e04b      	b.n	80047da <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	685a      	ldr	r2, [r3, #4]
 8004746:	79fb      	ldrb	r3, [r7, #7]
 8004748:	3b20      	subs	r3, #32
 800474a:	6839      	ldr	r1, [r7, #0]
 800474c:	7849      	ldrb	r1, [r1, #1]
 800474e:	fb01 f303 	mul.w	r3, r1, r3
 8004752:	4619      	mov	r1, r3
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	440b      	add	r3, r1
 8004758:	005b      	lsls	r3, r3, #1
 800475a:	4413      	add	r3, r2
 800475c:	881b      	ldrh	r3, [r3, #0]
 800475e:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8004760:	2300      	movs	r3, #0
 8004762:	613b      	str	r3, [r7, #16]
 8004764:	e030      	b.n	80047c8 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8004766:	68fa      	ldr	r2, [r7, #12]
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	fa02 f303 	lsl.w	r3, r2, r3
 800476e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004772:	2b00      	cmp	r3, #0
 8004774:	d010      	beq.n	8004798 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8004776:	4b22      	ldr	r3, [pc, #136]	@ (8004800 <SSD1306_Putc+0xf8>)
 8004778:	881a      	ldrh	r2, [r3, #0]
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	b29b      	uxth	r3, r3
 800477e:	4413      	add	r3, r2
 8004780:	b298      	uxth	r0, r3
 8004782:	4b1f      	ldr	r3, [pc, #124]	@ (8004800 <SSD1306_Putc+0xf8>)
 8004784:	885a      	ldrh	r2, [r3, #2]
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	b29b      	uxth	r3, r3
 800478a:	4413      	add	r3, r2
 800478c:	b29b      	uxth	r3, r3
 800478e:	79ba      	ldrb	r2, [r7, #6]
 8004790:	4619      	mov	r1, r3
 8004792:	f7ff ff43 	bl	800461c <SSD1306_DrawPixel>
 8004796:	e014      	b.n	80047c2 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8004798:	4b19      	ldr	r3, [pc, #100]	@ (8004800 <SSD1306_Putc+0xf8>)
 800479a:	881a      	ldrh	r2, [r3, #0]
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	b29b      	uxth	r3, r3
 80047a0:	4413      	add	r3, r2
 80047a2:	b298      	uxth	r0, r3
 80047a4:	4b16      	ldr	r3, [pc, #88]	@ (8004800 <SSD1306_Putc+0xf8>)
 80047a6:	885a      	ldrh	r2, [r3, #2]
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	b29b      	uxth	r3, r3
 80047ac:	4413      	add	r3, r2
 80047ae:	b299      	uxth	r1, r3
 80047b0:	79bb      	ldrb	r3, [r7, #6]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	bf0c      	ite	eq
 80047b6:	2301      	moveq	r3, #1
 80047b8:	2300      	movne	r3, #0
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	461a      	mov	r2, r3
 80047be:	f7ff ff2d 	bl	800461c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	3301      	adds	r3, #1
 80047c6:	613b      	str	r3, [r7, #16]
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	781b      	ldrb	r3, [r3, #0]
 80047cc:	461a      	mov	r2, r3
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d3c8      	bcc.n	8004766 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	3301      	adds	r3, #1
 80047d8:	617b      	str	r3, [r7, #20]
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	785b      	ldrb	r3, [r3, #1]
 80047de:	461a      	mov	r2, r3
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d3ad      	bcc.n	8004742 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80047e6:	4b06      	ldr	r3, [pc, #24]	@ (8004800 <SSD1306_Putc+0xf8>)
 80047e8:	881b      	ldrh	r3, [r3, #0]
 80047ea:	683a      	ldr	r2, [r7, #0]
 80047ec:	7812      	ldrb	r2, [r2, #0]
 80047ee:	4413      	add	r3, r2
 80047f0:	b29a      	uxth	r2, r3
 80047f2:	4b03      	ldr	r3, [pc, #12]	@ (8004800 <SSD1306_Putc+0xf8>)
 80047f4:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 80047f6:	79fb      	ldrb	r3, [r7, #7]
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3718      	adds	r7, #24
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}
 8004800:	200012e0 	.word	0x200012e0

08004804 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8004804:	b580      	push	{r7, lr}
 8004806:	b084      	sub	sp, #16
 8004808:	af00      	add	r7, sp, #0
 800480a:	60f8      	str	r0, [r7, #12]
 800480c:	60b9      	str	r1, [r7, #8]
 800480e:	4613      	mov	r3, r2
 8004810:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8004812:	e012      	b.n	800483a <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	781b      	ldrb	r3, [r3, #0]
 8004818:	79fa      	ldrb	r2, [r7, #7]
 800481a:	68b9      	ldr	r1, [r7, #8]
 800481c:	4618      	mov	r0, r3
 800481e:	f7ff ff73 	bl	8004708 <SSD1306_Putc>
 8004822:	4603      	mov	r3, r0
 8004824:	461a      	mov	r2, r3
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	781b      	ldrb	r3, [r3, #0]
 800482a:	429a      	cmp	r2, r3
 800482c:	d002      	beq.n	8004834 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	781b      	ldrb	r3, [r3, #0]
 8004832:	e008      	b.n	8004846 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	3301      	adds	r3, #1
 8004838:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	781b      	ldrb	r3, [r3, #0]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d1e8      	bne.n	8004814 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	781b      	ldrb	r3, [r3, #0]
}
 8004846:	4618      	mov	r0, r3
 8004848:	3710      	adds	r7, #16
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}
	...

08004850 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8004856:	4b08      	ldr	r3, [pc, #32]	@ (8004878 <ssd1306_I2C_Init+0x28>)
 8004858:	607b      	str	r3, [r7, #4]
	while(p>0)
 800485a:	e002      	b.n	8004862 <ssd1306_I2C_Init+0x12>
		p--;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	3b01      	subs	r3, #1
 8004860:	607b      	str	r3, [r7, #4]
	while(p>0)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d1f9      	bne.n	800485c <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8004868:	bf00      	nop
 800486a:	bf00      	nop
 800486c:	370c      	adds	r7, #12
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr
 8004876:	bf00      	nop
 8004878:	0003d090 	.word	0x0003d090

0800487c <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 800487c:	b590      	push	{r4, r7, lr}
 800487e:	b0c7      	sub	sp, #284	@ 0x11c
 8004880:	af02      	add	r7, sp, #8
 8004882:	4604      	mov	r4, r0
 8004884:	4608      	mov	r0, r1
 8004886:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 800488a:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 800488e:	600a      	str	r2, [r1, #0]
 8004890:	4619      	mov	r1, r3
 8004892:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004896:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800489a:	4622      	mov	r2, r4
 800489c:	701a      	strb	r2, [r3, #0]
 800489e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80048a2:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 80048a6:	4602      	mov	r2, r0
 80048a8:	701a      	strb	r2, [r3, #0]
 80048aa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80048ae:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80048b2:	460a      	mov	r2, r1
 80048b4:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80048b6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80048ba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80048be:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80048c2:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 80048c6:	7812      	ldrb	r2, [r2, #0]
 80048c8:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80048ca:	2300      	movs	r3, #0
 80048cc:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80048d0:	e015      	b.n	80048fe <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 80048d2:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80048d6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80048da:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 80048de:	6812      	ldr	r2, [r2, #0]
 80048e0:	441a      	add	r2, r3
 80048e2:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80048e6:	3301      	adds	r3, #1
 80048e8:	7811      	ldrb	r1, [r2, #0]
 80048ea:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80048ee:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80048f2:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 80048f4:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80048f8:	3301      	adds	r3, #1
 80048fa:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80048fe:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8004902:	b29b      	uxth	r3, r3
 8004904:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8004908:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 800490c:	8812      	ldrh	r2, [r2, #0]
 800490e:	429a      	cmp	r2, r3
 8004910:	d8df      	bhi.n	80048d2 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8004912:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004916:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800491a:	781b      	ldrb	r3, [r3, #0]
 800491c:	b299      	uxth	r1, r3
 800491e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004922:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004926:	881b      	ldrh	r3, [r3, #0]
 8004928:	3301      	adds	r3, #1
 800492a:	b29b      	uxth	r3, r3
 800492c:	f107 020c 	add.w	r2, r7, #12
 8004930:	200a      	movs	r0, #10
 8004932:	9000      	str	r0, [sp, #0]
 8004934:	4803      	ldr	r0, [pc, #12]	@ (8004944 <ssd1306_I2C_WriteMulti+0xc8>)
 8004936:	f001 f859 	bl	80059ec <HAL_I2C_Master_Transmit>
}
 800493a:	bf00      	nop
 800493c:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8004940:	46bd      	mov	sp, r7
 8004942:	bd90      	pop	{r4, r7, pc}
 8004944:	20000a14 	.word	0x20000a14

08004948 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8004948:	b580      	push	{r7, lr}
 800494a:	b086      	sub	sp, #24
 800494c:	af02      	add	r7, sp, #8
 800494e:	4603      	mov	r3, r0
 8004950:	71fb      	strb	r3, [r7, #7]
 8004952:	460b      	mov	r3, r1
 8004954:	71bb      	strb	r3, [r7, #6]
 8004956:	4613      	mov	r3, r2
 8004958:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 800495a:	79bb      	ldrb	r3, [r7, #6]
 800495c:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 800495e:	797b      	ldrb	r3, [r7, #5]
 8004960:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8004962:	79fb      	ldrb	r3, [r7, #7]
 8004964:	b299      	uxth	r1, r3
 8004966:	f107 020c 	add.w	r2, r7, #12
 800496a:	230a      	movs	r3, #10
 800496c:	9300      	str	r3, [sp, #0]
 800496e:	2302      	movs	r3, #2
 8004970:	4803      	ldr	r0, [pc, #12]	@ (8004980 <ssd1306_I2C_Write+0x38>)
 8004972:	f001 f83b 	bl	80059ec <HAL_I2C_Master_Transmit>
}
 8004976:	bf00      	nop
 8004978:	3710      	adds	r7, #16
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
 800497e:	bf00      	nop
 8004980:	20000a14 	.word	0x20000a14

08004984 <classify_state>:
/* state_classifier.c - Implementasi klasifikasi dan nama state/action */

#include "state_classifier.h"

int8_t classify_state(uint8_t density, uint8_t speed)
{
 8004984:	b480      	push	{r7}
 8004986:	b085      	sub	sp, #20
 8004988:	af00      	add	r7, sp, #0
 800498a:	4603      	mov	r3, r0
 800498c:	460a      	mov	r2, r1
 800498e:	71fb      	strb	r3, [r7, #7]
 8004990:	4613      	mov	r3, r2
 8004992:	71bb      	strb	r3, [r7, #6]
    if (density > 5 || speed > 20) {
 8004994:	79fb      	ldrb	r3, [r7, #7]
 8004996:	2b05      	cmp	r3, #5
 8004998:	d802      	bhi.n	80049a0 <classify_state+0x1c>
 800499a:	79bb      	ldrb	r3, [r7, #6]
 800499c:	2b14      	cmp	r3, #20
 800499e:	d902      	bls.n	80049a6 <classify_state+0x22>
        return -1; // Invalid input
 80049a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80049a4:	e04f      	b.n	8004a46 <classify_state+0xc2>
    }

    uint8_t density_cat;
    if (density <= 2) {
 80049a6:	79fb      	ldrb	r3, [r7, #7]
 80049a8:	2b02      	cmp	r3, #2
 80049aa:	d802      	bhi.n	80049b2 <classify_state+0x2e>
        density_cat = 0;      // Rendah
 80049ac:	2300      	movs	r3, #0
 80049ae:	73fb      	strb	r3, [r7, #15]
 80049b0:	e007      	b.n	80049c2 <classify_state+0x3e>
    } else if (density <= 3) {
 80049b2:	79fb      	ldrb	r3, [r7, #7]
 80049b4:	2b03      	cmp	r3, #3
 80049b6:	d802      	bhi.n	80049be <classify_state+0x3a>
        density_cat = 1;      // Sedang
 80049b8:	2301      	movs	r3, #1
 80049ba:	73fb      	strb	r3, [r7, #15]
 80049bc:	e001      	b.n	80049c2 <classify_state+0x3e>
    } else {
        density_cat = 2;      // Tinggi
 80049be:	2302      	movs	r3, #2
 80049c0:	73fb      	strb	r3, [r7, #15]
    }

    uint8_t speed_cat;
    if (speed < 10) {
 80049c2:	79bb      	ldrb	r3, [r7, #6]
 80049c4:	2b09      	cmp	r3, #9
 80049c6:	d802      	bhi.n	80049ce <classify_state+0x4a>
        speed_cat = 0;        // Lambat
 80049c8:	2300      	movs	r3, #0
 80049ca:	73bb      	strb	r3, [r7, #14]
 80049cc:	e007      	b.n	80049de <classify_state+0x5a>
    } else if (speed < 20) {
 80049ce:	79bb      	ldrb	r3, [r7, #6]
 80049d0:	2b13      	cmp	r3, #19
 80049d2:	d802      	bhi.n	80049da <classify_state+0x56>
        speed_cat = 1;        // Sedang
 80049d4:	2301      	movs	r3, #1
 80049d6:	73bb      	strb	r3, [r7, #14]
 80049d8:	e001      	b.n	80049de <classify_state+0x5a>
    } else {
        speed_cat = 2;        // Cepat
 80049da:	2302      	movs	r3, #2
 80049dc:	73bb      	strb	r3, [r7, #14]
    }

    if (density_cat == 0) {
 80049de:	7bfb      	ldrb	r3, [r7, #15]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d10c      	bne.n	80049fe <classify_state+0x7a>
        if (speed_cat == 1) return 0; // Sepi Lancar
 80049e4:	7bbb      	ldrb	r3, [r7, #14]
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d101      	bne.n	80049ee <classify_state+0x6a>
 80049ea:	2300      	movs	r3, #0
 80049ec:	e02b      	b.n	8004a46 <classify_state+0xc2>
        if (speed_cat == 2) return 1; // Kebut-kebutan
 80049ee:	7bbb      	ldrb	r3, [r7, #14]
 80049f0:	2b02      	cmp	r3, #2
 80049f2:	d101      	bne.n	80049f8 <classify_state+0x74>
 80049f4:	2301      	movs	r3, #1
 80049f6:	e026      	b.n	8004a46 <classify_state+0xc2>
        return -1;
 80049f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80049fc:	e023      	b.n	8004a46 <classify_state+0xc2>
    }
    else if (density_cat == 1) {
 80049fe:	7bfb      	ldrb	r3, [r7, #15]
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d10e      	bne.n	8004a22 <classify_state+0x9e>
        if (speed_cat == 0) return 2; // Padat
 8004a04:	7bbb      	ldrb	r3, [r7, #14]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d101      	bne.n	8004a0e <classify_state+0x8a>
 8004a0a:	2302      	movs	r3, #2
 8004a0c:	e01b      	b.n	8004a46 <classify_state+0xc2>
        if (speed_cat == 1) return 3; // Ramai Lancar
 8004a0e:	7bbb      	ldrb	r3, [r7, #14]
 8004a10:	2b01      	cmp	r3, #1
 8004a12:	d101      	bne.n	8004a18 <classify_state+0x94>
 8004a14:	2303      	movs	r3, #3
 8004a16:	e016      	b.n	8004a46 <classify_state+0xc2>
        if (speed_cat == 2) return 4; // Ramai Cepat
 8004a18:	7bbb      	ldrb	r3, [r7, #14]
 8004a1a:	2b02      	cmp	r3, #2
 8004a1c:	d111      	bne.n	8004a42 <classify_state+0xbe>
 8004a1e:	2304      	movs	r3, #4
 8004a20:	e011      	b.n	8004a46 <classify_state+0xc2>
    }
    else if (density_cat == 2) {
 8004a22:	7bfb      	ldrb	r3, [r7, #15]
 8004a24:	2b02      	cmp	r3, #2
 8004a26:	d10c      	bne.n	8004a42 <classify_state+0xbe>
        if (speed_cat == 0) return 5; // Macet
 8004a28:	7bbb      	ldrb	r3, [r7, #14]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d101      	bne.n	8004a32 <classify_state+0xae>
 8004a2e:	2305      	movs	r3, #5
 8004a30:	e009      	b.n	8004a46 <classify_state+0xc2>
        if (speed_cat == 1) return 6; // Padat Merayap
 8004a32:	7bbb      	ldrb	r3, [r7, #14]
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d101      	bne.n	8004a3c <classify_state+0xb8>
 8004a38:	2306      	movs	r3, #6
 8004a3a:	e004      	b.n	8004a46 <classify_state+0xc2>
        return -1;
 8004a3c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004a40:	e001      	b.n	8004a46 <classify_state+0xc2>
    }

    return -1;
 8004a42:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3714      	adds	r7, #20
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr
	...

08004a54 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	607b      	str	r3, [r7, #4]
 8004a5e:	4b10      	ldr	r3, [pc, #64]	@ (8004aa0 <HAL_MspInit+0x4c>)
 8004a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a62:	4a0f      	ldr	r2, [pc, #60]	@ (8004aa0 <HAL_MspInit+0x4c>)
 8004a64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a68:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a6a:	4b0d      	ldr	r3, [pc, #52]	@ (8004aa0 <HAL_MspInit+0x4c>)
 8004a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a72:	607b      	str	r3, [r7, #4]
 8004a74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a76:	2300      	movs	r3, #0
 8004a78:	603b      	str	r3, [r7, #0]
 8004a7a:	4b09      	ldr	r3, [pc, #36]	@ (8004aa0 <HAL_MspInit+0x4c>)
 8004a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7e:	4a08      	ldr	r2, [pc, #32]	@ (8004aa0 <HAL_MspInit+0x4c>)
 8004a80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a84:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a86:	4b06      	ldr	r3, [pc, #24]	@ (8004aa0 <HAL_MspInit+0x4c>)
 8004a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a8e:	603b      	str	r3, [r7, #0]
 8004a90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a92:	bf00      	nop
 8004a94:	370c      	adds	r7, #12
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	40023800 	.word	0x40023800

08004aa4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b08a      	sub	sp, #40	@ 0x28
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004aac:	f107 0314 	add.w	r3, r7, #20
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	601a      	str	r2, [r3, #0]
 8004ab4:	605a      	str	r2, [r3, #4]
 8004ab6:	609a      	str	r2, [r3, #8]
 8004ab8:	60da      	str	r2, [r3, #12]
 8004aba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a19      	ldr	r2, [pc, #100]	@ (8004b28 <HAL_I2C_MspInit+0x84>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d12b      	bne.n	8004b1e <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	613b      	str	r3, [r7, #16]
 8004aca:	4b18      	ldr	r3, [pc, #96]	@ (8004b2c <HAL_I2C_MspInit+0x88>)
 8004acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ace:	4a17      	ldr	r2, [pc, #92]	@ (8004b2c <HAL_I2C_MspInit+0x88>)
 8004ad0:	f043 0302 	orr.w	r3, r3, #2
 8004ad4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ad6:	4b15      	ldr	r3, [pc, #84]	@ (8004b2c <HAL_I2C_MspInit+0x88>)
 8004ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ada:	f003 0302 	and.w	r3, r3, #2
 8004ade:	613b      	str	r3, [r7, #16]
 8004ae0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004ae2:	23c0      	movs	r3, #192	@ 0xc0
 8004ae4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004ae6:	2312      	movs	r3, #18
 8004ae8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aea:	2300      	movs	r3, #0
 8004aec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004aee:	2303      	movs	r3, #3
 8004af0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004af2:	2304      	movs	r3, #4
 8004af4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004af6:	f107 0314 	add.w	r3, r7, #20
 8004afa:	4619      	mov	r1, r3
 8004afc:	480c      	ldr	r0, [pc, #48]	@ (8004b30 <HAL_I2C_MspInit+0x8c>)
 8004afe:	f000 fc7b 	bl	80053f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004b02:	2300      	movs	r3, #0
 8004b04:	60fb      	str	r3, [r7, #12]
 8004b06:	4b09      	ldr	r3, [pc, #36]	@ (8004b2c <HAL_I2C_MspInit+0x88>)
 8004b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b0a:	4a08      	ldr	r2, [pc, #32]	@ (8004b2c <HAL_I2C_MspInit+0x88>)
 8004b0c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004b10:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b12:	4b06      	ldr	r3, [pc, #24]	@ (8004b2c <HAL_I2C_MspInit+0x88>)
 8004b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b1a:	60fb      	str	r3, [r7, #12]
 8004b1c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004b1e:	bf00      	nop
 8004b20:	3728      	adds	r7, #40	@ 0x28
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	40005400 	.word	0x40005400
 8004b2c:	40023800 	.word	0x40023800
 8004b30:	40020400 	.word	0x40020400

08004b34 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b088      	sub	sp, #32
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004b3c:	f107 030c 	add.w	r3, r7, #12
 8004b40:	2200      	movs	r2, #0
 8004b42:	601a      	str	r2, [r3, #0]
 8004b44:	605a      	str	r2, [r3, #4]
 8004b46:	609a      	str	r2, [r3, #8]
 8004b48:	60da      	str	r2, [r3, #12]
 8004b4a:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a10      	ldr	r2, [pc, #64]	@ (8004b94 <HAL_RTC_MspInit+0x60>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d119      	bne.n	8004b8a <HAL_RTC_MspInit+0x56>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004b56:	2302      	movs	r3, #2
 8004b58:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004b5a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004b5e:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004b60:	f107 030c 	add.w	r3, r7, #12
 8004b64:	4618      	mov	r0, r3
 8004b66:	f002 f821 	bl	8006bac <HAL_RCCEx_PeriphCLKConfig>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d001      	beq.n	8004b74 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8004b70:	f7ff fc44 	bl	80043fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004b74:	4b08      	ldr	r3, [pc, #32]	@ (8004b98 <HAL_RTC_MspInit+0x64>)
 8004b76:	2201      	movs	r2, #1
 8004b78:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	2100      	movs	r1, #0
 8004b7e:	2029      	movs	r0, #41	@ 0x29
 8004b80:	f000 fc03 	bl	800538a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8004b84:	2029      	movs	r0, #41	@ 0x29
 8004b86:	f000 fc1c 	bl	80053c2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8004b8a:	bf00      	nop
 8004b8c:	3720      	adds	r7, #32
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	40002800 	.word	0x40002800
 8004b98:	42470e3c 	.word	0x42470e3c

08004b9c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b08a      	sub	sp, #40	@ 0x28
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ba4:	f107 0314 	add.w	r3, r7, #20
 8004ba8:	2200      	movs	r2, #0
 8004baa:	601a      	str	r2, [r3, #0]
 8004bac:	605a      	str	r2, [r3, #4]
 8004bae:	609a      	str	r2, [r3, #8]
 8004bb0:	60da      	str	r2, [r3, #12]
 8004bb2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a27      	ldr	r2, [pc, #156]	@ (8004c58 <HAL_TIM_Base_MspInit+0xbc>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d135      	bne.n	8004c2a <HAL_TIM_Base_MspInit+0x8e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	613b      	str	r3, [r7, #16]
 8004bc2:	4b26      	ldr	r3, [pc, #152]	@ (8004c5c <HAL_TIM_Base_MspInit+0xc0>)
 8004bc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bc6:	4a25      	ldr	r2, [pc, #148]	@ (8004c5c <HAL_TIM_Base_MspInit+0xc0>)
 8004bc8:	f043 0301 	orr.w	r3, r3, #1
 8004bcc:	6453      	str	r3, [r2, #68]	@ 0x44
 8004bce:	4b23      	ldr	r3, [pc, #140]	@ (8004c5c <HAL_TIM_Base_MspInit+0xc0>)
 8004bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bd2:	f003 0301 	and.w	r3, r3, #1
 8004bd6:	613b      	str	r3, [r7, #16]
 8004bd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bda:	2300      	movs	r3, #0
 8004bdc:	60fb      	str	r3, [r7, #12]
 8004bde:	4b1f      	ldr	r3, [pc, #124]	@ (8004c5c <HAL_TIM_Base_MspInit+0xc0>)
 8004be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be2:	4a1e      	ldr	r2, [pc, #120]	@ (8004c5c <HAL_TIM_Base_MspInit+0xc0>)
 8004be4:	f043 0301 	orr.w	r3, r3, #1
 8004be8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bea:	4b1c      	ldr	r3, [pc, #112]	@ (8004c5c <HAL_TIM_Base_MspInit+0xc0>)
 8004bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bee:	f003 0301 	and.w	r3, r3, #1
 8004bf2:	60fb      	str	r3, [r7, #12]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004bf6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004bfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bfc:	2302      	movs	r3, #2
 8004bfe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c00:	2300      	movs	r3, #0
 8004c02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c04:	2300      	movs	r3, #0
 8004c06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c0c:	f107 0314 	add.w	r3, r7, #20
 8004c10:	4619      	mov	r1, r3
 8004c12:	4813      	ldr	r0, [pc, #76]	@ (8004c60 <HAL_TIM_Base_MspInit+0xc4>)
 8004c14:	f000 fbf0 	bl	80053f8 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8004c18:	2200      	movs	r2, #0
 8004c1a:	2100      	movs	r1, #0
 8004c1c:	201b      	movs	r0, #27
 8004c1e:	f000 fbb4 	bl	800538a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8004c22:	201b      	movs	r0, #27
 8004c24:	f000 fbcd 	bl	80053c2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004c28:	e012      	b.n	8004c50 <HAL_TIM_Base_MspInit+0xb4>
  else if(htim_base->Instance==TIM2)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c32:	d10d      	bne.n	8004c50 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004c34:	2300      	movs	r3, #0
 8004c36:	60bb      	str	r3, [r7, #8]
 8004c38:	4b08      	ldr	r3, [pc, #32]	@ (8004c5c <HAL_TIM_Base_MspInit+0xc0>)
 8004c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c3c:	4a07      	ldr	r2, [pc, #28]	@ (8004c5c <HAL_TIM_Base_MspInit+0xc0>)
 8004c3e:	f043 0301 	orr.w	r3, r3, #1
 8004c42:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c44:	4b05      	ldr	r3, [pc, #20]	@ (8004c5c <HAL_TIM_Base_MspInit+0xc0>)
 8004c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c48:	f003 0301 	and.w	r3, r3, #1
 8004c4c:	60bb      	str	r3, [r7, #8]
 8004c4e:	68bb      	ldr	r3, [r7, #8]
}
 8004c50:	bf00      	nop
 8004c52:	3728      	adds	r7, #40	@ 0x28
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	40010000 	.word	0x40010000
 8004c5c:	40023800 	.word	0x40023800
 8004c60:	40020000 	.word	0x40020000

08004c64 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b085      	sub	sp, #20
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a0b      	ldr	r2, [pc, #44]	@ (8004ca0 <HAL_TIM_PWM_MspInit+0x3c>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d10d      	bne.n	8004c92 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004c76:	2300      	movs	r3, #0
 8004c78:	60fb      	str	r3, [r7, #12]
 8004c7a:	4b0a      	ldr	r3, [pc, #40]	@ (8004ca4 <HAL_TIM_PWM_MspInit+0x40>)
 8004c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7e:	4a09      	ldr	r2, [pc, #36]	@ (8004ca4 <HAL_TIM_PWM_MspInit+0x40>)
 8004c80:	f043 0302 	orr.w	r3, r3, #2
 8004c84:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c86:	4b07      	ldr	r3, [pc, #28]	@ (8004ca4 <HAL_TIM_PWM_MspInit+0x40>)
 8004c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8a:	f003 0302 	and.w	r3, r3, #2
 8004c8e:	60fb      	str	r3, [r7, #12]
 8004c90:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8004c92:	bf00      	nop
 8004c94:	3714      	adds	r7, #20
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr
 8004c9e:	bf00      	nop
 8004ca0:	40000400 	.word	0x40000400
 8004ca4:	40023800 	.word	0x40023800

08004ca8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b08a      	sub	sp, #40	@ 0x28
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cb0:	f107 0314 	add.w	r3, r7, #20
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	601a      	str	r2, [r3, #0]
 8004cb8:	605a      	str	r2, [r3, #4]
 8004cba:	609a      	str	r2, [r3, #8]
 8004cbc:	60da      	str	r2, [r3, #12]
 8004cbe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a21      	ldr	r2, [pc, #132]	@ (8004d4c <HAL_TIM_MspPostInit+0xa4>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d13b      	bne.n	8004d42 <HAL_TIM_MspPostInit+0x9a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cca:	2300      	movs	r3, #0
 8004ccc:	613b      	str	r3, [r7, #16]
 8004cce:	4b20      	ldr	r3, [pc, #128]	@ (8004d50 <HAL_TIM_MspPostInit+0xa8>)
 8004cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cd2:	4a1f      	ldr	r2, [pc, #124]	@ (8004d50 <HAL_TIM_MspPostInit+0xa8>)
 8004cd4:	f043 0301 	orr.w	r3, r3, #1
 8004cd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004cda:	4b1d      	ldr	r3, [pc, #116]	@ (8004d50 <HAL_TIM_MspPostInit+0xa8>)
 8004cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cde:	f003 0301 	and.w	r3, r3, #1
 8004ce2:	613b      	str	r3, [r7, #16]
 8004ce4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	60fb      	str	r3, [r7, #12]
 8004cea:	4b19      	ldr	r3, [pc, #100]	@ (8004d50 <HAL_TIM_MspPostInit+0xa8>)
 8004cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cee:	4a18      	ldr	r2, [pc, #96]	@ (8004d50 <HAL_TIM_MspPostInit+0xa8>)
 8004cf0:	f043 0302 	orr.w	r3, r3, #2
 8004cf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004cf6:	4b16      	ldr	r3, [pc, #88]	@ (8004d50 <HAL_TIM_MspPostInit+0xa8>)
 8004cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cfa:	f003 0302 	and.w	r3, r3, #2
 8004cfe:	60fb      	str	r3, [r7, #12]
 8004d00:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004d02:	23c0      	movs	r3, #192	@ 0xc0
 8004d04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d06:	2302      	movs	r3, #2
 8004d08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004d12:	2302      	movs	r3, #2
 8004d14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d16:	f107 0314 	add.w	r3, r7, #20
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	480d      	ldr	r0, [pc, #52]	@ (8004d54 <HAL_TIM_MspPostInit+0xac>)
 8004d1e:	f000 fb6b 	bl	80053f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004d22:	2301      	movs	r3, #1
 8004d24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d26:	2302      	movs	r3, #2
 8004d28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004d32:	2302      	movs	r3, #2
 8004d34:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d36:	f107 0314 	add.w	r3, r7, #20
 8004d3a:	4619      	mov	r1, r3
 8004d3c:	4806      	ldr	r0, [pc, #24]	@ (8004d58 <HAL_TIM_MspPostInit+0xb0>)
 8004d3e:	f000 fb5b 	bl	80053f8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004d42:	bf00      	nop
 8004d44:	3728      	adds	r7, #40	@ 0x28
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}
 8004d4a:	bf00      	nop
 8004d4c:	40000400 	.word	0x40000400
 8004d50:	40023800 	.word	0x40023800
 8004d54:	40020000 	.word	0x40020000
 8004d58:	40020400 	.word	0x40020400

08004d5c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b08c      	sub	sp, #48	@ 0x30
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d64:	f107 031c 	add.w	r3, r7, #28
 8004d68:	2200      	movs	r2, #0
 8004d6a:	601a      	str	r2, [r3, #0]
 8004d6c:	605a      	str	r2, [r3, #4]
 8004d6e:	609a      	str	r2, [r3, #8]
 8004d70:	60da      	str	r2, [r3, #12]
 8004d72:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a32      	ldr	r2, [pc, #200]	@ (8004e44 <HAL_UART_MspInit+0xe8>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d12c      	bne.n	8004dd8 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004d7e:	2300      	movs	r3, #0
 8004d80:	61bb      	str	r3, [r7, #24]
 8004d82:	4b31      	ldr	r3, [pc, #196]	@ (8004e48 <HAL_UART_MspInit+0xec>)
 8004d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d86:	4a30      	ldr	r2, [pc, #192]	@ (8004e48 <HAL_UART_MspInit+0xec>)
 8004d88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d8e:	4b2e      	ldr	r3, [pc, #184]	@ (8004e48 <HAL_UART_MspInit+0xec>)
 8004d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d96:	61bb      	str	r3, [r7, #24]
 8004d98:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	617b      	str	r3, [r7, #20]
 8004d9e:	4b2a      	ldr	r3, [pc, #168]	@ (8004e48 <HAL_UART_MspInit+0xec>)
 8004da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004da2:	4a29      	ldr	r2, [pc, #164]	@ (8004e48 <HAL_UART_MspInit+0xec>)
 8004da4:	f043 0301 	orr.w	r3, r3, #1
 8004da8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004daa:	4b27      	ldr	r3, [pc, #156]	@ (8004e48 <HAL_UART_MspInit+0xec>)
 8004dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dae:	f003 0301 	and.w	r3, r3, #1
 8004db2:	617b      	str	r3, [r7, #20]
 8004db4:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004db6:	230c      	movs	r3, #12
 8004db8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dba:	2302      	movs	r3, #2
 8004dbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004dc6:	2307      	movs	r3, #7
 8004dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dca:	f107 031c 	add.w	r3, r7, #28
 8004dce:	4619      	mov	r1, r3
 8004dd0:	481e      	ldr	r0, [pc, #120]	@ (8004e4c <HAL_UART_MspInit+0xf0>)
 8004dd2:	f000 fb11 	bl	80053f8 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8004dd6:	e031      	b.n	8004e3c <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART6)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a1c      	ldr	r2, [pc, #112]	@ (8004e50 <HAL_UART_MspInit+0xf4>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d12c      	bne.n	8004e3c <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004de2:	2300      	movs	r3, #0
 8004de4:	613b      	str	r3, [r7, #16]
 8004de6:	4b18      	ldr	r3, [pc, #96]	@ (8004e48 <HAL_UART_MspInit+0xec>)
 8004de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dea:	4a17      	ldr	r2, [pc, #92]	@ (8004e48 <HAL_UART_MspInit+0xec>)
 8004dec:	f043 0320 	orr.w	r3, r3, #32
 8004df0:	6453      	str	r3, [r2, #68]	@ 0x44
 8004df2:	4b15      	ldr	r3, [pc, #84]	@ (8004e48 <HAL_UART_MspInit+0xec>)
 8004df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004df6:	f003 0320 	and.w	r3, r3, #32
 8004dfa:	613b      	str	r3, [r7, #16]
 8004dfc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004dfe:	2300      	movs	r3, #0
 8004e00:	60fb      	str	r3, [r7, #12]
 8004e02:	4b11      	ldr	r3, [pc, #68]	@ (8004e48 <HAL_UART_MspInit+0xec>)
 8004e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e06:	4a10      	ldr	r2, [pc, #64]	@ (8004e48 <HAL_UART_MspInit+0xec>)
 8004e08:	f043 0301 	orr.w	r3, r3, #1
 8004e0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e0e:	4b0e      	ldr	r3, [pc, #56]	@ (8004e48 <HAL_UART_MspInit+0xec>)
 8004e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e12:	f003 0301 	and.w	r3, r3, #1
 8004e16:	60fb      	str	r3, [r7, #12]
 8004e18:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004e1a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004e1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e20:	2302      	movs	r3, #2
 8004e22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e24:	2300      	movs	r3, #0
 8004e26:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e28:	2303      	movs	r3, #3
 8004e2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004e2c:	2308      	movs	r3, #8
 8004e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e30:	f107 031c 	add.w	r3, r7, #28
 8004e34:	4619      	mov	r1, r3
 8004e36:	4805      	ldr	r0, [pc, #20]	@ (8004e4c <HAL_UART_MspInit+0xf0>)
 8004e38:	f000 fade 	bl	80053f8 <HAL_GPIO_Init>
}
 8004e3c:	bf00      	nop
 8004e3e:	3730      	adds	r7, #48	@ 0x30
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}
 8004e44:	40004400 	.word	0x40004400
 8004e48:	40023800 	.word	0x40023800
 8004e4c:	40020000 	.word	0x40020000
 8004e50:	40011400 	.word	0x40011400

08004e54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e54:	b480      	push	{r7}
 8004e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004e58:	bf00      	nop
 8004e5a:	e7fd      	b.n	8004e58 <NMI_Handler+0x4>

08004e5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e60:	bf00      	nop
 8004e62:	e7fd      	b.n	8004e60 <HardFault_Handler+0x4>

08004e64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e64:	b480      	push	{r7}
 8004e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004e68:	bf00      	nop
 8004e6a:	e7fd      	b.n	8004e68 <MemManage_Handler+0x4>

08004e6c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004e70:	bf00      	nop
 8004e72:	e7fd      	b.n	8004e70 <BusFault_Handler+0x4>

08004e74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004e74:	b480      	push	{r7}
 8004e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004e78:	bf00      	nop
 8004e7a:	e7fd      	b.n	8004e78 <UsageFault_Handler+0x4>

08004e7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004e80:	bf00      	nop
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr

08004e8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e8a:	b480      	push	{r7}
 8004e8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e8e:	bf00      	nop
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr

08004e98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004e9c:	bf00      	nop
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr

08004ea6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004ea6:	b580      	push	{r7, lr}
 8004ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004eaa:	f000 f94f 	bl	800514c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004eae:	bf00      	nop
 8004eb0:	bd80      	pop	{r7, pc}
	...

08004eb4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004eb8:	4802      	ldr	r0, [pc, #8]	@ (8004ec4 <TIM1_CC_IRQHandler+0x10>)
 8004eba:	f002 fe61 	bl	8007b80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8004ebe:	bf00      	nop
 8004ec0:	bd80      	pop	{r7, pc}
 8004ec2:	bf00      	nop
 8004ec4:	20000a88 	.word	0x20000a88

08004ec8 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004ecc:	4802      	ldr	r0, [pc, #8]	@ (8004ed8 <RTC_Alarm_IRQHandler+0x10>)
 8004ece:	f002 fa3f 	bl	8007350 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8004ed2:	bf00      	nop
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop
 8004ed8:	20000a68 	.word	0x20000a68

08004edc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004edc:	b480      	push	{r7}
 8004ede:	af00      	add	r7, sp, #0
  return 1;
 8004ee0:	2301      	movs	r3, #1
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr

08004eec <_kill>:

int _kill(int pid, int sig)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b082      	sub	sp, #8
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
 8004ef4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004ef6:	f005 fb4b 	bl	800a590 <__errno>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2216      	movs	r2, #22
 8004efe:	601a      	str	r2, [r3, #0]
  return -1;
 8004f00:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3708      	adds	r7, #8
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}

08004f0c <_exit>:

void _exit (int status)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b082      	sub	sp, #8
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004f14:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	f7ff ffe7 	bl	8004eec <_kill>
  while (1) {}    /* Make sure we hang here */
 8004f1e:	bf00      	nop
 8004f20:	e7fd      	b.n	8004f1e <_exit+0x12>

08004f22 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004f22:	b580      	push	{r7, lr}
 8004f24:	b086      	sub	sp, #24
 8004f26:	af00      	add	r7, sp, #0
 8004f28:	60f8      	str	r0, [r7, #12]
 8004f2a:	60b9      	str	r1, [r7, #8]
 8004f2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f2e:	2300      	movs	r3, #0
 8004f30:	617b      	str	r3, [r7, #20]
 8004f32:	e00a      	b.n	8004f4a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004f34:	f3af 8000 	nop.w
 8004f38:	4601      	mov	r1, r0
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	1c5a      	adds	r2, r3, #1
 8004f3e:	60ba      	str	r2, [r7, #8]
 8004f40:	b2ca      	uxtb	r2, r1
 8004f42:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	3301      	adds	r3, #1
 8004f48:	617b      	str	r3, [r7, #20]
 8004f4a:	697a      	ldr	r2, [r7, #20]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	429a      	cmp	r2, r3
 8004f50:	dbf0      	blt.n	8004f34 <_read+0x12>
  }

  return len;
 8004f52:	687b      	ldr	r3, [r7, #4]
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3718      	adds	r7, #24
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}

08004f5c <_close>:
  }
  return len;
}

int _close(int file)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004f64:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	370c      	adds	r7, #12
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f72:	4770      	bx	lr

08004f74 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b083      	sub	sp, #12
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004f84:	605a      	str	r2, [r3, #4]
  return 0;
 8004f86:	2300      	movs	r3, #0
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	370c      	adds	r7, #12
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f92:	4770      	bx	lr

08004f94 <_isatty>:

int _isatty(int file)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b083      	sub	sp, #12
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004f9c:	2301      	movs	r3, #1
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	370c      	adds	r7, #12
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr

08004faa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004faa:	b480      	push	{r7}
 8004fac:	b085      	sub	sp, #20
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	60f8      	str	r0, [r7, #12]
 8004fb2:	60b9      	str	r1, [r7, #8]
 8004fb4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004fb6:	2300      	movs	r3, #0
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3714      	adds	r7, #20
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr

08004fc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b086      	sub	sp, #24
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004fcc:	4a14      	ldr	r2, [pc, #80]	@ (8005020 <_sbrk+0x5c>)
 8004fce:	4b15      	ldr	r3, [pc, #84]	@ (8005024 <_sbrk+0x60>)
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004fd8:	4b13      	ldr	r3, [pc, #76]	@ (8005028 <_sbrk+0x64>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d102      	bne.n	8004fe6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004fe0:	4b11      	ldr	r3, [pc, #68]	@ (8005028 <_sbrk+0x64>)
 8004fe2:	4a12      	ldr	r2, [pc, #72]	@ (800502c <_sbrk+0x68>)
 8004fe4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004fe6:	4b10      	ldr	r3, [pc, #64]	@ (8005028 <_sbrk+0x64>)
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4413      	add	r3, r2
 8004fee:	693a      	ldr	r2, [r7, #16]
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d207      	bcs.n	8005004 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ff4:	f005 facc 	bl	800a590 <__errno>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	220c      	movs	r2, #12
 8004ffc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004ffe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005002:	e009      	b.n	8005018 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005004:	4b08      	ldr	r3, [pc, #32]	@ (8005028 <_sbrk+0x64>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800500a:	4b07      	ldr	r3, [pc, #28]	@ (8005028 <_sbrk+0x64>)
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4413      	add	r3, r2
 8005012:	4a05      	ldr	r2, [pc, #20]	@ (8005028 <_sbrk+0x64>)
 8005014:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005016:	68fb      	ldr	r3, [r7, #12]
}
 8005018:	4618      	mov	r0, r3
 800501a:	3718      	adds	r7, #24
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}
 8005020:	20010000 	.word	0x20010000
 8005024:	00000400 	.word	0x00000400
 8005028:	200012e8 	.word	0x200012e8
 800502c:	20001440 	.word	0x20001440

08005030 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005030:	b480      	push	{r7}
 8005032:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005034:	4b06      	ldr	r3, [pc, #24]	@ (8005050 <SystemInit+0x20>)
 8005036:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800503a:	4a05      	ldr	r2, [pc, #20]	@ (8005050 <SystemInit+0x20>)
 800503c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005040:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005044:	bf00      	nop
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr
 800504e:	bf00      	nop
 8005050:	e000ed00 	.word	0xe000ed00

08005054 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005054:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800508c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8005058:	f7ff ffea 	bl	8005030 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800505c:	480c      	ldr	r0, [pc, #48]	@ (8005090 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800505e:	490d      	ldr	r1, [pc, #52]	@ (8005094 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005060:	4a0d      	ldr	r2, [pc, #52]	@ (8005098 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005062:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005064:	e002      	b.n	800506c <LoopCopyDataInit>

08005066 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005066:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005068:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800506a:	3304      	adds	r3, #4

0800506c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800506c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800506e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005070:	d3f9      	bcc.n	8005066 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005072:	4a0a      	ldr	r2, [pc, #40]	@ (800509c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005074:	4c0a      	ldr	r4, [pc, #40]	@ (80050a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005076:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005078:	e001      	b.n	800507e <LoopFillZerobss>

0800507a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800507a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800507c:	3204      	adds	r2, #4

0800507e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800507e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005080:	d3fb      	bcc.n	800507a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005082:	f005 fa8b 	bl	800a59c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005086:	f7fe fadf 	bl	8003648 <main>
  bx  lr    
 800508a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800508c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8005090:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005094:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8005098:	0800f050 	.word	0x0800f050
  ldr r2, =_sbss
 800509c:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 80050a0:	2000143c 	.word	0x2000143c

080050a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80050a4:	e7fe      	b.n	80050a4 <ADC_IRQHandler>
	...

080050a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80050ac:	4b0e      	ldr	r3, [pc, #56]	@ (80050e8 <HAL_Init+0x40>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a0d      	ldr	r2, [pc, #52]	@ (80050e8 <HAL_Init+0x40>)
 80050b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80050b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80050b8:	4b0b      	ldr	r3, [pc, #44]	@ (80050e8 <HAL_Init+0x40>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a0a      	ldr	r2, [pc, #40]	@ (80050e8 <HAL_Init+0x40>)
 80050be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80050c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80050c4:	4b08      	ldr	r3, [pc, #32]	@ (80050e8 <HAL_Init+0x40>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a07      	ldr	r2, [pc, #28]	@ (80050e8 <HAL_Init+0x40>)
 80050ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80050d0:	2003      	movs	r0, #3
 80050d2:	f000 f94f 	bl	8005374 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80050d6:	200f      	movs	r0, #15
 80050d8:	f000 f808 	bl	80050ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80050dc:	f7ff fcba 	bl	8004a54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80050e0:	2300      	movs	r3, #0
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	bf00      	nop
 80050e8:	40023c00 	.word	0x40023c00

080050ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b082      	sub	sp, #8
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80050f4:	4b12      	ldr	r3, [pc, #72]	@ (8005140 <HAL_InitTick+0x54>)
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	4b12      	ldr	r3, [pc, #72]	@ (8005144 <HAL_InitTick+0x58>)
 80050fa:	781b      	ldrb	r3, [r3, #0]
 80050fc:	4619      	mov	r1, r3
 80050fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005102:	fbb3 f3f1 	udiv	r3, r3, r1
 8005106:	fbb2 f3f3 	udiv	r3, r2, r3
 800510a:	4618      	mov	r0, r3
 800510c:	f000 f967 	bl	80053de <HAL_SYSTICK_Config>
 8005110:	4603      	mov	r3, r0
 8005112:	2b00      	cmp	r3, #0
 8005114:	d001      	beq.n	800511a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	e00e      	b.n	8005138 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2b0f      	cmp	r3, #15
 800511e:	d80a      	bhi.n	8005136 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005120:	2200      	movs	r2, #0
 8005122:	6879      	ldr	r1, [r7, #4]
 8005124:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005128:	f000 f92f 	bl	800538a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800512c:	4a06      	ldr	r2, [pc, #24]	@ (8005148 <HAL_InitTick+0x5c>)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005132:	2300      	movs	r3, #0
 8005134:	e000      	b.n	8005138 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005136:	2301      	movs	r3, #1
}
 8005138:	4618      	mov	r0, r3
 800513a:	3708      	adds	r7, #8
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}
 8005140:	20000020 	.word	0x20000020
 8005144:	20000028 	.word	0x20000028
 8005148:	20000024 	.word	0x20000024

0800514c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800514c:	b480      	push	{r7}
 800514e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005150:	4b06      	ldr	r3, [pc, #24]	@ (800516c <HAL_IncTick+0x20>)
 8005152:	781b      	ldrb	r3, [r3, #0]
 8005154:	461a      	mov	r2, r3
 8005156:	4b06      	ldr	r3, [pc, #24]	@ (8005170 <HAL_IncTick+0x24>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4413      	add	r3, r2
 800515c:	4a04      	ldr	r2, [pc, #16]	@ (8005170 <HAL_IncTick+0x24>)
 800515e:	6013      	str	r3, [r2, #0]
}
 8005160:	bf00      	nop
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr
 800516a:	bf00      	nop
 800516c:	20000028 	.word	0x20000028
 8005170:	200012ec 	.word	0x200012ec

08005174 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005174:	b480      	push	{r7}
 8005176:	af00      	add	r7, sp, #0
  return uwTick;
 8005178:	4b03      	ldr	r3, [pc, #12]	@ (8005188 <HAL_GetTick+0x14>)
 800517a:	681b      	ldr	r3, [r3, #0]
}
 800517c:	4618      	mov	r0, r3
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr
 8005186:	bf00      	nop
 8005188:	200012ec 	.word	0x200012ec

0800518c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b084      	sub	sp, #16
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005194:	f7ff ffee 	bl	8005174 <HAL_GetTick>
 8005198:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80051a4:	d005      	beq.n	80051b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80051a6:	4b0a      	ldr	r3, [pc, #40]	@ (80051d0 <HAL_Delay+0x44>)
 80051a8:	781b      	ldrb	r3, [r3, #0]
 80051aa:	461a      	mov	r2, r3
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	4413      	add	r3, r2
 80051b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80051b2:	bf00      	nop
 80051b4:	f7ff ffde 	bl	8005174 <HAL_GetTick>
 80051b8:	4602      	mov	r2, r0
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	1ad3      	subs	r3, r2, r3
 80051be:	68fa      	ldr	r2, [r7, #12]
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d8f7      	bhi.n	80051b4 <HAL_Delay+0x28>
  {
  }
}
 80051c4:	bf00      	nop
 80051c6:	bf00      	nop
 80051c8:	3710      	adds	r7, #16
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}
 80051ce:	bf00      	nop
 80051d0:	20000028 	.word	0x20000028

080051d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b085      	sub	sp, #20
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f003 0307 	and.w	r3, r3, #7
 80051e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80051e4:	4b0c      	ldr	r3, [pc, #48]	@ (8005218 <__NVIC_SetPriorityGrouping+0x44>)
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80051ea:	68ba      	ldr	r2, [r7, #8]
 80051ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80051f0:	4013      	ands	r3, r2
 80051f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80051fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005200:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005204:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005206:	4a04      	ldr	r2, [pc, #16]	@ (8005218 <__NVIC_SetPriorityGrouping+0x44>)
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	60d3      	str	r3, [r2, #12]
}
 800520c:	bf00      	nop
 800520e:	3714      	adds	r7, #20
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr
 8005218:	e000ed00 	.word	0xe000ed00

0800521c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800521c:	b480      	push	{r7}
 800521e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005220:	4b04      	ldr	r3, [pc, #16]	@ (8005234 <__NVIC_GetPriorityGrouping+0x18>)
 8005222:	68db      	ldr	r3, [r3, #12]
 8005224:	0a1b      	lsrs	r3, r3, #8
 8005226:	f003 0307 	and.w	r3, r3, #7
}
 800522a:	4618      	mov	r0, r3
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr
 8005234:	e000ed00 	.word	0xe000ed00

08005238 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005238:	b480      	push	{r7}
 800523a:	b083      	sub	sp, #12
 800523c:	af00      	add	r7, sp, #0
 800523e:	4603      	mov	r3, r0
 8005240:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005246:	2b00      	cmp	r3, #0
 8005248:	db0b      	blt.n	8005262 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800524a:	79fb      	ldrb	r3, [r7, #7]
 800524c:	f003 021f 	and.w	r2, r3, #31
 8005250:	4907      	ldr	r1, [pc, #28]	@ (8005270 <__NVIC_EnableIRQ+0x38>)
 8005252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005256:	095b      	lsrs	r3, r3, #5
 8005258:	2001      	movs	r0, #1
 800525a:	fa00 f202 	lsl.w	r2, r0, r2
 800525e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005262:	bf00      	nop
 8005264:	370c      	adds	r7, #12
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr
 800526e:	bf00      	nop
 8005270:	e000e100 	.word	0xe000e100

08005274 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005274:	b480      	push	{r7}
 8005276:	b083      	sub	sp, #12
 8005278:	af00      	add	r7, sp, #0
 800527a:	4603      	mov	r3, r0
 800527c:	6039      	str	r1, [r7, #0]
 800527e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005280:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005284:	2b00      	cmp	r3, #0
 8005286:	db0a      	blt.n	800529e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	b2da      	uxtb	r2, r3
 800528c:	490c      	ldr	r1, [pc, #48]	@ (80052c0 <__NVIC_SetPriority+0x4c>)
 800528e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005292:	0112      	lsls	r2, r2, #4
 8005294:	b2d2      	uxtb	r2, r2
 8005296:	440b      	add	r3, r1
 8005298:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800529c:	e00a      	b.n	80052b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	b2da      	uxtb	r2, r3
 80052a2:	4908      	ldr	r1, [pc, #32]	@ (80052c4 <__NVIC_SetPriority+0x50>)
 80052a4:	79fb      	ldrb	r3, [r7, #7]
 80052a6:	f003 030f 	and.w	r3, r3, #15
 80052aa:	3b04      	subs	r3, #4
 80052ac:	0112      	lsls	r2, r2, #4
 80052ae:	b2d2      	uxtb	r2, r2
 80052b0:	440b      	add	r3, r1
 80052b2:	761a      	strb	r2, [r3, #24]
}
 80052b4:	bf00      	nop
 80052b6:	370c      	adds	r7, #12
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr
 80052c0:	e000e100 	.word	0xe000e100
 80052c4:	e000ed00 	.word	0xe000ed00

080052c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b089      	sub	sp, #36	@ 0x24
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	60b9      	str	r1, [r7, #8]
 80052d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	f003 0307 	and.w	r3, r3, #7
 80052da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	f1c3 0307 	rsb	r3, r3, #7
 80052e2:	2b04      	cmp	r3, #4
 80052e4:	bf28      	it	cs
 80052e6:	2304      	movcs	r3, #4
 80052e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80052ea:	69fb      	ldr	r3, [r7, #28]
 80052ec:	3304      	adds	r3, #4
 80052ee:	2b06      	cmp	r3, #6
 80052f0:	d902      	bls.n	80052f8 <NVIC_EncodePriority+0x30>
 80052f2:	69fb      	ldr	r3, [r7, #28]
 80052f4:	3b03      	subs	r3, #3
 80052f6:	e000      	b.n	80052fa <NVIC_EncodePriority+0x32>
 80052f8:	2300      	movs	r3, #0
 80052fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005300:	69bb      	ldr	r3, [r7, #24]
 8005302:	fa02 f303 	lsl.w	r3, r2, r3
 8005306:	43da      	mvns	r2, r3
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	401a      	ands	r2, r3
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005310:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	fa01 f303 	lsl.w	r3, r1, r3
 800531a:	43d9      	mvns	r1, r3
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005320:	4313      	orrs	r3, r2
         );
}
 8005322:	4618      	mov	r0, r3
 8005324:	3724      	adds	r7, #36	@ 0x24
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr
	...

08005330 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b082      	sub	sp, #8
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	3b01      	subs	r3, #1
 800533c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005340:	d301      	bcc.n	8005346 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005342:	2301      	movs	r3, #1
 8005344:	e00f      	b.n	8005366 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005346:	4a0a      	ldr	r2, [pc, #40]	@ (8005370 <SysTick_Config+0x40>)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	3b01      	subs	r3, #1
 800534c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800534e:	210f      	movs	r1, #15
 8005350:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005354:	f7ff ff8e 	bl	8005274 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005358:	4b05      	ldr	r3, [pc, #20]	@ (8005370 <SysTick_Config+0x40>)
 800535a:	2200      	movs	r2, #0
 800535c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800535e:	4b04      	ldr	r3, [pc, #16]	@ (8005370 <SysTick_Config+0x40>)
 8005360:	2207      	movs	r2, #7
 8005362:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005364:	2300      	movs	r3, #0
}
 8005366:	4618      	mov	r0, r3
 8005368:	3708      	adds	r7, #8
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}
 800536e:	bf00      	nop
 8005370:	e000e010 	.word	0xe000e010

08005374 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b082      	sub	sp, #8
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800537c:	6878      	ldr	r0, [r7, #4]
 800537e:	f7ff ff29 	bl	80051d4 <__NVIC_SetPriorityGrouping>
}
 8005382:	bf00      	nop
 8005384:	3708      	adds	r7, #8
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}

0800538a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800538a:	b580      	push	{r7, lr}
 800538c:	b086      	sub	sp, #24
 800538e:	af00      	add	r7, sp, #0
 8005390:	4603      	mov	r3, r0
 8005392:	60b9      	str	r1, [r7, #8]
 8005394:	607a      	str	r2, [r7, #4]
 8005396:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005398:	2300      	movs	r3, #0
 800539a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800539c:	f7ff ff3e 	bl	800521c <__NVIC_GetPriorityGrouping>
 80053a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80053a2:	687a      	ldr	r2, [r7, #4]
 80053a4:	68b9      	ldr	r1, [r7, #8]
 80053a6:	6978      	ldr	r0, [r7, #20]
 80053a8:	f7ff ff8e 	bl	80052c8 <NVIC_EncodePriority>
 80053ac:	4602      	mov	r2, r0
 80053ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80053b2:	4611      	mov	r1, r2
 80053b4:	4618      	mov	r0, r3
 80053b6:	f7ff ff5d 	bl	8005274 <__NVIC_SetPriority>
}
 80053ba:	bf00      	nop
 80053bc:	3718      	adds	r7, #24
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}

080053c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80053c2:	b580      	push	{r7, lr}
 80053c4:	b082      	sub	sp, #8
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	4603      	mov	r3, r0
 80053ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80053cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053d0:	4618      	mov	r0, r3
 80053d2:	f7ff ff31 	bl	8005238 <__NVIC_EnableIRQ>
}
 80053d6:	bf00      	nop
 80053d8:	3708      	adds	r7, #8
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}

080053de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80053de:	b580      	push	{r7, lr}
 80053e0:	b082      	sub	sp, #8
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f7ff ffa2 	bl	8005330 <SysTick_Config>
 80053ec:	4603      	mov	r3, r0
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	3708      	adds	r7, #8
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}
	...

080053f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b089      	sub	sp, #36	@ 0x24
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
 8005400:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005402:	2300      	movs	r3, #0
 8005404:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005406:	2300      	movs	r3, #0
 8005408:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800540a:	2300      	movs	r3, #0
 800540c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800540e:	2300      	movs	r3, #0
 8005410:	61fb      	str	r3, [r7, #28]
 8005412:	e159      	b.n	80056c8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005414:	2201      	movs	r2, #1
 8005416:	69fb      	ldr	r3, [r7, #28]
 8005418:	fa02 f303 	lsl.w	r3, r2, r3
 800541c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	697a      	ldr	r2, [r7, #20]
 8005424:	4013      	ands	r3, r2
 8005426:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005428:	693a      	ldr	r2, [r7, #16]
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	429a      	cmp	r2, r3
 800542e:	f040 8148 	bne.w	80056c2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	f003 0303 	and.w	r3, r3, #3
 800543a:	2b01      	cmp	r3, #1
 800543c:	d005      	beq.n	800544a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005446:	2b02      	cmp	r3, #2
 8005448:	d130      	bne.n	80054ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005450:	69fb      	ldr	r3, [r7, #28]
 8005452:	005b      	lsls	r3, r3, #1
 8005454:	2203      	movs	r2, #3
 8005456:	fa02 f303 	lsl.w	r3, r2, r3
 800545a:	43db      	mvns	r3, r3
 800545c:	69ba      	ldr	r2, [r7, #24]
 800545e:	4013      	ands	r3, r2
 8005460:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	68da      	ldr	r2, [r3, #12]
 8005466:	69fb      	ldr	r3, [r7, #28]
 8005468:	005b      	lsls	r3, r3, #1
 800546a:	fa02 f303 	lsl.w	r3, r2, r3
 800546e:	69ba      	ldr	r2, [r7, #24]
 8005470:	4313      	orrs	r3, r2
 8005472:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	69ba      	ldr	r2, [r7, #24]
 8005478:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005480:	2201      	movs	r2, #1
 8005482:	69fb      	ldr	r3, [r7, #28]
 8005484:	fa02 f303 	lsl.w	r3, r2, r3
 8005488:	43db      	mvns	r3, r3
 800548a:	69ba      	ldr	r2, [r7, #24]
 800548c:	4013      	ands	r3, r2
 800548e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	091b      	lsrs	r3, r3, #4
 8005496:	f003 0201 	and.w	r2, r3, #1
 800549a:	69fb      	ldr	r3, [r7, #28]
 800549c:	fa02 f303 	lsl.w	r3, r2, r3
 80054a0:	69ba      	ldr	r2, [r7, #24]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	69ba      	ldr	r2, [r7, #24]
 80054aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	f003 0303 	and.w	r3, r3, #3
 80054b4:	2b03      	cmp	r3, #3
 80054b6:	d017      	beq.n	80054e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	68db      	ldr	r3, [r3, #12]
 80054bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80054be:	69fb      	ldr	r3, [r7, #28]
 80054c0:	005b      	lsls	r3, r3, #1
 80054c2:	2203      	movs	r2, #3
 80054c4:	fa02 f303 	lsl.w	r3, r2, r3
 80054c8:	43db      	mvns	r3, r3
 80054ca:	69ba      	ldr	r2, [r7, #24]
 80054cc:	4013      	ands	r3, r2
 80054ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	689a      	ldr	r2, [r3, #8]
 80054d4:	69fb      	ldr	r3, [r7, #28]
 80054d6:	005b      	lsls	r3, r3, #1
 80054d8:	fa02 f303 	lsl.w	r3, r2, r3
 80054dc:	69ba      	ldr	r2, [r7, #24]
 80054de:	4313      	orrs	r3, r2
 80054e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	69ba      	ldr	r2, [r7, #24]
 80054e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	f003 0303 	and.w	r3, r3, #3
 80054f0:	2b02      	cmp	r3, #2
 80054f2:	d123      	bne.n	800553c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80054f4:	69fb      	ldr	r3, [r7, #28]
 80054f6:	08da      	lsrs	r2, r3, #3
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	3208      	adds	r2, #8
 80054fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005500:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005502:	69fb      	ldr	r3, [r7, #28]
 8005504:	f003 0307 	and.w	r3, r3, #7
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	220f      	movs	r2, #15
 800550c:	fa02 f303 	lsl.w	r3, r2, r3
 8005510:	43db      	mvns	r3, r3
 8005512:	69ba      	ldr	r2, [r7, #24]
 8005514:	4013      	ands	r3, r2
 8005516:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	691a      	ldr	r2, [r3, #16]
 800551c:	69fb      	ldr	r3, [r7, #28]
 800551e:	f003 0307 	and.w	r3, r3, #7
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	fa02 f303 	lsl.w	r3, r2, r3
 8005528:	69ba      	ldr	r2, [r7, #24]
 800552a:	4313      	orrs	r3, r2
 800552c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800552e:	69fb      	ldr	r3, [r7, #28]
 8005530:	08da      	lsrs	r2, r3, #3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	3208      	adds	r2, #8
 8005536:	69b9      	ldr	r1, [r7, #24]
 8005538:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005542:	69fb      	ldr	r3, [r7, #28]
 8005544:	005b      	lsls	r3, r3, #1
 8005546:	2203      	movs	r2, #3
 8005548:	fa02 f303 	lsl.w	r3, r2, r3
 800554c:	43db      	mvns	r3, r3
 800554e:	69ba      	ldr	r2, [r7, #24]
 8005550:	4013      	ands	r3, r2
 8005552:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	f003 0203 	and.w	r2, r3, #3
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	005b      	lsls	r3, r3, #1
 8005560:	fa02 f303 	lsl.w	r3, r2, r3
 8005564:	69ba      	ldr	r2, [r7, #24]
 8005566:	4313      	orrs	r3, r2
 8005568:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	69ba      	ldr	r2, [r7, #24]
 800556e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005578:	2b00      	cmp	r3, #0
 800557a:	f000 80a2 	beq.w	80056c2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800557e:	2300      	movs	r3, #0
 8005580:	60fb      	str	r3, [r7, #12]
 8005582:	4b57      	ldr	r3, [pc, #348]	@ (80056e0 <HAL_GPIO_Init+0x2e8>)
 8005584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005586:	4a56      	ldr	r2, [pc, #344]	@ (80056e0 <HAL_GPIO_Init+0x2e8>)
 8005588:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800558c:	6453      	str	r3, [r2, #68]	@ 0x44
 800558e:	4b54      	ldr	r3, [pc, #336]	@ (80056e0 <HAL_GPIO_Init+0x2e8>)
 8005590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005592:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005596:	60fb      	str	r3, [r7, #12]
 8005598:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800559a:	4a52      	ldr	r2, [pc, #328]	@ (80056e4 <HAL_GPIO_Init+0x2ec>)
 800559c:	69fb      	ldr	r3, [r7, #28]
 800559e:	089b      	lsrs	r3, r3, #2
 80055a0:	3302      	adds	r3, #2
 80055a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80055a8:	69fb      	ldr	r3, [r7, #28]
 80055aa:	f003 0303 	and.w	r3, r3, #3
 80055ae:	009b      	lsls	r3, r3, #2
 80055b0:	220f      	movs	r2, #15
 80055b2:	fa02 f303 	lsl.w	r3, r2, r3
 80055b6:	43db      	mvns	r3, r3
 80055b8:	69ba      	ldr	r2, [r7, #24]
 80055ba:	4013      	ands	r3, r2
 80055bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a49      	ldr	r2, [pc, #292]	@ (80056e8 <HAL_GPIO_Init+0x2f0>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d019      	beq.n	80055fa <HAL_GPIO_Init+0x202>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4a48      	ldr	r2, [pc, #288]	@ (80056ec <HAL_GPIO_Init+0x2f4>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d013      	beq.n	80055f6 <HAL_GPIO_Init+0x1fe>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4a47      	ldr	r2, [pc, #284]	@ (80056f0 <HAL_GPIO_Init+0x2f8>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d00d      	beq.n	80055f2 <HAL_GPIO_Init+0x1fa>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	4a46      	ldr	r2, [pc, #280]	@ (80056f4 <HAL_GPIO_Init+0x2fc>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d007      	beq.n	80055ee <HAL_GPIO_Init+0x1f6>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	4a45      	ldr	r2, [pc, #276]	@ (80056f8 <HAL_GPIO_Init+0x300>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d101      	bne.n	80055ea <HAL_GPIO_Init+0x1f2>
 80055e6:	2304      	movs	r3, #4
 80055e8:	e008      	b.n	80055fc <HAL_GPIO_Init+0x204>
 80055ea:	2307      	movs	r3, #7
 80055ec:	e006      	b.n	80055fc <HAL_GPIO_Init+0x204>
 80055ee:	2303      	movs	r3, #3
 80055f0:	e004      	b.n	80055fc <HAL_GPIO_Init+0x204>
 80055f2:	2302      	movs	r3, #2
 80055f4:	e002      	b.n	80055fc <HAL_GPIO_Init+0x204>
 80055f6:	2301      	movs	r3, #1
 80055f8:	e000      	b.n	80055fc <HAL_GPIO_Init+0x204>
 80055fa:	2300      	movs	r3, #0
 80055fc:	69fa      	ldr	r2, [r7, #28]
 80055fe:	f002 0203 	and.w	r2, r2, #3
 8005602:	0092      	lsls	r2, r2, #2
 8005604:	4093      	lsls	r3, r2
 8005606:	69ba      	ldr	r2, [r7, #24]
 8005608:	4313      	orrs	r3, r2
 800560a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800560c:	4935      	ldr	r1, [pc, #212]	@ (80056e4 <HAL_GPIO_Init+0x2ec>)
 800560e:	69fb      	ldr	r3, [r7, #28]
 8005610:	089b      	lsrs	r3, r3, #2
 8005612:	3302      	adds	r3, #2
 8005614:	69ba      	ldr	r2, [r7, #24]
 8005616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800561a:	4b38      	ldr	r3, [pc, #224]	@ (80056fc <HAL_GPIO_Init+0x304>)
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	43db      	mvns	r3, r3
 8005624:	69ba      	ldr	r2, [r7, #24]
 8005626:	4013      	ands	r3, r2
 8005628:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005632:	2b00      	cmp	r3, #0
 8005634:	d003      	beq.n	800563e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005636:	69ba      	ldr	r2, [r7, #24]
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	4313      	orrs	r3, r2
 800563c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800563e:	4a2f      	ldr	r2, [pc, #188]	@ (80056fc <HAL_GPIO_Init+0x304>)
 8005640:	69bb      	ldr	r3, [r7, #24]
 8005642:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005644:	4b2d      	ldr	r3, [pc, #180]	@ (80056fc <HAL_GPIO_Init+0x304>)
 8005646:	68db      	ldr	r3, [r3, #12]
 8005648:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	43db      	mvns	r3, r3
 800564e:	69ba      	ldr	r2, [r7, #24]
 8005650:	4013      	ands	r3, r2
 8005652:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800565c:	2b00      	cmp	r3, #0
 800565e:	d003      	beq.n	8005668 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005660:	69ba      	ldr	r2, [r7, #24]
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	4313      	orrs	r3, r2
 8005666:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005668:	4a24      	ldr	r2, [pc, #144]	@ (80056fc <HAL_GPIO_Init+0x304>)
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800566e:	4b23      	ldr	r3, [pc, #140]	@ (80056fc <HAL_GPIO_Init+0x304>)
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	43db      	mvns	r3, r3
 8005678:	69ba      	ldr	r2, [r7, #24]
 800567a:	4013      	ands	r3, r2
 800567c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005686:	2b00      	cmp	r3, #0
 8005688:	d003      	beq.n	8005692 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800568a:	69ba      	ldr	r2, [r7, #24]
 800568c:	693b      	ldr	r3, [r7, #16]
 800568e:	4313      	orrs	r3, r2
 8005690:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005692:	4a1a      	ldr	r2, [pc, #104]	@ (80056fc <HAL_GPIO_Init+0x304>)
 8005694:	69bb      	ldr	r3, [r7, #24]
 8005696:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005698:	4b18      	ldr	r3, [pc, #96]	@ (80056fc <HAL_GPIO_Init+0x304>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	43db      	mvns	r3, r3
 80056a2:	69ba      	ldr	r2, [r7, #24]
 80056a4:	4013      	ands	r3, r2
 80056a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d003      	beq.n	80056bc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80056b4:	69ba      	ldr	r2, [r7, #24]
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80056bc:	4a0f      	ldr	r2, [pc, #60]	@ (80056fc <HAL_GPIO_Init+0x304>)
 80056be:	69bb      	ldr	r3, [r7, #24]
 80056c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	3301      	adds	r3, #1
 80056c6:	61fb      	str	r3, [r7, #28]
 80056c8:	69fb      	ldr	r3, [r7, #28]
 80056ca:	2b0f      	cmp	r3, #15
 80056cc:	f67f aea2 	bls.w	8005414 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80056d0:	bf00      	nop
 80056d2:	bf00      	nop
 80056d4:	3724      	adds	r7, #36	@ 0x24
 80056d6:	46bd      	mov	sp, r7
 80056d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056dc:	4770      	bx	lr
 80056de:	bf00      	nop
 80056e0:	40023800 	.word	0x40023800
 80056e4:	40013800 	.word	0x40013800
 80056e8:	40020000 	.word	0x40020000
 80056ec:	40020400 	.word	0x40020400
 80056f0:	40020800 	.word	0x40020800
 80056f4:	40020c00 	.word	0x40020c00
 80056f8:	40021000 	.word	0x40021000
 80056fc:	40013c00 	.word	0x40013c00

08005700 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005700:	b480      	push	{r7}
 8005702:	b085      	sub	sp, #20
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	460b      	mov	r3, r1
 800570a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	691a      	ldr	r2, [r3, #16]
 8005710:	887b      	ldrh	r3, [r7, #2]
 8005712:	4013      	ands	r3, r2
 8005714:	2b00      	cmp	r3, #0
 8005716:	d002      	beq.n	800571e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005718:	2301      	movs	r3, #1
 800571a:	73fb      	strb	r3, [r7, #15]
 800571c:	e001      	b.n	8005722 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800571e:	2300      	movs	r3, #0
 8005720:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005722:	7bfb      	ldrb	r3, [r7, #15]
}
 8005724:	4618      	mov	r0, r3
 8005726:	3714      	adds	r7, #20
 8005728:	46bd      	mov	sp, r7
 800572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572e:	4770      	bx	lr

08005730 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005730:	b480      	push	{r7}
 8005732:	b083      	sub	sp, #12
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
 8005738:	460b      	mov	r3, r1
 800573a:	807b      	strh	r3, [r7, #2]
 800573c:	4613      	mov	r3, r2
 800573e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005740:	787b      	ldrb	r3, [r7, #1]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d003      	beq.n	800574e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005746:	887a      	ldrh	r2, [r7, #2]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800574c:	e003      	b.n	8005756 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800574e:	887b      	ldrh	r3, [r7, #2]
 8005750:	041a      	lsls	r2, r3, #16
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	619a      	str	r2, [r3, #24]
}
 8005756:	bf00      	nop
 8005758:	370c      	adds	r7, #12
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr
	...

08005764 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d101      	bne.n	8005776 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e12b      	b.n	80059ce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800577c:	b2db      	uxtb	r3, r3
 800577e:	2b00      	cmp	r3, #0
 8005780:	d106      	bne.n	8005790 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f7ff f98a 	bl	8004aa4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2224      	movs	r2, #36	@ 0x24
 8005794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f022 0201 	bic.w	r2, r2, #1
 80057a6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80057b6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80057c6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80057c8:	f001 f9c8 	bl	8006b5c <HAL_RCC_GetPCLK1Freq>
 80057cc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	4a81      	ldr	r2, [pc, #516]	@ (80059d8 <HAL_I2C_Init+0x274>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d807      	bhi.n	80057e8 <HAL_I2C_Init+0x84>
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	4a80      	ldr	r2, [pc, #512]	@ (80059dc <HAL_I2C_Init+0x278>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	bf94      	ite	ls
 80057e0:	2301      	movls	r3, #1
 80057e2:	2300      	movhi	r3, #0
 80057e4:	b2db      	uxtb	r3, r3
 80057e6:	e006      	b.n	80057f6 <HAL_I2C_Init+0x92>
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	4a7d      	ldr	r2, [pc, #500]	@ (80059e0 <HAL_I2C_Init+0x27c>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	bf94      	ite	ls
 80057f0:	2301      	movls	r3, #1
 80057f2:	2300      	movhi	r3, #0
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d001      	beq.n	80057fe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	e0e7      	b.n	80059ce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	4a78      	ldr	r2, [pc, #480]	@ (80059e4 <HAL_I2C_Init+0x280>)
 8005802:	fba2 2303 	umull	r2, r3, r2, r3
 8005806:	0c9b      	lsrs	r3, r3, #18
 8005808:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	68ba      	ldr	r2, [r7, #8]
 800581a:	430a      	orrs	r2, r1
 800581c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	6a1b      	ldr	r3, [r3, #32]
 8005824:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	4a6a      	ldr	r2, [pc, #424]	@ (80059d8 <HAL_I2C_Init+0x274>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d802      	bhi.n	8005838 <HAL_I2C_Init+0xd4>
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	3301      	adds	r3, #1
 8005836:	e009      	b.n	800584c <HAL_I2C_Init+0xe8>
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800583e:	fb02 f303 	mul.w	r3, r2, r3
 8005842:	4a69      	ldr	r2, [pc, #420]	@ (80059e8 <HAL_I2C_Init+0x284>)
 8005844:	fba2 2303 	umull	r2, r3, r2, r3
 8005848:	099b      	lsrs	r3, r3, #6
 800584a:	3301      	adds	r3, #1
 800584c:	687a      	ldr	r2, [r7, #4]
 800584e:	6812      	ldr	r2, [r2, #0]
 8005850:	430b      	orrs	r3, r1
 8005852:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	69db      	ldr	r3, [r3, #28]
 800585a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800585e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	495c      	ldr	r1, [pc, #368]	@ (80059d8 <HAL_I2C_Init+0x274>)
 8005868:	428b      	cmp	r3, r1
 800586a:	d819      	bhi.n	80058a0 <HAL_I2C_Init+0x13c>
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	1e59      	subs	r1, r3, #1
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	005b      	lsls	r3, r3, #1
 8005876:	fbb1 f3f3 	udiv	r3, r1, r3
 800587a:	1c59      	adds	r1, r3, #1
 800587c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005880:	400b      	ands	r3, r1
 8005882:	2b00      	cmp	r3, #0
 8005884:	d00a      	beq.n	800589c <HAL_I2C_Init+0x138>
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	1e59      	subs	r1, r3, #1
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	005b      	lsls	r3, r3, #1
 8005890:	fbb1 f3f3 	udiv	r3, r1, r3
 8005894:	3301      	adds	r3, #1
 8005896:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800589a:	e051      	b.n	8005940 <HAL_I2C_Init+0x1dc>
 800589c:	2304      	movs	r3, #4
 800589e:	e04f      	b.n	8005940 <HAL_I2C_Init+0x1dc>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d111      	bne.n	80058cc <HAL_I2C_Init+0x168>
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	1e58      	subs	r0, r3, #1
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6859      	ldr	r1, [r3, #4]
 80058b0:	460b      	mov	r3, r1
 80058b2:	005b      	lsls	r3, r3, #1
 80058b4:	440b      	add	r3, r1
 80058b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80058ba:	3301      	adds	r3, #1
 80058bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	bf0c      	ite	eq
 80058c4:	2301      	moveq	r3, #1
 80058c6:	2300      	movne	r3, #0
 80058c8:	b2db      	uxtb	r3, r3
 80058ca:	e012      	b.n	80058f2 <HAL_I2C_Init+0x18e>
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	1e58      	subs	r0, r3, #1
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6859      	ldr	r1, [r3, #4]
 80058d4:	460b      	mov	r3, r1
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	440b      	add	r3, r1
 80058da:	0099      	lsls	r1, r3, #2
 80058dc:	440b      	add	r3, r1
 80058de:	fbb0 f3f3 	udiv	r3, r0, r3
 80058e2:	3301      	adds	r3, #1
 80058e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	bf0c      	ite	eq
 80058ec:	2301      	moveq	r3, #1
 80058ee:	2300      	movne	r3, #0
 80058f0:	b2db      	uxtb	r3, r3
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d001      	beq.n	80058fa <HAL_I2C_Init+0x196>
 80058f6:	2301      	movs	r3, #1
 80058f8:	e022      	b.n	8005940 <HAL_I2C_Init+0x1dc>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d10e      	bne.n	8005920 <HAL_I2C_Init+0x1bc>
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	1e58      	subs	r0, r3, #1
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6859      	ldr	r1, [r3, #4]
 800590a:	460b      	mov	r3, r1
 800590c:	005b      	lsls	r3, r3, #1
 800590e:	440b      	add	r3, r1
 8005910:	fbb0 f3f3 	udiv	r3, r0, r3
 8005914:	3301      	adds	r3, #1
 8005916:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800591a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800591e:	e00f      	b.n	8005940 <HAL_I2C_Init+0x1dc>
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	1e58      	subs	r0, r3, #1
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6859      	ldr	r1, [r3, #4]
 8005928:	460b      	mov	r3, r1
 800592a:	009b      	lsls	r3, r3, #2
 800592c:	440b      	add	r3, r1
 800592e:	0099      	lsls	r1, r3, #2
 8005930:	440b      	add	r3, r1
 8005932:	fbb0 f3f3 	udiv	r3, r0, r3
 8005936:	3301      	adds	r3, #1
 8005938:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800593c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005940:	6879      	ldr	r1, [r7, #4]
 8005942:	6809      	ldr	r1, [r1, #0]
 8005944:	4313      	orrs	r3, r2
 8005946:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	69da      	ldr	r2, [r3, #28]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6a1b      	ldr	r3, [r3, #32]
 800595a:	431a      	orrs	r2, r3
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	430a      	orrs	r2, r1
 8005962:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800596e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005972:	687a      	ldr	r2, [r7, #4]
 8005974:	6911      	ldr	r1, [r2, #16]
 8005976:	687a      	ldr	r2, [r7, #4]
 8005978:	68d2      	ldr	r2, [r2, #12]
 800597a:	4311      	orrs	r1, r2
 800597c:	687a      	ldr	r2, [r7, #4]
 800597e:	6812      	ldr	r2, [r2, #0]
 8005980:	430b      	orrs	r3, r1
 8005982:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	68db      	ldr	r3, [r3, #12]
 800598a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	695a      	ldr	r2, [r3, #20]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	699b      	ldr	r3, [r3, #24]
 8005996:	431a      	orrs	r2, r3
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	430a      	orrs	r2, r1
 800599e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f042 0201 	orr.w	r2, r2, #1
 80059ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2200      	movs	r2, #0
 80059b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2220      	movs	r2, #32
 80059ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2200      	movs	r2, #0
 80059c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2200      	movs	r2, #0
 80059c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80059cc:	2300      	movs	r3, #0
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3710      	adds	r7, #16
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
 80059d6:	bf00      	nop
 80059d8:	000186a0 	.word	0x000186a0
 80059dc:	001e847f 	.word	0x001e847f
 80059e0:	003d08ff 	.word	0x003d08ff
 80059e4:	431bde83 	.word	0x431bde83
 80059e8:	10624dd3 	.word	0x10624dd3

080059ec <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b088      	sub	sp, #32
 80059f0:	af02      	add	r7, sp, #8
 80059f2:	60f8      	str	r0, [r7, #12]
 80059f4:	607a      	str	r2, [r7, #4]
 80059f6:	461a      	mov	r2, r3
 80059f8:	460b      	mov	r3, r1
 80059fa:	817b      	strh	r3, [r7, #10]
 80059fc:	4613      	mov	r3, r2
 80059fe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005a00:	f7ff fbb8 	bl	8005174 <HAL_GetTick>
 8005a04:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	2b20      	cmp	r3, #32
 8005a10:	f040 80e0 	bne.w	8005bd4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	2319      	movs	r3, #25
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	4970      	ldr	r1, [pc, #448]	@ (8005be0 <HAL_I2C_Master_Transmit+0x1f4>)
 8005a1e:	68f8      	ldr	r0, [r7, #12]
 8005a20:	f000 fa92 	bl	8005f48 <I2C_WaitOnFlagUntilTimeout>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d001      	beq.n	8005a2e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005a2a:	2302      	movs	r3, #2
 8005a2c:	e0d3      	b.n	8005bd6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	d101      	bne.n	8005a3c <HAL_I2C_Master_Transmit+0x50>
 8005a38:	2302      	movs	r3, #2
 8005a3a:	e0cc      	b.n	8005bd6 <HAL_I2C_Master_Transmit+0x1ea>
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 0301 	and.w	r3, r3, #1
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d007      	beq.n	8005a62 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f042 0201 	orr.w	r2, r2, #1
 8005a60:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	681a      	ldr	r2, [r3, #0]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a70:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2221      	movs	r2, #33	@ 0x21
 8005a76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2210      	movs	r2, #16
 8005a7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2200      	movs	r2, #0
 8005a86:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	687a      	ldr	r2, [r7, #4]
 8005a8c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	893a      	ldrh	r2, [r7, #8]
 8005a92:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a98:	b29a      	uxth	r2, r3
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	4a50      	ldr	r2, [pc, #320]	@ (8005be4 <HAL_I2C_Master_Transmit+0x1f8>)
 8005aa2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005aa4:	8979      	ldrh	r1, [r7, #10]
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	6a3a      	ldr	r2, [r7, #32]
 8005aaa:	68f8      	ldr	r0, [r7, #12]
 8005aac:	f000 f9ca 	bl	8005e44 <I2C_MasterRequestWrite>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d001      	beq.n	8005aba <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e08d      	b.n	8005bd6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005aba:	2300      	movs	r3, #0
 8005abc:	613b      	str	r3, [r7, #16]
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	695b      	ldr	r3, [r3, #20]
 8005ac4:	613b      	str	r3, [r7, #16]
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	613b      	str	r3, [r7, #16]
 8005ace:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005ad0:	e066      	b.n	8005ba0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ad2:	697a      	ldr	r2, [r7, #20]
 8005ad4:	6a39      	ldr	r1, [r7, #32]
 8005ad6:	68f8      	ldr	r0, [r7, #12]
 8005ad8:	f000 fb50 	bl	800617c <I2C_WaitOnTXEFlagUntilTimeout>
 8005adc:	4603      	mov	r3, r0
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d00d      	beq.n	8005afe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ae6:	2b04      	cmp	r3, #4
 8005ae8:	d107      	bne.n	8005afa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	681a      	ldr	r2, [r3, #0]
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005af8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e06b      	b.n	8005bd6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b02:	781a      	ldrb	r2, [r3, #0]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b0e:	1c5a      	adds	r2, r3, #1
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b18:	b29b      	uxth	r3, r3
 8005b1a:	3b01      	subs	r3, #1
 8005b1c:	b29a      	uxth	r2, r3
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b26:	3b01      	subs	r3, #1
 8005b28:	b29a      	uxth	r2, r3
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	695b      	ldr	r3, [r3, #20]
 8005b34:	f003 0304 	and.w	r3, r3, #4
 8005b38:	2b04      	cmp	r3, #4
 8005b3a:	d11b      	bne.n	8005b74 <HAL_I2C_Master_Transmit+0x188>
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d017      	beq.n	8005b74 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b48:	781a      	ldrb	r2, [r3, #0]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b54:	1c5a      	adds	r2, r3, #1
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	3b01      	subs	r3, #1
 8005b62:	b29a      	uxth	r2, r3
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b6c:	3b01      	subs	r3, #1
 8005b6e:	b29a      	uxth	r2, r3
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b74:	697a      	ldr	r2, [r7, #20]
 8005b76:	6a39      	ldr	r1, [r7, #32]
 8005b78:	68f8      	ldr	r0, [r7, #12]
 8005b7a:	f000 fb47 	bl	800620c <I2C_WaitOnBTFFlagUntilTimeout>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d00d      	beq.n	8005ba0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b88:	2b04      	cmp	r3, #4
 8005b8a:	d107      	bne.n	8005b9c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	681a      	ldr	r2, [r3, #0]
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b9a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	e01a      	b.n	8005bd6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d194      	bne.n	8005ad2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005bb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2220      	movs	r2, #32
 8005bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	e000      	b.n	8005bd6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005bd4:	2302      	movs	r3, #2
  }
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3718      	adds	r7, #24
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop
 8005be0:	00100002 	.word	0x00100002
 8005be4:	ffff0000 	.word	0xffff0000

08005be8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b08a      	sub	sp, #40	@ 0x28
 8005bec:	af02      	add	r7, sp, #8
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	607a      	str	r2, [r7, #4]
 8005bf2:	603b      	str	r3, [r7, #0]
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005bf8:	f7ff fabc 	bl	8005174 <HAL_GetTick>
 8005bfc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	2b20      	cmp	r3, #32
 8005c0c:	f040 8111 	bne.w	8005e32 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005c10:	69fb      	ldr	r3, [r7, #28]
 8005c12:	9300      	str	r3, [sp, #0]
 8005c14:	2319      	movs	r3, #25
 8005c16:	2201      	movs	r2, #1
 8005c18:	4988      	ldr	r1, [pc, #544]	@ (8005e3c <HAL_I2C_IsDeviceReady+0x254>)
 8005c1a:	68f8      	ldr	r0, [r7, #12]
 8005c1c:	f000 f994 	bl	8005f48 <I2C_WaitOnFlagUntilTimeout>
 8005c20:	4603      	mov	r3, r0
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d001      	beq.n	8005c2a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005c26:	2302      	movs	r3, #2
 8005c28:	e104      	b.n	8005e34 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d101      	bne.n	8005c38 <HAL_I2C_IsDeviceReady+0x50>
 8005c34:	2302      	movs	r3, #2
 8005c36:	e0fd      	b.n	8005e34 <HAL_I2C_IsDeviceReady+0x24c>
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f003 0301 	and.w	r3, r3, #1
 8005c4a:	2b01      	cmp	r3, #1
 8005c4c:	d007      	beq.n	8005c5e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f042 0201 	orr.w	r2, r2, #1
 8005c5c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c6c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	2224      	movs	r2, #36	@ 0x24
 8005c72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	4a70      	ldr	r2, [pc, #448]	@ (8005e40 <HAL_I2C_IsDeviceReady+0x258>)
 8005c80:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c90:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005c92:	69fb      	ldr	r3, [r7, #28]
 8005c94:	9300      	str	r3, [sp, #0]
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005c9e:	68f8      	ldr	r0, [r7, #12]
 8005ca0:	f000 f952 	bl	8005f48 <I2C_WaitOnFlagUntilTimeout>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d00d      	beq.n	8005cc6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cb4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cb8:	d103      	bne.n	8005cc2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005cc0:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8005cc2:	2303      	movs	r3, #3
 8005cc4:	e0b6      	b.n	8005e34 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005cc6:	897b      	ldrh	r3, [r7, #10]
 8005cc8:	b2db      	uxtb	r3, r3
 8005cca:	461a      	mov	r2, r3
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005cd4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005cd6:	f7ff fa4d 	bl	8005174 <HAL_GetTick>
 8005cda:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	695b      	ldr	r3, [r3, #20]
 8005ce2:	f003 0302 	and.w	r3, r3, #2
 8005ce6:	2b02      	cmp	r3, #2
 8005ce8:	bf0c      	ite	eq
 8005cea:	2301      	moveq	r3, #1
 8005cec:	2300      	movne	r3, #0
 8005cee:	b2db      	uxtb	r3, r3
 8005cf0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	695b      	ldr	r3, [r3, #20]
 8005cf8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cfc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d00:	bf0c      	ite	eq
 8005d02:	2301      	moveq	r3, #1
 8005d04:	2300      	movne	r3, #0
 8005d06:	b2db      	uxtb	r3, r3
 8005d08:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005d0a:	e025      	b.n	8005d58 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005d0c:	f7ff fa32 	bl	8005174 <HAL_GetTick>
 8005d10:	4602      	mov	r2, r0
 8005d12:	69fb      	ldr	r3, [r7, #28]
 8005d14:	1ad3      	subs	r3, r2, r3
 8005d16:	683a      	ldr	r2, [r7, #0]
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d302      	bcc.n	8005d22 <HAL_I2C_IsDeviceReady+0x13a>
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d103      	bne.n	8005d2a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	22a0      	movs	r2, #160	@ 0xa0
 8005d26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	695b      	ldr	r3, [r3, #20]
 8005d30:	f003 0302 	and.w	r3, r3, #2
 8005d34:	2b02      	cmp	r3, #2
 8005d36:	bf0c      	ite	eq
 8005d38:	2301      	moveq	r3, #1
 8005d3a:	2300      	movne	r3, #0
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	695b      	ldr	r3, [r3, #20]
 8005d46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d4e:	bf0c      	ite	eq
 8005d50:	2301      	moveq	r3, #1
 8005d52:	2300      	movne	r3, #0
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d5e:	b2db      	uxtb	r3, r3
 8005d60:	2ba0      	cmp	r3, #160	@ 0xa0
 8005d62:	d005      	beq.n	8005d70 <HAL_I2C_IsDeviceReady+0x188>
 8005d64:	7dfb      	ldrb	r3, [r7, #23]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d102      	bne.n	8005d70 <HAL_I2C_IsDeviceReady+0x188>
 8005d6a:	7dbb      	ldrb	r3, [r7, #22]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d0cd      	beq.n	8005d0c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2220      	movs	r2, #32
 8005d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	695b      	ldr	r3, [r3, #20]
 8005d7e:	f003 0302 	and.w	r3, r3, #2
 8005d82:	2b02      	cmp	r3, #2
 8005d84:	d129      	bne.n	8005dda <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	681a      	ldr	r2, [r3, #0]
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d94:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d96:	2300      	movs	r3, #0
 8005d98:	613b      	str	r3, [r7, #16]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	695b      	ldr	r3, [r3, #20]
 8005da0:	613b      	str	r3, [r7, #16]
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	699b      	ldr	r3, [r3, #24]
 8005da8:	613b      	str	r3, [r7, #16]
 8005daa:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005dac:	69fb      	ldr	r3, [r7, #28]
 8005dae:	9300      	str	r3, [sp, #0]
 8005db0:	2319      	movs	r3, #25
 8005db2:	2201      	movs	r2, #1
 8005db4:	4921      	ldr	r1, [pc, #132]	@ (8005e3c <HAL_I2C_IsDeviceReady+0x254>)
 8005db6:	68f8      	ldr	r0, [r7, #12]
 8005db8:	f000 f8c6 	bl	8005f48 <I2C_WaitOnFlagUntilTimeout>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d001      	beq.n	8005dc6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e036      	b.n	8005e34 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2220      	movs	r2, #32
 8005dca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	e02c      	b.n	8005e34 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005de8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005df2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005df4:	69fb      	ldr	r3, [r7, #28]
 8005df6:	9300      	str	r3, [sp, #0]
 8005df8:	2319      	movs	r3, #25
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	490f      	ldr	r1, [pc, #60]	@ (8005e3c <HAL_I2C_IsDeviceReady+0x254>)
 8005dfe:	68f8      	ldr	r0, [r7, #12]
 8005e00:	f000 f8a2 	bl	8005f48 <I2C_WaitOnFlagUntilTimeout>
 8005e04:	4603      	mov	r3, r0
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d001      	beq.n	8005e0e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e012      	b.n	8005e34 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005e0e:	69bb      	ldr	r3, [r7, #24]
 8005e10:	3301      	adds	r3, #1
 8005e12:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005e14:	69ba      	ldr	r2, [r7, #24]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	f4ff af32 	bcc.w	8005c82 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2220      	movs	r2, #32
 8005e22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	e000      	b.n	8005e34 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005e32:	2302      	movs	r3, #2
  }
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	3720      	adds	r7, #32
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bd80      	pop	{r7, pc}
 8005e3c:	00100002 	.word	0x00100002
 8005e40:	ffff0000 	.word	0xffff0000

08005e44 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b088      	sub	sp, #32
 8005e48:	af02      	add	r7, sp, #8
 8005e4a:	60f8      	str	r0, [r7, #12]
 8005e4c:	607a      	str	r2, [r7, #4]
 8005e4e:	603b      	str	r3, [r7, #0]
 8005e50:	460b      	mov	r3, r1
 8005e52:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e58:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	2b08      	cmp	r3, #8
 8005e5e:	d006      	beq.n	8005e6e <I2C_MasterRequestWrite+0x2a>
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	2b01      	cmp	r3, #1
 8005e64:	d003      	beq.n	8005e6e <I2C_MasterRequestWrite+0x2a>
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005e6c:	d108      	bne.n	8005e80 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	681a      	ldr	r2, [r3, #0]
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005e7c:	601a      	str	r2, [r3, #0]
 8005e7e:	e00b      	b.n	8005e98 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e84:	2b12      	cmp	r3, #18
 8005e86:	d107      	bne.n	8005e98 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	681a      	ldr	r2, [r3, #0]
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005e96:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	9300      	str	r3, [sp, #0]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005ea4:	68f8      	ldr	r0, [r7, #12]
 8005ea6:	f000 f84f 	bl	8005f48 <I2C_WaitOnFlagUntilTimeout>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d00d      	beq.n	8005ecc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ebe:	d103      	bne.n	8005ec8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ec6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005ec8:	2303      	movs	r3, #3
 8005eca:	e035      	b.n	8005f38 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	691b      	ldr	r3, [r3, #16]
 8005ed0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ed4:	d108      	bne.n	8005ee8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005ed6:	897b      	ldrh	r3, [r7, #10]
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	461a      	mov	r2, r3
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005ee4:	611a      	str	r2, [r3, #16]
 8005ee6:	e01b      	b.n	8005f20 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005ee8:	897b      	ldrh	r3, [r7, #10]
 8005eea:	11db      	asrs	r3, r3, #7
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	f003 0306 	and.w	r3, r3, #6
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	f063 030f 	orn	r3, r3, #15
 8005ef8:	b2da      	uxtb	r2, r3
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	687a      	ldr	r2, [r7, #4]
 8005f04:	490e      	ldr	r1, [pc, #56]	@ (8005f40 <I2C_MasterRequestWrite+0xfc>)
 8005f06:	68f8      	ldr	r0, [r7, #12]
 8005f08:	f000 f898 	bl	800603c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d001      	beq.n	8005f16 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005f12:	2301      	movs	r3, #1
 8005f14:	e010      	b.n	8005f38 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005f16:	897b      	ldrh	r3, [r7, #10]
 8005f18:	b2da      	uxtb	r2, r3
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	4907      	ldr	r1, [pc, #28]	@ (8005f44 <I2C_MasterRequestWrite+0x100>)
 8005f26:	68f8      	ldr	r0, [r7, #12]
 8005f28:	f000 f888 	bl	800603c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d001      	beq.n	8005f36 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	e000      	b.n	8005f38 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005f36:	2300      	movs	r3, #0
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3718      	adds	r7, #24
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	00010008 	.word	0x00010008
 8005f44:	00010002 	.word	0x00010002

08005f48 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	60f8      	str	r0, [r7, #12]
 8005f50:	60b9      	str	r1, [r7, #8]
 8005f52:	603b      	str	r3, [r7, #0]
 8005f54:	4613      	mov	r3, r2
 8005f56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f58:	e048      	b.n	8005fec <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005f60:	d044      	beq.n	8005fec <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f62:	f7ff f907 	bl	8005174 <HAL_GetTick>
 8005f66:	4602      	mov	r2, r0
 8005f68:	69bb      	ldr	r3, [r7, #24]
 8005f6a:	1ad3      	subs	r3, r2, r3
 8005f6c:	683a      	ldr	r2, [r7, #0]
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d302      	bcc.n	8005f78 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d139      	bne.n	8005fec <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	0c1b      	lsrs	r3, r3, #16
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	2b01      	cmp	r3, #1
 8005f80:	d10d      	bne.n	8005f9e <I2C_WaitOnFlagUntilTimeout+0x56>
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	695b      	ldr	r3, [r3, #20]
 8005f88:	43da      	mvns	r2, r3
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	4013      	ands	r3, r2
 8005f8e:	b29b      	uxth	r3, r3
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	bf0c      	ite	eq
 8005f94:	2301      	moveq	r3, #1
 8005f96:	2300      	movne	r3, #0
 8005f98:	b2db      	uxtb	r3, r3
 8005f9a:	461a      	mov	r2, r3
 8005f9c:	e00c      	b.n	8005fb8 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	699b      	ldr	r3, [r3, #24]
 8005fa4:	43da      	mvns	r2, r3
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	4013      	ands	r3, r2
 8005faa:	b29b      	uxth	r3, r3
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	bf0c      	ite	eq
 8005fb0:	2301      	moveq	r3, #1
 8005fb2:	2300      	movne	r3, #0
 8005fb4:	b2db      	uxtb	r3, r3
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	79fb      	ldrb	r3, [r7, #7]
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d116      	bne.n	8005fec <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2220      	movs	r2, #32
 8005fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fd8:	f043 0220 	orr.w	r2, r3, #32
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005fe8:	2301      	movs	r3, #1
 8005fea:	e023      	b.n	8006034 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	0c1b      	lsrs	r3, r3, #16
 8005ff0:	b2db      	uxtb	r3, r3
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d10d      	bne.n	8006012 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	695b      	ldr	r3, [r3, #20]
 8005ffc:	43da      	mvns	r2, r3
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	4013      	ands	r3, r2
 8006002:	b29b      	uxth	r3, r3
 8006004:	2b00      	cmp	r3, #0
 8006006:	bf0c      	ite	eq
 8006008:	2301      	moveq	r3, #1
 800600a:	2300      	movne	r3, #0
 800600c:	b2db      	uxtb	r3, r3
 800600e:	461a      	mov	r2, r3
 8006010:	e00c      	b.n	800602c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	699b      	ldr	r3, [r3, #24]
 8006018:	43da      	mvns	r2, r3
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	4013      	ands	r3, r2
 800601e:	b29b      	uxth	r3, r3
 8006020:	2b00      	cmp	r3, #0
 8006022:	bf0c      	ite	eq
 8006024:	2301      	moveq	r3, #1
 8006026:	2300      	movne	r3, #0
 8006028:	b2db      	uxtb	r3, r3
 800602a:	461a      	mov	r2, r3
 800602c:	79fb      	ldrb	r3, [r7, #7]
 800602e:	429a      	cmp	r2, r3
 8006030:	d093      	beq.n	8005f5a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006032:	2300      	movs	r3, #0
}
 8006034:	4618      	mov	r0, r3
 8006036:	3710      	adds	r7, #16
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}

0800603c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b084      	sub	sp, #16
 8006040:	af00      	add	r7, sp, #0
 8006042:	60f8      	str	r0, [r7, #12]
 8006044:	60b9      	str	r1, [r7, #8]
 8006046:	607a      	str	r2, [r7, #4]
 8006048:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800604a:	e071      	b.n	8006130 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	695b      	ldr	r3, [r3, #20]
 8006052:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006056:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800605a:	d123      	bne.n	80060a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800606a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006074:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	2200      	movs	r2, #0
 800607a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2220      	movs	r2, #32
 8006080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2200      	movs	r2, #0
 8006088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006090:	f043 0204 	orr.w	r2, r3, #4
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2200      	movs	r2, #0
 800609c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80060a0:	2301      	movs	r3, #1
 80060a2:	e067      	b.n	8006174 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80060aa:	d041      	beq.n	8006130 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060ac:	f7ff f862 	bl	8005174 <HAL_GetTick>
 80060b0:	4602      	mov	r2, r0
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	1ad3      	subs	r3, r2, r3
 80060b6:	687a      	ldr	r2, [r7, #4]
 80060b8:	429a      	cmp	r2, r3
 80060ba:	d302      	bcc.n	80060c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d136      	bne.n	8006130 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	0c1b      	lsrs	r3, r3, #16
 80060c6:	b2db      	uxtb	r3, r3
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d10c      	bne.n	80060e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	695b      	ldr	r3, [r3, #20]
 80060d2:	43da      	mvns	r2, r3
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	4013      	ands	r3, r2
 80060d8:	b29b      	uxth	r3, r3
 80060da:	2b00      	cmp	r3, #0
 80060dc:	bf14      	ite	ne
 80060de:	2301      	movne	r3, #1
 80060e0:	2300      	moveq	r3, #0
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	e00b      	b.n	80060fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	699b      	ldr	r3, [r3, #24]
 80060ec:	43da      	mvns	r2, r3
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	4013      	ands	r3, r2
 80060f2:	b29b      	uxth	r3, r3
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	bf14      	ite	ne
 80060f8:	2301      	movne	r3, #1
 80060fa:	2300      	moveq	r3, #0
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d016      	beq.n	8006130 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2200      	movs	r2, #0
 8006106:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2220      	movs	r2, #32
 800610c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2200      	movs	r2, #0
 8006114:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800611c:	f043 0220 	orr.w	r2, r3, #32
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	2200      	movs	r2, #0
 8006128:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800612c:	2301      	movs	r3, #1
 800612e:	e021      	b.n	8006174 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	0c1b      	lsrs	r3, r3, #16
 8006134:	b2db      	uxtb	r3, r3
 8006136:	2b01      	cmp	r3, #1
 8006138:	d10c      	bne.n	8006154 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	695b      	ldr	r3, [r3, #20]
 8006140:	43da      	mvns	r2, r3
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	4013      	ands	r3, r2
 8006146:	b29b      	uxth	r3, r3
 8006148:	2b00      	cmp	r3, #0
 800614a:	bf14      	ite	ne
 800614c:	2301      	movne	r3, #1
 800614e:	2300      	moveq	r3, #0
 8006150:	b2db      	uxtb	r3, r3
 8006152:	e00b      	b.n	800616c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	699b      	ldr	r3, [r3, #24]
 800615a:	43da      	mvns	r2, r3
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	4013      	ands	r3, r2
 8006160:	b29b      	uxth	r3, r3
 8006162:	2b00      	cmp	r3, #0
 8006164:	bf14      	ite	ne
 8006166:	2301      	movne	r3, #1
 8006168:	2300      	moveq	r3, #0
 800616a:	b2db      	uxtb	r3, r3
 800616c:	2b00      	cmp	r3, #0
 800616e:	f47f af6d 	bne.w	800604c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006172:	2300      	movs	r3, #0
}
 8006174:	4618      	mov	r0, r3
 8006176:	3710      	adds	r7, #16
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}

0800617c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b084      	sub	sp, #16
 8006180:	af00      	add	r7, sp, #0
 8006182:	60f8      	str	r0, [r7, #12]
 8006184:	60b9      	str	r1, [r7, #8]
 8006186:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006188:	e034      	b.n	80061f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800618a:	68f8      	ldr	r0, [r7, #12]
 800618c:	f000 f886 	bl	800629c <I2C_IsAcknowledgeFailed>
 8006190:	4603      	mov	r3, r0
 8006192:	2b00      	cmp	r3, #0
 8006194:	d001      	beq.n	800619a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	e034      	b.n	8006204 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061a0:	d028      	beq.n	80061f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061a2:	f7fe ffe7 	bl	8005174 <HAL_GetTick>
 80061a6:	4602      	mov	r2, r0
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	1ad3      	subs	r3, r2, r3
 80061ac:	68ba      	ldr	r2, [r7, #8]
 80061ae:	429a      	cmp	r2, r3
 80061b0:	d302      	bcc.n	80061b8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d11d      	bne.n	80061f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	695b      	ldr	r3, [r3, #20]
 80061be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061c2:	2b80      	cmp	r3, #128	@ 0x80
 80061c4:	d016      	beq.n	80061f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2200      	movs	r2, #0
 80061ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2220      	movs	r2, #32
 80061d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	2200      	movs	r2, #0
 80061d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061e0:	f043 0220 	orr.w	r2, r3, #32
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2200      	movs	r2, #0
 80061ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80061f0:	2301      	movs	r3, #1
 80061f2:	e007      	b.n	8006204 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	695b      	ldr	r3, [r3, #20]
 80061fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061fe:	2b80      	cmp	r3, #128	@ 0x80
 8006200:	d1c3      	bne.n	800618a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006202:	2300      	movs	r3, #0
}
 8006204:	4618      	mov	r0, r3
 8006206:	3710      	adds	r7, #16
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}

0800620c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b084      	sub	sp, #16
 8006210:	af00      	add	r7, sp, #0
 8006212:	60f8      	str	r0, [r7, #12]
 8006214:	60b9      	str	r1, [r7, #8]
 8006216:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006218:	e034      	b.n	8006284 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800621a:	68f8      	ldr	r0, [r7, #12]
 800621c:	f000 f83e 	bl	800629c <I2C_IsAcknowledgeFailed>
 8006220:	4603      	mov	r3, r0
 8006222:	2b00      	cmp	r3, #0
 8006224:	d001      	beq.n	800622a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	e034      	b.n	8006294 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006230:	d028      	beq.n	8006284 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006232:	f7fe ff9f 	bl	8005174 <HAL_GetTick>
 8006236:	4602      	mov	r2, r0
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	1ad3      	subs	r3, r2, r3
 800623c:	68ba      	ldr	r2, [r7, #8]
 800623e:	429a      	cmp	r2, r3
 8006240:	d302      	bcc.n	8006248 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d11d      	bne.n	8006284 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	695b      	ldr	r3, [r3, #20]
 800624e:	f003 0304 	and.w	r3, r3, #4
 8006252:	2b04      	cmp	r3, #4
 8006254:	d016      	beq.n	8006284 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2200      	movs	r2, #0
 800625a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2220      	movs	r2, #32
 8006260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	2200      	movs	r2, #0
 8006268:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006270:	f043 0220 	orr.w	r2, r3, #32
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2200      	movs	r2, #0
 800627c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006280:	2301      	movs	r3, #1
 8006282:	e007      	b.n	8006294 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	695b      	ldr	r3, [r3, #20]
 800628a:	f003 0304 	and.w	r3, r3, #4
 800628e:	2b04      	cmp	r3, #4
 8006290:	d1c3      	bne.n	800621a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006292:	2300      	movs	r3, #0
}
 8006294:	4618      	mov	r0, r3
 8006296:	3710      	adds	r7, #16
 8006298:	46bd      	mov	sp, r7
 800629a:	bd80      	pop	{r7, pc}

0800629c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800629c:	b480      	push	{r7}
 800629e:	b083      	sub	sp, #12
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	695b      	ldr	r3, [r3, #20]
 80062aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062b2:	d11b      	bne.n	80062ec <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80062bc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2200      	movs	r2, #0
 80062c2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2220      	movs	r2, #32
 80062c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2200      	movs	r2, #0
 80062d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062d8:	f043 0204 	orr.w	r2, r3, #4
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2200      	movs	r2, #0
 80062e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80062e8:	2301      	movs	r3, #1
 80062ea:	e000      	b.n	80062ee <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80062ec:	2300      	movs	r3, #0
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	370c      	adds	r7, #12
 80062f2:	46bd      	mov	sp, r7
 80062f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f8:	4770      	bx	lr
	...

080062fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b086      	sub	sp, #24
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d101      	bne.n	800630e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	e267      	b.n	80067de <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f003 0301 	and.w	r3, r3, #1
 8006316:	2b00      	cmp	r3, #0
 8006318:	d075      	beq.n	8006406 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800631a:	4b88      	ldr	r3, [pc, #544]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	f003 030c 	and.w	r3, r3, #12
 8006322:	2b04      	cmp	r3, #4
 8006324:	d00c      	beq.n	8006340 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006326:	4b85      	ldr	r3, [pc, #532]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 8006328:	689b      	ldr	r3, [r3, #8]
 800632a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800632e:	2b08      	cmp	r3, #8
 8006330:	d112      	bne.n	8006358 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006332:	4b82      	ldr	r3, [pc, #520]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800633a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800633e:	d10b      	bne.n	8006358 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006340:	4b7e      	ldr	r3, [pc, #504]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006348:	2b00      	cmp	r3, #0
 800634a:	d05b      	beq.n	8006404 <HAL_RCC_OscConfig+0x108>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d157      	bne.n	8006404 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006354:	2301      	movs	r3, #1
 8006356:	e242      	b.n	80067de <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006360:	d106      	bne.n	8006370 <HAL_RCC_OscConfig+0x74>
 8006362:	4b76      	ldr	r3, [pc, #472]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4a75      	ldr	r2, [pc, #468]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 8006368:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800636c:	6013      	str	r3, [r2, #0]
 800636e:	e01d      	b.n	80063ac <HAL_RCC_OscConfig+0xb0>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006378:	d10c      	bne.n	8006394 <HAL_RCC_OscConfig+0x98>
 800637a:	4b70      	ldr	r3, [pc, #448]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a6f      	ldr	r2, [pc, #444]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 8006380:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006384:	6013      	str	r3, [r2, #0]
 8006386:	4b6d      	ldr	r3, [pc, #436]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a6c      	ldr	r2, [pc, #432]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 800638c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006390:	6013      	str	r3, [r2, #0]
 8006392:	e00b      	b.n	80063ac <HAL_RCC_OscConfig+0xb0>
 8006394:	4b69      	ldr	r3, [pc, #420]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a68      	ldr	r2, [pc, #416]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 800639a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800639e:	6013      	str	r3, [r2, #0]
 80063a0:	4b66      	ldr	r3, [pc, #408]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a65      	ldr	r2, [pc, #404]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 80063a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80063aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d013      	beq.n	80063dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063b4:	f7fe fede 	bl	8005174 <HAL_GetTick>
 80063b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063ba:	e008      	b.n	80063ce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063bc:	f7fe feda 	bl	8005174 <HAL_GetTick>
 80063c0:	4602      	mov	r2, r0
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	1ad3      	subs	r3, r2, r3
 80063c6:	2b64      	cmp	r3, #100	@ 0x64
 80063c8:	d901      	bls.n	80063ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80063ca:	2303      	movs	r3, #3
 80063cc:	e207      	b.n	80067de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063ce:	4b5b      	ldr	r3, [pc, #364]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d0f0      	beq.n	80063bc <HAL_RCC_OscConfig+0xc0>
 80063da:	e014      	b.n	8006406 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063dc:	f7fe feca 	bl	8005174 <HAL_GetTick>
 80063e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063e2:	e008      	b.n	80063f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063e4:	f7fe fec6 	bl	8005174 <HAL_GetTick>
 80063e8:	4602      	mov	r2, r0
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	1ad3      	subs	r3, r2, r3
 80063ee:	2b64      	cmp	r3, #100	@ 0x64
 80063f0:	d901      	bls.n	80063f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80063f2:	2303      	movs	r3, #3
 80063f4:	e1f3      	b.n	80067de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063f6:	4b51      	ldr	r3, [pc, #324]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d1f0      	bne.n	80063e4 <HAL_RCC_OscConfig+0xe8>
 8006402:	e000      	b.n	8006406 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006404:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f003 0302 	and.w	r3, r3, #2
 800640e:	2b00      	cmp	r3, #0
 8006410:	d063      	beq.n	80064da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006412:	4b4a      	ldr	r3, [pc, #296]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	f003 030c 	and.w	r3, r3, #12
 800641a:	2b00      	cmp	r3, #0
 800641c:	d00b      	beq.n	8006436 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800641e:	4b47      	ldr	r3, [pc, #284]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006426:	2b08      	cmp	r3, #8
 8006428:	d11c      	bne.n	8006464 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800642a:	4b44      	ldr	r3, [pc, #272]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006432:	2b00      	cmp	r3, #0
 8006434:	d116      	bne.n	8006464 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006436:	4b41      	ldr	r3, [pc, #260]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f003 0302 	and.w	r3, r3, #2
 800643e:	2b00      	cmp	r3, #0
 8006440:	d005      	beq.n	800644e <HAL_RCC_OscConfig+0x152>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	68db      	ldr	r3, [r3, #12]
 8006446:	2b01      	cmp	r3, #1
 8006448:	d001      	beq.n	800644e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	e1c7      	b.n	80067de <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800644e:	4b3b      	ldr	r3, [pc, #236]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	691b      	ldr	r3, [r3, #16]
 800645a:	00db      	lsls	r3, r3, #3
 800645c:	4937      	ldr	r1, [pc, #220]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 800645e:	4313      	orrs	r3, r2
 8006460:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006462:	e03a      	b.n	80064da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	68db      	ldr	r3, [r3, #12]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d020      	beq.n	80064ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800646c:	4b34      	ldr	r3, [pc, #208]	@ (8006540 <HAL_RCC_OscConfig+0x244>)
 800646e:	2201      	movs	r2, #1
 8006470:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006472:	f7fe fe7f 	bl	8005174 <HAL_GetTick>
 8006476:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006478:	e008      	b.n	800648c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800647a:	f7fe fe7b 	bl	8005174 <HAL_GetTick>
 800647e:	4602      	mov	r2, r0
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	1ad3      	subs	r3, r2, r3
 8006484:	2b02      	cmp	r3, #2
 8006486:	d901      	bls.n	800648c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006488:	2303      	movs	r3, #3
 800648a:	e1a8      	b.n	80067de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800648c:	4b2b      	ldr	r3, [pc, #172]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f003 0302 	and.w	r3, r3, #2
 8006494:	2b00      	cmp	r3, #0
 8006496:	d0f0      	beq.n	800647a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006498:	4b28      	ldr	r3, [pc, #160]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	691b      	ldr	r3, [r3, #16]
 80064a4:	00db      	lsls	r3, r3, #3
 80064a6:	4925      	ldr	r1, [pc, #148]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 80064a8:	4313      	orrs	r3, r2
 80064aa:	600b      	str	r3, [r1, #0]
 80064ac:	e015      	b.n	80064da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064ae:	4b24      	ldr	r3, [pc, #144]	@ (8006540 <HAL_RCC_OscConfig+0x244>)
 80064b0:	2200      	movs	r2, #0
 80064b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064b4:	f7fe fe5e 	bl	8005174 <HAL_GetTick>
 80064b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064ba:	e008      	b.n	80064ce <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064bc:	f7fe fe5a 	bl	8005174 <HAL_GetTick>
 80064c0:	4602      	mov	r2, r0
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	1ad3      	subs	r3, r2, r3
 80064c6:	2b02      	cmp	r3, #2
 80064c8:	d901      	bls.n	80064ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80064ca:	2303      	movs	r3, #3
 80064cc:	e187      	b.n	80067de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064ce:	4b1b      	ldr	r3, [pc, #108]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f003 0302 	and.w	r3, r3, #2
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d1f0      	bne.n	80064bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f003 0308 	and.w	r3, r3, #8
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d036      	beq.n	8006554 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	695b      	ldr	r3, [r3, #20]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d016      	beq.n	800651c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80064ee:	4b15      	ldr	r3, [pc, #84]	@ (8006544 <HAL_RCC_OscConfig+0x248>)
 80064f0:	2201      	movs	r2, #1
 80064f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064f4:	f7fe fe3e 	bl	8005174 <HAL_GetTick>
 80064f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80064fa:	e008      	b.n	800650e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80064fc:	f7fe fe3a 	bl	8005174 <HAL_GetTick>
 8006500:	4602      	mov	r2, r0
 8006502:	693b      	ldr	r3, [r7, #16]
 8006504:	1ad3      	subs	r3, r2, r3
 8006506:	2b02      	cmp	r3, #2
 8006508:	d901      	bls.n	800650e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800650a:	2303      	movs	r3, #3
 800650c:	e167      	b.n	80067de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800650e:	4b0b      	ldr	r3, [pc, #44]	@ (800653c <HAL_RCC_OscConfig+0x240>)
 8006510:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006512:	f003 0302 	and.w	r3, r3, #2
 8006516:	2b00      	cmp	r3, #0
 8006518:	d0f0      	beq.n	80064fc <HAL_RCC_OscConfig+0x200>
 800651a:	e01b      	b.n	8006554 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800651c:	4b09      	ldr	r3, [pc, #36]	@ (8006544 <HAL_RCC_OscConfig+0x248>)
 800651e:	2200      	movs	r2, #0
 8006520:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006522:	f7fe fe27 	bl	8005174 <HAL_GetTick>
 8006526:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006528:	e00e      	b.n	8006548 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800652a:	f7fe fe23 	bl	8005174 <HAL_GetTick>
 800652e:	4602      	mov	r2, r0
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	1ad3      	subs	r3, r2, r3
 8006534:	2b02      	cmp	r3, #2
 8006536:	d907      	bls.n	8006548 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006538:	2303      	movs	r3, #3
 800653a:	e150      	b.n	80067de <HAL_RCC_OscConfig+0x4e2>
 800653c:	40023800 	.word	0x40023800
 8006540:	42470000 	.word	0x42470000
 8006544:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006548:	4b88      	ldr	r3, [pc, #544]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 800654a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800654c:	f003 0302 	and.w	r3, r3, #2
 8006550:	2b00      	cmp	r3, #0
 8006552:	d1ea      	bne.n	800652a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f003 0304 	and.w	r3, r3, #4
 800655c:	2b00      	cmp	r3, #0
 800655e:	f000 8097 	beq.w	8006690 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006562:	2300      	movs	r3, #0
 8006564:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006566:	4b81      	ldr	r3, [pc, #516]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 8006568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800656a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800656e:	2b00      	cmp	r3, #0
 8006570:	d10f      	bne.n	8006592 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006572:	2300      	movs	r3, #0
 8006574:	60bb      	str	r3, [r7, #8]
 8006576:	4b7d      	ldr	r3, [pc, #500]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 8006578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800657a:	4a7c      	ldr	r2, [pc, #496]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 800657c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006580:	6413      	str	r3, [r2, #64]	@ 0x40
 8006582:	4b7a      	ldr	r3, [pc, #488]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 8006584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006586:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800658a:	60bb      	str	r3, [r7, #8]
 800658c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800658e:	2301      	movs	r3, #1
 8006590:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006592:	4b77      	ldr	r3, [pc, #476]	@ (8006770 <HAL_RCC_OscConfig+0x474>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800659a:	2b00      	cmp	r3, #0
 800659c:	d118      	bne.n	80065d0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800659e:	4b74      	ldr	r3, [pc, #464]	@ (8006770 <HAL_RCC_OscConfig+0x474>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a73      	ldr	r2, [pc, #460]	@ (8006770 <HAL_RCC_OscConfig+0x474>)
 80065a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80065aa:	f7fe fde3 	bl	8005174 <HAL_GetTick>
 80065ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065b0:	e008      	b.n	80065c4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065b2:	f7fe fddf 	bl	8005174 <HAL_GetTick>
 80065b6:	4602      	mov	r2, r0
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	1ad3      	subs	r3, r2, r3
 80065bc:	2b02      	cmp	r3, #2
 80065be:	d901      	bls.n	80065c4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80065c0:	2303      	movs	r3, #3
 80065c2:	e10c      	b.n	80067de <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065c4:	4b6a      	ldr	r3, [pc, #424]	@ (8006770 <HAL_RCC_OscConfig+0x474>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d0f0      	beq.n	80065b2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	689b      	ldr	r3, [r3, #8]
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d106      	bne.n	80065e6 <HAL_RCC_OscConfig+0x2ea>
 80065d8:	4b64      	ldr	r3, [pc, #400]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 80065da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065dc:	4a63      	ldr	r2, [pc, #396]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 80065de:	f043 0301 	orr.w	r3, r3, #1
 80065e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80065e4:	e01c      	b.n	8006620 <HAL_RCC_OscConfig+0x324>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	2b05      	cmp	r3, #5
 80065ec:	d10c      	bne.n	8006608 <HAL_RCC_OscConfig+0x30c>
 80065ee:	4b5f      	ldr	r3, [pc, #380]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 80065f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065f2:	4a5e      	ldr	r2, [pc, #376]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 80065f4:	f043 0304 	orr.w	r3, r3, #4
 80065f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80065fa:	4b5c      	ldr	r3, [pc, #368]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 80065fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065fe:	4a5b      	ldr	r2, [pc, #364]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 8006600:	f043 0301 	orr.w	r3, r3, #1
 8006604:	6713      	str	r3, [r2, #112]	@ 0x70
 8006606:	e00b      	b.n	8006620 <HAL_RCC_OscConfig+0x324>
 8006608:	4b58      	ldr	r3, [pc, #352]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 800660a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800660c:	4a57      	ldr	r2, [pc, #348]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 800660e:	f023 0301 	bic.w	r3, r3, #1
 8006612:	6713      	str	r3, [r2, #112]	@ 0x70
 8006614:	4b55      	ldr	r3, [pc, #340]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 8006616:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006618:	4a54      	ldr	r2, [pc, #336]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 800661a:	f023 0304 	bic.w	r3, r3, #4
 800661e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	689b      	ldr	r3, [r3, #8]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d015      	beq.n	8006654 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006628:	f7fe fda4 	bl	8005174 <HAL_GetTick>
 800662c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800662e:	e00a      	b.n	8006646 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006630:	f7fe fda0 	bl	8005174 <HAL_GetTick>
 8006634:	4602      	mov	r2, r0
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	1ad3      	subs	r3, r2, r3
 800663a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800663e:	4293      	cmp	r3, r2
 8006640:	d901      	bls.n	8006646 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006642:	2303      	movs	r3, #3
 8006644:	e0cb      	b.n	80067de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006646:	4b49      	ldr	r3, [pc, #292]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 8006648:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800664a:	f003 0302 	and.w	r3, r3, #2
 800664e:	2b00      	cmp	r3, #0
 8006650:	d0ee      	beq.n	8006630 <HAL_RCC_OscConfig+0x334>
 8006652:	e014      	b.n	800667e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006654:	f7fe fd8e 	bl	8005174 <HAL_GetTick>
 8006658:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800665a:	e00a      	b.n	8006672 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800665c:	f7fe fd8a 	bl	8005174 <HAL_GetTick>
 8006660:	4602      	mov	r2, r0
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	1ad3      	subs	r3, r2, r3
 8006666:	f241 3288 	movw	r2, #5000	@ 0x1388
 800666a:	4293      	cmp	r3, r2
 800666c:	d901      	bls.n	8006672 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800666e:	2303      	movs	r3, #3
 8006670:	e0b5      	b.n	80067de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006672:	4b3e      	ldr	r3, [pc, #248]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 8006674:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006676:	f003 0302 	and.w	r3, r3, #2
 800667a:	2b00      	cmp	r3, #0
 800667c:	d1ee      	bne.n	800665c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800667e:	7dfb      	ldrb	r3, [r7, #23]
 8006680:	2b01      	cmp	r3, #1
 8006682:	d105      	bne.n	8006690 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006684:	4b39      	ldr	r3, [pc, #228]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 8006686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006688:	4a38      	ldr	r2, [pc, #224]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 800668a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800668e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	699b      	ldr	r3, [r3, #24]
 8006694:	2b00      	cmp	r3, #0
 8006696:	f000 80a1 	beq.w	80067dc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800669a:	4b34      	ldr	r3, [pc, #208]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 800669c:	689b      	ldr	r3, [r3, #8]
 800669e:	f003 030c 	and.w	r3, r3, #12
 80066a2:	2b08      	cmp	r3, #8
 80066a4:	d05c      	beq.n	8006760 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	699b      	ldr	r3, [r3, #24]
 80066aa:	2b02      	cmp	r3, #2
 80066ac:	d141      	bne.n	8006732 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066ae:	4b31      	ldr	r3, [pc, #196]	@ (8006774 <HAL_RCC_OscConfig+0x478>)
 80066b0:	2200      	movs	r2, #0
 80066b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066b4:	f7fe fd5e 	bl	8005174 <HAL_GetTick>
 80066b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066ba:	e008      	b.n	80066ce <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066bc:	f7fe fd5a 	bl	8005174 <HAL_GetTick>
 80066c0:	4602      	mov	r2, r0
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	1ad3      	subs	r3, r2, r3
 80066c6:	2b02      	cmp	r3, #2
 80066c8:	d901      	bls.n	80066ce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80066ca:	2303      	movs	r3, #3
 80066cc:	e087      	b.n	80067de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066ce:	4b27      	ldr	r3, [pc, #156]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d1f0      	bne.n	80066bc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	69da      	ldr	r2, [r3, #28]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6a1b      	ldr	r3, [r3, #32]
 80066e2:	431a      	orrs	r2, r3
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066e8:	019b      	lsls	r3, r3, #6
 80066ea:	431a      	orrs	r2, r3
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066f0:	085b      	lsrs	r3, r3, #1
 80066f2:	3b01      	subs	r3, #1
 80066f4:	041b      	lsls	r3, r3, #16
 80066f6:	431a      	orrs	r2, r3
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066fc:	061b      	lsls	r3, r3, #24
 80066fe:	491b      	ldr	r1, [pc, #108]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 8006700:	4313      	orrs	r3, r2
 8006702:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006704:	4b1b      	ldr	r3, [pc, #108]	@ (8006774 <HAL_RCC_OscConfig+0x478>)
 8006706:	2201      	movs	r2, #1
 8006708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800670a:	f7fe fd33 	bl	8005174 <HAL_GetTick>
 800670e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006710:	e008      	b.n	8006724 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006712:	f7fe fd2f 	bl	8005174 <HAL_GetTick>
 8006716:	4602      	mov	r2, r0
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	1ad3      	subs	r3, r2, r3
 800671c:	2b02      	cmp	r3, #2
 800671e:	d901      	bls.n	8006724 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006720:	2303      	movs	r3, #3
 8006722:	e05c      	b.n	80067de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006724:	4b11      	ldr	r3, [pc, #68]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800672c:	2b00      	cmp	r3, #0
 800672e:	d0f0      	beq.n	8006712 <HAL_RCC_OscConfig+0x416>
 8006730:	e054      	b.n	80067dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006732:	4b10      	ldr	r3, [pc, #64]	@ (8006774 <HAL_RCC_OscConfig+0x478>)
 8006734:	2200      	movs	r2, #0
 8006736:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006738:	f7fe fd1c 	bl	8005174 <HAL_GetTick>
 800673c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800673e:	e008      	b.n	8006752 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006740:	f7fe fd18 	bl	8005174 <HAL_GetTick>
 8006744:	4602      	mov	r2, r0
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	1ad3      	subs	r3, r2, r3
 800674a:	2b02      	cmp	r3, #2
 800674c:	d901      	bls.n	8006752 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800674e:	2303      	movs	r3, #3
 8006750:	e045      	b.n	80067de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006752:	4b06      	ldr	r3, [pc, #24]	@ (800676c <HAL_RCC_OscConfig+0x470>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800675a:	2b00      	cmp	r3, #0
 800675c:	d1f0      	bne.n	8006740 <HAL_RCC_OscConfig+0x444>
 800675e:	e03d      	b.n	80067dc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	699b      	ldr	r3, [r3, #24]
 8006764:	2b01      	cmp	r3, #1
 8006766:	d107      	bne.n	8006778 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006768:	2301      	movs	r3, #1
 800676a:	e038      	b.n	80067de <HAL_RCC_OscConfig+0x4e2>
 800676c:	40023800 	.word	0x40023800
 8006770:	40007000 	.word	0x40007000
 8006774:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006778:	4b1b      	ldr	r3, [pc, #108]	@ (80067e8 <HAL_RCC_OscConfig+0x4ec>)
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	699b      	ldr	r3, [r3, #24]
 8006782:	2b01      	cmp	r3, #1
 8006784:	d028      	beq.n	80067d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006790:	429a      	cmp	r2, r3
 8006792:	d121      	bne.n	80067d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800679e:	429a      	cmp	r2, r3
 80067a0:	d11a      	bne.n	80067d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80067a2:	68fa      	ldr	r2, [r7, #12]
 80067a4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80067a8:	4013      	ands	r3, r2
 80067aa:	687a      	ldr	r2, [r7, #4]
 80067ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80067ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d111      	bne.n	80067d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067be:	085b      	lsrs	r3, r3, #1
 80067c0:	3b01      	subs	r3, #1
 80067c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80067c4:	429a      	cmp	r2, r3
 80067c6:	d107      	bne.n	80067d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80067d4:	429a      	cmp	r2, r3
 80067d6:	d001      	beq.n	80067dc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	e000      	b.n	80067de <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80067dc:	2300      	movs	r3, #0
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3718      	adds	r7, #24
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd80      	pop	{r7, pc}
 80067e6:	bf00      	nop
 80067e8:	40023800 	.word	0x40023800

080067ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b084      	sub	sp, #16
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
 80067f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d101      	bne.n	8006800 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80067fc:	2301      	movs	r3, #1
 80067fe:	e0cc      	b.n	800699a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006800:	4b68      	ldr	r3, [pc, #416]	@ (80069a4 <HAL_RCC_ClockConfig+0x1b8>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f003 0307 	and.w	r3, r3, #7
 8006808:	683a      	ldr	r2, [r7, #0]
 800680a:	429a      	cmp	r2, r3
 800680c:	d90c      	bls.n	8006828 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800680e:	4b65      	ldr	r3, [pc, #404]	@ (80069a4 <HAL_RCC_ClockConfig+0x1b8>)
 8006810:	683a      	ldr	r2, [r7, #0]
 8006812:	b2d2      	uxtb	r2, r2
 8006814:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006816:	4b63      	ldr	r3, [pc, #396]	@ (80069a4 <HAL_RCC_ClockConfig+0x1b8>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f003 0307 	and.w	r3, r3, #7
 800681e:	683a      	ldr	r2, [r7, #0]
 8006820:	429a      	cmp	r2, r3
 8006822:	d001      	beq.n	8006828 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006824:	2301      	movs	r3, #1
 8006826:	e0b8      	b.n	800699a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f003 0302 	and.w	r3, r3, #2
 8006830:	2b00      	cmp	r3, #0
 8006832:	d020      	beq.n	8006876 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f003 0304 	and.w	r3, r3, #4
 800683c:	2b00      	cmp	r3, #0
 800683e:	d005      	beq.n	800684c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006840:	4b59      	ldr	r3, [pc, #356]	@ (80069a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	4a58      	ldr	r2, [pc, #352]	@ (80069a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006846:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800684a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f003 0308 	and.w	r3, r3, #8
 8006854:	2b00      	cmp	r3, #0
 8006856:	d005      	beq.n	8006864 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006858:	4b53      	ldr	r3, [pc, #332]	@ (80069a8 <HAL_RCC_ClockConfig+0x1bc>)
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	4a52      	ldr	r2, [pc, #328]	@ (80069a8 <HAL_RCC_ClockConfig+0x1bc>)
 800685e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006862:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006864:	4b50      	ldr	r3, [pc, #320]	@ (80069a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006866:	689b      	ldr	r3, [r3, #8]
 8006868:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	494d      	ldr	r1, [pc, #308]	@ (80069a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006872:	4313      	orrs	r3, r2
 8006874:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f003 0301 	and.w	r3, r3, #1
 800687e:	2b00      	cmp	r3, #0
 8006880:	d044      	beq.n	800690c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	2b01      	cmp	r3, #1
 8006888:	d107      	bne.n	800689a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800688a:	4b47      	ldr	r3, [pc, #284]	@ (80069a8 <HAL_RCC_ClockConfig+0x1bc>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006892:	2b00      	cmp	r3, #0
 8006894:	d119      	bne.n	80068ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006896:	2301      	movs	r3, #1
 8006898:	e07f      	b.n	800699a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	2b02      	cmp	r3, #2
 80068a0:	d003      	beq.n	80068aa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068a6:	2b03      	cmp	r3, #3
 80068a8:	d107      	bne.n	80068ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068aa:	4b3f      	ldr	r3, [pc, #252]	@ (80069a8 <HAL_RCC_ClockConfig+0x1bc>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d109      	bne.n	80068ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068b6:	2301      	movs	r3, #1
 80068b8:	e06f      	b.n	800699a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068ba:	4b3b      	ldr	r3, [pc, #236]	@ (80069a8 <HAL_RCC_ClockConfig+0x1bc>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f003 0302 	and.w	r3, r3, #2
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d101      	bne.n	80068ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068c6:	2301      	movs	r3, #1
 80068c8:	e067      	b.n	800699a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80068ca:	4b37      	ldr	r3, [pc, #220]	@ (80069a8 <HAL_RCC_ClockConfig+0x1bc>)
 80068cc:	689b      	ldr	r3, [r3, #8]
 80068ce:	f023 0203 	bic.w	r2, r3, #3
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	4934      	ldr	r1, [pc, #208]	@ (80069a8 <HAL_RCC_ClockConfig+0x1bc>)
 80068d8:	4313      	orrs	r3, r2
 80068da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80068dc:	f7fe fc4a 	bl	8005174 <HAL_GetTick>
 80068e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068e2:	e00a      	b.n	80068fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068e4:	f7fe fc46 	bl	8005174 <HAL_GetTick>
 80068e8:	4602      	mov	r2, r0
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	1ad3      	subs	r3, r2, r3
 80068ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d901      	bls.n	80068fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80068f6:	2303      	movs	r3, #3
 80068f8:	e04f      	b.n	800699a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068fa:	4b2b      	ldr	r3, [pc, #172]	@ (80069a8 <HAL_RCC_ClockConfig+0x1bc>)
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	f003 020c 	and.w	r2, r3, #12
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	009b      	lsls	r3, r3, #2
 8006908:	429a      	cmp	r2, r3
 800690a:	d1eb      	bne.n	80068e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800690c:	4b25      	ldr	r3, [pc, #148]	@ (80069a4 <HAL_RCC_ClockConfig+0x1b8>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f003 0307 	and.w	r3, r3, #7
 8006914:	683a      	ldr	r2, [r7, #0]
 8006916:	429a      	cmp	r2, r3
 8006918:	d20c      	bcs.n	8006934 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800691a:	4b22      	ldr	r3, [pc, #136]	@ (80069a4 <HAL_RCC_ClockConfig+0x1b8>)
 800691c:	683a      	ldr	r2, [r7, #0]
 800691e:	b2d2      	uxtb	r2, r2
 8006920:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006922:	4b20      	ldr	r3, [pc, #128]	@ (80069a4 <HAL_RCC_ClockConfig+0x1b8>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f003 0307 	and.w	r3, r3, #7
 800692a:	683a      	ldr	r2, [r7, #0]
 800692c:	429a      	cmp	r2, r3
 800692e:	d001      	beq.n	8006934 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006930:	2301      	movs	r3, #1
 8006932:	e032      	b.n	800699a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f003 0304 	and.w	r3, r3, #4
 800693c:	2b00      	cmp	r3, #0
 800693e:	d008      	beq.n	8006952 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006940:	4b19      	ldr	r3, [pc, #100]	@ (80069a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006942:	689b      	ldr	r3, [r3, #8]
 8006944:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	68db      	ldr	r3, [r3, #12]
 800694c:	4916      	ldr	r1, [pc, #88]	@ (80069a8 <HAL_RCC_ClockConfig+0x1bc>)
 800694e:	4313      	orrs	r3, r2
 8006950:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f003 0308 	and.w	r3, r3, #8
 800695a:	2b00      	cmp	r3, #0
 800695c:	d009      	beq.n	8006972 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800695e:	4b12      	ldr	r3, [pc, #72]	@ (80069a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	691b      	ldr	r3, [r3, #16]
 800696a:	00db      	lsls	r3, r3, #3
 800696c:	490e      	ldr	r1, [pc, #56]	@ (80069a8 <HAL_RCC_ClockConfig+0x1bc>)
 800696e:	4313      	orrs	r3, r2
 8006970:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006972:	f000 f821 	bl	80069b8 <HAL_RCC_GetSysClockFreq>
 8006976:	4602      	mov	r2, r0
 8006978:	4b0b      	ldr	r3, [pc, #44]	@ (80069a8 <HAL_RCC_ClockConfig+0x1bc>)
 800697a:	689b      	ldr	r3, [r3, #8]
 800697c:	091b      	lsrs	r3, r3, #4
 800697e:	f003 030f 	and.w	r3, r3, #15
 8006982:	490a      	ldr	r1, [pc, #40]	@ (80069ac <HAL_RCC_ClockConfig+0x1c0>)
 8006984:	5ccb      	ldrb	r3, [r1, r3]
 8006986:	fa22 f303 	lsr.w	r3, r2, r3
 800698a:	4a09      	ldr	r2, [pc, #36]	@ (80069b0 <HAL_RCC_ClockConfig+0x1c4>)
 800698c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800698e:	4b09      	ldr	r3, [pc, #36]	@ (80069b4 <HAL_RCC_ClockConfig+0x1c8>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4618      	mov	r0, r3
 8006994:	f7fe fbaa 	bl	80050ec <HAL_InitTick>

  return HAL_OK;
 8006998:	2300      	movs	r3, #0
}
 800699a:	4618      	mov	r0, r3
 800699c:	3710      	adds	r7, #16
 800699e:	46bd      	mov	sp, r7
 80069a0:	bd80      	pop	{r7, pc}
 80069a2:	bf00      	nop
 80069a4:	40023c00 	.word	0x40023c00
 80069a8:	40023800 	.word	0x40023800
 80069ac:	0800ec9c 	.word	0x0800ec9c
 80069b0:	20000020 	.word	0x20000020
 80069b4:	20000024 	.word	0x20000024

080069b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80069b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80069bc:	b090      	sub	sp, #64	@ 0x40
 80069be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80069c0:	2300      	movs	r3, #0
 80069c2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80069c4:	2300      	movs	r3, #0
 80069c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80069c8:	2300      	movs	r3, #0
 80069ca:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80069cc:	2300      	movs	r3, #0
 80069ce:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80069d0:	4b59      	ldr	r3, [pc, #356]	@ (8006b38 <HAL_RCC_GetSysClockFreq+0x180>)
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	f003 030c 	and.w	r3, r3, #12
 80069d8:	2b08      	cmp	r3, #8
 80069da:	d00d      	beq.n	80069f8 <HAL_RCC_GetSysClockFreq+0x40>
 80069dc:	2b08      	cmp	r3, #8
 80069de:	f200 80a1 	bhi.w	8006b24 <HAL_RCC_GetSysClockFreq+0x16c>
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d002      	beq.n	80069ec <HAL_RCC_GetSysClockFreq+0x34>
 80069e6:	2b04      	cmp	r3, #4
 80069e8:	d003      	beq.n	80069f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80069ea:	e09b      	b.n	8006b24 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80069ec:	4b53      	ldr	r3, [pc, #332]	@ (8006b3c <HAL_RCC_GetSysClockFreq+0x184>)
 80069ee:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80069f0:	e09b      	b.n	8006b2a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80069f2:	4b53      	ldr	r3, [pc, #332]	@ (8006b40 <HAL_RCC_GetSysClockFreq+0x188>)
 80069f4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80069f6:	e098      	b.n	8006b2a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80069f8:	4b4f      	ldr	r3, [pc, #316]	@ (8006b38 <HAL_RCC_GetSysClockFreq+0x180>)
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006a00:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006a02:	4b4d      	ldr	r3, [pc, #308]	@ (8006b38 <HAL_RCC_GetSysClockFreq+0x180>)
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d028      	beq.n	8006a60 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a0e:	4b4a      	ldr	r3, [pc, #296]	@ (8006b38 <HAL_RCC_GetSysClockFreq+0x180>)
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	099b      	lsrs	r3, r3, #6
 8006a14:	2200      	movs	r2, #0
 8006a16:	623b      	str	r3, [r7, #32]
 8006a18:	627a      	str	r2, [r7, #36]	@ 0x24
 8006a1a:	6a3b      	ldr	r3, [r7, #32]
 8006a1c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006a20:	2100      	movs	r1, #0
 8006a22:	4b47      	ldr	r3, [pc, #284]	@ (8006b40 <HAL_RCC_GetSysClockFreq+0x188>)
 8006a24:	fb03 f201 	mul.w	r2, r3, r1
 8006a28:	2300      	movs	r3, #0
 8006a2a:	fb00 f303 	mul.w	r3, r0, r3
 8006a2e:	4413      	add	r3, r2
 8006a30:	4a43      	ldr	r2, [pc, #268]	@ (8006b40 <HAL_RCC_GetSysClockFreq+0x188>)
 8006a32:	fba0 1202 	umull	r1, r2, r0, r2
 8006a36:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a38:	460a      	mov	r2, r1
 8006a3a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006a3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a3e:	4413      	add	r3, r2
 8006a40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a44:	2200      	movs	r2, #0
 8006a46:	61bb      	str	r3, [r7, #24]
 8006a48:	61fa      	str	r2, [r7, #28]
 8006a4a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a4e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006a52:	f7fa f8c1 	bl	8000bd8 <__aeabi_uldivmod>
 8006a56:	4602      	mov	r2, r0
 8006a58:	460b      	mov	r3, r1
 8006a5a:	4613      	mov	r3, r2
 8006a5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a5e:	e053      	b.n	8006b08 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a60:	4b35      	ldr	r3, [pc, #212]	@ (8006b38 <HAL_RCC_GetSysClockFreq+0x180>)
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	099b      	lsrs	r3, r3, #6
 8006a66:	2200      	movs	r2, #0
 8006a68:	613b      	str	r3, [r7, #16]
 8006a6a:	617a      	str	r2, [r7, #20]
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006a72:	f04f 0b00 	mov.w	fp, #0
 8006a76:	4652      	mov	r2, sl
 8006a78:	465b      	mov	r3, fp
 8006a7a:	f04f 0000 	mov.w	r0, #0
 8006a7e:	f04f 0100 	mov.w	r1, #0
 8006a82:	0159      	lsls	r1, r3, #5
 8006a84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006a88:	0150      	lsls	r0, r2, #5
 8006a8a:	4602      	mov	r2, r0
 8006a8c:	460b      	mov	r3, r1
 8006a8e:	ebb2 080a 	subs.w	r8, r2, sl
 8006a92:	eb63 090b 	sbc.w	r9, r3, fp
 8006a96:	f04f 0200 	mov.w	r2, #0
 8006a9a:	f04f 0300 	mov.w	r3, #0
 8006a9e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006aa2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006aa6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006aaa:	ebb2 0408 	subs.w	r4, r2, r8
 8006aae:	eb63 0509 	sbc.w	r5, r3, r9
 8006ab2:	f04f 0200 	mov.w	r2, #0
 8006ab6:	f04f 0300 	mov.w	r3, #0
 8006aba:	00eb      	lsls	r3, r5, #3
 8006abc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006ac0:	00e2      	lsls	r2, r4, #3
 8006ac2:	4614      	mov	r4, r2
 8006ac4:	461d      	mov	r5, r3
 8006ac6:	eb14 030a 	adds.w	r3, r4, sl
 8006aca:	603b      	str	r3, [r7, #0]
 8006acc:	eb45 030b 	adc.w	r3, r5, fp
 8006ad0:	607b      	str	r3, [r7, #4]
 8006ad2:	f04f 0200 	mov.w	r2, #0
 8006ad6:	f04f 0300 	mov.w	r3, #0
 8006ada:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006ade:	4629      	mov	r1, r5
 8006ae0:	028b      	lsls	r3, r1, #10
 8006ae2:	4621      	mov	r1, r4
 8006ae4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006ae8:	4621      	mov	r1, r4
 8006aea:	028a      	lsls	r2, r1, #10
 8006aec:	4610      	mov	r0, r2
 8006aee:	4619      	mov	r1, r3
 8006af0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006af2:	2200      	movs	r2, #0
 8006af4:	60bb      	str	r3, [r7, #8]
 8006af6:	60fa      	str	r2, [r7, #12]
 8006af8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006afc:	f7fa f86c 	bl	8000bd8 <__aeabi_uldivmod>
 8006b00:	4602      	mov	r2, r0
 8006b02:	460b      	mov	r3, r1
 8006b04:	4613      	mov	r3, r2
 8006b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006b08:	4b0b      	ldr	r3, [pc, #44]	@ (8006b38 <HAL_RCC_GetSysClockFreq+0x180>)
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	0c1b      	lsrs	r3, r3, #16
 8006b0e:	f003 0303 	and.w	r3, r3, #3
 8006b12:	3301      	adds	r3, #1
 8006b14:	005b      	lsls	r3, r3, #1
 8006b16:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006b18:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b20:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006b22:	e002      	b.n	8006b2a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006b24:	4b05      	ldr	r3, [pc, #20]	@ (8006b3c <HAL_RCC_GetSysClockFreq+0x184>)
 8006b26:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006b28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	3740      	adds	r7, #64	@ 0x40
 8006b30:	46bd      	mov	sp, r7
 8006b32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b36:	bf00      	nop
 8006b38:	40023800 	.word	0x40023800
 8006b3c:	00f42400 	.word	0x00f42400
 8006b40:	017d7840 	.word	0x017d7840

08006b44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006b44:	b480      	push	{r7}
 8006b46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006b48:	4b03      	ldr	r3, [pc, #12]	@ (8006b58 <HAL_RCC_GetHCLKFreq+0x14>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr
 8006b56:	bf00      	nop
 8006b58:	20000020 	.word	0x20000020

08006b5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006b60:	f7ff fff0 	bl	8006b44 <HAL_RCC_GetHCLKFreq>
 8006b64:	4602      	mov	r2, r0
 8006b66:	4b05      	ldr	r3, [pc, #20]	@ (8006b7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006b68:	689b      	ldr	r3, [r3, #8]
 8006b6a:	0a9b      	lsrs	r3, r3, #10
 8006b6c:	f003 0307 	and.w	r3, r3, #7
 8006b70:	4903      	ldr	r1, [pc, #12]	@ (8006b80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006b72:	5ccb      	ldrb	r3, [r1, r3]
 8006b74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	bd80      	pop	{r7, pc}
 8006b7c:	40023800 	.word	0x40023800
 8006b80:	0800ecac 	.word	0x0800ecac

08006b84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006b88:	f7ff ffdc 	bl	8006b44 <HAL_RCC_GetHCLKFreq>
 8006b8c:	4602      	mov	r2, r0
 8006b8e:	4b05      	ldr	r3, [pc, #20]	@ (8006ba4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	0b5b      	lsrs	r3, r3, #13
 8006b94:	f003 0307 	and.w	r3, r3, #7
 8006b98:	4903      	ldr	r1, [pc, #12]	@ (8006ba8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006b9a:	5ccb      	ldrb	r3, [r1, r3]
 8006b9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	bd80      	pop	{r7, pc}
 8006ba4:	40023800 	.word	0x40023800
 8006ba8:	0800ecac 	.word	0x0800ecac

08006bac <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b086      	sub	sp, #24
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f003 0301 	and.w	r3, r3, #1
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d105      	bne.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d035      	beq.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006bd4:	4b67      	ldr	r3, [pc, #412]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006bda:	f7fe facb 	bl	8005174 <HAL_GetTick>
 8006bde:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006be0:	e008      	b.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006be2:	f7fe fac7 	bl	8005174 <HAL_GetTick>
 8006be6:	4602      	mov	r2, r0
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	1ad3      	subs	r3, r2, r3
 8006bec:	2b02      	cmp	r3, #2
 8006bee:	d901      	bls.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006bf0:	2303      	movs	r3, #3
 8006bf2:	e0ba      	b.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006bf4:	4b60      	ldr	r3, [pc, #384]	@ (8006d78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d1f0      	bne.n	8006be2 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	019a      	lsls	r2, r3, #6
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	689b      	ldr	r3, [r3, #8]
 8006c0a:	071b      	lsls	r3, r3, #28
 8006c0c:	495a      	ldr	r1, [pc, #360]	@ (8006d78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006c14:	4b57      	ldr	r3, [pc, #348]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8006c16:	2201      	movs	r2, #1
 8006c18:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006c1a:	f7fe faab 	bl	8005174 <HAL_GetTick>
 8006c1e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006c20:	e008      	b.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006c22:	f7fe faa7 	bl	8005174 <HAL_GetTick>
 8006c26:	4602      	mov	r2, r0
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	1ad3      	subs	r3, r2, r3
 8006c2c:	2b02      	cmp	r3, #2
 8006c2e:	d901      	bls.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c30:	2303      	movs	r3, #3
 8006c32:	e09a      	b.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006c34:	4b50      	ldr	r3, [pc, #320]	@ (8006d78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d0f0      	beq.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f003 0302 	and.w	r3, r3, #2
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	f000 8083 	beq.w	8006d54 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006c4e:	2300      	movs	r3, #0
 8006c50:	60fb      	str	r3, [r7, #12]
 8006c52:	4b49      	ldr	r3, [pc, #292]	@ (8006d78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c56:	4a48      	ldr	r2, [pc, #288]	@ (8006d78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8006c5e:	4b46      	ldr	r3, [pc, #280]	@ (8006d78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c66:	60fb      	str	r3, [r7, #12]
 8006c68:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006c6a:	4b44      	ldr	r3, [pc, #272]	@ (8006d7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4a43      	ldr	r2, [pc, #268]	@ (8006d7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c74:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006c76:	f7fe fa7d 	bl	8005174 <HAL_GetTick>
 8006c7a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006c7c:	e008      	b.n	8006c90 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c7e:	f7fe fa79 	bl	8005174 <HAL_GetTick>
 8006c82:	4602      	mov	r2, r0
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	1ad3      	subs	r3, r2, r3
 8006c88:	2b02      	cmp	r3, #2
 8006c8a:	d901      	bls.n	8006c90 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006c8c:	2303      	movs	r3, #3
 8006c8e:	e06c      	b.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006c90:	4b3a      	ldr	r3, [pc, #232]	@ (8006d7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d0f0      	beq.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006c9c:	4b36      	ldr	r3, [pc, #216]	@ (8006d78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ca0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ca4:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d02f      	beq.n	8006d0c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	68db      	ldr	r3, [r3, #12]
 8006cb0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006cb4:	693a      	ldr	r2, [r7, #16]
 8006cb6:	429a      	cmp	r2, r3
 8006cb8:	d028      	beq.n	8006d0c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006cba:	4b2f      	ldr	r3, [pc, #188]	@ (8006d78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006cbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cc2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006cc4:	4b2e      	ldr	r3, [pc, #184]	@ (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006cca:	4b2d      	ldr	r3, [pc, #180]	@ (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006ccc:	2200      	movs	r2, #0
 8006cce:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006cd0:	4a29      	ldr	r2, [pc, #164]	@ (8006d78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006cd6:	4b28      	ldr	r3, [pc, #160]	@ (8006d78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006cd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cda:	f003 0301 	and.w	r3, r3, #1
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	d114      	bne.n	8006d0c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006ce2:	f7fe fa47 	bl	8005174 <HAL_GetTick>
 8006ce6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ce8:	e00a      	b.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cea:	f7fe fa43 	bl	8005174 <HAL_GetTick>
 8006cee:	4602      	mov	r2, r0
 8006cf0:	697b      	ldr	r3, [r7, #20]
 8006cf2:	1ad3      	subs	r3, r2, r3
 8006cf4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d901      	bls.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006cfc:	2303      	movs	r3, #3
 8006cfe:	e034      	b.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d00:	4b1d      	ldr	r3, [pc, #116]	@ (8006d78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006d02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d04:	f003 0302 	and.w	r3, r3, #2
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d0ee      	beq.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	68db      	ldr	r3, [r3, #12]
 8006d10:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d14:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d18:	d10d      	bne.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006d1a:	4b17      	ldr	r3, [pc, #92]	@ (8006d78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006d1c:	689b      	ldr	r3, [r3, #8]
 8006d1e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	68db      	ldr	r3, [r3, #12]
 8006d26:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006d2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d2e:	4912      	ldr	r1, [pc, #72]	@ (8006d78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006d30:	4313      	orrs	r3, r2
 8006d32:	608b      	str	r3, [r1, #8]
 8006d34:	e005      	b.n	8006d42 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006d36:	4b10      	ldr	r3, [pc, #64]	@ (8006d78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006d38:	689b      	ldr	r3, [r3, #8]
 8006d3a:	4a0f      	ldr	r2, [pc, #60]	@ (8006d78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006d3c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006d40:	6093      	str	r3, [r2, #8]
 8006d42:	4b0d      	ldr	r3, [pc, #52]	@ (8006d78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006d44:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	68db      	ldr	r3, [r3, #12]
 8006d4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d4e:	490a      	ldr	r1, [pc, #40]	@ (8006d78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006d50:	4313      	orrs	r3, r2
 8006d52:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f003 0308 	and.w	r3, r3, #8
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d003      	beq.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	7c1a      	ldrb	r2, [r3, #16]
 8006d64:	4b07      	ldr	r3, [pc, #28]	@ (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006d66:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006d68:	2300      	movs	r3, #0
}
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	3718      	adds	r7, #24
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}
 8006d72:	bf00      	nop
 8006d74:	42470068 	.word	0x42470068
 8006d78:	40023800 	.word	0x40023800
 8006d7c:	40007000 	.word	0x40007000
 8006d80:	42470e40 	.word	0x42470e40
 8006d84:	424711e0 	.word	0x424711e0

08006d88 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b084      	sub	sp, #16
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d101      	bne.n	8006d9a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	e073      	b.n	8006e82 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	7f5b      	ldrb	r3, [r3, #29]
 8006d9e:	b2db      	uxtb	r3, r3
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d105      	bne.n	8006db0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2200      	movs	r2, #0
 8006da8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f7fd fec2 	bl	8004b34 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2202      	movs	r2, #2
 8006db4:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	68db      	ldr	r3, [r3, #12]
 8006dbc:	f003 0310 	and.w	r3, r3, #16
 8006dc0:	2b10      	cmp	r3, #16
 8006dc2:	d055      	beq.n	8006e70 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	22ca      	movs	r2, #202	@ 0xca
 8006dca:	625a      	str	r2, [r3, #36]	@ 0x24
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	2253      	movs	r2, #83	@ 0x53
 8006dd2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006dd4:	6878      	ldr	r0, [r7, #4]
 8006dd6:	f000 fb31 	bl	800743c <RTC_EnterInitMode>
 8006dda:	4603      	mov	r3, r0
 8006ddc:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8006dde:	7bfb      	ldrb	r3, [r7, #15]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d12c      	bne.n	8006e3e <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	689b      	ldr	r3, [r3, #8]
 8006dea:	687a      	ldr	r2, [r7, #4]
 8006dec:	6812      	ldr	r2, [r2, #0]
 8006dee:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006df2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006df6:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	6899      	ldr	r1, [r3, #8]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	685a      	ldr	r2, [r3, #4]
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	691b      	ldr	r3, [r3, #16]
 8006e06:	431a      	orrs	r2, r3
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	695b      	ldr	r3, [r3, #20]
 8006e0c:	431a      	orrs	r2, r3
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	430a      	orrs	r2, r1
 8006e14:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	687a      	ldr	r2, [r7, #4]
 8006e1c:	68d2      	ldr	r2, [r2, #12]
 8006e1e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	6919      	ldr	r1, [r3, #16]
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	689b      	ldr	r3, [r3, #8]
 8006e2a:	041a      	lsls	r2, r3, #16
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	430a      	orrs	r2, r1
 8006e32:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006e34:	6878      	ldr	r0, [r7, #4]
 8006e36:	f000 fb38 	bl	80074aa <RTC_ExitInitMode>
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8006e3e:	7bfb      	ldrb	r3, [r7, #15]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d110      	bne.n	8006e66 <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006e52:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	699a      	ldr	r2, [r3, #24]
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	430a      	orrs	r2, r1
 8006e64:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	22ff      	movs	r2, #255	@ 0xff
 8006e6c:	625a      	str	r2, [r3, #36]	@ 0x24
 8006e6e:	e001      	b.n	8006e74 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8006e70:	2300      	movs	r3, #0
 8006e72:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006e74:	7bfb      	ldrb	r3, [r7, #15]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d102      	bne.n	8006e80 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2201      	movs	r2, #1
 8006e7e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8006e80:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	3710      	adds	r7, #16
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}

08006e8a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006e8a:	b590      	push	{r4, r7, lr}
 8006e8c:	b087      	sub	sp, #28
 8006e8e:	af00      	add	r7, sp, #0
 8006e90:	60f8      	str	r0, [r7, #12]
 8006e92:	60b9      	str	r1, [r7, #8]
 8006e94:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006e96:	2300      	movs	r3, #0
 8006e98:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	7f1b      	ldrb	r3, [r3, #28]
 8006e9e:	2b01      	cmp	r3, #1
 8006ea0:	d101      	bne.n	8006ea6 <HAL_RTC_SetTime+0x1c>
 8006ea2:	2302      	movs	r3, #2
 8006ea4:	e087      	b.n	8006fb6 <HAL_RTC_SetTime+0x12c>
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2201      	movs	r2, #1
 8006eaa:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2202      	movs	r2, #2
 8006eb0:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d126      	bne.n	8006f06 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	689b      	ldr	r3, [r3, #8]
 8006ebe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d102      	bne.n	8006ecc <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	781b      	ldrb	r3, [r3, #0]
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f000 fb0f 	bl	80074f4 <RTC_ByteToBcd2>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	785b      	ldrb	r3, [r3, #1]
 8006ede:	4618      	mov	r0, r3
 8006ee0:	f000 fb08 	bl	80074f4 <RTC_ByteToBcd2>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006ee8:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	789b      	ldrb	r3, [r3, #2]
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f000 fb00 	bl	80074f4 <RTC_ByteToBcd2>
 8006ef4:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006ef6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	78db      	ldrb	r3, [r3, #3]
 8006efe:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006f00:	4313      	orrs	r3, r2
 8006f02:	617b      	str	r3, [r7, #20]
 8006f04:	e018      	b.n	8006f38 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d102      	bne.n	8006f1a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	2200      	movs	r2, #0
 8006f18:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	781b      	ldrb	r3, [r3, #0]
 8006f1e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	785b      	ldrb	r3, [r3, #1]
 8006f24:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006f26:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8006f28:	68ba      	ldr	r2, [r7, #8]
 8006f2a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006f2c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	78db      	ldrb	r3, [r3, #3]
 8006f32:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006f34:	4313      	orrs	r3, r2
 8006f36:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	22ca      	movs	r2, #202	@ 0xca
 8006f3e:	625a      	str	r2, [r3, #36]	@ 0x24
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	2253      	movs	r2, #83	@ 0x53
 8006f46:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006f48:	68f8      	ldr	r0, [r7, #12]
 8006f4a:	f000 fa77 	bl	800743c <RTC_EnterInitMode>
 8006f4e:	4603      	mov	r3, r0
 8006f50:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006f52:	7cfb      	ldrb	r3, [r7, #19]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d120      	bne.n	8006f9a <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8006f62:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006f66:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	689a      	ldr	r2, [r3, #8]
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006f76:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	6899      	ldr	r1, [r3, #8]
 8006f7e:	68bb      	ldr	r3, [r7, #8]
 8006f80:	68da      	ldr	r2, [r3, #12]
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	691b      	ldr	r3, [r3, #16]
 8006f86:	431a      	orrs	r2, r3
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	430a      	orrs	r2, r1
 8006f8e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006f90:	68f8      	ldr	r0, [r7, #12]
 8006f92:	f000 fa8a 	bl	80074aa <RTC_ExitInitMode>
 8006f96:	4603      	mov	r3, r0
 8006f98:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006f9a:	7cfb      	ldrb	r3, [r7, #19]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d102      	bne.n	8006fa6 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	22ff      	movs	r2, #255	@ 0xff
 8006fac:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	771a      	strb	r2, [r3, #28]

  return status;
 8006fb4:	7cfb      	ldrb	r3, [r7, #19]
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	371c      	adds	r7, #28
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd90      	pop	{r4, r7, pc}

08006fbe <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006fbe:	b590      	push	{r4, r7, lr}
 8006fc0:	b087      	sub	sp, #28
 8006fc2:	af00      	add	r7, sp, #0
 8006fc4:	60f8      	str	r0, [r7, #12]
 8006fc6:	60b9      	str	r1, [r7, #8]
 8006fc8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	7f1b      	ldrb	r3, [r3, #28]
 8006fd2:	2b01      	cmp	r3, #1
 8006fd4:	d101      	bne.n	8006fda <HAL_RTC_SetDate+0x1c>
 8006fd6:	2302      	movs	r3, #2
 8006fd8:	e071      	b.n	80070be <HAL_RTC_SetDate+0x100>
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	2201      	movs	r2, #1
 8006fde:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	2202      	movs	r2, #2
 8006fe4:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d10e      	bne.n	800700a <HAL_RTC_SetDate+0x4c>
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	785b      	ldrb	r3, [r3, #1]
 8006ff0:	f003 0310 	and.w	r3, r3, #16
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d008      	beq.n	800700a <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	785b      	ldrb	r3, [r3, #1]
 8006ffc:	f023 0310 	bic.w	r3, r3, #16
 8007000:	b2db      	uxtb	r3, r3
 8007002:	330a      	adds	r3, #10
 8007004:	b2da      	uxtb	r2, r3
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d11c      	bne.n	800704a <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	78db      	ldrb	r3, [r3, #3]
 8007014:	4618      	mov	r0, r3
 8007016:	f000 fa6d 	bl	80074f4 <RTC_ByteToBcd2>
 800701a:	4603      	mov	r3, r0
 800701c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	785b      	ldrb	r3, [r3, #1]
 8007022:	4618      	mov	r0, r3
 8007024:	f000 fa66 	bl	80074f4 <RTC_ByteToBcd2>
 8007028:	4603      	mov	r3, r0
 800702a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800702c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	789b      	ldrb	r3, [r3, #2]
 8007032:	4618      	mov	r0, r3
 8007034:	f000 fa5e 	bl	80074f4 <RTC_ByteToBcd2>
 8007038:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800703a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	781b      	ldrb	r3, [r3, #0]
 8007042:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007044:	4313      	orrs	r3, r2
 8007046:	617b      	str	r3, [r7, #20]
 8007048:	e00e      	b.n	8007068 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	78db      	ldrb	r3, [r3, #3]
 800704e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	785b      	ldrb	r3, [r3, #1]
 8007054:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007056:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8007058:	68ba      	ldr	r2, [r7, #8]
 800705a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800705c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	781b      	ldrb	r3, [r3, #0]
 8007062:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007064:	4313      	orrs	r3, r2
 8007066:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	22ca      	movs	r2, #202	@ 0xca
 800706e:	625a      	str	r2, [r3, #36]	@ 0x24
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	2253      	movs	r2, #83	@ 0x53
 8007076:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007078:	68f8      	ldr	r0, [r7, #12]
 800707a:	f000 f9df 	bl	800743c <RTC_EnterInitMode>
 800707e:	4603      	mov	r3, r0
 8007080:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8007082:	7cfb      	ldrb	r3, [r7, #19]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d10c      	bne.n	80070a2 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007092:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007096:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007098:	68f8      	ldr	r0, [r7, #12]
 800709a:	f000 fa06 	bl	80074aa <RTC_ExitInitMode>
 800709e:	4603      	mov	r3, r0
 80070a0:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80070a2:	7cfb      	ldrb	r3, [r7, #19]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d102      	bne.n	80070ae <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	2201      	movs	r2, #1
 80070ac:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	22ff      	movs	r2, #255	@ 0xff
 80070b4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2200      	movs	r2, #0
 80070ba:	771a      	strb	r2, [r3, #28]

  return status;
 80070bc:	7cfb      	ldrb	r3, [r7, #19]
}
 80070be:	4618      	mov	r0, r3
 80070c0:	371c      	adds	r7, #28
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd90      	pop	{r4, r7, pc}
	...

080070c8 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80070c8:	b590      	push	{r4, r7, lr}
 80070ca:	b089      	sub	sp, #36	@ 0x24
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	60f8      	str	r0, [r7, #12]
 80070d0:	60b9      	str	r1, [r7, #8]
 80070d2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80070d4:	4b9b      	ldr	r3, [pc, #620]	@ (8007344 <HAL_RTC_SetAlarm_IT+0x27c>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	4a9b      	ldr	r2, [pc, #620]	@ (8007348 <HAL_RTC_SetAlarm_IT+0x280>)
 80070da:	fba2 2303 	umull	r2, r3, r2, r3
 80070de:	0adb      	lsrs	r3, r3, #11
 80070e0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80070e4:	fb02 f303 	mul.w	r3, r2, r3
 80070e8:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 80070ea:	2300      	movs	r3, #0
 80070ec:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 80070ee:	2300      	movs	r3, #0
 80070f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	7f1b      	ldrb	r3, [r3, #28]
 80070f6:	2b01      	cmp	r3, #1
 80070f8:	d101      	bne.n	80070fe <HAL_RTC_SetAlarm_IT+0x36>
 80070fa:	2302      	movs	r3, #2
 80070fc:	e11e      	b.n	800733c <HAL_RTC_SetAlarm_IT+0x274>
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2201      	movs	r2, #1
 8007102:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	2202      	movs	r2, #2
 8007108:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d137      	bne.n	8007180 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800711a:	2b00      	cmp	r3, #0
 800711c:	d102      	bne.n	8007124 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	2200      	movs	r2, #0
 8007122:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	781b      	ldrb	r3, [r3, #0]
 8007128:	4618      	mov	r0, r3
 800712a:	f000 f9e3 	bl	80074f4 <RTC_ByteToBcd2>
 800712e:	4603      	mov	r3, r0
 8007130:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	785b      	ldrb	r3, [r3, #1]
 8007136:	4618      	mov	r0, r3
 8007138:	f000 f9dc 	bl	80074f4 <RTC_ByteToBcd2>
 800713c:	4603      	mov	r3, r0
 800713e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8007140:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	789b      	ldrb	r3, [r3, #2]
 8007146:	4618      	mov	r0, r3
 8007148:	f000 f9d4 	bl	80074f4 <RTC_ByteToBcd2>
 800714c:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800714e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	78db      	ldrb	r3, [r3, #3]
 8007156:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8007158:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007162:	4618      	mov	r0, r3
 8007164:	f000 f9c6 	bl	80074f4 <RTC_ByteToBcd2>
 8007168:	4603      	mov	r3, r0
 800716a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800716c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8007174:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800717a:	4313      	orrs	r3, r2
 800717c:	61fb      	str	r3, [r7, #28]
 800717e:	e023      	b.n	80071c8 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800718a:	2b00      	cmp	r3, #0
 800718c:	d102      	bne.n	8007194 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	2200      	movs	r2, #0
 8007192:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	781b      	ldrb	r3, [r3, #0]
 8007198:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	785b      	ldrb	r3, [r3, #1]
 800719e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80071a0:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80071a2:	68ba      	ldr	r2, [r7, #8]
 80071a4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80071a6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	78db      	ldrb	r3, [r3, #3]
 80071ac:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80071ae:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80071b6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80071b8:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80071be:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80071c4:	4313      	orrs	r3, r2
 80071c6:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80071d0:	4313      	orrs	r3, r2
 80071d2:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	22ca      	movs	r2, #202	@ 0xca
 80071da:	625a      	str	r2, [r3, #36]	@ 0x24
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	2253      	movs	r2, #83	@ 0x53
 80071e2:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071ec:	d142      	bne.n	8007274 <HAL_RTC_SetAlarm_IT+0x1ac>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	689a      	ldr	r2, [r3, #8]
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80071fc:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	68db      	ldr	r3, [r3, #12]
 8007204:	b2da      	uxtb	r2, r3
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800720e:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	3b01      	subs	r3, #1
 8007214:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d10b      	bne.n	8007234 <HAL_RTC_SetAlarm_IT+0x16c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	22ff      	movs	r2, #255	@ 0xff
 8007222:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	2203      	movs	r2, #3
 8007228:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	2200      	movs	r2, #0
 800722e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8007230:	2303      	movs	r3, #3
 8007232:	e083      	b.n	800733c <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	68db      	ldr	r3, [r3, #12]
 800723a:	f003 0301 	and.w	r3, r3, #1
 800723e:	2b00      	cmp	r3, #0
 8007240:	d0e6      	beq.n	8007210 <HAL_RTC_SetAlarm_IT+0x148>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	69fa      	ldr	r2, [r7, #28]
 8007248:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	69ba      	ldr	r2, [r7, #24]
 8007250:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	689a      	ldr	r2, [r3, #8]
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007260:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	689a      	ldr	r2, [r3, #8]
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007270:	609a      	str	r2, [r3, #8]
 8007272:	e04c      	b.n	800730e <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	689a      	ldr	r2, [r3, #8]
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007282:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	68db      	ldr	r3, [r3, #12]
 800728a:	b2da      	uxtb	r2, r3
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8007294:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8007296:	4b2b      	ldr	r3, [pc, #172]	@ (8007344 <HAL_RTC_SetAlarm_IT+0x27c>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a2b      	ldr	r2, [pc, #172]	@ (8007348 <HAL_RTC_SetAlarm_IT+0x280>)
 800729c:	fba2 2303 	umull	r2, r3, r2, r3
 80072a0:	0adb      	lsrs	r3, r3, #11
 80072a2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80072a6:	fb02 f303 	mul.w	r3, r2, r3
 80072aa:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	3b01      	subs	r3, #1
 80072b0:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d10b      	bne.n	80072d0 <HAL_RTC_SetAlarm_IT+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	22ff      	movs	r2, #255	@ 0xff
 80072be:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2203      	movs	r2, #3
 80072c4:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2200      	movs	r2, #0
 80072ca:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80072cc:	2303      	movs	r3, #3
 80072ce:	e035      	b.n	800733c <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	68db      	ldr	r3, [r3, #12]
 80072d6:	f003 0302 	and.w	r3, r3, #2
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d0e6      	beq.n	80072ac <HAL_RTC_SetAlarm_IT+0x1e4>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	69fa      	ldr	r2, [r7, #28]
 80072e4:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	69ba      	ldr	r2, [r7, #24]
 80072ec:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	689a      	ldr	r2, [r3, #8]
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80072fc:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	689a      	ldr	r2, [r3, #8]
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800730c:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800730e:	4b0f      	ldr	r3, [pc, #60]	@ (800734c <HAL_RTC_SetAlarm_IT+0x284>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a0e      	ldr	r2, [pc, #56]	@ (800734c <HAL_RTC_SetAlarm_IT+0x284>)
 8007314:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007318:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 800731a:	4b0c      	ldr	r3, [pc, #48]	@ (800734c <HAL_RTC_SetAlarm_IT+0x284>)
 800731c:	689b      	ldr	r3, [r3, #8]
 800731e:	4a0b      	ldr	r2, [pc, #44]	@ (800734c <HAL_RTC_SetAlarm_IT+0x284>)
 8007320:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007324:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	22ff      	movs	r2, #255	@ 0xff
 800732c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2201      	movs	r2, #1
 8007332:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	2200      	movs	r2, #0
 8007338:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800733a:	2300      	movs	r3, #0
}
 800733c:	4618      	mov	r0, r3
 800733e:	3724      	adds	r7, #36	@ 0x24
 8007340:	46bd      	mov	sp, r7
 8007342:	bd90      	pop	{r4, r7, pc}
 8007344:	20000020 	.word	0x20000020
 8007348:	10624dd3 	.word	0x10624dd3
 800734c:	40013c00 	.word	0x40013c00

08007350 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b082      	sub	sp, #8
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8007358:	4b1f      	ldr	r3, [pc, #124]	@ (80073d8 <HAL_RTC_AlarmIRQHandler+0x88>)
 800735a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800735e:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800736a:	2b00      	cmp	r3, #0
 800736c:	d012      	beq.n	8007394 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	68db      	ldr	r3, [r3, #12]
 8007374:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007378:	2b00      	cmp	r3, #0
 800737a:	d00b      	beq.n	8007394 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	68db      	ldr	r3, [r3, #12]
 8007382:	b2da      	uxtb	r2, r3
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800738c:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f000 f824 	bl	80073dc <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	689b      	ldr	r3, [r3, #8]
 800739a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d012      	beq.n	80073c8 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	68db      	ldr	r3, [r3, #12]
 80073a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d00b      	beq.n	80073c8 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	68db      	ldr	r3, [r3, #12]
 80073b6:	b2da      	uxtb	r2, r3
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80073c0:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80073c2:	6878      	ldr	r0, [r7, #4]
 80073c4:	f000 f8b4 	bl	8007530 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2201      	movs	r2, #1
 80073cc:	775a      	strb	r2, [r3, #29]
}
 80073ce:	bf00      	nop
 80073d0:	3708      	adds	r7, #8
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
 80073d6:	bf00      	nop
 80073d8:	40013c00 	.word	0x40013c00

080073dc <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80073dc:	b480      	push	{r7}
 80073de:	b083      	sub	sp, #12
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 80073e4:	bf00      	nop
 80073e6:	370c      	adds	r7, #12
 80073e8:	46bd      	mov	sp, r7
 80073ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ee:	4770      	bx	lr

080073f0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80073f8:	2300      	movs	r3, #0
 80073fa:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a0d      	ldr	r2, [pc, #52]	@ (8007438 <HAL_RTC_WaitForSynchro+0x48>)
 8007402:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007404:	f7fd feb6 	bl	8005174 <HAL_GetTick>
 8007408:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800740a:	e009      	b.n	8007420 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800740c:	f7fd feb2 	bl	8005174 <HAL_GetTick>
 8007410:	4602      	mov	r2, r0
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	1ad3      	subs	r3, r2, r3
 8007416:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800741a:	d901      	bls.n	8007420 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800741c:	2303      	movs	r3, #3
 800741e:	e007      	b.n	8007430 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	68db      	ldr	r3, [r3, #12]
 8007426:	f003 0320 	and.w	r3, r3, #32
 800742a:	2b00      	cmp	r3, #0
 800742c:	d0ee      	beq.n	800740c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800742e:	2300      	movs	r3, #0
}
 8007430:	4618      	mov	r0, r3
 8007432:	3710      	adds	r7, #16
 8007434:	46bd      	mov	sp, r7
 8007436:	bd80      	pop	{r7, pc}
 8007438:	00013f5f 	.word	0x00013f5f

0800743c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b084      	sub	sp, #16
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007444:	2300      	movs	r3, #0
 8007446:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007448:	2300      	movs	r3, #0
 800744a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007456:	2b00      	cmp	r3, #0
 8007458:	d122      	bne.n	80074a0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	68da      	ldr	r2, [r3, #12]
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007468:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800746a:	f7fd fe83 	bl	8005174 <HAL_GetTick>
 800746e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007470:	e00c      	b.n	800748c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007472:	f7fd fe7f 	bl	8005174 <HAL_GetTick>
 8007476:	4602      	mov	r2, r0
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	1ad3      	subs	r3, r2, r3
 800747c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007480:	d904      	bls.n	800748c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2204      	movs	r2, #4
 8007486:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8007488:	2301      	movs	r3, #1
 800748a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	68db      	ldr	r3, [r3, #12]
 8007492:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007496:	2b00      	cmp	r3, #0
 8007498:	d102      	bne.n	80074a0 <RTC_EnterInitMode+0x64>
 800749a:	7bfb      	ldrb	r3, [r7, #15]
 800749c:	2b01      	cmp	r3, #1
 800749e:	d1e8      	bne.n	8007472 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80074a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80074a2:	4618      	mov	r0, r3
 80074a4:	3710      	adds	r7, #16
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bd80      	pop	{r7, pc}

080074aa <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80074aa:	b580      	push	{r7, lr}
 80074ac:	b084      	sub	sp, #16
 80074ae:	af00      	add	r7, sp, #0
 80074b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80074b2:	2300      	movs	r3, #0
 80074b4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	68da      	ldr	r2, [r3, #12]
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80074c4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	689b      	ldr	r3, [r3, #8]
 80074cc:	f003 0320 	and.w	r3, r3, #32
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d10a      	bne.n	80074ea <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80074d4:	6878      	ldr	r0, [r7, #4]
 80074d6:	f7ff ff8b 	bl	80073f0 <HAL_RTC_WaitForSynchro>
 80074da:	4603      	mov	r3, r0
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d004      	beq.n	80074ea <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2204      	movs	r2, #4
 80074e4:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80074e6:	2301      	movs	r3, #1
 80074e8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80074ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	3710      	adds	r7, #16
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}

080074f4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80074f4:	b480      	push	{r7}
 80074f6:	b085      	sub	sp, #20
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	4603      	mov	r3, r0
 80074fc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80074fe:	2300      	movs	r3, #0
 8007500:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8007502:	e005      	b.n	8007510 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	3301      	adds	r3, #1
 8007508:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800750a:	79fb      	ldrb	r3, [r7, #7]
 800750c:	3b0a      	subs	r3, #10
 800750e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8007510:	79fb      	ldrb	r3, [r7, #7]
 8007512:	2b09      	cmp	r3, #9
 8007514:	d8f6      	bhi.n	8007504 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	b2db      	uxtb	r3, r3
 800751a:	011b      	lsls	r3, r3, #4
 800751c:	b2da      	uxtb	r2, r3
 800751e:	79fb      	ldrb	r3, [r7, #7]
 8007520:	4313      	orrs	r3, r2
 8007522:	b2db      	uxtb	r3, r3
}
 8007524:	4618      	mov	r0, r3
 8007526:	3714      	adds	r7, #20
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr

08007530 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007530:	b480      	push	{r7}
 8007532:	b083      	sub	sp, #12
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8007538:	bf00      	nop
 800753a:	370c      	adds	r7, #12
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr

08007544 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b082      	sub	sp, #8
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d101      	bne.n	8007556 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007552:	2301      	movs	r3, #1
 8007554:	e041      	b.n	80075da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800755c:	b2db      	uxtb	r3, r3
 800755e:	2b00      	cmp	r3, #0
 8007560:	d106      	bne.n	8007570 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2200      	movs	r2, #0
 8007566:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f7fd fb16 	bl	8004b9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2202      	movs	r2, #2
 8007574:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681a      	ldr	r2, [r3, #0]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	3304      	adds	r3, #4
 8007580:	4619      	mov	r1, r3
 8007582:	4610      	mov	r0, r2
 8007584:	f000 fe7e 	bl	8008284 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2201      	movs	r2, #1
 800758c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2201      	movs	r2, #1
 8007594:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2201      	movs	r2, #1
 800759c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2201      	movs	r2, #1
 80075a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2201      	movs	r2, #1
 80075ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2201      	movs	r2, #1
 80075b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2201      	movs	r2, #1
 80075bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2201      	movs	r2, #1
 80075c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2201      	movs	r2, #1
 80075cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2201      	movs	r2, #1
 80075d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80075d8:	2300      	movs	r3, #0
}
 80075da:	4618      	mov	r0, r3
 80075dc:	3708      	adds	r7, #8
 80075de:	46bd      	mov	sp, r7
 80075e0:	bd80      	pop	{r7, pc}
	...

080075e4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b085      	sub	sp, #20
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075f2:	b2db      	uxtb	r3, r3
 80075f4:	2b01      	cmp	r3, #1
 80075f6:	d001      	beq.n	80075fc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80075f8:	2301      	movs	r3, #1
 80075fa:	e03c      	b.n	8007676 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2202      	movs	r2, #2
 8007600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4a1e      	ldr	r2, [pc, #120]	@ (8007684 <HAL_TIM_Base_Start+0xa0>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d018      	beq.n	8007640 <HAL_TIM_Base_Start+0x5c>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007616:	d013      	beq.n	8007640 <HAL_TIM_Base_Start+0x5c>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4a1a      	ldr	r2, [pc, #104]	@ (8007688 <HAL_TIM_Base_Start+0xa4>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d00e      	beq.n	8007640 <HAL_TIM_Base_Start+0x5c>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a19      	ldr	r2, [pc, #100]	@ (800768c <HAL_TIM_Base_Start+0xa8>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d009      	beq.n	8007640 <HAL_TIM_Base_Start+0x5c>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4a17      	ldr	r2, [pc, #92]	@ (8007690 <HAL_TIM_Base_Start+0xac>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d004      	beq.n	8007640 <HAL_TIM_Base_Start+0x5c>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4a16      	ldr	r2, [pc, #88]	@ (8007694 <HAL_TIM_Base_Start+0xb0>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d111      	bne.n	8007664 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	689b      	ldr	r3, [r3, #8]
 8007646:	f003 0307 	and.w	r3, r3, #7
 800764a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	2b06      	cmp	r3, #6
 8007650:	d010      	beq.n	8007674 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	681a      	ldr	r2, [r3, #0]
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f042 0201 	orr.w	r2, r2, #1
 8007660:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007662:	e007      	b.n	8007674 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	681a      	ldr	r2, [r3, #0]
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f042 0201 	orr.w	r2, r2, #1
 8007672:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007674:	2300      	movs	r3, #0
}
 8007676:	4618      	mov	r0, r3
 8007678:	3714      	adds	r7, #20
 800767a:	46bd      	mov	sp, r7
 800767c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007680:	4770      	bx	lr
 8007682:	bf00      	nop
 8007684:	40010000 	.word	0x40010000
 8007688:	40000400 	.word	0x40000400
 800768c:	40000800 	.word	0x40000800
 8007690:	40000c00 	.word	0x40000c00
 8007694:	40014000 	.word	0x40014000

08007698 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b082      	sub	sp, #8
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d101      	bne.n	80076aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80076a6:	2301      	movs	r3, #1
 80076a8:	e041      	b.n	800772e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076b0:	b2db      	uxtb	r3, r3
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d106      	bne.n	80076c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2200      	movs	r2, #0
 80076ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f7fd fad0 	bl	8004c64 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2202      	movs	r2, #2
 80076c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681a      	ldr	r2, [r3, #0]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	3304      	adds	r3, #4
 80076d4:	4619      	mov	r1, r3
 80076d6:	4610      	mov	r0, r2
 80076d8:	f000 fdd4 	bl	8008284 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2201      	movs	r2, #1
 80076e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2201      	movs	r2, #1
 80076f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2201      	movs	r2, #1
 8007700:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2201      	movs	r2, #1
 8007708:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2201      	movs	r2, #1
 8007710:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2201      	movs	r2, #1
 8007718:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2201      	movs	r2, #1
 8007720:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2201      	movs	r2, #1
 8007728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800772c:	2300      	movs	r3, #0
}
 800772e:	4618      	mov	r0, r3
 8007730:	3708      	adds	r7, #8
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}
	...

08007738 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b084      	sub	sp, #16
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
 8007740:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d109      	bne.n	800775c <HAL_TIM_PWM_Start+0x24>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800774e:	b2db      	uxtb	r3, r3
 8007750:	2b01      	cmp	r3, #1
 8007752:	bf14      	ite	ne
 8007754:	2301      	movne	r3, #1
 8007756:	2300      	moveq	r3, #0
 8007758:	b2db      	uxtb	r3, r3
 800775a:	e022      	b.n	80077a2 <HAL_TIM_PWM_Start+0x6a>
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	2b04      	cmp	r3, #4
 8007760:	d109      	bne.n	8007776 <HAL_TIM_PWM_Start+0x3e>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007768:	b2db      	uxtb	r3, r3
 800776a:	2b01      	cmp	r3, #1
 800776c:	bf14      	ite	ne
 800776e:	2301      	movne	r3, #1
 8007770:	2300      	moveq	r3, #0
 8007772:	b2db      	uxtb	r3, r3
 8007774:	e015      	b.n	80077a2 <HAL_TIM_PWM_Start+0x6a>
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	2b08      	cmp	r3, #8
 800777a:	d109      	bne.n	8007790 <HAL_TIM_PWM_Start+0x58>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007782:	b2db      	uxtb	r3, r3
 8007784:	2b01      	cmp	r3, #1
 8007786:	bf14      	ite	ne
 8007788:	2301      	movne	r3, #1
 800778a:	2300      	moveq	r3, #0
 800778c:	b2db      	uxtb	r3, r3
 800778e:	e008      	b.n	80077a2 <HAL_TIM_PWM_Start+0x6a>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007796:	b2db      	uxtb	r3, r3
 8007798:	2b01      	cmp	r3, #1
 800779a:	bf14      	ite	ne
 800779c:	2301      	movne	r3, #1
 800779e:	2300      	moveq	r3, #0
 80077a0:	b2db      	uxtb	r3, r3
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d001      	beq.n	80077aa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80077a6:	2301      	movs	r3, #1
 80077a8:	e068      	b.n	800787c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d104      	bne.n	80077ba <HAL_TIM_PWM_Start+0x82>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2202      	movs	r2, #2
 80077b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80077b8:	e013      	b.n	80077e2 <HAL_TIM_PWM_Start+0xaa>
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	2b04      	cmp	r3, #4
 80077be:	d104      	bne.n	80077ca <HAL_TIM_PWM_Start+0x92>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2202      	movs	r2, #2
 80077c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80077c8:	e00b      	b.n	80077e2 <HAL_TIM_PWM_Start+0xaa>
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	2b08      	cmp	r3, #8
 80077ce:	d104      	bne.n	80077da <HAL_TIM_PWM_Start+0xa2>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2202      	movs	r2, #2
 80077d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80077d8:	e003      	b.n	80077e2 <HAL_TIM_PWM_Start+0xaa>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2202      	movs	r2, #2
 80077de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	2201      	movs	r2, #1
 80077e8:	6839      	ldr	r1, [r7, #0]
 80077ea:	4618      	mov	r0, r3
 80077ec:	f001 f914 	bl	8008a18 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4a23      	ldr	r2, [pc, #140]	@ (8007884 <HAL_TIM_PWM_Start+0x14c>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d107      	bne.n	800780a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007808:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a1d      	ldr	r2, [pc, #116]	@ (8007884 <HAL_TIM_PWM_Start+0x14c>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d018      	beq.n	8007846 <HAL_TIM_PWM_Start+0x10e>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800781c:	d013      	beq.n	8007846 <HAL_TIM_PWM_Start+0x10e>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4a19      	ldr	r2, [pc, #100]	@ (8007888 <HAL_TIM_PWM_Start+0x150>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d00e      	beq.n	8007846 <HAL_TIM_PWM_Start+0x10e>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4a17      	ldr	r2, [pc, #92]	@ (800788c <HAL_TIM_PWM_Start+0x154>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d009      	beq.n	8007846 <HAL_TIM_PWM_Start+0x10e>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4a16      	ldr	r2, [pc, #88]	@ (8007890 <HAL_TIM_PWM_Start+0x158>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d004      	beq.n	8007846 <HAL_TIM_PWM_Start+0x10e>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4a14      	ldr	r2, [pc, #80]	@ (8007894 <HAL_TIM_PWM_Start+0x15c>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d111      	bne.n	800786a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	689b      	ldr	r3, [r3, #8]
 800784c:	f003 0307 	and.w	r3, r3, #7
 8007850:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	2b06      	cmp	r3, #6
 8007856:	d010      	beq.n	800787a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	681a      	ldr	r2, [r3, #0]
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f042 0201 	orr.w	r2, r2, #1
 8007866:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007868:	e007      	b.n	800787a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	681a      	ldr	r2, [r3, #0]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f042 0201 	orr.w	r2, r2, #1
 8007878:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800787a:	2300      	movs	r3, #0
}
 800787c:	4618      	mov	r0, r3
 800787e:	3710      	adds	r7, #16
 8007880:	46bd      	mov	sp, r7
 8007882:	bd80      	pop	{r7, pc}
 8007884:	40010000 	.word	0x40010000
 8007888:	40000400 	.word	0x40000400
 800788c:	40000800 	.word	0x40000800
 8007890:	40000c00 	.word	0x40000c00
 8007894:	40014000 	.word	0x40014000

08007898 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b082      	sub	sp, #8
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d101      	bne.n	80078aa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80078a6:	2301      	movs	r3, #1
 80078a8:	e041      	b.n	800792e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078b0:	b2db      	uxtb	r3, r3
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d106      	bne.n	80078c4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2200      	movs	r2, #0
 80078ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f000 f839 	bl	8007936 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2202      	movs	r2, #2
 80078c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681a      	ldr	r2, [r3, #0]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	3304      	adds	r3, #4
 80078d4:	4619      	mov	r1, r3
 80078d6:	4610      	mov	r0, r2
 80078d8:	f000 fcd4 	bl	8008284 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2201      	movs	r2, #1
 80078e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2201      	movs	r2, #1
 80078e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2201      	movs	r2, #1
 80078f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2201      	movs	r2, #1
 80078f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2201      	movs	r2, #1
 8007900:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2201      	movs	r2, #1
 8007908:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2201      	movs	r2, #1
 8007910:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2201      	movs	r2, #1
 8007918:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2201      	movs	r2, #1
 8007920:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2201      	movs	r2, #1
 8007928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800792c:	2300      	movs	r3, #0
}
 800792e:	4618      	mov	r0, r3
 8007930:	3708      	adds	r7, #8
 8007932:	46bd      	mov	sp, r7
 8007934:	bd80      	pop	{r7, pc}

08007936 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007936:	b480      	push	{r7}
 8007938:	b083      	sub	sp, #12
 800793a:	af00      	add	r7, sp, #0
 800793c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800793e:	bf00      	nop
 8007940:	370c      	adds	r7, #12
 8007942:	46bd      	mov	sp, r7
 8007944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007948:	4770      	bx	lr
	...

0800794c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b084      	sub	sp, #16
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
 8007954:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007956:	2300      	movs	r3, #0
 8007958:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d104      	bne.n	800796a <HAL_TIM_IC_Start_IT+0x1e>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007966:	b2db      	uxtb	r3, r3
 8007968:	e013      	b.n	8007992 <HAL_TIM_IC_Start_IT+0x46>
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	2b04      	cmp	r3, #4
 800796e:	d104      	bne.n	800797a <HAL_TIM_IC_Start_IT+0x2e>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007976:	b2db      	uxtb	r3, r3
 8007978:	e00b      	b.n	8007992 <HAL_TIM_IC_Start_IT+0x46>
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	2b08      	cmp	r3, #8
 800797e:	d104      	bne.n	800798a <HAL_TIM_IC_Start_IT+0x3e>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007986:	b2db      	uxtb	r3, r3
 8007988:	e003      	b.n	8007992 <HAL_TIM_IC_Start_IT+0x46>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007990:	b2db      	uxtb	r3, r3
 8007992:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d104      	bne.n	80079a4 <HAL_TIM_IC_Start_IT+0x58>
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80079a0:	b2db      	uxtb	r3, r3
 80079a2:	e013      	b.n	80079cc <HAL_TIM_IC_Start_IT+0x80>
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	2b04      	cmp	r3, #4
 80079a8:	d104      	bne.n	80079b4 <HAL_TIM_IC_Start_IT+0x68>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80079b0:	b2db      	uxtb	r3, r3
 80079b2:	e00b      	b.n	80079cc <HAL_TIM_IC_Start_IT+0x80>
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	2b08      	cmp	r3, #8
 80079b8:	d104      	bne.n	80079c4 <HAL_TIM_IC_Start_IT+0x78>
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80079c0:	b2db      	uxtb	r3, r3
 80079c2:	e003      	b.n	80079cc <HAL_TIM_IC_Start_IT+0x80>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80079ca:	b2db      	uxtb	r3, r3
 80079cc:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80079ce:	7bbb      	ldrb	r3, [r7, #14]
 80079d0:	2b01      	cmp	r3, #1
 80079d2:	d102      	bne.n	80079da <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80079d4:	7b7b      	ldrb	r3, [r7, #13]
 80079d6:	2b01      	cmp	r3, #1
 80079d8:	d001      	beq.n	80079de <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80079da:	2301      	movs	r3, #1
 80079dc:	e0c2      	b.n	8007b64 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d104      	bne.n	80079ee <HAL_TIM_IC_Start_IT+0xa2>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2202      	movs	r2, #2
 80079e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80079ec:	e013      	b.n	8007a16 <HAL_TIM_IC_Start_IT+0xca>
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	2b04      	cmp	r3, #4
 80079f2:	d104      	bne.n	80079fe <HAL_TIM_IC_Start_IT+0xb2>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2202      	movs	r2, #2
 80079f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80079fc:	e00b      	b.n	8007a16 <HAL_TIM_IC_Start_IT+0xca>
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	2b08      	cmp	r3, #8
 8007a02:	d104      	bne.n	8007a0e <HAL_TIM_IC_Start_IT+0xc2>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2202      	movs	r2, #2
 8007a08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007a0c:	e003      	b.n	8007a16 <HAL_TIM_IC_Start_IT+0xca>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2202      	movs	r2, #2
 8007a12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d104      	bne.n	8007a26 <HAL_TIM_IC_Start_IT+0xda>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2202      	movs	r2, #2
 8007a20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007a24:	e013      	b.n	8007a4e <HAL_TIM_IC_Start_IT+0x102>
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	2b04      	cmp	r3, #4
 8007a2a:	d104      	bne.n	8007a36 <HAL_TIM_IC_Start_IT+0xea>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2202      	movs	r2, #2
 8007a30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007a34:	e00b      	b.n	8007a4e <HAL_TIM_IC_Start_IT+0x102>
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	2b08      	cmp	r3, #8
 8007a3a:	d104      	bne.n	8007a46 <HAL_TIM_IC_Start_IT+0xfa>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2202      	movs	r2, #2
 8007a40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a44:	e003      	b.n	8007a4e <HAL_TIM_IC_Start_IT+0x102>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2202      	movs	r2, #2
 8007a4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	2b0c      	cmp	r3, #12
 8007a52:	d841      	bhi.n	8007ad8 <HAL_TIM_IC_Start_IT+0x18c>
 8007a54:	a201      	add	r2, pc, #4	@ (adr r2, 8007a5c <HAL_TIM_IC_Start_IT+0x110>)
 8007a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a5a:	bf00      	nop
 8007a5c:	08007a91 	.word	0x08007a91
 8007a60:	08007ad9 	.word	0x08007ad9
 8007a64:	08007ad9 	.word	0x08007ad9
 8007a68:	08007ad9 	.word	0x08007ad9
 8007a6c:	08007aa3 	.word	0x08007aa3
 8007a70:	08007ad9 	.word	0x08007ad9
 8007a74:	08007ad9 	.word	0x08007ad9
 8007a78:	08007ad9 	.word	0x08007ad9
 8007a7c:	08007ab5 	.word	0x08007ab5
 8007a80:	08007ad9 	.word	0x08007ad9
 8007a84:	08007ad9 	.word	0x08007ad9
 8007a88:	08007ad9 	.word	0x08007ad9
 8007a8c:	08007ac7 	.word	0x08007ac7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	68da      	ldr	r2, [r3, #12]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f042 0202 	orr.w	r2, r2, #2
 8007a9e:	60da      	str	r2, [r3, #12]
      break;
 8007aa0:	e01d      	b.n	8007ade <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	68da      	ldr	r2, [r3, #12]
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f042 0204 	orr.w	r2, r2, #4
 8007ab0:	60da      	str	r2, [r3, #12]
      break;
 8007ab2:	e014      	b.n	8007ade <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	68da      	ldr	r2, [r3, #12]
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f042 0208 	orr.w	r2, r2, #8
 8007ac2:	60da      	str	r2, [r3, #12]
      break;
 8007ac4:	e00b      	b.n	8007ade <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	68da      	ldr	r2, [r3, #12]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f042 0210 	orr.w	r2, r2, #16
 8007ad4:	60da      	str	r2, [r3, #12]
      break;
 8007ad6:	e002      	b.n	8007ade <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007ad8:	2301      	movs	r3, #1
 8007ada:	73fb      	strb	r3, [r7, #15]
      break;
 8007adc:	bf00      	nop
  }

  if (status == HAL_OK)
 8007ade:	7bfb      	ldrb	r3, [r7, #15]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d13e      	bne.n	8007b62 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	2201      	movs	r2, #1
 8007aea:	6839      	ldr	r1, [r7, #0]
 8007aec:	4618      	mov	r0, r3
 8007aee:	f000 ff93 	bl	8008a18 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	4a1d      	ldr	r2, [pc, #116]	@ (8007b6c <HAL_TIM_IC_Start_IT+0x220>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d018      	beq.n	8007b2e <HAL_TIM_IC_Start_IT+0x1e2>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b04:	d013      	beq.n	8007b2e <HAL_TIM_IC_Start_IT+0x1e2>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	4a19      	ldr	r2, [pc, #100]	@ (8007b70 <HAL_TIM_IC_Start_IT+0x224>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d00e      	beq.n	8007b2e <HAL_TIM_IC_Start_IT+0x1e2>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4a17      	ldr	r2, [pc, #92]	@ (8007b74 <HAL_TIM_IC_Start_IT+0x228>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d009      	beq.n	8007b2e <HAL_TIM_IC_Start_IT+0x1e2>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	4a16      	ldr	r2, [pc, #88]	@ (8007b78 <HAL_TIM_IC_Start_IT+0x22c>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d004      	beq.n	8007b2e <HAL_TIM_IC_Start_IT+0x1e2>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	4a14      	ldr	r2, [pc, #80]	@ (8007b7c <HAL_TIM_IC_Start_IT+0x230>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d111      	bne.n	8007b52 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	689b      	ldr	r3, [r3, #8]
 8007b34:	f003 0307 	and.w	r3, r3, #7
 8007b38:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	2b06      	cmp	r3, #6
 8007b3e:	d010      	beq.n	8007b62 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	681a      	ldr	r2, [r3, #0]
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f042 0201 	orr.w	r2, r2, #1
 8007b4e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b50:	e007      	b.n	8007b62 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	681a      	ldr	r2, [r3, #0]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f042 0201 	orr.w	r2, r2, #1
 8007b60:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007b62:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b64:	4618      	mov	r0, r3
 8007b66:	3710      	adds	r7, #16
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	bd80      	pop	{r7, pc}
 8007b6c:	40010000 	.word	0x40010000
 8007b70:	40000400 	.word	0x40000400
 8007b74:	40000800 	.word	0x40000800
 8007b78:	40000c00 	.word	0x40000c00
 8007b7c:	40014000 	.word	0x40014000

08007b80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b084      	sub	sp, #16
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	68db      	ldr	r3, [r3, #12]
 8007b8e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	691b      	ldr	r3, [r3, #16]
 8007b96:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	f003 0302 	and.w	r3, r3, #2
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d020      	beq.n	8007be4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	f003 0302 	and.w	r3, r3, #2
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d01b      	beq.n	8007be4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f06f 0202 	mvn.w	r2, #2
 8007bb4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2201      	movs	r2, #1
 8007bba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	699b      	ldr	r3, [r3, #24]
 8007bc2:	f003 0303 	and.w	r3, r3, #3
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d003      	beq.n	8007bd2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f7fb f858 	bl	8002c80 <HAL_TIM_IC_CaptureCallback>
 8007bd0:	e005      	b.n	8007bde <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f000 fb38 	bl	8008248 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f000 fb3f 	bl	800825c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2200      	movs	r2, #0
 8007be2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	f003 0304 	and.w	r3, r3, #4
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d020      	beq.n	8007c30 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	f003 0304 	and.w	r3, r3, #4
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d01b      	beq.n	8007c30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f06f 0204 	mvn.w	r2, #4
 8007c00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2202      	movs	r2, #2
 8007c06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	699b      	ldr	r3, [r3, #24]
 8007c0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d003      	beq.n	8007c1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c16:	6878      	ldr	r0, [r7, #4]
 8007c18:	f7fb f832 	bl	8002c80 <HAL_TIM_IC_CaptureCallback>
 8007c1c:	e005      	b.n	8007c2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c1e:	6878      	ldr	r0, [r7, #4]
 8007c20:	f000 fb12 	bl	8008248 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	f000 fb19 	bl	800825c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	f003 0308 	and.w	r3, r3, #8
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d020      	beq.n	8007c7c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f003 0308 	and.w	r3, r3, #8
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d01b      	beq.n	8007c7c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f06f 0208 	mvn.w	r2, #8
 8007c4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2204      	movs	r2, #4
 8007c52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	69db      	ldr	r3, [r3, #28]
 8007c5a:	f003 0303 	and.w	r3, r3, #3
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d003      	beq.n	8007c6a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f7fb f80c 	bl	8002c80 <HAL_TIM_IC_CaptureCallback>
 8007c68:	e005      	b.n	8007c76 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f000 faec 	bl	8008248 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c70:	6878      	ldr	r0, [r7, #4]
 8007c72:	f000 faf3 	bl	800825c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	f003 0310 	and.w	r3, r3, #16
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d020      	beq.n	8007cc8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	f003 0310 	and.w	r3, r3, #16
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d01b      	beq.n	8007cc8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f06f 0210 	mvn.w	r2, #16
 8007c98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2208      	movs	r2, #8
 8007c9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	69db      	ldr	r3, [r3, #28]
 8007ca6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d003      	beq.n	8007cb6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007cae:	6878      	ldr	r0, [r7, #4]
 8007cb0:	f7fa ffe6 	bl	8002c80 <HAL_TIM_IC_CaptureCallback>
 8007cb4:	e005      	b.n	8007cc2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007cb6:	6878      	ldr	r0, [r7, #4]
 8007cb8:	f000 fac6 	bl	8008248 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	f000 facd 	bl	800825c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	f003 0301 	and.w	r3, r3, #1
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d00c      	beq.n	8007cec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	f003 0301 	and.w	r3, r3, #1
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d007      	beq.n	8007cec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f06f 0201 	mvn.w	r2, #1
 8007ce4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f000 faa4 	bl	8008234 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d00c      	beq.n	8007d10 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d007      	beq.n	8007d10 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007d08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	f000 ff22 	bl	8008b54 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007d10:	68bb      	ldr	r3, [r7, #8]
 8007d12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d00c      	beq.n	8007d34 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d007      	beq.n	8007d34 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007d2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f000 fa9e 	bl	8008270 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007d34:	68bb      	ldr	r3, [r7, #8]
 8007d36:	f003 0320 	and.w	r3, r3, #32
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d00c      	beq.n	8007d58 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	f003 0320 	and.w	r3, r3, #32
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d007      	beq.n	8007d58 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f06f 0220 	mvn.w	r2, #32
 8007d50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007d52:	6878      	ldr	r0, [r7, #4]
 8007d54:	f000 fef4 	bl	8008b40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007d58:	bf00      	nop
 8007d5a:	3710      	adds	r7, #16
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}

08007d60 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b086      	sub	sp, #24
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	60f8      	str	r0, [r7, #12]
 8007d68:	60b9      	str	r1, [r7, #8]
 8007d6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d76:	2b01      	cmp	r3, #1
 8007d78:	d101      	bne.n	8007d7e <HAL_TIM_IC_ConfigChannel+0x1e>
 8007d7a:	2302      	movs	r3, #2
 8007d7c:	e088      	b.n	8007e90 <HAL_TIM_IC_ConfigChannel+0x130>
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	2201      	movs	r2, #1
 8007d82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d11b      	bne.n	8007dc4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8007d9c:	f000 fc84 	bl	80086a8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	699a      	ldr	r2, [r3, #24]
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f022 020c 	bic.w	r2, r2, #12
 8007dae:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	6999      	ldr	r1, [r3, #24]
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	689a      	ldr	r2, [r3, #8]
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	430a      	orrs	r2, r1
 8007dc0:	619a      	str	r2, [r3, #24]
 8007dc2:	e060      	b.n	8007e86 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2b04      	cmp	r3, #4
 8007dc8:	d11c      	bne.n	8007e04 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007dda:	f000 fcfc 	bl	80087d6 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	699a      	ldr	r2, [r3, #24]
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007dec:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	6999      	ldr	r1, [r3, #24]
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	689b      	ldr	r3, [r3, #8]
 8007df8:	021a      	lsls	r2, r3, #8
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	430a      	orrs	r2, r1
 8007e00:	619a      	str	r2, [r3, #24]
 8007e02:	e040      	b.n	8007e86 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2b08      	cmp	r3, #8
 8007e08:	d11b      	bne.n	8007e42 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007e16:	68bb      	ldr	r3, [r7, #8]
 8007e18:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007e1a:	f000 fd49 	bl	80088b0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	69da      	ldr	r2, [r3, #28]
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f022 020c 	bic.w	r2, r2, #12
 8007e2c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	69d9      	ldr	r1, [r3, #28]
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	689a      	ldr	r2, [r3, #8]
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	430a      	orrs	r2, r1
 8007e3e:	61da      	str	r2, [r3, #28]
 8007e40:	e021      	b.n	8007e86 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2b0c      	cmp	r3, #12
 8007e46:	d11c      	bne.n	8007e82 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007e58:	f000 fd66 	bl	8008928 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	69da      	ldr	r2, [r3, #28]
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007e6a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	69d9      	ldr	r1, [r3, #28]
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	689b      	ldr	r3, [r3, #8]
 8007e76:	021a      	lsls	r2, r3, #8
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	430a      	orrs	r2, r1
 8007e7e:	61da      	str	r2, [r3, #28]
 8007e80:	e001      	b.n	8007e86 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007e82:	2301      	movs	r3, #1
 8007e84:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	2200      	movs	r2, #0
 8007e8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007e8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e90:	4618      	mov	r0, r3
 8007e92:	3718      	adds	r7, #24
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}

08007e98 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b086      	sub	sp, #24
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	60f8      	str	r0, [r7, #12]
 8007ea0:	60b9      	str	r1, [r7, #8]
 8007ea2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007eae:	2b01      	cmp	r3, #1
 8007eb0:	d101      	bne.n	8007eb6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007eb2:	2302      	movs	r3, #2
 8007eb4:	e0ae      	b.n	8008014 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	2201      	movs	r2, #1
 8007eba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2b0c      	cmp	r3, #12
 8007ec2:	f200 809f 	bhi.w	8008004 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007ec6:	a201      	add	r2, pc, #4	@ (adr r2, 8007ecc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007ec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ecc:	08007f01 	.word	0x08007f01
 8007ed0:	08008005 	.word	0x08008005
 8007ed4:	08008005 	.word	0x08008005
 8007ed8:	08008005 	.word	0x08008005
 8007edc:	08007f41 	.word	0x08007f41
 8007ee0:	08008005 	.word	0x08008005
 8007ee4:	08008005 	.word	0x08008005
 8007ee8:	08008005 	.word	0x08008005
 8007eec:	08007f83 	.word	0x08007f83
 8007ef0:	08008005 	.word	0x08008005
 8007ef4:	08008005 	.word	0x08008005
 8007ef8:	08008005 	.word	0x08008005
 8007efc:	08007fc3 	.word	0x08007fc3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	68b9      	ldr	r1, [r7, #8]
 8007f06:	4618      	mov	r0, r3
 8007f08:	f000 fa42 	bl	8008390 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	699a      	ldr	r2, [r3, #24]
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f042 0208 	orr.w	r2, r2, #8
 8007f1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	699a      	ldr	r2, [r3, #24]
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f022 0204 	bic.w	r2, r2, #4
 8007f2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	6999      	ldr	r1, [r3, #24]
 8007f32:	68bb      	ldr	r3, [r7, #8]
 8007f34:	691a      	ldr	r2, [r3, #16]
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	430a      	orrs	r2, r1
 8007f3c:	619a      	str	r2, [r3, #24]
      break;
 8007f3e:	e064      	b.n	800800a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	68b9      	ldr	r1, [r7, #8]
 8007f46:	4618      	mov	r0, r3
 8007f48:	f000 fa88 	bl	800845c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	699a      	ldr	r2, [r3, #24]
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	699a      	ldr	r2, [r3, #24]
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	6999      	ldr	r1, [r3, #24]
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	691b      	ldr	r3, [r3, #16]
 8007f76:	021a      	lsls	r2, r3, #8
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	430a      	orrs	r2, r1
 8007f7e:	619a      	str	r2, [r3, #24]
      break;
 8007f80:	e043      	b.n	800800a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	68b9      	ldr	r1, [r7, #8]
 8007f88:	4618      	mov	r0, r3
 8007f8a:	f000 fad3 	bl	8008534 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	69da      	ldr	r2, [r3, #28]
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f042 0208 	orr.w	r2, r2, #8
 8007f9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	69da      	ldr	r2, [r3, #28]
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f022 0204 	bic.w	r2, r2, #4
 8007fac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	69d9      	ldr	r1, [r3, #28]
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	691a      	ldr	r2, [r3, #16]
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	430a      	orrs	r2, r1
 8007fbe:	61da      	str	r2, [r3, #28]
      break;
 8007fc0:	e023      	b.n	800800a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	68b9      	ldr	r1, [r7, #8]
 8007fc8:	4618      	mov	r0, r3
 8007fca:	f000 fb1d 	bl	8008608 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	69da      	ldr	r2, [r3, #28]
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007fdc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	69da      	ldr	r2, [r3, #28]
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007fec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	69d9      	ldr	r1, [r3, #28]
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	691b      	ldr	r3, [r3, #16]
 8007ff8:	021a      	lsls	r2, r3, #8
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	430a      	orrs	r2, r1
 8008000:	61da      	str	r2, [r3, #28]
      break;
 8008002:	e002      	b.n	800800a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008004:	2301      	movs	r3, #1
 8008006:	75fb      	strb	r3, [r7, #23]
      break;
 8008008:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2200      	movs	r2, #0
 800800e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008012:	7dfb      	ldrb	r3, [r7, #23]
}
 8008014:	4618      	mov	r0, r3
 8008016:	3718      	adds	r7, #24
 8008018:	46bd      	mov	sp, r7
 800801a:	bd80      	pop	{r7, pc}

0800801c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b084      	sub	sp, #16
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
 8008024:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008026:	2300      	movs	r3, #0
 8008028:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008030:	2b01      	cmp	r3, #1
 8008032:	d101      	bne.n	8008038 <HAL_TIM_ConfigClockSource+0x1c>
 8008034:	2302      	movs	r3, #2
 8008036:	e0b4      	b.n	80081a2 <HAL_TIM_ConfigClockSource+0x186>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2201      	movs	r2, #1
 800803c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2202      	movs	r2, #2
 8008044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	689b      	ldr	r3, [r3, #8]
 800804e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008056:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800805e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	68ba      	ldr	r2, [r7, #8]
 8008066:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008070:	d03e      	beq.n	80080f0 <HAL_TIM_ConfigClockSource+0xd4>
 8008072:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008076:	f200 8087 	bhi.w	8008188 <HAL_TIM_ConfigClockSource+0x16c>
 800807a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800807e:	f000 8086 	beq.w	800818e <HAL_TIM_ConfigClockSource+0x172>
 8008082:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008086:	d87f      	bhi.n	8008188 <HAL_TIM_ConfigClockSource+0x16c>
 8008088:	2b70      	cmp	r3, #112	@ 0x70
 800808a:	d01a      	beq.n	80080c2 <HAL_TIM_ConfigClockSource+0xa6>
 800808c:	2b70      	cmp	r3, #112	@ 0x70
 800808e:	d87b      	bhi.n	8008188 <HAL_TIM_ConfigClockSource+0x16c>
 8008090:	2b60      	cmp	r3, #96	@ 0x60
 8008092:	d050      	beq.n	8008136 <HAL_TIM_ConfigClockSource+0x11a>
 8008094:	2b60      	cmp	r3, #96	@ 0x60
 8008096:	d877      	bhi.n	8008188 <HAL_TIM_ConfigClockSource+0x16c>
 8008098:	2b50      	cmp	r3, #80	@ 0x50
 800809a:	d03c      	beq.n	8008116 <HAL_TIM_ConfigClockSource+0xfa>
 800809c:	2b50      	cmp	r3, #80	@ 0x50
 800809e:	d873      	bhi.n	8008188 <HAL_TIM_ConfigClockSource+0x16c>
 80080a0:	2b40      	cmp	r3, #64	@ 0x40
 80080a2:	d058      	beq.n	8008156 <HAL_TIM_ConfigClockSource+0x13a>
 80080a4:	2b40      	cmp	r3, #64	@ 0x40
 80080a6:	d86f      	bhi.n	8008188 <HAL_TIM_ConfigClockSource+0x16c>
 80080a8:	2b30      	cmp	r3, #48	@ 0x30
 80080aa:	d064      	beq.n	8008176 <HAL_TIM_ConfigClockSource+0x15a>
 80080ac:	2b30      	cmp	r3, #48	@ 0x30
 80080ae:	d86b      	bhi.n	8008188 <HAL_TIM_ConfigClockSource+0x16c>
 80080b0:	2b20      	cmp	r3, #32
 80080b2:	d060      	beq.n	8008176 <HAL_TIM_ConfigClockSource+0x15a>
 80080b4:	2b20      	cmp	r3, #32
 80080b6:	d867      	bhi.n	8008188 <HAL_TIM_ConfigClockSource+0x16c>
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d05c      	beq.n	8008176 <HAL_TIM_ConfigClockSource+0x15a>
 80080bc:	2b10      	cmp	r3, #16
 80080be:	d05a      	beq.n	8008176 <HAL_TIM_ConfigClockSource+0x15a>
 80080c0:	e062      	b.n	8008188 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80080d2:	f000 fc81 	bl	80089d8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	689b      	ldr	r3, [r3, #8]
 80080dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80080de:	68bb      	ldr	r3, [r7, #8]
 80080e0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80080e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	68ba      	ldr	r2, [r7, #8]
 80080ec:	609a      	str	r2, [r3, #8]
      break;
 80080ee:	e04f      	b.n	8008190 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008100:	f000 fc6a 	bl	80089d8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	689a      	ldr	r2, [r3, #8]
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008112:	609a      	str	r2, [r3, #8]
      break;
 8008114:	e03c      	b.n	8008190 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008122:	461a      	mov	r2, r3
 8008124:	f000 fb28 	bl	8008778 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	2150      	movs	r1, #80	@ 0x50
 800812e:	4618      	mov	r0, r3
 8008130:	f000 fc37 	bl	80089a2 <TIM_ITRx_SetConfig>
      break;
 8008134:	e02c      	b.n	8008190 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008142:	461a      	mov	r2, r3
 8008144:	f000 fb84 	bl	8008850 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	2160      	movs	r1, #96	@ 0x60
 800814e:	4618      	mov	r0, r3
 8008150:	f000 fc27 	bl	80089a2 <TIM_ITRx_SetConfig>
      break;
 8008154:	e01c      	b.n	8008190 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008162:	461a      	mov	r2, r3
 8008164:	f000 fb08 	bl	8008778 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	2140      	movs	r1, #64	@ 0x40
 800816e:	4618      	mov	r0, r3
 8008170:	f000 fc17 	bl	80089a2 <TIM_ITRx_SetConfig>
      break;
 8008174:	e00c      	b.n	8008190 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681a      	ldr	r2, [r3, #0]
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	4619      	mov	r1, r3
 8008180:	4610      	mov	r0, r2
 8008182:	f000 fc0e 	bl	80089a2 <TIM_ITRx_SetConfig>
      break;
 8008186:	e003      	b.n	8008190 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008188:	2301      	movs	r3, #1
 800818a:	73fb      	strb	r3, [r7, #15]
      break;
 800818c:	e000      	b.n	8008190 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800818e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2201      	movs	r2, #1
 8008194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2200      	movs	r2, #0
 800819c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80081a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80081a2:	4618      	mov	r0, r3
 80081a4:	3710      	adds	r7, #16
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}
	...

080081ac <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b085      	sub	sp, #20
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
 80081b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80081b6:	2300      	movs	r3, #0
 80081b8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	2b0c      	cmp	r3, #12
 80081be:	d831      	bhi.n	8008224 <HAL_TIM_ReadCapturedValue+0x78>
 80081c0:	a201      	add	r2, pc, #4	@ (adr r2, 80081c8 <HAL_TIM_ReadCapturedValue+0x1c>)
 80081c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081c6:	bf00      	nop
 80081c8:	080081fd 	.word	0x080081fd
 80081cc:	08008225 	.word	0x08008225
 80081d0:	08008225 	.word	0x08008225
 80081d4:	08008225 	.word	0x08008225
 80081d8:	08008207 	.word	0x08008207
 80081dc:	08008225 	.word	0x08008225
 80081e0:	08008225 	.word	0x08008225
 80081e4:	08008225 	.word	0x08008225
 80081e8:	08008211 	.word	0x08008211
 80081ec:	08008225 	.word	0x08008225
 80081f0:	08008225 	.word	0x08008225
 80081f4:	08008225 	.word	0x08008225
 80081f8:	0800821b 	.word	0x0800821b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008202:	60fb      	str	r3, [r7, #12]

      break;
 8008204:	e00f      	b.n	8008226 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800820c:	60fb      	str	r3, [r7, #12]

      break;
 800820e:	e00a      	b.n	8008226 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008216:	60fb      	str	r3, [r7, #12]

      break;
 8008218:	e005      	b.n	8008226 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008220:	60fb      	str	r3, [r7, #12]

      break;
 8008222:	e000      	b.n	8008226 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8008224:	bf00      	nop
  }

  return tmpreg;
 8008226:	68fb      	ldr	r3, [r7, #12]
}
 8008228:	4618      	mov	r0, r3
 800822a:	3714      	adds	r7, #20
 800822c:	46bd      	mov	sp, r7
 800822e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008232:	4770      	bx	lr

08008234 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008234:	b480      	push	{r7}
 8008236:	b083      	sub	sp, #12
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800823c:	bf00      	nop
 800823e:	370c      	adds	r7, #12
 8008240:	46bd      	mov	sp, r7
 8008242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008246:	4770      	bx	lr

08008248 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008248:	b480      	push	{r7}
 800824a:	b083      	sub	sp, #12
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008250:	bf00      	nop
 8008252:	370c      	adds	r7, #12
 8008254:	46bd      	mov	sp, r7
 8008256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825a:	4770      	bx	lr

0800825c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800825c:	b480      	push	{r7}
 800825e:	b083      	sub	sp, #12
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008264:	bf00      	nop
 8008266:	370c      	adds	r7, #12
 8008268:	46bd      	mov	sp, r7
 800826a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826e:	4770      	bx	lr

08008270 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008270:	b480      	push	{r7}
 8008272:	b083      	sub	sp, #12
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008278:	bf00      	nop
 800827a:	370c      	adds	r7, #12
 800827c:	46bd      	mov	sp, r7
 800827e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008282:	4770      	bx	lr

08008284 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008284:	b480      	push	{r7}
 8008286:	b085      	sub	sp, #20
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
 800828c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	4a37      	ldr	r2, [pc, #220]	@ (8008374 <TIM_Base_SetConfig+0xf0>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d00f      	beq.n	80082bc <TIM_Base_SetConfig+0x38>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082a2:	d00b      	beq.n	80082bc <TIM_Base_SetConfig+0x38>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	4a34      	ldr	r2, [pc, #208]	@ (8008378 <TIM_Base_SetConfig+0xf4>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d007      	beq.n	80082bc <TIM_Base_SetConfig+0x38>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	4a33      	ldr	r2, [pc, #204]	@ (800837c <TIM_Base_SetConfig+0xf8>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d003      	beq.n	80082bc <TIM_Base_SetConfig+0x38>
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	4a32      	ldr	r2, [pc, #200]	@ (8008380 <TIM_Base_SetConfig+0xfc>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d108      	bne.n	80082ce <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	685b      	ldr	r3, [r3, #4]
 80082c8:	68fa      	ldr	r2, [r7, #12]
 80082ca:	4313      	orrs	r3, r2
 80082cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	4a28      	ldr	r2, [pc, #160]	@ (8008374 <TIM_Base_SetConfig+0xf0>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d01b      	beq.n	800830e <TIM_Base_SetConfig+0x8a>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082dc:	d017      	beq.n	800830e <TIM_Base_SetConfig+0x8a>
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	4a25      	ldr	r2, [pc, #148]	@ (8008378 <TIM_Base_SetConfig+0xf4>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d013      	beq.n	800830e <TIM_Base_SetConfig+0x8a>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	4a24      	ldr	r2, [pc, #144]	@ (800837c <TIM_Base_SetConfig+0xf8>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d00f      	beq.n	800830e <TIM_Base_SetConfig+0x8a>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	4a23      	ldr	r2, [pc, #140]	@ (8008380 <TIM_Base_SetConfig+0xfc>)
 80082f2:	4293      	cmp	r3, r2
 80082f4:	d00b      	beq.n	800830e <TIM_Base_SetConfig+0x8a>
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	4a22      	ldr	r2, [pc, #136]	@ (8008384 <TIM_Base_SetConfig+0x100>)
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d007      	beq.n	800830e <TIM_Base_SetConfig+0x8a>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	4a21      	ldr	r2, [pc, #132]	@ (8008388 <TIM_Base_SetConfig+0x104>)
 8008302:	4293      	cmp	r3, r2
 8008304:	d003      	beq.n	800830e <TIM_Base_SetConfig+0x8a>
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	4a20      	ldr	r2, [pc, #128]	@ (800838c <TIM_Base_SetConfig+0x108>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d108      	bne.n	8008320 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008314:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	68db      	ldr	r3, [r3, #12]
 800831a:	68fa      	ldr	r2, [r7, #12]
 800831c:	4313      	orrs	r3, r2
 800831e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	695b      	ldr	r3, [r3, #20]
 800832a:	4313      	orrs	r3, r2
 800832c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	689a      	ldr	r2, [r3, #8]
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	681a      	ldr	r2, [r3, #0]
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	4a0c      	ldr	r2, [pc, #48]	@ (8008374 <TIM_Base_SetConfig+0xf0>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d103      	bne.n	800834e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	691a      	ldr	r2, [r3, #16]
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f043 0204 	orr.w	r2, r3, #4
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2201      	movs	r2, #1
 800835e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	68fa      	ldr	r2, [r7, #12]
 8008364:	601a      	str	r2, [r3, #0]
}
 8008366:	bf00      	nop
 8008368:	3714      	adds	r7, #20
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr
 8008372:	bf00      	nop
 8008374:	40010000 	.word	0x40010000
 8008378:	40000400 	.word	0x40000400
 800837c:	40000800 	.word	0x40000800
 8008380:	40000c00 	.word	0x40000c00
 8008384:	40014000 	.word	0x40014000
 8008388:	40014400 	.word	0x40014400
 800838c:	40014800 	.word	0x40014800

08008390 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008390:	b480      	push	{r7}
 8008392:	b087      	sub	sp, #28
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
 8008398:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6a1b      	ldr	r3, [r3, #32]
 800839e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6a1b      	ldr	r3, [r3, #32]
 80083a4:	f023 0201 	bic.w	r2, r3, #1
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	685b      	ldr	r3, [r3, #4]
 80083b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	699b      	ldr	r3, [r3, #24]
 80083b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	f023 0303 	bic.w	r3, r3, #3
 80083c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	68fa      	ldr	r2, [r7, #12]
 80083ce:	4313      	orrs	r3, r2
 80083d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80083d2:	697b      	ldr	r3, [r7, #20]
 80083d4:	f023 0302 	bic.w	r3, r3, #2
 80083d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	689b      	ldr	r3, [r3, #8]
 80083de:	697a      	ldr	r2, [r7, #20]
 80083e0:	4313      	orrs	r3, r2
 80083e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	4a1c      	ldr	r2, [pc, #112]	@ (8008458 <TIM_OC1_SetConfig+0xc8>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d10c      	bne.n	8008406 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80083ec:	697b      	ldr	r3, [r7, #20]
 80083ee:	f023 0308 	bic.w	r3, r3, #8
 80083f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	68db      	ldr	r3, [r3, #12]
 80083f8:	697a      	ldr	r2, [r7, #20]
 80083fa:	4313      	orrs	r3, r2
 80083fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80083fe:	697b      	ldr	r3, [r7, #20]
 8008400:	f023 0304 	bic.w	r3, r3, #4
 8008404:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	4a13      	ldr	r2, [pc, #76]	@ (8008458 <TIM_OC1_SetConfig+0xc8>)
 800840a:	4293      	cmp	r3, r2
 800840c:	d111      	bne.n	8008432 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800840e:	693b      	ldr	r3, [r7, #16]
 8008410:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008414:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008416:	693b      	ldr	r3, [r7, #16]
 8008418:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800841c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	695b      	ldr	r3, [r3, #20]
 8008422:	693a      	ldr	r2, [r7, #16]
 8008424:	4313      	orrs	r3, r2
 8008426:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008428:	683b      	ldr	r3, [r7, #0]
 800842a:	699b      	ldr	r3, [r3, #24]
 800842c:	693a      	ldr	r2, [r7, #16]
 800842e:	4313      	orrs	r3, r2
 8008430:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	693a      	ldr	r2, [r7, #16]
 8008436:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	68fa      	ldr	r2, [r7, #12]
 800843c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	685a      	ldr	r2, [r3, #4]
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	697a      	ldr	r2, [r7, #20]
 800844a:	621a      	str	r2, [r3, #32]
}
 800844c:	bf00      	nop
 800844e:	371c      	adds	r7, #28
 8008450:	46bd      	mov	sp, r7
 8008452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008456:	4770      	bx	lr
 8008458:	40010000 	.word	0x40010000

0800845c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800845c:	b480      	push	{r7}
 800845e:	b087      	sub	sp, #28
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
 8008464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6a1b      	ldr	r3, [r3, #32]
 800846a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6a1b      	ldr	r3, [r3, #32]
 8008470:	f023 0210 	bic.w	r2, r3, #16
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	699b      	ldr	r3, [r3, #24]
 8008482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800848a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008492:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	021b      	lsls	r3, r3, #8
 800849a:	68fa      	ldr	r2, [r7, #12]
 800849c:	4313      	orrs	r3, r2
 800849e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80084a0:	697b      	ldr	r3, [r7, #20]
 80084a2:	f023 0320 	bic.w	r3, r3, #32
 80084a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	689b      	ldr	r3, [r3, #8]
 80084ac:	011b      	lsls	r3, r3, #4
 80084ae:	697a      	ldr	r2, [r7, #20]
 80084b0:	4313      	orrs	r3, r2
 80084b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	4a1e      	ldr	r2, [pc, #120]	@ (8008530 <TIM_OC2_SetConfig+0xd4>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d10d      	bne.n	80084d8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80084bc:	697b      	ldr	r3, [r7, #20]
 80084be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80084c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	68db      	ldr	r3, [r3, #12]
 80084c8:	011b      	lsls	r3, r3, #4
 80084ca:	697a      	ldr	r2, [r7, #20]
 80084cc:	4313      	orrs	r3, r2
 80084ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80084d0:	697b      	ldr	r3, [r7, #20]
 80084d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084d6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	4a15      	ldr	r2, [pc, #84]	@ (8008530 <TIM_OC2_SetConfig+0xd4>)
 80084dc:	4293      	cmp	r3, r2
 80084de:	d113      	bne.n	8008508 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80084e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80084e8:	693b      	ldr	r3, [r7, #16]
 80084ea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80084ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	695b      	ldr	r3, [r3, #20]
 80084f4:	009b      	lsls	r3, r3, #2
 80084f6:	693a      	ldr	r2, [r7, #16]
 80084f8:	4313      	orrs	r3, r2
 80084fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	699b      	ldr	r3, [r3, #24]
 8008500:	009b      	lsls	r3, r3, #2
 8008502:	693a      	ldr	r2, [r7, #16]
 8008504:	4313      	orrs	r3, r2
 8008506:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	693a      	ldr	r2, [r7, #16]
 800850c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	68fa      	ldr	r2, [r7, #12]
 8008512:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	685a      	ldr	r2, [r3, #4]
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	697a      	ldr	r2, [r7, #20]
 8008520:	621a      	str	r2, [r3, #32]
}
 8008522:	bf00      	nop
 8008524:	371c      	adds	r7, #28
 8008526:	46bd      	mov	sp, r7
 8008528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852c:	4770      	bx	lr
 800852e:	bf00      	nop
 8008530:	40010000 	.word	0x40010000

08008534 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008534:	b480      	push	{r7}
 8008536:	b087      	sub	sp, #28
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
 800853c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6a1b      	ldr	r3, [r3, #32]
 8008542:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6a1b      	ldr	r3, [r3, #32]
 8008548:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	685b      	ldr	r3, [r3, #4]
 8008554:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	69db      	ldr	r3, [r3, #28]
 800855a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008562:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	f023 0303 	bic.w	r3, r3, #3
 800856a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	68fa      	ldr	r2, [r7, #12]
 8008572:	4313      	orrs	r3, r2
 8008574:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800857c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	689b      	ldr	r3, [r3, #8]
 8008582:	021b      	lsls	r3, r3, #8
 8008584:	697a      	ldr	r2, [r7, #20]
 8008586:	4313      	orrs	r3, r2
 8008588:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	4a1d      	ldr	r2, [pc, #116]	@ (8008604 <TIM_OC3_SetConfig+0xd0>)
 800858e:	4293      	cmp	r3, r2
 8008590:	d10d      	bne.n	80085ae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008592:	697b      	ldr	r3, [r7, #20]
 8008594:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008598:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	68db      	ldr	r3, [r3, #12]
 800859e:	021b      	lsls	r3, r3, #8
 80085a0:	697a      	ldr	r2, [r7, #20]
 80085a2:	4313      	orrs	r3, r2
 80085a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80085ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	4a14      	ldr	r2, [pc, #80]	@ (8008604 <TIM_OC3_SetConfig+0xd0>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d113      	bne.n	80085de <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80085b6:	693b      	ldr	r3, [r7, #16]
 80085b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80085bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80085be:	693b      	ldr	r3, [r7, #16]
 80085c0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80085c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	695b      	ldr	r3, [r3, #20]
 80085ca:	011b      	lsls	r3, r3, #4
 80085cc:	693a      	ldr	r2, [r7, #16]
 80085ce:	4313      	orrs	r3, r2
 80085d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	699b      	ldr	r3, [r3, #24]
 80085d6:	011b      	lsls	r3, r3, #4
 80085d8:	693a      	ldr	r2, [r7, #16]
 80085da:	4313      	orrs	r3, r2
 80085dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	693a      	ldr	r2, [r7, #16]
 80085e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	68fa      	ldr	r2, [r7, #12]
 80085e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	685a      	ldr	r2, [r3, #4]
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	697a      	ldr	r2, [r7, #20]
 80085f6:	621a      	str	r2, [r3, #32]
}
 80085f8:	bf00      	nop
 80085fa:	371c      	adds	r7, #28
 80085fc:	46bd      	mov	sp, r7
 80085fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008602:	4770      	bx	lr
 8008604:	40010000 	.word	0x40010000

08008608 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008608:	b480      	push	{r7}
 800860a:	b087      	sub	sp, #28
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
 8008610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6a1b      	ldr	r3, [r3, #32]
 8008616:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	6a1b      	ldr	r3, [r3, #32]
 800861c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	685b      	ldr	r3, [r3, #4]
 8008628:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	69db      	ldr	r3, [r3, #28]
 800862e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008636:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800863e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	021b      	lsls	r3, r3, #8
 8008646:	68fa      	ldr	r2, [r7, #12]
 8008648:	4313      	orrs	r3, r2
 800864a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800864c:	693b      	ldr	r3, [r7, #16]
 800864e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008652:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	689b      	ldr	r3, [r3, #8]
 8008658:	031b      	lsls	r3, r3, #12
 800865a:	693a      	ldr	r2, [r7, #16]
 800865c:	4313      	orrs	r3, r2
 800865e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	4a10      	ldr	r2, [pc, #64]	@ (80086a4 <TIM_OC4_SetConfig+0x9c>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d109      	bne.n	800867c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800866e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	695b      	ldr	r3, [r3, #20]
 8008674:	019b      	lsls	r3, r3, #6
 8008676:	697a      	ldr	r2, [r7, #20]
 8008678:	4313      	orrs	r3, r2
 800867a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	697a      	ldr	r2, [r7, #20]
 8008680:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	68fa      	ldr	r2, [r7, #12]
 8008686:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	685a      	ldr	r2, [r3, #4]
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	693a      	ldr	r2, [r7, #16]
 8008694:	621a      	str	r2, [r3, #32]
}
 8008696:	bf00      	nop
 8008698:	371c      	adds	r7, #28
 800869a:	46bd      	mov	sp, r7
 800869c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a0:	4770      	bx	lr
 80086a2:	bf00      	nop
 80086a4:	40010000 	.word	0x40010000

080086a8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b087      	sub	sp, #28
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	60f8      	str	r0, [r7, #12]
 80086b0:	60b9      	str	r1, [r7, #8]
 80086b2:	607a      	str	r2, [r7, #4]
 80086b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	6a1b      	ldr	r3, [r3, #32]
 80086ba:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	6a1b      	ldr	r3, [r3, #32]
 80086c0:	f023 0201 	bic.w	r2, r3, #1
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	699b      	ldr	r3, [r3, #24]
 80086cc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	4a24      	ldr	r2, [pc, #144]	@ (8008764 <TIM_TI1_SetConfig+0xbc>)
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d013      	beq.n	80086fe <TIM_TI1_SetConfig+0x56>
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086dc:	d00f      	beq.n	80086fe <TIM_TI1_SetConfig+0x56>
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	4a21      	ldr	r2, [pc, #132]	@ (8008768 <TIM_TI1_SetConfig+0xc0>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d00b      	beq.n	80086fe <TIM_TI1_SetConfig+0x56>
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	4a20      	ldr	r2, [pc, #128]	@ (800876c <TIM_TI1_SetConfig+0xc4>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d007      	beq.n	80086fe <TIM_TI1_SetConfig+0x56>
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	4a1f      	ldr	r2, [pc, #124]	@ (8008770 <TIM_TI1_SetConfig+0xc8>)
 80086f2:	4293      	cmp	r3, r2
 80086f4:	d003      	beq.n	80086fe <TIM_TI1_SetConfig+0x56>
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	4a1e      	ldr	r2, [pc, #120]	@ (8008774 <TIM_TI1_SetConfig+0xcc>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d101      	bne.n	8008702 <TIM_TI1_SetConfig+0x5a>
 80086fe:	2301      	movs	r3, #1
 8008700:	e000      	b.n	8008704 <TIM_TI1_SetConfig+0x5c>
 8008702:	2300      	movs	r3, #0
 8008704:	2b00      	cmp	r3, #0
 8008706:	d008      	beq.n	800871a <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008708:	697b      	ldr	r3, [r7, #20]
 800870a:	f023 0303 	bic.w	r3, r3, #3
 800870e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008710:	697a      	ldr	r2, [r7, #20]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	4313      	orrs	r3, r2
 8008716:	617b      	str	r3, [r7, #20]
 8008718:	e003      	b.n	8008722 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800871a:	697b      	ldr	r3, [r7, #20]
 800871c:	f043 0301 	orr.w	r3, r3, #1
 8008720:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008722:	697b      	ldr	r3, [r7, #20]
 8008724:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008728:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	011b      	lsls	r3, r3, #4
 800872e:	b2db      	uxtb	r3, r3
 8008730:	697a      	ldr	r2, [r7, #20]
 8008732:	4313      	orrs	r3, r2
 8008734:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	f023 030a 	bic.w	r3, r3, #10
 800873c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800873e:	68bb      	ldr	r3, [r7, #8]
 8008740:	f003 030a 	and.w	r3, r3, #10
 8008744:	693a      	ldr	r2, [r7, #16]
 8008746:	4313      	orrs	r3, r2
 8008748:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	697a      	ldr	r2, [r7, #20]
 800874e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	693a      	ldr	r2, [r7, #16]
 8008754:	621a      	str	r2, [r3, #32]
}
 8008756:	bf00      	nop
 8008758:	371c      	adds	r7, #28
 800875a:	46bd      	mov	sp, r7
 800875c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008760:	4770      	bx	lr
 8008762:	bf00      	nop
 8008764:	40010000 	.word	0x40010000
 8008768:	40000400 	.word	0x40000400
 800876c:	40000800 	.word	0x40000800
 8008770:	40000c00 	.word	0x40000c00
 8008774:	40014000 	.word	0x40014000

08008778 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008778:	b480      	push	{r7}
 800877a:	b087      	sub	sp, #28
 800877c:	af00      	add	r7, sp, #0
 800877e:	60f8      	str	r0, [r7, #12]
 8008780:	60b9      	str	r1, [r7, #8]
 8008782:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	6a1b      	ldr	r3, [r3, #32]
 8008788:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	6a1b      	ldr	r3, [r3, #32]
 800878e:	f023 0201 	bic.w	r2, r3, #1
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	699b      	ldr	r3, [r3, #24]
 800879a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800879c:	693b      	ldr	r3, [r7, #16]
 800879e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80087a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	011b      	lsls	r3, r3, #4
 80087a8:	693a      	ldr	r2, [r7, #16]
 80087aa:	4313      	orrs	r3, r2
 80087ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80087ae:	697b      	ldr	r3, [r7, #20]
 80087b0:	f023 030a 	bic.w	r3, r3, #10
 80087b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80087b6:	697a      	ldr	r2, [r7, #20]
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	4313      	orrs	r3, r2
 80087bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	693a      	ldr	r2, [r7, #16]
 80087c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	697a      	ldr	r2, [r7, #20]
 80087c8:	621a      	str	r2, [r3, #32]
}
 80087ca:	bf00      	nop
 80087cc:	371c      	adds	r7, #28
 80087ce:	46bd      	mov	sp, r7
 80087d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d4:	4770      	bx	lr

080087d6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80087d6:	b480      	push	{r7}
 80087d8:	b087      	sub	sp, #28
 80087da:	af00      	add	r7, sp, #0
 80087dc:	60f8      	str	r0, [r7, #12]
 80087de:	60b9      	str	r1, [r7, #8]
 80087e0:	607a      	str	r2, [r7, #4]
 80087e2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	6a1b      	ldr	r3, [r3, #32]
 80087e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	6a1b      	ldr	r3, [r3, #32]
 80087ee:	f023 0210 	bic.w	r2, r3, #16
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	699b      	ldr	r3, [r3, #24]
 80087fa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008802:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	021b      	lsls	r3, r3, #8
 8008808:	693a      	ldr	r2, [r7, #16]
 800880a:	4313      	orrs	r3, r2
 800880c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800880e:	693b      	ldr	r3, [r7, #16]
 8008810:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008814:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	031b      	lsls	r3, r3, #12
 800881a:	b29b      	uxth	r3, r3
 800881c:	693a      	ldr	r2, [r7, #16]
 800881e:	4313      	orrs	r3, r2
 8008820:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008822:	697b      	ldr	r3, [r7, #20]
 8008824:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008828:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	011b      	lsls	r3, r3, #4
 800882e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008832:	697a      	ldr	r2, [r7, #20]
 8008834:	4313      	orrs	r3, r2
 8008836:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	693a      	ldr	r2, [r7, #16]
 800883c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	697a      	ldr	r2, [r7, #20]
 8008842:	621a      	str	r2, [r3, #32]
}
 8008844:	bf00      	nop
 8008846:	371c      	adds	r7, #28
 8008848:	46bd      	mov	sp, r7
 800884a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884e:	4770      	bx	lr

08008850 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008850:	b480      	push	{r7}
 8008852:	b087      	sub	sp, #28
 8008854:	af00      	add	r7, sp, #0
 8008856:	60f8      	str	r0, [r7, #12]
 8008858:	60b9      	str	r1, [r7, #8]
 800885a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	6a1b      	ldr	r3, [r3, #32]
 8008860:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	6a1b      	ldr	r3, [r3, #32]
 8008866:	f023 0210 	bic.w	r2, r3, #16
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	699b      	ldr	r3, [r3, #24]
 8008872:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008874:	693b      	ldr	r3, [r7, #16]
 8008876:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800887a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	031b      	lsls	r3, r3, #12
 8008880:	693a      	ldr	r2, [r7, #16]
 8008882:	4313      	orrs	r3, r2
 8008884:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800888c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	011b      	lsls	r3, r3, #4
 8008892:	697a      	ldr	r2, [r7, #20]
 8008894:	4313      	orrs	r3, r2
 8008896:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	693a      	ldr	r2, [r7, #16]
 800889c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	697a      	ldr	r2, [r7, #20]
 80088a2:	621a      	str	r2, [r3, #32]
}
 80088a4:	bf00      	nop
 80088a6:	371c      	adds	r7, #28
 80088a8:	46bd      	mov	sp, r7
 80088aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ae:	4770      	bx	lr

080088b0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80088b0:	b480      	push	{r7}
 80088b2:	b087      	sub	sp, #28
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	60f8      	str	r0, [r7, #12]
 80088b8:	60b9      	str	r1, [r7, #8]
 80088ba:	607a      	str	r2, [r7, #4]
 80088bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	6a1b      	ldr	r3, [r3, #32]
 80088c2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	6a1b      	ldr	r3, [r3, #32]
 80088c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	69db      	ldr	r3, [r3, #28]
 80088d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	f023 0303 	bic.w	r3, r3, #3
 80088dc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80088de:	693a      	ldr	r2, [r7, #16]
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	4313      	orrs	r3, r2
 80088e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80088e6:	693b      	ldr	r3, [r7, #16]
 80088e8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80088ec:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	011b      	lsls	r3, r3, #4
 80088f2:	b2db      	uxtb	r3, r3
 80088f4:	693a      	ldr	r2, [r7, #16]
 80088f6:	4313      	orrs	r3, r2
 80088f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80088fa:	697b      	ldr	r3, [r7, #20]
 80088fc:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008900:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008902:	68bb      	ldr	r3, [r7, #8]
 8008904:	021b      	lsls	r3, r3, #8
 8008906:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800890a:	697a      	ldr	r2, [r7, #20]
 800890c:	4313      	orrs	r3, r2
 800890e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	693a      	ldr	r2, [r7, #16]
 8008914:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	697a      	ldr	r2, [r7, #20]
 800891a:	621a      	str	r2, [r3, #32]
}
 800891c:	bf00      	nop
 800891e:	371c      	adds	r7, #28
 8008920:	46bd      	mov	sp, r7
 8008922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008926:	4770      	bx	lr

08008928 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008928:	b480      	push	{r7}
 800892a:	b087      	sub	sp, #28
 800892c:	af00      	add	r7, sp, #0
 800892e:	60f8      	str	r0, [r7, #12]
 8008930:	60b9      	str	r1, [r7, #8]
 8008932:	607a      	str	r2, [r7, #4]
 8008934:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	6a1b      	ldr	r3, [r3, #32]
 800893a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	6a1b      	ldr	r3, [r3, #32]
 8008940:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	69db      	ldr	r3, [r3, #28]
 800894c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800894e:	693b      	ldr	r3, [r7, #16]
 8008950:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008954:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	021b      	lsls	r3, r3, #8
 800895a:	693a      	ldr	r2, [r7, #16]
 800895c:	4313      	orrs	r3, r2
 800895e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008960:	693b      	ldr	r3, [r7, #16]
 8008962:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008966:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008968:	683b      	ldr	r3, [r7, #0]
 800896a:	031b      	lsls	r3, r3, #12
 800896c:	b29b      	uxth	r3, r3
 800896e:	693a      	ldr	r2, [r7, #16]
 8008970:	4313      	orrs	r3, r2
 8008972:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008974:	697b      	ldr	r3, [r7, #20]
 8008976:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800897a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	031b      	lsls	r3, r3, #12
 8008980:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008984:	697a      	ldr	r2, [r7, #20]
 8008986:	4313      	orrs	r3, r2
 8008988:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	693a      	ldr	r2, [r7, #16]
 800898e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	697a      	ldr	r2, [r7, #20]
 8008994:	621a      	str	r2, [r3, #32]
}
 8008996:	bf00      	nop
 8008998:	371c      	adds	r7, #28
 800899a:	46bd      	mov	sp, r7
 800899c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a0:	4770      	bx	lr

080089a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80089a2:	b480      	push	{r7}
 80089a4:	b085      	sub	sp, #20
 80089a6:	af00      	add	r7, sp, #0
 80089a8:	6078      	str	r0, [r7, #4]
 80089aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	689b      	ldr	r3, [r3, #8]
 80089b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80089ba:	683a      	ldr	r2, [r7, #0]
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	4313      	orrs	r3, r2
 80089c0:	f043 0307 	orr.w	r3, r3, #7
 80089c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	68fa      	ldr	r2, [r7, #12]
 80089ca:	609a      	str	r2, [r3, #8]
}
 80089cc:	bf00      	nop
 80089ce:	3714      	adds	r7, #20
 80089d0:	46bd      	mov	sp, r7
 80089d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d6:	4770      	bx	lr

080089d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80089d8:	b480      	push	{r7}
 80089da:	b087      	sub	sp, #28
 80089dc:	af00      	add	r7, sp, #0
 80089de:	60f8      	str	r0, [r7, #12]
 80089e0:	60b9      	str	r1, [r7, #8]
 80089e2:	607a      	str	r2, [r7, #4]
 80089e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	689b      	ldr	r3, [r3, #8]
 80089ea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80089ec:	697b      	ldr	r3, [r7, #20]
 80089ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80089f2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80089f4:	683b      	ldr	r3, [r7, #0]
 80089f6:	021a      	lsls	r2, r3, #8
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	431a      	orrs	r2, r3
 80089fc:	68bb      	ldr	r3, [r7, #8]
 80089fe:	4313      	orrs	r3, r2
 8008a00:	697a      	ldr	r2, [r7, #20]
 8008a02:	4313      	orrs	r3, r2
 8008a04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	697a      	ldr	r2, [r7, #20]
 8008a0a:	609a      	str	r2, [r3, #8]
}
 8008a0c:	bf00      	nop
 8008a0e:	371c      	adds	r7, #28
 8008a10:	46bd      	mov	sp, r7
 8008a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a16:	4770      	bx	lr

08008a18 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b087      	sub	sp, #28
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	60f8      	str	r0, [r7, #12]
 8008a20:	60b9      	str	r1, [r7, #8]
 8008a22:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	f003 031f 	and.w	r3, r3, #31
 8008a2a:	2201      	movs	r2, #1
 8008a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8008a30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	6a1a      	ldr	r2, [r3, #32]
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	43db      	mvns	r3, r3
 8008a3a:	401a      	ands	r2, r3
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	6a1a      	ldr	r2, [r3, #32]
 8008a44:	68bb      	ldr	r3, [r7, #8]
 8008a46:	f003 031f 	and.w	r3, r3, #31
 8008a4a:	6879      	ldr	r1, [r7, #4]
 8008a4c:	fa01 f303 	lsl.w	r3, r1, r3
 8008a50:	431a      	orrs	r2, r3
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	621a      	str	r2, [r3, #32]
}
 8008a56:	bf00      	nop
 8008a58:	371c      	adds	r7, #28
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a60:	4770      	bx	lr
	...

08008a64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008a64:	b480      	push	{r7}
 8008a66:	b085      	sub	sp, #20
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
 8008a6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a74:	2b01      	cmp	r3, #1
 8008a76:	d101      	bne.n	8008a7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008a78:	2302      	movs	r3, #2
 8008a7a:	e050      	b.n	8008b1e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2201      	movs	r2, #1
 8008a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2202      	movs	r2, #2
 8008a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	685b      	ldr	r3, [r3, #4]
 8008a92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	689b      	ldr	r3, [r3, #8]
 8008a9a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008aa2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	68fa      	ldr	r2, [r7, #12]
 8008aaa:	4313      	orrs	r3, r2
 8008aac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	68fa      	ldr	r2, [r7, #12]
 8008ab4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	4a1c      	ldr	r2, [pc, #112]	@ (8008b2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008abc:	4293      	cmp	r3, r2
 8008abe:	d018      	beq.n	8008af2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ac8:	d013      	beq.n	8008af2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	4a18      	ldr	r2, [pc, #96]	@ (8008b30 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	d00e      	beq.n	8008af2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	4a16      	ldr	r2, [pc, #88]	@ (8008b34 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d009      	beq.n	8008af2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	4a15      	ldr	r2, [pc, #84]	@ (8008b38 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d004      	beq.n	8008af2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4a13      	ldr	r2, [pc, #76]	@ (8008b3c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d10c      	bne.n	8008b0c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008af8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	685b      	ldr	r3, [r3, #4]
 8008afe:	68ba      	ldr	r2, [r7, #8]
 8008b00:	4313      	orrs	r3, r2
 8008b02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	68ba      	ldr	r2, [r7, #8]
 8008b0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2201      	movs	r2, #1
 8008b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2200      	movs	r2, #0
 8008b18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008b1c:	2300      	movs	r3, #0
}
 8008b1e:	4618      	mov	r0, r3
 8008b20:	3714      	adds	r7, #20
 8008b22:	46bd      	mov	sp, r7
 8008b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b28:	4770      	bx	lr
 8008b2a:	bf00      	nop
 8008b2c:	40010000 	.word	0x40010000
 8008b30:	40000400 	.word	0x40000400
 8008b34:	40000800 	.word	0x40000800
 8008b38:	40000c00 	.word	0x40000c00
 8008b3c:	40014000 	.word	0x40014000

08008b40 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008b40:	b480      	push	{r7}
 8008b42:	b083      	sub	sp, #12
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008b48:	bf00      	nop
 8008b4a:	370c      	adds	r7, #12
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b52:	4770      	bx	lr

08008b54 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008b54:	b480      	push	{r7}
 8008b56:	b083      	sub	sp, #12
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008b5c:	bf00      	nop
 8008b5e:	370c      	adds	r7, #12
 8008b60:	46bd      	mov	sp, r7
 8008b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b66:	4770      	bx	lr

08008b68 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b082      	sub	sp, #8
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d101      	bne.n	8008b7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008b76:	2301      	movs	r3, #1
 8008b78:	e042      	b.n	8008c00 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b80:	b2db      	uxtb	r3, r3
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d106      	bne.n	8008b94 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	f7fc f8e4 	bl	8004d5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	2224      	movs	r2, #36	@ 0x24
 8008b98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	68da      	ldr	r2, [r3, #12]
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008baa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008bac:	6878      	ldr	r0, [r7, #4]
 8008bae:	f000 fa09 	bl	8008fc4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	691a      	ldr	r2, [r3, #16]
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008bc0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	695a      	ldr	r2, [r3, #20]
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008bd0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	68da      	ldr	r2, [r3, #12]
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008be0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2200      	movs	r2, #0
 8008be6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2220      	movs	r2, #32
 8008bec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2220      	movs	r2, #32
 8008bf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008bfe:	2300      	movs	r3, #0
}
 8008c00:	4618      	mov	r0, r3
 8008c02:	3708      	adds	r7, #8
 8008c04:	46bd      	mov	sp, r7
 8008c06:	bd80      	pop	{r7, pc}

08008c08 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b08a      	sub	sp, #40	@ 0x28
 8008c0c:	af02      	add	r7, sp, #8
 8008c0e:	60f8      	str	r0, [r7, #12]
 8008c10:	60b9      	str	r1, [r7, #8]
 8008c12:	603b      	str	r3, [r7, #0]
 8008c14:	4613      	mov	r3, r2
 8008c16:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008c18:	2300      	movs	r3, #0
 8008c1a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c22:	b2db      	uxtb	r3, r3
 8008c24:	2b20      	cmp	r3, #32
 8008c26:	d175      	bne.n	8008d14 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d002      	beq.n	8008c34 <HAL_UART_Transmit+0x2c>
 8008c2e:	88fb      	ldrh	r3, [r7, #6]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d101      	bne.n	8008c38 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008c34:	2301      	movs	r3, #1
 8008c36:	e06e      	b.n	8008d16 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	2221      	movs	r2, #33	@ 0x21
 8008c42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008c46:	f7fc fa95 	bl	8005174 <HAL_GetTick>
 8008c4a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	88fa      	ldrh	r2, [r7, #6]
 8008c50:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	88fa      	ldrh	r2, [r7, #6]
 8008c56:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	689b      	ldr	r3, [r3, #8]
 8008c5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c60:	d108      	bne.n	8008c74 <HAL_UART_Transmit+0x6c>
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	691b      	ldr	r3, [r3, #16]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d104      	bne.n	8008c74 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	61bb      	str	r3, [r7, #24]
 8008c72:	e003      	b.n	8008c7c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008c74:	68bb      	ldr	r3, [r7, #8]
 8008c76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008c78:	2300      	movs	r3, #0
 8008c7a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008c7c:	e02e      	b.n	8008cdc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	9300      	str	r3, [sp, #0]
 8008c82:	697b      	ldr	r3, [r7, #20]
 8008c84:	2200      	movs	r2, #0
 8008c86:	2180      	movs	r1, #128	@ 0x80
 8008c88:	68f8      	ldr	r0, [r7, #12]
 8008c8a:	f000 f8df 	bl	8008e4c <UART_WaitOnFlagUntilTimeout>
 8008c8e:	4603      	mov	r3, r0
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d005      	beq.n	8008ca0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	2220      	movs	r2, #32
 8008c98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008c9c:	2303      	movs	r3, #3
 8008c9e:	e03a      	b.n	8008d16 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008ca0:	69fb      	ldr	r3, [r7, #28]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d10b      	bne.n	8008cbe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008ca6:	69bb      	ldr	r3, [r7, #24]
 8008ca8:	881b      	ldrh	r3, [r3, #0]
 8008caa:	461a      	mov	r2, r3
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008cb4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008cb6:	69bb      	ldr	r3, [r7, #24]
 8008cb8:	3302      	adds	r3, #2
 8008cba:	61bb      	str	r3, [r7, #24]
 8008cbc:	e007      	b.n	8008cce <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008cbe:	69fb      	ldr	r3, [r7, #28]
 8008cc0:	781a      	ldrb	r2, [r3, #0]
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008cc8:	69fb      	ldr	r3, [r7, #28]
 8008cca:	3301      	adds	r3, #1
 8008ccc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008cd2:	b29b      	uxth	r3, r3
 8008cd4:	3b01      	subs	r3, #1
 8008cd6:	b29a      	uxth	r2, r3
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008ce0:	b29b      	uxth	r3, r3
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d1cb      	bne.n	8008c7e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	9300      	str	r3, [sp, #0]
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	2200      	movs	r2, #0
 8008cee:	2140      	movs	r1, #64	@ 0x40
 8008cf0:	68f8      	ldr	r0, [r7, #12]
 8008cf2:	f000 f8ab 	bl	8008e4c <UART_WaitOnFlagUntilTimeout>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d005      	beq.n	8008d08 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	2220      	movs	r2, #32
 8008d00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008d04:	2303      	movs	r3, #3
 8008d06:	e006      	b.n	8008d16 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	2220      	movs	r2, #32
 8008d0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008d10:	2300      	movs	r3, #0
 8008d12:	e000      	b.n	8008d16 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008d14:	2302      	movs	r3, #2
  }
}
 8008d16:	4618      	mov	r0, r3
 8008d18:	3720      	adds	r7, #32
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	bd80      	pop	{r7, pc}

08008d1e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d1e:	b580      	push	{r7, lr}
 8008d20:	b08a      	sub	sp, #40	@ 0x28
 8008d22:	af02      	add	r7, sp, #8
 8008d24:	60f8      	str	r0, [r7, #12]
 8008d26:	60b9      	str	r1, [r7, #8]
 8008d28:	603b      	str	r3, [r7, #0]
 8008d2a:	4613      	mov	r3, r2
 8008d2c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008d2e:	2300      	movs	r3, #0
 8008d30:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008d38:	b2db      	uxtb	r3, r3
 8008d3a:	2b20      	cmp	r3, #32
 8008d3c:	f040 8081 	bne.w	8008e42 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d002      	beq.n	8008d4c <HAL_UART_Receive+0x2e>
 8008d46:	88fb      	ldrh	r3, [r7, #6]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d101      	bne.n	8008d50 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	e079      	b.n	8008e44 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	2200      	movs	r2, #0
 8008d54:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	2222      	movs	r2, #34	@ 0x22
 8008d5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	2200      	movs	r2, #0
 8008d62:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008d64:	f7fc fa06 	bl	8005174 <HAL_GetTick>
 8008d68:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	88fa      	ldrh	r2, [r7, #6]
 8008d6e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	88fa      	ldrh	r2, [r7, #6]
 8008d74:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	689b      	ldr	r3, [r3, #8]
 8008d7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d7e:	d108      	bne.n	8008d92 <HAL_UART_Receive+0x74>
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	691b      	ldr	r3, [r3, #16]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d104      	bne.n	8008d92 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8008d88:	2300      	movs	r3, #0
 8008d8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	61bb      	str	r3, [r7, #24]
 8008d90:	e003      	b.n	8008d9a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8008d92:	68bb      	ldr	r3, [r7, #8]
 8008d94:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008d96:	2300      	movs	r3, #0
 8008d98:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8008d9a:	e047      	b.n	8008e2c <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	9300      	str	r3, [sp, #0]
 8008da0:	697b      	ldr	r3, [r7, #20]
 8008da2:	2200      	movs	r2, #0
 8008da4:	2120      	movs	r1, #32
 8008da6:	68f8      	ldr	r0, [r7, #12]
 8008da8:	f000 f850 	bl	8008e4c <UART_WaitOnFlagUntilTimeout>
 8008dac:	4603      	mov	r3, r0
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d005      	beq.n	8008dbe <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	2220      	movs	r2, #32
 8008db6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8008dba:	2303      	movs	r3, #3
 8008dbc:	e042      	b.n	8008e44 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8008dbe:	69fb      	ldr	r3, [r7, #28]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d10c      	bne.n	8008dde <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	685b      	ldr	r3, [r3, #4]
 8008dca:	b29b      	uxth	r3, r3
 8008dcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dd0:	b29a      	uxth	r2, r3
 8008dd2:	69bb      	ldr	r3, [r7, #24]
 8008dd4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008dd6:	69bb      	ldr	r3, [r7, #24]
 8008dd8:	3302      	adds	r3, #2
 8008dda:	61bb      	str	r3, [r7, #24]
 8008ddc:	e01f      	b.n	8008e1e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	689b      	ldr	r3, [r3, #8]
 8008de2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008de6:	d007      	beq.n	8008df8 <HAL_UART_Receive+0xda>
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	689b      	ldr	r3, [r3, #8]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d10a      	bne.n	8008e06 <HAL_UART_Receive+0xe8>
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	691b      	ldr	r3, [r3, #16]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d106      	bne.n	8008e06 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	685b      	ldr	r3, [r3, #4]
 8008dfe:	b2da      	uxtb	r2, r3
 8008e00:	69fb      	ldr	r3, [r7, #28]
 8008e02:	701a      	strb	r2, [r3, #0]
 8008e04:	e008      	b.n	8008e18 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	685b      	ldr	r3, [r3, #4]
 8008e0c:	b2db      	uxtb	r3, r3
 8008e0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e12:	b2da      	uxtb	r2, r3
 8008e14:	69fb      	ldr	r3, [r7, #28]
 8008e16:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8008e18:	69fb      	ldr	r3, [r7, #28]
 8008e1a:	3301      	adds	r3, #1
 8008e1c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008e22:	b29b      	uxth	r3, r3
 8008e24:	3b01      	subs	r3, #1
 8008e26:	b29a      	uxth	r2, r3
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008e30:	b29b      	uxth	r3, r3
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d1b2      	bne.n	8008d9c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	2220      	movs	r2, #32
 8008e3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8008e3e:	2300      	movs	r3, #0
 8008e40:	e000      	b.n	8008e44 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8008e42:	2302      	movs	r3, #2
  }
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	3720      	adds	r7, #32
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bd80      	pop	{r7, pc}

08008e4c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b086      	sub	sp, #24
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	60f8      	str	r0, [r7, #12]
 8008e54:	60b9      	str	r1, [r7, #8]
 8008e56:	603b      	str	r3, [r7, #0]
 8008e58:	4613      	mov	r3, r2
 8008e5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e5c:	e03b      	b.n	8008ed6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e5e:	6a3b      	ldr	r3, [r7, #32]
 8008e60:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008e64:	d037      	beq.n	8008ed6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e66:	f7fc f985 	bl	8005174 <HAL_GetTick>
 8008e6a:	4602      	mov	r2, r0
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	1ad3      	subs	r3, r2, r3
 8008e70:	6a3a      	ldr	r2, [r7, #32]
 8008e72:	429a      	cmp	r2, r3
 8008e74:	d302      	bcc.n	8008e7c <UART_WaitOnFlagUntilTimeout+0x30>
 8008e76:	6a3b      	ldr	r3, [r7, #32]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d101      	bne.n	8008e80 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008e7c:	2303      	movs	r3, #3
 8008e7e:	e03a      	b.n	8008ef6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	68db      	ldr	r3, [r3, #12]
 8008e86:	f003 0304 	and.w	r3, r3, #4
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d023      	beq.n	8008ed6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008e8e:	68bb      	ldr	r3, [r7, #8]
 8008e90:	2b80      	cmp	r3, #128	@ 0x80
 8008e92:	d020      	beq.n	8008ed6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	2b40      	cmp	r3, #64	@ 0x40
 8008e98:	d01d      	beq.n	8008ed6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f003 0308 	and.w	r3, r3, #8
 8008ea4:	2b08      	cmp	r3, #8
 8008ea6:	d116      	bne.n	8008ed6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	617b      	str	r3, [r7, #20]
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	617b      	str	r3, [r7, #20]
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	685b      	ldr	r3, [r3, #4]
 8008eba:	617b      	str	r3, [r7, #20]
 8008ebc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ebe:	68f8      	ldr	r0, [r7, #12]
 8008ec0:	f000 f81d 	bl	8008efe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	2208      	movs	r2, #8
 8008ec8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	2200      	movs	r2, #0
 8008ece:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	e00f      	b.n	8008ef6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	681a      	ldr	r2, [r3, #0]
 8008edc:	68bb      	ldr	r3, [r7, #8]
 8008ede:	4013      	ands	r3, r2
 8008ee0:	68ba      	ldr	r2, [r7, #8]
 8008ee2:	429a      	cmp	r2, r3
 8008ee4:	bf0c      	ite	eq
 8008ee6:	2301      	moveq	r3, #1
 8008ee8:	2300      	movne	r3, #0
 8008eea:	b2db      	uxtb	r3, r3
 8008eec:	461a      	mov	r2, r3
 8008eee:	79fb      	ldrb	r3, [r7, #7]
 8008ef0:	429a      	cmp	r2, r3
 8008ef2:	d0b4      	beq.n	8008e5e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ef4:	2300      	movs	r3, #0
}
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	3718      	adds	r7, #24
 8008efa:	46bd      	mov	sp, r7
 8008efc:	bd80      	pop	{r7, pc}

08008efe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008efe:	b480      	push	{r7}
 8008f00:	b095      	sub	sp, #84	@ 0x54
 8008f02:	af00      	add	r7, sp, #0
 8008f04:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	330c      	adds	r3, #12
 8008f0c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f10:	e853 3f00 	ldrex	r3, [r3]
 8008f14:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008f1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	330c      	adds	r3, #12
 8008f24:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008f26:	643a      	str	r2, [r7, #64]	@ 0x40
 8008f28:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f2a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008f2c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008f2e:	e841 2300 	strex	r3, r2, [r1]
 8008f32:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008f34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d1e5      	bne.n	8008f06 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	3314      	adds	r3, #20
 8008f40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f42:	6a3b      	ldr	r3, [r7, #32]
 8008f44:	e853 3f00 	ldrex	r3, [r3]
 8008f48:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f4a:	69fb      	ldr	r3, [r7, #28]
 8008f4c:	f023 0301 	bic.w	r3, r3, #1
 8008f50:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	3314      	adds	r3, #20
 8008f58:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008f5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f5e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f62:	e841 2300 	strex	r3, r2, [r1]
 8008f66:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d1e5      	bne.n	8008f3a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f72:	2b01      	cmp	r3, #1
 8008f74:	d119      	bne.n	8008faa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	330c      	adds	r3, #12
 8008f7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	e853 3f00 	ldrex	r3, [r3]
 8008f84:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	f023 0310 	bic.w	r3, r3, #16
 8008f8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	330c      	adds	r3, #12
 8008f94:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f96:	61ba      	str	r2, [r7, #24]
 8008f98:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f9a:	6979      	ldr	r1, [r7, #20]
 8008f9c:	69ba      	ldr	r2, [r7, #24]
 8008f9e:	e841 2300 	strex	r3, r2, [r1]
 8008fa2:	613b      	str	r3, [r7, #16]
   return(result);
 8008fa4:	693b      	ldr	r3, [r7, #16]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d1e5      	bne.n	8008f76 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	2220      	movs	r2, #32
 8008fae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008fb8:	bf00      	nop
 8008fba:	3754      	adds	r7, #84	@ 0x54
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc2:	4770      	bx	lr

08008fc4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008fc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008fc8:	b0c0      	sub	sp, #256	@ 0x100
 8008fca:	af00      	add	r7, sp, #0
 8008fcc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	691b      	ldr	r3, [r3, #16]
 8008fd8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fe0:	68d9      	ldr	r1, [r3, #12]
 8008fe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fe6:	681a      	ldr	r2, [r3, #0]
 8008fe8:	ea40 0301 	orr.w	r3, r0, r1
 8008fec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ff2:	689a      	ldr	r2, [r3, #8]
 8008ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ff8:	691b      	ldr	r3, [r3, #16]
 8008ffa:	431a      	orrs	r2, r3
 8008ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009000:	695b      	ldr	r3, [r3, #20]
 8009002:	431a      	orrs	r2, r3
 8009004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009008:	69db      	ldr	r3, [r3, #28]
 800900a:	4313      	orrs	r3, r2
 800900c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	68db      	ldr	r3, [r3, #12]
 8009018:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800901c:	f021 010c 	bic.w	r1, r1, #12
 8009020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009024:	681a      	ldr	r2, [r3, #0]
 8009026:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800902a:	430b      	orrs	r3, r1
 800902c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800902e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	695b      	ldr	r3, [r3, #20]
 8009036:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800903a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800903e:	6999      	ldr	r1, [r3, #24]
 8009040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009044:	681a      	ldr	r2, [r3, #0]
 8009046:	ea40 0301 	orr.w	r3, r0, r1
 800904a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800904c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009050:	681a      	ldr	r2, [r3, #0]
 8009052:	4b8f      	ldr	r3, [pc, #572]	@ (8009290 <UART_SetConfig+0x2cc>)
 8009054:	429a      	cmp	r2, r3
 8009056:	d005      	beq.n	8009064 <UART_SetConfig+0xa0>
 8009058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800905c:	681a      	ldr	r2, [r3, #0]
 800905e:	4b8d      	ldr	r3, [pc, #564]	@ (8009294 <UART_SetConfig+0x2d0>)
 8009060:	429a      	cmp	r2, r3
 8009062:	d104      	bne.n	800906e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009064:	f7fd fd8e 	bl	8006b84 <HAL_RCC_GetPCLK2Freq>
 8009068:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800906c:	e003      	b.n	8009076 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800906e:	f7fd fd75 	bl	8006b5c <HAL_RCC_GetPCLK1Freq>
 8009072:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800907a:	69db      	ldr	r3, [r3, #28]
 800907c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009080:	f040 810c 	bne.w	800929c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009084:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009088:	2200      	movs	r2, #0
 800908a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800908e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009092:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009096:	4622      	mov	r2, r4
 8009098:	462b      	mov	r3, r5
 800909a:	1891      	adds	r1, r2, r2
 800909c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800909e:	415b      	adcs	r3, r3
 80090a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80090a2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80090a6:	4621      	mov	r1, r4
 80090a8:	eb12 0801 	adds.w	r8, r2, r1
 80090ac:	4629      	mov	r1, r5
 80090ae:	eb43 0901 	adc.w	r9, r3, r1
 80090b2:	f04f 0200 	mov.w	r2, #0
 80090b6:	f04f 0300 	mov.w	r3, #0
 80090ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80090be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80090c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80090c6:	4690      	mov	r8, r2
 80090c8:	4699      	mov	r9, r3
 80090ca:	4623      	mov	r3, r4
 80090cc:	eb18 0303 	adds.w	r3, r8, r3
 80090d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80090d4:	462b      	mov	r3, r5
 80090d6:	eb49 0303 	adc.w	r3, r9, r3
 80090da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80090de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090e2:	685b      	ldr	r3, [r3, #4]
 80090e4:	2200      	movs	r2, #0
 80090e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80090ea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80090ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80090f2:	460b      	mov	r3, r1
 80090f4:	18db      	adds	r3, r3, r3
 80090f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80090f8:	4613      	mov	r3, r2
 80090fa:	eb42 0303 	adc.w	r3, r2, r3
 80090fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8009100:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009104:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009108:	f7f7 fd66 	bl	8000bd8 <__aeabi_uldivmod>
 800910c:	4602      	mov	r2, r0
 800910e:	460b      	mov	r3, r1
 8009110:	4b61      	ldr	r3, [pc, #388]	@ (8009298 <UART_SetConfig+0x2d4>)
 8009112:	fba3 2302 	umull	r2, r3, r3, r2
 8009116:	095b      	lsrs	r3, r3, #5
 8009118:	011c      	lsls	r4, r3, #4
 800911a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800911e:	2200      	movs	r2, #0
 8009120:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009124:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009128:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800912c:	4642      	mov	r2, r8
 800912e:	464b      	mov	r3, r9
 8009130:	1891      	adds	r1, r2, r2
 8009132:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009134:	415b      	adcs	r3, r3
 8009136:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009138:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800913c:	4641      	mov	r1, r8
 800913e:	eb12 0a01 	adds.w	sl, r2, r1
 8009142:	4649      	mov	r1, r9
 8009144:	eb43 0b01 	adc.w	fp, r3, r1
 8009148:	f04f 0200 	mov.w	r2, #0
 800914c:	f04f 0300 	mov.w	r3, #0
 8009150:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009154:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009158:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800915c:	4692      	mov	sl, r2
 800915e:	469b      	mov	fp, r3
 8009160:	4643      	mov	r3, r8
 8009162:	eb1a 0303 	adds.w	r3, sl, r3
 8009166:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800916a:	464b      	mov	r3, r9
 800916c:	eb4b 0303 	adc.w	r3, fp, r3
 8009170:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009178:	685b      	ldr	r3, [r3, #4]
 800917a:	2200      	movs	r2, #0
 800917c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009180:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009184:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009188:	460b      	mov	r3, r1
 800918a:	18db      	adds	r3, r3, r3
 800918c:	643b      	str	r3, [r7, #64]	@ 0x40
 800918e:	4613      	mov	r3, r2
 8009190:	eb42 0303 	adc.w	r3, r2, r3
 8009194:	647b      	str	r3, [r7, #68]	@ 0x44
 8009196:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800919a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800919e:	f7f7 fd1b 	bl	8000bd8 <__aeabi_uldivmod>
 80091a2:	4602      	mov	r2, r0
 80091a4:	460b      	mov	r3, r1
 80091a6:	4611      	mov	r1, r2
 80091a8:	4b3b      	ldr	r3, [pc, #236]	@ (8009298 <UART_SetConfig+0x2d4>)
 80091aa:	fba3 2301 	umull	r2, r3, r3, r1
 80091ae:	095b      	lsrs	r3, r3, #5
 80091b0:	2264      	movs	r2, #100	@ 0x64
 80091b2:	fb02 f303 	mul.w	r3, r2, r3
 80091b6:	1acb      	subs	r3, r1, r3
 80091b8:	00db      	lsls	r3, r3, #3
 80091ba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80091be:	4b36      	ldr	r3, [pc, #216]	@ (8009298 <UART_SetConfig+0x2d4>)
 80091c0:	fba3 2302 	umull	r2, r3, r3, r2
 80091c4:	095b      	lsrs	r3, r3, #5
 80091c6:	005b      	lsls	r3, r3, #1
 80091c8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80091cc:	441c      	add	r4, r3
 80091ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80091d2:	2200      	movs	r2, #0
 80091d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80091d8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80091dc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80091e0:	4642      	mov	r2, r8
 80091e2:	464b      	mov	r3, r9
 80091e4:	1891      	adds	r1, r2, r2
 80091e6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80091e8:	415b      	adcs	r3, r3
 80091ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80091ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80091f0:	4641      	mov	r1, r8
 80091f2:	1851      	adds	r1, r2, r1
 80091f4:	6339      	str	r1, [r7, #48]	@ 0x30
 80091f6:	4649      	mov	r1, r9
 80091f8:	414b      	adcs	r3, r1
 80091fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80091fc:	f04f 0200 	mov.w	r2, #0
 8009200:	f04f 0300 	mov.w	r3, #0
 8009204:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009208:	4659      	mov	r1, fp
 800920a:	00cb      	lsls	r3, r1, #3
 800920c:	4651      	mov	r1, sl
 800920e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009212:	4651      	mov	r1, sl
 8009214:	00ca      	lsls	r2, r1, #3
 8009216:	4610      	mov	r0, r2
 8009218:	4619      	mov	r1, r3
 800921a:	4603      	mov	r3, r0
 800921c:	4642      	mov	r2, r8
 800921e:	189b      	adds	r3, r3, r2
 8009220:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009224:	464b      	mov	r3, r9
 8009226:	460a      	mov	r2, r1
 8009228:	eb42 0303 	adc.w	r3, r2, r3
 800922c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009234:	685b      	ldr	r3, [r3, #4]
 8009236:	2200      	movs	r2, #0
 8009238:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800923c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009240:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009244:	460b      	mov	r3, r1
 8009246:	18db      	adds	r3, r3, r3
 8009248:	62bb      	str	r3, [r7, #40]	@ 0x28
 800924a:	4613      	mov	r3, r2
 800924c:	eb42 0303 	adc.w	r3, r2, r3
 8009250:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009252:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009256:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800925a:	f7f7 fcbd 	bl	8000bd8 <__aeabi_uldivmod>
 800925e:	4602      	mov	r2, r0
 8009260:	460b      	mov	r3, r1
 8009262:	4b0d      	ldr	r3, [pc, #52]	@ (8009298 <UART_SetConfig+0x2d4>)
 8009264:	fba3 1302 	umull	r1, r3, r3, r2
 8009268:	095b      	lsrs	r3, r3, #5
 800926a:	2164      	movs	r1, #100	@ 0x64
 800926c:	fb01 f303 	mul.w	r3, r1, r3
 8009270:	1ad3      	subs	r3, r2, r3
 8009272:	00db      	lsls	r3, r3, #3
 8009274:	3332      	adds	r3, #50	@ 0x32
 8009276:	4a08      	ldr	r2, [pc, #32]	@ (8009298 <UART_SetConfig+0x2d4>)
 8009278:	fba2 2303 	umull	r2, r3, r2, r3
 800927c:	095b      	lsrs	r3, r3, #5
 800927e:	f003 0207 	and.w	r2, r3, #7
 8009282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	4422      	add	r2, r4
 800928a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800928c:	e106      	b.n	800949c <UART_SetConfig+0x4d8>
 800928e:	bf00      	nop
 8009290:	40011000 	.word	0x40011000
 8009294:	40011400 	.word	0x40011400
 8009298:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800929c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092a0:	2200      	movs	r2, #0
 80092a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80092a6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80092aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80092ae:	4642      	mov	r2, r8
 80092b0:	464b      	mov	r3, r9
 80092b2:	1891      	adds	r1, r2, r2
 80092b4:	6239      	str	r1, [r7, #32]
 80092b6:	415b      	adcs	r3, r3
 80092b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80092ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80092be:	4641      	mov	r1, r8
 80092c0:	1854      	adds	r4, r2, r1
 80092c2:	4649      	mov	r1, r9
 80092c4:	eb43 0501 	adc.w	r5, r3, r1
 80092c8:	f04f 0200 	mov.w	r2, #0
 80092cc:	f04f 0300 	mov.w	r3, #0
 80092d0:	00eb      	lsls	r3, r5, #3
 80092d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80092d6:	00e2      	lsls	r2, r4, #3
 80092d8:	4614      	mov	r4, r2
 80092da:	461d      	mov	r5, r3
 80092dc:	4643      	mov	r3, r8
 80092de:	18e3      	adds	r3, r4, r3
 80092e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80092e4:	464b      	mov	r3, r9
 80092e6:	eb45 0303 	adc.w	r3, r5, r3
 80092ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80092ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092f2:	685b      	ldr	r3, [r3, #4]
 80092f4:	2200      	movs	r2, #0
 80092f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80092fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80092fe:	f04f 0200 	mov.w	r2, #0
 8009302:	f04f 0300 	mov.w	r3, #0
 8009306:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800930a:	4629      	mov	r1, r5
 800930c:	008b      	lsls	r3, r1, #2
 800930e:	4621      	mov	r1, r4
 8009310:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009314:	4621      	mov	r1, r4
 8009316:	008a      	lsls	r2, r1, #2
 8009318:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800931c:	f7f7 fc5c 	bl	8000bd8 <__aeabi_uldivmod>
 8009320:	4602      	mov	r2, r0
 8009322:	460b      	mov	r3, r1
 8009324:	4b60      	ldr	r3, [pc, #384]	@ (80094a8 <UART_SetConfig+0x4e4>)
 8009326:	fba3 2302 	umull	r2, r3, r3, r2
 800932a:	095b      	lsrs	r3, r3, #5
 800932c:	011c      	lsls	r4, r3, #4
 800932e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009332:	2200      	movs	r2, #0
 8009334:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009338:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800933c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009340:	4642      	mov	r2, r8
 8009342:	464b      	mov	r3, r9
 8009344:	1891      	adds	r1, r2, r2
 8009346:	61b9      	str	r1, [r7, #24]
 8009348:	415b      	adcs	r3, r3
 800934a:	61fb      	str	r3, [r7, #28]
 800934c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009350:	4641      	mov	r1, r8
 8009352:	1851      	adds	r1, r2, r1
 8009354:	6139      	str	r1, [r7, #16]
 8009356:	4649      	mov	r1, r9
 8009358:	414b      	adcs	r3, r1
 800935a:	617b      	str	r3, [r7, #20]
 800935c:	f04f 0200 	mov.w	r2, #0
 8009360:	f04f 0300 	mov.w	r3, #0
 8009364:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009368:	4659      	mov	r1, fp
 800936a:	00cb      	lsls	r3, r1, #3
 800936c:	4651      	mov	r1, sl
 800936e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009372:	4651      	mov	r1, sl
 8009374:	00ca      	lsls	r2, r1, #3
 8009376:	4610      	mov	r0, r2
 8009378:	4619      	mov	r1, r3
 800937a:	4603      	mov	r3, r0
 800937c:	4642      	mov	r2, r8
 800937e:	189b      	adds	r3, r3, r2
 8009380:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009384:	464b      	mov	r3, r9
 8009386:	460a      	mov	r2, r1
 8009388:	eb42 0303 	adc.w	r3, r2, r3
 800938c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009394:	685b      	ldr	r3, [r3, #4]
 8009396:	2200      	movs	r2, #0
 8009398:	67bb      	str	r3, [r7, #120]	@ 0x78
 800939a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800939c:	f04f 0200 	mov.w	r2, #0
 80093a0:	f04f 0300 	mov.w	r3, #0
 80093a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80093a8:	4649      	mov	r1, r9
 80093aa:	008b      	lsls	r3, r1, #2
 80093ac:	4641      	mov	r1, r8
 80093ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80093b2:	4641      	mov	r1, r8
 80093b4:	008a      	lsls	r2, r1, #2
 80093b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80093ba:	f7f7 fc0d 	bl	8000bd8 <__aeabi_uldivmod>
 80093be:	4602      	mov	r2, r0
 80093c0:	460b      	mov	r3, r1
 80093c2:	4611      	mov	r1, r2
 80093c4:	4b38      	ldr	r3, [pc, #224]	@ (80094a8 <UART_SetConfig+0x4e4>)
 80093c6:	fba3 2301 	umull	r2, r3, r3, r1
 80093ca:	095b      	lsrs	r3, r3, #5
 80093cc:	2264      	movs	r2, #100	@ 0x64
 80093ce:	fb02 f303 	mul.w	r3, r2, r3
 80093d2:	1acb      	subs	r3, r1, r3
 80093d4:	011b      	lsls	r3, r3, #4
 80093d6:	3332      	adds	r3, #50	@ 0x32
 80093d8:	4a33      	ldr	r2, [pc, #204]	@ (80094a8 <UART_SetConfig+0x4e4>)
 80093da:	fba2 2303 	umull	r2, r3, r2, r3
 80093de:	095b      	lsrs	r3, r3, #5
 80093e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80093e4:	441c      	add	r4, r3
 80093e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80093ea:	2200      	movs	r2, #0
 80093ec:	673b      	str	r3, [r7, #112]	@ 0x70
 80093ee:	677a      	str	r2, [r7, #116]	@ 0x74
 80093f0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80093f4:	4642      	mov	r2, r8
 80093f6:	464b      	mov	r3, r9
 80093f8:	1891      	adds	r1, r2, r2
 80093fa:	60b9      	str	r1, [r7, #8]
 80093fc:	415b      	adcs	r3, r3
 80093fe:	60fb      	str	r3, [r7, #12]
 8009400:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009404:	4641      	mov	r1, r8
 8009406:	1851      	adds	r1, r2, r1
 8009408:	6039      	str	r1, [r7, #0]
 800940a:	4649      	mov	r1, r9
 800940c:	414b      	adcs	r3, r1
 800940e:	607b      	str	r3, [r7, #4]
 8009410:	f04f 0200 	mov.w	r2, #0
 8009414:	f04f 0300 	mov.w	r3, #0
 8009418:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800941c:	4659      	mov	r1, fp
 800941e:	00cb      	lsls	r3, r1, #3
 8009420:	4651      	mov	r1, sl
 8009422:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009426:	4651      	mov	r1, sl
 8009428:	00ca      	lsls	r2, r1, #3
 800942a:	4610      	mov	r0, r2
 800942c:	4619      	mov	r1, r3
 800942e:	4603      	mov	r3, r0
 8009430:	4642      	mov	r2, r8
 8009432:	189b      	adds	r3, r3, r2
 8009434:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009436:	464b      	mov	r3, r9
 8009438:	460a      	mov	r2, r1
 800943a:	eb42 0303 	adc.w	r3, r2, r3
 800943e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009444:	685b      	ldr	r3, [r3, #4]
 8009446:	2200      	movs	r2, #0
 8009448:	663b      	str	r3, [r7, #96]	@ 0x60
 800944a:	667a      	str	r2, [r7, #100]	@ 0x64
 800944c:	f04f 0200 	mov.w	r2, #0
 8009450:	f04f 0300 	mov.w	r3, #0
 8009454:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009458:	4649      	mov	r1, r9
 800945a:	008b      	lsls	r3, r1, #2
 800945c:	4641      	mov	r1, r8
 800945e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009462:	4641      	mov	r1, r8
 8009464:	008a      	lsls	r2, r1, #2
 8009466:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800946a:	f7f7 fbb5 	bl	8000bd8 <__aeabi_uldivmod>
 800946e:	4602      	mov	r2, r0
 8009470:	460b      	mov	r3, r1
 8009472:	4b0d      	ldr	r3, [pc, #52]	@ (80094a8 <UART_SetConfig+0x4e4>)
 8009474:	fba3 1302 	umull	r1, r3, r3, r2
 8009478:	095b      	lsrs	r3, r3, #5
 800947a:	2164      	movs	r1, #100	@ 0x64
 800947c:	fb01 f303 	mul.w	r3, r1, r3
 8009480:	1ad3      	subs	r3, r2, r3
 8009482:	011b      	lsls	r3, r3, #4
 8009484:	3332      	adds	r3, #50	@ 0x32
 8009486:	4a08      	ldr	r2, [pc, #32]	@ (80094a8 <UART_SetConfig+0x4e4>)
 8009488:	fba2 2303 	umull	r2, r3, r2, r3
 800948c:	095b      	lsrs	r3, r3, #5
 800948e:	f003 020f 	and.w	r2, r3, #15
 8009492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	4422      	add	r2, r4
 800949a:	609a      	str	r2, [r3, #8]
}
 800949c:	bf00      	nop
 800949e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80094a2:	46bd      	mov	sp, r7
 80094a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80094a8:	51eb851f 	.word	0x51eb851f

080094ac <malloc>:
 80094ac:	4b02      	ldr	r3, [pc, #8]	@ (80094b8 <malloc+0xc>)
 80094ae:	4601      	mov	r1, r0
 80094b0:	6818      	ldr	r0, [r3, #0]
 80094b2:	f000 b82d 	b.w	8009510 <_malloc_r>
 80094b6:	bf00      	nop
 80094b8:	200001a4 	.word	0x200001a4

080094bc <free>:
 80094bc:	4b02      	ldr	r3, [pc, #8]	@ (80094c8 <free+0xc>)
 80094be:	4601      	mov	r1, r0
 80094c0:	6818      	ldr	r0, [r3, #0]
 80094c2:	f001 bef9 	b.w	800b2b8 <_free_r>
 80094c6:	bf00      	nop
 80094c8:	200001a4 	.word	0x200001a4

080094cc <sbrk_aligned>:
 80094cc:	b570      	push	{r4, r5, r6, lr}
 80094ce:	4e0f      	ldr	r6, [pc, #60]	@ (800950c <sbrk_aligned+0x40>)
 80094d0:	460c      	mov	r4, r1
 80094d2:	6831      	ldr	r1, [r6, #0]
 80094d4:	4605      	mov	r5, r0
 80094d6:	b911      	cbnz	r1, 80094de <sbrk_aligned+0x12>
 80094d8:	f001 f838 	bl	800a54c <_sbrk_r>
 80094dc:	6030      	str	r0, [r6, #0]
 80094de:	4621      	mov	r1, r4
 80094e0:	4628      	mov	r0, r5
 80094e2:	f001 f833 	bl	800a54c <_sbrk_r>
 80094e6:	1c43      	adds	r3, r0, #1
 80094e8:	d103      	bne.n	80094f2 <sbrk_aligned+0x26>
 80094ea:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80094ee:	4620      	mov	r0, r4
 80094f0:	bd70      	pop	{r4, r5, r6, pc}
 80094f2:	1cc4      	adds	r4, r0, #3
 80094f4:	f024 0403 	bic.w	r4, r4, #3
 80094f8:	42a0      	cmp	r0, r4
 80094fa:	d0f8      	beq.n	80094ee <sbrk_aligned+0x22>
 80094fc:	1a21      	subs	r1, r4, r0
 80094fe:	4628      	mov	r0, r5
 8009500:	f001 f824 	bl	800a54c <_sbrk_r>
 8009504:	3001      	adds	r0, #1
 8009506:	d1f2      	bne.n	80094ee <sbrk_aligned+0x22>
 8009508:	e7ef      	b.n	80094ea <sbrk_aligned+0x1e>
 800950a:	bf00      	nop
 800950c:	200012f0 	.word	0x200012f0

08009510 <_malloc_r>:
 8009510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009514:	1ccd      	adds	r5, r1, #3
 8009516:	f025 0503 	bic.w	r5, r5, #3
 800951a:	3508      	adds	r5, #8
 800951c:	2d0c      	cmp	r5, #12
 800951e:	bf38      	it	cc
 8009520:	250c      	movcc	r5, #12
 8009522:	2d00      	cmp	r5, #0
 8009524:	4606      	mov	r6, r0
 8009526:	db01      	blt.n	800952c <_malloc_r+0x1c>
 8009528:	42a9      	cmp	r1, r5
 800952a:	d904      	bls.n	8009536 <_malloc_r+0x26>
 800952c:	230c      	movs	r3, #12
 800952e:	6033      	str	r3, [r6, #0]
 8009530:	2000      	movs	r0, #0
 8009532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009536:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800960c <_malloc_r+0xfc>
 800953a:	f000 f869 	bl	8009610 <__malloc_lock>
 800953e:	f8d8 3000 	ldr.w	r3, [r8]
 8009542:	461c      	mov	r4, r3
 8009544:	bb44      	cbnz	r4, 8009598 <_malloc_r+0x88>
 8009546:	4629      	mov	r1, r5
 8009548:	4630      	mov	r0, r6
 800954a:	f7ff ffbf 	bl	80094cc <sbrk_aligned>
 800954e:	1c43      	adds	r3, r0, #1
 8009550:	4604      	mov	r4, r0
 8009552:	d158      	bne.n	8009606 <_malloc_r+0xf6>
 8009554:	f8d8 4000 	ldr.w	r4, [r8]
 8009558:	4627      	mov	r7, r4
 800955a:	2f00      	cmp	r7, #0
 800955c:	d143      	bne.n	80095e6 <_malloc_r+0xd6>
 800955e:	2c00      	cmp	r4, #0
 8009560:	d04b      	beq.n	80095fa <_malloc_r+0xea>
 8009562:	6823      	ldr	r3, [r4, #0]
 8009564:	4639      	mov	r1, r7
 8009566:	4630      	mov	r0, r6
 8009568:	eb04 0903 	add.w	r9, r4, r3
 800956c:	f000 ffee 	bl	800a54c <_sbrk_r>
 8009570:	4581      	cmp	r9, r0
 8009572:	d142      	bne.n	80095fa <_malloc_r+0xea>
 8009574:	6821      	ldr	r1, [r4, #0]
 8009576:	1a6d      	subs	r5, r5, r1
 8009578:	4629      	mov	r1, r5
 800957a:	4630      	mov	r0, r6
 800957c:	f7ff ffa6 	bl	80094cc <sbrk_aligned>
 8009580:	3001      	adds	r0, #1
 8009582:	d03a      	beq.n	80095fa <_malloc_r+0xea>
 8009584:	6823      	ldr	r3, [r4, #0]
 8009586:	442b      	add	r3, r5
 8009588:	6023      	str	r3, [r4, #0]
 800958a:	f8d8 3000 	ldr.w	r3, [r8]
 800958e:	685a      	ldr	r2, [r3, #4]
 8009590:	bb62      	cbnz	r2, 80095ec <_malloc_r+0xdc>
 8009592:	f8c8 7000 	str.w	r7, [r8]
 8009596:	e00f      	b.n	80095b8 <_malloc_r+0xa8>
 8009598:	6822      	ldr	r2, [r4, #0]
 800959a:	1b52      	subs	r2, r2, r5
 800959c:	d420      	bmi.n	80095e0 <_malloc_r+0xd0>
 800959e:	2a0b      	cmp	r2, #11
 80095a0:	d917      	bls.n	80095d2 <_malloc_r+0xc2>
 80095a2:	1961      	adds	r1, r4, r5
 80095a4:	42a3      	cmp	r3, r4
 80095a6:	6025      	str	r5, [r4, #0]
 80095a8:	bf18      	it	ne
 80095aa:	6059      	strne	r1, [r3, #4]
 80095ac:	6863      	ldr	r3, [r4, #4]
 80095ae:	bf08      	it	eq
 80095b0:	f8c8 1000 	streq.w	r1, [r8]
 80095b4:	5162      	str	r2, [r4, r5]
 80095b6:	604b      	str	r3, [r1, #4]
 80095b8:	4630      	mov	r0, r6
 80095ba:	f000 f82f 	bl	800961c <__malloc_unlock>
 80095be:	f104 000b 	add.w	r0, r4, #11
 80095c2:	1d23      	adds	r3, r4, #4
 80095c4:	f020 0007 	bic.w	r0, r0, #7
 80095c8:	1ac2      	subs	r2, r0, r3
 80095ca:	bf1c      	itt	ne
 80095cc:	1a1b      	subne	r3, r3, r0
 80095ce:	50a3      	strne	r3, [r4, r2]
 80095d0:	e7af      	b.n	8009532 <_malloc_r+0x22>
 80095d2:	6862      	ldr	r2, [r4, #4]
 80095d4:	42a3      	cmp	r3, r4
 80095d6:	bf0c      	ite	eq
 80095d8:	f8c8 2000 	streq.w	r2, [r8]
 80095dc:	605a      	strne	r2, [r3, #4]
 80095de:	e7eb      	b.n	80095b8 <_malloc_r+0xa8>
 80095e0:	4623      	mov	r3, r4
 80095e2:	6864      	ldr	r4, [r4, #4]
 80095e4:	e7ae      	b.n	8009544 <_malloc_r+0x34>
 80095e6:	463c      	mov	r4, r7
 80095e8:	687f      	ldr	r7, [r7, #4]
 80095ea:	e7b6      	b.n	800955a <_malloc_r+0x4a>
 80095ec:	461a      	mov	r2, r3
 80095ee:	685b      	ldr	r3, [r3, #4]
 80095f0:	42a3      	cmp	r3, r4
 80095f2:	d1fb      	bne.n	80095ec <_malloc_r+0xdc>
 80095f4:	2300      	movs	r3, #0
 80095f6:	6053      	str	r3, [r2, #4]
 80095f8:	e7de      	b.n	80095b8 <_malloc_r+0xa8>
 80095fa:	230c      	movs	r3, #12
 80095fc:	6033      	str	r3, [r6, #0]
 80095fe:	4630      	mov	r0, r6
 8009600:	f000 f80c 	bl	800961c <__malloc_unlock>
 8009604:	e794      	b.n	8009530 <_malloc_r+0x20>
 8009606:	6005      	str	r5, [r0, #0]
 8009608:	e7d6      	b.n	80095b8 <_malloc_r+0xa8>
 800960a:	bf00      	nop
 800960c:	200012f4 	.word	0x200012f4

08009610 <__malloc_lock>:
 8009610:	4801      	ldr	r0, [pc, #4]	@ (8009618 <__malloc_lock+0x8>)
 8009612:	f000 bfe8 	b.w	800a5e6 <__retarget_lock_acquire_recursive>
 8009616:	bf00      	nop
 8009618:	20001438 	.word	0x20001438

0800961c <__malloc_unlock>:
 800961c:	4801      	ldr	r0, [pc, #4]	@ (8009624 <__malloc_unlock+0x8>)
 800961e:	f000 bfe3 	b.w	800a5e8 <__retarget_lock_release_recursive>
 8009622:	bf00      	nop
 8009624:	20001438 	.word	0x20001438

08009628 <realloc>:
 8009628:	4b02      	ldr	r3, [pc, #8]	@ (8009634 <realloc+0xc>)
 800962a:	460a      	mov	r2, r1
 800962c:	4601      	mov	r1, r0
 800962e:	6818      	ldr	r0, [r3, #0]
 8009630:	f000 b802 	b.w	8009638 <_realloc_r>
 8009634:	200001a4 	.word	0x200001a4

08009638 <_realloc_r>:
 8009638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800963c:	4607      	mov	r7, r0
 800963e:	4614      	mov	r4, r2
 8009640:	460d      	mov	r5, r1
 8009642:	b921      	cbnz	r1, 800964e <_realloc_r+0x16>
 8009644:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009648:	4611      	mov	r1, r2
 800964a:	f7ff bf61 	b.w	8009510 <_malloc_r>
 800964e:	b92a      	cbnz	r2, 800965c <_realloc_r+0x24>
 8009650:	f001 fe32 	bl	800b2b8 <_free_r>
 8009654:	4625      	mov	r5, r4
 8009656:	4628      	mov	r0, r5
 8009658:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800965c:	f002 fa02 	bl	800ba64 <_malloc_usable_size_r>
 8009660:	4284      	cmp	r4, r0
 8009662:	4606      	mov	r6, r0
 8009664:	d802      	bhi.n	800966c <_realloc_r+0x34>
 8009666:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800966a:	d8f4      	bhi.n	8009656 <_realloc_r+0x1e>
 800966c:	4621      	mov	r1, r4
 800966e:	4638      	mov	r0, r7
 8009670:	f7ff ff4e 	bl	8009510 <_malloc_r>
 8009674:	4680      	mov	r8, r0
 8009676:	b908      	cbnz	r0, 800967c <_realloc_r+0x44>
 8009678:	4645      	mov	r5, r8
 800967a:	e7ec      	b.n	8009656 <_realloc_r+0x1e>
 800967c:	42b4      	cmp	r4, r6
 800967e:	4622      	mov	r2, r4
 8009680:	4629      	mov	r1, r5
 8009682:	bf28      	it	cs
 8009684:	4632      	movcs	r2, r6
 8009686:	f000 ffb0 	bl	800a5ea <memcpy>
 800968a:	4629      	mov	r1, r5
 800968c:	4638      	mov	r0, r7
 800968e:	f001 fe13 	bl	800b2b8 <_free_r>
 8009692:	e7f1      	b.n	8009678 <_realloc_r+0x40>

08009694 <__cvt>:
 8009694:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009698:	ec57 6b10 	vmov	r6, r7, d0
 800969c:	2f00      	cmp	r7, #0
 800969e:	460c      	mov	r4, r1
 80096a0:	4619      	mov	r1, r3
 80096a2:	463b      	mov	r3, r7
 80096a4:	bfbb      	ittet	lt
 80096a6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80096aa:	461f      	movlt	r7, r3
 80096ac:	2300      	movge	r3, #0
 80096ae:	232d      	movlt	r3, #45	@ 0x2d
 80096b0:	700b      	strb	r3, [r1, #0]
 80096b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80096b4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80096b8:	4691      	mov	r9, r2
 80096ba:	f023 0820 	bic.w	r8, r3, #32
 80096be:	bfbc      	itt	lt
 80096c0:	4632      	movlt	r2, r6
 80096c2:	4616      	movlt	r6, r2
 80096c4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80096c8:	d005      	beq.n	80096d6 <__cvt+0x42>
 80096ca:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80096ce:	d100      	bne.n	80096d2 <__cvt+0x3e>
 80096d0:	3401      	adds	r4, #1
 80096d2:	2102      	movs	r1, #2
 80096d4:	e000      	b.n	80096d8 <__cvt+0x44>
 80096d6:	2103      	movs	r1, #3
 80096d8:	ab03      	add	r3, sp, #12
 80096da:	9301      	str	r3, [sp, #4]
 80096dc:	ab02      	add	r3, sp, #8
 80096de:	9300      	str	r3, [sp, #0]
 80096e0:	ec47 6b10 	vmov	d0, r6, r7
 80096e4:	4653      	mov	r3, sl
 80096e6:	4622      	mov	r2, r4
 80096e8:	f001 f816 	bl	800a718 <_dtoa_r>
 80096ec:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80096f0:	4605      	mov	r5, r0
 80096f2:	d119      	bne.n	8009728 <__cvt+0x94>
 80096f4:	f019 0f01 	tst.w	r9, #1
 80096f8:	d00e      	beq.n	8009718 <__cvt+0x84>
 80096fa:	eb00 0904 	add.w	r9, r0, r4
 80096fe:	2200      	movs	r2, #0
 8009700:	2300      	movs	r3, #0
 8009702:	4630      	mov	r0, r6
 8009704:	4639      	mov	r1, r7
 8009706:	f7f7 f9f7 	bl	8000af8 <__aeabi_dcmpeq>
 800970a:	b108      	cbz	r0, 8009710 <__cvt+0x7c>
 800970c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009710:	2230      	movs	r2, #48	@ 0x30
 8009712:	9b03      	ldr	r3, [sp, #12]
 8009714:	454b      	cmp	r3, r9
 8009716:	d31e      	bcc.n	8009756 <__cvt+0xc2>
 8009718:	9b03      	ldr	r3, [sp, #12]
 800971a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800971c:	1b5b      	subs	r3, r3, r5
 800971e:	4628      	mov	r0, r5
 8009720:	6013      	str	r3, [r2, #0]
 8009722:	b004      	add	sp, #16
 8009724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009728:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800972c:	eb00 0904 	add.w	r9, r0, r4
 8009730:	d1e5      	bne.n	80096fe <__cvt+0x6a>
 8009732:	7803      	ldrb	r3, [r0, #0]
 8009734:	2b30      	cmp	r3, #48	@ 0x30
 8009736:	d10a      	bne.n	800974e <__cvt+0xba>
 8009738:	2200      	movs	r2, #0
 800973a:	2300      	movs	r3, #0
 800973c:	4630      	mov	r0, r6
 800973e:	4639      	mov	r1, r7
 8009740:	f7f7 f9da 	bl	8000af8 <__aeabi_dcmpeq>
 8009744:	b918      	cbnz	r0, 800974e <__cvt+0xba>
 8009746:	f1c4 0401 	rsb	r4, r4, #1
 800974a:	f8ca 4000 	str.w	r4, [sl]
 800974e:	f8da 3000 	ldr.w	r3, [sl]
 8009752:	4499      	add	r9, r3
 8009754:	e7d3      	b.n	80096fe <__cvt+0x6a>
 8009756:	1c59      	adds	r1, r3, #1
 8009758:	9103      	str	r1, [sp, #12]
 800975a:	701a      	strb	r2, [r3, #0]
 800975c:	e7d9      	b.n	8009712 <__cvt+0x7e>

0800975e <__exponent>:
 800975e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009760:	2900      	cmp	r1, #0
 8009762:	bfba      	itte	lt
 8009764:	4249      	neglt	r1, r1
 8009766:	232d      	movlt	r3, #45	@ 0x2d
 8009768:	232b      	movge	r3, #43	@ 0x2b
 800976a:	2909      	cmp	r1, #9
 800976c:	7002      	strb	r2, [r0, #0]
 800976e:	7043      	strb	r3, [r0, #1]
 8009770:	dd29      	ble.n	80097c6 <__exponent+0x68>
 8009772:	f10d 0307 	add.w	r3, sp, #7
 8009776:	461d      	mov	r5, r3
 8009778:	270a      	movs	r7, #10
 800977a:	461a      	mov	r2, r3
 800977c:	fbb1 f6f7 	udiv	r6, r1, r7
 8009780:	fb07 1416 	mls	r4, r7, r6, r1
 8009784:	3430      	adds	r4, #48	@ 0x30
 8009786:	f802 4c01 	strb.w	r4, [r2, #-1]
 800978a:	460c      	mov	r4, r1
 800978c:	2c63      	cmp	r4, #99	@ 0x63
 800978e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8009792:	4631      	mov	r1, r6
 8009794:	dcf1      	bgt.n	800977a <__exponent+0x1c>
 8009796:	3130      	adds	r1, #48	@ 0x30
 8009798:	1e94      	subs	r4, r2, #2
 800979a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800979e:	1c41      	adds	r1, r0, #1
 80097a0:	4623      	mov	r3, r4
 80097a2:	42ab      	cmp	r3, r5
 80097a4:	d30a      	bcc.n	80097bc <__exponent+0x5e>
 80097a6:	f10d 0309 	add.w	r3, sp, #9
 80097aa:	1a9b      	subs	r3, r3, r2
 80097ac:	42ac      	cmp	r4, r5
 80097ae:	bf88      	it	hi
 80097b0:	2300      	movhi	r3, #0
 80097b2:	3302      	adds	r3, #2
 80097b4:	4403      	add	r3, r0
 80097b6:	1a18      	subs	r0, r3, r0
 80097b8:	b003      	add	sp, #12
 80097ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097bc:	f813 6b01 	ldrb.w	r6, [r3], #1
 80097c0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80097c4:	e7ed      	b.n	80097a2 <__exponent+0x44>
 80097c6:	2330      	movs	r3, #48	@ 0x30
 80097c8:	3130      	adds	r1, #48	@ 0x30
 80097ca:	7083      	strb	r3, [r0, #2]
 80097cc:	70c1      	strb	r1, [r0, #3]
 80097ce:	1d03      	adds	r3, r0, #4
 80097d0:	e7f1      	b.n	80097b6 <__exponent+0x58>
	...

080097d4 <_printf_float>:
 80097d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097d8:	b08d      	sub	sp, #52	@ 0x34
 80097da:	460c      	mov	r4, r1
 80097dc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80097e0:	4616      	mov	r6, r2
 80097e2:	461f      	mov	r7, r3
 80097e4:	4605      	mov	r5, r0
 80097e6:	f000 fe79 	bl	800a4dc <_localeconv_r>
 80097ea:	6803      	ldr	r3, [r0, #0]
 80097ec:	9304      	str	r3, [sp, #16]
 80097ee:	4618      	mov	r0, r3
 80097f0:	f7f6 fd56 	bl	80002a0 <strlen>
 80097f4:	2300      	movs	r3, #0
 80097f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80097f8:	f8d8 3000 	ldr.w	r3, [r8]
 80097fc:	9005      	str	r0, [sp, #20]
 80097fe:	3307      	adds	r3, #7
 8009800:	f023 0307 	bic.w	r3, r3, #7
 8009804:	f103 0208 	add.w	r2, r3, #8
 8009808:	f894 a018 	ldrb.w	sl, [r4, #24]
 800980c:	f8d4 b000 	ldr.w	fp, [r4]
 8009810:	f8c8 2000 	str.w	r2, [r8]
 8009814:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009818:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800981c:	9307      	str	r3, [sp, #28]
 800981e:	f8cd 8018 	str.w	r8, [sp, #24]
 8009822:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009826:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800982a:	4b9c      	ldr	r3, [pc, #624]	@ (8009a9c <_printf_float+0x2c8>)
 800982c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009830:	f7f7 f994 	bl	8000b5c <__aeabi_dcmpun>
 8009834:	bb70      	cbnz	r0, 8009894 <_printf_float+0xc0>
 8009836:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800983a:	4b98      	ldr	r3, [pc, #608]	@ (8009a9c <_printf_float+0x2c8>)
 800983c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009840:	f7f7 f96e 	bl	8000b20 <__aeabi_dcmple>
 8009844:	bb30      	cbnz	r0, 8009894 <_printf_float+0xc0>
 8009846:	2200      	movs	r2, #0
 8009848:	2300      	movs	r3, #0
 800984a:	4640      	mov	r0, r8
 800984c:	4649      	mov	r1, r9
 800984e:	f7f7 f95d 	bl	8000b0c <__aeabi_dcmplt>
 8009852:	b110      	cbz	r0, 800985a <_printf_float+0x86>
 8009854:	232d      	movs	r3, #45	@ 0x2d
 8009856:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800985a:	4a91      	ldr	r2, [pc, #580]	@ (8009aa0 <_printf_float+0x2cc>)
 800985c:	4b91      	ldr	r3, [pc, #580]	@ (8009aa4 <_printf_float+0x2d0>)
 800985e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009862:	bf8c      	ite	hi
 8009864:	4690      	movhi	r8, r2
 8009866:	4698      	movls	r8, r3
 8009868:	2303      	movs	r3, #3
 800986a:	6123      	str	r3, [r4, #16]
 800986c:	f02b 0304 	bic.w	r3, fp, #4
 8009870:	6023      	str	r3, [r4, #0]
 8009872:	f04f 0900 	mov.w	r9, #0
 8009876:	9700      	str	r7, [sp, #0]
 8009878:	4633      	mov	r3, r6
 800987a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800987c:	4621      	mov	r1, r4
 800987e:	4628      	mov	r0, r5
 8009880:	f000 f9d2 	bl	8009c28 <_printf_common>
 8009884:	3001      	adds	r0, #1
 8009886:	f040 808d 	bne.w	80099a4 <_printf_float+0x1d0>
 800988a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800988e:	b00d      	add	sp, #52	@ 0x34
 8009890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009894:	4642      	mov	r2, r8
 8009896:	464b      	mov	r3, r9
 8009898:	4640      	mov	r0, r8
 800989a:	4649      	mov	r1, r9
 800989c:	f7f7 f95e 	bl	8000b5c <__aeabi_dcmpun>
 80098a0:	b140      	cbz	r0, 80098b4 <_printf_float+0xe0>
 80098a2:	464b      	mov	r3, r9
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	bfbc      	itt	lt
 80098a8:	232d      	movlt	r3, #45	@ 0x2d
 80098aa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80098ae:	4a7e      	ldr	r2, [pc, #504]	@ (8009aa8 <_printf_float+0x2d4>)
 80098b0:	4b7e      	ldr	r3, [pc, #504]	@ (8009aac <_printf_float+0x2d8>)
 80098b2:	e7d4      	b.n	800985e <_printf_float+0x8a>
 80098b4:	6863      	ldr	r3, [r4, #4]
 80098b6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80098ba:	9206      	str	r2, [sp, #24]
 80098bc:	1c5a      	adds	r2, r3, #1
 80098be:	d13b      	bne.n	8009938 <_printf_float+0x164>
 80098c0:	2306      	movs	r3, #6
 80098c2:	6063      	str	r3, [r4, #4]
 80098c4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80098c8:	2300      	movs	r3, #0
 80098ca:	6022      	str	r2, [r4, #0]
 80098cc:	9303      	str	r3, [sp, #12]
 80098ce:	ab0a      	add	r3, sp, #40	@ 0x28
 80098d0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80098d4:	ab09      	add	r3, sp, #36	@ 0x24
 80098d6:	9300      	str	r3, [sp, #0]
 80098d8:	6861      	ldr	r1, [r4, #4]
 80098da:	ec49 8b10 	vmov	d0, r8, r9
 80098de:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80098e2:	4628      	mov	r0, r5
 80098e4:	f7ff fed6 	bl	8009694 <__cvt>
 80098e8:	9b06      	ldr	r3, [sp, #24]
 80098ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80098ec:	2b47      	cmp	r3, #71	@ 0x47
 80098ee:	4680      	mov	r8, r0
 80098f0:	d129      	bne.n	8009946 <_printf_float+0x172>
 80098f2:	1cc8      	adds	r0, r1, #3
 80098f4:	db02      	blt.n	80098fc <_printf_float+0x128>
 80098f6:	6863      	ldr	r3, [r4, #4]
 80098f8:	4299      	cmp	r1, r3
 80098fa:	dd41      	ble.n	8009980 <_printf_float+0x1ac>
 80098fc:	f1aa 0a02 	sub.w	sl, sl, #2
 8009900:	fa5f fa8a 	uxtb.w	sl, sl
 8009904:	3901      	subs	r1, #1
 8009906:	4652      	mov	r2, sl
 8009908:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800990c:	9109      	str	r1, [sp, #36]	@ 0x24
 800990e:	f7ff ff26 	bl	800975e <__exponent>
 8009912:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009914:	1813      	adds	r3, r2, r0
 8009916:	2a01      	cmp	r2, #1
 8009918:	4681      	mov	r9, r0
 800991a:	6123      	str	r3, [r4, #16]
 800991c:	dc02      	bgt.n	8009924 <_printf_float+0x150>
 800991e:	6822      	ldr	r2, [r4, #0]
 8009920:	07d2      	lsls	r2, r2, #31
 8009922:	d501      	bpl.n	8009928 <_printf_float+0x154>
 8009924:	3301      	adds	r3, #1
 8009926:	6123      	str	r3, [r4, #16]
 8009928:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800992c:	2b00      	cmp	r3, #0
 800992e:	d0a2      	beq.n	8009876 <_printf_float+0xa2>
 8009930:	232d      	movs	r3, #45	@ 0x2d
 8009932:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009936:	e79e      	b.n	8009876 <_printf_float+0xa2>
 8009938:	9a06      	ldr	r2, [sp, #24]
 800993a:	2a47      	cmp	r2, #71	@ 0x47
 800993c:	d1c2      	bne.n	80098c4 <_printf_float+0xf0>
 800993e:	2b00      	cmp	r3, #0
 8009940:	d1c0      	bne.n	80098c4 <_printf_float+0xf0>
 8009942:	2301      	movs	r3, #1
 8009944:	e7bd      	b.n	80098c2 <_printf_float+0xee>
 8009946:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800994a:	d9db      	bls.n	8009904 <_printf_float+0x130>
 800994c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009950:	d118      	bne.n	8009984 <_printf_float+0x1b0>
 8009952:	2900      	cmp	r1, #0
 8009954:	6863      	ldr	r3, [r4, #4]
 8009956:	dd0b      	ble.n	8009970 <_printf_float+0x19c>
 8009958:	6121      	str	r1, [r4, #16]
 800995a:	b913      	cbnz	r3, 8009962 <_printf_float+0x18e>
 800995c:	6822      	ldr	r2, [r4, #0]
 800995e:	07d0      	lsls	r0, r2, #31
 8009960:	d502      	bpl.n	8009968 <_printf_float+0x194>
 8009962:	3301      	adds	r3, #1
 8009964:	440b      	add	r3, r1
 8009966:	6123      	str	r3, [r4, #16]
 8009968:	65a1      	str	r1, [r4, #88]	@ 0x58
 800996a:	f04f 0900 	mov.w	r9, #0
 800996e:	e7db      	b.n	8009928 <_printf_float+0x154>
 8009970:	b913      	cbnz	r3, 8009978 <_printf_float+0x1a4>
 8009972:	6822      	ldr	r2, [r4, #0]
 8009974:	07d2      	lsls	r2, r2, #31
 8009976:	d501      	bpl.n	800997c <_printf_float+0x1a8>
 8009978:	3302      	adds	r3, #2
 800997a:	e7f4      	b.n	8009966 <_printf_float+0x192>
 800997c:	2301      	movs	r3, #1
 800997e:	e7f2      	b.n	8009966 <_printf_float+0x192>
 8009980:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009984:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009986:	4299      	cmp	r1, r3
 8009988:	db05      	blt.n	8009996 <_printf_float+0x1c2>
 800998a:	6823      	ldr	r3, [r4, #0]
 800998c:	6121      	str	r1, [r4, #16]
 800998e:	07d8      	lsls	r0, r3, #31
 8009990:	d5ea      	bpl.n	8009968 <_printf_float+0x194>
 8009992:	1c4b      	adds	r3, r1, #1
 8009994:	e7e7      	b.n	8009966 <_printf_float+0x192>
 8009996:	2900      	cmp	r1, #0
 8009998:	bfd4      	ite	le
 800999a:	f1c1 0202 	rsble	r2, r1, #2
 800999e:	2201      	movgt	r2, #1
 80099a0:	4413      	add	r3, r2
 80099a2:	e7e0      	b.n	8009966 <_printf_float+0x192>
 80099a4:	6823      	ldr	r3, [r4, #0]
 80099a6:	055a      	lsls	r2, r3, #21
 80099a8:	d407      	bmi.n	80099ba <_printf_float+0x1e6>
 80099aa:	6923      	ldr	r3, [r4, #16]
 80099ac:	4642      	mov	r2, r8
 80099ae:	4631      	mov	r1, r6
 80099b0:	4628      	mov	r0, r5
 80099b2:	47b8      	blx	r7
 80099b4:	3001      	adds	r0, #1
 80099b6:	d12b      	bne.n	8009a10 <_printf_float+0x23c>
 80099b8:	e767      	b.n	800988a <_printf_float+0xb6>
 80099ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80099be:	f240 80dd 	bls.w	8009b7c <_printf_float+0x3a8>
 80099c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80099c6:	2200      	movs	r2, #0
 80099c8:	2300      	movs	r3, #0
 80099ca:	f7f7 f895 	bl	8000af8 <__aeabi_dcmpeq>
 80099ce:	2800      	cmp	r0, #0
 80099d0:	d033      	beq.n	8009a3a <_printf_float+0x266>
 80099d2:	4a37      	ldr	r2, [pc, #220]	@ (8009ab0 <_printf_float+0x2dc>)
 80099d4:	2301      	movs	r3, #1
 80099d6:	4631      	mov	r1, r6
 80099d8:	4628      	mov	r0, r5
 80099da:	47b8      	blx	r7
 80099dc:	3001      	adds	r0, #1
 80099de:	f43f af54 	beq.w	800988a <_printf_float+0xb6>
 80099e2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80099e6:	4543      	cmp	r3, r8
 80099e8:	db02      	blt.n	80099f0 <_printf_float+0x21c>
 80099ea:	6823      	ldr	r3, [r4, #0]
 80099ec:	07d8      	lsls	r0, r3, #31
 80099ee:	d50f      	bpl.n	8009a10 <_printf_float+0x23c>
 80099f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80099f4:	4631      	mov	r1, r6
 80099f6:	4628      	mov	r0, r5
 80099f8:	47b8      	blx	r7
 80099fa:	3001      	adds	r0, #1
 80099fc:	f43f af45 	beq.w	800988a <_printf_float+0xb6>
 8009a00:	f04f 0900 	mov.w	r9, #0
 8009a04:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8009a08:	f104 0a1a 	add.w	sl, r4, #26
 8009a0c:	45c8      	cmp	r8, r9
 8009a0e:	dc09      	bgt.n	8009a24 <_printf_float+0x250>
 8009a10:	6823      	ldr	r3, [r4, #0]
 8009a12:	079b      	lsls	r3, r3, #30
 8009a14:	f100 8103 	bmi.w	8009c1e <_printf_float+0x44a>
 8009a18:	68e0      	ldr	r0, [r4, #12]
 8009a1a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a1c:	4298      	cmp	r0, r3
 8009a1e:	bfb8      	it	lt
 8009a20:	4618      	movlt	r0, r3
 8009a22:	e734      	b.n	800988e <_printf_float+0xba>
 8009a24:	2301      	movs	r3, #1
 8009a26:	4652      	mov	r2, sl
 8009a28:	4631      	mov	r1, r6
 8009a2a:	4628      	mov	r0, r5
 8009a2c:	47b8      	blx	r7
 8009a2e:	3001      	adds	r0, #1
 8009a30:	f43f af2b 	beq.w	800988a <_printf_float+0xb6>
 8009a34:	f109 0901 	add.w	r9, r9, #1
 8009a38:	e7e8      	b.n	8009a0c <_printf_float+0x238>
 8009a3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	dc39      	bgt.n	8009ab4 <_printf_float+0x2e0>
 8009a40:	4a1b      	ldr	r2, [pc, #108]	@ (8009ab0 <_printf_float+0x2dc>)
 8009a42:	2301      	movs	r3, #1
 8009a44:	4631      	mov	r1, r6
 8009a46:	4628      	mov	r0, r5
 8009a48:	47b8      	blx	r7
 8009a4a:	3001      	adds	r0, #1
 8009a4c:	f43f af1d 	beq.w	800988a <_printf_float+0xb6>
 8009a50:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009a54:	ea59 0303 	orrs.w	r3, r9, r3
 8009a58:	d102      	bne.n	8009a60 <_printf_float+0x28c>
 8009a5a:	6823      	ldr	r3, [r4, #0]
 8009a5c:	07d9      	lsls	r1, r3, #31
 8009a5e:	d5d7      	bpl.n	8009a10 <_printf_float+0x23c>
 8009a60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a64:	4631      	mov	r1, r6
 8009a66:	4628      	mov	r0, r5
 8009a68:	47b8      	blx	r7
 8009a6a:	3001      	adds	r0, #1
 8009a6c:	f43f af0d 	beq.w	800988a <_printf_float+0xb6>
 8009a70:	f04f 0a00 	mov.w	sl, #0
 8009a74:	f104 0b1a 	add.w	fp, r4, #26
 8009a78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a7a:	425b      	negs	r3, r3
 8009a7c:	4553      	cmp	r3, sl
 8009a7e:	dc01      	bgt.n	8009a84 <_printf_float+0x2b0>
 8009a80:	464b      	mov	r3, r9
 8009a82:	e793      	b.n	80099ac <_printf_float+0x1d8>
 8009a84:	2301      	movs	r3, #1
 8009a86:	465a      	mov	r2, fp
 8009a88:	4631      	mov	r1, r6
 8009a8a:	4628      	mov	r0, r5
 8009a8c:	47b8      	blx	r7
 8009a8e:	3001      	adds	r0, #1
 8009a90:	f43f aefb 	beq.w	800988a <_printf_float+0xb6>
 8009a94:	f10a 0a01 	add.w	sl, sl, #1
 8009a98:	e7ee      	b.n	8009a78 <_printf_float+0x2a4>
 8009a9a:	bf00      	nop
 8009a9c:	7fefffff 	.word	0x7fefffff
 8009aa0:	0800edb9 	.word	0x0800edb9
 8009aa4:	0800edb5 	.word	0x0800edb5
 8009aa8:	0800edc1 	.word	0x0800edc1
 8009aac:	0800edbd 	.word	0x0800edbd
 8009ab0:	0800eefe 	.word	0x0800eefe
 8009ab4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009ab6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009aba:	4553      	cmp	r3, sl
 8009abc:	bfa8      	it	ge
 8009abe:	4653      	movge	r3, sl
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	4699      	mov	r9, r3
 8009ac4:	dc36      	bgt.n	8009b34 <_printf_float+0x360>
 8009ac6:	f04f 0b00 	mov.w	fp, #0
 8009aca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009ace:	f104 021a 	add.w	r2, r4, #26
 8009ad2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009ad4:	9306      	str	r3, [sp, #24]
 8009ad6:	eba3 0309 	sub.w	r3, r3, r9
 8009ada:	455b      	cmp	r3, fp
 8009adc:	dc31      	bgt.n	8009b42 <_printf_float+0x36e>
 8009ade:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ae0:	459a      	cmp	sl, r3
 8009ae2:	dc3a      	bgt.n	8009b5a <_printf_float+0x386>
 8009ae4:	6823      	ldr	r3, [r4, #0]
 8009ae6:	07da      	lsls	r2, r3, #31
 8009ae8:	d437      	bmi.n	8009b5a <_printf_float+0x386>
 8009aea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009aec:	ebaa 0903 	sub.w	r9, sl, r3
 8009af0:	9b06      	ldr	r3, [sp, #24]
 8009af2:	ebaa 0303 	sub.w	r3, sl, r3
 8009af6:	4599      	cmp	r9, r3
 8009af8:	bfa8      	it	ge
 8009afa:	4699      	movge	r9, r3
 8009afc:	f1b9 0f00 	cmp.w	r9, #0
 8009b00:	dc33      	bgt.n	8009b6a <_printf_float+0x396>
 8009b02:	f04f 0800 	mov.w	r8, #0
 8009b06:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009b0a:	f104 0b1a 	add.w	fp, r4, #26
 8009b0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b10:	ebaa 0303 	sub.w	r3, sl, r3
 8009b14:	eba3 0309 	sub.w	r3, r3, r9
 8009b18:	4543      	cmp	r3, r8
 8009b1a:	f77f af79 	ble.w	8009a10 <_printf_float+0x23c>
 8009b1e:	2301      	movs	r3, #1
 8009b20:	465a      	mov	r2, fp
 8009b22:	4631      	mov	r1, r6
 8009b24:	4628      	mov	r0, r5
 8009b26:	47b8      	blx	r7
 8009b28:	3001      	adds	r0, #1
 8009b2a:	f43f aeae 	beq.w	800988a <_printf_float+0xb6>
 8009b2e:	f108 0801 	add.w	r8, r8, #1
 8009b32:	e7ec      	b.n	8009b0e <_printf_float+0x33a>
 8009b34:	4642      	mov	r2, r8
 8009b36:	4631      	mov	r1, r6
 8009b38:	4628      	mov	r0, r5
 8009b3a:	47b8      	blx	r7
 8009b3c:	3001      	adds	r0, #1
 8009b3e:	d1c2      	bne.n	8009ac6 <_printf_float+0x2f2>
 8009b40:	e6a3      	b.n	800988a <_printf_float+0xb6>
 8009b42:	2301      	movs	r3, #1
 8009b44:	4631      	mov	r1, r6
 8009b46:	4628      	mov	r0, r5
 8009b48:	9206      	str	r2, [sp, #24]
 8009b4a:	47b8      	blx	r7
 8009b4c:	3001      	adds	r0, #1
 8009b4e:	f43f ae9c 	beq.w	800988a <_printf_float+0xb6>
 8009b52:	9a06      	ldr	r2, [sp, #24]
 8009b54:	f10b 0b01 	add.w	fp, fp, #1
 8009b58:	e7bb      	b.n	8009ad2 <_printf_float+0x2fe>
 8009b5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b5e:	4631      	mov	r1, r6
 8009b60:	4628      	mov	r0, r5
 8009b62:	47b8      	blx	r7
 8009b64:	3001      	adds	r0, #1
 8009b66:	d1c0      	bne.n	8009aea <_printf_float+0x316>
 8009b68:	e68f      	b.n	800988a <_printf_float+0xb6>
 8009b6a:	9a06      	ldr	r2, [sp, #24]
 8009b6c:	464b      	mov	r3, r9
 8009b6e:	4442      	add	r2, r8
 8009b70:	4631      	mov	r1, r6
 8009b72:	4628      	mov	r0, r5
 8009b74:	47b8      	blx	r7
 8009b76:	3001      	adds	r0, #1
 8009b78:	d1c3      	bne.n	8009b02 <_printf_float+0x32e>
 8009b7a:	e686      	b.n	800988a <_printf_float+0xb6>
 8009b7c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009b80:	f1ba 0f01 	cmp.w	sl, #1
 8009b84:	dc01      	bgt.n	8009b8a <_printf_float+0x3b6>
 8009b86:	07db      	lsls	r3, r3, #31
 8009b88:	d536      	bpl.n	8009bf8 <_printf_float+0x424>
 8009b8a:	2301      	movs	r3, #1
 8009b8c:	4642      	mov	r2, r8
 8009b8e:	4631      	mov	r1, r6
 8009b90:	4628      	mov	r0, r5
 8009b92:	47b8      	blx	r7
 8009b94:	3001      	adds	r0, #1
 8009b96:	f43f ae78 	beq.w	800988a <_printf_float+0xb6>
 8009b9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b9e:	4631      	mov	r1, r6
 8009ba0:	4628      	mov	r0, r5
 8009ba2:	47b8      	blx	r7
 8009ba4:	3001      	adds	r0, #1
 8009ba6:	f43f ae70 	beq.w	800988a <_printf_float+0xb6>
 8009baa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009bae:	2200      	movs	r2, #0
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8009bb6:	f7f6 ff9f 	bl	8000af8 <__aeabi_dcmpeq>
 8009bba:	b9c0      	cbnz	r0, 8009bee <_printf_float+0x41a>
 8009bbc:	4653      	mov	r3, sl
 8009bbe:	f108 0201 	add.w	r2, r8, #1
 8009bc2:	4631      	mov	r1, r6
 8009bc4:	4628      	mov	r0, r5
 8009bc6:	47b8      	blx	r7
 8009bc8:	3001      	adds	r0, #1
 8009bca:	d10c      	bne.n	8009be6 <_printf_float+0x412>
 8009bcc:	e65d      	b.n	800988a <_printf_float+0xb6>
 8009bce:	2301      	movs	r3, #1
 8009bd0:	465a      	mov	r2, fp
 8009bd2:	4631      	mov	r1, r6
 8009bd4:	4628      	mov	r0, r5
 8009bd6:	47b8      	blx	r7
 8009bd8:	3001      	adds	r0, #1
 8009bda:	f43f ae56 	beq.w	800988a <_printf_float+0xb6>
 8009bde:	f108 0801 	add.w	r8, r8, #1
 8009be2:	45d0      	cmp	r8, sl
 8009be4:	dbf3      	blt.n	8009bce <_printf_float+0x3fa>
 8009be6:	464b      	mov	r3, r9
 8009be8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009bec:	e6df      	b.n	80099ae <_printf_float+0x1da>
 8009bee:	f04f 0800 	mov.w	r8, #0
 8009bf2:	f104 0b1a 	add.w	fp, r4, #26
 8009bf6:	e7f4      	b.n	8009be2 <_printf_float+0x40e>
 8009bf8:	2301      	movs	r3, #1
 8009bfa:	4642      	mov	r2, r8
 8009bfc:	e7e1      	b.n	8009bc2 <_printf_float+0x3ee>
 8009bfe:	2301      	movs	r3, #1
 8009c00:	464a      	mov	r2, r9
 8009c02:	4631      	mov	r1, r6
 8009c04:	4628      	mov	r0, r5
 8009c06:	47b8      	blx	r7
 8009c08:	3001      	adds	r0, #1
 8009c0a:	f43f ae3e 	beq.w	800988a <_printf_float+0xb6>
 8009c0e:	f108 0801 	add.w	r8, r8, #1
 8009c12:	68e3      	ldr	r3, [r4, #12]
 8009c14:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009c16:	1a5b      	subs	r3, r3, r1
 8009c18:	4543      	cmp	r3, r8
 8009c1a:	dcf0      	bgt.n	8009bfe <_printf_float+0x42a>
 8009c1c:	e6fc      	b.n	8009a18 <_printf_float+0x244>
 8009c1e:	f04f 0800 	mov.w	r8, #0
 8009c22:	f104 0919 	add.w	r9, r4, #25
 8009c26:	e7f4      	b.n	8009c12 <_printf_float+0x43e>

08009c28 <_printf_common>:
 8009c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c2c:	4616      	mov	r6, r2
 8009c2e:	4698      	mov	r8, r3
 8009c30:	688a      	ldr	r2, [r1, #8]
 8009c32:	690b      	ldr	r3, [r1, #16]
 8009c34:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	bfb8      	it	lt
 8009c3c:	4613      	movlt	r3, r2
 8009c3e:	6033      	str	r3, [r6, #0]
 8009c40:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009c44:	4607      	mov	r7, r0
 8009c46:	460c      	mov	r4, r1
 8009c48:	b10a      	cbz	r2, 8009c4e <_printf_common+0x26>
 8009c4a:	3301      	adds	r3, #1
 8009c4c:	6033      	str	r3, [r6, #0]
 8009c4e:	6823      	ldr	r3, [r4, #0]
 8009c50:	0699      	lsls	r1, r3, #26
 8009c52:	bf42      	ittt	mi
 8009c54:	6833      	ldrmi	r3, [r6, #0]
 8009c56:	3302      	addmi	r3, #2
 8009c58:	6033      	strmi	r3, [r6, #0]
 8009c5a:	6825      	ldr	r5, [r4, #0]
 8009c5c:	f015 0506 	ands.w	r5, r5, #6
 8009c60:	d106      	bne.n	8009c70 <_printf_common+0x48>
 8009c62:	f104 0a19 	add.w	sl, r4, #25
 8009c66:	68e3      	ldr	r3, [r4, #12]
 8009c68:	6832      	ldr	r2, [r6, #0]
 8009c6a:	1a9b      	subs	r3, r3, r2
 8009c6c:	42ab      	cmp	r3, r5
 8009c6e:	dc26      	bgt.n	8009cbe <_printf_common+0x96>
 8009c70:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009c74:	6822      	ldr	r2, [r4, #0]
 8009c76:	3b00      	subs	r3, #0
 8009c78:	bf18      	it	ne
 8009c7a:	2301      	movne	r3, #1
 8009c7c:	0692      	lsls	r2, r2, #26
 8009c7e:	d42b      	bmi.n	8009cd8 <_printf_common+0xb0>
 8009c80:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009c84:	4641      	mov	r1, r8
 8009c86:	4638      	mov	r0, r7
 8009c88:	47c8      	blx	r9
 8009c8a:	3001      	adds	r0, #1
 8009c8c:	d01e      	beq.n	8009ccc <_printf_common+0xa4>
 8009c8e:	6823      	ldr	r3, [r4, #0]
 8009c90:	6922      	ldr	r2, [r4, #16]
 8009c92:	f003 0306 	and.w	r3, r3, #6
 8009c96:	2b04      	cmp	r3, #4
 8009c98:	bf02      	ittt	eq
 8009c9a:	68e5      	ldreq	r5, [r4, #12]
 8009c9c:	6833      	ldreq	r3, [r6, #0]
 8009c9e:	1aed      	subeq	r5, r5, r3
 8009ca0:	68a3      	ldr	r3, [r4, #8]
 8009ca2:	bf0c      	ite	eq
 8009ca4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009ca8:	2500      	movne	r5, #0
 8009caa:	4293      	cmp	r3, r2
 8009cac:	bfc4      	itt	gt
 8009cae:	1a9b      	subgt	r3, r3, r2
 8009cb0:	18ed      	addgt	r5, r5, r3
 8009cb2:	2600      	movs	r6, #0
 8009cb4:	341a      	adds	r4, #26
 8009cb6:	42b5      	cmp	r5, r6
 8009cb8:	d11a      	bne.n	8009cf0 <_printf_common+0xc8>
 8009cba:	2000      	movs	r0, #0
 8009cbc:	e008      	b.n	8009cd0 <_printf_common+0xa8>
 8009cbe:	2301      	movs	r3, #1
 8009cc0:	4652      	mov	r2, sl
 8009cc2:	4641      	mov	r1, r8
 8009cc4:	4638      	mov	r0, r7
 8009cc6:	47c8      	blx	r9
 8009cc8:	3001      	adds	r0, #1
 8009cca:	d103      	bne.n	8009cd4 <_printf_common+0xac>
 8009ccc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cd4:	3501      	adds	r5, #1
 8009cd6:	e7c6      	b.n	8009c66 <_printf_common+0x3e>
 8009cd8:	18e1      	adds	r1, r4, r3
 8009cda:	1c5a      	adds	r2, r3, #1
 8009cdc:	2030      	movs	r0, #48	@ 0x30
 8009cde:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009ce2:	4422      	add	r2, r4
 8009ce4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009ce8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009cec:	3302      	adds	r3, #2
 8009cee:	e7c7      	b.n	8009c80 <_printf_common+0x58>
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	4622      	mov	r2, r4
 8009cf4:	4641      	mov	r1, r8
 8009cf6:	4638      	mov	r0, r7
 8009cf8:	47c8      	blx	r9
 8009cfa:	3001      	adds	r0, #1
 8009cfc:	d0e6      	beq.n	8009ccc <_printf_common+0xa4>
 8009cfe:	3601      	adds	r6, #1
 8009d00:	e7d9      	b.n	8009cb6 <_printf_common+0x8e>
	...

08009d04 <_printf_i>:
 8009d04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d08:	7e0f      	ldrb	r7, [r1, #24]
 8009d0a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009d0c:	2f78      	cmp	r7, #120	@ 0x78
 8009d0e:	4691      	mov	r9, r2
 8009d10:	4680      	mov	r8, r0
 8009d12:	460c      	mov	r4, r1
 8009d14:	469a      	mov	sl, r3
 8009d16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009d1a:	d807      	bhi.n	8009d2c <_printf_i+0x28>
 8009d1c:	2f62      	cmp	r7, #98	@ 0x62
 8009d1e:	d80a      	bhi.n	8009d36 <_printf_i+0x32>
 8009d20:	2f00      	cmp	r7, #0
 8009d22:	f000 80d1 	beq.w	8009ec8 <_printf_i+0x1c4>
 8009d26:	2f58      	cmp	r7, #88	@ 0x58
 8009d28:	f000 80b8 	beq.w	8009e9c <_printf_i+0x198>
 8009d2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009d30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009d34:	e03a      	b.n	8009dac <_printf_i+0xa8>
 8009d36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009d3a:	2b15      	cmp	r3, #21
 8009d3c:	d8f6      	bhi.n	8009d2c <_printf_i+0x28>
 8009d3e:	a101      	add	r1, pc, #4	@ (adr r1, 8009d44 <_printf_i+0x40>)
 8009d40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009d44:	08009d9d 	.word	0x08009d9d
 8009d48:	08009db1 	.word	0x08009db1
 8009d4c:	08009d2d 	.word	0x08009d2d
 8009d50:	08009d2d 	.word	0x08009d2d
 8009d54:	08009d2d 	.word	0x08009d2d
 8009d58:	08009d2d 	.word	0x08009d2d
 8009d5c:	08009db1 	.word	0x08009db1
 8009d60:	08009d2d 	.word	0x08009d2d
 8009d64:	08009d2d 	.word	0x08009d2d
 8009d68:	08009d2d 	.word	0x08009d2d
 8009d6c:	08009d2d 	.word	0x08009d2d
 8009d70:	08009eaf 	.word	0x08009eaf
 8009d74:	08009ddb 	.word	0x08009ddb
 8009d78:	08009e69 	.word	0x08009e69
 8009d7c:	08009d2d 	.word	0x08009d2d
 8009d80:	08009d2d 	.word	0x08009d2d
 8009d84:	08009ed1 	.word	0x08009ed1
 8009d88:	08009d2d 	.word	0x08009d2d
 8009d8c:	08009ddb 	.word	0x08009ddb
 8009d90:	08009d2d 	.word	0x08009d2d
 8009d94:	08009d2d 	.word	0x08009d2d
 8009d98:	08009e71 	.word	0x08009e71
 8009d9c:	6833      	ldr	r3, [r6, #0]
 8009d9e:	1d1a      	adds	r2, r3, #4
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	6032      	str	r2, [r6, #0]
 8009da4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009da8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009dac:	2301      	movs	r3, #1
 8009dae:	e09c      	b.n	8009eea <_printf_i+0x1e6>
 8009db0:	6833      	ldr	r3, [r6, #0]
 8009db2:	6820      	ldr	r0, [r4, #0]
 8009db4:	1d19      	adds	r1, r3, #4
 8009db6:	6031      	str	r1, [r6, #0]
 8009db8:	0606      	lsls	r6, r0, #24
 8009dba:	d501      	bpl.n	8009dc0 <_printf_i+0xbc>
 8009dbc:	681d      	ldr	r5, [r3, #0]
 8009dbe:	e003      	b.n	8009dc8 <_printf_i+0xc4>
 8009dc0:	0645      	lsls	r5, r0, #25
 8009dc2:	d5fb      	bpl.n	8009dbc <_printf_i+0xb8>
 8009dc4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009dc8:	2d00      	cmp	r5, #0
 8009dca:	da03      	bge.n	8009dd4 <_printf_i+0xd0>
 8009dcc:	232d      	movs	r3, #45	@ 0x2d
 8009dce:	426d      	negs	r5, r5
 8009dd0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009dd4:	4858      	ldr	r0, [pc, #352]	@ (8009f38 <_printf_i+0x234>)
 8009dd6:	230a      	movs	r3, #10
 8009dd8:	e011      	b.n	8009dfe <_printf_i+0xfa>
 8009dda:	6821      	ldr	r1, [r4, #0]
 8009ddc:	6833      	ldr	r3, [r6, #0]
 8009dde:	0608      	lsls	r0, r1, #24
 8009de0:	f853 5b04 	ldr.w	r5, [r3], #4
 8009de4:	d402      	bmi.n	8009dec <_printf_i+0xe8>
 8009de6:	0649      	lsls	r1, r1, #25
 8009de8:	bf48      	it	mi
 8009dea:	b2ad      	uxthmi	r5, r5
 8009dec:	2f6f      	cmp	r7, #111	@ 0x6f
 8009dee:	4852      	ldr	r0, [pc, #328]	@ (8009f38 <_printf_i+0x234>)
 8009df0:	6033      	str	r3, [r6, #0]
 8009df2:	bf14      	ite	ne
 8009df4:	230a      	movne	r3, #10
 8009df6:	2308      	moveq	r3, #8
 8009df8:	2100      	movs	r1, #0
 8009dfa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009dfe:	6866      	ldr	r6, [r4, #4]
 8009e00:	60a6      	str	r6, [r4, #8]
 8009e02:	2e00      	cmp	r6, #0
 8009e04:	db05      	blt.n	8009e12 <_printf_i+0x10e>
 8009e06:	6821      	ldr	r1, [r4, #0]
 8009e08:	432e      	orrs	r6, r5
 8009e0a:	f021 0104 	bic.w	r1, r1, #4
 8009e0e:	6021      	str	r1, [r4, #0]
 8009e10:	d04b      	beq.n	8009eaa <_printf_i+0x1a6>
 8009e12:	4616      	mov	r6, r2
 8009e14:	fbb5 f1f3 	udiv	r1, r5, r3
 8009e18:	fb03 5711 	mls	r7, r3, r1, r5
 8009e1c:	5dc7      	ldrb	r7, [r0, r7]
 8009e1e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009e22:	462f      	mov	r7, r5
 8009e24:	42bb      	cmp	r3, r7
 8009e26:	460d      	mov	r5, r1
 8009e28:	d9f4      	bls.n	8009e14 <_printf_i+0x110>
 8009e2a:	2b08      	cmp	r3, #8
 8009e2c:	d10b      	bne.n	8009e46 <_printf_i+0x142>
 8009e2e:	6823      	ldr	r3, [r4, #0]
 8009e30:	07df      	lsls	r7, r3, #31
 8009e32:	d508      	bpl.n	8009e46 <_printf_i+0x142>
 8009e34:	6923      	ldr	r3, [r4, #16]
 8009e36:	6861      	ldr	r1, [r4, #4]
 8009e38:	4299      	cmp	r1, r3
 8009e3a:	bfde      	ittt	le
 8009e3c:	2330      	movle	r3, #48	@ 0x30
 8009e3e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009e42:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009e46:	1b92      	subs	r2, r2, r6
 8009e48:	6122      	str	r2, [r4, #16]
 8009e4a:	f8cd a000 	str.w	sl, [sp]
 8009e4e:	464b      	mov	r3, r9
 8009e50:	aa03      	add	r2, sp, #12
 8009e52:	4621      	mov	r1, r4
 8009e54:	4640      	mov	r0, r8
 8009e56:	f7ff fee7 	bl	8009c28 <_printf_common>
 8009e5a:	3001      	adds	r0, #1
 8009e5c:	d14a      	bne.n	8009ef4 <_printf_i+0x1f0>
 8009e5e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009e62:	b004      	add	sp, #16
 8009e64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e68:	6823      	ldr	r3, [r4, #0]
 8009e6a:	f043 0320 	orr.w	r3, r3, #32
 8009e6e:	6023      	str	r3, [r4, #0]
 8009e70:	4832      	ldr	r0, [pc, #200]	@ (8009f3c <_printf_i+0x238>)
 8009e72:	2778      	movs	r7, #120	@ 0x78
 8009e74:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009e78:	6823      	ldr	r3, [r4, #0]
 8009e7a:	6831      	ldr	r1, [r6, #0]
 8009e7c:	061f      	lsls	r7, r3, #24
 8009e7e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009e82:	d402      	bmi.n	8009e8a <_printf_i+0x186>
 8009e84:	065f      	lsls	r7, r3, #25
 8009e86:	bf48      	it	mi
 8009e88:	b2ad      	uxthmi	r5, r5
 8009e8a:	6031      	str	r1, [r6, #0]
 8009e8c:	07d9      	lsls	r1, r3, #31
 8009e8e:	bf44      	itt	mi
 8009e90:	f043 0320 	orrmi.w	r3, r3, #32
 8009e94:	6023      	strmi	r3, [r4, #0]
 8009e96:	b11d      	cbz	r5, 8009ea0 <_printf_i+0x19c>
 8009e98:	2310      	movs	r3, #16
 8009e9a:	e7ad      	b.n	8009df8 <_printf_i+0xf4>
 8009e9c:	4826      	ldr	r0, [pc, #152]	@ (8009f38 <_printf_i+0x234>)
 8009e9e:	e7e9      	b.n	8009e74 <_printf_i+0x170>
 8009ea0:	6823      	ldr	r3, [r4, #0]
 8009ea2:	f023 0320 	bic.w	r3, r3, #32
 8009ea6:	6023      	str	r3, [r4, #0]
 8009ea8:	e7f6      	b.n	8009e98 <_printf_i+0x194>
 8009eaa:	4616      	mov	r6, r2
 8009eac:	e7bd      	b.n	8009e2a <_printf_i+0x126>
 8009eae:	6833      	ldr	r3, [r6, #0]
 8009eb0:	6825      	ldr	r5, [r4, #0]
 8009eb2:	6961      	ldr	r1, [r4, #20]
 8009eb4:	1d18      	adds	r0, r3, #4
 8009eb6:	6030      	str	r0, [r6, #0]
 8009eb8:	062e      	lsls	r6, r5, #24
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	d501      	bpl.n	8009ec2 <_printf_i+0x1be>
 8009ebe:	6019      	str	r1, [r3, #0]
 8009ec0:	e002      	b.n	8009ec8 <_printf_i+0x1c4>
 8009ec2:	0668      	lsls	r0, r5, #25
 8009ec4:	d5fb      	bpl.n	8009ebe <_printf_i+0x1ba>
 8009ec6:	8019      	strh	r1, [r3, #0]
 8009ec8:	2300      	movs	r3, #0
 8009eca:	6123      	str	r3, [r4, #16]
 8009ecc:	4616      	mov	r6, r2
 8009ece:	e7bc      	b.n	8009e4a <_printf_i+0x146>
 8009ed0:	6833      	ldr	r3, [r6, #0]
 8009ed2:	1d1a      	adds	r2, r3, #4
 8009ed4:	6032      	str	r2, [r6, #0]
 8009ed6:	681e      	ldr	r6, [r3, #0]
 8009ed8:	6862      	ldr	r2, [r4, #4]
 8009eda:	2100      	movs	r1, #0
 8009edc:	4630      	mov	r0, r6
 8009ede:	f7f6 f98f 	bl	8000200 <memchr>
 8009ee2:	b108      	cbz	r0, 8009ee8 <_printf_i+0x1e4>
 8009ee4:	1b80      	subs	r0, r0, r6
 8009ee6:	6060      	str	r0, [r4, #4]
 8009ee8:	6863      	ldr	r3, [r4, #4]
 8009eea:	6123      	str	r3, [r4, #16]
 8009eec:	2300      	movs	r3, #0
 8009eee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ef2:	e7aa      	b.n	8009e4a <_printf_i+0x146>
 8009ef4:	6923      	ldr	r3, [r4, #16]
 8009ef6:	4632      	mov	r2, r6
 8009ef8:	4649      	mov	r1, r9
 8009efa:	4640      	mov	r0, r8
 8009efc:	47d0      	blx	sl
 8009efe:	3001      	adds	r0, #1
 8009f00:	d0ad      	beq.n	8009e5e <_printf_i+0x15a>
 8009f02:	6823      	ldr	r3, [r4, #0]
 8009f04:	079b      	lsls	r3, r3, #30
 8009f06:	d413      	bmi.n	8009f30 <_printf_i+0x22c>
 8009f08:	68e0      	ldr	r0, [r4, #12]
 8009f0a:	9b03      	ldr	r3, [sp, #12]
 8009f0c:	4298      	cmp	r0, r3
 8009f0e:	bfb8      	it	lt
 8009f10:	4618      	movlt	r0, r3
 8009f12:	e7a6      	b.n	8009e62 <_printf_i+0x15e>
 8009f14:	2301      	movs	r3, #1
 8009f16:	4632      	mov	r2, r6
 8009f18:	4649      	mov	r1, r9
 8009f1a:	4640      	mov	r0, r8
 8009f1c:	47d0      	blx	sl
 8009f1e:	3001      	adds	r0, #1
 8009f20:	d09d      	beq.n	8009e5e <_printf_i+0x15a>
 8009f22:	3501      	adds	r5, #1
 8009f24:	68e3      	ldr	r3, [r4, #12]
 8009f26:	9903      	ldr	r1, [sp, #12]
 8009f28:	1a5b      	subs	r3, r3, r1
 8009f2a:	42ab      	cmp	r3, r5
 8009f2c:	dcf2      	bgt.n	8009f14 <_printf_i+0x210>
 8009f2e:	e7eb      	b.n	8009f08 <_printf_i+0x204>
 8009f30:	2500      	movs	r5, #0
 8009f32:	f104 0619 	add.w	r6, r4, #25
 8009f36:	e7f5      	b.n	8009f24 <_printf_i+0x220>
 8009f38:	0800edc5 	.word	0x0800edc5
 8009f3c:	0800edd6 	.word	0x0800edd6

08009f40 <std>:
 8009f40:	2300      	movs	r3, #0
 8009f42:	b510      	push	{r4, lr}
 8009f44:	4604      	mov	r4, r0
 8009f46:	e9c0 3300 	strd	r3, r3, [r0]
 8009f4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009f4e:	6083      	str	r3, [r0, #8]
 8009f50:	8181      	strh	r1, [r0, #12]
 8009f52:	6643      	str	r3, [r0, #100]	@ 0x64
 8009f54:	81c2      	strh	r2, [r0, #14]
 8009f56:	6183      	str	r3, [r0, #24]
 8009f58:	4619      	mov	r1, r3
 8009f5a:	2208      	movs	r2, #8
 8009f5c:	305c      	adds	r0, #92	@ 0x5c
 8009f5e:	f000 fa7f 	bl	800a460 <memset>
 8009f62:	4b0d      	ldr	r3, [pc, #52]	@ (8009f98 <std+0x58>)
 8009f64:	6263      	str	r3, [r4, #36]	@ 0x24
 8009f66:	4b0d      	ldr	r3, [pc, #52]	@ (8009f9c <std+0x5c>)
 8009f68:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8009fa0 <std+0x60>)
 8009f6c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8009fa4 <std+0x64>)
 8009f70:	6323      	str	r3, [r4, #48]	@ 0x30
 8009f72:	4b0d      	ldr	r3, [pc, #52]	@ (8009fa8 <std+0x68>)
 8009f74:	6224      	str	r4, [r4, #32]
 8009f76:	429c      	cmp	r4, r3
 8009f78:	d006      	beq.n	8009f88 <std+0x48>
 8009f7a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009f7e:	4294      	cmp	r4, r2
 8009f80:	d002      	beq.n	8009f88 <std+0x48>
 8009f82:	33d0      	adds	r3, #208	@ 0xd0
 8009f84:	429c      	cmp	r4, r3
 8009f86:	d105      	bne.n	8009f94 <std+0x54>
 8009f88:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009f8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f90:	f000 bb28 	b.w	800a5e4 <__retarget_lock_init_recursive>
 8009f94:	bd10      	pop	{r4, pc}
 8009f96:	bf00      	nop
 8009f98:	0800a2ad 	.word	0x0800a2ad
 8009f9c:	0800a2d3 	.word	0x0800a2d3
 8009fa0:	0800a30b 	.word	0x0800a30b
 8009fa4:	0800a32f 	.word	0x0800a32f
 8009fa8:	200012f8 	.word	0x200012f8

08009fac <stdio_exit_handler>:
 8009fac:	4a02      	ldr	r2, [pc, #8]	@ (8009fb8 <stdio_exit_handler+0xc>)
 8009fae:	4903      	ldr	r1, [pc, #12]	@ (8009fbc <stdio_exit_handler+0x10>)
 8009fb0:	4803      	ldr	r0, [pc, #12]	@ (8009fc0 <stdio_exit_handler+0x14>)
 8009fb2:	f000 b869 	b.w	800a088 <_fwalk_sglue>
 8009fb6:	bf00      	nop
 8009fb8:	2000002c 	.word	0x2000002c
 8009fbc:	0800c705 	.word	0x0800c705
 8009fc0:	200001a8 	.word	0x200001a8

08009fc4 <cleanup_stdio>:
 8009fc4:	6841      	ldr	r1, [r0, #4]
 8009fc6:	4b0c      	ldr	r3, [pc, #48]	@ (8009ff8 <cleanup_stdio+0x34>)
 8009fc8:	4299      	cmp	r1, r3
 8009fca:	b510      	push	{r4, lr}
 8009fcc:	4604      	mov	r4, r0
 8009fce:	d001      	beq.n	8009fd4 <cleanup_stdio+0x10>
 8009fd0:	f002 fb98 	bl	800c704 <_fflush_r>
 8009fd4:	68a1      	ldr	r1, [r4, #8]
 8009fd6:	4b09      	ldr	r3, [pc, #36]	@ (8009ffc <cleanup_stdio+0x38>)
 8009fd8:	4299      	cmp	r1, r3
 8009fda:	d002      	beq.n	8009fe2 <cleanup_stdio+0x1e>
 8009fdc:	4620      	mov	r0, r4
 8009fde:	f002 fb91 	bl	800c704 <_fflush_r>
 8009fe2:	68e1      	ldr	r1, [r4, #12]
 8009fe4:	4b06      	ldr	r3, [pc, #24]	@ (800a000 <cleanup_stdio+0x3c>)
 8009fe6:	4299      	cmp	r1, r3
 8009fe8:	d004      	beq.n	8009ff4 <cleanup_stdio+0x30>
 8009fea:	4620      	mov	r0, r4
 8009fec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ff0:	f002 bb88 	b.w	800c704 <_fflush_r>
 8009ff4:	bd10      	pop	{r4, pc}
 8009ff6:	bf00      	nop
 8009ff8:	200012f8 	.word	0x200012f8
 8009ffc:	20001360 	.word	0x20001360
 800a000:	200013c8 	.word	0x200013c8

0800a004 <global_stdio_init.part.0>:
 800a004:	b510      	push	{r4, lr}
 800a006:	4b0b      	ldr	r3, [pc, #44]	@ (800a034 <global_stdio_init.part.0+0x30>)
 800a008:	4c0b      	ldr	r4, [pc, #44]	@ (800a038 <global_stdio_init.part.0+0x34>)
 800a00a:	4a0c      	ldr	r2, [pc, #48]	@ (800a03c <global_stdio_init.part.0+0x38>)
 800a00c:	601a      	str	r2, [r3, #0]
 800a00e:	4620      	mov	r0, r4
 800a010:	2200      	movs	r2, #0
 800a012:	2104      	movs	r1, #4
 800a014:	f7ff ff94 	bl	8009f40 <std>
 800a018:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a01c:	2201      	movs	r2, #1
 800a01e:	2109      	movs	r1, #9
 800a020:	f7ff ff8e 	bl	8009f40 <std>
 800a024:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a028:	2202      	movs	r2, #2
 800a02a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a02e:	2112      	movs	r1, #18
 800a030:	f7ff bf86 	b.w	8009f40 <std>
 800a034:	20001430 	.word	0x20001430
 800a038:	200012f8 	.word	0x200012f8
 800a03c:	08009fad 	.word	0x08009fad

0800a040 <__sfp_lock_acquire>:
 800a040:	4801      	ldr	r0, [pc, #4]	@ (800a048 <__sfp_lock_acquire+0x8>)
 800a042:	f000 bad0 	b.w	800a5e6 <__retarget_lock_acquire_recursive>
 800a046:	bf00      	nop
 800a048:	20001439 	.word	0x20001439

0800a04c <__sfp_lock_release>:
 800a04c:	4801      	ldr	r0, [pc, #4]	@ (800a054 <__sfp_lock_release+0x8>)
 800a04e:	f000 bacb 	b.w	800a5e8 <__retarget_lock_release_recursive>
 800a052:	bf00      	nop
 800a054:	20001439 	.word	0x20001439

0800a058 <__sinit>:
 800a058:	b510      	push	{r4, lr}
 800a05a:	4604      	mov	r4, r0
 800a05c:	f7ff fff0 	bl	800a040 <__sfp_lock_acquire>
 800a060:	6a23      	ldr	r3, [r4, #32]
 800a062:	b11b      	cbz	r3, 800a06c <__sinit+0x14>
 800a064:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a068:	f7ff bff0 	b.w	800a04c <__sfp_lock_release>
 800a06c:	4b04      	ldr	r3, [pc, #16]	@ (800a080 <__sinit+0x28>)
 800a06e:	6223      	str	r3, [r4, #32]
 800a070:	4b04      	ldr	r3, [pc, #16]	@ (800a084 <__sinit+0x2c>)
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d1f5      	bne.n	800a064 <__sinit+0xc>
 800a078:	f7ff ffc4 	bl	800a004 <global_stdio_init.part.0>
 800a07c:	e7f2      	b.n	800a064 <__sinit+0xc>
 800a07e:	bf00      	nop
 800a080:	08009fc5 	.word	0x08009fc5
 800a084:	20001430 	.word	0x20001430

0800a088 <_fwalk_sglue>:
 800a088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a08c:	4607      	mov	r7, r0
 800a08e:	4688      	mov	r8, r1
 800a090:	4614      	mov	r4, r2
 800a092:	2600      	movs	r6, #0
 800a094:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a098:	f1b9 0901 	subs.w	r9, r9, #1
 800a09c:	d505      	bpl.n	800a0aa <_fwalk_sglue+0x22>
 800a09e:	6824      	ldr	r4, [r4, #0]
 800a0a0:	2c00      	cmp	r4, #0
 800a0a2:	d1f7      	bne.n	800a094 <_fwalk_sglue+0xc>
 800a0a4:	4630      	mov	r0, r6
 800a0a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0aa:	89ab      	ldrh	r3, [r5, #12]
 800a0ac:	2b01      	cmp	r3, #1
 800a0ae:	d907      	bls.n	800a0c0 <_fwalk_sglue+0x38>
 800a0b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a0b4:	3301      	adds	r3, #1
 800a0b6:	d003      	beq.n	800a0c0 <_fwalk_sglue+0x38>
 800a0b8:	4629      	mov	r1, r5
 800a0ba:	4638      	mov	r0, r7
 800a0bc:	47c0      	blx	r8
 800a0be:	4306      	orrs	r6, r0
 800a0c0:	3568      	adds	r5, #104	@ 0x68
 800a0c2:	e7e9      	b.n	800a098 <_fwalk_sglue+0x10>

0800a0c4 <iprintf>:
 800a0c4:	b40f      	push	{r0, r1, r2, r3}
 800a0c6:	b507      	push	{r0, r1, r2, lr}
 800a0c8:	4906      	ldr	r1, [pc, #24]	@ (800a0e4 <iprintf+0x20>)
 800a0ca:	ab04      	add	r3, sp, #16
 800a0cc:	6808      	ldr	r0, [r1, #0]
 800a0ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0d2:	6881      	ldr	r1, [r0, #8]
 800a0d4:	9301      	str	r3, [sp, #4]
 800a0d6:	f002 f82b 	bl	800c130 <_vfiprintf_r>
 800a0da:	b003      	add	sp, #12
 800a0dc:	f85d eb04 	ldr.w	lr, [sp], #4
 800a0e0:	b004      	add	sp, #16
 800a0e2:	4770      	bx	lr
 800a0e4:	200001a4 	.word	0x200001a4

0800a0e8 <_puts_r>:
 800a0e8:	6a03      	ldr	r3, [r0, #32]
 800a0ea:	b570      	push	{r4, r5, r6, lr}
 800a0ec:	6884      	ldr	r4, [r0, #8]
 800a0ee:	4605      	mov	r5, r0
 800a0f0:	460e      	mov	r6, r1
 800a0f2:	b90b      	cbnz	r3, 800a0f8 <_puts_r+0x10>
 800a0f4:	f7ff ffb0 	bl	800a058 <__sinit>
 800a0f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a0fa:	07db      	lsls	r3, r3, #31
 800a0fc:	d405      	bmi.n	800a10a <_puts_r+0x22>
 800a0fe:	89a3      	ldrh	r3, [r4, #12]
 800a100:	0598      	lsls	r0, r3, #22
 800a102:	d402      	bmi.n	800a10a <_puts_r+0x22>
 800a104:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a106:	f000 fa6e 	bl	800a5e6 <__retarget_lock_acquire_recursive>
 800a10a:	89a3      	ldrh	r3, [r4, #12]
 800a10c:	0719      	lsls	r1, r3, #28
 800a10e:	d502      	bpl.n	800a116 <_puts_r+0x2e>
 800a110:	6923      	ldr	r3, [r4, #16]
 800a112:	2b00      	cmp	r3, #0
 800a114:	d135      	bne.n	800a182 <_puts_r+0x9a>
 800a116:	4621      	mov	r1, r4
 800a118:	4628      	mov	r0, r5
 800a11a:	f000 f94b 	bl	800a3b4 <__swsetup_r>
 800a11e:	b380      	cbz	r0, 800a182 <_puts_r+0x9a>
 800a120:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800a124:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a126:	07da      	lsls	r2, r3, #31
 800a128:	d405      	bmi.n	800a136 <_puts_r+0x4e>
 800a12a:	89a3      	ldrh	r3, [r4, #12]
 800a12c:	059b      	lsls	r3, r3, #22
 800a12e:	d402      	bmi.n	800a136 <_puts_r+0x4e>
 800a130:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a132:	f000 fa59 	bl	800a5e8 <__retarget_lock_release_recursive>
 800a136:	4628      	mov	r0, r5
 800a138:	bd70      	pop	{r4, r5, r6, pc}
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	da04      	bge.n	800a148 <_puts_r+0x60>
 800a13e:	69a2      	ldr	r2, [r4, #24]
 800a140:	429a      	cmp	r2, r3
 800a142:	dc17      	bgt.n	800a174 <_puts_r+0x8c>
 800a144:	290a      	cmp	r1, #10
 800a146:	d015      	beq.n	800a174 <_puts_r+0x8c>
 800a148:	6823      	ldr	r3, [r4, #0]
 800a14a:	1c5a      	adds	r2, r3, #1
 800a14c:	6022      	str	r2, [r4, #0]
 800a14e:	7019      	strb	r1, [r3, #0]
 800a150:	68a3      	ldr	r3, [r4, #8]
 800a152:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a156:	3b01      	subs	r3, #1
 800a158:	60a3      	str	r3, [r4, #8]
 800a15a:	2900      	cmp	r1, #0
 800a15c:	d1ed      	bne.n	800a13a <_puts_r+0x52>
 800a15e:	2b00      	cmp	r3, #0
 800a160:	da11      	bge.n	800a186 <_puts_r+0x9e>
 800a162:	4622      	mov	r2, r4
 800a164:	210a      	movs	r1, #10
 800a166:	4628      	mov	r0, r5
 800a168:	f000 f8e5 	bl	800a336 <__swbuf_r>
 800a16c:	3001      	adds	r0, #1
 800a16e:	d0d7      	beq.n	800a120 <_puts_r+0x38>
 800a170:	250a      	movs	r5, #10
 800a172:	e7d7      	b.n	800a124 <_puts_r+0x3c>
 800a174:	4622      	mov	r2, r4
 800a176:	4628      	mov	r0, r5
 800a178:	f000 f8dd 	bl	800a336 <__swbuf_r>
 800a17c:	3001      	adds	r0, #1
 800a17e:	d1e7      	bne.n	800a150 <_puts_r+0x68>
 800a180:	e7ce      	b.n	800a120 <_puts_r+0x38>
 800a182:	3e01      	subs	r6, #1
 800a184:	e7e4      	b.n	800a150 <_puts_r+0x68>
 800a186:	6823      	ldr	r3, [r4, #0]
 800a188:	1c5a      	adds	r2, r3, #1
 800a18a:	6022      	str	r2, [r4, #0]
 800a18c:	220a      	movs	r2, #10
 800a18e:	701a      	strb	r2, [r3, #0]
 800a190:	e7ee      	b.n	800a170 <_puts_r+0x88>
	...

0800a194 <puts>:
 800a194:	4b02      	ldr	r3, [pc, #8]	@ (800a1a0 <puts+0xc>)
 800a196:	4601      	mov	r1, r0
 800a198:	6818      	ldr	r0, [r3, #0]
 800a19a:	f7ff bfa5 	b.w	800a0e8 <_puts_r>
 800a19e:	bf00      	nop
 800a1a0:	200001a4 	.word	0x200001a4

0800a1a4 <sniprintf>:
 800a1a4:	b40c      	push	{r2, r3}
 800a1a6:	b530      	push	{r4, r5, lr}
 800a1a8:	4b18      	ldr	r3, [pc, #96]	@ (800a20c <sniprintf+0x68>)
 800a1aa:	1e0c      	subs	r4, r1, #0
 800a1ac:	681d      	ldr	r5, [r3, #0]
 800a1ae:	b09d      	sub	sp, #116	@ 0x74
 800a1b0:	da08      	bge.n	800a1c4 <sniprintf+0x20>
 800a1b2:	238b      	movs	r3, #139	@ 0x8b
 800a1b4:	602b      	str	r3, [r5, #0]
 800a1b6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a1ba:	b01d      	add	sp, #116	@ 0x74
 800a1bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a1c0:	b002      	add	sp, #8
 800a1c2:	4770      	bx	lr
 800a1c4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a1c8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a1cc:	f04f 0300 	mov.w	r3, #0
 800a1d0:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a1d2:	bf14      	ite	ne
 800a1d4:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800a1d8:	4623      	moveq	r3, r4
 800a1da:	9304      	str	r3, [sp, #16]
 800a1dc:	9307      	str	r3, [sp, #28]
 800a1de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a1e2:	9002      	str	r0, [sp, #8]
 800a1e4:	9006      	str	r0, [sp, #24]
 800a1e6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a1ea:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a1ec:	ab21      	add	r3, sp, #132	@ 0x84
 800a1ee:	a902      	add	r1, sp, #8
 800a1f0:	4628      	mov	r0, r5
 800a1f2:	9301      	str	r3, [sp, #4]
 800a1f4:	f001 fca6 	bl	800bb44 <_svfiprintf_r>
 800a1f8:	1c43      	adds	r3, r0, #1
 800a1fa:	bfbc      	itt	lt
 800a1fc:	238b      	movlt	r3, #139	@ 0x8b
 800a1fe:	602b      	strlt	r3, [r5, #0]
 800a200:	2c00      	cmp	r4, #0
 800a202:	d0da      	beq.n	800a1ba <sniprintf+0x16>
 800a204:	9b02      	ldr	r3, [sp, #8]
 800a206:	2200      	movs	r2, #0
 800a208:	701a      	strb	r2, [r3, #0]
 800a20a:	e7d6      	b.n	800a1ba <sniprintf+0x16>
 800a20c:	200001a4 	.word	0x200001a4

0800a210 <siprintf>:
 800a210:	b40e      	push	{r1, r2, r3}
 800a212:	b510      	push	{r4, lr}
 800a214:	b09d      	sub	sp, #116	@ 0x74
 800a216:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a218:	9002      	str	r0, [sp, #8]
 800a21a:	9006      	str	r0, [sp, #24]
 800a21c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a220:	480a      	ldr	r0, [pc, #40]	@ (800a24c <siprintf+0x3c>)
 800a222:	9107      	str	r1, [sp, #28]
 800a224:	9104      	str	r1, [sp, #16]
 800a226:	490a      	ldr	r1, [pc, #40]	@ (800a250 <siprintf+0x40>)
 800a228:	f853 2b04 	ldr.w	r2, [r3], #4
 800a22c:	9105      	str	r1, [sp, #20]
 800a22e:	2400      	movs	r4, #0
 800a230:	a902      	add	r1, sp, #8
 800a232:	6800      	ldr	r0, [r0, #0]
 800a234:	9301      	str	r3, [sp, #4]
 800a236:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a238:	f001 fc84 	bl	800bb44 <_svfiprintf_r>
 800a23c:	9b02      	ldr	r3, [sp, #8]
 800a23e:	701c      	strb	r4, [r3, #0]
 800a240:	b01d      	add	sp, #116	@ 0x74
 800a242:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a246:	b003      	add	sp, #12
 800a248:	4770      	bx	lr
 800a24a:	bf00      	nop
 800a24c:	200001a4 	.word	0x200001a4
 800a250:	ffff0208 	.word	0xffff0208

0800a254 <siscanf>:
 800a254:	b40e      	push	{r1, r2, r3}
 800a256:	b570      	push	{r4, r5, r6, lr}
 800a258:	b09d      	sub	sp, #116	@ 0x74
 800a25a:	ac21      	add	r4, sp, #132	@ 0x84
 800a25c:	2500      	movs	r5, #0
 800a25e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800a262:	f854 6b04 	ldr.w	r6, [r4], #4
 800a266:	f8ad 2014 	strh.w	r2, [sp, #20]
 800a26a:	951b      	str	r5, [sp, #108]	@ 0x6c
 800a26c:	9002      	str	r0, [sp, #8]
 800a26e:	9006      	str	r0, [sp, #24]
 800a270:	f7f6 f816 	bl	80002a0 <strlen>
 800a274:	4b0b      	ldr	r3, [pc, #44]	@ (800a2a4 <siscanf+0x50>)
 800a276:	9003      	str	r0, [sp, #12]
 800a278:	9007      	str	r0, [sp, #28]
 800a27a:	480b      	ldr	r0, [pc, #44]	@ (800a2a8 <siscanf+0x54>)
 800a27c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a27e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a282:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a286:	4632      	mov	r2, r6
 800a288:	4623      	mov	r3, r4
 800a28a:	a902      	add	r1, sp, #8
 800a28c:	6800      	ldr	r0, [r0, #0]
 800a28e:	950f      	str	r5, [sp, #60]	@ 0x3c
 800a290:	9514      	str	r5, [sp, #80]	@ 0x50
 800a292:	9401      	str	r4, [sp, #4]
 800a294:	f001 fdac 	bl	800bdf0 <__ssvfiscanf_r>
 800a298:	b01d      	add	sp, #116	@ 0x74
 800a29a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a29e:	b003      	add	sp, #12
 800a2a0:	4770      	bx	lr
 800a2a2:	bf00      	nop
 800a2a4:	0800a2cf 	.word	0x0800a2cf
 800a2a8:	200001a4 	.word	0x200001a4

0800a2ac <__sread>:
 800a2ac:	b510      	push	{r4, lr}
 800a2ae:	460c      	mov	r4, r1
 800a2b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2b4:	f000 f938 	bl	800a528 <_read_r>
 800a2b8:	2800      	cmp	r0, #0
 800a2ba:	bfab      	itete	ge
 800a2bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a2be:	89a3      	ldrhlt	r3, [r4, #12]
 800a2c0:	181b      	addge	r3, r3, r0
 800a2c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a2c6:	bfac      	ite	ge
 800a2c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a2ca:	81a3      	strhlt	r3, [r4, #12]
 800a2cc:	bd10      	pop	{r4, pc}

0800a2ce <__seofread>:
 800a2ce:	2000      	movs	r0, #0
 800a2d0:	4770      	bx	lr

0800a2d2 <__swrite>:
 800a2d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2d6:	461f      	mov	r7, r3
 800a2d8:	898b      	ldrh	r3, [r1, #12]
 800a2da:	05db      	lsls	r3, r3, #23
 800a2dc:	4605      	mov	r5, r0
 800a2de:	460c      	mov	r4, r1
 800a2e0:	4616      	mov	r6, r2
 800a2e2:	d505      	bpl.n	800a2f0 <__swrite+0x1e>
 800a2e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2e8:	2302      	movs	r3, #2
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	f000 f90a 	bl	800a504 <_lseek_r>
 800a2f0:	89a3      	ldrh	r3, [r4, #12]
 800a2f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a2f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a2fa:	81a3      	strh	r3, [r4, #12]
 800a2fc:	4632      	mov	r2, r6
 800a2fe:	463b      	mov	r3, r7
 800a300:	4628      	mov	r0, r5
 800a302:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a306:	f000 b931 	b.w	800a56c <_write_r>

0800a30a <__sseek>:
 800a30a:	b510      	push	{r4, lr}
 800a30c:	460c      	mov	r4, r1
 800a30e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a312:	f000 f8f7 	bl	800a504 <_lseek_r>
 800a316:	1c43      	adds	r3, r0, #1
 800a318:	89a3      	ldrh	r3, [r4, #12]
 800a31a:	bf15      	itete	ne
 800a31c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a31e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a322:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a326:	81a3      	strheq	r3, [r4, #12]
 800a328:	bf18      	it	ne
 800a32a:	81a3      	strhne	r3, [r4, #12]
 800a32c:	bd10      	pop	{r4, pc}

0800a32e <__sclose>:
 800a32e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a332:	f000 b8d7 	b.w	800a4e4 <_close_r>

0800a336 <__swbuf_r>:
 800a336:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a338:	460e      	mov	r6, r1
 800a33a:	4614      	mov	r4, r2
 800a33c:	4605      	mov	r5, r0
 800a33e:	b118      	cbz	r0, 800a348 <__swbuf_r+0x12>
 800a340:	6a03      	ldr	r3, [r0, #32]
 800a342:	b90b      	cbnz	r3, 800a348 <__swbuf_r+0x12>
 800a344:	f7ff fe88 	bl	800a058 <__sinit>
 800a348:	69a3      	ldr	r3, [r4, #24]
 800a34a:	60a3      	str	r3, [r4, #8]
 800a34c:	89a3      	ldrh	r3, [r4, #12]
 800a34e:	071a      	lsls	r2, r3, #28
 800a350:	d501      	bpl.n	800a356 <__swbuf_r+0x20>
 800a352:	6923      	ldr	r3, [r4, #16]
 800a354:	b943      	cbnz	r3, 800a368 <__swbuf_r+0x32>
 800a356:	4621      	mov	r1, r4
 800a358:	4628      	mov	r0, r5
 800a35a:	f000 f82b 	bl	800a3b4 <__swsetup_r>
 800a35e:	b118      	cbz	r0, 800a368 <__swbuf_r+0x32>
 800a360:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a364:	4638      	mov	r0, r7
 800a366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a368:	6823      	ldr	r3, [r4, #0]
 800a36a:	6922      	ldr	r2, [r4, #16]
 800a36c:	1a98      	subs	r0, r3, r2
 800a36e:	6963      	ldr	r3, [r4, #20]
 800a370:	b2f6      	uxtb	r6, r6
 800a372:	4283      	cmp	r3, r0
 800a374:	4637      	mov	r7, r6
 800a376:	dc05      	bgt.n	800a384 <__swbuf_r+0x4e>
 800a378:	4621      	mov	r1, r4
 800a37a:	4628      	mov	r0, r5
 800a37c:	f002 f9c2 	bl	800c704 <_fflush_r>
 800a380:	2800      	cmp	r0, #0
 800a382:	d1ed      	bne.n	800a360 <__swbuf_r+0x2a>
 800a384:	68a3      	ldr	r3, [r4, #8]
 800a386:	3b01      	subs	r3, #1
 800a388:	60a3      	str	r3, [r4, #8]
 800a38a:	6823      	ldr	r3, [r4, #0]
 800a38c:	1c5a      	adds	r2, r3, #1
 800a38e:	6022      	str	r2, [r4, #0]
 800a390:	701e      	strb	r6, [r3, #0]
 800a392:	6962      	ldr	r2, [r4, #20]
 800a394:	1c43      	adds	r3, r0, #1
 800a396:	429a      	cmp	r2, r3
 800a398:	d004      	beq.n	800a3a4 <__swbuf_r+0x6e>
 800a39a:	89a3      	ldrh	r3, [r4, #12]
 800a39c:	07db      	lsls	r3, r3, #31
 800a39e:	d5e1      	bpl.n	800a364 <__swbuf_r+0x2e>
 800a3a0:	2e0a      	cmp	r6, #10
 800a3a2:	d1df      	bne.n	800a364 <__swbuf_r+0x2e>
 800a3a4:	4621      	mov	r1, r4
 800a3a6:	4628      	mov	r0, r5
 800a3a8:	f002 f9ac 	bl	800c704 <_fflush_r>
 800a3ac:	2800      	cmp	r0, #0
 800a3ae:	d0d9      	beq.n	800a364 <__swbuf_r+0x2e>
 800a3b0:	e7d6      	b.n	800a360 <__swbuf_r+0x2a>
	...

0800a3b4 <__swsetup_r>:
 800a3b4:	b538      	push	{r3, r4, r5, lr}
 800a3b6:	4b29      	ldr	r3, [pc, #164]	@ (800a45c <__swsetup_r+0xa8>)
 800a3b8:	4605      	mov	r5, r0
 800a3ba:	6818      	ldr	r0, [r3, #0]
 800a3bc:	460c      	mov	r4, r1
 800a3be:	b118      	cbz	r0, 800a3c8 <__swsetup_r+0x14>
 800a3c0:	6a03      	ldr	r3, [r0, #32]
 800a3c2:	b90b      	cbnz	r3, 800a3c8 <__swsetup_r+0x14>
 800a3c4:	f7ff fe48 	bl	800a058 <__sinit>
 800a3c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3cc:	0719      	lsls	r1, r3, #28
 800a3ce:	d422      	bmi.n	800a416 <__swsetup_r+0x62>
 800a3d0:	06da      	lsls	r2, r3, #27
 800a3d2:	d407      	bmi.n	800a3e4 <__swsetup_r+0x30>
 800a3d4:	2209      	movs	r2, #9
 800a3d6:	602a      	str	r2, [r5, #0]
 800a3d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3dc:	81a3      	strh	r3, [r4, #12]
 800a3de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a3e2:	e033      	b.n	800a44c <__swsetup_r+0x98>
 800a3e4:	0758      	lsls	r0, r3, #29
 800a3e6:	d512      	bpl.n	800a40e <__swsetup_r+0x5a>
 800a3e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a3ea:	b141      	cbz	r1, 800a3fe <__swsetup_r+0x4a>
 800a3ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a3f0:	4299      	cmp	r1, r3
 800a3f2:	d002      	beq.n	800a3fa <__swsetup_r+0x46>
 800a3f4:	4628      	mov	r0, r5
 800a3f6:	f000 ff5f 	bl	800b2b8 <_free_r>
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	6363      	str	r3, [r4, #52]	@ 0x34
 800a3fe:	89a3      	ldrh	r3, [r4, #12]
 800a400:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a404:	81a3      	strh	r3, [r4, #12]
 800a406:	2300      	movs	r3, #0
 800a408:	6063      	str	r3, [r4, #4]
 800a40a:	6923      	ldr	r3, [r4, #16]
 800a40c:	6023      	str	r3, [r4, #0]
 800a40e:	89a3      	ldrh	r3, [r4, #12]
 800a410:	f043 0308 	orr.w	r3, r3, #8
 800a414:	81a3      	strh	r3, [r4, #12]
 800a416:	6923      	ldr	r3, [r4, #16]
 800a418:	b94b      	cbnz	r3, 800a42e <__swsetup_r+0x7a>
 800a41a:	89a3      	ldrh	r3, [r4, #12]
 800a41c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a420:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a424:	d003      	beq.n	800a42e <__swsetup_r+0x7a>
 800a426:	4621      	mov	r1, r4
 800a428:	4628      	mov	r0, r5
 800a42a:	f002 f9b9 	bl	800c7a0 <__smakebuf_r>
 800a42e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a432:	f013 0201 	ands.w	r2, r3, #1
 800a436:	d00a      	beq.n	800a44e <__swsetup_r+0x9a>
 800a438:	2200      	movs	r2, #0
 800a43a:	60a2      	str	r2, [r4, #8]
 800a43c:	6962      	ldr	r2, [r4, #20]
 800a43e:	4252      	negs	r2, r2
 800a440:	61a2      	str	r2, [r4, #24]
 800a442:	6922      	ldr	r2, [r4, #16]
 800a444:	b942      	cbnz	r2, 800a458 <__swsetup_r+0xa4>
 800a446:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a44a:	d1c5      	bne.n	800a3d8 <__swsetup_r+0x24>
 800a44c:	bd38      	pop	{r3, r4, r5, pc}
 800a44e:	0799      	lsls	r1, r3, #30
 800a450:	bf58      	it	pl
 800a452:	6962      	ldrpl	r2, [r4, #20]
 800a454:	60a2      	str	r2, [r4, #8]
 800a456:	e7f4      	b.n	800a442 <__swsetup_r+0x8e>
 800a458:	2000      	movs	r0, #0
 800a45a:	e7f7      	b.n	800a44c <__swsetup_r+0x98>
 800a45c:	200001a4 	.word	0x200001a4

0800a460 <memset>:
 800a460:	4402      	add	r2, r0
 800a462:	4603      	mov	r3, r0
 800a464:	4293      	cmp	r3, r2
 800a466:	d100      	bne.n	800a46a <memset+0xa>
 800a468:	4770      	bx	lr
 800a46a:	f803 1b01 	strb.w	r1, [r3], #1
 800a46e:	e7f9      	b.n	800a464 <memset+0x4>

0800a470 <strchr>:
 800a470:	b2c9      	uxtb	r1, r1
 800a472:	4603      	mov	r3, r0
 800a474:	4618      	mov	r0, r3
 800a476:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a47a:	b112      	cbz	r2, 800a482 <strchr+0x12>
 800a47c:	428a      	cmp	r2, r1
 800a47e:	d1f9      	bne.n	800a474 <strchr+0x4>
 800a480:	4770      	bx	lr
 800a482:	2900      	cmp	r1, #0
 800a484:	bf18      	it	ne
 800a486:	2000      	movne	r0, #0
 800a488:	4770      	bx	lr

0800a48a <strncpy>:
 800a48a:	b510      	push	{r4, lr}
 800a48c:	3901      	subs	r1, #1
 800a48e:	4603      	mov	r3, r0
 800a490:	b132      	cbz	r2, 800a4a0 <strncpy+0x16>
 800a492:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a496:	f803 4b01 	strb.w	r4, [r3], #1
 800a49a:	3a01      	subs	r2, #1
 800a49c:	2c00      	cmp	r4, #0
 800a49e:	d1f7      	bne.n	800a490 <strncpy+0x6>
 800a4a0:	441a      	add	r2, r3
 800a4a2:	2100      	movs	r1, #0
 800a4a4:	4293      	cmp	r3, r2
 800a4a6:	d100      	bne.n	800a4aa <strncpy+0x20>
 800a4a8:	bd10      	pop	{r4, pc}
 800a4aa:	f803 1b01 	strb.w	r1, [r3], #1
 800a4ae:	e7f9      	b.n	800a4a4 <strncpy+0x1a>

0800a4b0 <strstr>:
 800a4b0:	780a      	ldrb	r2, [r1, #0]
 800a4b2:	b570      	push	{r4, r5, r6, lr}
 800a4b4:	b96a      	cbnz	r2, 800a4d2 <strstr+0x22>
 800a4b6:	bd70      	pop	{r4, r5, r6, pc}
 800a4b8:	429a      	cmp	r2, r3
 800a4ba:	d109      	bne.n	800a4d0 <strstr+0x20>
 800a4bc:	460c      	mov	r4, r1
 800a4be:	4605      	mov	r5, r0
 800a4c0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d0f6      	beq.n	800a4b6 <strstr+0x6>
 800a4c8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800a4cc:	429e      	cmp	r6, r3
 800a4ce:	d0f7      	beq.n	800a4c0 <strstr+0x10>
 800a4d0:	3001      	adds	r0, #1
 800a4d2:	7803      	ldrb	r3, [r0, #0]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d1ef      	bne.n	800a4b8 <strstr+0x8>
 800a4d8:	4618      	mov	r0, r3
 800a4da:	e7ec      	b.n	800a4b6 <strstr+0x6>

0800a4dc <_localeconv_r>:
 800a4dc:	4800      	ldr	r0, [pc, #0]	@ (800a4e0 <_localeconv_r+0x4>)
 800a4de:	4770      	bx	lr
 800a4e0:	20000128 	.word	0x20000128

0800a4e4 <_close_r>:
 800a4e4:	b538      	push	{r3, r4, r5, lr}
 800a4e6:	4d06      	ldr	r5, [pc, #24]	@ (800a500 <_close_r+0x1c>)
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	4604      	mov	r4, r0
 800a4ec:	4608      	mov	r0, r1
 800a4ee:	602b      	str	r3, [r5, #0]
 800a4f0:	f7fa fd34 	bl	8004f5c <_close>
 800a4f4:	1c43      	adds	r3, r0, #1
 800a4f6:	d102      	bne.n	800a4fe <_close_r+0x1a>
 800a4f8:	682b      	ldr	r3, [r5, #0]
 800a4fa:	b103      	cbz	r3, 800a4fe <_close_r+0x1a>
 800a4fc:	6023      	str	r3, [r4, #0]
 800a4fe:	bd38      	pop	{r3, r4, r5, pc}
 800a500:	20001434 	.word	0x20001434

0800a504 <_lseek_r>:
 800a504:	b538      	push	{r3, r4, r5, lr}
 800a506:	4d07      	ldr	r5, [pc, #28]	@ (800a524 <_lseek_r+0x20>)
 800a508:	4604      	mov	r4, r0
 800a50a:	4608      	mov	r0, r1
 800a50c:	4611      	mov	r1, r2
 800a50e:	2200      	movs	r2, #0
 800a510:	602a      	str	r2, [r5, #0]
 800a512:	461a      	mov	r2, r3
 800a514:	f7fa fd49 	bl	8004faa <_lseek>
 800a518:	1c43      	adds	r3, r0, #1
 800a51a:	d102      	bne.n	800a522 <_lseek_r+0x1e>
 800a51c:	682b      	ldr	r3, [r5, #0]
 800a51e:	b103      	cbz	r3, 800a522 <_lseek_r+0x1e>
 800a520:	6023      	str	r3, [r4, #0]
 800a522:	bd38      	pop	{r3, r4, r5, pc}
 800a524:	20001434 	.word	0x20001434

0800a528 <_read_r>:
 800a528:	b538      	push	{r3, r4, r5, lr}
 800a52a:	4d07      	ldr	r5, [pc, #28]	@ (800a548 <_read_r+0x20>)
 800a52c:	4604      	mov	r4, r0
 800a52e:	4608      	mov	r0, r1
 800a530:	4611      	mov	r1, r2
 800a532:	2200      	movs	r2, #0
 800a534:	602a      	str	r2, [r5, #0]
 800a536:	461a      	mov	r2, r3
 800a538:	f7fa fcf3 	bl	8004f22 <_read>
 800a53c:	1c43      	adds	r3, r0, #1
 800a53e:	d102      	bne.n	800a546 <_read_r+0x1e>
 800a540:	682b      	ldr	r3, [r5, #0]
 800a542:	b103      	cbz	r3, 800a546 <_read_r+0x1e>
 800a544:	6023      	str	r3, [r4, #0]
 800a546:	bd38      	pop	{r3, r4, r5, pc}
 800a548:	20001434 	.word	0x20001434

0800a54c <_sbrk_r>:
 800a54c:	b538      	push	{r3, r4, r5, lr}
 800a54e:	4d06      	ldr	r5, [pc, #24]	@ (800a568 <_sbrk_r+0x1c>)
 800a550:	2300      	movs	r3, #0
 800a552:	4604      	mov	r4, r0
 800a554:	4608      	mov	r0, r1
 800a556:	602b      	str	r3, [r5, #0]
 800a558:	f7fa fd34 	bl	8004fc4 <_sbrk>
 800a55c:	1c43      	adds	r3, r0, #1
 800a55e:	d102      	bne.n	800a566 <_sbrk_r+0x1a>
 800a560:	682b      	ldr	r3, [r5, #0]
 800a562:	b103      	cbz	r3, 800a566 <_sbrk_r+0x1a>
 800a564:	6023      	str	r3, [r4, #0]
 800a566:	bd38      	pop	{r3, r4, r5, pc}
 800a568:	20001434 	.word	0x20001434

0800a56c <_write_r>:
 800a56c:	b538      	push	{r3, r4, r5, lr}
 800a56e:	4d07      	ldr	r5, [pc, #28]	@ (800a58c <_write_r+0x20>)
 800a570:	4604      	mov	r4, r0
 800a572:	4608      	mov	r0, r1
 800a574:	4611      	mov	r1, r2
 800a576:	2200      	movs	r2, #0
 800a578:	602a      	str	r2, [r5, #0]
 800a57a:	461a      	mov	r2, r3
 800a57c:	f7f8 f9a4 	bl	80028c8 <_write>
 800a580:	1c43      	adds	r3, r0, #1
 800a582:	d102      	bne.n	800a58a <_write_r+0x1e>
 800a584:	682b      	ldr	r3, [r5, #0]
 800a586:	b103      	cbz	r3, 800a58a <_write_r+0x1e>
 800a588:	6023      	str	r3, [r4, #0]
 800a58a:	bd38      	pop	{r3, r4, r5, pc}
 800a58c:	20001434 	.word	0x20001434

0800a590 <__errno>:
 800a590:	4b01      	ldr	r3, [pc, #4]	@ (800a598 <__errno+0x8>)
 800a592:	6818      	ldr	r0, [r3, #0]
 800a594:	4770      	bx	lr
 800a596:	bf00      	nop
 800a598:	200001a4 	.word	0x200001a4

0800a59c <__libc_init_array>:
 800a59c:	b570      	push	{r4, r5, r6, lr}
 800a59e:	4d0d      	ldr	r5, [pc, #52]	@ (800a5d4 <__libc_init_array+0x38>)
 800a5a0:	4c0d      	ldr	r4, [pc, #52]	@ (800a5d8 <__libc_init_array+0x3c>)
 800a5a2:	1b64      	subs	r4, r4, r5
 800a5a4:	10a4      	asrs	r4, r4, #2
 800a5a6:	2600      	movs	r6, #0
 800a5a8:	42a6      	cmp	r6, r4
 800a5aa:	d109      	bne.n	800a5c0 <__libc_init_array+0x24>
 800a5ac:	4d0b      	ldr	r5, [pc, #44]	@ (800a5dc <__libc_init_array+0x40>)
 800a5ae:	4c0c      	ldr	r4, [pc, #48]	@ (800a5e0 <__libc_init_array+0x44>)
 800a5b0:	f002 fb5e 	bl	800cc70 <_init>
 800a5b4:	1b64      	subs	r4, r4, r5
 800a5b6:	10a4      	asrs	r4, r4, #2
 800a5b8:	2600      	movs	r6, #0
 800a5ba:	42a6      	cmp	r6, r4
 800a5bc:	d105      	bne.n	800a5ca <__libc_init_array+0x2e>
 800a5be:	bd70      	pop	{r4, r5, r6, pc}
 800a5c0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5c4:	4798      	blx	r3
 800a5c6:	3601      	adds	r6, #1
 800a5c8:	e7ee      	b.n	800a5a8 <__libc_init_array+0xc>
 800a5ca:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5ce:	4798      	blx	r3
 800a5d0:	3601      	adds	r6, #1
 800a5d2:	e7f2      	b.n	800a5ba <__libc_init_array+0x1e>
 800a5d4:	0800f048 	.word	0x0800f048
 800a5d8:	0800f048 	.word	0x0800f048
 800a5dc:	0800f048 	.word	0x0800f048
 800a5e0:	0800f04c 	.word	0x0800f04c

0800a5e4 <__retarget_lock_init_recursive>:
 800a5e4:	4770      	bx	lr

0800a5e6 <__retarget_lock_acquire_recursive>:
 800a5e6:	4770      	bx	lr

0800a5e8 <__retarget_lock_release_recursive>:
 800a5e8:	4770      	bx	lr

0800a5ea <memcpy>:
 800a5ea:	440a      	add	r2, r1
 800a5ec:	4291      	cmp	r1, r2
 800a5ee:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a5f2:	d100      	bne.n	800a5f6 <memcpy+0xc>
 800a5f4:	4770      	bx	lr
 800a5f6:	b510      	push	{r4, lr}
 800a5f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a5fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a600:	4291      	cmp	r1, r2
 800a602:	d1f9      	bne.n	800a5f8 <memcpy+0xe>
 800a604:	bd10      	pop	{r4, pc}

0800a606 <quorem>:
 800a606:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a60a:	6903      	ldr	r3, [r0, #16]
 800a60c:	690c      	ldr	r4, [r1, #16]
 800a60e:	42a3      	cmp	r3, r4
 800a610:	4607      	mov	r7, r0
 800a612:	db7e      	blt.n	800a712 <quorem+0x10c>
 800a614:	3c01      	subs	r4, #1
 800a616:	f101 0814 	add.w	r8, r1, #20
 800a61a:	00a3      	lsls	r3, r4, #2
 800a61c:	f100 0514 	add.w	r5, r0, #20
 800a620:	9300      	str	r3, [sp, #0]
 800a622:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a626:	9301      	str	r3, [sp, #4]
 800a628:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a62c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a630:	3301      	adds	r3, #1
 800a632:	429a      	cmp	r2, r3
 800a634:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a638:	fbb2 f6f3 	udiv	r6, r2, r3
 800a63c:	d32e      	bcc.n	800a69c <quorem+0x96>
 800a63e:	f04f 0a00 	mov.w	sl, #0
 800a642:	46c4      	mov	ip, r8
 800a644:	46ae      	mov	lr, r5
 800a646:	46d3      	mov	fp, sl
 800a648:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a64c:	b298      	uxth	r0, r3
 800a64e:	fb06 a000 	mla	r0, r6, r0, sl
 800a652:	0c02      	lsrs	r2, r0, #16
 800a654:	0c1b      	lsrs	r3, r3, #16
 800a656:	fb06 2303 	mla	r3, r6, r3, r2
 800a65a:	f8de 2000 	ldr.w	r2, [lr]
 800a65e:	b280      	uxth	r0, r0
 800a660:	b292      	uxth	r2, r2
 800a662:	1a12      	subs	r2, r2, r0
 800a664:	445a      	add	r2, fp
 800a666:	f8de 0000 	ldr.w	r0, [lr]
 800a66a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a66e:	b29b      	uxth	r3, r3
 800a670:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a674:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a678:	b292      	uxth	r2, r2
 800a67a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a67e:	45e1      	cmp	r9, ip
 800a680:	f84e 2b04 	str.w	r2, [lr], #4
 800a684:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a688:	d2de      	bcs.n	800a648 <quorem+0x42>
 800a68a:	9b00      	ldr	r3, [sp, #0]
 800a68c:	58eb      	ldr	r3, [r5, r3]
 800a68e:	b92b      	cbnz	r3, 800a69c <quorem+0x96>
 800a690:	9b01      	ldr	r3, [sp, #4]
 800a692:	3b04      	subs	r3, #4
 800a694:	429d      	cmp	r5, r3
 800a696:	461a      	mov	r2, r3
 800a698:	d32f      	bcc.n	800a6fa <quorem+0xf4>
 800a69a:	613c      	str	r4, [r7, #16]
 800a69c:	4638      	mov	r0, r7
 800a69e:	f001 f8d9 	bl	800b854 <__mcmp>
 800a6a2:	2800      	cmp	r0, #0
 800a6a4:	db25      	blt.n	800a6f2 <quorem+0xec>
 800a6a6:	4629      	mov	r1, r5
 800a6a8:	2000      	movs	r0, #0
 800a6aa:	f858 2b04 	ldr.w	r2, [r8], #4
 800a6ae:	f8d1 c000 	ldr.w	ip, [r1]
 800a6b2:	fa1f fe82 	uxth.w	lr, r2
 800a6b6:	fa1f f38c 	uxth.w	r3, ip
 800a6ba:	eba3 030e 	sub.w	r3, r3, lr
 800a6be:	4403      	add	r3, r0
 800a6c0:	0c12      	lsrs	r2, r2, #16
 800a6c2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a6c6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a6ca:	b29b      	uxth	r3, r3
 800a6cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a6d0:	45c1      	cmp	r9, r8
 800a6d2:	f841 3b04 	str.w	r3, [r1], #4
 800a6d6:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a6da:	d2e6      	bcs.n	800a6aa <quorem+0xa4>
 800a6dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a6e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a6e4:	b922      	cbnz	r2, 800a6f0 <quorem+0xea>
 800a6e6:	3b04      	subs	r3, #4
 800a6e8:	429d      	cmp	r5, r3
 800a6ea:	461a      	mov	r2, r3
 800a6ec:	d30b      	bcc.n	800a706 <quorem+0x100>
 800a6ee:	613c      	str	r4, [r7, #16]
 800a6f0:	3601      	adds	r6, #1
 800a6f2:	4630      	mov	r0, r6
 800a6f4:	b003      	add	sp, #12
 800a6f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6fa:	6812      	ldr	r2, [r2, #0]
 800a6fc:	3b04      	subs	r3, #4
 800a6fe:	2a00      	cmp	r2, #0
 800a700:	d1cb      	bne.n	800a69a <quorem+0x94>
 800a702:	3c01      	subs	r4, #1
 800a704:	e7c6      	b.n	800a694 <quorem+0x8e>
 800a706:	6812      	ldr	r2, [r2, #0]
 800a708:	3b04      	subs	r3, #4
 800a70a:	2a00      	cmp	r2, #0
 800a70c:	d1ef      	bne.n	800a6ee <quorem+0xe8>
 800a70e:	3c01      	subs	r4, #1
 800a710:	e7ea      	b.n	800a6e8 <quorem+0xe2>
 800a712:	2000      	movs	r0, #0
 800a714:	e7ee      	b.n	800a6f4 <quorem+0xee>
	...

0800a718 <_dtoa_r>:
 800a718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a71c:	69c7      	ldr	r7, [r0, #28]
 800a71e:	b097      	sub	sp, #92	@ 0x5c
 800a720:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a724:	ec55 4b10 	vmov	r4, r5, d0
 800a728:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a72a:	9107      	str	r1, [sp, #28]
 800a72c:	4681      	mov	r9, r0
 800a72e:	920c      	str	r2, [sp, #48]	@ 0x30
 800a730:	9311      	str	r3, [sp, #68]	@ 0x44
 800a732:	b97f      	cbnz	r7, 800a754 <_dtoa_r+0x3c>
 800a734:	2010      	movs	r0, #16
 800a736:	f7fe feb9 	bl	80094ac <malloc>
 800a73a:	4602      	mov	r2, r0
 800a73c:	f8c9 001c 	str.w	r0, [r9, #28]
 800a740:	b920      	cbnz	r0, 800a74c <_dtoa_r+0x34>
 800a742:	4ba9      	ldr	r3, [pc, #676]	@ (800a9e8 <_dtoa_r+0x2d0>)
 800a744:	21ef      	movs	r1, #239	@ 0xef
 800a746:	48a9      	ldr	r0, [pc, #676]	@ (800a9ec <_dtoa_r+0x2d4>)
 800a748:	f002 f916 	bl	800c978 <__assert_func>
 800a74c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a750:	6007      	str	r7, [r0, #0]
 800a752:	60c7      	str	r7, [r0, #12]
 800a754:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a758:	6819      	ldr	r1, [r3, #0]
 800a75a:	b159      	cbz	r1, 800a774 <_dtoa_r+0x5c>
 800a75c:	685a      	ldr	r2, [r3, #4]
 800a75e:	604a      	str	r2, [r1, #4]
 800a760:	2301      	movs	r3, #1
 800a762:	4093      	lsls	r3, r2
 800a764:	608b      	str	r3, [r1, #8]
 800a766:	4648      	mov	r0, r9
 800a768:	f000 fe42 	bl	800b3f0 <_Bfree>
 800a76c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a770:	2200      	movs	r2, #0
 800a772:	601a      	str	r2, [r3, #0]
 800a774:	1e2b      	subs	r3, r5, #0
 800a776:	bfb9      	ittee	lt
 800a778:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a77c:	9305      	strlt	r3, [sp, #20]
 800a77e:	2300      	movge	r3, #0
 800a780:	6033      	strge	r3, [r6, #0]
 800a782:	9f05      	ldr	r7, [sp, #20]
 800a784:	4b9a      	ldr	r3, [pc, #616]	@ (800a9f0 <_dtoa_r+0x2d8>)
 800a786:	bfbc      	itt	lt
 800a788:	2201      	movlt	r2, #1
 800a78a:	6032      	strlt	r2, [r6, #0]
 800a78c:	43bb      	bics	r3, r7
 800a78e:	d112      	bne.n	800a7b6 <_dtoa_r+0x9e>
 800a790:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a792:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a796:	6013      	str	r3, [r2, #0]
 800a798:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a79c:	4323      	orrs	r3, r4
 800a79e:	f000 855a 	beq.w	800b256 <_dtoa_r+0xb3e>
 800a7a2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a7a4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800aa04 <_dtoa_r+0x2ec>
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	f000 855c 	beq.w	800b266 <_dtoa_r+0xb4e>
 800a7ae:	f10a 0303 	add.w	r3, sl, #3
 800a7b2:	f000 bd56 	b.w	800b262 <_dtoa_r+0xb4a>
 800a7b6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	ec51 0b17 	vmov	r0, r1, d7
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a7c6:	f7f6 f997 	bl	8000af8 <__aeabi_dcmpeq>
 800a7ca:	4680      	mov	r8, r0
 800a7cc:	b158      	cbz	r0, 800a7e6 <_dtoa_r+0xce>
 800a7ce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a7d0:	2301      	movs	r3, #1
 800a7d2:	6013      	str	r3, [r2, #0]
 800a7d4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a7d6:	b113      	cbz	r3, 800a7de <_dtoa_r+0xc6>
 800a7d8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a7da:	4b86      	ldr	r3, [pc, #536]	@ (800a9f4 <_dtoa_r+0x2dc>)
 800a7dc:	6013      	str	r3, [r2, #0]
 800a7de:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800aa08 <_dtoa_r+0x2f0>
 800a7e2:	f000 bd40 	b.w	800b266 <_dtoa_r+0xb4e>
 800a7e6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a7ea:	aa14      	add	r2, sp, #80	@ 0x50
 800a7ec:	a915      	add	r1, sp, #84	@ 0x54
 800a7ee:	4648      	mov	r0, r9
 800a7f0:	f001 f8e0 	bl	800b9b4 <__d2b>
 800a7f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a7f8:	9002      	str	r0, [sp, #8]
 800a7fa:	2e00      	cmp	r6, #0
 800a7fc:	d078      	beq.n	800a8f0 <_dtoa_r+0x1d8>
 800a7fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a800:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a804:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a808:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a80c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a810:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a814:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a818:	4619      	mov	r1, r3
 800a81a:	2200      	movs	r2, #0
 800a81c:	4b76      	ldr	r3, [pc, #472]	@ (800a9f8 <_dtoa_r+0x2e0>)
 800a81e:	f7f5 fd4b 	bl	80002b8 <__aeabi_dsub>
 800a822:	a36b      	add	r3, pc, #428	@ (adr r3, 800a9d0 <_dtoa_r+0x2b8>)
 800a824:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a828:	f7f5 fefe 	bl	8000628 <__aeabi_dmul>
 800a82c:	a36a      	add	r3, pc, #424	@ (adr r3, 800a9d8 <_dtoa_r+0x2c0>)
 800a82e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a832:	f7f5 fd43 	bl	80002bc <__adddf3>
 800a836:	4604      	mov	r4, r0
 800a838:	4630      	mov	r0, r6
 800a83a:	460d      	mov	r5, r1
 800a83c:	f7f5 fe8a 	bl	8000554 <__aeabi_i2d>
 800a840:	a367      	add	r3, pc, #412	@ (adr r3, 800a9e0 <_dtoa_r+0x2c8>)
 800a842:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a846:	f7f5 feef 	bl	8000628 <__aeabi_dmul>
 800a84a:	4602      	mov	r2, r0
 800a84c:	460b      	mov	r3, r1
 800a84e:	4620      	mov	r0, r4
 800a850:	4629      	mov	r1, r5
 800a852:	f7f5 fd33 	bl	80002bc <__adddf3>
 800a856:	4604      	mov	r4, r0
 800a858:	460d      	mov	r5, r1
 800a85a:	f7f6 f995 	bl	8000b88 <__aeabi_d2iz>
 800a85e:	2200      	movs	r2, #0
 800a860:	4607      	mov	r7, r0
 800a862:	2300      	movs	r3, #0
 800a864:	4620      	mov	r0, r4
 800a866:	4629      	mov	r1, r5
 800a868:	f7f6 f950 	bl	8000b0c <__aeabi_dcmplt>
 800a86c:	b140      	cbz	r0, 800a880 <_dtoa_r+0x168>
 800a86e:	4638      	mov	r0, r7
 800a870:	f7f5 fe70 	bl	8000554 <__aeabi_i2d>
 800a874:	4622      	mov	r2, r4
 800a876:	462b      	mov	r3, r5
 800a878:	f7f6 f93e 	bl	8000af8 <__aeabi_dcmpeq>
 800a87c:	b900      	cbnz	r0, 800a880 <_dtoa_r+0x168>
 800a87e:	3f01      	subs	r7, #1
 800a880:	2f16      	cmp	r7, #22
 800a882:	d852      	bhi.n	800a92a <_dtoa_r+0x212>
 800a884:	4b5d      	ldr	r3, [pc, #372]	@ (800a9fc <_dtoa_r+0x2e4>)
 800a886:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a88a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a88e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a892:	f7f6 f93b 	bl	8000b0c <__aeabi_dcmplt>
 800a896:	2800      	cmp	r0, #0
 800a898:	d049      	beq.n	800a92e <_dtoa_r+0x216>
 800a89a:	3f01      	subs	r7, #1
 800a89c:	2300      	movs	r3, #0
 800a89e:	9310      	str	r3, [sp, #64]	@ 0x40
 800a8a0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a8a2:	1b9b      	subs	r3, r3, r6
 800a8a4:	1e5a      	subs	r2, r3, #1
 800a8a6:	bf45      	ittet	mi
 800a8a8:	f1c3 0301 	rsbmi	r3, r3, #1
 800a8ac:	9300      	strmi	r3, [sp, #0]
 800a8ae:	2300      	movpl	r3, #0
 800a8b0:	2300      	movmi	r3, #0
 800a8b2:	9206      	str	r2, [sp, #24]
 800a8b4:	bf54      	ite	pl
 800a8b6:	9300      	strpl	r3, [sp, #0]
 800a8b8:	9306      	strmi	r3, [sp, #24]
 800a8ba:	2f00      	cmp	r7, #0
 800a8bc:	db39      	blt.n	800a932 <_dtoa_r+0x21a>
 800a8be:	9b06      	ldr	r3, [sp, #24]
 800a8c0:	970d      	str	r7, [sp, #52]	@ 0x34
 800a8c2:	443b      	add	r3, r7
 800a8c4:	9306      	str	r3, [sp, #24]
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	9308      	str	r3, [sp, #32]
 800a8ca:	9b07      	ldr	r3, [sp, #28]
 800a8cc:	2b09      	cmp	r3, #9
 800a8ce:	d863      	bhi.n	800a998 <_dtoa_r+0x280>
 800a8d0:	2b05      	cmp	r3, #5
 800a8d2:	bfc4      	itt	gt
 800a8d4:	3b04      	subgt	r3, #4
 800a8d6:	9307      	strgt	r3, [sp, #28]
 800a8d8:	9b07      	ldr	r3, [sp, #28]
 800a8da:	f1a3 0302 	sub.w	r3, r3, #2
 800a8de:	bfcc      	ite	gt
 800a8e0:	2400      	movgt	r4, #0
 800a8e2:	2401      	movle	r4, #1
 800a8e4:	2b03      	cmp	r3, #3
 800a8e6:	d863      	bhi.n	800a9b0 <_dtoa_r+0x298>
 800a8e8:	e8df f003 	tbb	[pc, r3]
 800a8ec:	2b375452 	.word	0x2b375452
 800a8f0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a8f4:	441e      	add	r6, r3
 800a8f6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a8fa:	2b20      	cmp	r3, #32
 800a8fc:	bfc1      	itttt	gt
 800a8fe:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a902:	409f      	lslgt	r7, r3
 800a904:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a908:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a90c:	bfd6      	itet	le
 800a90e:	f1c3 0320 	rsble	r3, r3, #32
 800a912:	ea47 0003 	orrgt.w	r0, r7, r3
 800a916:	fa04 f003 	lslle.w	r0, r4, r3
 800a91a:	f7f5 fe0b 	bl	8000534 <__aeabi_ui2d>
 800a91e:	2201      	movs	r2, #1
 800a920:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a924:	3e01      	subs	r6, #1
 800a926:	9212      	str	r2, [sp, #72]	@ 0x48
 800a928:	e776      	b.n	800a818 <_dtoa_r+0x100>
 800a92a:	2301      	movs	r3, #1
 800a92c:	e7b7      	b.n	800a89e <_dtoa_r+0x186>
 800a92e:	9010      	str	r0, [sp, #64]	@ 0x40
 800a930:	e7b6      	b.n	800a8a0 <_dtoa_r+0x188>
 800a932:	9b00      	ldr	r3, [sp, #0]
 800a934:	1bdb      	subs	r3, r3, r7
 800a936:	9300      	str	r3, [sp, #0]
 800a938:	427b      	negs	r3, r7
 800a93a:	9308      	str	r3, [sp, #32]
 800a93c:	2300      	movs	r3, #0
 800a93e:	930d      	str	r3, [sp, #52]	@ 0x34
 800a940:	e7c3      	b.n	800a8ca <_dtoa_r+0x1b2>
 800a942:	2301      	movs	r3, #1
 800a944:	9309      	str	r3, [sp, #36]	@ 0x24
 800a946:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a948:	eb07 0b03 	add.w	fp, r7, r3
 800a94c:	f10b 0301 	add.w	r3, fp, #1
 800a950:	2b01      	cmp	r3, #1
 800a952:	9303      	str	r3, [sp, #12]
 800a954:	bfb8      	it	lt
 800a956:	2301      	movlt	r3, #1
 800a958:	e006      	b.n	800a968 <_dtoa_r+0x250>
 800a95a:	2301      	movs	r3, #1
 800a95c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a95e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a960:	2b00      	cmp	r3, #0
 800a962:	dd28      	ble.n	800a9b6 <_dtoa_r+0x29e>
 800a964:	469b      	mov	fp, r3
 800a966:	9303      	str	r3, [sp, #12]
 800a968:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a96c:	2100      	movs	r1, #0
 800a96e:	2204      	movs	r2, #4
 800a970:	f102 0514 	add.w	r5, r2, #20
 800a974:	429d      	cmp	r5, r3
 800a976:	d926      	bls.n	800a9c6 <_dtoa_r+0x2ae>
 800a978:	6041      	str	r1, [r0, #4]
 800a97a:	4648      	mov	r0, r9
 800a97c:	f000 fcf8 	bl	800b370 <_Balloc>
 800a980:	4682      	mov	sl, r0
 800a982:	2800      	cmp	r0, #0
 800a984:	d142      	bne.n	800aa0c <_dtoa_r+0x2f4>
 800a986:	4b1e      	ldr	r3, [pc, #120]	@ (800aa00 <_dtoa_r+0x2e8>)
 800a988:	4602      	mov	r2, r0
 800a98a:	f240 11af 	movw	r1, #431	@ 0x1af
 800a98e:	e6da      	b.n	800a746 <_dtoa_r+0x2e>
 800a990:	2300      	movs	r3, #0
 800a992:	e7e3      	b.n	800a95c <_dtoa_r+0x244>
 800a994:	2300      	movs	r3, #0
 800a996:	e7d5      	b.n	800a944 <_dtoa_r+0x22c>
 800a998:	2401      	movs	r4, #1
 800a99a:	2300      	movs	r3, #0
 800a99c:	9307      	str	r3, [sp, #28]
 800a99e:	9409      	str	r4, [sp, #36]	@ 0x24
 800a9a0:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	f8cd b00c 	str.w	fp, [sp, #12]
 800a9aa:	2312      	movs	r3, #18
 800a9ac:	920c      	str	r2, [sp, #48]	@ 0x30
 800a9ae:	e7db      	b.n	800a968 <_dtoa_r+0x250>
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9b4:	e7f4      	b.n	800a9a0 <_dtoa_r+0x288>
 800a9b6:	f04f 0b01 	mov.w	fp, #1
 800a9ba:	f8cd b00c 	str.w	fp, [sp, #12]
 800a9be:	465b      	mov	r3, fp
 800a9c0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a9c4:	e7d0      	b.n	800a968 <_dtoa_r+0x250>
 800a9c6:	3101      	adds	r1, #1
 800a9c8:	0052      	lsls	r2, r2, #1
 800a9ca:	e7d1      	b.n	800a970 <_dtoa_r+0x258>
 800a9cc:	f3af 8000 	nop.w
 800a9d0:	636f4361 	.word	0x636f4361
 800a9d4:	3fd287a7 	.word	0x3fd287a7
 800a9d8:	8b60c8b3 	.word	0x8b60c8b3
 800a9dc:	3fc68a28 	.word	0x3fc68a28
 800a9e0:	509f79fb 	.word	0x509f79fb
 800a9e4:	3fd34413 	.word	0x3fd34413
 800a9e8:	0800edfe 	.word	0x0800edfe
 800a9ec:	0800ee15 	.word	0x0800ee15
 800a9f0:	7ff00000 	.word	0x7ff00000
 800a9f4:	0800eeff 	.word	0x0800eeff
 800a9f8:	3ff80000 	.word	0x3ff80000
 800a9fc:	0800ef78 	.word	0x0800ef78
 800aa00:	0800ee6d 	.word	0x0800ee6d
 800aa04:	0800edfa 	.word	0x0800edfa
 800aa08:	0800eefe 	.word	0x0800eefe
 800aa0c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800aa10:	6018      	str	r0, [r3, #0]
 800aa12:	9b03      	ldr	r3, [sp, #12]
 800aa14:	2b0e      	cmp	r3, #14
 800aa16:	f200 80a1 	bhi.w	800ab5c <_dtoa_r+0x444>
 800aa1a:	2c00      	cmp	r4, #0
 800aa1c:	f000 809e 	beq.w	800ab5c <_dtoa_r+0x444>
 800aa20:	2f00      	cmp	r7, #0
 800aa22:	dd33      	ble.n	800aa8c <_dtoa_r+0x374>
 800aa24:	4b9c      	ldr	r3, [pc, #624]	@ (800ac98 <_dtoa_r+0x580>)
 800aa26:	f007 020f 	and.w	r2, r7, #15
 800aa2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa2e:	ed93 7b00 	vldr	d7, [r3]
 800aa32:	05f8      	lsls	r0, r7, #23
 800aa34:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800aa38:	ea4f 1427 	mov.w	r4, r7, asr #4
 800aa3c:	d516      	bpl.n	800aa6c <_dtoa_r+0x354>
 800aa3e:	4b97      	ldr	r3, [pc, #604]	@ (800ac9c <_dtoa_r+0x584>)
 800aa40:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aa44:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aa48:	f7f5 ff18 	bl	800087c <__aeabi_ddiv>
 800aa4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa50:	f004 040f 	and.w	r4, r4, #15
 800aa54:	2603      	movs	r6, #3
 800aa56:	4d91      	ldr	r5, [pc, #580]	@ (800ac9c <_dtoa_r+0x584>)
 800aa58:	b954      	cbnz	r4, 800aa70 <_dtoa_r+0x358>
 800aa5a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aa5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa62:	f7f5 ff0b 	bl	800087c <__aeabi_ddiv>
 800aa66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa6a:	e028      	b.n	800aabe <_dtoa_r+0x3a6>
 800aa6c:	2602      	movs	r6, #2
 800aa6e:	e7f2      	b.n	800aa56 <_dtoa_r+0x33e>
 800aa70:	07e1      	lsls	r1, r4, #31
 800aa72:	d508      	bpl.n	800aa86 <_dtoa_r+0x36e>
 800aa74:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aa78:	e9d5 2300 	ldrd	r2, r3, [r5]
 800aa7c:	f7f5 fdd4 	bl	8000628 <__aeabi_dmul>
 800aa80:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aa84:	3601      	adds	r6, #1
 800aa86:	1064      	asrs	r4, r4, #1
 800aa88:	3508      	adds	r5, #8
 800aa8a:	e7e5      	b.n	800aa58 <_dtoa_r+0x340>
 800aa8c:	f000 80af 	beq.w	800abee <_dtoa_r+0x4d6>
 800aa90:	427c      	negs	r4, r7
 800aa92:	4b81      	ldr	r3, [pc, #516]	@ (800ac98 <_dtoa_r+0x580>)
 800aa94:	4d81      	ldr	r5, [pc, #516]	@ (800ac9c <_dtoa_r+0x584>)
 800aa96:	f004 020f 	and.w	r2, r4, #15
 800aa9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaa2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aaa6:	f7f5 fdbf 	bl	8000628 <__aeabi_dmul>
 800aaaa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aaae:	1124      	asrs	r4, r4, #4
 800aab0:	2300      	movs	r3, #0
 800aab2:	2602      	movs	r6, #2
 800aab4:	2c00      	cmp	r4, #0
 800aab6:	f040 808f 	bne.w	800abd8 <_dtoa_r+0x4c0>
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d1d3      	bne.n	800aa66 <_dtoa_r+0x34e>
 800aabe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aac0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	f000 8094 	beq.w	800abf2 <_dtoa_r+0x4da>
 800aaca:	4b75      	ldr	r3, [pc, #468]	@ (800aca0 <_dtoa_r+0x588>)
 800aacc:	2200      	movs	r2, #0
 800aace:	4620      	mov	r0, r4
 800aad0:	4629      	mov	r1, r5
 800aad2:	f7f6 f81b 	bl	8000b0c <__aeabi_dcmplt>
 800aad6:	2800      	cmp	r0, #0
 800aad8:	f000 808b 	beq.w	800abf2 <_dtoa_r+0x4da>
 800aadc:	9b03      	ldr	r3, [sp, #12]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	f000 8087 	beq.w	800abf2 <_dtoa_r+0x4da>
 800aae4:	f1bb 0f00 	cmp.w	fp, #0
 800aae8:	dd34      	ble.n	800ab54 <_dtoa_r+0x43c>
 800aaea:	4620      	mov	r0, r4
 800aaec:	4b6d      	ldr	r3, [pc, #436]	@ (800aca4 <_dtoa_r+0x58c>)
 800aaee:	2200      	movs	r2, #0
 800aaf0:	4629      	mov	r1, r5
 800aaf2:	f7f5 fd99 	bl	8000628 <__aeabi_dmul>
 800aaf6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aafa:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800aafe:	3601      	adds	r6, #1
 800ab00:	465c      	mov	r4, fp
 800ab02:	4630      	mov	r0, r6
 800ab04:	f7f5 fd26 	bl	8000554 <__aeabi_i2d>
 800ab08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab0c:	f7f5 fd8c 	bl	8000628 <__aeabi_dmul>
 800ab10:	4b65      	ldr	r3, [pc, #404]	@ (800aca8 <_dtoa_r+0x590>)
 800ab12:	2200      	movs	r2, #0
 800ab14:	f7f5 fbd2 	bl	80002bc <__adddf3>
 800ab18:	4605      	mov	r5, r0
 800ab1a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ab1e:	2c00      	cmp	r4, #0
 800ab20:	d16a      	bne.n	800abf8 <_dtoa_r+0x4e0>
 800ab22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab26:	4b61      	ldr	r3, [pc, #388]	@ (800acac <_dtoa_r+0x594>)
 800ab28:	2200      	movs	r2, #0
 800ab2a:	f7f5 fbc5 	bl	80002b8 <__aeabi_dsub>
 800ab2e:	4602      	mov	r2, r0
 800ab30:	460b      	mov	r3, r1
 800ab32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ab36:	462a      	mov	r2, r5
 800ab38:	4633      	mov	r3, r6
 800ab3a:	f7f6 f805 	bl	8000b48 <__aeabi_dcmpgt>
 800ab3e:	2800      	cmp	r0, #0
 800ab40:	f040 8298 	bne.w	800b074 <_dtoa_r+0x95c>
 800ab44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab48:	462a      	mov	r2, r5
 800ab4a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ab4e:	f7f5 ffdd 	bl	8000b0c <__aeabi_dcmplt>
 800ab52:	bb38      	cbnz	r0, 800aba4 <_dtoa_r+0x48c>
 800ab54:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800ab58:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ab5c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	f2c0 8157 	blt.w	800ae12 <_dtoa_r+0x6fa>
 800ab64:	2f0e      	cmp	r7, #14
 800ab66:	f300 8154 	bgt.w	800ae12 <_dtoa_r+0x6fa>
 800ab6a:	4b4b      	ldr	r3, [pc, #300]	@ (800ac98 <_dtoa_r+0x580>)
 800ab6c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ab70:	ed93 7b00 	vldr	d7, [r3]
 800ab74:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	ed8d 7b00 	vstr	d7, [sp]
 800ab7c:	f280 80e5 	bge.w	800ad4a <_dtoa_r+0x632>
 800ab80:	9b03      	ldr	r3, [sp, #12]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	f300 80e1 	bgt.w	800ad4a <_dtoa_r+0x632>
 800ab88:	d10c      	bne.n	800aba4 <_dtoa_r+0x48c>
 800ab8a:	4b48      	ldr	r3, [pc, #288]	@ (800acac <_dtoa_r+0x594>)
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	ec51 0b17 	vmov	r0, r1, d7
 800ab92:	f7f5 fd49 	bl	8000628 <__aeabi_dmul>
 800ab96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab9a:	f7f5 ffcb 	bl	8000b34 <__aeabi_dcmpge>
 800ab9e:	2800      	cmp	r0, #0
 800aba0:	f000 8266 	beq.w	800b070 <_dtoa_r+0x958>
 800aba4:	2400      	movs	r4, #0
 800aba6:	4625      	mov	r5, r4
 800aba8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800abaa:	4656      	mov	r6, sl
 800abac:	ea6f 0803 	mvn.w	r8, r3
 800abb0:	2700      	movs	r7, #0
 800abb2:	4621      	mov	r1, r4
 800abb4:	4648      	mov	r0, r9
 800abb6:	f000 fc1b 	bl	800b3f0 <_Bfree>
 800abba:	2d00      	cmp	r5, #0
 800abbc:	f000 80bd 	beq.w	800ad3a <_dtoa_r+0x622>
 800abc0:	b12f      	cbz	r7, 800abce <_dtoa_r+0x4b6>
 800abc2:	42af      	cmp	r7, r5
 800abc4:	d003      	beq.n	800abce <_dtoa_r+0x4b6>
 800abc6:	4639      	mov	r1, r7
 800abc8:	4648      	mov	r0, r9
 800abca:	f000 fc11 	bl	800b3f0 <_Bfree>
 800abce:	4629      	mov	r1, r5
 800abd0:	4648      	mov	r0, r9
 800abd2:	f000 fc0d 	bl	800b3f0 <_Bfree>
 800abd6:	e0b0      	b.n	800ad3a <_dtoa_r+0x622>
 800abd8:	07e2      	lsls	r2, r4, #31
 800abda:	d505      	bpl.n	800abe8 <_dtoa_r+0x4d0>
 800abdc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800abe0:	f7f5 fd22 	bl	8000628 <__aeabi_dmul>
 800abe4:	3601      	adds	r6, #1
 800abe6:	2301      	movs	r3, #1
 800abe8:	1064      	asrs	r4, r4, #1
 800abea:	3508      	adds	r5, #8
 800abec:	e762      	b.n	800aab4 <_dtoa_r+0x39c>
 800abee:	2602      	movs	r6, #2
 800abf0:	e765      	b.n	800aabe <_dtoa_r+0x3a6>
 800abf2:	9c03      	ldr	r4, [sp, #12]
 800abf4:	46b8      	mov	r8, r7
 800abf6:	e784      	b.n	800ab02 <_dtoa_r+0x3ea>
 800abf8:	4b27      	ldr	r3, [pc, #156]	@ (800ac98 <_dtoa_r+0x580>)
 800abfa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800abfc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ac00:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ac04:	4454      	add	r4, sl
 800ac06:	2900      	cmp	r1, #0
 800ac08:	d054      	beq.n	800acb4 <_dtoa_r+0x59c>
 800ac0a:	4929      	ldr	r1, [pc, #164]	@ (800acb0 <_dtoa_r+0x598>)
 800ac0c:	2000      	movs	r0, #0
 800ac0e:	f7f5 fe35 	bl	800087c <__aeabi_ddiv>
 800ac12:	4633      	mov	r3, r6
 800ac14:	462a      	mov	r2, r5
 800ac16:	f7f5 fb4f 	bl	80002b8 <__aeabi_dsub>
 800ac1a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ac1e:	4656      	mov	r6, sl
 800ac20:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac24:	f7f5 ffb0 	bl	8000b88 <__aeabi_d2iz>
 800ac28:	4605      	mov	r5, r0
 800ac2a:	f7f5 fc93 	bl	8000554 <__aeabi_i2d>
 800ac2e:	4602      	mov	r2, r0
 800ac30:	460b      	mov	r3, r1
 800ac32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac36:	f7f5 fb3f 	bl	80002b8 <__aeabi_dsub>
 800ac3a:	3530      	adds	r5, #48	@ 0x30
 800ac3c:	4602      	mov	r2, r0
 800ac3e:	460b      	mov	r3, r1
 800ac40:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ac44:	f806 5b01 	strb.w	r5, [r6], #1
 800ac48:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ac4c:	f7f5 ff5e 	bl	8000b0c <__aeabi_dcmplt>
 800ac50:	2800      	cmp	r0, #0
 800ac52:	d172      	bne.n	800ad3a <_dtoa_r+0x622>
 800ac54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac58:	4911      	ldr	r1, [pc, #68]	@ (800aca0 <_dtoa_r+0x588>)
 800ac5a:	2000      	movs	r0, #0
 800ac5c:	f7f5 fb2c 	bl	80002b8 <__aeabi_dsub>
 800ac60:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ac64:	f7f5 ff52 	bl	8000b0c <__aeabi_dcmplt>
 800ac68:	2800      	cmp	r0, #0
 800ac6a:	f040 80b4 	bne.w	800add6 <_dtoa_r+0x6be>
 800ac6e:	42a6      	cmp	r6, r4
 800ac70:	f43f af70 	beq.w	800ab54 <_dtoa_r+0x43c>
 800ac74:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ac78:	4b0a      	ldr	r3, [pc, #40]	@ (800aca4 <_dtoa_r+0x58c>)
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	f7f5 fcd4 	bl	8000628 <__aeabi_dmul>
 800ac80:	4b08      	ldr	r3, [pc, #32]	@ (800aca4 <_dtoa_r+0x58c>)
 800ac82:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ac86:	2200      	movs	r2, #0
 800ac88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac8c:	f7f5 fccc 	bl	8000628 <__aeabi_dmul>
 800ac90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac94:	e7c4      	b.n	800ac20 <_dtoa_r+0x508>
 800ac96:	bf00      	nop
 800ac98:	0800ef78 	.word	0x0800ef78
 800ac9c:	0800ef50 	.word	0x0800ef50
 800aca0:	3ff00000 	.word	0x3ff00000
 800aca4:	40240000 	.word	0x40240000
 800aca8:	401c0000 	.word	0x401c0000
 800acac:	40140000 	.word	0x40140000
 800acb0:	3fe00000 	.word	0x3fe00000
 800acb4:	4631      	mov	r1, r6
 800acb6:	4628      	mov	r0, r5
 800acb8:	f7f5 fcb6 	bl	8000628 <__aeabi_dmul>
 800acbc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800acc0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800acc2:	4656      	mov	r6, sl
 800acc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800acc8:	f7f5 ff5e 	bl	8000b88 <__aeabi_d2iz>
 800accc:	4605      	mov	r5, r0
 800acce:	f7f5 fc41 	bl	8000554 <__aeabi_i2d>
 800acd2:	4602      	mov	r2, r0
 800acd4:	460b      	mov	r3, r1
 800acd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800acda:	f7f5 faed 	bl	80002b8 <__aeabi_dsub>
 800acde:	3530      	adds	r5, #48	@ 0x30
 800ace0:	f806 5b01 	strb.w	r5, [r6], #1
 800ace4:	4602      	mov	r2, r0
 800ace6:	460b      	mov	r3, r1
 800ace8:	42a6      	cmp	r6, r4
 800acea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800acee:	f04f 0200 	mov.w	r2, #0
 800acf2:	d124      	bne.n	800ad3e <_dtoa_r+0x626>
 800acf4:	4baf      	ldr	r3, [pc, #700]	@ (800afb4 <_dtoa_r+0x89c>)
 800acf6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800acfa:	f7f5 fadf 	bl	80002bc <__adddf3>
 800acfe:	4602      	mov	r2, r0
 800ad00:	460b      	mov	r3, r1
 800ad02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad06:	f7f5 ff1f 	bl	8000b48 <__aeabi_dcmpgt>
 800ad0a:	2800      	cmp	r0, #0
 800ad0c:	d163      	bne.n	800add6 <_dtoa_r+0x6be>
 800ad0e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ad12:	49a8      	ldr	r1, [pc, #672]	@ (800afb4 <_dtoa_r+0x89c>)
 800ad14:	2000      	movs	r0, #0
 800ad16:	f7f5 facf 	bl	80002b8 <__aeabi_dsub>
 800ad1a:	4602      	mov	r2, r0
 800ad1c:	460b      	mov	r3, r1
 800ad1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad22:	f7f5 fef3 	bl	8000b0c <__aeabi_dcmplt>
 800ad26:	2800      	cmp	r0, #0
 800ad28:	f43f af14 	beq.w	800ab54 <_dtoa_r+0x43c>
 800ad2c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ad2e:	1e73      	subs	r3, r6, #1
 800ad30:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ad32:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ad36:	2b30      	cmp	r3, #48	@ 0x30
 800ad38:	d0f8      	beq.n	800ad2c <_dtoa_r+0x614>
 800ad3a:	4647      	mov	r7, r8
 800ad3c:	e03b      	b.n	800adb6 <_dtoa_r+0x69e>
 800ad3e:	4b9e      	ldr	r3, [pc, #632]	@ (800afb8 <_dtoa_r+0x8a0>)
 800ad40:	f7f5 fc72 	bl	8000628 <__aeabi_dmul>
 800ad44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ad48:	e7bc      	b.n	800acc4 <_dtoa_r+0x5ac>
 800ad4a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ad4e:	4656      	mov	r6, sl
 800ad50:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad54:	4620      	mov	r0, r4
 800ad56:	4629      	mov	r1, r5
 800ad58:	f7f5 fd90 	bl	800087c <__aeabi_ddiv>
 800ad5c:	f7f5 ff14 	bl	8000b88 <__aeabi_d2iz>
 800ad60:	4680      	mov	r8, r0
 800ad62:	f7f5 fbf7 	bl	8000554 <__aeabi_i2d>
 800ad66:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad6a:	f7f5 fc5d 	bl	8000628 <__aeabi_dmul>
 800ad6e:	4602      	mov	r2, r0
 800ad70:	460b      	mov	r3, r1
 800ad72:	4620      	mov	r0, r4
 800ad74:	4629      	mov	r1, r5
 800ad76:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ad7a:	f7f5 fa9d 	bl	80002b8 <__aeabi_dsub>
 800ad7e:	f806 4b01 	strb.w	r4, [r6], #1
 800ad82:	9d03      	ldr	r5, [sp, #12]
 800ad84:	eba6 040a 	sub.w	r4, r6, sl
 800ad88:	42a5      	cmp	r5, r4
 800ad8a:	4602      	mov	r2, r0
 800ad8c:	460b      	mov	r3, r1
 800ad8e:	d133      	bne.n	800adf8 <_dtoa_r+0x6e0>
 800ad90:	f7f5 fa94 	bl	80002bc <__adddf3>
 800ad94:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad98:	4604      	mov	r4, r0
 800ad9a:	460d      	mov	r5, r1
 800ad9c:	f7f5 fed4 	bl	8000b48 <__aeabi_dcmpgt>
 800ada0:	b9c0      	cbnz	r0, 800add4 <_dtoa_r+0x6bc>
 800ada2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ada6:	4620      	mov	r0, r4
 800ada8:	4629      	mov	r1, r5
 800adaa:	f7f5 fea5 	bl	8000af8 <__aeabi_dcmpeq>
 800adae:	b110      	cbz	r0, 800adb6 <_dtoa_r+0x69e>
 800adb0:	f018 0f01 	tst.w	r8, #1
 800adb4:	d10e      	bne.n	800add4 <_dtoa_r+0x6bc>
 800adb6:	9902      	ldr	r1, [sp, #8]
 800adb8:	4648      	mov	r0, r9
 800adba:	f000 fb19 	bl	800b3f0 <_Bfree>
 800adbe:	2300      	movs	r3, #0
 800adc0:	7033      	strb	r3, [r6, #0]
 800adc2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800adc4:	3701      	adds	r7, #1
 800adc6:	601f      	str	r7, [r3, #0]
 800adc8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800adca:	2b00      	cmp	r3, #0
 800adcc:	f000 824b 	beq.w	800b266 <_dtoa_r+0xb4e>
 800add0:	601e      	str	r6, [r3, #0]
 800add2:	e248      	b.n	800b266 <_dtoa_r+0xb4e>
 800add4:	46b8      	mov	r8, r7
 800add6:	4633      	mov	r3, r6
 800add8:	461e      	mov	r6, r3
 800adda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800adde:	2a39      	cmp	r2, #57	@ 0x39
 800ade0:	d106      	bne.n	800adf0 <_dtoa_r+0x6d8>
 800ade2:	459a      	cmp	sl, r3
 800ade4:	d1f8      	bne.n	800add8 <_dtoa_r+0x6c0>
 800ade6:	2230      	movs	r2, #48	@ 0x30
 800ade8:	f108 0801 	add.w	r8, r8, #1
 800adec:	f88a 2000 	strb.w	r2, [sl]
 800adf0:	781a      	ldrb	r2, [r3, #0]
 800adf2:	3201      	adds	r2, #1
 800adf4:	701a      	strb	r2, [r3, #0]
 800adf6:	e7a0      	b.n	800ad3a <_dtoa_r+0x622>
 800adf8:	4b6f      	ldr	r3, [pc, #444]	@ (800afb8 <_dtoa_r+0x8a0>)
 800adfa:	2200      	movs	r2, #0
 800adfc:	f7f5 fc14 	bl	8000628 <__aeabi_dmul>
 800ae00:	2200      	movs	r2, #0
 800ae02:	2300      	movs	r3, #0
 800ae04:	4604      	mov	r4, r0
 800ae06:	460d      	mov	r5, r1
 800ae08:	f7f5 fe76 	bl	8000af8 <__aeabi_dcmpeq>
 800ae0c:	2800      	cmp	r0, #0
 800ae0e:	d09f      	beq.n	800ad50 <_dtoa_r+0x638>
 800ae10:	e7d1      	b.n	800adb6 <_dtoa_r+0x69e>
 800ae12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae14:	2a00      	cmp	r2, #0
 800ae16:	f000 80ea 	beq.w	800afee <_dtoa_r+0x8d6>
 800ae1a:	9a07      	ldr	r2, [sp, #28]
 800ae1c:	2a01      	cmp	r2, #1
 800ae1e:	f300 80cd 	bgt.w	800afbc <_dtoa_r+0x8a4>
 800ae22:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ae24:	2a00      	cmp	r2, #0
 800ae26:	f000 80c1 	beq.w	800afac <_dtoa_r+0x894>
 800ae2a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ae2e:	9c08      	ldr	r4, [sp, #32]
 800ae30:	9e00      	ldr	r6, [sp, #0]
 800ae32:	9a00      	ldr	r2, [sp, #0]
 800ae34:	441a      	add	r2, r3
 800ae36:	9200      	str	r2, [sp, #0]
 800ae38:	9a06      	ldr	r2, [sp, #24]
 800ae3a:	2101      	movs	r1, #1
 800ae3c:	441a      	add	r2, r3
 800ae3e:	4648      	mov	r0, r9
 800ae40:	9206      	str	r2, [sp, #24]
 800ae42:	f000 fb89 	bl	800b558 <__i2b>
 800ae46:	4605      	mov	r5, r0
 800ae48:	b166      	cbz	r6, 800ae64 <_dtoa_r+0x74c>
 800ae4a:	9b06      	ldr	r3, [sp, #24]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	dd09      	ble.n	800ae64 <_dtoa_r+0x74c>
 800ae50:	42b3      	cmp	r3, r6
 800ae52:	9a00      	ldr	r2, [sp, #0]
 800ae54:	bfa8      	it	ge
 800ae56:	4633      	movge	r3, r6
 800ae58:	1ad2      	subs	r2, r2, r3
 800ae5a:	9200      	str	r2, [sp, #0]
 800ae5c:	9a06      	ldr	r2, [sp, #24]
 800ae5e:	1af6      	subs	r6, r6, r3
 800ae60:	1ad3      	subs	r3, r2, r3
 800ae62:	9306      	str	r3, [sp, #24]
 800ae64:	9b08      	ldr	r3, [sp, #32]
 800ae66:	b30b      	cbz	r3, 800aeac <_dtoa_r+0x794>
 800ae68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	f000 80c6 	beq.w	800affc <_dtoa_r+0x8e4>
 800ae70:	2c00      	cmp	r4, #0
 800ae72:	f000 80c0 	beq.w	800aff6 <_dtoa_r+0x8de>
 800ae76:	4629      	mov	r1, r5
 800ae78:	4622      	mov	r2, r4
 800ae7a:	4648      	mov	r0, r9
 800ae7c:	f000 fc24 	bl	800b6c8 <__pow5mult>
 800ae80:	9a02      	ldr	r2, [sp, #8]
 800ae82:	4601      	mov	r1, r0
 800ae84:	4605      	mov	r5, r0
 800ae86:	4648      	mov	r0, r9
 800ae88:	f000 fb7c 	bl	800b584 <__multiply>
 800ae8c:	9902      	ldr	r1, [sp, #8]
 800ae8e:	4680      	mov	r8, r0
 800ae90:	4648      	mov	r0, r9
 800ae92:	f000 faad 	bl	800b3f0 <_Bfree>
 800ae96:	9b08      	ldr	r3, [sp, #32]
 800ae98:	1b1b      	subs	r3, r3, r4
 800ae9a:	9308      	str	r3, [sp, #32]
 800ae9c:	f000 80b1 	beq.w	800b002 <_dtoa_r+0x8ea>
 800aea0:	9a08      	ldr	r2, [sp, #32]
 800aea2:	4641      	mov	r1, r8
 800aea4:	4648      	mov	r0, r9
 800aea6:	f000 fc0f 	bl	800b6c8 <__pow5mult>
 800aeaa:	9002      	str	r0, [sp, #8]
 800aeac:	2101      	movs	r1, #1
 800aeae:	4648      	mov	r0, r9
 800aeb0:	f000 fb52 	bl	800b558 <__i2b>
 800aeb4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aeb6:	4604      	mov	r4, r0
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	f000 81d8 	beq.w	800b26e <_dtoa_r+0xb56>
 800aebe:	461a      	mov	r2, r3
 800aec0:	4601      	mov	r1, r0
 800aec2:	4648      	mov	r0, r9
 800aec4:	f000 fc00 	bl	800b6c8 <__pow5mult>
 800aec8:	9b07      	ldr	r3, [sp, #28]
 800aeca:	2b01      	cmp	r3, #1
 800aecc:	4604      	mov	r4, r0
 800aece:	f300 809f 	bgt.w	800b010 <_dtoa_r+0x8f8>
 800aed2:	9b04      	ldr	r3, [sp, #16]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	f040 8097 	bne.w	800b008 <_dtoa_r+0x8f0>
 800aeda:	9b05      	ldr	r3, [sp, #20]
 800aedc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	f040 8093 	bne.w	800b00c <_dtoa_r+0x8f4>
 800aee6:	9b05      	ldr	r3, [sp, #20]
 800aee8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800aeec:	0d1b      	lsrs	r3, r3, #20
 800aeee:	051b      	lsls	r3, r3, #20
 800aef0:	b133      	cbz	r3, 800af00 <_dtoa_r+0x7e8>
 800aef2:	9b00      	ldr	r3, [sp, #0]
 800aef4:	3301      	adds	r3, #1
 800aef6:	9300      	str	r3, [sp, #0]
 800aef8:	9b06      	ldr	r3, [sp, #24]
 800aefa:	3301      	adds	r3, #1
 800aefc:	9306      	str	r3, [sp, #24]
 800aefe:	2301      	movs	r3, #1
 800af00:	9308      	str	r3, [sp, #32]
 800af02:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800af04:	2b00      	cmp	r3, #0
 800af06:	f000 81b8 	beq.w	800b27a <_dtoa_r+0xb62>
 800af0a:	6923      	ldr	r3, [r4, #16]
 800af0c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800af10:	6918      	ldr	r0, [r3, #16]
 800af12:	f000 fad5 	bl	800b4c0 <__hi0bits>
 800af16:	f1c0 0020 	rsb	r0, r0, #32
 800af1a:	9b06      	ldr	r3, [sp, #24]
 800af1c:	4418      	add	r0, r3
 800af1e:	f010 001f 	ands.w	r0, r0, #31
 800af22:	f000 8082 	beq.w	800b02a <_dtoa_r+0x912>
 800af26:	f1c0 0320 	rsb	r3, r0, #32
 800af2a:	2b04      	cmp	r3, #4
 800af2c:	dd73      	ble.n	800b016 <_dtoa_r+0x8fe>
 800af2e:	9b00      	ldr	r3, [sp, #0]
 800af30:	f1c0 001c 	rsb	r0, r0, #28
 800af34:	4403      	add	r3, r0
 800af36:	9300      	str	r3, [sp, #0]
 800af38:	9b06      	ldr	r3, [sp, #24]
 800af3a:	4403      	add	r3, r0
 800af3c:	4406      	add	r6, r0
 800af3e:	9306      	str	r3, [sp, #24]
 800af40:	9b00      	ldr	r3, [sp, #0]
 800af42:	2b00      	cmp	r3, #0
 800af44:	dd05      	ble.n	800af52 <_dtoa_r+0x83a>
 800af46:	9902      	ldr	r1, [sp, #8]
 800af48:	461a      	mov	r2, r3
 800af4a:	4648      	mov	r0, r9
 800af4c:	f000 fc16 	bl	800b77c <__lshift>
 800af50:	9002      	str	r0, [sp, #8]
 800af52:	9b06      	ldr	r3, [sp, #24]
 800af54:	2b00      	cmp	r3, #0
 800af56:	dd05      	ble.n	800af64 <_dtoa_r+0x84c>
 800af58:	4621      	mov	r1, r4
 800af5a:	461a      	mov	r2, r3
 800af5c:	4648      	mov	r0, r9
 800af5e:	f000 fc0d 	bl	800b77c <__lshift>
 800af62:	4604      	mov	r4, r0
 800af64:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800af66:	2b00      	cmp	r3, #0
 800af68:	d061      	beq.n	800b02e <_dtoa_r+0x916>
 800af6a:	9802      	ldr	r0, [sp, #8]
 800af6c:	4621      	mov	r1, r4
 800af6e:	f000 fc71 	bl	800b854 <__mcmp>
 800af72:	2800      	cmp	r0, #0
 800af74:	da5b      	bge.n	800b02e <_dtoa_r+0x916>
 800af76:	2300      	movs	r3, #0
 800af78:	9902      	ldr	r1, [sp, #8]
 800af7a:	220a      	movs	r2, #10
 800af7c:	4648      	mov	r0, r9
 800af7e:	f000 fa59 	bl	800b434 <__multadd>
 800af82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af84:	9002      	str	r0, [sp, #8]
 800af86:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	f000 8177 	beq.w	800b27e <_dtoa_r+0xb66>
 800af90:	4629      	mov	r1, r5
 800af92:	2300      	movs	r3, #0
 800af94:	220a      	movs	r2, #10
 800af96:	4648      	mov	r0, r9
 800af98:	f000 fa4c 	bl	800b434 <__multadd>
 800af9c:	f1bb 0f00 	cmp.w	fp, #0
 800afa0:	4605      	mov	r5, r0
 800afa2:	dc6f      	bgt.n	800b084 <_dtoa_r+0x96c>
 800afa4:	9b07      	ldr	r3, [sp, #28]
 800afa6:	2b02      	cmp	r3, #2
 800afa8:	dc49      	bgt.n	800b03e <_dtoa_r+0x926>
 800afaa:	e06b      	b.n	800b084 <_dtoa_r+0x96c>
 800afac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800afae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800afb2:	e73c      	b.n	800ae2e <_dtoa_r+0x716>
 800afb4:	3fe00000 	.word	0x3fe00000
 800afb8:	40240000 	.word	0x40240000
 800afbc:	9b03      	ldr	r3, [sp, #12]
 800afbe:	1e5c      	subs	r4, r3, #1
 800afc0:	9b08      	ldr	r3, [sp, #32]
 800afc2:	42a3      	cmp	r3, r4
 800afc4:	db09      	blt.n	800afda <_dtoa_r+0x8c2>
 800afc6:	1b1c      	subs	r4, r3, r4
 800afc8:	9b03      	ldr	r3, [sp, #12]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	f6bf af30 	bge.w	800ae30 <_dtoa_r+0x718>
 800afd0:	9b00      	ldr	r3, [sp, #0]
 800afd2:	9a03      	ldr	r2, [sp, #12]
 800afd4:	1a9e      	subs	r6, r3, r2
 800afd6:	2300      	movs	r3, #0
 800afd8:	e72b      	b.n	800ae32 <_dtoa_r+0x71a>
 800afda:	9b08      	ldr	r3, [sp, #32]
 800afdc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800afde:	9408      	str	r4, [sp, #32]
 800afe0:	1ae3      	subs	r3, r4, r3
 800afe2:	441a      	add	r2, r3
 800afe4:	9e00      	ldr	r6, [sp, #0]
 800afe6:	9b03      	ldr	r3, [sp, #12]
 800afe8:	920d      	str	r2, [sp, #52]	@ 0x34
 800afea:	2400      	movs	r4, #0
 800afec:	e721      	b.n	800ae32 <_dtoa_r+0x71a>
 800afee:	9c08      	ldr	r4, [sp, #32]
 800aff0:	9e00      	ldr	r6, [sp, #0]
 800aff2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800aff4:	e728      	b.n	800ae48 <_dtoa_r+0x730>
 800aff6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800affa:	e751      	b.n	800aea0 <_dtoa_r+0x788>
 800affc:	9a08      	ldr	r2, [sp, #32]
 800affe:	9902      	ldr	r1, [sp, #8]
 800b000:	e750      	b.n	800aea4 <_dtoa_r+0x78c>
 800b002:	f8cd 8008 	str.w	r8, [sp, #8]
 800b006:	e751      	b.n	800aeac <_dtoa_r+0x794>
 800b008:	2300      	movs	r3, #0
 800b00a:	e779      	b.n	800af00 <_dtoa_r+0x7e8>
 800b00c:	9b04      	ldr	r3, [sp, #16]
 800b00e:	e777      	b.n	800af00 <_dtoa_r+0x7e8>
 800b010:	2300      	movs	r3, #0
 800b012:	9308      	str	r3, [sp, #32]
 800b014:	e779      	b.n	800af0a <_dtoa_r+0x7f2>
 800b016:	d093      	beq.n	800af40 <_dtoa_r+0x828>
 800b018:	9a00      	ldr	r2, [sp, #0]
 800b01a:	331c      	adds	r3, #28
 800b01c:	441a      	add	r2, r3
 800b01e:	9200      	str	r2, [sp, #0]
 800b020:	9a06      	ldr	r2, [sp, #24]
 800b022:	441a      	add	r2, r3
 800b024:	441e      	add	r6, r3
 800b026:	9206      	str	r2, [sp, #24]
 800b028:	e78a      	b.n	800af40 <_dtoa_r+0x828>
 800b02a:	4603      	mov	r3, r0
 800b02c:	e7f4      	b.n	800b018 <_dtoa_r+0x900>
 800b02e:	9b03      	ldr	r3, [sp, #12]
 800b030:	2b00      	cmp	r3, #0
 800b032:	46b8      	mov	r8, r7
 800b034:	dc20      	bgt.n	800b078 <_dtoa_r+0x960>
 800b036:	469b      	mov	fp, r3
 800b038:	9b07      	ldr	r3, [sp, #28]
 800b03a:	2b02      	cmp	r3, #2
 800b03c:	dd1e      	ble.n	800b07c <_dtoa_r+0x964>
 800b03e:	f1bb 0f00 	cmp.w	fp, #0
 800b042:	f47f adb1 	bne.w	800aba8 <_dtoa_r+0x490>
 800b046:	4621      	mov	r1, r4
 800b048:	465b      	mov	r3, fp
 800b04a:	2205      	movs	r2, #5
 800b04c:	4648      	mov	r0, r9
 800b04e:	f000 f9f1 	bl	800b434 <__multadd>
 800b052:	4601      	mov	r1, r0
 800b054:	4604      	mov	r4, r0
 800b056:	9802      	ldr	r0, [sp, #8]
 800b058:	f000 fbfc 	bl	800b854 <__mcmp>
 800b05c:	2800      	cmp	r0, #0
 800b05e:	f77f ada3 	ble.w	800aba8 <_dtoa_r+0x490>
 800b062:	4656      	mov	r6, sl
 800b064:	2331      	movs	r3, #49	@ 0x31
 800b066:	f806 3b01 	strb.w	r3, [r6], #1
 800b06a:	f108 0801 	add.w	r8, r8, #1
 800b06e:	e59f      	b.n	800abb0 <_dtoa_r+0x498>
 800b070:	9c03      	ldr	r4, [sp, #12]
 800b072:	46b8      	mov	r8, r7
 800b074:	4625      	mov	r5, r4
 800b076:	e7f4      	b.n	800b062 <_dtoa_r+0x94a>
 800b078:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b07c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b07e:	2b00      	cmp	r3, #0
 800b080:	f000 8101 	beq.w	800b286 <_dtoa_r+0xb6e>
 800b084:	2e00      	cmp	r6, #0
 800b086:	dd05      	ble.n	800b094 <_dtoa_r+0x97c>
 800b088:	4629      	mov	r1, r5
 800b08a:	4632      	mov	r2, r6
 800b08c:	4648      	mov	r0, r9
 800b08e:	f000 fb75 	bl	800b77c <__lshift>
 800b092:	4605      	mov	r5, r0
 800b094:	9b08      	ldr	r3, [sp, #32]
 800b096:	2b00      	cmp	r3, #0
 800b098:	d05c      	beq.n	800b154 <_dtoa_r+0xa3c>
 800b09a:	6869      	ldr	r1, [r5, #4]
 800b09c:	4648      	mov	r0, r9
 800b09e:	f000 f967 	bl	800b370 <_Balloc>
 800b0a2:	4606      	mov	r6, r0
 800b0a4:	b928      	cbnz	r0, 800b0b2 <_dtoa_r+0x99a>
 800b0a6:	4b82      	ldr	r3, [pc, #520]	@ (800b2b0 <_dtoa_r+0xb98>)
 800b0a8:	4602      	mov	r2, r0
 800b0aa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b0ae:	f7ff bb4a 	b.w	800a746 <_dtoa_r+0x2e>
 800b0b2:	692a      	ldr	r2, [r5, #16]
 800b0b4:	3202      	adds	r2, #2
 800b0b6:	0092      	lsls	r2, r2, #2
 800b0b8:	f105 010c 	add.w	r1, r5, #12
 800b0bc:	300c      	adds	r0, #12
 800b0be:	f7ff fa94 	bl	800a5ea <memcpy>
 800b0c2:	2201      	movs	r2, #1
 800b0c4:	4631      	mov	r1, r6
 800b0c6:	4648      	mov	r0, r9
 800b0c8:	f000 fb58 	bl	800b77c <__lshift>
 800b0cc:	f10a 0301 	add.w	r3, sl, #1
 800b0d0:	9300      	str	r3, [sp, #0]
 800b0d2:	eb0a 030b 	add.w	r3, sl, fp
 800b0d6:	9308      	str	r3, [sp, #32]
 800b0d8:	9b04      	ldr	r3, [sp, #16]
 800b0da:	f003 0301 	and.w	r3, r3, #1
 800b0de:	462f      	mov	r7, r5
 800b0e0:	9306      	str	r3, [sp, #24]
 800b0e2:	4605      	mov	r5, r0
 800b0e4:	9b00      	ldr	r3, [sp, #0]
 800b0e6:	9802      	ldr	r0, [sp, #8]
 800b0e8:	4621      	mov	r1, r4
 800b0ea:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800b0ee:	f7ff fa8a 	bl	800a606 <quorem>
 800b0f2:	4603      	mov	r3, r0
 800b0f4:	3330      	adds	r3, #48	@ 0x30
 800b0f6:	9003      	str	r0, [sp, #12]
 800b0f8:	4639      	mov	r1, r7
 800b0fa:	9802      	ldr	r0, [sp, #8]
 800b0fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0fe:	f000 fba9 	bl	800b854 <__mcmp>
 800b102:	462a      	mov	r2, r5
 800b104:	9004      	str	r0, [sp, #16]
 800b106:	4621      	mov	r1, r4
 800b108:	4648      	mov	r0, r9
 800b10a:	f000 fbbf 	bl	800b88c <__mdiff>
 800b10e:	68c2      	ldr	r2, [r0, #12]
 800b110:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b112:	4606      	mov	r6, r0
 800b114:	bb02      	cbnz	r2, 800b158 <_dtoa_r+0xa40>
 800b116:	4601      	mov	r1, r0
 800b118:	9802      	ldr	r0, [sp, #8]
 800b11a:	f000 fb9b 	bl	800b854 <__mcmp>
 800b11e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b120:	4602      	mov	r2, r0
 800b122:	4631      	mov	r1, r6
 800b124:	4648      	mov	r0, r9
 800b126:	920c      	str	r2, [sp, #48]	@ 0x30
 800b128:	9309      	str	r3, [sp, #36]	@ 0x24
 800b12a:	f000 f961 	bl	800b3f0 <_Bfree>
 800b12e:	9b07      	ldr	r3, [sp, #28]
 800b130:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b132:	9e00      	ldr	r6, [sp, #0]
 800b134:	ea42 0103 	orr.w	r1, r2, r3
 800b138:	9b06      	ldr	r3, [sp, #24]
 800b13a:	4319      	orrs	r1, r3
 800b13c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b13e:	d10d      	bne.n	800b15c <_dtoa_r+0xa44>
 800b140:	2b39      	cmp	r3, #57	@ 0x39
 800b142:	d027      	beq.n	800b194 <_dtoa_r+0xa7c>
 800b144:	9a04      	ldr	r2, [sp, #16]
 800b146:	2a00      	cmp	r2, #0
 800b148:	dd01      	ble.n	800b14e <_dtoa_r+0xa36>
 800b14a:	9b03      	ldr	r3, [sp, #12]
 800b14c:	3331      	adds	r3, #49	@ 0x31
 800b14e:	f88b 3000 	strb.w	r3, [fp]
 800b152:	e52e      	b.n	800abb2 <_dtoa_r+0x49a>
 800b154:	4628      	mov	r0, r5
 800b156:	e7b9      	b.n	800b0cc <_dtoa_r+0x9b4>
 800b158:	2201      	movs	r2, #1
 800b15a:	e7e2      	b.n	800b122 <_dtoa_r+0xa0a>
 800b15c:	9904      	ldr	r1, [sp, #16]
 800b15e:	2900      	cmp	r1, #0
 800b160:	db04      	blt.n	800b16c <_dtoa_r+0xa54>
 800b162:	9807      	ldr	r0, [sp, #28]
 800b164:	4301      	orrs	r1, r0
 800b166:	9806      	ldr	r0, [sp, #24]
 800b168:	4301      	orrs	r1, r0
 800b16a:	d120      	bne.n	800b1ae <_dtoa_r+0xa96>
 800b16c:	2a00      	cmp	r2, #0
 800b16e:	ddee      	ble.n	800b14e <_dtoa_r+0xa36>
 800b170:	9902      	ldr	r1, [sp, #8]
 800b172:	9300      	str	r3, [sp, #0]
 800b174:	2201      	movs	r2, #1
 800b176:	4648      	mov	r0, r9
 800b178:	f000 fb00 	bl	800b77c <__lshift>
 800b17c:	4621      	mov	r1, r4
 800b17e:	9002      	str	r0, [sp, #8]
 800b180:	f000 fb68 	bl	800b854 <__mcmp>
 800b184:	2800      	cmp	r0, #0
 800b186:	9b00      	ldr	r3, [sp, #0]
 800b188:	dc02      	bgt.n	800b190 <_dtoa_r+0xa78>
 800b18a:	d1e0      	bne.n	800b14e <_dtoa_r+0xa36>
 800b18c:	07da      	lsls	r2, r3, #31
 800b18e:	d5de      	bpl.n	800b14e <_dtoa_r+0xa36>
 800b190:	2b39      	cmp	r3, #57	@ 0x39
 800b192:	d1da      	bne.n	800b14a <_dtoa_r+0xa32>
 800b194:	2339      	movs	r3, #57	@ 0x39
 800b196:	f88b 3000 	strb.w	r3, [fp]
 800b19a:	4633      	mov	r3, r6
 800b19c:	461e      	mov	r6, r3
 800b19e:	3b01      	subs	r3, #1
 800b1a0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b1a4:	2a39      	cmp	r2, #57	@ 0x39
 800b1a6:	d04e      	beq.n	800b246 <_dtoa_r+0xb2e>
 800b1a8:	3201      	adds	r2, #1
 800b1aa:	701a      	strb	r2, [r3, #0]
 800b1ac:	e501      	b.n	800abb2 <_dtoa_r+0x49a>
 800b1ae:	2a00      	cmp	r2, #0
 800b1b0:	dd03      	ble.n	800b1ba <_dtoa_r+0xaa2>
 800b1b2:	2b39      	cmp	r3, #57	@ 0x39
 800b1b4:	d0ee      	beq.n	800b194 <_dtoa_r+0xa7c>
 800b1b6:	3301      	adds	r3, #1
 800b1b8:	e7c9      	b.n	800b14e <_dtoa_r+0xa36>
 800b1ba:	9a00      	ldr	r2, [sp, #0]
 800b1bc:	9908      	ldr	r1, [sp, #32]
 800b1be:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b1c2:	428a      	cmp	r2, r1
 800b1c4:	d028      	beq.n	800b218 <_dtoa_r+0xb00>
 800b1c6:	9902      	ldr	r1, [sp, #8]
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	220a      	movs	r2, #10
 800b1cc:	4648      	mov	r0, r9
 800b1ce:	f000 f931 	bl	800b434 <__multadd>
 800b1d2:	42af      	cmp	r7, r5
 800b1d4:	9002      	str	r0, [sp, #8]
 800b1d6:	f04f 0300 	mov.w	r3, #0
 800b1da:	f04f 020a 	mov.w	r2, #10
 800b1de:	4639      	mov	r1, r7
 800b1e0:	4648      	mov	r0, r9
 800b1e2:	d107      	bne.n	800b1f4 <_dtoa_r+0xadc>
 800b1e4:	f000 f926 	bl	800b434 <__multadd>
 800b1e8:	4607      	mov	r7, r0
 800b1ea:	4605      	mov	r5, r0
 800b1ec:	9b00      	ldr	r3, [sp, #0]
 800b1ee:	3301      	adds	r3, #1
 800b1f0:	9300      	str	r3, [sp, #0]
 800b1f2:	e777      	b.n	800b0e4 <_dtoa_r+0x9cc>
 800b1f4:	f000 f91e 	bl	800b434 <__multadd>
 800b1f8:	4629      	mov	r1, r5
 800b1fa:	4607      	mov	r7, r0
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	220a      	movs	r2, #10
 800b200:	4648      	mov	r0, r9
 800b202:	f000 f917 	bl	800b434 <__multadd>
 800b206:	4605      	mov	r5, r0
 800b208:	e7f0      	b.n	800b1ec <_dtoa_r+0xad4>
 800b20a:	f1bb 0f00 	cmp.w	fp, #0
 800b20e:	bfcc      	ite	gt
 800b210:	465e      	movgt	r6, fp
 800b212:	2601      	movle	r6, #1
 800b214:	4456      	add	r6, sl
 800b216:	2700      	movs	r7, #0
 800b218:	9902      	ldr	r1, [sp, #8]
 800b21a:	9300      	str	r3, [sp, #0]
 800b21c:	2201      	movs	r2, #1
 800b21e:	4648      	mov	r0, r9
 800b220:	f000 faac 	bl	800b77c <__lshift>
 800b224:	4621      	mov	r1, r4
 800b226:	9002      	str	r0, [sp, #8]
 800b228:	f000 fb14 	bl	800b854 <__mcmp>
 800b22c:	2800      	cmp	r0, #0
 800b22e:	dcb4      	bgt.n	800b19a <_dtoa_r+0xa82>
 800b230:	d102      	bne.n	800b238 <_dtoa_r+0xb20>
 800b232:	9b00      	ldr	r3, [sp, #0]
 800b234:	07db      	lsls	r3, r3, #31
 800b236:	d4b0      	bmi.n	800b19a <_dtoa_r+0xa82>
 800b238:	4633      	mov	r3, r6
 800b23a:	461e      	mov	r6, r3
 800b23c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b240:	2a30      	cmp	r2, #48	@ 0x30
 800b242:	d0fa      	beq.n	800b23a <_dtoa_r+0xb22>
 800b244:	e4b5      	b.n	800abb2 <_dtoa_r+0x49a>
 800b246:	459a      	cmp	sl, r3
 800b248:	d1a8      	bne.n	800b19c <_dtoa_r+0xa84>
 800b24a:	2331      	movs	r3, #49	@ 0x31
 800b24c:	f108 0801 	add.w	r8, r8, #1
 800b250:	f88a 3000 	strb.w	r3, [sl]
 800b254:	e4ad      	b.n	800abb2 <_dtoa_r+0x49a>
 800b256:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b258:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b2b4 <_dtoa_r+0xb9c>
 800b25c:	b11b      	cbz	r3, 800b266 <_dtoa_r+0xb4e>
 800b25e:	f10a 0308 	add.w	r3, sl, #8
 800b262:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b264:	6013      	str	r3, [r2, #0]
 800b266:	4650      	mov	r0, sl
 800b268:	b017      	add	sp, #92	@ 0x5c
 800b26a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b26e:	9b07      	ldr	r3, [sp, #28]
 800b270:	2b01      	cmp	r3, #1
 800b272:	f77f ae2e 	ble.w	800aed2 <_dtoa_r+0x7ba>
 800b276:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b278:	9308      	str	r3, [sp, #32]
 800b27a:	2001      	movs	r0, #1
 800b27c:	e64d      	b.n	800af1a <_dtoa_r+0x802>
 800b27e:	f1bb 0f00 	cmp.w	fp, #0
 800b282:	f77f aed9 	ble.w	800b038 <_dtoa_r+0x920>
 800b286:	4656      	mov	r6, sl
 800b288:	9802      	ldr	r0, [sp, #8]
 800b28a:	4621      	mov	r1, r4
 800b28c:	f7ff f9bb 	bl	800a606 <quorem>
 800b290:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b294:	f806 3b01 	strb.w	r3, [r6], #1
 800b298:	eba6 020a 	sub.w	r2, r6, sl
 800b29c:	4593      	cmp	fp, r2
 800b29e:	ddb4      	ble.n	800b20a <_dtoa_r+0xaf2>
 800b2a0:	9902      	ldr	r1, [sp, #8]
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	220a      	movs	r2, #10
 800b2a6:	4648      	mov	r0, r9
 800b2a8:	f000 f8c4 	bl	800b434 <__multadd>
 800b2ac:	9002      	str	r0, [sp, #8]
 800b2ae:	e7eb      	b.n	800b288 <_dtoa_r+0xb70>
 800b2b0:	0800ee6d 	.word	0x0800ee6d
 800b2b4:	0800edf1 	.word	0x0800edf1

0800b2b8 <_free_r>:
 800b2b8:	b538      	push	{r3, r4, r5, lr}
 800b2ba:	4605      	mov	r5, r0
 800b2bc:	2900      	cmp	r1, #0
 800b2be:	d041      	beq.n	800b344 <_free_r+0x8c>
 800b2c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b2c4:	1f0c      	subs	r4, r1, #4
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	bfb8      	it	lt
 800b2ca:	18e4      	addlt	r4, r4, r3
 800b2cc:	f7fe f9a0 	bl	8009610 <__malloc_lock>
 800b2d0:	4a1d      	ldr	r2, [pc, #116]	@ (800b348 <_free_r+0x90>)
 800b2d2:	6813      	ldr	r3, [r2, #0]
 800b2d4:	b933      	cbnz	r3, 800b2e4 <_free_r+0x2c>
 800b2d6:	6063      	str	r3, [r4, #4]
 800b2d8:	6014      	str	r4, [r2, #0]
 800b2da:	4628      	mov	r0, r5
 800b2dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b2e0:	f7fe b99c 	b.w	800961c <__malloc_unlock>
 800b2e4:	42a3      	cmp	r3, r4
 800b2e6:	d908      	bls.n	800b2fa <_free_r+0x42>
 800b2e8:	6820      	ldr	r0, [r4, #0]
 800b2ea:	1821      	adds	r1, r4, r0
 800b2ec:	428b      	cmp	r3, r1
 800b2ee:	bf01      	itttt	eq
 800b2f0:	6819      	ldreq	r1, [r3, #0]
 800b2f2:	685b      	ldreq	r3, [r3, #4]
 800b2f4:	1809      	addeq	r1, r1, r0
 800b2f6:	6021      	streq	r1, [r4, #0]
 800b2f8:	e7ed      	b.n	800b2d6 <_free_r+0x1e>
 800b2fa:	461a      	mov	r2, r3
 800b2fc:	685b      	ldr	r3, [r3, #4]
 800b2fe:	b10b      	cbz	r3, 800b304 <_free_r+0x4c>
 800b300:	42a3      	cmp	r3, r4
 800b302:	d9fa      	bls.n	800b2fa <_free_r+0x42>
 800b304:	6811      	ldr	r1, [r2, #0]
 800b306:	1850      	adds	r0, r2, r1
 800b308:	42a0      	cmp	r0, r4
 800b30a:	d10b      	bne.n	800b324 <_free_r+0x6c>
 800b30c:	6820      	ldr	r0, [r4, #0]
 800b30e:	4401      	add	r1, r0
 800b310:	1850      	adds	r0, r2, r1
 800b312:	4283      	cmp	r3, r0
 800b314:	6011      	str	r1, [r2, #0]
 800b316:	d1e0      	bne.n	800b2da <_free_r+0x22>
 800b318:	6818      	ldr	r0, [r3, #0]
 800b31a:	685b      	ldr	r3, [r3, #4]
 800b31c:	6053      	str	r3, [r2, #4]
 800b31e:	4408      	add	r0, r1
 800b320:	6010      	str	r0, [r2, #0]
 800b322:	e7da      	b.n	800b2da <_free_r+0x22>
 800b324:	d902      	bls.n	800b32c <_free_r+0x74>
 800b326:	230c      	movs	r3, #12
 800b328:	602b      	str	r3, [r5, #0]
 800b32a:	e7d6      	b.n	800b2da <_free_r+0x22>
 800b32c:	6820      	ldr	r0, [r4, #0]
 800b32e:	1821      	adds	r1, r4, r0
 800b330:	428b      	cmp	r3, r1
 800b332:	bf04      	itt	eq
 800b334:	6819      	ldreq	r1, [r3, #0]
 800b336:	685b      	ldreq	r3, [r3, #4]
 800b338:	6063      	str	r3, [r4, #4]
 800b33a:	bf04      	itt	eq
 800b33c:	1809      	addeq	r1, r1, r0
 800b33e:	6021      	streq	r1, [r4, #0]
 800b340:	6054      	str	r4, [r2, #4]
 800b342:	e7ca      	b.n	800b2da <_free_r+0x22>
 800b344:	bd38      	pop	{r3, r4, r5, pc}
 800b346:	bf00      	nop
 800b348:	200012f4 	.word	0x200012f4

0800b34c <__ascii_mbtowc>:
 800b34c:	b082      	sub	sp, #8
 800b34e:	b901      	cbnz	r1, 800b352 <__ascii_mbtowc+0x6>
 800b350:	a901      	add	r1, sp, #4
 800b352:	b142      	cbz	r2, 800b366 <__ascii_mbtowc+0x1a>
 800b354:	b14b      	cbz	r3, 800b36a <__ascii_mbtowc+0x1e>
 800b356:	7813      	ldrb	r3, [r2, #0]
 800b358:	600b      	str	r3, [r1, #0]
 800b35a:	7812      	ldrb	r2, [r2, #0]
 800b35c:	1e10      	subs	r0, r2, #0
 800b35e:	bf18      	it	ne
 800b360:	2001      	movne	r0, #1
 800b362:	b002      	add	sp, #8
 800b364:	4770      	bx	lr
 800b366:	4610      	mov	r0, r2
 800b368:	e7fb      	b.n	800b362 <__ascii_mbtowc+0x16>
 800b36a:	f06f 0001 	mvn.w	r0, #1
 800b36e:	e7f8      	b.n	800b362 <__ascii_mbtowc+0x16>

0800b370 <_Balloc>:
 800b370:	b570      	push	{r4, r5, r6, lr}
 800b372:	69c6      	ldr	r6, [r0, #28]
 800b374:	4604      	mov	r4, r0
 800b376:	460d      	mov	r5, r1
 800b378:	b976      	cbnz	r6, 800b398 <_Balloc+0x28>
 800b37a:	2010      	movs	r0, #16
 800b37c:	f7fe f896 	bl	80094ac <malloc>
 800b380:	4602      	mov	r2, r0
 800b382:	61e0      	str	r0, [r4, #28]
 800b384:	b920      	cbnz	r0, 800b390 <_Balloc+0x20>
 800b386:	4b18      	ldr	r3, [pc, #96]	@ (800b3e8 <_Balloc+0x78>)
 800b388:	4818      	ldr	r0, [pc, #96]	@ (800b3ec <_Balloc+0x7c>)
 800b38a:	216b      	movs	r1, #107	@ 0x6b
 800b38c:	f001 faf4 	bl	800c978 <__assert_func>
 800b390:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b394:	6006      	str	r6, [r0, #0]
 800b396:	60c6      	str	r6, [r0, #12]
 800b398:	69e6      	ldr	r6, [r4, #28]
 800b39a:	68f3      	ldr	r3, [r6, #12]
 800b39c:	b183      	cbz	r3, 800b3c0 <_Balloc+0x50>
 800b39e:	69e3      	ldr	r3, [r4, #28]
 800b3a0:	68db      	ldr	r3, [r3, #12]
 800b3a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b3a6:	b9b8      	cbnz	r0, 800b3d8 <_Balloc+0x68>
 800b3a8:	2101      	movs	r1, #1
 800b3aa:	fa01 f605 	lsl.w	r6, r1, r5
 800b3ae:	1d72      	adds	r2, r6, #5
 800b3b0:	0092      	lsls	r2, r2, #2
 800b3b2:	4620      	mov	r0, r4
 800b3b4:	f001 fafe 	bl	800c9b4 <_calloc_r>
 800b3b8:	b160      	cbz	r0, 800b3d4 <_Balloc+0x64>
 800b3ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b3be:	e00e      	b.n	800b3de <_Balloc+0x6e>
 800b3c0:	2221      	movs	r2, #33	@ 0x21
 800b3c2:	2104      	movs	r1, #4
 800b3c4:	4620      	mov	r0, r4
 800b3c6:	f001 faf5 	bl	800c9b4 <_calloc_r>
 800b3ca:	69e3      	ldr	r3, [r4, #28]
 800b3cc:	60f0      	str	r0, [r6, #12]
 800b3ce:	68db      	ldr	r3, [r3, #12]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d1e4      	bne.n	800b39e <_Balloc+0x2e>
 800b3d4:	2000      	movs	r0, #0
 800b3d6:	bd70      	pop	{r4, r5, r6, pc}
 800b3d8:	6802      	ldr	r2, [r0, #0]
 800b3da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b3de:	2300      	movs	r3, #0
 800b3e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b3e4:	e7f7      	b.n	800b3d6 <_Balloc+0x66>
 800b3e6:	bf00      	nop
 800b3e8:	0800edfe 	.word	0x0800edfe
 800b3ec:	0800ee7e 	.word	0x0800ee7e

0800b3f0 <_Bfree>:
 800b3f0:	b570      	push	{r4, r5, r6, lr}
 800b3f2:	69c6      	ldr	r6, [r0, #28]
 800b3f4:	4605      	mov	r5, r0
 800b3f6:	460c      	mov	r4, r1
 800b3f8:	b976      	cbnz	r6, 800b418 <_Bfree+0x28>
 800b3fa:	2010      	movs	r0, #16
 800b3fc:	f7fe f856 	bl	80094ac <malloc>
 800b400:	4602      	mov	r2, r0
 800b402:	61e8      	str	r0, [r5, #28]
 800b404:	b920      	cbnz	r0, 800b410 <_Bfree+0x20>
 800b406:	4b09      	ldr	r3, [pc, #36]	@ (800b42c <_Bfree+0x3c>)
 800b408:	4809      	ldr	r0, [pc, #36]	@ (800b430 <_Bfree+0x40>)
 800b40a:	218f      	movs	r1, #143	@ 0x8f
 800b40c:	f001 fab4 	bl	800c978 <__assert_func>
 800b410:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b414:	6006      	str	r6, [r0, #0]
 800b416:	60c6      	str	r6, [r0, #12]
 800b418:	b13c      	cbz	r4, 800b42a <_Bfree+0x3a>
 800b41a:	69eb      	ldr	r3, [r5, #28]
 800b41c:	6862      	ldr	r2, [r4, #4]
 800b41e:	68db      	ldr	r3, [r3, #12]
 800b420:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b424:	6021      	str	r1, [r4, #0]
 800b426:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b42a:	bd70      	pop	{r4, r5, r6, pc}
 800b42c:	0800edfe 	.word	0x0800edfe
 800b430:	0800ee7e 	.word	0x0800ee7e

0800b434 <__multadd>:
 800b434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b438:	690d      	ldr	r5, [r1, #16]
 800b43a:	4607      	mov	r7, r0
 800b43c:	460c      	mov	r4, r1
 800b43e:	461e      	mov	r6, r3
 800b440:	f101 0c14 	add.w	ip, r1, #20
 800b444:	2000      	movs	r0, #0
 800b446:	f8dc 3000 	ldr.w	r3, [ip]
 800b44a:	b299      	uxth	r1, r3
 800b44c:	fb02 6101 	mla	r1, r2, r1, r6
 800b450:	0c1e      	lsrs	r6, r3, #16
 800b452:	0c0b      	lsrs	r3, r1, #16
 800b454:	fb02 3306 	mla	r3, r2, r6, r3
 800b458:	b289      	uxth	r1, r1
 800b45a:	3001      	adds	r0, #1
 800b45c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b460:	4285      	cmp	r5, r0
 800b462:	f84c 1b04 	str.w	r1, [ip], #4
 800b466:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b46a:	dcec      	bgt.n	800b446 <__multadd+0x12>
 800b46c:	b30e      	cbz	r6, 800b4b2 <__multadd+0x7e>
 800b46e:	68a3      	ldr	r3, [r4, #8]
 800b470:	42ab      	cmp	r3, r5
 800b472:	dc19      	bgt.n	800b4a8 <__multadd+0x74>
 800b474:	6861      	ldr	r1, [r4, #4]
 800b476:	4638      	mov	r0, r7
 800b478:	3101      	adds	r1, #1
 800b47a:	f7ff ff79 	bl	800b370 <_Balloc>
 800b47e:	4680      	mov	r8, r0
 800b480:	b928      	cbnz	r0, 800b48e <__multadd+0x5a>
 800b482:	4602      	mov	r2, r0
 800b484:	4b0c      	ldr	r3, [pc, #48]	@ (800b4b8 <__multadd+0x84>)
 800b486:	480d      	ldr	r0, [pc, #52]	@ (800b4bc <__multadd+0x88>)
 800b488:	21ba      	movs	r1, #186	@ 0xba
 800b48a:	f001 fa75 	bl	800c978 <__assert_func>
 800b48e:	6922      	ldr	r2, [r4, #16]
 800b490:	3202      	adds	r2, #2
 800b492:	f104 010c 	add.w	r1, r4, #12
 800b496:	0092      	lsls	r2, r2, #2
 800b498:	300c      	adds	r0, #12
 800b49a:	f7ff f8a6 	bl	800a5ea <memcpy>
 800b49e:	4621      	mov	r1, r4
 800b4a0:	4638      	mov	r0, r7
 800b4a2:	f7ff ffa5 	bl	800b3f0 <_Bfree>
 800b4a6:	4644      	mov	r4, r8
 800b4a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b4ac:	3501      	adds	r5, #1
 800b4ae:	615e      	str	r6, [r3, #20]
 800b4b0:	6125      	str	r5, [r4, #16]
 800b4b2:	4620      	mov	r0, r4
 800b4b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4b8:	0800ee6d 	.word	0x0800ee6d
 800b4bc:	0800ee7e 	.word	0x0800ee7e

0800b4c0 <__hi0bits>:
 800b4c0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b4c4:	4603      	mov	r3, r0
 800b4c6:	bf36      	itet	cc
 800b4c8:	0403      	lslcc	r3, r0, #16
 800b4ca:	2000      	movcs	r0, #0
 800b4cc:	2010      	movcc	r0, #16
 800b4ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b4d2:	bf3c      	itt	cc
 800b4d4:	021b      	lslcc	r3, r3, #8
 800b4d6:	3008      	addcc	r0, #8
 800b4d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b4dc:	bf3c      	itt	cc
 800b4de:	011b      	lslcc	r3, r3, #4
 800b4e0:	3004      	addcc	r0, #4
 800b4e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b4e6:	bf3c      	itt	cc
 800b4e8:	009b      	lslcc	r3, r3, #2
 800b4ea:	3002      	addcc	r0, #2
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	db05      	blt.n	800b4fc <__hi0bits+0x3c>
 800b4f0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b4f4:	f100 0001 	add.w	r0, r0, #1
 800b4f8:	bf08      	it	eq
 800b4fa:	2020      	moveq	r0, #32
 800b4fc:	4770      	bx	lr

0800b4fe <__lo0bits>:
 800b4fe:	6803      	ldr	r3, [r0, #0]
 800b500:	4602      	mov	r2, r0
 800b502:	f013 0007 	ands.w	r0, r3, #7
 800b506:	d00b      	beq.n	800b520 <__lo0bits+0x22>
 800b508:	07d9      	lsls	r1, r3, #31
 800b50a:	d421      	bmi.n	800b550 <__lo0bits+0x52>
 800b50c:	0798      	lsls	r0, r3, #30
 800b50e:	bf49      	itett	mi
 800b510:	085b      	lsrmi	r3, r3, #1
 800b512:	089b      	lsrpl	r3, r3, #2
 800b514:	2001      	movmi	r0, #1
 800b516:	6013      	strmi	r3, [r2, #0]
 800b518:	bf5c      	itt	pl
 800b51a:	6013      	strpl	r3, [r2, #0]
 800b51c:	2002      	movpl	r0, #2
 800b51e:	4770      	bx	lr
 800b520:	b299      	uxth	r1, r3
 800b522:	b909      	cbnz	r1, 800b528 <__lo0bits+0x2a>
 800b524:	0c1b      	lsrs	r3, r3, #16
 800b526:	2010      	movs	r0, #16
 800b528:	b2d9      	uxtb	r1, r3
 800b52a:	b909      	cbnz	r1, 800b530 <__lo0bits+0x32>
 800b52c:	3008      	adds	r0, #8
 800b52e:	0a1b      	lsrs	r3, r3, #8
 800b530:	0719      	lsls	r1, r3, #28
 800b532:	bf04      	itt	eq
 800b534:	091b      	lsreq	r3, r3, #4
 800b536:	3004      	addeq	r0, #4
 800b538:	0799      	lsls	r1, r3, #30
 800b53a:	bf04      	itt	eq
 800b53c:	089b      	lsreq	r3, r3, #2
 800b53e:	3002      	addeq	r0, #2
 800b540:	07d9      	lsls	r1, r3, #31
 800b542:	d403      	bmi.n	800b54c <__lo0bits+0x4e>
 800b544:	085b      	lsrs	r3, r3, #1
 800b546:	f100 0001 	add.w	r0, r0, #1
 800b54a:	d003      	beq.n	800b554 <__lo0bits+0x56>
 800b54c:	6013      	str	r3, [r2, #0]
 800b54e:	4770      	bx	lr
 800b550:	2000      	movs	r0, #0
 800b552:	4770      	bx	lr
 800b554:	2020      	movs	r0, #32
 800b556:	4770      	bx	lr

0800b558 <__i2b>:
 800b558:	b510      	push	{r4, lr}
 800b55a:	460c      	mov	r4, r1
 800b55c:	2101      	movs	r1, #1
 800b55e:	f7ff ff07 	bl	800b370 <_Balloc>
 800b562:	4602      	mov	r2, r0
 800b564:	b928      	cbnz	r0, 800b572 <__i2b+0x1a>
 800b566:	4b05      	ldr	r3, [pc, #20]	@ (800b57c <__i2b+0x24>)
 800b568:	4805      	ldr	r0, [pc, #20]	@ (800b580 <__i2b+0x28>)
 800b56a:	f240 1145 	movw	r1, #325	@ 0x145
 800b56e:	f001 fa03 	bl	800c978 <__assert_func>
 800b572:	2301      	movs	r3, #1
 800b574:	6144      	str	r4, [r0, #20]
 800b576:	6103      	str	r3, [r0, #16]
 800b578:	bd10      	pop	{r4, pc}
 800b57a:	bf00      	nop
 800b57c:	0800ee6d 	.word	0x0800ee6d
 800b580:	0800ee7e 	.word	0x0800ee7e

0800b584 <__multiply>:
 800b584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b588:	4617      	mov	r7, r2
 800b58a:	690a      	ldr	r2, [r1, #16]
 800b58c:	693b      	ldr	r3, [r7, #16]
 800b58e:	429a      	cmp	r2, r3
 800b590:	bfa8      	it	ge
 800b592:	463b      	movge	r3, r7
 800b594:	4689      	mov	r9, r1
 800b596:	bfa4      	itt	ge
 800b598:	460f      	movge	r7, r1
 800b59a:	4699      	movge	r9, r3
 800b59c:	693d      	ldr	r5, [r7, #16]
 800b59e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b5a2:	68bb      	ldr	r3, [r7, #8]
 800b5a4:	6879      	ldr	r1, [r7, #4]
 800b5a6:	eb05 060a 	add.w	r6, r5, sl
 800b5aa:	42b3      	cmp	r3, r6
 800b5ac:	b085      	sub	sp, #20
 800b5ae:	bfb8      	it	lt
 800b5b0:	3101      	addlt	r1, #1
 800b5b2:	f7ff fedd 	bl	800b370 <_Balloc>
 800b5b6:	b930      	cbnz	r0, 800b5c6 <__multiply+0x42>
 800b5b8:	4602      	mov	r2, r0
 800b5ba:	4b41      	ldr	r3, [pc, #260]	@ (800b6c0 <__multiply+0x13c>)
 800b5bc:	4841      	ldr	r0, [pc, #260]	@ (800b6c4 <__multiply+0x140>)
 800b5be:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b5c2:	f001 f9d9 	bl	800c978 <__assert_func>
 800b5c6:	f100 0414 	add.w	r4, r0, #20
 800b5ca:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b5ce:	4623      	mov	r3, r4
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	4573      	cmp	r3, lr
 800b5d4:	d320      	bcc.n	800b618 <__multiply+0x94>
 800b5d6:	f107 0814 	add.w	r8, r7, #20
 800b5da:	f109 0114 	add.w	r1, r9, #20
 800b5de:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b5e2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b5e6:	9302      	str	r3, [sp, #8]
 800b5e8:	1beb      	subs	r3, r5, r7
 800b5ea:	3b15      	subs	r3, #21
 800b5ec:	f023 0303 	bic.w	r3, r3, #3
 800b5f0:	3304      	adds	r3, #4
 800b5f2:	3715      	adds	r7, #21
 800b5f4:	42bd      	cmp	r5, r7
 800b5f6:	bf38      	it	cc
 800b5f8:	2304      	movcc	r3, #4
 800b5fa:	9301      	str	r3, [sp, #4]
 800b5fc:	9b02      	ldr	r3, [sp, #8]
 800b5fe:	9103      	str	r1, [sp, #12]
 800b600:	428b      	cmp	r3, r1
 800b602:	d80c      	bhi.n	800b61e <__multiply+0x9a>
 800b604:	2e00      	cmp	r6, #0
 800b606:	dd03      	ble.n	800b610 <__multiply+0x8c>
 800b608:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d055      	beq.n	800b6bc <__multiply+0x138>
 800b610:	6106      	str	r6, [r0, #16]
 800b612:	b005      	add	sp, #20
 800b614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b618:	f843 2b04 	str.w	r2, [r3], #4
 800b61c:	e7d9      	b.n	800b5d2 <__multiply+0x4e>
 800b61e:	f8b1 a000 	ldrh.w	sl, [r1]
 800b622:	f1ba 0f00 	cmp.w	sl, #0
 800b626:	d01f      	beq.n	800b668 <__multiply+0xe4>
 800b628:	46c4      	mov	ip, r8
 800b62a:	46a1      	mov	r9, r4
 800b62c:	2700      	movs	r7, #0
 800b62e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b632:	f8d9 3000 	ldr.w	r3, [r9]
 800b636:	fa1f fb82 	uxth.w	fp, r2
 800b63a:	b29b      	uxth	r3, r3
 800b63c:	fb0a 330b 	mla	r3, sl, fp, r3
 800b640:	443b      	add	r3, r7
 800b642:	f8d9 7000 	ldr.w	r7, [r9]
 800b646:	0c12      	lsrs	r2, r2, #16
 800b648:	0c3f      	lsrs	r7, r7, #16
 800b64a:	fb0a 7202 	mla	r2, sl, r2, r7
 800b64e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b652:	b29b      	uxth	r3, r3
 800b654:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b658:	4565      	cmp	r5, ip
 800b65a:	f849 3b04 	str.w	r3, [r9], #4
 800b65e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b662:	d8e4      	bhi.n	800b62e <__multiply+0xaa>
 800b664:	9b01      	ldr	r3, [sp, #4]
 800b666:	50e7      	str	r7, [r4, r3]
 800b668:	9b03      	ldr	r3, [sp, #12]
 800b66a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b66e:	3104      	adds	r1, #4
 800b670:	f1b9 0f00 	cmp.w	r9, #0
 800b674:	d020      	beq.n	800b6b8 <__multiply+0x134>
 800b676:	6823      	ldr	r3, [r4, #0]
 800b678:	4647      	mov	r7, r8
 800b67a:	46a4      	mov	ip, r4
 800b67c:	f04f 0a00 	mov.w	sl, #0
 800b680:	f8b7 b000 	ldrh.w	fp, [r7]
 800b684:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b688:	fb09 220b 	mla	r2, r9, fp, r2
 800b68c:	4452      	add	r2, sl
 800b68e:	b29b      	uxth	r3, r3
 800b690:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b694:	f84c 3b04 	str.w	r3, [ip], #4
 800b698:	f857 3b04 	ldr.w	r3, [r7], #4
 800b69c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b6a0:	f8bc 3000 	ldrh.w	r3, [ip]
 800b6a4:	fb09 330a 	mla	r3, r9, sl, r3
 800b6a8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b6ac:	42bd      	cmp	r5, r7
 800b6ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b6b2:	d8e5      	bhi.n	800b680 <__multiply+0xfc>
 800b6b4:	9a01      	ldr	r2, [sp, #4]
 800b6b6:	50a3      	str	r3, [r4, r2]
 800b6b8:	3404      	adds	r4, #4
 800b6ba:	e79f      	b.n	800b5fc <__multiply+0x78>
 800b6bc:	3e01      	subs	r6, #1
 800b6be:	e7a1      	b.n	800b604 <__multiply+0x80>
 800b6c0:	0800ee6d 	.word	0x0800ee6d
 800b6c4:	0800ee7e 	.word	0x0800ee7e

0800b6c8 <__pow5mult>:
 800b6c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6cc:	4615      	mov	r5, r2
 800b6ce:	f012 0203 	ands.w	r2, r2, #3
 800b6d2:	4607      	mov	r7, r0
 800b6d4:	460e      	mov	r6, r1
 800b6d6:	d007      	beq.n	800b6e8 <__pow5mult+0x20>
 800b6d8:	4c25      	ldr	r4, [pc, #148]	@ (800b770 <__pow5mult+0xa8>)
 800b6da:	3a01      	subs	r2, #1
 800b6dc:	2300      	movs	r3, #0
 800b6de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b6e2:	f7ff fea7 	bl	800b434 <__multadd>
 800b6e6:	4606      	mov	r6, r0
 800b6e8:	10ad      	asrs	r5, r5, #2
 800b6ea:	d03d      	beq.n	800b768 <__pow5mult+0xa0>
 800b6ec:	69fc      	ldr	r4, [r7, #28]
 800b6ee:	b97c      	cbnz	r4, 800b710 <__pow5mult+0x48>
 800b6f0:	2010      	movs	r0, #16
 800b6f2:	f7fd fedb 	bl	80094ac <malloc>
 800b6f6:	4602      	mov	r2, r0
 800b6f8:	61f8      	str	r0, [r7, #28]
 800b6fa:	b928      	cbnz	r0, 800b708 <__pow5mult+0x40>
 800b6fc:	4b1d      	ldr	r3, [pc, #116]	@ (800b774 <__pow5mult+0xac>)
 800b6fe:	481e      	ldr	r0, [pc, #120]	@ (800b778 <__pow5mult+0xb0>)
 800b700:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b704:	f001 f938 	bl	800c978 <__assert_func>
 800b708:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b70c:	6004      	str	r4, [r0, #0]
 800b70e:	60c4      	str	r4, [r0, #12]
 800b710:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b714:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b718:	b94c      	cbnz	r4, 800b72e <__pow5mult+0x66>
 800b71a:	f240 2171 	movw	r1, #625	@ 0x271
 800b71e:	4638      	mov	r0, r7
 800b720:	f7ff ff1a 	bl	800b558 <__i2b>
 800b724:	2300      	movs	r3, #0
 800b726:	f8c8 0008 	str.w	r0, [r8, #8]
 800b72a:	4604      	mov	r4, r0
 800b72c:	6003      	str	r3, [r0, #0]
 800b72e:	f04f 0900 	mov.w	r9, #0
 800b732:	07eb      	lsls	r3, r5, #31
 800b734:	d50a      	bpl.n	800b74c <__pow5mult+0x84>
 800b736:	4631      	mov	r1, r6
 800b738:	4622      	mov	r2, r4
 800b73a:	4638      	mov	r0, r7
 800b73c:	f7ff ff22 	bl	800b584 <__multiply>
 800b740:	4631      	mov	r1, r6
 800b742:	4680      	mov	r8, r0
 800b744:	4638      	mov	r0, r7
 800b746:	f7ff fe53 	bl	800b3f0 <_Bfree>
 800b74a:	4646      	mov	r6, r8
 800b74c:	106d      	asrs	r5, r5, #1
 800b74e:	d00b      	beq.n	800b768 <__pow5mult+0xa0>
 800b750:	6820      	ldr	r0, [r4, #0]
 800b752:	b938      	cbnz	r0, 800b764 <__pow5mult+0x9c>
 800b754:	4622      	mov	r2, r4
 800b756:	4621      	mov	r1, r4
 800b758:	4638      	mov	r0, r7
 800b75a:	f7ff ff13 	bl	800b584 <__multiply>
 800b75e:	6020      	str	r0, [r4, #0]
 800b760:	f8c0 9000 	str.w	r9, [r0]
 800b764:	4604      	mov	r4, r0
 800b766:	e7e4      	b.n	800b732 <__pow5mult+0x6a>
 800b768:	4630      	mov	r0, r6
 800b76a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b76e:	bf00      	nop
 800b770:	0800ef40 	.word	0x0800ef40
 800b774:	0800edfe 	.word	0x0800edfe
 800b778:	0800ee7e 	.word	0x0800ee7e

0800b77c <__lshift>:
 800b77c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b780:	460c      	mov	r4, r1
 800b782:	6849      	ldr	r1, [r1, #4]
 800b784:	6923      	ldr	r3, [r4, #16]
 800b786:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b78a:	68a3      	ldr	r3, [r4, #8]
 800b78c:	4607      	mov	r7, r0
 800b78e:	4691      	mov	r9, r2
 800b790:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b794:	f108 0601 	add.w	r6, r8, #1
 800b798:	42b3      	cmp	r3, r6
 800b79a:	db0b      	blt.n	800b7b4 <__lshift+0x38>
 800b79c:	4638      	mov	r0, r7
 800b79e:	f7ff fde7 	bl	800b370 <_Balloc>
 800b7a2:	4605      	mov	r5, r0
 800b7a4:	b948      	cbnz	r0, 800b7ba <__lshift+0x3e>
 800b7a6:	4602      	mov	r2, r0
 800b7a8:	4b28      	ldr	r3, [pc, #160]	@ (800b84c <__lshift+0xd0>)
 800b7aa:	4829      	ldr	r0, [pc, #164]	@ (800b850 <__lshift+0xd4>)
 800b7ac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b7b0:	f001 f8e2 	bl	800c978 <__assert_func>
 800b7b4:	3101      	adds	r1, #1
 800b7b6:	005b      	lsls	r3, r3, #1
 800b7b8:	e7ee      	b.n	800b798 <__lshift+0x1c>
 800b7ba:	2300      	movs	r3, #0
 800b7bc:	f100 0114 	add.w	r1, r0, #20
 800b7c0:	f100 0210 	add.w	r2, r0, #16
 800b7c4:	4618      	mov	r0, r3
 800b7c6:	4553      	cmp	r3, sl
 800b7c8:	db33      	blt.n	800b832 <__lshift+0xb6>
 800b7ca:	6920      	ldr	r0, [r4, #16]
 800b7cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b7d0:	f104 0314 	add.w	r3, r4, #20
 800b7d4:	f019 091f 	ands.w	r9, r9, #31
 800b7d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b7dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b7e0:	d02b      	beq.n	800b83a <__lshift+0xbe>
 800b7e2:	f1c9 0e20 	rsb	lr, r9, #32
 800b7e6:	468a      	mov	sl, r1
 800b7e8:	2200      	movs	r2, #0
 800b7ea:	6818      	ldr	r0, [r3, #0]
 800b7ec:	fa00 f009 	lsl.w	r0, r0, r9
 800b7f0:	4310      	orrs	r0, r2
 800b7f2:	f84a 0b04 	str.w	r0, [sl], #4
 800b7f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7fa:	459c      	cmp	ip, r3
 800b7fc:	fa22 f20e 	lsr.w	r2, r2, lr
 800b800:	d8f3      	bhi.n	800b7ea <__lshift+0x6e>
 800b802:	ebac 0304 	sub.w	r3, ip, r4
 800b806:	3b15      	subs	r3, #21
 800b808:	f023 0303 	bic.w	r3, r3, #3
 800b80c:	3304      	adds	r3, #4
 800b80e:	f104 0015 	add.w	r0, r4, #21
 800b812:	4560      	cmp	r0, ip
 800b814:	bf88      	it	hi
 800b816:	2304      	movhi	r3, #4
 800b818:	50ca      	str	r2, [r1, r3]
 800b81a:	b10a      	cbz	r2, 800b820 <__lshift+0xa4>
 800b81c:	f108 0602 	add.w	r6, r8, #2
 800b820:	3e01      	subs	r6, #1
 800b822:	4638      	mov	r0, r7
 800b824:	612e      	str	r6, [r5, #16]
 800b826:	4621      	mov	r1, r4
 800b828:	f7ff fde2 	bl	800b3f0 <_Bfree>
 800b82c:	4628      	mov	r0, r5
 800b82e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b832:	f842 0f04 	str.w	r0, [r2, #4]!
 800b836:	3301      	adds	r3, #1
 800b838:	e7c5      	b.n	800b7c6 <__lshift+0x4a>
 800b83a:	3904      	subs	r1, #4
 800b83c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b840:	f841 2f04 	str.w	r2, [r1, #4]!
 800b844:	459c      	cmp	ip, r3
 800b846:	d8f9      	bhi.n	800b83c <__lshift+0xc0>
 800b848:	e7ea      	b.n	800b820 <__lshift+0xa4>
 800b84a:	bf00      	nop
 800b84c:	0800ee6d 	.word	0x0800ee6d
 800b850:	0800ee7e 	.word	0x0800ee7e

0800b854 <__mcmp>:
 800b854:	690a      	ldr	r2, [r1, #16]
 800b856:	4603      	mov	r3, r0
 800b858:	6900      	ldr	r0, [r0, #16]
 800b85a:	1a80      	subs	r0, r0, r2
 800b85c:	b530      	push	{r4, r5, lr}
 800b85e:	d10e      	bne.n	800b87e <__mcmp+0x2a>
 800b860:	3314      	adds	r3, #20
 800b862:	3114      	adds	r1, #20
 800b864:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b868:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b86c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b870:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b874:	4295      	cmp	r5, r2
 800b876:	d003      	beq.n	800b880 <__mcmp+0x2c>
 800b878:	d205      	bcs.n	800b886 <__mcmp+0x32>
 800b87a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b87e:	bd30      	pop	{r4, r5, pc}
 800b880:	42a3      	cmp	r3, r4
 800b882:	d3f3      	bcc.n	800b86c <__mcmp+0x18>
 800b884:	e7fb      	b.n	800b87e <__mcmp+0x2a>
 800b886:	2001      	movs	r0, #1
 800b888:	e7f9      	b.n	800b87e <__mcmp+0x2a>
	...

0800b88c <__mdiff>:
 800b88c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b890:	4689      	mov	r9, r1
 800b892:	4606      	mov	r6, r0
 800b894:	4611      	mov	r1, r2
 800b896:	4648      	mov	r0, r9
 800b898:	4614      	mov	r4, r2
 800b89a:	f7ff ffdb 	bl	800b854 <__mcmp>
 800b89e:	1e05      	subs	r5, r0, #0
 800b8a0:	d112      	bne.n	800b8c8 <__mdiff+0x3c>
 800b8a2:	4629      	mov	r1, r5
 800b8a4:	4630      	mov	r0, r6
 800b8a6:	f7ff fd63 	bl	800b370 <_Balloc>
 800b8aa:	4602      	mov	r2, r0
 800b8ac:	b928      	cbnz	r0, 800b8ba <__mdiff+0x2e>
 800b8ae:	4b3f      	ldr	r3, [pc, #252]	@ (800b9ac <__mdiff+0x120>)
 800b8b0:	f240 2137 	movw	r1, #567	@ 0x237
 800b8b4:	483e      	ldr	r0, [pc, #248]	@ (800b9b0 <__mdiff+0x124>)
 800b8b6:	f001 f85f 	bl	800c978 <__assert_func>
 800b8ba:	2301      	movs	r3, #1
 800b8bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b8c0:	4610      	mov	r0, r2
 800b8c2:	b003      	add	sp, #12
 800b8c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8c8:	bfbc      	itt	lt
 800b8ca:	464b      	movlt	r3, r9
 800b8cc:	46a1      	movlt	r9, r4
 800b8ce:	4630      	mov	r0, r6
 800b8d0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b8d4:	bfba      	itte	lt
 800b8d6:	461c      	movlt	r4, r3
 800b8d8:	2501      	movlt	r5, #1
 800b8da:	2500      	movge	r5, #0
 800b8dc:	f7ff fd48 	bl	800b370 <_Balloc>
 800b8e0:	4602      	mov	r2, r0
 800b8e2:	b918      	cbnz	r0, 800b8ec <__mdiff+0x60>
 800b8e4:	4b31      	ldr	r3, [pc, #196]	@ (800b9ac <__mdiff+0x120>)
 800b8e6:	f240 2145 	movw	r1, #581	@ 0x245
 800b8ea:	e7e3      	b.n	800b8b4 <__mdiff+0x28>
 800b8ec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b8f0:	6926      	ldr	r6, [r4, #16]
 800b8f2:	60c5      	str	r5, [r0, #12]
 800b8f4:	f109 0310 	add.w	r3, r9, #16
 800b8f8:	f109 0514 	add.w	r5, r9, #20
 800b8fc:	f104 0e14 	add.w	lr, r4, #20
 800b900:	f100 0b14 	add.w	fp, r0, #20
 800b904:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b908:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b90c:	9301      	str	r3, [sp, #4]
 800b90e:	46d9      	mov	r9, fp
 800b910:	f04f 0c00 	mov.w	ip, #0
 800b914:	9b01      	ldr	r3, [sp, #4]
 800b916:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b91a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b91e:	9301      	str	r3, [sp, #4]
 800b920:	fa1f f38a 	uxth.w	r3, sl
 800b924:	4619      	mov	r1, r3
 800b926:	b283      	uxth	r3, r0
 800b928:	1acb      	subs	r3, r1, r3
 800b92a:	0c00      	lsrs	r0, r0, #16
 800b92c:	4463      	add	r3, ip
 800b92e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b932:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b936:	b29b      	uxth	r3, r3
 800b938:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b93c:	4576      	cmp	r6, lr
 800b93e:	f849 3b04 	str.w	r3, [r9], #4
 800b942:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b946:	d8e5      	bhi.n	800b914 <__mdiff+0x88>
 800b948:	1b33      	subs	r3, r6, r4
 800b94a:	3b15      	subs	r3, #21
 800b94c:	f023 0303 	bic.w	r3, r3, #3
 800b950:	3415      	adds	r4, #21
 800b952:	3304      	adds	r3, #4
 800b954:	42a6      	cmp	r6, r4
 800b956:	bf38      	it	cc
 800b958:	2304      	movcc	r3, #4
 800b95a:	441d      	add	r5, r3
 800b95c:	445b      	add	r3, fp
 800b95e:	461e      	mov	r6, r3
 800b960:	462c      	mov	r4, r5
 800b962:	4544      	cmp	r4, r8
 800b964:	d30e      	bcc.n	800b984 <__mdiff+0xf8>
 800b966:	f108 0103 	add.w	r1, r8, #3
 800b96a:	1b49      	subs	r1, r1, r5
 800b96c:	f021 0103 	bic.w	r1, r1, #3
 800b970:	3d03      	subs	r5, #3
 800b972:	45a8      	cmp	r8, r5
 800b974:	bf38      	it	cc
 800b976:	2100      	movcc	r1, #0
 800b978:	440b      	add	r3, r1
 800b97a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b97e:	b191      	cbz	r1, 800b9a6 <__mdiff+0x11a>
 800b980:	6117      	str	r7, [r2, #16]
 800b982:	e79d      	b.n	800b8c0 <__mdiff+0x34>
 800b984:	f854 1b04 	ldr.w	r1, [r4], #4
 800b988:	46e6      	mov	lr, ip
 800b98a:	0c08      	lsrs	r0, r1, #16
 800b98c:	fa1c fc81 	uxtah	ip, ip, r1
 800b990:	4471      	add	r1, lr
 800b992:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b996:	b289      	uxth	r1, r1
 800b998:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b99c:	f846 1b04 	str.w	r1, [r6], #4
 800b9a0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b9a4:	e7dd      	b.n	800b962 <__mdiff+0xd6>
 800b9a6:	3f01      	subs	r7, #1
 800b9a8:	e7e7      	b.n	800b97a <__mdiff+0xee>
 800b9aa:	bf00      	nop
 800b9ac:	0800ee6d 	.word	0x0800ee6d
 800b9b0:	0800ee7e 	.word	0x0800ee7e

0800b9b4 <__d2b>:
 800b9b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b9b8:	460f      	mov	r7, r1
 800b9ba:	2101      	movs	r1, #1
 800b9bc:	ec59 8b10 	vmov	r8, r9, d0
 800b9c0:	4616      	mov	r6, r2
 800b9c2:	f7ff fcd5 	bl	800b370 <_Balloc>
 800b9c6:	4604      	mov	r4, r0
 800b9c8:	b930      	cbnz	r0, 800b9d8 <__d2b+0x24>
 800b9ca:	4602      	mov	r2, r0
 800b9cc:	4b23      	ldr	r3, [pc, #140]	@ (800ba5c <__d2b+0xa8>)
 800b9ce:	4824      	ldr	r0, [pc, #144]	@ (800ba60 <__d2b+0xac>)
 800b9d0:	f240 310f 	movw	r1, #783	@ 0x30f
 800b9d4:	f000 ffd0 	bl	800c978 <__assert_func>
 800b9d8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b9dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b9e0:	b10d      	cbz	r5, 800b9e6 <__d2b+0x32>
 800b9e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b9e6:	9301      	str	r3, [sp, #4]
 800b9e8:	f1b8 0300 	subs.w	r3, r8, #0
 800b9ec:	d023      	beq.n	800ba36 <__d2b+0x82>
 800b9ee:	4668      	mov	r0, sp
 800b9f0:	9300      	str	r3, [sp, #0]
 800b9f2:	f7ff fd84 	bl	800b4fe <__lo0bits>
 800b9f6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b9fa:	b1d0      	cbz	r0, 800ba32 <__d2b+0x7e>
 800b9fc:	f1c0 0320 	rsb	r3, r0, #32
 800ba00:	fa02 f303 	lsl.w	r3, r2, r3
 800ba04:	430b      	orrs	r3, r1
 800ba06:	40c2      	lsrs	r2, r0
 800ba08:	6163      	str	r3, [r4, #20]
 800ba0a:	9201      	str	r2, [sp, #4]
 800ba0c:	9b01      	ldr	r3, [sp, #4]
 800ba0e:	61a3      	str	r3, [r4, #24]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	bf0c      	ite	eq
 800ba14:	2201      	moveq	r2, #1
 800ba16:	2202      	movne	r2, #2
 800ba18:	6122      	str	r2, [r4, #16]
 800ba1a:	b1a5      	cbz	r5, 800ba46 <__d2b+0x92>
 800ba1c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ba20:	4405      	add	r5, r0
 800ba22:	603d      	str	r5, [r7, #0]
 800ba24:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ba28:	6030      	str	r0, [r6, #0]
 800ba2a:	4620      	mov	r0, r4
 800ba2c:	b003      	add	sp, #12
 800ba2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba32:	6161      	str	r1, [r4, #20]
 800ba34:	e7ea      	b.n	800ba0c <__d2b+0x58>
 800ba36:	a801      	add	r0, sp, #4
 800ba38:	f7ff fd61 	bl	800b4fe <__lo0bits>
 800ba3c:	9b01      	ldr	r3, [sp, #4]
 800ba3e:	6163      	str	r3, [r4, #20]
 800ba40:	3020      	adds	r0, #32
 800ba42:	2201      	movs	r2, #1
 800ba44:	e7e8      	b.n	800ba18 <__d2b+0x64>
 800ba46:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ba4a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ba4e:	6038      	str	r0, [r7, #0]
 800ba50:	6918      	ldr	r0, [r3, #16]
 800ba52:	f7ff fd35 	bl	800b4c0 <__hi0bits>
 800ba56:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ba5a:	e7e5      	b.n	800ba28 <__d2b+0x74>
 800ba5c:	0800ee6d 	.word	0x0800ee6d
 800ba60:	0800ee7e 	.word	0x0800ee7e

0800ba64 <_malloc_usable_size_r>:
 800ba64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba68:	1f18      	subs	r0, r3, #4
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	bfbc      	itt	lt
 800ba6e:	580b      	ldrlt	r3, [r1, r0]
 800ba70:	18c0      	addlt	r0, r0, r3
 800ba72:	4770      	bx	lr

0800ba74 <__ascii_wctomb>:
 800ba74:	4603      	mov	r3, r0
 800ba76:	4608      	mov	r0, r1
 800ba78:	b141      	cbz	r1, 800ba8c <__ascii_wctomb+0x18>
 800ba7a:	2aff      	cmp	r2, #255	@ 0xff
 800ba7c:	d904      	bls.n	800ba88 <__ascii_wctomb+0x14>
 800ba7e:	228a      	movs	r2, #138	@ 0x8a
 800ba80:	601a      	str	r2, [r3, #0]
 800ba82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ba86:	4770      	bx	lr
 800ba88:	700a      	strb	r2, [r1, #0]
 800ba8a:	2001      	movs	r0, #1
 800ba8c:	4770      	bx	lr

0800ba8e <__ssputs_r>:
 800ba8e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba92:	688e      	ldr	r6, [r1, #8]
 800ba94:	461f      	mov	r7, r3
 800ba96:	42be      	cmp	r6, r7
 800ba98:	680b      	ldr	r3, [r1, #0]
 800ba9a:	4682      	mov	sl, r0
 800ba9c:	460c      	mov	r4, r1
 800ba9e:	4690      	mov	r8, r2
 800baa0:	d82d      	bhi.n	800bafe <__ssputs_r+0x70>
 800baa2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800baa6:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800baaa:	d026      	beq.n	800bafa <__ssputs_r+0x6c>
 800baac:	6965      	ldr	r5, [r4, #20]
 800baae:	6909      	ldr	r1, [r1, #16]
 800bab0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bab4:	eba3 0901 	sub.w	r9, r3, r1
 800bab8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800babc:	1c7b      	adds	r3, r7, #1
 800babe:	444b      	add	r3, r9
 800bac0:	106d      	asrs	r5, r5, #1
 800bac2:	429d      	cmp	r5, r3
 800bac4:	bf38      	it	cc
 800bac6:	461d      	movcc	r5, r3
 800bac8:	0553      	lsls	r3, r2, #21
 800baca:	d527      	bpl.n	800bb1c <__ssputs_r+0x8e>
 800bacc:	4629      	mov	r1, r5
 800bace:	f7fd fd1f 	bl	8009510 <_malloc_r>
 800bad2:	4606      	mov	r6, r0
 800bad4:	b360      	cbz	r0, 800bb30 <__ssputs_r+0xa2>
 800bad6:	6921      	ldr	r1, [r4, #16]
 800bad8:	464a      	mov	r2, r9
 800bada:	f7fe fd86 	bl	800a5ea <memcpy>
 800bade:	89a3      	ldrh	r3, [r4, #12]
 800bae0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bae4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bae8:	81a3      	strh	r3, [r4, #12]
 800baea:	6126      	str	r6, [r4, #16]
 800baec:	6165      	str	r5, [r4, #20]
 800baee:	444e      	add	r6, r9
 800baf0:	eba5 0509 	sub.w	r5, r5, r9
 800baf4:	6026      	str	r6, [r4, #0]
 800baf6:	60a5      	str	r5, [r4, #8]
 800baf8:	463e      	mov	r6, r7
 800bafa:	42be      	cmp	r6, r7
 800bafc:	d900      	bls.n	800bb00 <__ssputs_r+0x72>
 800bafe:	463e      	mov	r6, r7
 800bb00:	6820      	ldr	r0, [r4, #0]
 800bb02:	4632      	mov	r2, r6
 800bb04:	4641      	mov	r1, r8
 800bb06:	f000 fefa 	bl	800c8fe <memmove>
 800bb0a:	68a3      	ldr	r3, [r4, #8]
 800bb0c:	1b9b      	subs	r3, r3, r6
 800bb0e:	60a3      	str	r3, [r4, #8]
 800bb10:	6823      	ldr	r3, [r4, #0]
 800bb12:	4433      	add	r3, r6
 800bb14:	6023      	str	r3, [r4, #0]
 800bb16:	2000      	movs	r0, #0
 800bb18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb1c:	462a      	mov	r2, r5
 800bb1e:	f7fd fd8b 	bl	8009638 <_realloc_r>
 800bb22:	4606      	mov	r6, r0
 800bb24:	2800      	cmp	r0, #0
 800bb26:	d1e0      	bne.n	800baea <__ssputs_r+0x5c>
 800bb28:	6921      	ldr	r1, [r4, #16]
 800bb2a:	4650      	mov	r0, sl
 800bb2c:	f7ff fbc4 	bl	800b2b8 <_free_r>
 800bb30:	230c      	movs	r3, #12
 800bb32:	f8ca 3000 	str.w	r3, [sl]
 800bb36:	89a3      	ldrh	r3, [r4, #12]
 800bb38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb3c:	81a3      	strh	r3, [r4, #12]
 800bb3e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bb42:	e7e9      	b.n	800bb18 <__ssputs_r+0x8a>

0800bb44 <_svfiprintf_r>:
 800bb44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb48:	4698      	mov	r8, r3
 800bb4a:	898b      	ldrh	r3, [r1, #12]
 800bb4c:	061b      	lsls	r3, r3, #24
 800bb4e:	b09d      	sub	sp, #116	@ 0x74
 800bb50:	4607      	mov	r7, r0
 800bb52:	460d      	mov	r5, r1
 800bb54:	4614      	mov	r4, r2
 800bb56:	d510      	bpl.n	800bb7a <_svfiprintf_r+0x36>
 800bb58:	690b      	ldr	r3, [r1, #16]
 800bb5a:	b973      	cbnz	r3, 800bb7a <_svfiprintf_r+0x36>
 800bb5c:	2140      	movs	r1, #64	@ 0x40
 800bb5e:	f7fd fcd7 	bl	8009510 <_malloc_r>
 800bb62:	6028      	str	r0, [r5, #0]
 800bb64:	6128      	str	r0, [r5, #16]
 800bb66:	b930      	cbnz	r0, 800bb76 <_svfiprintf_r+0x32>
 800bb68:	230c      	movs	r3, #12
 800bb6a:	603b      	str	r3, [r7, #0]
 800bb6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bb70:	b01d      	add	sp, #116	@ 0x74
 800bb72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb76:	2340      	movs	r3, #64	@ 0x40
 800bb78:	616b      	str	r3, [r5, #20]
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb7e:	2320      	movs	r3, #32
 800bb80:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bb84:	f8cd 800c 	str.w	r8, [sp, #12]
 800bb88:	2330      	movs	r3, #48	@ 0x30
 800bb8a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bd28 <_svfiprintf_r+0x1e4>
 800bb8e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bb92:	f04f 0901 	mov.w	r9, #1
 800bb96:	4623      	mov	r3, r4
 800bb98:	469a      	mov	sl, r3
 800bb9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb9e:	b10a      	cbz	r2, 800bba4 <_svfiprintf_r+0x60>
 800bba0:	2a25      	cmp	r2, #37	@ 0x25
 800bba2:	d1f9      	bne.n	800bb98 <_svfiprintf_r+0x54>
 800bba4:	ebba 0b04 	subs.w	fp, sl, r4
 800bba8:	d00b      	beq.n	800bbc2 <_svfiprintf_r+0x7e>
 800bbaa:	465b      	mov	r3, fp
 800bbac:	4622      	mov	r2, r4
 800bbae:	4629      	mov	r1, r5
 800bbb0:	4638      	mov	r0, r7
 800bbb2:	f7ff ff6c 	bl	800ba8e <__ssputs_r>
 800bbb6:	3001      	adds	r0, #1
 800bbb8:	f000 80a7 	beq.w	800bd0a <_svfiprintf_r+0x1c6>
 800bbbc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bbbe:	445a      	add	r2, fp
 800bbc0:	9209      	str	r2, [sp, #36]	@ 0x24
 800bbc2:	f89a 3000 	ldrb.w	r3, [sl]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	f000 809f 	beq.w	800bd0a <_svfiprintf_r+0x1c6>
 800bbcc:	2300      	movs	r3, #0
 800bbce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bbd2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bbd6:	f10a 0a01 	add.w	sl, sl, #1
 800bbda:	9304      	str	r3, [sp, #16]
 800bbdc:	9307      	str	r3, [sp, #28]
 800bbde:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bbe2:	931a      	str	r3, [sp, #104]	@ 0x68
 800bbe4:	4654      	mov	r4, sl
 800bbe6:	2205      	movs	r2, #5
 800bbe8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbec:	484e      	ldr	r0, [pc, #312]	@ (800bd28 <_svfiprintf_r+0x1e4>)
 800bbee:	f7f4 fb07 	bl	8000200 <memchr>
 800bbf2:	9a04      	ldr	r2, [sp, #16]
 800bbf4:	b9d8      	cbnz	r0, 800bc2e <_svfiprintf_r+0xea>
 800bbf6:	06d0      	lsls	r0, r2, #27
 800bbf8:	bf44      	itt	mi
 800bbfa:	2320      	movmi	r3, #32
 800bbfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc00:	0711      	lsls	r1, r2, #28
 800bc02:	bf44      	itt	mi
 800bc04:	232b      	movmi	r3, #43	@ 0x2b
 800bc06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc0a:	f89a 3000 	ldrb.w	r3, [sl]
 800bc0e:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc10:	d015      	beq.n	800bc3e <_svfiprintf_r+0xfa>
 800bc12:	9a07      	ldr	r2, [sp, #28]
 800bc14:	4654      	mov	r4, sl
 800bc16:	2000      	movs	r0, #0
 800bc18:	f04f 0c0a 	mov.w	ip, #10
 800bc1c:	4621      	mov	r1, r4
 800bc1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bc22:	3b30      	subs	r3, #48	@ 0x30
 800bc24:	2b09      	cmp	r3, #9
 800bc26:	d94b      	bls.n	800bcc0 <_svfiprintf_r+0x17c>
 800bc28:	b1b0      	cbz	r0, 800bc58 <_svfiprintf_r+0x114>
 800bc2a:	9207      	str	r2, [sp, #28]
 800bc2c:	e014      	b.n	800bc58 <_svfiprintf_r+0x114>
 800bc2e:	eba0 0308 	sub.w	r3, r0, r8
 800bc32:	fa09 f303 	lsl.w	r3, r9, r3
 800bc36:	4313      	orrs	r3, r2
 800bc38:	9304      	str	r3, [sp, #16]
 800bc3a:	46a2      	mov	sl, r4
 800bc3c:	e7d2      	b.n	800bbe4 <_svfiprintf_r+0xa0>
 800bc3e:	9b03      	ldr	r3, [sp, #12]
 800bc40:	1d19      	adds	r1, r3, #4
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	9103      	str	r1, [sp, #12]
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	bfbb      	ittet	lt
 800bc4a:	425b      	neglt	r3, r3
 800bc4c:	f042 0202 	orrlt.w	r2, r2, #2
 800bc50:	9307      	strge	r3, [sp, #28]
 800bc52:	9307      	strlt	r3, [sp, #28]
 800bc54:	bfb8      	it	lt
 800bc56:	9204      	strlt	r2, [sp, #16]
 800bc58:	7823      	ldrb	r3, [r4, #0]
 800bc5a:	2b2e      	cmp	r3, #46	@ 0x2e
 800bc5c:	d10a      	bne.n	800bc74 <_svfiprintf_r+0x130>
 800bc5e:	7863      	ldrb	r3, [r4, #1]
 800bc60:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc62:	d132      	bne.n	800bcca <_svfiprintf_r+0x186>
 800bc64:	9b03      	ldr	r3, [sp, #12]
 800bc66:	1d1a      	adds	r2, r3, #4
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	9203      	str	r2, [sp, #12]
 800bc6c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bc70:	3402      	adds	r4, #2
 800bc72:	9305      	str	r3, [sp, #20]
 800bc74:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bd38 <_svfiprintf_r+0x1f4>
 800bc78:	7821      	ldrb	r1, [r4, #0]
 800bc7a:	2203      	movs	r2, #3
 800bc7c:	4650      	mov	r0, sl
 800bc7e:	f7f4 fabf 	bl	8000200 <memchr>
 800bc82:	b138      	cbz	r0, 800bc94 <_svfiprintf_r+0x150>
 800bc84:	9b04      	ldr	r3, [sp, #16]
 800bc86:	eba0 000a 	sub.w	r0, r0, sl
 800bc8a:	2240      	movs	r2, #64	@ 0x40
 800bc8c:	4082      	lsls	r2, r0
 800bc8e:	4313      	orrs	r3, r2
 800bc90:	3401      	adds	r4, #1
 800bc92:	9304      	str	r3, [sp, #16]
 800bc94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc98:	4824      	ldr	r0, [pc, #144]	@ (800bd2c <_svfiprintf_r+0x1e8>)
 800bc9a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bc9e:	2206      	movs	r2, #6
 800bca0:	f7f4 faae 	bl	8000200 <memchr>
 800bca4:	2800      	cmp	r0, #0
 800bca6:	d036      	beq.n	800bd16 <_svfiprintf_r+0x1d2>
 800bca8:	4b21      	ldr	r3, [pc, #132]	@ (800bd30 <_svfiprintf_r+0x1ec>)
 800bcaa:	bb1b      	cbnz	r3, 800bcf4 <_svfiprintf_r+0x1b0>
 800bcac:	9b03      	ldr	r3, [sp, #12]
 800bcae:	3307      	adds	r3, #7
 800bcb0:	f023 0307 	bic.w	r3, r3, #7
 800bcb4:	3308      	adds	r3, #8
 800bcb6:	9303      	str	r3, [sp, #12]
 800bcb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcba:	4433      	add	r3, r6
 800bcbc:	9309      	str	r3, [sp, #36]	@ 0x24
 800bcbe:	e76a      	b.n	800bb96 <_svfiprintf_r+0x52>
 800bcc0:	fb0c 3202 	mla	r2, ip, r2, r3
 800bcc4:	460c      	mov	r4, r1
 800bcc6:	2001      	movs	r0, #1
 800bcc8:	e7a8      	b.n	800bc1c <_svfiprintf_r+0xd8>
 800bcca:	2300      	movs	r3, #0
 800bccc:	3401      	adds	r4, #1
 800bcce:	9305      	str	r3, [sp, #20]
 800bcd0:	4619      	mov	r1, r3
 800bcd2:	f04f 0c0a 	mov.w	ip, #10
 800bcd6:	4620      	mov	r0, r4
 800bcd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bcdc:	3a30      	subs	r2, #48	@ 0x30
 800bcde:	2a09      	cmp	r2, #9
 800bce0:	d903      	bls.n	800bcea <_svfiprintf_r+0x1a6>
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d0c6      	beq.n	800bc74 <_svfiprintf_r+0x130>
 800bce6:	9105      	str	r1, [sp, #20]
 800bce8:	e7c4      	b.n	800bc74 <_svfiprintf_r+0x130>
 800bcea:	fb0c 2101 	mla	r1, ip, r1, r2
 800bcee:	4604      	mov	r4, r0
 800bcf0:	2301      	movs	r3, #1
 800bcf2:	e7f0      	b.n	800bcd6 <_svfiprintf_r+0x192>
 800bcf4:	ab03      	add	r3, sp, #12
 800bcf6:	9300      	str	r3, [sp, #0]
 800bcf8:	462a      	mov	r2, r5
 800bcfa:	4b0e      	ldr	r3, [pc, #56]	@ (800bd34 <_svfiprintf_r+0x1f0>)
 800bcfc:	a904      	add	r1, sp, #16
 800bcfe:	4638      	mov	r0, r7
 800bd00:	f7fd fd68 	bl	80097d4 <_printf_float>
 800bd04:	1c42      	adds	r2, r0, #1
 800bd06:	4606      	mov	r6, r0
 800bd08:	d1d6      	bne.n	800bcb8 <_svfiprintf_r+0x174>
 800bd0a:	89ab      	ldrh	r3, [r5, #12]
 800bd0c:	065b      	lsls	r3, r3, #25
 800bd0e:	f53f af2d 	bmi.w	800bb6c <_svfiprintf_r+0x28>
 800bd12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bd14:	e72c      	b.n	800bb70 <_svfiprintf_r+0x2c>
 800bd16:	ab03      	add	r3, sp, #12
 800bd18:	9300      	str	r3, [sp, #0]
 800bd1a:	462a      	mov	r2, r5
 800bd1c:	4b05      	ldr	r3, [pc, #20]	@ (800bd34 <_svfiprintf_r+0x1f0>)
 800bd1e:	a904      	add	r1, sp, #16
 800bd20:	4638      	mov	r0, r7
 800bd22:	f7fd ffef 	bl	8009d04 <_printf_i>
 800bd26:	e7ed      	b.n	800bd04 <_svfiprintf_r+0x1c0>
 800bd28:	0800eed7 	.word	0x0800eed7
 800bd2c:	0800eee1 	.word	0x0800eee1
 800bd30:	080097d5 	.word	0x080097d5
 800bd34:	0800ba8f 	.word	0x0800ba8f
 800bd38:	0800eedd 	.word	0x0800eedd

0800bd3c <_sungetc_r>:
 800bd3c:	b538      	push	{r3, r4, r5, lr}
 800bd3e:	1c4b      	adds	r3, r1, #1
 800bd40:	4614      	mov	r4, r2
 800bd42:	d103      	bne.n	800bd4c <_sungetc_r+0x10>
 800bd44:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800bd48:	4628      	mov	r0, r5
 800bd4a:	bd38      	pop	{r3, r4, r5, pc}
 800bd4c:	8993      	ldrh	r3, [r2, #12]
 800bd4e:	f023 0320 	bic.w	r3, r3, #32
 800bd52:	8193      	strh	r3, [r2, #12]
 800bd54:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bd56:	6852      	ldr	r2, [r2, #4]
 800bd58:	b2cd      	uxtb	r5, r1
 800bd5a:	b18b      	cbz	r3, 800bd80 <_sungetc_r+0x44>
 800bd5c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800bd5e:	4293      	cmp	r3, r2
 800bd60:	dd08      	ble.n	800bd74 <_sungetc_r+0x38>
 800bd62:	6823      	ldr	r3, [r4, #0]
 800bd64:	1e5a      	subs	r2, r3, #1
 800bd66:	6022      	str	r2, [r4, #0]
 800bd68:	f803 5c01 	strb.w	r5, [r3, #-1]
 800bd6c:	6863      	ldr	r3, [r4, #4]
 800bd6e:	3301      	adds	r3, #1
 800bd70:	6063      	str	r3, [r4, #4]
 800bd72:	e7e9      	b.n	800bd48 <_sungetc_r+0xc>
 800bd74:	4621      	mov	r1, r4
 800bd76:	f000 fd88 	bl	800c88a <__submore>
 800bd7a:	2800      	cmp	r0, #0
 800bd7c:	d0f1      	beq.n	800bd62 <_sungetc_r+0x26>
 800bd7e:	e7e1      	b.n	800bd44 <_sungetc_r+0x8>
 800bd80:	6921      	ldr	r1, [r4, #16]
 800bd82:	6823      	ldr	r3, [r4, #0]
 800bd84:	b151      	cbz	r1, 800bd9c <_sungetc_r+0x60>
 800bd86:	4299      	cmp	r1, r3
 800bd88:	d208      	bcs.n	800bd9c <_sungetc_r+0x60>
 800bd8a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800bd8e:	42a9      	cmp	r1, r5
 800bd90:	d104      	bne.n	800bd9c <_sungetc_r+0x60>
 800bd92:	3b01      	subs	r3, #1
 800bd94:	3201      	adds	r2, #1
 800bd96:	6023      	str	r3, [r4, #0]
 800bd98:	6062      	str	r2, [r4, #4]
 800bd9a:	e7d5      	b.n	800bd48 <_sungetc_r+0xc>
 800bd9c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800bda0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bda4:	6363      	str	r3, [r4, #52]	@ 0x34
 800bda6:	2303      	movs	r3, #3
 800bda8:	63a3      	str	r3, [r4, #56]	@ 0x38
 800bdaa:	4623      	mov	r3, r4
 800bdac:	f803 5f46 	strb.w	r5, [r3, #70]!
 800bdb0:	6023      	str	r3, [r4, #0]
 800bdb2:	2301      	movs	r3, #1
 800bdb4:	e7dc      	b.n	800bd70 <_sungetc_r+0x34>

0800bdb6 <__ssrefill_r>:
 800bdb6:	b510      	push	{r4, lr}
 800bdb8:	460c      	mov	r4, r1
 800bdba:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800bdbc:	b169      	cbz	r1, 800bdda <__ssrefill_r+0x24>
 800bdbe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bdc2:	4299      	cmp	r1, r3
 800bdc4:	d001      	beq.n	800bdca <__ssrefill_r+0x14>
 800bdc6:	f7ff fa77 	bl	800b2b8 <_free_r>
 800bdca:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bdcc:	6063      	str	r3, [r4, #4]
 800bdce:	2000      	movs	r0, #0
 800bdd0:	6360      	str	r0, [r4, #52]	@ 0x34
 800bdd2:	b113      	cbz	r3, 800bdda <__ssrefill_r+0x24>
 800bdd4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800bdd6:	6023      	str	r3, [r4, #0]
 800bdd8:	bd10      	pop	{r4, pc}
 800bdda:	6923      	ldr	r3, [r4, #16]
 800bddc:	6023      	str	r3, [r4, #0]
 800bdde:	2300      	movs	r3, #0
 800bde0:	6063      	str	r3, [r4, #4]
 800bde2:	89a3      	ldrh	r3, [r4, #12]
 800bde4:	f043 0320 	orr.w	r3, r3, #32
 800bde8:	81a3      	strh	r3, [r4, #12]
 800bdea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bdee:	e7f3      	b.n	800bdd8 <__ssrefill_r+0x22>

0800bdf0 <__ssvfiscanf_r>:
 800bdf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdf4:	460c      	mov	r4, r1
 800bdf6:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800bdfa:	2100      	movs	r1, #0
 800bdfc:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800be00:	49a6      	ldr	r1, [pc, #664]	@ (800c09c <__ssvfiscanf_r+0x2ac>)
 800be02:	91a0      	str	r1, [sp, #640]	@ 0x280
 800be04:	f10d 0804 	add.w	r8, sp, #4
 800be08:	49a5      	ldr	r1, [pc, #660]	@ (800c0a0 <__ssvfiscanf_r+0x2b0>)
 800be0a:	4fa6      	ldr	r7, [pc, #664]	@ (800c0a4 <__ssvfiscanf_r+0x2b4>)
 800be0c:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800be10:	4606      	mov	r6, r0
 800be12:	91a1      	str	r1, [sp, #644]	@ 0x284
 800be14:	9300      	str	r3, [sp, #0]
 800be16:	f892 9000 	ldrb.w	r9, [r2]
 800be1a:	f1b9 0f00 	cmp.w	r9, #0
 800be1e:	f000 8158 	beq.w	800c0d2 <__ssvfiscanf_r+0x2e2>
 800be22:	f817 3009 	ldrb.w	r3, [r7, r9]
 800be26:	f013 0308 	ands.w	r3, r3, #8
 800be2a:	f102 0501 	add.w	r5, r2, #1
 800be2e:	d019      	beq.n	800be64 <__ssvfiscanf_r+0x74>
 800be30:	6863      	ldr	r3, [r4, #4]
 800be32:	2b00      	cmp	r3, #0
 800be34:	dd0f      	ble.n	800be56 <__ssvfiscanf_r+0x66>
 800be36:	6823      	ldr	r3, [r4, #0]
 800be38:	781a      	ldrb	r2, [r3, #0]
 800be3a:	5cba      	ldrb	r2, [r7, r2]
 800be3c:	0712      	lsls	r2, r2, #28
 800be3e:	d401      	bmi.n	800be44 <__ssvfiscanf_r+0x54>
 800be40:	462a      	mov	r2, r5
 800be42:	e7e8      	b.n	800be16 <__ssvfiscanf_r+0x26>
 800be44:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800be46:	3201      	adds	r2, #1
 800be48:	9245      	str	r2, [sp, #276]	@ 0x114
 800be4a:	6862      	ldr	r2, [r4, #4]
 800be4c:	3301      	adds	r3, #1
 800be4e:	3a01      	subs	r2, #1
 800be50:	6062      	str	r2, [r4, #4]
 800be52:	6023      	str	r3, [r4, #0]
 800be54:	e7ec      	b.n	800be30 <__ssvfiscanf_r+0x40>
 800be56:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800be58:	4621      	mov	r1, r4
 800be5a:	4630      	mov	r0, r6
 800be5c:	4798      	blx	r3
 800be5e:	2800      	cmp	r0, #0
 800be60:	d0e9      	beq.n	800be36 <__ssvfiscanf_r+0x46>
 800be62:	e7ed      	b.n	800be40 <__ssvfiscanf_r+0x50>
 800be64:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800be68:	f040 8085 	bne.w	800bf76 <__ssvfiscanf_r+0x186>
 800be6c:	9341      	str	r3, [sp, #260]	@ 0x104
 800be6e:	9343      	str	r3, [sp, #268]	@ 0x10c
 800be70:	7853      	ldrb	r3, [r2, #1]
 800be72:	2b2a      	cmp	r3, #42	@ 0x2a
 800be74:	bf02      	ittt	eq
 800be76:	2310      	moveq	r3, #16
 800be78:	1c95      	addeq	r5, r2, #2
 800be7a:	9341      	streq	r3, [sp, #260]	@ 0x104
 800be7c:	220a      	movs	r2, #10
 800be7e:	46aa      	mov	sl, r5
 800be80:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800be84:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800be88:	2b09      	cmp	r3, #9
 800be8a:	d91e      	bls.n	800beca <__ssvfiscanf_r+0xda>
 800be8c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800c0a8 <__ssvfiscanf_r+0x2b8>
 800be90:	2203      	movs	r2, #3
 800be92:	4658      	mov	r0, fp
 800be94:	f7f4 f9b4 	bl	8000200 <memchr>
 800be98:	b138      	cbz	r0, 800beaa <__ssvfiscanf_r+0xba>
 800be9a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800be9c:	eba0 000b 	sub.w	r0, r0, fp
 800bea0:	2301      	movs	r3, #1
 800bea2:	4083      	lsls	r3, r0
 800bea4:	4313      	orrs	r3, r2
 800bea6:	9341      	str	r3, [sp, #260]	@ 0x104
 800bea8:	4655      	mov	r5, sl
 800beaa:	f815 3b01 	ldrb.w	r3, [r5], #1
 800beae:	2b78      	cmp	r3, #120	@ 0x78
 800beb0:	d806      	bhi.n	800bec0 <__ssvfiscanf_r+0xd0>
 800beb2:	2b57      	cmp	r3, #87	@ 0x57
 800beb4:	d810      	bhi.n	800bed8 <__ssvfiscanf_r+0xe8>
 800beb6:	2b25      	cmp	r3, #37	@ 0x25
 800beb8:	d05d      	beq.n	800bf76 <__ssvfiscanf_r+0x186>
 800beba:	d857      	bhi.n	800bf6c <__ssvfiscanf_r+0x17c>
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d075      	beq.n	800bfac <__ssvfiscanf_r+0x1bc>
 800bec0:	2303      	movs	r3, #3
 800bec2:	9347      	str	r3, [sp, #284]	@ 0x11c
 800bec4:	230a      	movs	r3, #10
 800bec6:	9342      	str	r3, [sp, #264]	@ 0x108
 800bec8:	e088      	b.n	800bfdc <__ssvfiscanf_r+0x1ec>
 800beca:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800becc:	fb02 1103 	mla	r1, r2, r3, r1
 800bed0:	3930      	subs	r1, #48	@ 0x30
 800bed2:	9143      	str	r1, [sp, #268]	@ 0x10c
 800bed4:	4655      	mov	r5, sl
 800bed6:	e7d2      	b.n	800be7e <__ssvfiscanf_r+0x8e>
 800bed8:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800bedc:	2a20      	cmp	r2, #32
 800bede:	d8ef      	bhi.n	800bec0 <__ssvfiscanf_r+0xd0>
 800bee0:	a101      	add	r1, pc, #4	@ (adr r1, 800bee8 <__ssvfiscanf_r+0xf8>)
 800bee2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bee6:	bf00      	nop
 800bee8:	0800bfbb 	.word	0x0800bfbb
 800beec:	0800bec1 	.word	0x0800bec1
 800bef0:	0800bec1 	.word	0x0800bec1
 800bef4:	0800c015 	.word	0x0800c015
 800bef8:	0800bec1 	.word	0x0800bec1
 800befc:	0800bec1 	.word	0x0800bec1
 800bf00:	0800bec1 	.word	0x0800bec1
 800bf04:	0800bec1 	.word	0x0800bec1
 800bf08:	0800bec1 	.word	0x0800bec1
 800bf0c:	0800bec1 	.word	0x0800bec1
 800bf10:	0800bec1 	.word	0x0800bec1
 800bf14:	0800c02b 	.word	0x0800c02b
 800bf18:	0800c011 	.word	0x0800c011
 800bf1c:	0800bf73 	.word	0x0800bf73
 800bf20:	0800bf73 	.word	0x0800bf73
 800bf24:	0800bf73 	.word	0x0800bf73
 800bf28:	0800bec1 	.word	0x0800bec1
 800bf2c:	0800bfcd 	.word	0x0800bfcd
 800bf30:	0800bec1 	.word	0x0800bec1
 800bf34:	0800bec1 	.word	0x0800bec1
 800bf38:	0800bec1 	.word	0x0800bec1
 800bf3c:	0800bec1 	.word	0x0800bec1
 800bf40:	0800c03b 	.word	0x0800c03b
 800bf44:	0800bfd5 	.word	0x0800bfd5
 800bf48:	0800bfb3 	.word	0x0800bfb3
 800bf4c:	0800bec1 	.word	0x0800bec1
 800bf50:	0800bec1 	.word	0x0800bec1
 800bf54:	0800c037 	.word	0x0800c037
 800bf58:	0800bec1 	.word	0x0800bec1
 800bf5c:	0800c011 	.word	0x0800c011
 800bf60:	0800bec1 	.word	0x0800bec1
 800bf64:	0800bec1 	.word	0x0800bec1
 800bf68:	0800bfbb 	.word	0x0800bfbb
 800bf6c:	3b45      	subs	r3, #69	@ 0x45
 800bf6e:	2b02      	cmp	r3, #2
 800bf70:	d8a6      	bhi.n	800bec0 <__ssvfiscanf_r+0xd0>
 800bf72:	2305      	movs	r3, #5
 800bf74:	e031      	b.n	800bfda <__ssvfiscanf_r+0x1ea>
 800bf76:	6863      	ldr	r3, [r4, #4]
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	dd0d      	ble.n	800bf98 <__ssvfiscanf_r+0x1a8>
 800bf7c:	6823      	ldr	r3, [r4, #0]
 800bf7e:	781a      	ldrb	r2, [r3, #0]
 800bf80:	454a      	cmp	r2, r9
 800bf82:	f040 80a6 	bne.w	800c0d2 <__ssvfiscanf_r+0x2e2>
 800bf86:	3301      	adds	r3, #1
 800bf88:	6862      	ldr	r2, [r4, #4]
 800bf8a:	6023      	str	r3, [r4, #0]
 800bf8c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800bf8e:	3a01      	subs	r2, #1
 800bf90:	3301      	adds	r3, #1
 800bf92:	6062      	str	r2, [r4, #4]
 800bf94:	9345      	str	r3, [sp, #276]	@ 0x114
 800bf96:	e753      	b.n	800be40 <__ssvfiscanf_r+0x50>
 800bf98:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800bf9a:	4621      	mov	r1, r4
 800bf9c:	4630      	mov	r0, r6
 800bf9e:	4798      	blx	r3
 800bfa0:	2800      	cmp	r0, #0
 800bfa2:	d0eb      	beq.n	800bf7c <__ssvfiscanf_r+0x18c>
 800bfa4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800bfa6:	2800      	cmp	r0, #0
 800bfa8:	f040 808b 	bne.w	800c0c2 <__ssvfiscanf_r+0x2d2>
 800bfac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bfb0:	e08b      	b.n	800c0ca <__ssvfiscanf_r+0x2da>
 800bfb2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800bfb4:	f042 0220 	orr.w	r2, r2, #32
 800bfb8:	9241      	str	r2, [sp, #260]	@ 0x104
 800bfba:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800bfbc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bfc0:	9241      	str	r2, [sp, #260]	@ 0x104
 800bfc2:	2210      	movs	r2, #16
 800bfc4:	2b6e      	cmp	r3, #110	@ 0x6e
 800bfc6:	9242      	str	r2, [sp, #264]	@ 0x108
 800bfc8:	d902      	bls.n	800bfd0 <__ssvfiscanf_r+0x1e0>
 800bfca:	e005      	b.n	800bfd8 <__ssvfiscanf_r+0x1e8>
 800bfcc:	2300      	movs	r3, #0
 800bfce:	9342      	str	r3, [sp, #264]	@ 0x108
 800bfd0:	2303      	movs	r3, #3
 800bfd2:	e002      	b.n	800bfda <__ssvfiscanf_r+0x1ea>
 800bfd4:	2308      	movs	r3, #8
 800bfd6:	9342      	str	r3, [sp, #264]	@ 0x108
 800bfd8:	2304      	movs	r3, #4
 800bfda:	9347      	str	r3, [sp, #284]	@ 0x11c
 800bfdc:	6863      	ldr	r3, [r4, #4]
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	dd39      	ble.n	800c056 <__ssvfiscanf_r+0x266>
 800bfe2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800bfe4:	0659      	lsls	r1, r3, #25
 800bfe6:	d404      	bmi.n	800bff2 <__ssvfiscanf_r+0x202>
 800bfe8:	6823      	ldr	r3, [r4, #0]
 800bfea:	781a      	ldrb	r2, [r3, #0]
 800bfec:	5cba      	ldrb	r2, [r7, r2]
 800bfee:	0712      	lsls	r2, r2, #28
 800bff0:	d438      	bmi.n	800c064 <__ssvfiscanf_r+0x274>
 800bff2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800bff4:	2b02      	cmp	r3, #2
 800bff6:	dc47      	bgt.n	800c088 <__ssvfiscanf_r+0x298>
 800bff8:	466b      	mov	r3, sp
 800bffa:	4622      	mov	r2, r4
 800bffc:	a941      	add	r1, sp, #260	@ 0x104
 800bffe:	4630      	mov	r0, r6
 800c000:	f000 f9ae 	bl	800c360 <_scanf_chars>
 800c004:	2801      	cmp	r0, #1
 800c006:	d064      	beq.n	800c0d2 <__ssvfiscanf_r+0x2e2>
 800c008:	2802      	cmp	r0, #2
 800c00a:	f47f af19 	bne.w	800be40 <__ssvfiscanf_r+0x50>
 800c00e:	e7c9      	b.n	800bfa4 <__ssvfiscanf_r+0x1b4>
 800c010:	220a      	movs	r2, #10
 800c012:	e7d7      	b.n	800bfc4 <__ssvfiscanf_r+0x1d4>
 800c014:	4629      	mov	r1, r5
 800c016:	4640      	mov	r0, r8
 800c018:	f000 fbfe 	bl	800c818 <__sccl>
 800c01c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c01e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c022:	9341      	str	r3, [sp, #260]	@ 0x104
 800c024:	4605      	mov	r5, r0
 800c026:	2301      	movs	r3, #1
 800c028:	e7d7      	b.n	800bfda <__ssvfiscanf_r+0x1ea>
 800c02a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c02c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c030:	9341      	str	r3, [sp, #260]	@ 0x104
 800c032:	2300      	movs	r3, #0
 800c034:	e7d1      	b.n	800bfda <__ssvfiscanf_r+0x1ea>
 800c036:	2302      	movs	r3, #2
 800c038:	e7cf      	b.n	800bfda <__ssvfiscanf_r+0x1ea>
 800c03a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800c03c:	06c3      	lsls	r3, r0, #27
 800c03e:	f53f aeff 	bmi.w	800be40 <__ssvfiscanf_r+0x50>
 800c042:	9b00      	ldr	r3, [sp, #0]
 800c044:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c046:	1d19      	adds	r1, r3, #4
 800c048:	9100      	str	r1, [sp, #0]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	07c0      	lsls	r0, r0, #31
 800c04e:	bf4c      	ite	mi
 800c050:	801a      	strhmi	r2, [r3, #0]
 800c052:	601a      	strpl	r2, [r3, #0]
 800c054:	e6f4      	b.n	800be40 <__ssvfiscanf_r+0x50>
 800c056:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c058:	4621      	mov	r1, r4
 800c05a:	4630      	mov	r0, r6
 800c05c:	4798      	blx	r3
 800c05e:	2800      	cmp	r0, #0
 800c060:	d0bf      	beq.n	800bfe2 <__ssvfiscanf_r+0x1f2>
 800c062:	e79f      	b.n	800bfa4 <__ssvfiscanf_r+0x1b4>
 800c064:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c066:	3201      	adds	r2, #1
 800c068:	9245      	str	r2, [sp, #276]	@ 0x114
 800c06a:	6862      	ldr	r2, [r4, #4]
 800c06c:	3a01      	subs	r2, #1
 800c06e:	2a00      	cmp	r2, #0
 800c070:	6062      	str	r2, [r4, #4]
 800c072:	dd02      	ble.n	800c07a <__ssvfiscanf_r+0x28a>
 800c074:	3301      	adds	r3, #1
 800c076:	6023      	str	r3, [r4, #0]
 800c078:	e7b6      	b.n	800bfe8 <__ssvfiscanf_r+0x1f8>
 800c07a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c07c:	4621      	mov	r1, r4
 800c07e:	4630      	mov	r0, r6
 800c080:	4798      	blx	r3
 800c082:	2800      	cmp	r0, #0
 800c084:	d0b0      	beq.n	800bfe8 <__ssvfiscanf_r+0x1f8>
 800c086:	e78d      	b.n	800bfa4 <__ssvfiscanf_r+0x1b4>
 800c088:	2b04      	cmp	r3, #4
 800c08a:	dc0f      	bgt.n	800c0ac <__ssvfiscanf_r+0x2bc>
 800c08c:	466b      	mov	r3, sp
 800c08e:	4622      	mov	r2, r4
 800c090:	a941      	add	r1, sp, #260	@ 0x104
 800c092:	4630      	mov	r0, r6
 800c094:	f000 f9be 	bl	800c414 <_scanf_i>
 800c098:	e7b4      	b.n	800c004 <__ssvfiscanf_r+0x214>
 800c09a:	bf00      	nop
 800c09c:	0800bd3d 	.word	0x0800bd3d
 800c0a0:	0800bdb7 	.word	0x0800bdb7
 800c0a4:	0800ecb5 	.word	0x0800ecb5
 800c0a8:	0800eedd 	.word	0x0800eedd
 800c0ac:	4b0a      	ldr	r3, [pc, #40]	@ (800c0d8 <__ssvfiscanf_r+0x2e8>)
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	f43f aec6 	beq.w	800be40 <__ssvfiscanf_r+0x50>
 800c0b4:	466b      	mov	r3, sp
 800c0b6:	4622      	mov	r2, r4
 800c0b8:	a941      	add	r1, sp, #260	@ 0x104
 800c0ba:	4630      	mov	r0, r6
 800c0bc:	f3af 8000 	nop.w
 800c0c0:	e7a0      	b.n	800c004 <__ssvfiscanf_r+0x214>
 800c0c2:	89a3      	ldrh	r3, [r4, #12]
 800c0c4:	065b      	lsls	r3, r3, #25
 800c0c6:	f53f af71 	bmi.w	800bfac <__ssvfiscanf_r+0x1bc>
 800c0ca:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800c0ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0d2:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c0d4:	e7f9      	b.n	800c0ca <__ssvfiscanf_r+0x2da>
 800c0d6:	bf00      	nop
 800c0d8:	00000000 	.word	0x00000000

0800c0dc <__sfputc_r>:
 800c0dc:	6893      	ldr	r3, [r2, #8]
 800c0de:	3b01      	subs	r3, #1
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	b410      	push	{r4}
 800c0e4:	6093      	str	r3, [r2, #8]
 800c0e6:	da08      	bge.n	800c0fa <__sfputc_r+0x1e>
 800c0e8:	6994      	ldr	r4, [r2, #24]
 800c0ea:	42a3      	cmp	r3, r4
 800c0ec:	db01      	blt.n	800c0f2 <__sfputc_r+0x16>
 800c0ee:	290a      	cmp	r1, #10
 800c0f0:	d103      	bne.n	800c0fa <__sfputc_r+0x1e>
 800c0f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c0f6:	f7fe b91e 	b.w	800a336 <__swbuf_r>
 800c0fa:	6813      	ldr	r3, [r2, #0]
 800c0fc:	1c58      	adds	r0, r3, #1
 800c0fe:	6010      	str	r0, [r2, #0]
 800c100:	7019      	strb	r1, [r3, #0]
 800c102:	4608      	mov	r0, r1
 800c104:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c108:	4770      	bx	lr

0800c10a <__sfputs_r>:
 800c10a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c10c:	4606      	mov	r6, r0
 800c10e:	460f      	mov	r7, r1
 800c110:	4614      	mov	r4, r2
 800c112:	18d5      	adds	r5, r2, r3
 800c114:	42ac      	cmp	r4, r5
 800c116:	d101      	bne.n	800c11c <__sfputs_r+0x12>
 800c118:	2000      	movs	r0, #0
 800c11a:	e007      	b.n	800c12c <__sfputs_r+0x22>
 800c11c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c120:	463a      	mov	r2, r7
 800c122:	4630      	mov	r0, r6
 800c124:	f7ff ffda 	bl	800c0dc <__sfputc_r>
 800c128:	1c43      	adds	r3, r0, #1
 800c12a:	d1f3      	bne.n	800c114 <__sfputs_r+0xa>
 800c12c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c130 <_vfiprintf_r>:
 800c130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c134:	460d      	mov	r5, r1
 800c136:	b09d      	sub	sp, #116	@ 0x74
 800c138:	4614      	mov	r4, r2
 800c13a:	4698      	mov	r8, r3
 800c13c:	4606      	mov	r6, r0
 800c13e:	b118      	cbz	r0, 800c148 <_vfiprintf_r+0x18>
 800c140:	6a03      	ldr	r3, [r0, #32]
 800c142:	b90b      	cbnz	r3, 800c148 <_vfiprintf_r+0x18>
 800c144:	f7fd ff88 	bl	800a058 <__sinit>
 800c148:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c14a:	07d9      	lsls	r1, r3, #31
 800c14c:	d405      	bmi.n	800c15a <_vfiprintf_r+0x2a>
 800c14e:	89ab      	ldrh	r3, [r5, #12]
 800c150:	059a      	lsls	r2, r3, #22
 800c152:	d402      	bmi.n	800c15a <_vfiprintf_r+0x2a>
 800c154:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c156:	f7fe fa46 	bl	800a5e6 <__retarget_lock_acquire_recursive>
 800c15a:	89ab      	ldrh	r3, [r5, #12]
 800c15c:	071b      	lsls	r3, r3, #28
 800c15e:	d501      	bpl.n	800c164 <_vfiprintf_r+0x34>
 800c160:	692b      	ldr	r3, [r5, #16]
 800c162:	b99b      	cbnz	r3, 800c18c <_vfiprintf_r+0x5c>
 800c164:	4629      	mov	r1, r5
 800c166:	4630      	mov	r0, r6
 800c168:	f7fe f924 	bl	800a3b4 <__swsetup_r>
 800c16c:	b170      	cbz	r0, 800c18c <_vfiprintf_r+0x5c>
 800c16e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c170:	07dc      	lsls	r4, r3, #31
 800c172:	d504      	bpl.n	800c17e <_vfiprintf_r+0x4e>
 800c174:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c178:	b01d      	add	sp, #116	@ 0x74
 800c17a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c17e:	89ab      	ldrh	r3, [r5, #12]
 800c180:	0598      	lsls	r0, r3, #22
 800c182:	d4f7      	bmi.n	800c174 <_vfiprintf_r+0x44>
 800c184:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c186:	f7fe fa2f 	bl	800a5e8 <__retarget_lock_release_recursive>
 800c18a:	e7f3      	b.n	800c174 <_vfiprintf_r+0x44>
 800c18c:	2300      	movs	r3, #0
 800c18e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c190:	2320      	movs	r3, #32
 800c192:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c196:	f8cd 800c 	str.w	r8, [sp, #12]
 800c19a:	2330      	movs	r3, #48	@ 0x30
 800c19c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c34c <_vfiprintf_r+0x21c>
 800c1a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c1a4:	f04f 0901 	mov.w	r9, #1
 800c1a8:	4623      	mov	r3, r4
 800c1aa:	469a      	mov	sl, r3
 800c1ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c1b0:	b10a      	cbz	r2, 800c1b6 <_vfiprintf_r+0x86>
 800c1b2:	2a25      	cmp	r2, #37	@ 0x25
 800c1b4:	d1f9      	bne.n	800c1aa <_vfiprintf_r+0x7a>
 800c1b6:	ebba 0b04 	subs.w	fp, sl, r4
 800c1ba:	d00b      	beq.n	800c1d4 <_vfiprintf_r+0xa4>
 800c1bc:	465b      	mov	r3, fp
 800c1be:	4622      	mov	r2, r4
 800c1c0:	4629      	mov	r1, r5
 800c1c2:	4630      	mov	r0, r6
 800c1c4:	f7ff ffa1 	bl	800c10a <__sfputs_r>
 800c1c8:	3001      	adds	r0, #1
 800c1ca:	f000 80a7 	beq.w	800c31c <_vfiprintf_r+0x1ec>
 800c1ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c1d0:	445a      	add	r2, fp
 800c1d2:	9209      	str	r2, [sp, #36]	@ 0x24
 800c1d4:	f89a 3000 	ldrb.w	r3, [sl]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	f000 809f 	beq.w	800c31c <_vfiprintf_r+0x1ec>
 800c1de:	2300      	movs	r3, #0
 800c1e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c1e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c1e8:	f10a 0a01 	add.w	sl, sl, #1
 800c1ec:	9304      	str	r3, [sp, #16]
 800c1ee:	9307      	str	r3, [sp, #28]
 800c1f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c1f4:	931a      	str	r3, [sp, #104]	@ 0x68
 800c1f6:	4654      	mov	r4, sl
 800c1f8:	2205      	movs	r2, #5
 800c1fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1fe:	4853      	ldr	r0, [pc, #332]	@ (800c34c <_vfiprintf_r+0x21c>)
 800c200:	f7f3 fffe 	bl	8000200 <memchr>
 800c204:	9a04      	ldr	r2, [sp, #16]
 800c206:	b9d8      	cbnz	r0, 800c240 <_vfiprintf_r+0x110>
 800c208:	06d1      	lsls	r1, r2, #27
 800c20a:	bf44      	itt	mi
 800c20c:	2320      	movmi	r3, #32
 800c20e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c212:	0713      	lsls	r3, r2, #28
 800c214:	bf44      	itt	mi
 800c216:	232b      	movmi	r3, #43	@ 0x2b
 800c218:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c21c:	f89a 3000 	ldrb.w	r3, [sl]
 800c220:	2b2a      	cmp	r3, #42	@ 0x2a
 800c222:	d015      	beq.n	800c250 <_vfiprintf_r+0x120>
 800c224:	9a07      	ldr	r2, [sp, #28]
 800c226:	4654      	mov	r4, sl
 800c228:	2000      	movs	r0, #0
 800c22a:	f04f 0c0a 	mov.w	ip, #10
 800c22e:	4621      	mov	r1, r4
 800c230:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c234:	3b30      	subs	r3, #48	@ 0x30
 800c236:	2b09      	cmp	r3, #9
 800c238:	d94b      	bls.n	800c2d2 <_vfiprintf_r+0x1a2>
 800c23a:	b1b0      	cbz	r0, 800c26a <_vfiprintf_r+0x13a>
 800c23c:	9207      	str	r2, [sp, #28]
 800c23e:	e014      	b.n	800c26a <_vfiprintf_r+0x13a>
 800c240:	eba0 0308 	sub.w	r3, r0, r8
 800c244:	fa09 f303 	lsl.w	r3, r9, r3
 800c248:	4313      	orrs	r3, r2
 800c24a:	9304      	str	r3, [sp, #16]
 800c24c:	46a2      	mov	sl, r4
 800c24e:	e7d2      	b.n	800c1f6 <_vfiprintf_r+0xc6>
 800c250:	9b03      	ldr	r3, [sp, #12]
 800c252:	1d19      	adds	r1, r3, #4
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	9103      	str	r1, [sp, #12]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	bfbb      	ittet	lt
 800c25c:	425b      	neglt	r3, r3
 800c25e:	f042 0202 	orrlt.w	r2, r2, #2
 800c262:	9307      	strge	r3, [sp, #28]
 800c264:	9307      	strlt	r3, [sp, #28]
 800c266:	bfb8      	it	lt
 800c268:	9204      	strlt	r2, [sp, #16]
 800c26a:	7823      	ldrb	r3, [r4, #0]
 800c26c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c26e:	d10a      	bne.n	800c286 <_vfiprintf_r+0x156>
 800c270:	7863      	ldrb	r3, [r4, #1]
 800c272:	2b2a      	cmp	r3, #42	@ 0x2a
 800c274:	d132      	bne.n	800c2dc <_vfiprintf_r+0x1ac>
 800c276:	9b03      	ldr	r3, [sp, #12]
 800c278:	1d1a      	adds	r2, r3, #4
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	9203      	str	r2, [sp, #12]
 800c27e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c282:	3402      	adds	r4, #2
 800c284:	9305      	str	r3, [sp, #20]
 800c286:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c35c <_vfiprintf_r+0x22c>
 800c28a:	7821      	ldrb	r1, [r4, #0]
 800c28c:	2203      	movs	r2, #3
 800c28e:	4650      	mov	r0, sl
 800c290:	f7f3 ffb6 	bl	8000200 <memchr>
 800c294:	b138      	cbz	r0, 800c2a6 <_vfiprintf_r+0x176>
 800c296:	9b04      	ldr	r3, [sp, #16]
 800c298:	eba0 000a 	sub.w	r0, r0, sl
 800c29c:	2240      	movs	r2, #64	@ 0x40
 800c29e:	4082      	lsls	r2, r0
 800c2a0:	4313      	orrs	r3, r2
 800c2a2:	3401      	adds	r4, #1
 800c2a4:	9304      	str	r3, [sp, #16]
 800c2a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2aa:	4829      	ldr	r0, [pc, #164]	@ (800c350 <_vfiprintf_r+0x220>)
 800c2ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c2b0:	2206      	movs	r2, #6
 800c2b2:	f7f3 ffa5 	bl	8000200 <memchr>
 800c2b6:	2800      	cmp	r0, #0
 800c2b8:	d03f      	beq.n	800c33a <_vfiprintf_r+0x20a>
 800c2ba:	4b26      	ldr	r3, [pc, #152]	@ (800c354 <_vfiprintf_r+0x224>)
 800c2bc:	bb1b      	cbnz	r3, 800c306 <_vfiprintf_r+0x1d6>
 800c2be:	9b03      	ldr	r3, [sp, #12]
 800c2c0:	3307      	adds	r3, #7
 800c2c2:	f023 0307 	bic.w	r3, r3, #7
 800c2c6:	3308      	adds	r3, #8
 800c2c8:	9303      	str	r3, [sp, #12]
 800c2ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2cc:	443b      	add	r3, r7
 800c2ce:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2d0:	e76a      	b.n	800c1a8 <_vfiprintf_r+0x78>
 800c2d2:	fb0c 3202 	mla	r2, ip, r2, r3
 800c2d6:	460c      	mov	r4, r1
 800c2d8:	2001      	movs	r0, #1
 800c2da:	e7a8      	b.n	800c22e <_vfiprintf_r+0xfe>
 800c2dc:	2300      	movs	r3, #0
 800c2de:	3401      	adds	r4, #1
 800c2e0:	9305      	str	r3, [sp, #20]
 800c2e2:	4619      	mov	r1, r3
 800c2e4:	f04f 0c0a 	mov.w	ip, #10
 800c2e8:	4620      	mov	r0, r4
 800c2ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c2ee:	3a30      	subs	r2, #48	@ 0x30
 800c2f0:	2a09      	cmp	r2, #9
 800c2f2:	d903      	bls.n	800c2fc <_vfiprintf_r+0x1cc>
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d0c6      	beq.n	800c286 <_vfiprintf_r+0x156>
 800c2f8:	9105      	str	r1, [sp, #20]
 800c2fa:	e7c4      	b.n	800c286 <_vfiprintf_r+0x156>
 800c2fc:	fb0c 2101 	mla	r1, ip, r1, r2
 800c300:	4604      	mov	r4, r0
 800c302:	2301      	movs	r3, #1
 800c304:	e7f0      	b.n	800c2e8 <_vfiprintf_r+0x1b8>
 800c306:	ab03      	add	r3, sp, #12
 800c308:	9300      	str	r3, [sp, #0]
 800c30a:	462a      	mov	r2, r5
 800c30c:	4b12      	ldr	r3, [pc, #72]	@ (800c358 <_vfiprintf_r+0x228>)
 800c30e:	a904      	add	r1, sp, #16
 800c310:	4630      	mov	r0, r6
 800c312:	f7fd fa5f 	bl	80097d4 <_printf_float>
 800c316:	4607      	mov	r7, r0
 800c318:	1c78      	adds	r0, r7, #1
 800c31a:	d1d6      	bne.n	800c2ca <_vfiprintf_r+0x19a>
 800c31c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c31e:	07d9      	lsls	r1, r3, #31
 800c320:	d405      	bmi.n	800c32e <_vfiprintf_r+0x1fe>
 800c322:	89ab      	ldrh	r3, [r5, #12]
 800c324:	059a      	lsls	r2, r3, #22
 800c326:	d402      	bmi.n	800c32e <_vfiprintf_r+0x1fe>
 800c328:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c32a:	f7fe f95d 	bl	800a5e8 <__retarget_lock_release_recursive>
 800c32e:	89ab      	ldrh	r3, [r5, #12]
 800c330:	065b      	lsls	r3, r3, #25
 800c332:	f53f af1f 	bmi.w	800c174 <_vfiprintf_r+0x44>
 800c336:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c338:	e71e      	b.n	800c178 <_vfiprintf_r+0x48>
 800c33a:	ab03      	add	r3, sp, #12
 800c33c:	9300      	str	r3, [sp, #0]
 800c33e:	462a      	mov	r2, r5
 800c340:	4b05      	ldr	r3, [pc, #20]	@ (800c358 <_vfiprintf_r+0x228>)
 800c342:	a904      	add	r1, sp, #16
 800c344:	4630      	mov	r0, r6
 800c346:	f7fd fcdd 	bl	8009d04 <_printf_i>
 800c34a:	e7e4      	b.n	800c316 <_vfiprintf_r+0x1e6>
 800c34c:	0800eed7 	.word	0x0800eed7
 800c350:	0800eee1 	.word	0x0800eee1
 800c354:	080097d5 	.word	0x080097d5
 800c358:	0800c10b 	.word	0x0800c10b
 800c35c:	0800eedd 	.word	0x0800eedd

0800c360 <_scanf_chars>:
 800c360:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c364:	4615      	mov	r5, r2
 800c366:	688a      	ldr	r2, [r1, #8]
 800c368:	4680      	mov	r8, r0
 800c36a:	460c      	mov	r4, r1
 800c36c:	b932      	cbnz	r2, 800c37c <_scanf_chars+0x1c>
 800c36e:	698a      	ldr	r2, [r1, #24]
 800c370:	2a00      	cmp	r2, #0
 800c372:	bf14      	ite	ne
 800c374:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 800c378:	2201      	moveq	r2, #1
 800c37a:	608a      	str	r2, [r1, #8]
 800c37c:	6822      	ldr	r2, [r4, #0]
 800c37e:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800c410 <_scanf_chars+0xb0>
 800c382:	06d1      	lsls	r1, r2, #27
 800c384:	bf5f      	itttt	pl
 800c386:	681a      	ldrpl	r2, [r3, #0]
 800c388:	1d11      	addpl	r1, r2, #4
 800c38a:	6019      	strpl	r1, [r3, #0]
 800c38c:	6816      	ldrpl	r6, [r2, #0]
 800c38e:	2700      	movs	r7, #0
 800c390:	69a0      	ldr	r0, [r4, #24]
 800c392:	b188      	cbz	r0, 800c3b8 <_scanf_chars+0x58>
 800c394:	2801      	cmp	r0, #1
 800c396:	d107      	bne.n	800c3a8 <_scanf_chars+0x48>
 800c398:	682b      	ldr	r3, [r5, #0]
 800c39a:	781a      	ldrb	r2, [r3, #0]
 800c39c:	6963      	ldr	r3, [r4, #20]
 800c39e:	5c9b      	ldrb	r3, [r3, r2]
 800c3a0:	b953      	cbnz	r3, 800c3b8 <_scanf_chars+0x58>
 800c3a2:	2f00      	cmp	r7, #0
 800c3a4:	d031      	beq.n	800c40a <_scanf_chars+0xaa>
 800c3a6:	e022      	b.n	800c3ee <_scanf_chars+0x8e>
 800c3a8:	2802      	cmp	r0, #2
 800c3aa:	d120      	bne.n	800c3ee <_scanf_chars+0x8e>
 800c3ac:	682b      	ldr	r3, [r5, #0]
 800c3ae:	781b      	ldrb	r3, [r3, #0]
 800c3b0:	f819 3003 	ldrb.w	r3, [r9, r3]
 800c3b4:	071b      	lsls	r3, r3, #28
 800c3b6:	d41a      	bmi.n	800c3ee <_scanf_chars+0x8e>
 800c3b8:	6823      	ldr	r3, [r4, #0]
 800c3ba:	06da      	lsls	r2, r3, #27
 800c3bc:	bf5e      	ittt	pl
 800c3be:	682b      	ldrpl	r3, [r5, #0]
 800c3c0:	781b      	ldrbpl	r3, [r3, #0]
 800c3c2:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c3c6:	682a      	ldr	r2, [r5, #0]
 800c3c8:	686b      	ldr	r3, [r5, #4]
 800c3ca:	3201      	adds	r2, #1
 800c3cc:	602a      	str	r2, [r5, #0]
 800c3ce:	68a2      	ldr	r2, [r4, #8]
 800c3d0:	3b01      	subs	r3, #1
 800c3d2:	3a01      	subs	r2, #1
 800c3d4:	606b      	str	r3, [r5, #4]
 800c3d6:	3701      	adds	r7, #1
 800c3d8:	60a2      	str	r2, [r4, #8]
 800c3da:	b142      	cbz	r2, 800c3ee <_scanf_chars+0x8e>
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	dcd7      	bgt.n	800c390 <_scanf_chars+0x30>
 800c3e0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c3e4:	4629      	mov	r1, r5
 800c3e6:	4640      	mov	r0, r8
 800c3e8:	4798      	blx	r3
 800c3ea:	2800      	cmp	r0, #0
 800c3ec:	d0d0      	beq.n	800c390 <_scanf_chars+0x30>
 800c3ee:	6823      	ldr	r3, [r4, #0]
 800c3f0:	f013 0310 	ands.w	r3, r3, #16
 800c3f4:	d105      	bne.n	800c402 <_scanf_chars+0xa2>
 800c3f6:	68e2      	ldr	r2, [r4, #12]
 800c3f8:	3201      	adds	r2, #1
 800c3fa:	60e2      	str	r2, [r4, #12]
 800c3fc:	69a2      	ldr	r2, [r4, #24]
 800c3fe:	b102      	cbz	r2, 800c402 <_scanf_chars+0xa2>
 800c400:	7033      	strb	r3, [r6, #0]
 800c402:	6923      	ldr	r3, [r4, #16]
 800c404:	443b      	add	r3, r7
 800c406:	6123      	str	r3, [r4, #16]
 800c408:	2000      	movs	r0, #0
 800c40a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c40e:	bf00      	nop
 800c410:	0800ecb5 	.word	0x0800ecb5

0800c414 <_scanf_i>:
 800c414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c418:	4698      	mov	r8, r3
 800c41a:	4b74      	ldr	r3, [pc, #464]	@ (800c5ec <_scanf_i+0x1d8>)
 800c41c:	460c      	mov	r4, r1
 800c41e:	4682      	mov	sl, r0
 800c420:	4616      	mov	r6, r2
 800c422:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c426:	b087      	sub	sp, #28
 800c428:	ab03      	add	r3, sp, #12
 800c42a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c42e:	4b70      	ldr	r3, [pc, #448]	@ (800c5f0 <_scanf_i+0x1dc>)
 800c430:	69a1      	ldr	r1, [r4, #24]
 800c432:	4a70      	ldr	r2, [pc, #448]	@ (800c5f4 <_scanf_i+0x1e0>)
 800c434:	2903      	cmp	r1, #3
 800c436:	bf08      	it	eq
 800c438:	461a      	moveq	r2, r3
 800c43a:	68a3      	ldr	r3, [r4, #8]
 800c43c:	9201      	str	r2, [sp, #4]
 800c43e:	1e5a      	subs	r2, r3, #1
 800c440:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c444:	bf88      	it	hi
 800c446:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c44a:	4627      	mov	r7, r4
 800c44c:	bf82      	ittt	hi
 800c44e:	eb03 0905 	addhi.w	r9, r3, r5
 800c452:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c456:	60a3      	strhi	r3, [r4, #8]
 800c458:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c45c:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800c460:	bf98      	it	ls
 800c462:	f04f 0900 	movls.w	r9, #0
 800c466:	6023      	str	r3, [r4, #0]
 800c468:	463d      	mov	r5, r7
 800c46a:	f04f 0b00 	mov.w	fp, #0
 800c46e:	6831      	ldr	r1, [r6, #0]
 800c470:	ab03      	add	r3, sp, #12
 800c472:	7809      	ldrb	r1, [r1, #0]
 800c474:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c478:	2202      	movs	r2, #2
 800c47a:	f7f3 fec1 	bl	8000200 <memchr>
 800c47e:	b328      	cbz	r0, 800c4cc <_scanf_i+0xb8>
 800c480:	f1bb 0f01 	cmp.w	fp, #1
 800c484:	d159      	bne.n	800c53a <_scanf_i+0x126>
 800c486:	6862      	ldr	r2, [r4, #4]
 800c488:	b92a      	cbnz	r2, 800c496 <_scanf_i+0x82>
 800c48a:	6822      	ldr	r2, [r4, #0]
 800c48c:	2108      	movs	r1, #8
 800c48e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c492:	6061      	str	r1, [r4, #4]
 800c494:	6022      	str	r2, [r4, #0]
 800c496:	6822      	ldr	r2, [r4, #0]
 800c498:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800c49c:	6022      	str	r2, [r4, #0]
 800c49e:	68a2      	ldr	r2, [r4, #8]
 800c4a0:	1e51      	subs	r1, r2, #1
 800c4a2:	60a1      	str	r1, [r4, #8]
 800c4a4:	b192      	cbz	r2, 800c4cc <_scanf_i+0xb8>
 800c4a6:	6832      	ldr	r2, [r6, #0]
 800c4a8:	1c51      	adds	r1, r2, #1
 800c4aa:	6031      	str	r1, [r6, #0]
 800c4ac:	7812      	ldrb	r2, [r2, #0]
 800c4ae:	f805 2b01 	strb.w	r2, [r5], #1
 800c4b2:	6872      	ldr	r2, [r6, #4]
 800c4b4:	3a01      	subs	r2, #1
 800c4b6:	2a00      	cmp	r2, #0
 800c4b8:	6072      	str	r2, [r6, #4]
 800c4ba:	dc07      	bgt.n	800c4cc <_scanf_i+0xb8>
 800c4bc:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800c4c0:	4631      	mov	r1, r6
 800c4c2:	4650      	mov	r0, sl
 800c4c4:	4790      	blx	r2
 800c4c6:	2800      	cmp	r0, #0
 800c4c8:	f040 8085 	bne.w	800c5d6 <_scanf_i+0x1c2>
 800c4cc:	f10b 0b01 	add.w	fp, fp, #1
 800c4d0:	f1bb 0f03 	cmp.w	fp, #3
 800c4d4:	d1cb      	bne.n	800c46e <_scanf_i+0x5a>
 800c4d6:	6863      	ldr	r3, [r4, #4]
 800c4d8:	b90b      	cbnz	r3, 800c4de <_scanf_i+0xca>
 800c4da:	230a      	movs	r3, #10
 800c4dc:	6063      	str	r3, [r4, #4]
 800c4de:	6863      	ldr	r3, [r4, #4]
 800c4e0:	4945      	ldr	r1, [pc, #276]	@ (800c5f8 <_scanf_i+0x1e4>)
 800c4e2:	6960      	ldr	r0, [r4, #20]
 800c4e4:	1ac9      	subs	r1, r1, r3
 800c4e6:	f000 f997 	bl	800c818 <__sccl>
 800c4ea:	f04f 0b00 	mov.w	fp, #0
 800c4ee:	68a3      	ldr	r3, [r4, #8]
 800c4f0:	6822      	ldr	r2, [r4, #0]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d03d      	beq.n	800c572 <_scanf_i+0x15e>
 800c4f6:	6831      	ldr	r1, [r6, #0]
 800c4f8:	6960      	ldr	r0, [r4, #20]
 800c4fa:	f891 c000 	ldrb.w	ip, [r1]
 800c4fe:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c502:	2800      	cmp	r0, #0
 800c504:	d035      	beq.n	800c572 <_scanf_i+0x15e>
 800c506:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800c50a:	d124      	bne.n	800c556 <_scanf_i+0x142>
 800c50c:	0510      	lsls	r0, r2, #20
 800c50e:	d522      	bpl.n	800c556 <_scanf_i+0x142>
 800c510:	f10b 0b01 	add.w	fp, fp, #1
 800c514:	f1b9 0f00 	cmp.w	r9, #0
 800c518:	d003      	beq.n	800c522 <_scanf_i+0x10e>
 800c51a:	3301      	adds	r3, #1
 800c51c:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 800c520:	60a3      	str	r3, [r4, #8]
 800c522:	6873      	ldr	r3, [r6, #4]
 800c524:	3b01      	subs	r3, #1
 800c526:	2b00      	cmp	r3, #0
 800c528:	6073      	str	r3, [r6, #4]
 800c52a:	dd1b      	ble.n	800c564 <_scanf_i+0x150>
 800c52c:	6833      	ldr	r3, [r6, #0]
 800c52e:	3301      	adds	r3, #1
 800c530:	6033      	str	r3, [r6, #0]
 800c532:	68a3      	ldr	r3, [r4, #8]
 800c534:	3b01      	subs	r3, #1
 800c536:	60a3      	str	r3, [r4, #8]
 800c538:	e7d9      	b.n	800c4ee <_scanf_i+0xda>
 800c53a:	f1bb 0f02 	cmp.w	fp, #2
 800c53e:	d1ae      	bne.n	800c49e <_scanf_i+0x8a>
 800c540:	6822      	ldr	r2, [r4, #0]
 800c542:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800c546:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800c54a:	d1c4      	bne.n	800c4d6 <_scanf_i+0xc2>
 800c54c:	2110      	movs	r1, #16
 800c54e:	6061      	str	r1, [r4, #4]
 800c550:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c554:	e7a2      	b.n	800c49c <_scanf_i+0x88>
 800c556:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800c55a:	6022      	str	r2, [r4, #0]
 800c55c:	780b      	ldrb	r3, [r1, #0]
 800c55e:	f805 3b01 	strb.w	r3, [r5], #1
 800c562:	e7de      	b.n	800c522 <_scanf_i+0x10e>
 800c564:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c568:	4631      	mov	r1, r6
 800c56a:	4650      	mov	r0, sl
 800c56c:	4798      	blx	r3
 800c56e:	2800      	cmp	r0, #0
 800c570:	d0df      	beq.n	800c532 <_scanf_i+0x11e>
 800c572:	6823      	ldr	r3, [r4, #0]
 800c574:	05d9      	lsls	r1, r3, #23
 800c576:	d50d      	bpl.n	800c594 <_scanf_i+0x180>
 800c578:	42bd      	cmp	r5, r7
 800c57a:	d909      	bls.n	800c590 <_scanf_i+0x17c>
 800c57c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c580:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c584:	4632      	mov	r2, r6
 800c586:	4650      	mov	r0, sl
 800c588:	4798      	blx	r3
 800c58a:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 800c58e:	464d      	mov	r5, r9
 800c590:	42bd      	cmp	r5, r7
 800c592:	d028      	beq.n	800c5e6 <_scanf_i+0x1d2>
 800c594:	6822      	ldr	r2, [r4, #0]
 800c596:	f012 0210 	ands.w	r2, r2, #16
 800c59a:	d113      	bne.n	800c5c4 <_scanf_i+0x1b0>
 800c59c:	702a      	strb	r2, [r5, #0]
 800c59e:	6863      	ldr	r3, [r4, #4]
 800c5a0:	9e01      	ldr	r6, [sp, #4]
 800c5a2:	4639      	mov	r1, r7
 800c5a4:	4650      	mov	r0, sl
 800c5a6:	47b0      	blx	r6
 800c5a8:	f8d8 3000 	ldr.w	r3, [r8]
 800c5ac:	6821      	ldr	r1, [r4, #0]
 800c5ae:	1d1a      	adds	r2, r3, #4
 800c5b0:	f8c8 2000 	str.w	r2, [r8]
 800c5b4:	f011 0f20 	tst.w	r1, #32
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	d00f      	beq.n	800c5dc <_scanf_i+0x1c8>
 800c5bc:	6018      	str	r0, [r3, #0]
 800c5be:	68e3      	ldr	r3, [r4, #12]
 800c5c0:	3301      	adds	r3, #1
 800c5c2:	60e3      	str	r3, [r4, #12]
 800c5c4:	6923      	ldr	r3, [r4, #16]
 800c5c6:	1bed      	subs	r5, r5, r7
 800c5c8:	445d      	add	r5, fp
 800c5ca:	442b      	add	r3, r5
 800c5cc:	6123      	str	r3, [r4, #16]
 800c5ce:	2000      	movs	r0, #0
 800c5d0:	b007      	add	sp, #28
 800c5d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5d6:	f04f 0b00 	mov.w	fp, #0
 800c5da:	e7ca      	b.n	800c572 <_scanf_i+0x15e>
 800c5dc:	07ca      	lsls	r2, r1, #31
 800c5de:	bf4c      	ite	mi
 800c5e0:	8018      	strhmi	r0, [r3, #0]
 800c5e2:	6018      	strpl	r0, [r3, #0]
 800c5e4:	e7eb      	b.n	800c5be <_scanf_i+0x1aa>
 800c5e6:	2001      	movs	r0, #1
 800c5e8:	e7f2      	b.n	800c5d0 <_scanf_i+0x1bc>
 800c5ea:	bf00      	nop
 800c5ec:	0800d7bc 	.word	0x0800d7bc
 800c5f0:	0800cad1 	.word	0x0800cad1
 800c5f4:	0800cbb1 	.word	0x0800cbb1
 800c5f8:	0800eef8 	.word	0x0800eef8

0800c5fc <__sflush_r>:
 800c5fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c600:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c604:	0716      	lsls	r6, r2, #28
 800c606:	4605      	mov	r5, r0
 800c608:	460c      	mov	r4, r1
 800c60a:	d454      	bmi.n	800c6b6 <__sflush_r+0xba>
 800c60c:	684b      	ldr	r3, [r1, #4]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	dc02      	bgt.n	800c618 <__sflush_r+0x1c>
 800c612:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c614:	2b00      	cmp	r3, #0
 800c616:	dd48      	ble.n	800c6aa <__sflush_r+0xae>
 800c618:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c61a:	2e00      	cmp	r6, #0
 800c61c:	d045      	beq.n	800c6aa <__sflush_r+0xae>
 800c61e:	2300      	movs	r3, #0
 800c620:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c624:	682f      	ldr	r7, [r5, #0]
 800c626:	6a21      	ldr	r1, [r4, #32]
 800c628:	602b      	str	r3, [r5, #0]
 800c62a:	d030      	beq.n	800c68e <__sflush_r+0x92>
 800c62c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c62e:	89a3      	ldrh	r3, [r4, #12]
 800c630:	0759      	lsls	r1, r3, #29
 800c632:	d505      	bpl.n	800c640 <__sflush_r+0x44>
 800c634:	6863      	ldr	r3, [r4, #4]
 800c636:	1ad2      	subs	r2, r2, r3
 800c638:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c63a:	b10b      	cbz	r3, 800c640 <__sflush_r+0x44>
 800c63c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c63e:	1ad2      	subs	r2, r2, r3
 800c640:	2300      	movs	r3, #0
 800c642:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c644:	6a21      	ldr	r1, [r4, #32]
 800c646:	4628      	mov	r0, r5
 800c648:	47b0      	blx	r6
 800c64a:	1c43      	adds	r3, r0, #1
 800c64c:	89a3      	ldrh	r3, [r4, #12]
 800c64e:	d106      	bne.n	800c65e <__sflush_r+0x62>
 800c650:	6829      	ldr	r1, [r5, #0]
 800c652:	291d      	cmp	r1, #29
 800c654:	d82b      	bhi.n	800c6ae <__sflush_r+0xb2>
 800c656:	4a2a      	ldr	r2, [pc, #168]	@ (800c700 <__sflush_r+0x104>)
 800c658:	40ca      	lsrs	r2, r1
 800c65a:	07d6      	lsls	r6, r2, #31
 800c65c:	d527      	bpl.n	800c6ae <__sflush_r+0xb2>
 800c65e:	2200      	movs	r2, #0
 800c660:	6062      	str	r2, [r4, #4]
 800c662:	04d9      	lsls	r1, r3, #19
 800c664:	6922      	ldr	r2, [r4, #16]
 800c666:	6022      	str	r2, [r4, #0]
 800c668:	d504      	bpl.n	800c674 <__sflush_r+0x78>
 800c66a:	1c42      	adds	r2, r0, #1
 800c66c:	d101      	bne.n	800c672 <__sflush_r+0x76>
 800c66e:	682b      	ldr	r3, [r5, #0]
 800c670:	b903      	cbnz	r3, 800c674 <__sflush_r+0x78>
 800c672:	6560      	str	r0, [r4, #84]	@ 0x54
 800c674:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c676:	602f      	str	r7, [r5, #0]
 800c678:	b1b9      	cbz	r1, 800c6aa <__sflush_r+0xae>
 800c67a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c67e:	4299      	cmp	r1, r3
 800c680:	d002      	beq.n	800c688 <__sflush_r+0x8c>
 800c682:	4628      	mov	r0, r5
 800c684:	f7fe fe18 	bl	800b2b8 <_free_r>
 800c688:	2300      	movs	r3, #0
 800c68a:	6363      	str	r3, [r4, #52]	@ 0x34
 800c68c:	e00d      	b.n	800c6aa <__sflush_r+0xae>
 800c68e:	2301      	movs	r3, #1
 800c690:	4628      	mov	r0, r5
 800c692:	47b0      	blx	r6
 800c694:	4602      	mov	r2, r0
 800c696:	1c50      	adds	r0, r2, #1
 800c698:	d1c9      	bne.n	800c62e <__sflush_r+0x32>
 800c69a:	682b      	ldr	r3, [r5, #0]
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d0c6      	beq.n	800c62e <__sflush_r+0x32>
 800c6a0:	2b1d      	cmp	r3, #29
 800c6a2:	d001      	beq.n	800c6a8 <__sflush_r+0xac>
 800c6a4:	2b16      	cmp	r3, #22
 800c6a6:	d11e      	bne.n	800c6e6 <__sflush_r+0xea>
 800c6a8:	602f      	str	r7, [r5, #0]
 800c6aa:	2000      	movs	r0, #0
 800c6ac:	e022      	b.n	800c6f4 <__sflush_r+0xf8>
 800c6ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6b2:	b21b      	sxth	r3, r3
 800c6b4:	e01b      	b.n	800c6ee <__sflush_r+0xf2>
 800c6b6:	690f      	ldr	r7, [r1, #16]
 800c6b8:	2f00      	cmp	r7, #0
 800c6ba:	d0f6      	beq.n	800c6aa <__sflush_r+0xae>
 800c6bc:	0793      	lsls	r3, r2, #30
 800c6be:	680e      	ldr	r6, [r1, #0]
 800c6c0:	bf08      	it	eq
 800c6c2:	694b      	ldreq	r3, [r1, #20]
 800c6c4:	600f      	str	r7, [r1, #0]
 800c6c6:	bf18      	it	ne
 800c6c8:	2300      	movne	r3, #0
 800c6ca:	eba6 0807 	sub.w	r8, r6, r7
 800c6ce:	608b      	str	r3, [r1, #8]
 800c6d0:	f1b8 0f00 	cmp.w	r8, #0
 800c6d4:	dde9      	ble.n	800c6aa <__sflush_r+0xae>
 800c6d6:	6a21      	ldr	r1, [r4, #32]
 800c6d8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c6da:	4643      	mov	r3, r8
 800c6dc:	463a      	mov	r2, r7
 800c6de:	4628      	mov	r0, r5
 800c6e0:	47b0      	blx	r6
 800c6e2:	2800      	cmp	r0, #0
 800c6e4:	dc08      	bgt.n	800c6f8 <__sflush_r+0xfc>
 800c6e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6ee:	81a3      	strh	r3, [r4, #12]
 800c6f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c6f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6f8:	4407      	add	r7, r0
 800c6fa:	eba8 0800 	sub.w	r8, r8, r0
 800c6fe:	e7e7      	b.n	800c6d0 <__sflush_r+0xd4>
 800c700:	20400001 	.word	0x20400001

0800c704 <_fflush_r>:
 800c704:	b538      	push	{r3, r4, r5, lr}
 800c706:	690b      	ldr	r3, [r1, #16]
 800c708:	4605      	mov	r5, r0
 800c70a:	460c      	mov	r4, r1
 800c70c:	b913      	cbnz	r3, 800c714 <_fflush_r+0x10>
 800c70e:	2500      	movs	r5, #0
 800c710:	4628      	mov	r0, r5
 800c712:	bd38      	pop	{r3, r4, r5, pc}
 800c714:	b118      	cbz	r0, 800c71e <_fflush_r+0x1a>
 800c716:	6a03      	ldr	r3, [r0, #32]
 800c718:	b90b      	cbnz	r3, 800c71e <_fflush_r+0x1a>
 800c71a:	f7fd fc9d 	bl	800a058 <__sinit>
 800c71e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c722:	2b00      	cmp	r3, #0
 800c724:	d0f3      	beq.n	800c70e <_fflush_r+0xa>
 800c726:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c728:	07d0      	lsls	r0, r2, #31
 800c72a:	d404      	bmi.n	800c736 <_fflush_r+0x32>
 800c72c:	0599      	lsls	r1, r3, #22
 800c72e:	d402      	bmi.n	800c736 <_fflush_r+0x32>
 800c730:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c732:	f7fd ff58 	bl	800a5e6 <__retarget_lock_acquire_recursive>
 800c736:	4628      	mov	r0, r5
 800c738:	4621      	mov	r1, r4
 800c73a:	f7ff ff5f 	bl	800c5fc <__sflush_r>
 800c73e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c740:	07da      	lsls	r2, r3, #31
 800c742:	4605      	mov	r5, r0
 800c744:	d4e4      	bmi.n	800c710 <_fflush_r+0xc>
 800c746:	89a3      	ldrh	r3, [r4, #12]
 800c748:	059b      	lsls	r3, r3, #22
 800c74a:	d4e1      	bmi.n	800c710 <_fflush_r+0xc>
 800c74c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c74e:	f7fd ff4b 	bl	800a5e8 <__retarget_lock_release_recursive>
 800c752:	e7dd      	b.n	800c710 <_fflush_r+0xc>

0800c754 <__swhatbuf_r>:
 800c754:	b570      	push	{r4, r5, r6, lr}
 800c756:	460c      	mov	r4, r1
 800c758:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c75c:	2900      	cmp	r1, #0
 800c75e:	b096      	sub	sp, #88	@ 0x58
 800c760:	4615      	mov	r5, r2
 800c762:	461e      	mov	r6, r3
 800c764:	da0d      	bge.n	800c782 <__swhatbuf_r+0x2e>
 800c766:	89a3      	ldrh	r3, [r4, #12]
 800c768:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c76c:	f04f 0100 	mov.w	r1, #0
 800c770:	bf14      	ite	ne
 800c772:	2340      	movne	r3, #64	@ 0x40
 800c774:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c778:	2000      	movs	r0, #0
 800c77a:	6031      	str	r1, [r6, #0]
 800c77c:	602b      	str	r3, [r5, #0]
 800c77e:	b016      	add	sp, #88	@ 0x58
 800c780:	bd70      	pop	{r4, r5, r6, pc}
 800c782:	466a      	mov	r2, sp
 800c784:	f000 f8d6 	bl	800c934 <_fstat_r>
 800c788:	2800      	cmp	r0, #0
 800c78a:	dbec      	blt.n	800c766 <__swhatbuf_r+0x12>
 800c78c:	9901      	ldr	r1, [sp, #4]
 800c78e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c792:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c796:	4259      	negs	r1, r3
 800c798:	4159      	adcs	r1, r3
 800c79a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c79e:	e7eb      	b.n	800c778 <__swhatbuf_r+0x24>

0800c7a0 <__smakebuf_r>:
 800c7a0:	898b      	ldrh	r3, [r1, #12]
 800c7a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c7a4:	079d      	lsls	r5, r3, #30
 800c7a6:	4606      	mov	r6, r0
 800c7a8:	460c      	mov	r4, r1
 800c7aa:	d507      	bpl.n	800c7bc <__smakebuf_r+0x1c>
 800c7ac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c7b0:	6023      	str	r3, [r4, #0]
 800c7b2:	6123      	str	r3, [r4, #16]
 800c7b4:	2301      	movs	r3, #1
 800c7b6:	6163      	str	r3, [r4, #20]
 800c7b8:	b003      	add	sp, #12
 800c7ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7bc:	ab01      	add	r3, sp, #4
 800c7be:	466a      	mov	r2, sp
 800c7c0:	f7ff ffc8 	bl	800c754 <__swhatbuf_r>
 800c7c4:	9f00      	ldr	r7, [sp, #0]
 800c7c6:	4605      	mov	r5, r0
 800c7c8:	4639      	mov	r1, r7
 800c7ca:	4630      	mov	r0, r6
 800c7cc:	f7fc fea0 	bl	8009510 <_malloc_r>
 800c7d0:	b948      	cbnz	r0, 800c7e6 <__smakebuf_r+0x46>
 800c7d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7d6:	059a      	lsls	r2, r3, #22
 800c7d8:	d4ee      	bmi.n	800c7b8 <__smakebuf_r+0x18>
 800c7da:	f023 0303 	bic.w	r3, r3, #3
 800c7de:	f043 0302 	orr.w	r3, r3, #2
 800c7e2:	81a3      	strh	r3, [r4, #12]
 800c7e4:	e7e2      	b.n	800c7ac <__smakebuf_r+0xc>
 800c7e6:	89a3      	ldrh	r3, [r4, #12]
 800c7e8:	6020      	str	r0, [r4, #0]
 800c7ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c7ee:	81a3      	strh	r3, [r4, #12]
 800c7f0:	9b01      	ldr	r3, [sp, #4]
 800c7f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c7f6:	b15b      	cbz	r3, 800c810 <__smakebuf_r+0x70>
 800c7f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c7fc:	4630      	mov	r0, r6
 800c7fe:	f000 f8ab 	bl	800c958 <_isatty_r>
 800c802:	b128      	cbz	r0, 800c810 <__smakebuf_r+0x70>
 800c804:	89a3      	ldrh	r3, [r4, #12]
 800c806:	f023 0303 	bic.w	r3, r3, #3
 800c80a:	f043 0301 	orr.w	r3, r3, #1
 800c80e:	81a3      	strh	r3, [r4, #12]
 800c810:	89a3      	ldrh	r3, [r4, #12]
 800c812:	431d      	orrs	r5, r3
 800c814:	81a5      	strh	r5, [r4, #12]
 800c816:	e7cf      	b.n	800c7b8 <__smakebuf_r+0x18>

0800c818 <__sccl>:
 800c818:	b570      	push	{r4, r5, r6, lr}
 800c81a:	780b      	ldrb	r3, [r1, #0]
 800c81c:	4604      	mov	r4, r0
 800c81e:	2b5e      	cmp	r3, #94	@ 0x5e
 800c820:	bf0b      	itete	eq
 800c822:	784b      	ldrbeq	r3, [r1, #1]
 800c824:	1c4a      	addne	r2, r1, #1
 800c826:	1c8a      	addeq	r2, r1, #2
 800c828:	2100      	movne	r1, #0
 800c82a:	bf08      	it	eq
 800c82c:	2101      	moveq	r1, #1
 800c82e:	3801      	subs	r0, #1
 800c830:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800c834:	f800 1f01 	strb.w	r1, [r0, #1]!
 800c838:	42a8      	cmp	r0, r5
 800c83a:	d1fb      	bne.n	800c834 <__sccl+0x1c>
 800c83c:	b90b      	cbnz	r3, 800c842 <__sccl+0x2a>
 800c83e:	1e50      	subs	r0, r2, #1
 800c840:	bd70      	pop	{r4, r5, r6, pc}
 800c842:	f081 0101 	eor.w	r1, r1, #1
 800c846:	54e1      	strb	r1, [r4, r3]
 800c848:	4610      	mov	r0, r2
 800c84a:	4602      	mov	r2, r0
 800c84c:	f812 5b01 	ldrb.w	r5, [r2], #1
 800c850:	2d2d      	cmp	r5, #45	@ 0x2d
 800c852:	d005      	beq.n	800c860 <__sccl+0x48>
 800c854:	2d5d      	cmp	r5, #93	@ 0x5d
 800c856:	d016      	beq.n	800c886 <__sccl+0x6e>
 800c858:	2d00      	cmp	r5, #0
 800c85a:	d0f1      	beq.n	800c840 <__sccl+0x28>
 800c85c:	462b      	mov	r3, r5
 800c85e:	e7f2      	b.n	800c846 <__sccl+0x2e>
 800c860:	7846      	ldrb	r6, [r0, #1]
 800c862:	2e5d      	cmp	r6, #93	@ 0x5d
 800c864:	d0fa      	beq.n	800c85c <__sccl+0x44>
 800c866:	42b3      	cmp	r3, r6
 800c868:	dcf8      	bgt.n	800c85c <__sccl+0x44>
 800c86a:	3002      	adds	r0, #2
 800c86c:	461a      	mov	r2, r3
 800c86e:	3201      	adds	r2, #1
 800c870:	4296      	cmp	r6, r2
 800c872:	54a1      	strb	r1, [r4, r2]
 800c874:	dcfb      	bgt.n	800c86e <__sccl+0x56>
 800c876:	1af2      	subs	r2, r6, r3
 800c878:	3a01      	subs	r2, #1
 800c87a:	1c5d      	adds	r5, r3, #1
 800c87c:	42b3      	cmp	r3, r6
 800c87e:	bfa8      	it	ge
 800c880:	2200      	movge	r2, #0
 800c882:	18ab      	adds	r3, r5, r2
 800c884:	e7e1      	b.n	800c84a <__sccl+0x32>
 800c886:	4610      	mov	r0, r2
 800c888:	e7da      	b.n	800c840 <__sccl+0x28>

0800c88a <__submore>:
 800c88a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c88e:	460c      	mov	r4, r1
 800c890:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800c892:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c896:	4299      	cmp	r1, r3
 800c898:	d11d      	bne.n	800c8d6 <__submore+0x4c>
 800c89a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800c89e:	f7fc fe37 	bl	8009510 <_malloc_r>
 800c8a2:	b918      	cbnz	r0, 800c8ac <__submore+0x22>
 800c8a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c8a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c8b0:	63a3      	str	r3, [r4, #56]	@ 0x38
 800c8b2:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800c8b6:	6360      	str	r0, [r4, #52]	@ 0x34
 800c8b8:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800c8bc:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800c8c0:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800c8c4:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800c8c8:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800c8cc:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800c8d0:	6020      	str	r0, [r4, #0]
 800c8d2:	2000      	movs	r0, #0
 800c8d4:	e7e8      	b.n	800c8a8 <__submore+0x1e>
 800c8d6:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800c8d8:	0077      	lsls	r7, r6, #1
 800c8da:	463a      	mov	r2, r7
 800c8dc:	f7fc feac 	bl	8009638 <_realloc_r>
 800c8e0:	4605      	mov	r5, r0
 800c8e2:	2800      	cmp	r0, #0
 800c8e4:	d0de      	beq.n	800c8a4 <__submore+0x1a>
 800c8e6:	eb00 0806 	add.w	r8, r0, r6
 800c8ea:	4601      	mov	r1, r0
 800c8ec:	4632      	mov	r2, r6
 800c8ee:	4640      	mov	r0, r8
 800c8f0:	f7fd fe7b 	bl	800a5ea <memcpy>
 800c8f4:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800c8f8:	f8c4 8000 	str.w	r8, [r4]
 800c8fc:	e7e9      	b.n	800c8d2 <__submore+0x48>

0800c8fe <memmove>:
 800c8fe:	4288      	cmp	r0, r1
 800c900:	b510      	push	{r4, lr}
 800c902:	eb01 0402 	add.w	r4, r1, r2
 800c906:	d902      	bls.n	800c90e <memmove+0x10>
 800c908:	4284      	cmp	r4, r0
 800c90a:	4623      	mov	r3, r4
 800c90c:	d807      	bhi.n	800c91e <memmove+0x20>
 800c90e:	1e43      	subs	r3, r0, #1
 800c910:	42a1      	cmp	r1, r4
 800c912:	d008      	beq.n	800c926 <memmove+0x28>
 800c914:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c918:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c91c:	e7f8      	b.n	800c910 <memmove+0x12>
 800c91e:	4402      	add	r2, r0
 800c920:	4601      	mov	r1, r0
 800c922:	428a      	cmp	r2, r1
 800c924:	d100      	bne.n	800c928 <memmove+0x2a>
 800c926:	bd10      	pop	{r4, pc}
 800c928:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c92c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c930:	e7f7      	b.n	800c922 <memmove+0x24>
	...

0800c934 <_fstat_r>:
 800c934:	b538      	push	{r3, r4, r5, lr}
 800c936:	4d07      	ldr	r5, [pc, #28]	@ (800c954 <_fstat_r+0x20>)
 800c938:	2300      	movs	r3, #0
 800c93a:	4604      	mov	r4, r0
 800c93c:	4608      	mov	r0, r1
 800c93e:	4611      	mov	r1, r2
 800c940:	602b      	str	r3, [r5, #0]
 800c942:	f7f8 fb17 	bl	8004f74 <_fstat>
 800c946:	1c43      	adds	r3, r0, #1
 800c948:	d102      	bne.n	800c950 <_fstat_r+0x1c>
 800c94a:	682b      	ldr	r3, [r5, #0]
 800c94c:	b103      	cbz	r3, 800c950 <_fstat_r+0x1c>
 800c94e:	6023      	str	r3, [r4, #0]
 800c950:	bd38      	pop	{r3, r4, r5, pc}
 800c952:	bf00      	nop
 800c954:	20001434 	.word	0x20001434

0800c958 <_isatty_r>:
 800c958:	b538      	push	{r3, r4, r5, lr}
 800c95a:	4d06      	ldr	r5, [pc, #24]	@ (800c974 <_isatty_r+0x1c>)
 800c95c:	2300      	movs	r3, #0
 800c95e:	4604      	mov	r4, r0
 800c960:	4608      	mov	r0, r1
 800c962:	602b      	str	r3, [r5, #0]
 800c964:	f7f8 fb16 	bl	8004f94 <_isatty>
 800c968:	1c43      	adds	r3, r0, #1
 800c96a:	d102      	bne.n	800c972 <_isatty_r+0x1a>
 800c96c:	682b      	ldr	r3, [r5, #0]
 800c96e:	b103      	cbz	r3, 800c972 <_isatty_r+0x1a>
 800c970:	6023      	str	r3, [r4, #0]
 800c972:	bd38      	pop	{r3, r4, r5, pc}
 800c974:	20001434 	.word	0x20001434

0800c978 <__assert_func>:
 800c978:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c97a:	4614      	mov	r4, r2
 800c97c:	461a      	mov	r2, r3
 800c97e:	4b09      	ldr	r3, [pc, #36]	@ (800c9a4 <__assert_func+0x2c>)
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	4605      	mov	r5, r0
 800c984:	68d8      	ldr	r0, [r3, #12]
 800c986:	b14c      	cbz	r4, 800c99c <__assert_func+0x24>
 800c988:	4b07      	ldr	r3, [pc, #28]	@ (800c9a8 <__assert_func+0x30>)
 800c98a:	9100      	str	r1, [sp, #0]
 800c98c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c990:	4906      	ldr	r1, [pc, #24]	@ (800c9ac <__assert_func+0x34>)
 800c992:	462b      	mov	r3, r5
 800c994:	f000 f90e 	bl	800cbb4 <fiprintf>
 800c998:	f000 f91e 	bl	800cbd8 <abort>
 800c99c:	4b04      	ldr	r3, [pc, #16]	@ (800c9b0 <__assert_func+0x38>)
 800c99e:	461c      	mov	r4, r3
 800c9a0:	e7f3      	b.n	800c98a <__assert_func+0x12>
 800c9a2:	bf00      	nop
 800c9a4:	200001a4 	.word	0x200001a4
 800c9a8:	0800ef03 	.word	0x0800ef03
 800c9ac:	0800ef10 	.word	0x0800ef10
 800c9b0:	0800ef3e 	.word	0x0800ef3e

0800c9b4 <_calloc_r>:
 800c9b4:	b570      	push	{r4, r5, r6, lr}
 800c9b6:	fba1 5402 	umull	r5, r4, r1, r2
 800c9ba:	b934      	cbnz	r4, 800c9ca <_calloc_r+0x16>
 800c9bc:	4629      	mov	r1, r5
 800c9be:	f7fc fda7 	bl	8009510 <_malloc_r>
 800c9c2:	4606      	mov	r6, r0
 800c9c4:	b928      	cbnz	r0, 800c9d2 <_calloc_r+0x1e>
 800c9c6:	4630      	mov	r0, r6
 800c9c8:	bd70      	pop	{r4, r5, r6, pc}
 800c9ca:	220c      	movs	r2, #12
 800c9cc:	6002      	str	r2, [r0, #0]
 800c9ce:	2600      	movs	r6, #0
 800c9d0:	e7f9      	b.n	800c9c6 <_calloc_r+0x12>
 800c9d2:	462a      	mov	r2, r5
 800c9d4:	4621      	mov	r1, r4
 800c9d6:	f7fd fd43 	bl	800a460 <memset>
 800c9da:	e7f4      	b.n	800c9c6 <_calloc_r+0x12>

0800c9dc <_strtol_l.isra.0>:
 800c9dc:	2b24      	cmp	r3, #36	@ 0x24
 800c9de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9e2:	4686      	mov	lr, r0
 800c9e4:	4690      	mov	r8, r2
 800c9e6:	d801      	bhi.n	800c9ec <_strtol_l.isra.0+0x10>
 800c9e8:	2b01      	cmp	r3, #1
 800c9ea:	d106      	bne.n	800c9fa <_strtol_l.isra.0+0x1e>
 800c9ec:	f7fd fdd0 	bl	800a590 <__errno>
 800c9f0:	2316      	movs	r3, #22
 800c9f2:	6003      	str	r3, [r0, #0]
 800c9f4:	2000      	movs	r0, #0
 800c9f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9fa:	4834      	ldr	r0, [pc, #208]	@ (800cacc <_strtol_l.isra.0+0xf0>)
 800c9fc:	460d      	mov	r5, r1
 800c9fe:	462a      	mov	r2, r5
 800ca00:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ca04:	5d06      	ldrb	r6, [r0, r4]
 800ca06:	f016 0608 	ands.w	r6, r6, #8
 800ca0a:	d1f8      	bne.n	800c9fe <_strtol_l.isra.0+0x22>
 800ca0c:	2c2d      	cmp	r4, #45	@ 0x2d
 800ca0e:	d110      	bne.n	800ca32 <_strtol_l.isra.0+0x56>
 800ca10:	782c      	ldrb	r4, [r5, #0]
 800ca12:	2601      	movs	r6, #1
 800ca14:	1c95      	adds	r5, r2, #2
 800ca16:	f033 0210 	bics.w	r2, r3, #16
 800ca1a:	d115      	bne.n	800ca48 <_strtol_l.isra.0+0x6c>
 800ca1c:	2c30      	cmp	r4, #48	@ 0x30
 800ca1e:	d10d      	bne.n	800ca3c <_strtol_l.isra.0+0x60>
 800ca20:	782a      	ldrb	r2, [r5, #0]
 800ca22:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ca26:	2a58      	cmp	r2, #88	@ 0x58
 800ca28:	d108      	bne.n	800ca3c <_strtol_l.isra.0+0x60>
 800ca2a:	786c      	ldrb	r4, [r5, #1]
 800ca2c:	3502      	adds	r5, #2
 800ca2e:	2310      	movs	r3, #16
 800ca30:	e00a      	b.n	800ca48 <_strtol_l.isra.0+0x6c>
 800ca32:	2c2b      	cmp	r4, #43	@ 0x2b
 800ca34:	bf04      	itt	eq
 800ca36:	782c      	ldrbeq	r4, [r5, #0]
 800ca38:	1c95      	addeq	r5, r2, #2
 800ca3a:	e7ec      	b.n	800ca16 <_strtol_l.isra.0+0x3a>
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d1f6      	bne.n	800ca2e <_strtol_l.isra.0+0x52>
 800ca40:	2c30      	cmp	r4, #48	@ 0x30
 800ca42:	bf14      	ite	ne
 800ca44:	230a      	movne	r3, #10
 800ca46:	2308      	moveq	r3, #8
 800ca48:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ca4c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800ca50:	2200      	movs	r2, #0
 800ca52:	fbbc f9f3 	udiv	r9, ip, r3
 800ca56:	4610      	mov	r0, r2
 800ca58:	fb03 ca19 	mls	sl, r3, r9, ip
 800ca5c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ca60:	2f09      	cmp	r7, #9
 800ca62:	d80f      	bhi.n	800ca84 <_strtol_l.isra.0+0xa8>
 800ca64:	463c      	mov	r4, r7
 800ca66:	42a3      	cmp	r3, r4
 800ca68:	dd1b      	ble.n	800caa2 <_strtol_l.isra.0+0xc6>
 800ca6a:	1c57      	adds	r7, r2, #1
 800ca6c:	d007      	beq.n	800ca7e <_strtol_l.isra.0+0xa2>
 800ca6e:	4581      	cmp	r9, r0
 800ca70:	d314      	bcc.n	800ca9c <_strtol_l.isra.0+0xc0>
 800ca72:	d101      	bne.n	800ca78 <_strtol_l.isra.0+0x9c>
 800ca74:	45a2      	cmp	sl, r4
 800ca76:	db11      	blt.n	800ca9c <_strtol_l.isra.0+0xc0>
 800ca78:	fb00 4003 	mla	r0, r0, r3, r4
 800ca7c:	2201      	movs	r2, #1
 800ca7e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ca82:	e7eb      	b.n	800ca5c <_strtol_l.isra.0+0x80>
 800ca84:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ca88:	2f19      	cmp	r7, #25
 800ca8a:	d801      	bhi.n	800ca90 <_strtol_l.isra.0+0xb4>
 800ca8c:	3c37      	subs	r4, #55	@ 0x37
 800ca8e:	e7ea      	b.n	800ca66 <_strtol_l.isra.0+0x8a>
 800ca90:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ca94:	2f19      	cmp	r7, #25
 800ca96:	d804      	bhi.n	800caa2 <_strtol_l.isra.0+0xc6>
 800ca98:	3c57      	subs	r4, #87	@ 0x57
 800ca9a:	e7e4      	b.n	800ca66 <_strtol_l.isra.0+0x8a>
 800ca9c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800caa0:	e7ed      	b.n	800ca7e <_strtol_l.isra.0+0xa2>
 800caa2:	1c53      	adds	r3, r2, #1
 800caa4:	d108      	bne.n	800cab8 <_strtol_l.isra.0+0xdc>
 800caa6:	2322      	movs	r3, #34	@ 0x22
 800caa8:	f8ce 3000 	str.w	r3, [lr]
 800caac:	4660      	mov	r0, ip
 800caae:	f1b8 0f00 	cmp.w	r8, #0
 800cab2:	d0a0      	beq.n	800c9f6 <_strtol_l.isra.0+0x1a>
 800cab4:	1e69      	subs	r1, r5, #1
 800cab6:	e006      	b.n	800cac6 <_strtol_l.isra.0+0xea>
 800cab8:	b106      	cbz	r6, 800cabc <_strtol_l.isra.0+0xe0>
 800caba:	4240      	negs	r0, r0
 800cabc:	f1b8 0f00 	cmp.w	r8, #0
 800cac0:	d099      	beq.n	800c9f6 <_strtol_l.isra.0+0x1a>
 800cac2:	2a00      	cmp	r2, #0
 800cac4:	d1f6      	bne.n	800cab4 <_strtol_l.isra.0+0xd8>
 800cac6:	f8c8 1000 	str.w	r1, [r8]
 800caca:	e794      	b.n	800c9f6 <_strtol_l.isra.0+0x1a>
 800cacc:	0800ecb5 	.word	0x0800ecb5

0800cad0 <_strtol_r>:
 800cad0:	f7ff bf84 	b.w	800c9dc <_strtol_l.isra.0>

0800cad4 <_strtoul_l.isra.0>:
 800cad4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cad8:	4e34      	ldr	r6, [pc, #208]	@ (800cbac <_strtoul_l.isra.0+0xd8>)
 800cada:	4686      	mov	lr, r0
 800cadc:	460d      	mov	r5, r1
 800cade:	4628      	mov	r0, r5
 800cae0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cae4:	5d37      	ldrb	r7, [r6, r4]
 800cae6:	f017 0708 	ands.w	r7, r7, #8
 800caea:	d1f8      	bne.n	800cade <_strtoul_l.isra.0+0xa>
 800caec:	2c2d      	cmp	r4, #45	@ 0x2d
 800caee:	d110      	bne.n	800cb12 <_strtoul_l.isra.0+0x3e>
 800caf0:	782c      	ldrb	r4, [r5, #0]
 800caf2:	2701      	movs	r7, #1
 800caf4:	1c85      	adds	r5, r0, #2
 800caf6:	f033 0010 	bics.w	r0, r3, #16
 800cafa:	d115      	bne.n	800cb28 <_strtoul_l.isra.0+0x54>
 800cafc:	2c30      	cmp	r4, #48	@ 0x30
 800cafe:	d10d      	bne.n	800cb1c <_strtoul_l.isra.0+0x48>
 800cb00:	7828      	ldrb	r0, [r5, #0]
 800cb02:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800cb06:	2858      	cmp	r0, #88	@ 0x58
 800cb08:	d108      	bne.n	800cb1c <_strtoul_l.isra.0+0x48>
 800cb0a:	786c      	ldrb	r4, [r5, #1]
 800cb0c:	3502      	adds	r5, #2
 800cb0e:	2310      	movs	r3, #16
 800cb10:	e00a      	b.n	800cb28 <_strtoul_l.isra.0+0x54>
 800cb12:	2c2b      	cmp	r4, #43	@ 0x2b
 800cb14:	bf04      	itt	eq
 800cb16:	782c      	ldrbeq	r4, [r5, #0]
 800cb18:	1c85      	addeq	r5, r0, #2
 800cb1a:	e7ec      	b.n	800caf6 <_strtoul_l.isra.0+0x22>
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d1f6      	bne.n	800cb0e <_strtoul_l.isra.0+0x3a>
 800cb20:	2c30      	cmp	r4, #48	@ 0x30
 800cb22:	bf14      	ite	ne
 800cb24:	230a      	movne	r3, #10
 800cb26:	2308      	moveq	r3, #8
 800cb28:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 800cb2c:	2600      	movs	r6, #0
 800cb2e:	fbb8 f8f3 	udiv	r8, r8, r3
 800cb32:	fb03 f908 	mul.w	r9, r3, r8
 800cb36:	ea6f 0909 	mvn.w	r9, r9
 800cb3a:	4630      	mov	r0, r6
 800cb3c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800cb40:	f1bc 0f09 	cmp.w	ip, #9
 800cb44:	d810      	bhi.n	800cb68 <_strtoul_l.isra.0+0x94>
 800cb46:	4664      	mov	r4, ip
 800cb48:	42a3      	cmp	r3, r4
 800cb4a:	dd1e      	ble.n	800cb8a <_strtoul_l.isra.0+0xb6>
 800cb4c:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 800cb50:	d007      	beq.n	800cb62 <_strtoul_l.isra.0+0x8e>
 800cb52:	4580      	cmp	r8, r0
 800cb54:	d316      	bcc.n	800cb84 <_strtoul_l.isra.0+0xb0>
 800cb56:	d101      	bne.n	800cb5c <_strtoul_l.isra.0+0x88>
 800cb58:	45a1      	cmp	r9, r4
 800cb5a:	db13      	blt.n	800cb84 <_strtoul_l.isra.0+0xb0>
 800cb5c:	fb00 4003 	mla	r0, r0, r3, r4
 800cb60:	2601      	movs	r6, #1
 800cb62:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cb66:	e7e9      	b.n	800cb3c <_strtoul_l.isra.0+0x68>
 800cb68:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800cb6c:	f1bc 0f19 	cmp.w	ip, #25
 800cb70:	d801      	bhi.n	800cb76 <_strtoul_l.isra.0+0xa2>
 800cb72:	3c37      	subs	r4, #55	@ 0x37
 800cb74:	e7e8      	b.n	800cb48 <_strtoul_l.isra.0+0x74>
 800cb76:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800cb7a:	f1bc 0f19 	cmp.w	ip, #25
 800cb7e:	d804      	bhi.n	800cb8a <_strtoul_l.isra.0+0xb6>
 800cb80:	3c57      	subs	r4, #87	@ 0x57
 800cb82:	e7e1      	b.n	800cb48 <_strtoul_l.isra.0+0x74>
 800cb84:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 800cb88:	e7eb      	b.n	800cb62 <_strtoul_l.isra.0+0x8e>
 800cb8a:	1c73      	adds	r3, r6, #1
 800cb8c:	d106      	bne.n	800cb9c <_strtoul_l.isra.0+0xc8>
 800cb8e:	2322      	movs	r3, #34	@ 0x22
 800cb90:	f8ce 3000 	str.w	r3, [lr]
 800cb94:	4630      	mov	r0, r6
 800cb96:	b932      	cbnz	r2, 800cba6 <_strtoul_l.isra.0+0xd2>
 800cb98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb9c:	b107      	cbz	r7, 800cba0 <_strtoul_l.isra.0+0xcc>
 800cb9e:	4240      	negs	r0, r0
 800cba0:	2a00      	cmp	r2, #0
 800cba2:	d0f9      	beq.n	800cb98 <_strtoul_l.isra.0+0xc4>
 800cba4:	b106      	cbz	r6, 800cba8 <_strtoul_l.isra.0+0xd4>
 800cba6:	1e69      	subs	r1, r5, #1
 800cba8:	6011      	str	r1, [r2, #0]
 800cbaa:	e7f5      	b.n	800cb98 <_strtoul_l.isra.0+0xc4>
 800cbac:	0800ecb5 	.word	0x0800ecb5

0800cbb0 <_strtoul_r>:
 800cbb0:	f7ff bf90 	b.w	800cad4 <_strtoul_l.isra.0>

0800cbb4 <fiprintf>:
 800cbb4:	b40e      	push	{r1, r2, r3}
 800cbb6:	b503      	push	{r0, r1, lr}
 800cbb8:	4601      	mov	r1, r0
 800cbba:	ab03      	add	r3, sp, #12
 800cbbc:	4805      	ldr	r0, [pc, #20]	@ (800cbd4 <fiprintf+0x20>)
 800cbbe:	f853 2b04 	ldr.w	r2, [r3], #4
 800cbc2:	6800      	ldr	r0, [r0, #0]
 800cbc4:	9301      	str	r3, [sp, #4]
 800cbc6:	f7ff fab3 	bl	800c130 <_vfiprintf_r>
 800cbca:	b002      	add	sp, #8
 800cbcc:	f85d eb04 	ldr.w	lr, [sp], #4
 800cbd0:	b003      	add	sp, #12
 800cbd2:	4770      	bx	lr
 800cbd4:	200001a4 	.word	0x200001a4

0800cbd8 <abort>:
 800cbd8:	b508      	push	{r3, lr}
 800cbda:	2006      	movs	r0, #6
 800cbdc:	f000 f82c 	bl	800cc38 <raise>
 800cbe0:	2001      	movs	r0, #1
 800cbe2:	f7f8 f993 	bl	8004f0c <_exit>

0800cbe6 <_raise_r>:
 800cbe6:	291f      	cmp	r1, #31
 800cbe8:	b538      	push	{r3, r4, r5, lr}
 800cbea:	4605      	mov	r5, r0
 800cbec:	460c      	mov	r4, r1
 800cbee:	d904      	bls.n	800cbfa <_raise_r+0x14>
 800cbf0:	2316      	movs	r3, #22
 800cbf2:	6003      	str	r3, [r0, #0]
 800cbf4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cbf8:	bd38      	pop	{r3, r4, r5, pc}
 800cbfa:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cbfc:	b112      	cbz	r2, 800cc04 <_raise_r+0x1e>
 800cbfe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cc02:	b94b      	cbnz	r3, 800cc18 <_raise_r+0x32>
 800cc04:	4628      	mov	r0, r5
 800cc06:	f000 f831 	bl	800cc6c <_getpid_r>
 800cc0a:	4622      	mov	r2, r4
 800cc0c:	4601      	mov	r1, r0
 800cc0e:	4628      	mov	r0, r5
 800cc10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cc14:	f000 b818 	b.w	800cc48 <_kill_r>
 800cc18:	2b01      	cmp	r3, #1
 800cc1a:	d00a      	beq.n	800cc32 <_raise_r+0x4c>
 800cc1c:	1c59      	adds	r1, r3, #1
 800cc1e:	d103      	bne.n	800cc28 <_raise_r+0x42>
 800cc20:	2316      	movs	r3, #22
 800cc22:	6003      	str	r3, [r0, #0]
 800cc24:	2001      	movs	r0, #1
 800cc26:	e7e7      	b.n	800cbf8 <_raise_r+0x12>
 800cc28:	2100      	movs	r1, #0
 800cc2a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cc2e:	4620      	mov	r0, r4
 800cc30:	4798      	blx	r3
 800cc32:	2000      	movs	r0, #0
 800cc34:	e7e0      	b.n	800cbf8 <_raise_r+0x12>
	...

0800cc38 <raise>:
 800cc38:	4b02      	ldr	r3, [pc, #8]	@ (800cc44 <raise+0xc>)
 800cc3a:	4601      	mov	r1, r0
 800cc3c:	6818      	ldr	r0, [r3, #0]
 800cc3e:	f7ff bfd2 	b.w	800cbe6 <_raise_r>
 800cc42:	bf00      	nop
 800cc44:	200001a4 	.word	0x200001a4

0800cc48 <_kill_r>:
 800cc48:	b538      	push	{r3, r4, r5, lr}
 800cc4a:	4d07      	ldr	r5, [pc, #28]	@ (800cc68 <_kill_r+0x20>)
 800cc4c:	2300      	movs	r3, #0
 800cc4e:	4604      	mov	r4, r0
 800cc50:	4608      	mov	r0, r1
 800cc52:	4611      	mov	r1, r2
 800cc54:	602b      	str	r3, [r5, #0]
 800cc56:	f7f8 f949 	bl	8004eec <_kill>
 800cc5a:	1c43      	adds	r3, r0, #1
 800cc5c:	d102      	bne.n	800cc64 <_kill_r+0x1c>
 800cc5e:	682b      	ldr	r3, [r5, #0]
 800cc60:	b103      	cbz	r3, 800cc64 <_kill_r+0x1c>
 800cc62:	6023      	str	r3, [r4, #0]
 800cc64:	bd38      	pop	{r3, r4, r5, pc}
 800cc66:	bf00      	nop
 800cc68:	20001434 	.word	0x20001434

0800cc6c <_getpid_r>:
 800cc6c:	f7f8 b936 	b.w	8004edc <_getpid>

0800cc70 <_init>:
 800cc70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc72:	bf00      	nop
 800cc74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc76:	bc08      	pop	{r3}
 800cc78:	469e      	mov	lr, r3
 800cc7a:	4770      	bx	lr

0800cc7c <_fini>:
 800cc7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc7e:	bf00      	nop
 800cc80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc82:	bc08      	pop	{r3}
 800cc84:	469e      	mov	lr, r3
 800cc86:	4770      	bx	lr
