/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Aug 24 11:29:33 2015
 *                 Full Compile MD5 Checksum  cecd4eac458fcdc4b77c82d0630f17be
 *                     (minus title and desc)
 *                 MD5 Checksum               c9a18191e1cdbfad4487ef21d91e95fc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     126
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_M2MC_L2_H__
#define BCHP_M2MC_L2_H__

/***************************************************************************
 *M2MC_L2 - M2MC Level 2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_M2MC_L2_CPU_STATUS                  0x209b1000 /* [RO] CPU interrupt Status Register */
#define BCHP_M2MC_L2_CPU_SET                     0x209b1004 /* [WO] CPU interrupt Set Register */
#define BCHP_M2MC_L2_CPU_CLEAR                   0x209b1008 /* [WO] CPU interrupt Clear Register */
#define BCHP_M2MC_L2_CPU_MASK_STATUS             0x209b100c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_M2MC_L2_CPU_MASK_SET                0x209b1010 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_M2MC_L2_CPU_MASK_CLEAR              0x209b1014 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_M2MC_L2_PCI_STATUS                  0x209b1018 /* [RO] PCI interrupt Status Register */
#define BCHP_M2MC_L2_PCI_SET                     0x209b101c /* [WO] PCI interrupt Set Register */
#define BCHP_M2MC_L2_PCI_CLEAR                   0x209b1020 /* [WO] PCI interrupt Clear Register */
#define BCHP_M2MC_L2_PCI_MASK_STATUS             0x209b1024 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_M2MC_L2_PCI_MASK_SET                0x209b1028 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_M2MC_L2_PCI_MASK_CLEAR              0x209b102c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* M2MC_L2 :: CPU_STATUS :: reserved0 [31:05] */
#define BCHP_M2MC_L2_CPU_STATUS_reserved0_MASK                     0xffffffe0
#define BCHP_M2MC_L2_CPU_STATUS_reserved0_SHIFT                    5

/* M2MC_L2 :: CPU_STATUS :: SRC_DECOMPRESS_MIN_GT_MAX_ERROR [04:04] */
#define BCHP_M2MC_L2_CPU_STATUS_SRC_DECOMPRESS_MIN_GT_MAX_ERROR_MASK 0x00000010
#define BCHP_M2MC_L2_CPU_STATUS_SRC_DECOMPRESS_MIN_GT_MAX_ERROR_SHIFT 4
#define BCHP_M2MC_L2_CPU_STATUS_SRC_DECOMPRESS_MIN_GT_MAX_ERROR_DEFAULT 0x00000000

/* M2MC_L2 :: CPU_STATUS :: DEST_DECOMPRESS_MIN_GT_MAX_ERROR [03:03] */
#define BCHP_M2MC_L2_CPU_STATUS_DEST_DECOMPRESS_MIN_GT_MAX_ERROR_MASK 0x00000008
#define BCHP_M2MC_L2_CPU_STATUS_DEST_DECOMPRESS_MIN_GT_MAX_ERROR_SHIFT 3
#define BCHP_M2MC_L2_CPU_STATUS_DEST_DECOMPRESS_MIN_GT_MAX_ERROR_DEFAULT 0x00000000

/* M2MC_L2 :: CPU_STATUS :: OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR [02:02] */
#define BCHP_M2MC_L2_CPU_STATUS_OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR_MASK 0x00000004
#define BCHP_M2MC_L2_CPU_STATUS_OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR_SHIFT 2
#define BCHP_M2MC_L2_CPU_STATUS_OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR_DEFAULT 0x00000000

/* M2MC_L2 :: CPU_STATUS :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC_L2_CPU_STATUS_GR_BRIDGE_INTR_MASK                0x00000002
#define BCHP_M2MC_L2_CPU_STATUS_GR_BRIDGE_INTR_SHIFT               1
#define BCHP_M2MC_L2_CPU_STATUS_GR_BRIDGE_INTR_DEFAULT             0x00000000

/* M2MC_L2 :: CPU_STATUS :: M2MC_INTR [00:00] */
#define BCHP_M2MC_L2_CPU_STATUS_M2MC_INTR_MASK                     0x00000001
#define BCHP_M2MC_L2_CPU_STATUS_M2MC_INTR_SHIFT                    0
#define BCHP_M2MC_L2_CPU_STATUS_M2MC_INTR_DEFAULT                  0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* M2MC_L2 :: CPU_SET :: reserved0 [31:05] */
#define BCHP_M2MC_L2_CPU_SET_reserved0_MASK                        0xffffffe0
#define BCHP_M2MC_L2_CPU_SET_reserved0_SHIFT                       5

/* M2MC_L2 :: CPU_SET :: SRC_DECOMPRESS_MIN_GT_MAX_ERROR [04:04] */
#define BCHP_M2MC_L2_CPU_SET_SRC_DECOMPRESS_MIN_GT_MAX_ERROR_MASK  0x00000010
#define BCHP_M2MC_L2_CPU_SET_SRC_DECOMPRESS_MIN_GT_MAX_ERROR_SHIFT 4
#define BCHP_M2MC_L2_CPU_SET_SRC_DECOMPRESS_MIN_GT_MAX_ERROR_DEFAULT 0x00000000

/* M2MC_L2 :: CPU_SET :: DEST_DECOMPRESS_MIN_GT_MAX_ERROR [03:03] */
#define BCHP_M2MC_L2_CPU_SET_DEST_DECOMPRESS_MIN_GT_MAX_ERROR_MASK 0x00000008
#define BCHP_M2MC_L2_CPU_SET_DEST_DECOMPRESS_MIN_GT_MAX_ERROR_SHIFT 3
#define BCHP_M2MC_L2_CPU_SET_DEST_DECOMPRESS_MIN_GT_MAX_ERROR_DEFAULT 0x00000000

/* M2MC_L2 :: CPU_SET :: OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR [02:02] */
#define BCHP_M2MC_L2_CPU_SET_OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR_MASK 0x00000004
#define BCHP_M2MC_L2_CPU_SET_OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR_SHIFT 2
#define BCHP_M2MC_L2_CPU_SET_OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR_DEFAULT 0x00000000

/* M2MC_L2 :: CPU_SET :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC_L2_CPU_SET_GR_BRIDGE_INTR_MASK                   0x00000002
#define BCHP_M2MC_L2_CPU_SET_GR_BRIDGE_INTR_SHIFT                  1
#define BCHP_M2MC_L2_CPU_SET_GR_BRIDGE_INTR_DEFAULT                0x00000000

/* M2MC_L2 :: CPU_SET :: M2MC_INTR [00:00] */
#define BCHP_M2MC_L2_CPU_SET_M2MC_INTR_MASK                        0x00000001
#define BCHP_M2MC_L2_CPU_SET_M2MC_INTR_SHIFT                       0
#define BCHP_M2MC_L2_CPU_SET_M2MC_INTR_DEFAULT                     0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* M2MC_L2 :: CPU_CLEAR :: reserved0 [31:05] */
#define BCHP_M2MC_L2_CPU_CLEAR_reserved0_MASK                      0xffffffe0
#define BCHP_M2MC_L2_CPU_CLEAR_reserved0_SHIFT                     5

/* M2MC_L2 :: CPU_CLEAR :: SRC_DECOMPRESS_MIN_GT_MAX_ERROR [04:04] */
#define BCHP_M2MC_L2_CPU_CLEAR_SRC_DECOMPRESS_MIN_GT_MAX_ERROR_MASK 0x00000010
#define BCHP_M2MC_L2_CPU_CLEAR_SRC_DECOMPRESS_MIN_GT_MAX_ERROR_SHIFT 4
#define BCHP_M2MC_L2_CPU_CLEAR_SRC_DECOMPRESS_MIN_GT_MAX_ERROR_DEFAULT 0x00000000

/* M2MC_L2 :: CPU_CLEAR :: DEST_DECOMPRESS_MIN_GT_MAX_ERROR [03:03] */
#define BCHP_M2MC_L2_CPU_CLEAR_DEST_DECOMPRESS_MIN_GT_MAX_ERROR_MASK 0x00000008
#define BCHP_M2MC_L2_CPU_CLEAR_DEST_DECOMPRESS_MIN_GT_MAX_ERROR_SHIFT 3
#define BCHP_M2MC_L2_CPU_CLEAR_DEST_DECOMPRESS_MIN_GT_MAX_ERROR_DEFAULT 0x00000000

/* M2MC_L2 :: CPU_CLEAR :: OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR [02:02] */
#define BCHP_M2MC_L2_CPU_CLEAR_OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR_MASK 0x00000004
#define BCHP_M2MC_L2_CPU_CLEAR_OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR_SHIFT 2
#define BCHP_M2MC_L2_CPU_CLEAR_OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR_DEFAULT 0x00000000

/* M2MC_L2 :: CPU_CLEAR :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC_L2_CPU_CLEAR_GR_BRIDGE_INTR_MASK                 0x00000002
#define BCHP_M2MC_L2_CPU_CLEAR_GR_BRIDGE_INTR_SHIFT                1
#define BCHP_M2MC_L2_CPU_CLEAR_GR_BRIDGE_INTR_DEFAULT              0x00000000

/* M2MC_L2 :: CPU_CLEAR :: M2MC_INTR [00:00] */
#define BCHP_M2MC_L2_CPU_CLEAR_M2MC_INTR_MASK                      0x00000001
#define BCHP_M2MC_L2_CPU_CLEAR_M2MC_INTR_SHIFT                     0
#define BCHP_M2MC_L2_CPU_CLEAR_M2MC_INTR_DEFAULT                   0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* M2MC_L2 :: CPU_MASK_STATUS :: reserved0 [31:05] */
#define BCHP_M2MC_L2_CPU_MASK_STATUS_reserved0_MASK                0xffffffe0
#define BCHP_M2MC_L2_CPU_MASK_STATUS_reserved0_SHIFT               5

/* M2MC_L2 :: CPU_MASK_STATUS :: SRC_DECOMPRESS_MIN_GT_MAX_MASK [04:04] */
#define BCHP_M2MC_L2_CPU_MASK_STATUS_SRC_DECOMPRESS_MIN_GT_MAX_MASK_MASK 0x00000010
#define BCHP_M2MC_L2_CPU_MASK_STATUS_SRC_DECOMPRESS_MIN_GT_MAX_MASK_SHIFT 4
#define BCHP_M2MC_L2_CPU_MASK_STATUS_SRC_DECOMPRESS_MIN_GT_MAX_MASK_DEFAULT 0x00000000

/* M2MC_L2 :: CPU_MASK_STATUS :: DEST_DECOMPRESS_MIN_GT_MAX_MASK [03:03] */
#define BCHP_M2MC_L2_CPU_MASK_STATUS_DEST_DECOMPRESS_MIN_GT_MAX_MASK_MASK 0x00000008
#define BCHP_M2MC_L2_CPU_MASK_STATUS_DEST_DECOMPRESS_MIN_GT_MAX_MASK_SHIFT 3
#define BCHP_M2MC_L2_CPU_MASK_STATUS_DEST_DECOMPRESS_MIN_GT_MAX_MASK_DEFAULT 0x00000000

/* M2MC_L2 :: CPU_MASK_STATUS :: OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK [02:02] */
#define BCHP_M2MC_L2_CPU_MASK_STATUS_OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK_MASK 0x00000004
#define BCHP_M2MC_L2_CPU_MASK_STATUS_OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK_SHIFT 2
#define BCHP_M2MC_L2_CPU_MASK_STATUS_OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK_DEFAULT 0x00000000

/* M2MC_L2 :: CPU_MASK_STATUS :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_MASK           0x00000002
#define BCHP_M2MC_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_SHIFT          1
#define BCHP_M2MC_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_DEFAULT        0x00000000

/* M2MC_L2 :: CPU_MASK_STATUS :: M2MC_MASK [00:00] */
#define BCHP_M2MC_L2_CPU_MASK_STATUS_M2MC_MASK_MASK                0x00000001
#define BCHP_M2MC_L2_CPU_MASK_STATUS_M2MC_MASK_SHIFT               0
#define BCHP_M2MC_L2_CPU_MASK_STATUS_M2MC_MASK_DEFAULT             0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* M2MC_L2 :: CPU_MASK_SET :: reserved0 [31:05] */
#define BCHP_M2MC_L2_CPU_MASK_SET_reserved0_MASK                   0xffffffe0
#define BCHP_M2MC_L2_CPU_MASK_SET_reserved0_SHIFT                  5

/* M2MC_L2 :: CPU_MASK_SET :: SRC_DECOMPRESS_MIN_GT_MAX_MASK [04:04] */
#define BCHP_M2MC_L2_CPU_MASK_SET_SRC_DECOMPRESS_MIN_GT_MAX_MASK_MASK 0x00000010
#define BCHP_M2MC_L2_CPU_MASK_SET_SRC_DECOMPRESS_MIN_GT_MAX_MASK_SHIFT 4
#define BCHP_M2MC_L2_CPU_MASK_SET_SRC_DECOMPRESS_MIN_GT_MAX_MASK_DEFAULT 0x00000000

/* M2MC_L2 :: CPU_MASK_SET :: DEST_DECOMPRESS_MIN_GT_MAX_MASK [03:03] */
#define BCHP_M2MC_L2_CPU_MASK_SET_DEST_DECOMPRESS_MIN_GT_MAX_MASK_MASK 0x00000008
#define BCHP_M2MC_L2_CPU_MASK_SET_DEST_DECOMPRESS_MIN_GT_MAX_MASK_SHIFT 3
#define BCHP_M2MC_L2_CPU_MASK_SET_DEST_DECOMPRESS_MIN_GT_MAX_MASK_DEFAULT 0x00000000

/* M2MC_L2 :: CPU_MASK_SET :: OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK [02:02] */
#define BCHP_M2MC_L2_CPU_MASK_SET_OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK_MASK 0x00000004
#define BCHP_M2MC_L2_CPU_MASK_SET_OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK_SHIFT 2
#define BCHP_M2MC_L2_CPU_MASK_SET_OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK_DEFAULT 0x00000000

/* M2MC_L2 :: CPU_MASK_SET :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC_L2_CPU_MASK_SET_GR_BRIDGE_MASK_MASK              0x00000002
#define BCHP_M2MC_L2_CPU_MASK_SET_GR_BRIDGE_MASK_SHIFT             1
#define BCHP_M2MC_L2_CPU_MASK_SET_GR_BRIDGE_MASK_DEFAULT           0x00000000

/* M2MC_L2 :: CPU_MASK_SET :: M2MC_MASK [00:00] */
#define BCHP_M2MC_L2_CPU_MASK_SET_M2MC_MASK_MASK                   0x00000001
#define BCHP_M2MC_L2_CPU_MASK_SET_M2MC_MASK_SHIFT                  0
#define BCHP_M2MC_L2_CPU_MASK_SET_M2MC_MASK_DEFAULT                0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* M2MC_L2 :: CPU_MASK_CLEAR :: reserved0 [31:05] */
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_reserved0_MASK                 0xffffffe0
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_reserved0_SHIFT                5

/* M2MC_L2 :: CPU_MASK_CLEAR :: SRC_DECOMPRESS_MIN_GT_MAX_MASK [04:04] */
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_SRC_DECOMPRESS_MIN_GT_MAX_MASK_MASK 0x00000010
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_SRC_DECOMPRESS_MIN_GT_MAX_MASK_SHIFT 4
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_SRC_DECOMPRESS_MIN_GT_MAX_MASK_DEFAULT 0x00000000

/* M2MC_L2 :: CPU_MASK_CLEAR :: DEST_DECOMPRESS_MIN_GT_MAX_MASK [03:03] */
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_DEST_DECOMPRESS_MIN_GT_MAX_MASK_MASK 0x00000008
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_DEST_DECOMPRESS_MIN_GT_MAX_MASK_SHIFT 3
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_DEST_DECOMPRESS_MIN_GT_MAX_MASK_DEFAULT 0x00000000

/* M2MC_L2 :: CPU_MASK_CLEAR :: OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK [02:02] */
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK_MASK 0x00000004
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK_SHIFT 2
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK_DEFAULT 0x00000000

/* M2MC_L2 :: CPU_MASK_CLEAR :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_MASK            0x00000002
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_SHIFT           1
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_DEFAULT         0x00000000

/* M2MC_L2 :: CPU_MASK_CLEAR :: M2MC_MASK [00:00] */
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_M2MC_MASK_MASK                 0x00000001
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_M2MC_MASK_SHIFT                0
#define BCHP_M2MC_L2_CPU_MASK_CLEAR_M2MC_MASK_DEFAULT              0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* M2MC_L2 :: PCI_STATUS :: reserved0 [31:05] */
#define BCHP_M2MC_L2_PCI_STATUS_reserved0_MASK                     0xffffffe0
#define BCHP_M2MC_L2_PCI_STATUS_reserved0_SHIFT                    5

/* M2MC_L2 :: PCI_STATUS :: SRC_DECOMPRESS_MIN_GT_MAX_ERROR [04:04] */
#define BCHP_M2MC_L2_PCI_STATUS_SRC_DECOMPRESS_MIN_GT_MAX_ERROR_MASK 0x00000010
#define BCHP_M2MC_L2_PCI_STATUS_SRC_DECOMPRESS_MIN_GT_MAX_ERROR_SHIFT 4
#define BCHP_M2MC_L2_PCI_STATUS_SRC_DECOMPRESS_MIN_GT_MAX_ERROR_DEFAULT 0x00000000

/* M2MC_L2 :: PCI_STATUS :: DEST_DECOMPRESS_MIN_GT_MAX_ERROR [03:03] */
#define BCHP_M2MC_L2_PCI_STATUS_DEST_DECOMPRESS_MIN_GT_MAX_ERROR_MASK 0x00000008
#define BCHP_M2MC_L2_PCI_STATUS_DEST_DECOMPRESS_MIN_GT_MAX_ERROR_SHIFT 3
#define BCHP_M2MC_L2_PCI_STATUS_DEST_DECOMPRESS_MIN_GT_MAX_ERROR_DEFAULT 0x00000000

/* M2MC_L2 :: PCI_STATUS :: OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR [02:02] */
#define BCHP_M2MC_L2_PCI_STATUS_OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR_MASK 0x00000004
#define BCHP_M2MC_L2_PCI_STATUS_OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR_SHIFT 2
#define BCHP_M2MC_L2_PCI_STATUS_OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR_DEFAULT 0x00000000

/* M2MC_L2 :: PCI_STATUS :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC_L2_PCI_STATUS_GR_BRIDGE_INTR_MASK                0x00000002
#define BCHP_M2MC_L2_PCI_STATUS_GR_BRIDGE_INTR_SHIFT               1
#define BCHP_M2MC_L2_PCI_STATUS_GR_BRIDGE_INTR_DEFAULT             0x00000000

/* M2MC_L2 :: PCI_STATUS :: M2MC_INTR [00:00] */
#define BCHP_M2MC_L2_PCI_STATUS_M2MC_INTR_MASK                     0x00000001
#define BCHP_M2MC_L2_PCI_STATUS_M2MC_INTR_SHIFT                    0
#define BCHP_M2MC_L2_PCI_STATUS_M2MC_INTR_DEFAULT                  0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* M2MC_L2 :: PCI_SET :: reserved0 [31:05] */
#define BCHP_M2MC_L2_PCI_SET_reserved0_MASK                        0xffffffe0
#define BCHP_M2MC_L2_PCI_SET_reserved0_SHIFT                       5

/* M2MC_L2 :: PCI_SET :: SRC_DECOMPRESS_MIN_GT_MAX_ERROR [04:04] */
#define BCHP_M2MC_L2_PCI_SET_SRC_DECOMPRESS_MIN_GT_MAX_ERROR_MASK  0x00000010
#define BCHP_M2MC_L2_PCI_SET_SRC_DECOMPRESS_MIN_GT_MAX_ERROR_SHIFT 4
#define BCHP_M2MC_L2_PCI_SET_SRC_DECOMPRESS_MIN_GT_MAX_ERROR_DEFAULT 0x00000000

/* M2MC_L2 :: PCI_SET :: DEST_DECOMPRESS_MIN_GT_MAX_ERROR [03:03] */
#define BCHP_M2MC_L2_PCI_SET_DEST_DECOMPRESS_MIN_GT_MAX_ERROR_MASK 0x00000008
#define BCHP_M2MC_L2_PCI_SET_DEST_DECOMPRESS_MIN_GT_MAX_ERROR_SHIFT 3
#define BCHP_M2MC_L2_PCI_SET_DEST_DECOMPRESS_MIN_GT_MAX_ERROR_DEFAULT 0x00000000

/* M2MC_L2 :: PCI_SET :: OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR [02:02] */
#define BCHP_M2MC_L2_PCI_SET_OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR_MASK 0x00000004
#define BCHP_M2MC_L2_PCI_SET_OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR_SHIFT 2
#define BCHP_M2MC_L2_PCI_SET_OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR_DEFAULT 0x00000000

/* M2MC_L2 :: PCI_SET :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC_L2_PCI_SET_GR_BRIDGE_INTR_MASK                   0x00000002
#define BCHP_M2MC_L2_PCI_SET_GR_BRIDGE_INTR_SHIFT                  1
#define BCHP_M2MC_L2_PCI_SET_GR_BRIDGE_INTR_DEFAULT                0x00000000

/* M2MC_L2 :: PCI_SET :: M2MC_INTR [00:00] */
#define BCHP_M2MC_L2_PCI_SET_M2MC_INTR_MASK                        0x00000001
#define BCHP_M2MC_L2_PCI_SET_M2MC_INTR_SHIFT                       0
#define BCHP_M2MC_L2_PCI_SET_M2MC_INTR_DEFAULT                     0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* M2MC_L2 :: PCI_CLEAR :: reserved0 [31:05] */
#define BCHP_M2MC_L2_PCI_CLEAR_reserved0_MASK                      0xffffffe0
#define BCHP_M2MC_L2_PCI_CLEAR_reserved0_SHIFT                     5

/* M2MC_L2 :: PCI_CLEAR :: SRC_DECOMPRESS_MIN_GT_MAX_ERROR [04:04] */
#define BCHP_M2MC_L2_PCI_CLEAR_SRC_DECOMPRESS_MIN_GT_MAX_ERROR_MASK 0x00000010
#define BCHP_M2MC_L2_PCI_CLEAR_SRC_DECOMPRESS_MIN_GT_MAX_ERROR_SHIFT 4
#define BCHP_M2MC_L2_PCI_CLEAR_SRC_DECOMPRESS_MIN_GT_MAX_ERROR_DEFAULT 0x00000000

/* M2MC_L2 :: PCI_CLEAR :: DEST_DECOMPRESS_MIN_GT_MAX_ERROR [03:03] */
#define BCHP_M2MC_L2_PCI_CLEAR_DEST_DECOMPRESS_MIN_GT_MAX_ERROR_MASK 0x00000008
#define BCHP_M2MC_L2_PCI_CLEAR_DEST_DECOMPRESS_MIN_GT_MAX_ERROR_SHIFT 3
#define BCHP_M2MC_L2_PCI_CLEAR_DEST_DECOMPRESS_MIN_GT_MAX_ERROR_DEFAULT 0x00000000

/* M2MC_L2 :: PCI_CLEAR :: OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR [02:02] */
#define BCHP_M2MC_L2_PCI_CLEAR_OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR_MASK 0x00000004
#define BCHP_M2MC_L2_PCI_CLEAR_OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR_SHIFT 2
#define BCHP_M2MC_L2_PCI_CLEAR_OUTPUT_DECOMPRESS_MIN_GT_MAX_ERROR_DEFAULT 0x00000000

/* M2MC_L2 :: PCI_CLEAR :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC_L2_PCI_CLEAR_GR_BRIDGE_INTR_MASK                 0x00000002
#define BCHP_M2MC_L2_PCI_CLEAR_GR_BRIDGE_INTR_SHIFT                1
#define BCHP_M2MC_L2_PCI_CLEAR_GR_BRIDGE_INTR_DEFAULT              0x00000000

/* M2MC_L2 :: PCI_CLEAR :: M2MC_INTR [00:00] */
#define BCHP_M2MC_L2_PCI_CLEAR_M2MC_INTR_MASK                      0x00000001
#define BCHP_M2MC_L2_PCI_CLEAR_M2MC_INTR_SHIFT                     0
#define BCHP_M2MC_L2_PCI_CLEAR_M2MC_INTR_DEFAULT                   0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* M2MC_L2 :: PCI_MASK_STATUS :: reserved0 [31:05] */
#define BCHP_M2MC_L2_PCI_MASK_STATUS_reserved0_MASK                0xffffffe0
#define BCHP_M2MC_L2_PCI_MASK_STATUS_reserved0_SHIFT               5

/* M2MC_L2 :: PCI_MASK_STATUS :: SRC_DECOMPRESS_MIN_GT_MAX_MASK [04:04] */
#define BCHP_M2MC_L2_PCI_MASK_STATUS_SRC_DECOMPRESS_MIN_GT_MAX_MASK_MASK 0x00000010
#define BCHP_M2MC_L2_PCI_MASK_STATUS_SRC_DECOMPRESS_MIN_GT_MAX_MASK_SHIFT 4
#define BCHP_M2MC_L2_PCI_MASK_STATUS_SRC_DECOMPRESS_MIN_GT_MAX_MASK_DEFAULT 0x00000000

/* M2MC_L2 :: PCI_MASK_STATUS :: DEST_DECOMPRESS_MIN_GT_MAX_MASK [03:03] */
#define BCHP_M2MC_L2_PCI_MASK_STATUS_DEST_DECOMPRESS_MIN_GT_MAX_MASK_MASK 0x00000008
#define BCHP_M2MC_L2_PCI_MASK_STATUS_DEST_DECOMPRESS_MIN_GT_MAX_MASK_SHIFT 3
#define BCHP_M2MC_L2_PCI_MASK_STATUS_DEST_DECOMPRESS_MIN_GT_MAX_MASK_DEFAULT 0x00000000

/* M2MC_L2 :: PCI_MASK_STATUS :: OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK [02:02] */
#define BCHP_M2MC_L2_PCI_MASK_STATUS_OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK_MASK 0x00000004
#define BCHP_M2MC_L2_PCI_MASK_STATUS_OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK_SHIFT 2
#define BCHP_M2MC_L2_PCI_MASK_STATUS_OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK_DEFAULT 0x00000000

/* M2MC_L2 :: PCI_MASK_STATUS :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_MASK           0x00000002
#define BCHP_M2MC_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_SHIFT          1
#define BCHP_M2MC_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_DEFAULT        0x00000000

/* M2MC_L2 :: PCI_MASK_STATUS :: M2MC_MASK [00:00] */
#define BCHP_M2MC_L2_PCI_MASK_STATUS_M2MC_MASK_MASK                0x00000001
#define BCHP_M2MC_L2_PCI_MASK_STATUS_M2MC_MASK_SHIFT               0
#define BCHP_M2MC_L2_PCI_MASK_STATUS_M2MC_MASK_DEFAULT             0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* M2MC_L2 :: PCI_MASK_SET :: reserved0 [31:05] */
#define BCHP_M2MC_L2_PCI_MASK_SET_reserved0_MASK                   0xffffffe0
#define BCHP_M2MC_L2_PCI_MASK_SET_reserved0_SHIFT                  5

/* M2MC_L2 :: PCI_MASK_SET :: SRC_DECOMPRESS_MIN_GT_MAX_MASK [04:04] */
#define BCHP_M2MC_L2_PCI_MASK_SET_SRC_DECOMPRESS_MIN_GT_MAX_MASK_MASK 0x00000010
#define BCHP_M2MC_L2_PCI_MASK_SET_SRC_DECOMPRESS_MIN_GT_MAX_MASK_SHIFT 4
#define BCHP_M2MC_L2_PCI_MASK_SET_SRC_DECOMPRESS_MIN_GT_MAX_MASK_DEFAULT 0x00000000

/* M2MC_L2 :: PCI_MASK_SET :: DEST_DECOMPRESS_MIN_GT_MAX_MASK [03:03] */
#define BCHP_M2MC_L2_PCI_MASK_SET_DEST_DECOMPRESS_MIN_GT_MAX_MASK_MASK 0x00000008
#define BCHP_M2MC_L2_PCI_MASK_SET_DEST_DECOMPRESS_MIN_GT_MAX_MASK_SHIFT 3
#define BCHP_M2MC_L2_PCI_MASK_SET_DEST_DECOMPRESS_MIN_GT_MAX_MASK_DEFAULT 0x00000000

/* M2MC_L2 :: PCI_MASK_SET :: OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK [02:02] */
#define BCHP_M2MC_L2_PCI_MASK_SET_OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK_MASK 0x00000004
#define BCHP_M2MC_L2_PCI_MASK_SET_OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK_SHIFT 2
#define BCHP_M2MC_L2_PCI_MASK_SET_OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK_DEFAULT 0x00000000

/* M2MC_L2 :: PCI_MASK_SET :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC_L2_PCI_MASK_SET_GR_BRIDGE_MASK_MASK              0x00000002
#define BCHP_M2MC_L2_PCI_MASK_SET_GR_BRIDGE_MASK_SHIFT             1
#define BCHP_M2MC_L2_PCI_MASK_SET_GR_BRIDGE_MASK_DEFAULT           0x00000000

/* M2MC_L2 :: PCI_MASK_SET :: M2MC_MASK [00:00] */
#define BCHP_M2MC_L2_PCI_MASK_SET_M2MC_MASK_MASK                   0x00000001
#define BCHP_M2MC_L2_PCI_MASK_SET_M2MC_MASK_SHIFT                  0
#define BCHP_M2MC_L2_PCI_MASK_SET_M2MC_MASK_DEFAULT                0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* M2MC_L2 :: PCI_MASK_CLEAR :: reserved0 [31:05] */
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_reserved0_MASK                 0xffffffe0
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_reserved0_SHIFT                5

/* M2MC_L2 :: PCI_MASK_CLEAR :: SRC_DECOMPRESS_MIN_GT_MAX_MASK [04:04] */
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_SRC_DECOMPRESS_MIN_GT_MAX_MASK_MASK 0x00000010
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_SRC_DECOMPRESS_MIN_GT_MAX_MASK_SHIFT 4
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_SRC_DECOMPRESS_MIN_GT_MAX_MASK_DEFAULT 0x00000000

/* M2MC_L2 :: PCI_MASK_CLEAR :: DEST_DECOMPRESS_MIN_GT_MAX_MASK [03:03] */
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_DEST_DECOMPRESS_MIN_GT_MAX_MASK_MASK 0x00000008
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_DEST_DECOMPRESS_MIN_GT_MAX_MASK_SHIFT 3
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_DEST_DECOMPRESS_MIN_GT_MAX_MASK_DEFAULT 0x00000000

/* M2MC_L2 :: PCI_MASK_CLEAR :: OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK [02:02] */
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK_MASK 0x00000004
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK_SHIFT 2
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_OUTPUT_DECOMPRESS_MIN_GT_MAX_MASK_DEFAULT 0x00000000

/* M2MC_L2 :: PCI_MASK_CLEAR :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_MASK            0x00000002
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_SHIFT           1
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_DEFAULT         0x00000000

/* M2MC_L2 :: PCI_MASK_CLEAR :: M2MC_MASK [00:00] */
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_M2MC_MASK_MASK                 0x00000001
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_M2MC_MASK_SHIFT                0
#define BCHP_M2MC_L2_PCI_MASK_CLEAR_M2MC_MASK_DEFAULT              0x00000001

#endif /* #ifndef BCHP_M2MC_L2_H__ */

/* End of File */
