                      * PC16550 TEST PROGRAM (1) 
                      *
B020                  UARTDA  EQU $B020               ;RBR/THR
B021                  UARTIE  EQU $B021               ;IER
B022                  UARTFC  EQU $B022               ;FCR
B023                  UARTLC  EQU $B023               ;LCR
B024                  UARTMC  EQU $B024               ;MCR
B025                  UARTLS  EQU $B025               ;LSR
B020                  UARTDL  EQU $B020               ;DLL
B021                  UARTDM  EQU $B021               ;DLM
                      *
                      
7800                          ORG $7800
                      *
7800  8603            INIT    LDA #3                  ;Turn Divisor latch Access Bit (DLAB) off
7802  B7B023                  STA UARTLC
7805  4F                      CLRA                    ;Disale interrupt 
7806  B7B021                  STA UARTIE
7809  8683                    LDA #$83                ;Turn DLAB on
780B  B7B023                  STA UARTLC              ;Set baud rate to 9600
780E  8630                    LDA #48                 ;7.3728 MHz /16 / 48 = 9600
7810  B7B020                  STA UARTDL
7813  4F                      CLRA
7814  B7B021                  STA UARTDM
7817  8603                    LDA #3                  ;Turn DLAB off again. 8-bit. none-party and 1 stop bit
7819  B7B023                  STA UARTLC
781C  8607                    LDA #$7                 ;Enable and clear RCVR/XMIT FIFO. Set RCVR FIFO Trigger level to 1
781E  B7B022                  STA UARTFC
                      *
                      *       LDA #$0B                ;Enable /DTR, /RTS and /OUT2 (/OUT2 is forced to a logic 0, for debug)
                      *       CLRA                    ;Reset /DTR and /RTS
                      *       STA UARTMC              
                      *
7821  39                      RTS
                      *
7822  B6B025          UPUTCH  LDA UARTLS
7825  8520                    BITA #%00100000         ;The UART is ready to accept a new character for transmission when Bit 5 is set to a logic 1
7827  27F9                    BEQ UPUTCH
7829  A68C11                  LDA DATA,PCR
782C  B7B020                  STA UARTDA
782F  39                      RTS
                      *
7830  B6B025          UGETCH  LDA UARTLS
7833  47                      ASRA                    ;Bit 0 is set to a logic 1 whenever a complete incoming character has been received
7834  24FA                    BCC UGETCH
7836  B6B020                  LDA UARTDA
7839  A78C01                  STA DATA,PCR
783C  39                      RTS
                      *
783D                  DATA    RMB 1
                      *
783E                          END
