// Seed: 1755752791
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  logic id_5;
  assign id_2 = id_5;
  wire [-1 'b0 : -1] id_6;
  wire id_7;
endmodule
module module_1 (
    output tri0 id_0,
    inout  wire id_1
);
  wire [-1 'h0 : -1] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    output logic   id_0,
    input  supply1 id_1,
    input  supply0 id_2
);
  assign id_0 = -1;
  initial begin : LABEL_0
    #1 begin : LABEL_1
      id_0 <= 1;
      id_0 <= id_1 == id_2;
      id_0 <= id_1;
    end
  end
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
