$date
	Tue Aug 19 20:27:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module halfadd_tb $end
$var wire 1 ! cy $end
$var wire 1 " ss $end
$var reg 1 # aa $end
$var reg 1 $ bb $end
$scope module add1 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$scope module x0 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 " c $end
$upscope $end
$scope module a0 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#5
1"
1$
1&
#10
0$
0&
1#
1%
#15
0"
1!
1$
1&
