#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(25)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[25].O_EN[0] (BIDIR_CELL)                                            5.428    23.335
$iopadmap$AL4S3B_FPGA_Top.io_pad[25].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    34.656
out:io_pad(25)_$out.outpad[0] (.output)                                                              0.000    34.656
data arrival time                                                                                             34.656

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                            -34.656
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -34.656


#Path 2
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(16)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[16].O_EN[0] (BIDIR_CELL)                                             5.428    23.335
$iopadmap$AL4S3B_FPGA_Top.io_pad[16].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    34.656
out:io_pad(16)_$out.outpad[0] (.output)                                                               0.000    34.656
data arrival time                                                                                              34.656

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -34.656
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -34.656


#Path 3
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(17)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[17].O_EN[0] (BIDIR_CELL)                                             5.428    23.335
$iopadmap$AL4S3B_FPGA_Top.io_pad[17].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    34.656
out:io_pad(17)_$out.outpad[0] (.output)                                                               0.000    34.656
data arrival time                                                                                              34.656

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -34.656
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -34.656


#Path 4
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(15)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16.QCK[0] (Q_FRAG)                       2.013    16.229
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.930
$iopadmap$AL4S3B_FPGA_Top.io_pad[15].O_EN[0] (BIDIR_CELL)                                             5.040    22.970
$iopadmap$AL4S3B_FPGA_Top.io_pad[15].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    34.291
out:io_pad(15)_$out.outpad[0] (.output)                                                               0.000    34.291
data arrival time                                                                                              34.291

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -34.291
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -34.291


#Path 5
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(31)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                        0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                  13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                   1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[31].O_EN[0] (BIDIR_CELL)                                          5.055    22.962
$iopadmap$AL4S3B_FPGA_Top.io_pad[31].O_PAD_$out[0] (BIDIR_CELL)                                   11.321    34.283
out:io_pad(31)_$out.outpad[0] (.output)                                                            0.000    34.283
data arrival time                                                                                           34.283

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                        0.000     0.000
clock source latency                                                                               0.000     0.000
clock uncertainty                                                                                  0.000     0.000
output external delay                                                                              0.000     0.000
data required time                                                                                           0.000
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.000
data arrival time                                                                                          -34.283
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -34.283


#Path 6
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(30)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1.QCK[0] (Q_FRAG)                       2.000    16.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.917
$iopadmap$AL4S3B_FPGA_Top.io_pad[30].O_EN[0] (BIDIR_CELL)                                            5.045    22.962
$iopadmap$AL4S3B_FPGA_Top.io_pad[30].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    34.283
out:io_pad(30)_$out.outpad[0] (.output)                                                              0.000    34.283
data arrival time                                                                                             34.283

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                            -34.283
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -34.283


#Path 7
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(20)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[20].O_EN[0] (BIDIR_CELL)                                             5.045    22.952
$iopadmap$AL4S3B_FPGA_Top.io_pad[20].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    34.273
out:io_pad(20)_$out.outpad[0] (.output)                                                               0.000    34.273
data arrival time                                                                                              34.273

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -34.273
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -34.273


#Path 8
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(14)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17.QCK[0] (Q_FRAG)                       1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.907
$iopadmap$AL4S3B_FPGA_Top.io_pad[14].O_EN[0] (BIDIR_CELL)                                             5.001    22.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[14].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    34.229
out:io_pad(14)_$out.outpad[0] (.output)                                                               0.000    34.229
data arrival time                                                                                              34.229

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -34.229
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -34.229


#Path 9
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(11)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20.QCK[0] (Q_FRAG)                       2.013    16.229
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.930
$iopadmap$AL4S3B_FPGA_Top.io_pad[11].O_EN[0] (BIDIR_CELL)                                             4.919    22.850
$iopadmap$AL4S3B_FPGA_Top.io_pad[11].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    34.171
out:io_pad(11)_$out.outpad[0] (.output)                                                               0.000    34.171
data arrival time                                                                                              34.171

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -34.171
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -34.171


#Path 10
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(7)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24.QCK[0] (Q_FRAG)                       1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.907
$iopadmap$AL4S3B_FPGA_Top.io_pad[7].O_EN[0] (BIDIR_CELL)                                              4.638    22.545
$iopadmap$AL4S3B_FPGA_Top.io_pad[7].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    33.866
out:io_pad(7)_$out.outpad[0] (.output)                                                                0.000    33.866
data arrival time                                                                                              33.866

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -33.866
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -33.866


#Path 11
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(21)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[21].O_EN[0] (BIDIR_CELL)                                             4.147    22.054
$iopadmap$AL4S3B_FPGA_Top.io_pad[21].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    33.375
out:io_pad(21)_$out.outpad[0] (.output)                                                               0.000    33.375
data arrival time                                                                                              33.375

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -33.375
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -33.375


#Path 12
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(8)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23.QCK[0] (Q_FRAG)                       2.013    16.229
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.930
$iopadmap$AL4S3B_FPGA_Top.io_pad[8].O_EN[0] (BIDIR_CELL)                                              4.091    22.021
$iopadmap$AL4S3B_FPGA_Top.io_pad[8].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    33.342
out:io_pad(8)_$out.outpad[0] (.output)                                                                0.000    33.342
data arrival time                                                                                              33.342

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -33.342
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -33.342


#Path 13
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(9)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22.QCK[0] (Q_FRAG)                       2.000    16.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.917
$iopadmap$AL4S3B_FPGA_Top.io_pad[9].O_EN[0] (BIDIR_CELL)                                              4.091    22.008
$iopadmap$AL4S3B_FPGA_Top.io_pad[9].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    33.329
out:io_pad(9)_$out.outpad[0] (.output)                                                                0.000    33.329
data arrival time                                                                                              33.329

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -33.329
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -33.329


#Path 14
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(10)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21.QCK[0] (Q_FRAG)                       1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.907
$iopadmap$AL4S3B_FPGA_Top.io_pad[10].O_EN[0] (BIDIR_CELL)                                             4.091    21.998
$iopadmap$AL4S3B_FPGA_Top.io_pad[10].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    33.319
out:io_pad(10)_$out.outpad[0] (.output)                                                               0.000    33.319
data arrival time                                                                                              33.319

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -33.319
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -33.319


#Path 15
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(18)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                            0.000     0.000
clock source latency                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                       1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[18].O_DAT[0] (BIDIR_CELL)                                             5.572    23.479
$iopadmap$AL4S3B_FPGA_Top.io_pad[18].O_PAD_$out[0] (BIDIR_CELL)                                        9.809    33.288
out:io_pad(18)_$out.outpad[0] (.output)                                                                0.000    33.288
data arrival time                                                                                               33.288

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                            0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                              -33.288
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -33.288


#Path 16
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(26)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[26].O_EN[0] (BIDIR_CELL)                                            3.927    21.835
$iopadmap$AL4S3B_FPGA_Top.io_pad[26].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    33.156
out:io_pad(26)_$out.outpad[0] (.output)                                                              0.000    33.156
data arrival time                                                                                             33.156

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                            -33.156
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -33.156


#Path 17
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(24)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[24].O_EN[0] (BIDIR_CELL)                                            3.927    21.835
$iopadmap$AL4S3B_FPGA_Top.io_pad[24].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    33.156
out:io_pad(24)_$out.outpad[0] (.output)                                                              0.000    33.156
data arrival time                                                                                             33.156

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                            -33.156
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -33.156


#Path 18
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(19)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                            0.000     0.000
clock source latency                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                       1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[19].O_DAT[0] (BIDIR_CELL)                                             5.420    23.327
$iopadmap$AL4S3B_FPGA_Top.io_pad[19].O_PAD_$out[0] (BIDIR_CELL)                                        9.809    33.136
out:io_pad(19)_$out.outpad[0] (.output)                                                                0.000    33.136
data arrival time                                                                                               33.136

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                            0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                              -33.136
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -33.136


#Path 19
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(27)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[27].O_EN[0] (BIDIR_CELL)                                            3.660    21.568
$iopadmap$AL4S3B_FPGA_Top.io_pad[27].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    32.889
out:io_pad(27)_$out.outpad[0] (.output)                                                              0.000    32.889
data arrival time                                                                                             32.889

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                            -32.889
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -32.889


#Path 20
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(29)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[29].O_DAT[0] (BIDIR_CELL)                                            4.942    22.849
$iopadmap$AL4S3B_FPGA_Top.io_pad[29].O_PAD_$out[0] (BIDIR_CELL)                                       9.809    32.658
out:io_pad(29)_$out.outpad[0] (.output)                                                               0.000    32.658
data arrival time                                                                                              32.658

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -32.658
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -32.658


#Path 21
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(22)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9.QCK[0] (Q_FRAG)                       2.004    16.219
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.921
$iopadmap$AL4S3B_FPGA_Top.io_pad[22].O_EN[0] (BIDIR_CELL)                                            3.349    21.270
$iopadmap$AL4S3B_FPGA_Top.io_pad[22].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    32.591
out:io_pad(22)_$out.outpad[0] (.output)                                                              0.000    32.591
data arrival time                                                                                             32.591

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                            -32.591
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -32.591


#Path 22
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(23)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[23].O_EN[0] (BIDIR_CELL)                                            3.349    21.257
$iopadmap$AL4S3B_FPGA_Top.io_pad[23].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    32.578
out:io_pad(23)_$out.outpad[0] (.output)                                                              0.000    32.578
data arrival time                                                                                             32.578

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                            -32.578
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -32.578


#Path 23
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(4)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27.QCK[0] (Q_FRAG)                       1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.907
$iopadmap$AL4S3B_FPGA_Top.io_pad[4].O_EN[0] (BIDIR_CELL)                                              3.340    21.247
$iopadmap$AL4S3B_FPGA_Top.io_pad[4].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    32.568
out:io_pad(4)_$out.outpad[0] (.output)                                                                0.000    32.568
data arrival time                                                                                              32.568

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -32.568
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -32.568


#Path 24
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(12)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19.QCK[0] (Q_FRAG)                       2.013    16.229
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.930
$iopadmap$AL4S3B_FPGA_Top.io_pad[12].O_EN[0] (BIDIR_CELL)                                             3.223    21.153
$iopadmap$AL4S3B_FPGA_Top.io_pad[12].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    32.474
out:io_pad(12)_$out.outpad[0] (.output)                                                               0.000    32.474
data arrival time                                                                                              32.474

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -32.474
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -32.474


#Path 25
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(3)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28.QCK[0] (Q_FRAG)                       2.000    16.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.917
$iopadmap$AL4S3B_FPGA_Top.io_pad[3].O_EN[0] (BIDIR_CELL)                                              3.223    21.140
$iopadmap$AL4S3B_FPGA_Top.io_pad[3].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    32.461
out:io_pad(3)_$out.outpad[0] (.output)                                                                0.000    32.461
data arrival time                                                                                              32.461

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -32.461
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -32.461


#Path 26
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(1)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30.QCK[0] (Q_FRAG)                       1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.907
$iopadmap$AL4S3B_FPGA_Top.io_pad[1].O_EN[0] (BIDIR_CELL)                                              3.223    21.130
$iopadmap$AL4S3B_FPGA_Top.io_pad[1].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    32.451
out:io_pad(1)_$out.outpad[0] (.output)                                                                0.000    32.451
data arrival time                                                                                              32.451

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -32.451
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -32.451


#Path 27
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(0)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31.QCK[0] (Q_FRAG)                       1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.907
$iopadmap$AL4S3B_FPGA_Top.io_pad[0].O_EN[0] (BIDIR_CELL)                                              3.223    21.130
$iopadmap$AL4S3B_FPGA_Top.io_pad[0].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    32.451
out:io_pad(0)_$out.outpad[0] (.output)                                                                0.000    32.451
data arrival time                                                                                              32.451

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -32.451
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -32.451


#Path 28
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(2)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29.QCK[0] (Q_FRAG)                       1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.907
$iopadmap$AL4S3B_FPGA_Top.io_pad[2].O_EN[0] (BIDIR_CELL)                                              3.223    21.130
$iopadmap$AL4S3B_FPGA_Top.io_pad[2].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    32.451
out:io_pad(2)_$out.outpad[0] (.output)                                                                0.000    32.451
data arrival time                                                                                              32.451

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -32.451
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -32.451


#Path 29
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(5)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26.QCK[0] (Q_FRAG)                       1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.907
$iopadmap$AL4S3B_FPGA_Top.io_pad[5].O_EN[0] (BIDIR_CELL)                                              3.223    21.130
$iopadmap$AL4S3B_FPGA_Top.io_pad[5].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    32.451
out:io_pad(5)_$out.outpad[0] (.output)                                                                0.000    32.451
data arrival time                                                                                              32.451

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -32.451
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -32.451


#Path 30
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(6)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25.QCK[0] (Q_FRAG)                       1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.907
$iopadmap$AL4S3B_FPGA_Top.io_pad[6].O_EN[0] (BIDIR_CELL)                                              3.223    21.130
$iopadmap$AL4S3B_FPGA_Top.io_pad[6].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    32.451
out:io_pad(6)_$out.outpad[0] (.output)                                                                0.000    32.451
data arrival time                                                                                              32.451

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -32.451
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -32.451


#Path 31
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(13)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18.QCK[0] (Q_FRAG)                       1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.907
$iopadmap$AL4S3B_FPGA_Top.io_pad[13].O_EN[0] (BIDIR_CELL)                                             3.223    21.130
$iopadmap$AL4S3B_FPGA_Top.io_pad[13].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    32.451
out:io_pad(13)_$out.outpad[0] (.output)                                                               0.000    32.451
data arrival time                                                                                              32.451

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -32.451
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -32.451


#Path 32
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                      10.356    40.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.406    42.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                          4.985    47.101
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.605    48.706
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8.QD[0] (Q_FRAG)                                           0.000    48.706
data arrival time                                                                                                                48.706

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8.QCK[0] (Q_FRAG)                                          1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -48.706
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -32.395


#Path 33
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(28)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[28].O_EN[0] (BIDIR_CELL)                                            2.914    20.821
$iopadmap$AL4S3B_FPGA_Top.io_pad[28].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    32.142
out:io_pad(28)_$out.outpad[0] (.output)                                                              0.000    32.142
data arrival time                                                                                             32.142

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                            -32.142
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -32.142


#Path 34
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                      10.356    40.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.406    42.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.497    46.613
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    48.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15.QD[0] (Q_FRAG)                                          0.000    48.218
data arrival time                                                                                                                48.218

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -48.218
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -31.907


#Path 35
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                      10.356    40.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.406    42.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                          4.030    46.146
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.605    47.752
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9.QD[0] (Q_FRAG)                                           0.000    47.752
data arrival time                                                                                                                47.752

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9.QCK[0] (Q_FRAG)                                          2.004    16.219
clock uncertainty                                                                                                       0.000    16.219
cell setup time                                                                                                         0.105    16.325
data required time                                                                                                               16.325
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.325
data arrival time                                                                                                               -47.752
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -31.427


#Path 36
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                      10.356    40.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.406    42.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.558    45.674
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    47.279
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11.QD[0] (Q_FRAG)                                          0.000    47.279
data arrival time                                                                                                                47.279

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -47.279
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.968


#Path 37
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                       9.442    39.796
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                        1.406    41.202
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.437    45.639
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    47.244
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15.QD[0] (Q_FRAG)                                         0.000    47.244
data arrival time                                                                                                                47.244

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15.QCK[0] (Q_FRAG)                                        2.004    16.219
clock uncertainty                                                                                                       0.000    16.219
cell setup time                                                                                                         0.105    16.325
data required time                                                                                                               16.325
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.325
data arrival time                                                                                                               -47.244
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.919


#Path 38
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                      10.356    40.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.406    42.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.224    45.341
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.946
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14.QD[0] (Q_FRAG)                                          0.000    46.946
data arrival time                                                                                                                46.946

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -46.946
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.635


#Path 39
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                       8.551    38.905
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.406    40.311
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         5.023    45.334
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.940
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23.QD[0] (Q_FRAG)                                          0.000    46.940
data arrival time                                                                                                                46.940

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23.QCK[0] (Q_FRAG)                                         2.013    16.229
clock uncertainty                                                                                                       0.000    16.229
cell setup time                                                                                                         0.105    16.334
data required time                                                                                                               16.334
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.334
data arrival time                                                                                                               -46.940
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.606


#Path 40
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                       8.551    38.905
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.406    40.311
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.987    45.298
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.904
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21.QD[0] (Q_FRAG)                                          0.000    46.904
data arrival time                                                                                                                46.904

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21.QCK[0] (Q_FRAG)                                         1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -46.904
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.593


#Path 41
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                      10.356    40.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.406    42.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.159    45.276
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.881
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12.QD[0] (Q_FRAG)                                          0.000    46.881
data arrival time                                                                                                                46.881

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -46.881
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.570


#Path 42
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                       9.442    39.796
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                        1.406    41.202
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.046    45.248
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.854
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9.QD[0] (Q_FRAG)                                          0.000    46.854
data arrival time                                                                                                                46.854

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9.QCK[0] (Q_FRAG)                                         2.004    16.219
clock uncertainty                                                                                                       0.000    16.219
cell setup time                                                                                                         0.105    16.325
data required time                                                                                                               16.325
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.325
data arrival time                                                                                                               -46.854
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.529


#Path 43
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                       9.442    39.796
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                        1.406    41.202
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.968    45.170
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.776
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8.QD[0] (Q_FRAG)                                          0.000    46.776
data arrival time                                                                                                                46.776

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -46.776
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.464


#Path 44
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                      10.356    40.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.406    42.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.042    45.158
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.764
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13.QD[0] (Q_FRAG)                                          0.000    46.764
data arrival time                                                                                                                46.764

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -46.764
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.452


#Path 45
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                       8.419    38.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                        1.406    40.180
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.949    45.129
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    46.734
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23.QD[0] (Q_FRAG)                                         0.000    46.734
data arrival time                                                                                                                46.734

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -46.734
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.424


#Path 46
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                       8.551    38.905
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.406    40.311
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.562    44.873
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.479
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18.QD[0] (Q_FRAG)                                          0.000    46.479
data arrival time                                                                                                                46.479

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18.QCK[0] (Q_FRAG)                                         1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -46.479
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.168


#Path 47
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                       9.442    39.796
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                        1.406    41.202
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.519    44.722
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    46.327
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14.QD[0] (Q_FRAG)                                         0.000    46.327
data arrival time                                                                                                                46.327

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -46.327
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.016


#Path 48
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                       8.419    38.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                        1.406    40.180
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.371    44.551
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    46.157
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18.QD[0] (Q_FRAG)                                         0.000    46.157
data arrival time                                                                                                                46.157

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -46.157
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.846


#Path 49
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                       8.419    38.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                        1.406    40.180
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.366    44.546
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    46.151
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21.QD[0] (Q_FRAG)                                         0.000    46.151
data arrival time                                                                                                                46.151

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -46.151
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.840


#Path 50
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                      10.356    40.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.406    42.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         2.330    44.447
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.052
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10.QD[0] (Q_FRAG)                                          0.000    46.052
data arrival time                                                                                                                46.052

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -46.052
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.741


#Path 51
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                       8.551    38.905
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.406    40.311
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.135    44.447
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.052
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19.QD[0] (Q_FRAG)                                          0.000    46.052
data arrival time                                                                                                                46.052

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19.QCK[0] (Q_FRAG)                                         2.013    16.229
clock uncertainty                                                                                                       0.000    16.229
cell setup time                                                                                                         0.105    16.334
data required time                                                                                                               16.334
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.334
data arrival time                                                                                                               -46.052
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.718


#Path 52
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                       9.442    39.796
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                        1.406    41.202
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.197    44.399
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    46.004
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12.QD[0] (Q_FRAG)                                         0.000    46.004
data arrival time                                                                                                                46.004

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -46.004
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.693


#Path 53
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                       8.551    38.905
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.406    40.311
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.068    44.380
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    45.985
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22.QD[0] (Q_FRAG)                                          0.000    45.985
data arrival time                                                                                                                45.985

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22.QCK[0] (Q_FRAG)                                         2.000    16.216
clock uncertainty                                                                                                       0.000    16.216
cell setup time                                                                                                         0.105    16.321
data required time                                                                                                               16.321
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.321
data arrival time                                                                                                               -45.985
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.664


#Path 54
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                       6.712    37.067
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                        1.406    38.473
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        5.848    44.321
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    45.927
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31.QD[0] (Q_FRAG)                                         0.000    45.927
data arrival time                                                                                                                45.927

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -45.927
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.616


#Path 55
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                       9.442    39.796
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                        1.406    41.202
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.004    44.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    45.812
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11.QD[0] (Q_FRAG)                                         0.000    45.812
data arrival time                                                                                                                45.812

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -45.812
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.500


#Path 56
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                       7.464    37.818
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                        1.406    39.224
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.949    44.173
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    45.779
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1.QD[0] (Q_FRAG)                                          0.000    45.779
data arrival time                                                                                                                45.779

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -45.779
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.467


#Path 57
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                       9.442    39.796
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                        1.406    41.202
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        2.716    43.918
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    45.523
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13.QD[0] (Q_FRAG)                                         0.000    45.523
data arrival time                                                                                                                45.523

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -45.523
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.212


#Path 58
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                       8.551    38.905
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.406    40.311
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.596    43.907
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    45.513
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20.QD[0] (Q_FRAG)                                          0.000    45.513
data arrival time                                                                                                                45.513

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20.QCK[0] (Q_FRAG)                                         2.013    16.229
clock uncertainty                                                                                                       0.000    16.229
cell setup time                                                                                                         0.105    16.334
data required time                                                                                                               16.334
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.334
data arrival time                                                                                                               -45.513
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.179


#Path 59
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                       8.419    38.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                        1.406    40.180
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.689    43.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    45.475
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17.QD[0] (Q_FRAG)                                         0.000    45.475
data arrival time                                                                                                                45.475

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -45.475
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.164


#Path 60
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                       8.419    38.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                        1.406    40.180
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.642    43.821
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    45.427
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19.QD[0] (Q_FRAG)                                         0.000    45.427
data arrival time                                                                                                                45.427

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -45.427
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.116


#Path 61
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                       7.464    37.818
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                        1.406    39.224
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.595    43.819
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    45.425
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7.QD[0] (Q_FRAG)                                          0.000    45.425
data arrival time                                                                                                                45.425

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7.QCK[0] (Q_FRAG)                                         2.004    16.219
clock uncertainty                                                                                                       0.000    16.219
cell setup time                                                                                                         0.105    16.325
data required time                                                                                                               16.325
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.325
data arrival time                                                                                                               -45.425
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.100


#Path 62
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                       9.442    39.796
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                        1.406    41.202
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        2.330    43.533
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    45.138
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10.QD[0] (Q_FRAG)                                         0.000    45.138
data arrival time                                                                                                                45.138

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -45.138
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -28.827


#Path 63
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                       6.712    37.067
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                        1.406    38.473
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.985    43.457
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    45.063
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30.QD[0] (Q_FRAG)                                         0.000    45.063
data arrival time                                                                                                                45.063

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -45.063
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -28.752


#Path 64
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                       6.712    37.067
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                        1.406    38.473
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.949    43.422
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    45.027
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28.QD[0] (Q_FRAG)                                         0.000    45.027
data arrival time                                                                                                                45.027

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -45.027
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -28.716


#Path 65
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                       8.419    38.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                        1.406    40.180
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.190    43.370
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    44.975
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22.QD[0] (Q_FRAG)                                         0.000    44.975
data arrival time                                                                                                                44.975

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -44.975
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -28.665


#Path 66
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                       7.464    37.818
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                        1.406    39.224
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.992    43.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    44.821
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6.QD[0] (Q_FRAG)                                          0.000    44.821
data arrival time                                                                                                                44.821

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -44.821
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -28.510


#Path 67
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                       8.551    38.905
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.406    40.311
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         2.792    43.103
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    44.709
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17.QD[0] (Q_FRAG)                                          0.000    44.709
data arrival time                                                                                                                44.709

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17.QCK[0] (Q_FRAG)                                         1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -44.709
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -28.398


#Path 68
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                       8.419    38.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                        1.406    40.180
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        2.754    42.934
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    44.539
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20.QD[0] (Q_FRAG)                                         0.000    44.539
data arrival time                                                                                                                44.539

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -44.539
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -28.229


#Path 69
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                       7.464    37.818
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                        1.406    39.224
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.642    42.866
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    44.471
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5.QD[0] (Q_FRAG)                                          0.000    44.471
data arrival time                                                                                                                44.471

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5.QCK[0] (Q_FRAG)                                         2.004    16.219
clock uncertainty                                                                                                       0.000    16.219
cell setup time                                                                                                         0.105    16.325
data required time                                                                                                               16.325
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.325
data arrival time                                                                                                               -44.471
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -28.147


#Path 70
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                       7.464    37.818
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                        1.406    39.224
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.558    42.782
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    44.387
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2.QD[0] (Q_FRAG)                                          0.000    44.387
data arrival time                                                                                                                44.387

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -44.387
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -28.076


#Path 71
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                 6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                  1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                       5.766    36.120
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.406    37.526
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        5.130    42.656
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    44.261
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3.QD[0] (Q_FRAG)                                         0.000    44.261
data arrival time                                                                                                              44.261

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                     0.000    16.206
cell setup time                                                                                                       0.105    16.312
data required time                                                                                                             16.312
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             16.312
data arrival time                                                                                                             -44.261
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -27.950


#Path 72
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                       8.551    38.905
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.406    40.311
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         2.330    42.642
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    44.247
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16.QD[0] (Q_FRAG)                                          0.000    44.247
data arrival time                                                                                                                44.247

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16.QCK[0] (Q_FRAG)                                         2.013    16.229
clock uncertainty                                                                                                       0.000    16.229
cell setup time                                                                                                         0.105    16.334
data required time                                                                                                               16.334
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.334
data arrival time                                                                                                               -44.247
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.913


#Path 73
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                       5.890    36.245
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.406    37.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.961    42.611
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    44.217
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31.QD[0] (Q_FRAG)                                          0.000    44.217
data arrival time                                                                                                                44.217

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31.QCK[0] (Q_FRAG)                                         1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -44.217
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.906


#Path 74
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                 6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                  1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                       5.766    36.120
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.406    37.526
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        5.025    42.552
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    44.157
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2.QD[0] (Q_FRAG)                                         0.000    44.157
data arrival time                                                                                                              44.157

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                     0.000    16.206
cell setup time                                                                                                       0.105    16.312
data required time                                                                                                             16.312
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             16.312
data arrival time                                                                                                             -44.157
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -27.845


#Path 75
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                       8.419    38.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                        1.406    40.180
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        2.330    42.510
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    44.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16.QD[0] (Q_FRAG)                                         0.000    44.116
data arrival time                                                                                                                44.116

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -44.116
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.805


#Path 76
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                       6.712    37.067
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                        1.406    38.473
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.030    42.503
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    44.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29.QD[0] (Q_FRAG)                                         0.000    44.108
data arrival time                                                                                                                44.108

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29.QCK[0] (Q_FRAG)                                        2.000    16.216
clock uncertainty                                                                                                       0.000    16.216
cell setup time                                                                                                         0.105    16.321
data required time                                                                                                               16.321
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.321
data arrival time                                                                                                               -44.108
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.787


#Path 77
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                       7.464    37.818
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                        1.406    39.224
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.159    42.384
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    43.989
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3.QD[0] (Q_FRAG)                                          0.000    43.989
data arrival time                                                                                                                43.989

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -43.989
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.678


#Path 78
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                       7.464    37.818
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                        1.406    39.224
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.042    42.266
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    43.872
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4.QD[0] (Q_FRAG)                                          0.000    43.872
data arrival time                                                                                                                43.872

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -43.872
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.560


#Path 79
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                       5.890    36.245
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.406    37.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.541    42.191
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    43.797
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30.QD[0] (Q_FRAG)                                          0.000    43.797
data arrival time                                                                                                                43.797

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30.QCK[0] (Q_FRAG)                                         1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -43.797
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.486


#Path 80
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                       5.890    36.245
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.406    37.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.361    42.012
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    43.617
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28.QD[0] (Q_FRAG)                                          0.000    43.617
data arrival time                                                                                                                43.617

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28.QCK[0] (Q_FRAG)                                         2.000    16.216
clock uncertainty                                                                                                       0.000    16.216
cell setup time                                                                                                         0.105    16.321
data required time                                                                                                               16.321
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.321
data arrival time                                                                                                               -43.617
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.296


#Path 81
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                       6.712    37.067
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                        1.406    38.473
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.297    41.770
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    43.376
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26.QD[0] (Q_FRAG)                                         0.000    43.376
data arrival time                                                                                                                43.376

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -43.376
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.065


#Path 82
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                       5.890    36.245
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.406    37.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.053    41.703
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    43.309
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29.QD[0] (Q_FRAG)                                          0.000    43.309
data arrival time                                                                                                                43.309

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29.QCK[0] (Q_FRAG)                                         1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -43.309
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.998


#Path 83
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                       6.712    37.067
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                        1.406    38.473
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.190    41.663
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    43.268
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27.QD[0] (Q_FRAG)                                         0.000    43.268
data arrival time                                                                                                                43.268

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -43.268
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.958


#Path 84
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                 6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                  1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                       5.766    36.120
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.406    37.526
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.083    41.609
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    43.214
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1.QD[0] (Q_FRAG)                                         0.000    43.214
data arrival time                                                                                                              43.214

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1.QCK[0] (Q_FRAG)                                        2.000    16.216
clock uncertainty                                                                                                     0.000    16.216
cell setup time                                                                                                       0.105    16.321
data required time                                                                                                             16.321
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             16.321
data arrival time                                                                                                             -43.214
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -26.893


#Path 85
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                 6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                  1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                       5.766    36.120
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.406    37.526
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.029    41.555
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    43.160
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7.QD[0] (Q_FRAG)                                         0.000    43.160
data arrival time                                                                                                              43.160

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                     0.000    16.206
cell setup time                                                                                                       0.105    16.312
data required time                                                                                                             16.312
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             16.312
data arrival time                                                                                                             -43.160
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -26.849


#Path 86
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                       7.464    37.818
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                        1.406    39.224
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                           2.330    41.555
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                            1.605    43.160
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q.QD[0] (Q_FRAG)                                            0.000    43.160
data arrival time                                                                                                                43.160

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q.QCK[0] (Q_FRAG)                                           1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -43.160
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.849


#Path 87
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                       6.712    37.067
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                        1.406    38.473
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.042    41.515
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    43.120
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25.QD[0] (Q_FRAG)                                         0.000    43.120
data arrival time                                                                                                                43.120

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -43.120
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.810


#Path 88
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                       5.890    36.245
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.406    37.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.617    41.267
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    42.873
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25.QD[0] (Q_FRAG)                                          0.000    42.873
data arrival time                                                                                                                42.873

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25.QCK[0] (Q_FRAG)                                         1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -42.873
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.562


#Path 89
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                       5.890    36.245
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.406    37.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.607    41.257
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    42.863
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27.QD[0] (Q_FRAG)                                          0.000    42.863
data arrival time                                                                                                                42.863

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27.QCK[0] (Q_FRAG)                                         1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -42.863
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.552


#Path 90
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                 6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                  1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                       5.766    36.120
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.406    37.526
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.301    40.827
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    42.432
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6.QD[0] (Q_FRAG)                                         0.000    42.432
data arrival time                                                                                                              42.432

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                     0.000    16.206
cell setup time                                                                                                       0.105    16.312
data required time                                                                                                             16.312
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             16.312
data arrival time                                                                                                             -42.432
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -26.121


#Path 91
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                       6.712    37.067
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                        1.406    38.473
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        2.330    40.803
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    42.409
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24.QD[0] (Q_FRAG)                                         0.000    42.409
data arrival time                                                                                                                42.409

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -42.409
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.098


#Path 92
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                 6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                  1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                       5.766    36.120
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.406    37.526
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.236    40.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    42.367
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4.QD[0] (Q_FRAG)                                         0.000    42.367
data arrival time                                                                                                              42.367

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                     0.000    16.206
cell setup time                                                                                                       0.105    16.312
data required time                                                                                                             16.312
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             16.312
data arrival time                                                                                                             -42.367
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -26.056


#Path 93
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                       5.890    36.245
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.406    37.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.042    40.693
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    42.298
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26.QD[0] (Q_FRAG)                                          0.000    42.298
data arrival time                                                                                                                42.298

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26.QCK[0] (Q_FRAG)                                         1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -42.298
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -25.987


#Path 94
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                 6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                  1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                       5.766    36.120
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.406    37.526
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.118    40.645
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    42.250
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5.QD[0] (Q_FRAG)                                         0.000    42.250
data arrival time                                                                                                              42.250

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                     0.000    16.206
cell setup time                                                                                                       0.105    16.312
data required time                                                                                                             16.312
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             16.312
data arrival time                                                                                                             -42.250
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -25.939


#Path 95
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                       5.890    36.245
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.406    37.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         2.330    39.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    41.586
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24.QD[0] (Q_FRAG)                                          0.000    41.586
data arrival time                                                                                                                41.586

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24.QCK[0] (Q_FRAG)                                         1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -41.586
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -25.276


#Path 96
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                 6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                  1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                       5.766    36.120
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.406    37.526
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                          2.330    39.857
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.605    41.462
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q.QD[0] (Q_FRAG)                                           0.000    41.462
data arrival time                                                                                                              41.462

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.206
clock uncertainty                                                                                                     0.000    16.206
cell setup time                                                                                                       0.105    16.312
data required time                                                                                                             16.312
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             16.312
data arrival time                                                                                                             -41.462
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -25.151


#Path 97
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                           13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QCK[0] (Q_FRAG)                                            1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                           1.701    17.907
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_1.t_frag.XSL[0] (T_FRAG)                                 3.232    21.139
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                  1.406    22.545
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.066    25.611
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    26.862
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 2.486    29.348
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.462    30.810
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG)                                                  0.000    30.810
data arrival time                                                                                                                    30.810

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                           13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                 1.990    16.205
clock uncertainty                                                                                                           0.000    16.205
cell setup time                                                                                                             0.105    16.311
data required time                                                                                                                   16.311
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   16.311
data arrival time                                                                                                                   -30.810
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -14.499


#Path 98
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                      0.000     0.000
clock source latency                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                 1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                      1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                     1.701    17.907
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.t_frag.XAB[0] (T_FRAG)                               3.663    21.569
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.t_frag.XZ[0] (T_FRAG)                                1.251    22.820
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.693    26.513
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    27.819
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QD[0] (Q_FRAG)                                   0.000    27.819
data arrival time                                                                                                         27.819

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                      0.000     0.000
clock source latency                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                 1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QCK[0] (Q_FRAG)                                  1.990    16.205
clock uncertainty                                                                                                0.000    16.205
cell setup time                                                                                                  0.105    16.311
data required time                                                                                                        16.311
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        16.311
data arrival time                                                                                                        -27.819
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -11.508


#Path 99
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                     0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                  1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                 1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                         3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                          1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_nxt_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.580    25.779
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_nxt_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462    27.241
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG)                                   0.000    27.241
data arrival time                                                                                                        27.241

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                     0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                  1.990    16.205
clock uncertainty                                                                                               0.000    16.205
cell setup time                                                                                                 0.105    16.311
data required time                                                                                                       16.311
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       16.311
data arrival time                                                                                                       -27.241
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -10.931


#Path 100
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       3.739    21.646
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    23.052
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 2.400    25.452
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    26.757
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QD[0] (Q_FRAG)                                             0.000    26.757
data arrival time                                                                                                                  26.757

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QCK[0] (Q_FRAG)                                            2.013    16.229
clock uncertainty                                                                                                         0.000    16.229
cell setup time                                                                                                           0.105    16.334
data required time                                                                                                                 16.334
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.334
data arrival time                                                                                                                 -26.757
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -10.423


#End of timing report
