#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 11 11:12:51 2022
# Process ID: 17628
# Current directory: C:/Users/berke/Desktop/OKUL/SoC/SoC_Project_Final/pazar_24.04.2022
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7884 C:\Users\berke\Desktop\OKUL\SoC\SoC_Project_Final\pazar_24.04.2022\pazar_24.04.2022.xpr
# Log file: C:/Users/berke/Desktop/OKUL/SoC/SoC_Project_Final/pazar_24.04.2022/vivado.log
# Journal file: C:/Users/berke/Desktop/OKUL/SoC/SoC_Project_Final/pazar_24.04.2022\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/berke/Desktop/OKUL/SoC/SoC_Project_Final/pazar_24.04.2022/pazar_24.04.2022.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_2018/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 813.258 ; gain = 196.840
update_compile_order -fileset sources_1
open_bd_design {C:/Users/berke/Desktop/OKUL/SoC/SoC_Project_Final/pazar_24.04.2022/pazar_24.04.2022.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:mailbox:2.1 - mailbox_0
Adding cell -- xilinx.com:ip:mutex:2.1 - mutex_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_1
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_1_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/berke/Desktop/OKUL/SoC/SoC_Project_Final/pazar_24.04.2022/pazar_24.04.2022.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1498.762 ; gain = 31.781
regenerate_bd_layout
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
save_bd_design
Wrote  : <C:/Users/berke/Desktop/OKUL/SoC/SoC_Project_Final/pazar_24.04.2022/pazar_24.04.2022.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed May 11 11:14:38 2022] Launched impl_1...
Run output will be captured here: C:/Users/berke/Desktop/OKUL/SoC/SoC_Project_Final/pazar_24.04.2022/pazar_24.04.2022.runs/impl_1/runme.log
launch_sdk -workspace C:/Users/berke/Desktop/OKUL/SoC/SoC_Project_Final/pazar_24.04.2022/pazar_24.04.2022.sdk -hwspec C:/Users/berke/Desktop/OKUL/SoC/SoC_Project_Final/pazar_24.04.2022/pazar_24.04.2022.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/berke/Desktop/OKUL/SoC/SoC_Project_Final/pazar_24.04.2022/pazar_24.04.2022.sdk -hwspec C:/Users/berke/Desktop/OKUL/SoC/SoC_Project_Final/pazar_24.04.2022/pazar_24.04.2022.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 11 13:10:42 2022...
