

================================================================
== Vitis HLS Report for 'input_layer_Pipeline_WEIGHTS_LOOP_0'
================================================================
* Date:           Tue Nov 26 16:00:49 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.077 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65541|  20.000 ns|  0.655 ms|    2|  65541|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- WEIGHTS_LOOP_0  |        0|    65539|         6|          1|          1|  0 ~ 65535|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 9 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weight_index = alloca i32 1"   --->   Operation 10 'alloca' 'weight_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 11 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 12 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 13 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 14 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln69_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln69_1"   --->   Operation 15 'read' 'zext_ln69_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %NEURONS_MEMBRANE_load_1"   --->   Operation 16 'read' 'NEURONS_MEMBRANE_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln69_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln69"   --->   Operation 17 'read' 'zext_ln69_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln69_1_cast = zext i14 %zext_ln69_1_read"   --->   Operation 18 'zext' 'zext_ln69_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln69_cast = zext i14 %zext_ln69_read"   --->   Operation 19 'zext' 'zext_ln69_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %zext_ln69_cast, i64 %weight_index"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %NEURONS_MEMBRANE_load_1_read, i16 %empty"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body18"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%weight_index_1 = load i64 %weight_index" [src/RNI.cpp:71]   --->   Operation 23 'load' 'weight_index_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.52ns)   --->   "%icmp_ln69 = icmp_eq  i64 %weight_index_1, i64 %zext_ln69_1_cast" [src/RNI.cpp:69]   --->   Operation 25 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.body18.split, void %for.inc30.loopexit.exitStub" [src/RNI.cpp:69]   --->   Operation 26 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i64 %weight_index_1" [src/RNI.cpp:71]   --->   Operation 27 'trunc' 'trunc_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %weight_index_1" [src/RNI.cpp:71]   --->   Operation 28 'getelementptr' 'WEIGHTS_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (3.25ns)   --->   "%WEIGHTS_load = load i14 %WEIGHTS_addr" [src/RNI.cpp:71]   --->   Operation 29 'load' 'WEIGHTS_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11312> <ROM>
ST_2 : Operation 30 [1/1] (3.52ns)   --->   "%add_ln69 = add i64 %weight_index_1, i64 1" [src/RNI.cpp:69]   --->   Operation 30 'add' 'add_ln69' <Predicate = (!icmp_ln69)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln69 = store i64 %add_ln69, i64 %weight_index" [src/RNI.cpp:69]   --->   Operation 31 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 32 [1/1] (1.82ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %p_read_4, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1, i2 %trunc_ln71" [src/RNI.cpp:71]   --->   Operation 32 'mux' 'tmp_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/2] (3.25ns)   --->   "%WEIGHTS_load = load i14 %WEIGHTS_addr" [src/RNI.cpp:71]   --->   Operation 33 'load' 'WEIGHTS_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11312> <ROM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i8 %WEIGHTS_load" [src/RNI.cpp:71]   --->   Operation 34 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln71_1 = sext i32 %tmp_2" [src/RNI.cpp:71]   --->   Operation 35 'sext' 'sext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (6.91ns)   --->   "%mul_ln71 = mul i40 %sext_ln71_1, i40 %sext_ln71" [src/RNI.cpp:71]   --->   Operation 36 'mul' 'mul_ln71' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 37 [1/2] (6.91ns)   --->   "%mul_ln71 = mul i40 %sext_ln71_1, i40 %sext_ln71" [src/RNI.cpp:71]   --->   Operation 37 'mul' 'mul_ln71' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln71_1 = trunc i40 %mul_ln71" [src/RNI.cpp:71]   --->   Operation 38 'trunc' 'trunc_ln71_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln71_2 = trunc i40 %mul_ln71" [src/RNI.cpp:71]   --->   Operation 39 'trunc' 'trunc_ln71_2' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.07>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%p_load = load i16 %empty" [src/RNI.cpp:71]   --->   Operation 40 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln71_2 = sext i16 %p_load" [src/RNI.cpp:71]   --->   Operation 41 'sext' 'sext_ln71_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (2.83ns)   --->   "%add_ln71 = add i39 %trunc_ln71_1, i39 %sext_ln71_2" [src/RNI.cpp:71]   --->   Operation 42 'add' 'add_ln71' <Predicate = true> <Delay = 2.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %add_ln71, i32 38" [src/RNI.cpp:71]   --->   Operation 43 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (2.07ns)   --->   "%add_ln71_1 = add i16 %trunc_ln71_2, i16 %p_load" [src/RNI.cpp:71]   --->   Operation 44 'add' 'add_ln71_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln71_1, i32 15" [src/RNI.cpp:71]   --->   Operation 45 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i23 @_ssdm_op_PartSelect.i23.i39.i32.i32, i39 %add_ln71, i32 16, i32 38" [src/RNI.cpp:71]   --->   Operation 46 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (2.28ns)   --->   "%icmp_ln71 = icmp_ne  i23 %tmp_3, i23 0" [src/RNI.cpp:71]   --->   Operation 47 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln71)   --->   "%or_ln71 = or i1 %tmp_1, i1 %icmp_ln71" [src/RNI.cpp:71]   --->   Operation 48 'or' 'or_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln71)   --->   "%xor_ln71 = xor i1 %tmp, i1 1" [src/RNI.cpp:71]   --->   Operation 49 'xor' 'xor_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln71 = and i1 %or_ln71, i1 %xor_ln71" [src/RNI.cpp:71]   --->   Operation 50 'and' 'and_ln71' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_1)   --->   "%xor_ln71_1 = xor i1 %tmp_1, i1 1" [src/RNI.cpp:71]   --->   Operation 51 'xor' 'xor_ln71_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (2.28ns)   --->   "%icmp_ln71_1 = icmp_ne  i23 %tmp_3, i23 8388607" [src/RNI.cpp:71]   --->   Operation 52 'icmp' 'icmp_ln71_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_1)   --->   "%or_ln71_1 = or i1 %icmp_ln71_1, i1 %xor_ln71_1" [src/RNI.cpp:71]   --->   Operation 53 'or' 'or_ln71_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_1)   --->   "%and_ln71_1 = and i1 %or_ln71_1, i1 %tmp" [src/RNI.cpp:71]   --->   Operation 54 'and' 'and_ln71_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_1)   --->   "%select_ln71 = select i1 %and_ln71, i16 32767, i16 32768" [src/RNI.cpp:71]   --->   Operation 55 'select' 'select_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_1)   --->   "%or_ln71_2 = or i1 %and_ln71, i1 %and_ln71_1" [src/RNI.cpp:71]   --->   Operation 56 'or' 'or_ln71_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln71_1 = select i1 %or_ln71_2, i16 %select_ln71, i16 %add_ln71_1" [src/RNI.cpp:71]   --->   Operation 57 'select' 'select_ln71_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%p_load13 = load i16 %empty"   --->   Operation 62 'load' 'p_load13' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out, i16 %p_load13"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [src/RNI.cpp:69]   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/RNI.cpp:69]   --->   Operation 59 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln69 = store i16 %select_ln71_1, i16 %empty" [src/RNI.cpp:69]   --->   Operation 60 'store' 'store_ln69' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.body18" [src/RNI.cpp:69]   --->   Operation 61 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln69]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ NEURONS_MEMBRANE_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln69_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                        (alloca           ) [ 01111111]
weight_index                 (alloca           ) [ 01100000]
p_read_1                     (read             ) [ 01110000]
p_read_2                     (read             ) [ 01110000]
p_read_3                     (read             ) [ 01110000]
p_read_4                     (read             ) [ 01110000]
zext_ln69_1_read             (read             ) [ 00000000]
NEURONS_MEMBRANE_load_1_read (read             ) [ 00000000]
zext_ln69_read               (read             ) [ 00000000]
zext_ln69_1_cast             (zext             ) [ 01100000]
zext_ln69_cast               (zext             ) [ 00000000]
store_ln0                    (store            ) [ 00000000]
store_ln0                    (store            ) [ 00000000]
br_ln0                       (br               ) [ 00000000]
weight_index_1               (load             ) [ 00000000]
specpipeline_ln0             (specpipeline     ) [ 00000000]
icmp_ln69                    (icmp             ) [ 01111110]
br_ln69                      (br               ) [ 00000000]
trunc_ln71                   (trunc            ) [ 01010000]
WEIGHTS_addr                 (getelementptr    ) [ 01010000]
add_ln69                     (add              ) [ 00000000]
store_ln69                   (store            ) [ 00000000]
tmp_2                        (mux              ) [ 01001000]
WEIGHTS_load                 (load             ) [ 01001000]
sext_ln71                    (sext             ) [ 01000100]
sext_ln71_1                  (sext             ) [ 01000100]
mul_ln71                     (mul              ) [ 00000000]
trunc_ln71_1                 (trunc            ) [ 01000010]
trunc_ln71_2                 (trunc            ) [ 01000010]
p_load                       (load             ) [ 00000000]
sext_ln71_2                  (sext             ) [ 00000000]
add_ln71                     (add              ) [ 00000000]
tmp                          (bitselect        ) [ 00000000]
add_ln71_1                   (add              ) [ 00000000]
tmp_1                        (bitselect        ) [ 00000000]
tmp_3                        (partselect       ) [ 00000000]
icmp_ln71                    (icmp             ) [ 00000000]
or_ln71                      (or               ) [ 00000000]
xor_ln71                     (xor              ) [ 00000000]
and_ln71                     (and              ) [ 00000000]
xor_ln71_1                   (xor              ) [ 00000000]
icmp_ln71_1                  (icmp             ) [ 00000000]
or_ln71_1                    (or               ) [ 00000000]
and_ln71_1                   (and              ) [ 00000000]
select_ln71                  (select           ) [ 00000000]
or_ln71_2                    (or               ) [ 00000000]
select_ln71_1                (select           ) [ 01000001]
speclooptripcount_ln69       (speclooptripcount) [ 00000000]
specloopname_ln69            (specloopname     ) [ 00000000]
store_ln69                   (store            ) [ 00000000]
br_ln69                      (br               ) [ 00000000]
p_load13                     (load             ) [ 00000000]
write_ln0                    (write            ) [ 00000000]
ret_ln0                      (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln69">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="NEURONS_MEMBRANE_load_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE_load_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln69_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="WEIGHTS">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i39.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i39.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="empty_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="weight_index_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_index/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read_1_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read_2_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read_3_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_read_4_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln69_1_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="0"/>
<pin id="108" dir="0" index="1" bw="14" slack="0"/>
<pin id="109" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln69_1_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="NEURONS_MEMBRANE_load_1_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="NEURONS_MEMBRANE_load_1_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln69_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="14" slack="0"/>
<pin id="120" dir="0" index="1" bw="14" slack="0"/>
<pin id="121" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln69_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln0_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="0" index="2" bw="16" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="131" class="1004" name="WEIGHTS_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="64" slack="0"/>
<pin id="135" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="14" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WEIGHTS_load/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln71/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln69_1_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="14" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_1_cast/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln69_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="14" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_cast/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="14" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="weight_index_1_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="1"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_index_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln69_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="14" slack="1"/>
<pin id="173" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="trunc_ln71_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln69_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln69_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="1"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2"/>
<pin id="193" dir="0" index="2" bw="32" slack="2"/>
<pin id="194" dir="0" index="3" bw="32" slack="2"/>
<pin id="195" dir="0" index="4" bw="32" slack="2"/>
<pin id="196" dir="0" index="5" bw="2" slack="1"/>
<pin id="197" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sext_ln71_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="1"/>
<pin id="201" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sext_ln71_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71_1/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="trunc_ln71_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="40" slack="0"/>
<pin id="209" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71_1/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln71_2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="40" slack="0"/>
<pin id="213" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71_2/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="5"/>
<pin id="217" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sext_ln71_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71_2/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln71_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="39" slack="1"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="39" slack="0"/>
<pin id="230" dir="0" index="2" bw="7" slack="0"/>
<pin id="231" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln71_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="1"/>
<pin id="237" dir="0" index="1" bw="16" slack="0"/>
<pin id="238" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_1/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="0" index="2" bw="5" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="23" slack="0"/>
<pin id="250" dir="0" index="1" bw="39" slack="0"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="0" index="3" bw="7" slack="0"/>
<pin id="253" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln71_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="23" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="or_ln71_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="xor_ln71_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln71/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="and_ln71_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln71/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="xor_ln71_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln71_1/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln71_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="23" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_1/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="or_ln71_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71_1/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="and_ln71_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln71_1/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln71_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="0" index="2" bw="16" slack="0"/>
<pin id="310" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="or_ln71_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71_2/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln71_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="0" index="2" bw="16" slack="0"/>
<pin id="324" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_1/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln69_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="1"/>
<pin id="330" dir="0" index="1" bw="16" slack="6"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_load13_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="5"/>
<pin id="334" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load13/6 "/>
</bind>
</comp>

<comp id="336" class="1005" name="empty_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="344" class="1005" name="weight_index_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="weight_index "/>
</bind>
</comp>

<comp id="351" class="1005" name="p_read_1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="2"/>
<pin id="353" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="356" class="1005" name="p_read_2_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="2"/>
<pin id="358" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="361" class="1005" name="p_read_3_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="2"/>
<pin id="363" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="366" class="1005" name="p_read_4_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="2"/>
<pin id="368" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="371" class="1005" name="zext_ln69_1_cast_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="1"/>
<pin id="373" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln69_1_cast "/>
</bind>
</comp>

<comp id="376" class="1005" name="icmp_ln69_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="4"/>
<pin id="378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="380" class="1005" name="trunc_ln71_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="1"/>
<pin id="382" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln71 "/>
</bind>
</comp>

<comp id="385" class="1005" name="WEIGHTS_addr_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="14" slack="1"/>
<pin id="387" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr "/>
</bind>
</comp>

<comp id="390" class="1005" name="tmp_2_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="395" class="1005" name="WEIGHTS_load_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="1"/>
<pin id="397" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_load "/>
</bind>
</comp>

<comp id="400" class="1005" name="sext_ln71_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="40" slack="1"/>
<pin id="402" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln71 "/>
</bind>
</comp>

<comp id="405" class="1005" name="sext_ln71_1_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="40" slack="1"/>
<pin id="407" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln71_1 "/>
</bind>
</comp>

<comp id="410" class="1005" name="trunc_ln71_1_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="39" slack="1"/>
<pin id="412" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln71_1 "/>
</bind>
</comp>

<comp id="415" class="1005" name="trunc_ln71_2_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="1"/>
<pin id="417" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln71_2 "/>
</bind>
</comp>

<comp id="420" class="1005" name="select_ln71_1_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="1"/>
<pin id="422" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln71_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="72" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="151"><net_src comp="106" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="118" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="112" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="166" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="174"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="166" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="166" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="210"><net_src comp="144" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="144" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="42" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="215" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="44" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="235" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="46" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="222" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="50" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="262"><net_src comp="248" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="52" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="240" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="227" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="54" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="264" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="270" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="240" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="54" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="248" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="282" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="227" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="276" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="58" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="60" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="276" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="300" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="306" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="235" pin="2"/><net_sink comp="320" pin=2"/></net>

<net id="335"><net_src comp="332" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="339"><net_src comp="74" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="347"><net_src comp="78" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="354"><net_src comp="82" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="190" pin=4"/></net>

<net id="359"><net_src comp="88" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="190" pin=3"/></net>

<net id="364"><net_src comp="94" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="369"><net_src comp="100" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="374"><net_src comp="148" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="379"><net_src comp="170" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="175" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="190" pin=5"/></net>

<net id="388"><net_src comp="131" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="393"><net_src comp="190" pin="6"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="398"><net_src comp="138" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="403"><net_src comp="199" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="408"><net_src comp="203" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="413"><net_src comp="207" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="418"><net_src comp="211" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="423"><net_src comp="320" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="328" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {6 }
 - Input state : 
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : zext_ln69 | {1 }
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : NEURONS_MEMBRANE_load_1 | {1 }
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : zext_ln69_1 | {1 }
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : p_read | {1 }
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : p_read1 | {1 }
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : p_read2 | {1 }
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : p_read3 | {1 }
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : WEIGHTS | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln69 : 1
		br_ln69 : 2
		trunc_ln71 : 1
		WEIGHTS_addr : 1
		WEIGHTS_load : 2
		add_ln69 : 1
		store_ln69 : 2
	State 3
	State 4
		mul_ln71 : 1
	State 5
		trunc_ln71_1 : 1
		trunc_ln71_2 : 1
	State 6
		sext_ln71_2 : 1
		add_ln71 : 2
		tmp : 3
		add_ln71_1 : 1
		tmp_1 : 2
		tmp_3 : 3
		icmp_ln71 : 4
		or_ln71 : 5
		xor_ln71 : 4
		and_ln71 : 5
		xor_ln71_1 : 3
		icmp_ln71_1 : 4
		or_ln71_1 : 5
		and_ln71_1 : 5
		select_ln71 : 5
		or_ln71_2 : 5
		select_ln71_1 : 5
		write_ln0 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|
|    mul   |                grp_fu_144                |    2    |   165   |    50   |
|----------|------------------------------------------|---------|---------|---------|
|          |              add_ln69_fu_179             |    0    |    0    |    71   |
|    add   |              add_ln71_fu_222             |    0    |    0    |    46   |
|          |             add_ln71_1_fu_235            |    0    |    0    |    23   |
|----------|------------------------------------------|---------|---------|---------|
|          |             icmp_ln69_fu_170             |    0    |    0    |    71   |
|   icmp   |             icmp_ln71_fu_258             |    0    |    0    |    30   |
|          |            icmp_ln71_1_fu_288            |    0    |    0    |    30   |
|----------|------------------------------------------|---------|---------|---------|
|  select  |            select_ln71_fu_306            |    0    |    0    |    16   |
|          |           select_ln71_1_fu_320           |    0    |    0    |    16   |
|----------|------------------------------------------|---------|---------|---------|
|    mux   |               tmp_2_fu_190               |    0    |    0    |    20   |
|----------|------------------------------------------|---------|---------|---------|
|          |              or_ln71_fu_264              |    0    |    0    |    2    |
|    or    |             or_ln71_1_fu_294             |    0    |    0    |    2    |
|          |             or_ln71_2_fu_314             |    0    |    0    |    2    |
|----------|------------------------------------------|---------|---------|---------|
|    xor   |              xor_ln71_fu_270             |    0    |    0    |    2    |
|          |             xor_ln71_1_fu_282            |    0    |    0    |    2    |
|----------|------------------------------------------|---------|---------|---------|
|    and   |              and_ln71_fu_276             |    0    |    0    |    2    |
|          |             and_ln71_1_fu_300            |    0    |    0    |    2    |
|----------|------------------------------------------|---------|---------|---------|
|          |            p_read_1_read_fu_82           |    0    |    0    |    0    |
|          |            p_read_2_read_fu_88           |    0    |    0    |    0    |
|          |            p_read_3_read_fu_94           |    0    |    0    |    0    |
|   read   |           p_read_4_read_fu_100           |    0    |    0    |    0    |
|          |       zext_ln69_1_read_read_fu_106       |    0    |    0    |    0    |
|          | NEURONS_MEMBRANE_load_1_read_read_fu_112 |    0    |    0    |    0    |
|          |        zext_ln69_read_read_fu_118        |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   write  |          write_ln0_write_fu_124          |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   zext   |          zext_ln69_1_cast_fu_148         |    0    |    0    |    0    |
|          |           zext_ln69_cast_fu_152          |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |             trunc_ln71_fu_175            |    0    |    0    |    0    |
|   trunc  |            trunc_ln71_1_fu_207           |    0    |    0    |    0    |
|          |            trunc_ln71_2_fu_211           |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |             sext_ln71_fu_199             |    0    |    0    |    0    |
|   sext   |            sext_ln71_1_fu_203            |    0    |    0    |    0    |
|          |            sext_ln71_2_fu_218            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
| bitselect|                tmp_fu_227                |    0    |    0    |    0    |
|          |               tmp_1_fu_240               |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|partselect|               tmp_3_fu_248               |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   Total  |                                          |    2    |   165   |   387   |
|----------|------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  WEIGHTS_addr_reg_385  |   14   |
|  WEIGHTS_load_reg_395  |    8   |
|      empty_reg_336     |   16   |
|    icmp_ln69_reg_376   |    1   |
|    p_read_1_reg_351    |   32   |
|    p_read_2_reg_356    |   32   |
|    p_read_3_reg_361    |   32   |
|    p_read_4_reg_366    |   32   |
|  select_ln71_1_reg_420 |   16   |
|   sext_ln71_1_reg_405  |   40   |
|    sext_ln71_reg_400   |   40   |
|      tmp_2_reg_390     |   32   |
|  trunc_ln71_1_reg_410  |   39   |
|  trunc_ln71_2_reg_415  |   16   |
|   trunc_ln71_reg_380   |    2   |
|  weight_index_reg_344  |   64   |
|zext_ln69_1_cast_reg_371|   64   |
+------------------------+--------+
|          Total         |   480  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_138 |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_144    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_144    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   108  ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   165  |   387  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   480  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   645  |   414  |
+-----------+--------+--------+--------+--------+
