
blink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000225c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08002368  08002368  00012368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002440  08002440  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002440  08002440  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002440  08002440  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002440  08002440  00012440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002444  08002444  00012444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002448  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000038  20000070  080024b8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000a8  080024b8  000200a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003eae  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000011ce  00000000  00000000  00023f47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004b0  00000000  00000000  00025118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000408  00000000  00000000  000255c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001725f  00000000  00000000  000259d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000546a  00000000  00000000  0003cc2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000811d1  00000000  00000000  00042099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c326a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001888  00000000  00000000  000c32bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002350 	.word	0x08002350

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002350 	.word	0x08002350

0800014c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000154:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000158:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800015c:	f003 0301 	and.w	r3, r3, #1
 8000160:	2b00      	cmp	r3, #0
 8000162:	d013      	beq.n	800018c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000164:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000168:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800016c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000170:	2b00      	cmp	r3, #0
 8000172:	d00b      	beq.n	800018c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000174:	e000      	b.n	8000178 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000176:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000178:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800017c:	681b      	ldr	r3, [r3, #0]
 800017e:	2b00      	cmp	r3, #0
 8000180:	d0f9      	beq.n	8000176 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000182:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000186:	687a      	ldr	r2, [r7, #4]
 8000188:	b2d2      	uxtb	r2, r2
 800018a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800018c:	687b      	ldr	r3, [r7, #4]
}
 800018e:	4618      	mov	r0, r3
 8000190:	370c      	adds	r7, #12
 8000192:	46bd      	mov	sp, r7
 8000194:	bc80      	pop	{r7}
 8000196:	4770      	bx	lr

08000198 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
 {
 8000198:	b580      	push	{r7, lr}
 800019a:	b086      	sub	sp, #24
 800019c:	af00      	add	r7, sp, #0
 800019e:	60f8      	str	r0, [r7, #12]
 80001a0:	60b9      	str	r1, [r7, #8]
 80001a2:	607a      	str	r2, [r7, #4]
	  for (int i = 0; i < len; ++i) {
 80001a4:	2300      	movs	r3, #0
 80001a6:	617b      	str	r3, [r7, #20]
 80001a8:	e009      	b.n	80001be <_write+0x26>
		  ITM_SendChar(*ptr++);
 80001aa:	68bb      	ldr	r3, [r7, #8]
 80001ac:	1c5a      	adds	r2, r3, #1
 80001ae:	60ba      	str	r2, [r7, #8]
 80001b0:	781b      	ldrb	r3, [r3, #0]
 80001b2:	4618      	mov	r0, r3
 80001b4:	f7ff ffca 	bl	800014c <ITM_SendChar>
	  for (int i = 0; i < len; ++i) {
 80001b8:	697b      	ldr	r3, [r7, #20]
 80001ba:	3301      	adds	r3, #1
 80001bc:	617b      	str	r3, [r7, #20]
 80001be:	697a      	ldr	r2, [r7, #20]
 80001c0:	687b      	ldr	r3, [r7, #4]
 80001c2:	429a      	cmp	r2, r3
 80001c4:	dbf1      	blt.n	80001aa <_write+0x12>
	  }

	  return len;
 80001c6:	687b      	ldr	r3, [r7, #4]
 }
 80001c8:	4618      	mov	r0, r3
 80001ca:	3718      	adds	r7, #24
 80001cc:	46bd      	mov	sp, r7
 80001ce:	bd80      	pop	{r7, pc}

080001d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d0:	b580      	push	{r7, lr}
 80001d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d4:	f000 f9da 	bl	800058c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d8:	f000 f82c 	bl	8000234 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001dc:	f000 f870 	bl	80002c0 <MX_GPIO_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(ONBOARD_LED_GPIO_Port, ONBOARD_LED_Pin);
 80001e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001e4:	480e      	ldr	r0, [pc, #56]	; (8000220 <main+0x50>)
 80001e6:	f000 fcd7 	bl	8000b98 <HAL_GPIO_TogglePin>
	  printf("Hello World = %d\n", count);
 80001ea:	4b0e      	ldr	r3, [pc, #56]	; (8000224 <main+0x54>)
 80001ec:	781b      	ldrb	r3, [r3, #0]
 80001ee:	4619      	mov	r1, r3
 80001f0:	480d      	ldr	r0, [pc, #52]	; (8000228 <main+0x58>)
 80001f2:	f001 fbab 	bl	800194c <iprintf>

	  count++;
 80001f6:	4b0b      	ldr	r3, [pc, #44]	; (8000224 <main+0x54>)
 80001f8:	781b      	ldrb	r3, [r3, #0]
 80001fa:	3301      	adds	r3, #1
 80001fc:	b2da      	uxtb	r2, r3
 80001fe:	4b09      	ldr	r3, [pc, #36]	; (8000224 <main+0x54>)
 8000200:	701a      	strb	r2, [r3, #0]
	  HAL_Delay(1000);
 8000202:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000206:	f000 fa23 	bl	8000650 <HAL_Delay>
	  printf("I love you!");
 800020a:	4808      	ldr	r0, [pc, #32]	; (800022c <main+0x5c>)
 800020c:	f001 fb9e 	bl	800194c <iprintf>
	  fflush(stdout);
 8000210:	4b07      	ldr	r3, [pc, #28]	; (8000230 <main+0x60>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	689b      	ldr	r3, [r3, #8]
 8000216:	4618      	mov	r0, r3
 8000218:	f001 f984 	bl	8001524 <fflush>
	  HAL_GPIO_TogglePin(ONBOARD_LED_GPIO_Port, ONBOARD_LED_Pin);
 800021c:	e7e0      	b.n	80001e0 <main+0x10>
 800021e:	bf00      	nop
 8000220:	40011000 	.word	0x40011000
 8000224:	2000008c 	.word	0x2000008c
 8000228:	08002368 	.word	0x08002368
 800022c:	0800237c 	.word	0x0800237c
 8000230:	2000000c 	.word	0x2000000c

08000234 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b090      	sub	sp, #64	; 0x40
 8000238:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800023a:	f107 0318 	add.w	r3, r7, #24
 800023e:	2228      	movs	r2, #40	; 0x28
 8000240:	2100      	movs	r1, #0
 8000242:	4618      	mov	r0, r3
 8000244:	f001 fa9d 	bl	8001782 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000248:	1d3b      	adds	r3, r7, #4
 800024a:	2200      	movs	r2, #0
 800024c:	601a      	str	r2, [r3, #0]
 800024e:	605a      	str	r2, [r3, #4]
 8000250:	609a      	str	r2, [r3, #8]
 8000252:	60da      	str	r2, [r3, #12]
 8000254:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000256:	2301      	movs	r3, #1
 8000258:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800025a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800025e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000260:	2300      	movs	r3, #0
 8000262:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000264:	2301      	movs	r3, #1
 8000266:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000268:	2302      	movs	r3, #2
 800026a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800026c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000270:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000272:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000276:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000278:	f107 0318 	add.w	r3, r7, #24
 800027c:	4618      	mov	r0, r3
 800027e:	f000 fca5 	bl	8000bcc <HAL_RCC_OscConfig>
 8000282:	4603      	mov	r3, r0
 8000284:	2b00      	cmp	r3, #0
 8000286:	d001      	beq.n	800028c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000288:	f000 f872 	bl	8000370 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800028c:	230f      	movs	r3, #15
 800028e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000290:	2302      	movs	r3, #2
 8000292:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000294:	2300      	movs	r3, #0
 8000296:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000298:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800029c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800029e:	2300      	movs	r3, #0
 80002a0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002a2:	1d3b      	adds	r3, r7, #4
 80002a4:	2102      	movs	r1, #2
 80002a6:	4618      	mov	r0, r3
 80002a8:	f000 ff12 	bl	80010d0 <HAL_RCC_ClockConfig>
 80002ac:	4603      	mov	r3, r0
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d001      	beq.n	80002b6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002b2:	f000 f85d 	bl	8000370 <Error_Handler>
  }
}
 80002b6:	bf00      	nop
 80002b8:	3740      	adds	r7, #64	; 0x40
 80002ba:	46bd      	mov	sp, r7
 80002bc:	bd80      	pop	{r7, pc}
	...

080002c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b088      	sub	sp, #32
 80002c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002c6:	f107 0310 	add.w	r3, r7, #16
 80002ca:	2200      	movs	r2, #0
 80002cc:	601a      	str	r2, [r3, #0]
 80002ce:	605a      	str	r2, [r3, #4]
 80002d0:	609a      	str	r2, [r3, #8]
 80002d2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002d4:	4b24      	ldr	r3, [pc, #144]	; (8000368 <MX_GPIO_Init+0xa8>)
 80002d6:	699b      	ldr	r3, [r3, #24]
 80002d8:	4a23      	ldr	r2, [pc, #140]	; (8000368 <MX_GPIO_Init+0xa8>)
 80002da:	f043 0310 	orr.w	r3, r3, #16
 80002de:	6193      	str	r3, [r2, #24]
 80002e0:	4b21      	ldr	r3, [pc, #132]	; (8000368 <MX_GPIO_Init+0xa8>)
 80002e2:	699b      	ldr	r3, [r3, #24]
 80002e4:	f003 0310 	and.w	r3, r3, #16
 80002e8:	60fb      	str	r3, [r7, #12]
 80002ea:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002ec:	4b1e      	ldr	r3, [pc, #120]	; (8000368 <MX_GPIO_Init+0xa8>)
 80002ee:	699b      	ldr	r3, [r3, #24]
 80002f0:	4a1d      	ldr	r2, [pc, #116]	; (8000368 <MX_GPIO_Init+0xa8>)
 80002f2:	f043 0320 	orr.w	r3, r3, #32
 80002f6:	6193      	str	r3, [r2, #24]
 80002f8:	4b1b      	ldr	r3, [pc, #108]	; (8000368 <MX_GPIO_Init+0xa8>)
 80002fa:	699b      	ldr	r3, [r3, #24]
 80002fc:	f003 0320 	and.w	r3, r3, #32
 8000300:	60bb      	str	r3, [r7, #8]
 8000302:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000304:	4b18      	ldr	r3, [pc, #96]	; (8000368 <MX_GPIO_Init+0xa8>)
 8000306:	699b      	ldr	r3, [r3, #24]
 8000308:	4a17      	ldr	r2, [pc, #92]	; (8000368 <MX_GPIO_Init+0xa8>)
 800030a:	f043 0304 	orr.w	r3, r3, #4
 800030e:	6193      	str	r3, [r2, #24]
 8000310:	4b15      	ldr	r3, [pc, #84]	; (8000368 <MX_GPIO_Init+0xa8>)
 8000312:	699b      	ldr	r3, [r3, #24]
 8000314:	f003 0304 	and.w	r3, r3, #4
 8000318:	607b      	str	r3, [r7, #4]
 800031a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800031c:	4b12      	ldr	r3, [pc, #72]	; (8000368 <MX_GPIO_Init+0xa8>)
 800031e:	699b      	ldr	r3, [r3, #24]
 8000320:	4a11      	ldr	r2, [pc, #68]	; (8000368 <MX_GPIO_Init+0xa8>)
 8000322:	f043 0308 	orr.w	r3, r3, #8
 8000326:	6193      	str	r3, [r2, #24]
 8000328:	4b0f      	ldr	r3, [pc, #60]	; (8000368 <MX_GPIO_Init+0xa8>)
 800032a:	699b      	ldr	r3, [r3, #24]
 800032c:	f003 0308 	and.w	r3, r3, #8
 8000330:	603b      	str	r3, [r7, #0]
 8000332:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ONBOARD_LED_GPIO_Port, ONBOARD_LED_Pin, GPIO_PIN_RESET);
 8000334:	2200      	movs	r2, #0
 8000336:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800033a:	480c      	ldr	r0, [pc, #48]	; (800036c <MX_GPIO_Init+0xac>)
 800033c:	f000 fc14 	bl	8000b68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ONBOARD_LED_Pin */
  GPIO_InitStruct.Pin = ONBOARD_LED_Pin;
 8000340:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000344:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000346:	2301      	movs	r3, #1
 8000348:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800034a:	2300      	movs	r3, #0
 800034c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800034e:	2302      	movs	r3, #2
 8000350:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ONBOARD_LED_GPIO_Port, &GPIO_InitStruct);
 8000352:	f107 0310 	add.w	r3, r7, #16
 8000356:	4619      	mov	r1, r3
 8000358:	4804      	ldr	r0, [pc, #16]	; (800036c <MX_GPIO_Init+0xac>)
 800035a:	f000 fa81 	bl	8000860 <HAL_GPIO_Init>

}
 800035e:	bf00      	nop
 8000360:	3720      	adds	r7, #32
 8000362:	46bd      	mov	sp, r7
 8000364:	bd80      	pop	{r7, pc}
 8000366:	bf00      	nop
 8000368:	40021000 	.word	0x40021000
 800036c:	40011000 	.word	0x40011000

08000370 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000370:	b480      	push	{r7}
 8000372:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000374:	b672      	cpsid	i
}
 8000376:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000378:	e7fe      	b.n	8000378 <Error_Handler+0x8>
	...

0800037c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800037c:	b480      	push	{r7}
 800037e:	b085      	sub	sp, #20
 8000380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000382:	4b15      	ldr	r3, [pc, #84]	; (80003d8 <HAL_MspInit+0x5c>)
 8000384:	699b      	ldr	r3, [r3, #24]
 8000386:	4a14      	ldr	r2, [pc, #80]	; (80003d8 <HAL_MspInit+0x5c>)
 8000388:	f043 0301 	orr.w	r3, r3, #1
 800038c:	6193      	str	r3, [r2, #24]
 800038e:	4b12      	ldr	r3, [pc, #72]	; (80003d8 <HAL_MspInit+0x5c>)
 8000390:	699b      	ldr	r3, [r3, #24]
 8000392:	f003 0301 	and.w	r3, r3, #1
 8000396:	60bb      	str	r3, [r7, #8]
 8000398:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800039a:	4b0f      	ldr	r3, [pc, #60]	; (80003d8 <HAL_MspInit+0x5c>)
 800039c:	69db      	ldr	r3, [r3, #28]
 800039e:	4a0e      	ldr	r2, [pc, #56]	; (80003d8 <HAL_MspInit+0x5c>)
 80003a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003a4:	61d3      	str	r3, [r2, #28]
 80003a6:	4b0c      	ldr	r3, [pc, #48]	; (80003d8 <HAL_MspInit+0x5c>)
 80003a8:	69db      	ldr	r3, [r3, #28]
 80003aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003ae:	607b      	str	r3, [r7, #4]
 80003b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003b2:	4b0a      	ldr	r3, [pc, #40]	; (80003dc <HAL_MspInit+0x60>)
 80003b4:	685b      	ldr	r3, [r3, #4]
 80003b6:	60fb      	str	r3, [r7, #12]
 80003b8:	68fb      	ldr	r3, [r7, #12]
 80003ba:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80003be:	60fb      	str	r3, [r7, #12]
 80003c0:	68fb      	ldr	r3, [r7, #12]
 80003c2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80003c6:	60fb      	str	r3, [r7, #12]
 80003c8:	4a04      	ldr	r2, [pc, #16]	; (80003dc <HAL_MspInit+0x60>)
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003ce:	bf00      	nop
 80003d0:	3714      	adds	r7, #20
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bc80      	pop	{r7}
 80003d6:	4770      	bx	lr
 80003d8:	40021000 	.word	0x40021000
 80003dc:	40010000 	.word	0x40010000

080003e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80003e4:	e7fe      	b.n	80003e4 <NMI_Handler+0x4>

080003e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003e6:	b480      	push	{r7}
 80003e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003ea:	e7fe      	b.n	80003ea <HardFault_Handler+0x4>

080003ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003f0:	e7fe      	b.n	80003f0 <MemManage_Handler+0x4>

080003f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003f2:	b480      	push	{r7}
 80003f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003f6:	e7fe      	b.n	80003f6 <BusFault_Handler+0x4>

080003f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003fc:	e7fe      	b.n	80003fc <UsageFault_Handler+0x4>

080003fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003fe:	b480      	push	{r7}
 8000400:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000402:	bf00      	nop
 8000404:	46bd      	mov	sp, r7
 8000406:	bc80      	pop	{r7}
 8000408:	4770      	bx	lr

0800040a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800040a:	b480      	push	{r7}
 800040c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800040e:	bf00      	nop
 8000410:	46bd      	mov	sp, r7
 8000412:	bc80      	pop	{r7}
 8000414:	4770      	bx	lr

08000416 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000416:	b480      	push	{r7}
 8000418:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800041a:	bf00      	nop
 800041c:	46bd      	mov	sp, r7
 800041e:	bc80      	pop	{r7}
 8000420:	4770      	bx	lr

08000422 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000422:	b580      	push	{r7, lr}
 8000424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000426:	f000 f8f7 	bl	8000618 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800042a:	bf00      	nop
 800042c:	bd80      	pop	{r7, pc}

0800042e <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800042e:	b580      	push	{r7, lr}
 8000430:	b086      	sub	sp, #24
 8000432:	af00      	add	r7, sp, #0
 8000434:	60f8      	str	r0, [r7, #12]
 8000436:	60b9      	str	r1, [r7, #8]
 8000438:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800043a:	2300      	movs	r3, #0
 800043c:	617b      	str	r3, [r7, #20]
 800043e:	e00a      	b.n	8000456 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000440:	f3af 8000 	nop.w
 8000444:	4601      	mov	r1, r0
 8000446:	68bb      	ldr	r3, [r7, #8]
 8000448:	1c5a      	adds	r2, r3, #1
 800044a:	60ba      	str	r2, [r7, #8]
 800044c:	b2ca      	uxtb	r2, r1
 800044e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000450:	697b      	ldr	r3, [r7, #20]
 8000452:	3301      	adds	r3, #1
 8000454:	617b      	str	r3, [r7, #20]
 8000456:	697a      	ldr	r2, [r7, #20]
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	429a      	cmp	r2, r3
 800045c:	dbf0      	blt.n	8000440 <_read+0x12>
	}

return len;
 800045e:	687b      	ldr	r3, [r7, #4]
}
 8000460:	4618      	mov	r0, r3
 8000462:	3718      	adds	r7, #24
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}

08000468 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000468:	b480      	push	{r7}
 800046a:	b083      	sub	sp, #12
 800046c:	af00      	add	r7, sp, #0
 800046e:	6078      	str	r0, [r7, #4]
	return -1;
 8000470:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000474:	4618      	mov	r0, r3
 8000476:	370c      	adds	r7, #12
 8000478:	46bd      	mov	sp, r7
 800047a:	bc80      	pop	{r7}
 800047c:	4770      	bx	lr

0800047e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800047e:	b480      	push	{r7}
 8000480:	b083      	sub	sp, #12
 8000482:	af00      	add	r7, sp, #0
 8000484:	6078      	str	r0, [r7, #4]
 8000486:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000488:	683b      	ldr	r3, [r7, #0]
 800048a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800048e:	605a      	str	r2, [r3, #4]
	return 0;
 8000490:	2300      	movs	r3, #0
}
 8000492:	4618      	mov	r0, r3
 8000494:	370c      	adds	r7, #12
 8000496:	46bd      	mov	sp, r7
 8000498:	bc80      	pop	{r7}
 800049a:	4770      	bx	lr

0800049c <_isatty>:

int _isatty(int file)
{
 800049c:	b480      	push	{r7}
 800049e:	b083      	sub	sp, #12
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
	return 1;
 80004a4:	2301      	movs	r3, #1
}
 80004a6:	4618      	mov	r0, r3
 80004a8:	370c      	adds	r7, #12
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bc80      	pop	{r7}
 80004ae:	4770      	bx	lr

080004b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b085      	sub	sp, #20
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	60f8      	str	r0, [r7, #12]
 80004b8:	60b9      	str	r1, [r7, #8]
 80004ba:	607a      	str	r2, [r7, #4]
	return 0;
 80004bc:	2300      	movs	r3, #0
}
 80004be:	4618      	mov	r0, r3
 80004c0:	3714      	adds	r7, #20
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bc80      	pop	{r7}
 80004c6:	4770      	bx	lr

080004c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b086      	sub	sp, #24
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80004d0:	4a14      	ldr	r2, [pc, #80]	; (8000524 <_sbrk+0x5c>)
 80004d2:	4b15      	ldr	r3, [pc, #84]	; (8000528 <_sbrk+0x60>)
 80004d4:	1ad3      	subs	r3, r2, r3
 80004d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80004d8:	697b      	ldr	r3, [r7, #20]
 80004da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80004dc:	4b13      	ldr	r3, [pc, #76]	; (800052c <_sbrk+0x64>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d102      	bne.n	80004ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80004e4:	4b11      	ldr	r3, [pc, #68]	; (800052c <_sbrk+0x64>)
 80004e6:	4a12      	ldr	r2, [pc, #72]	; (8000530 <_sbrk+0x68>)
 80004e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80004ea:	4b10      	ldr	r3, [pc, #64]	; (800052c <_sbrk+0x64>)
 80004ec:	681a      	ldr	r2, [r3, #0]
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	4413      	add	r3, r2
 80004f2:	693a      	ldr	r2, [r7, #16]
 80004f4:	429a      	cmp	r2, r3
 80004f6:	d207      	bcs.n	8000508 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80004f8:	f000 ff50 	bl	800139c <__errno>
 80004fc:	4603      	mov	r3, r0
 80004fe:	220c      	movs	r2, #12
 8000500:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000502:	f04f 33ff 	mov.w	r3, #4294967295
 8000506:	e009      	b.n	800051c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000508:	4b08      	ldr	r3, [pc, #32]	; (800052c <_sbrk+0x64>)
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800050e:	4b07      	ldr	r3, [pc, #28]	; (800052c <_sbrk+0x64>)
 8000510:	681a      	ldr	r2, [r3, #0]
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	4413      	add	r3, r2
 8000516:	4a05      	ldr	r2, [pc, #20]	; (800052c <_sbrk+0x64>)
 8000518:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800051a:	68fb      	ldr	r3, [r7, #12]
}
 800051c:	4618      	mov	r0, r3
 800051e:	3718      	adds	r7, #24
 8000520:	46bd      	mov	sp, r7
 8000522:	bd80      	pop	{r7, pc}
 8000524:	20005000 	.word	0x20005000
 8000528:	00000400 	.word	0x00000400
 800052c:	20000090 	.word	0x20000090
 8000530:	200000a8 	.word	0x200000a8

08000534 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000538:	bf00      	nop
 800053a:	46bd      	mov	sp, r7
 800053c:	bc80      	pop	{r7}
 800053e:	4770      	bx	lr

08000540 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000540:	480c      	ldr	r0, [pc, #48]	; (8000574 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000542:	490d      	ldr	r1, [pc, #52]	; (8000578 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000544:	4a0d      	ldr	r2, [pc, #52]	; (800057c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000546:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000548:	e002      	b.n	8000550 <LoopCopyDataInit>

0800054a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800054a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800054c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800054e:	3304      	adds	r3, #4

08000550 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000550:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000552:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000554:	d3f9      	bcc.n	800054a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000556:	4a0a      	ldr	r2, [pc, #40]	; (8000580 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000558:	4c0a      	ldr	r4, [pc, #40]	; (8000584 <LoopFillZerobss+0x22>)
  movs r3, #0
 800055a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800055c:	e001      	b.n	8000562 <LoopFillZerobss>

0800055e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800055e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000560:	3204      	adds	r2, #4

08000562 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000562:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000564:	d3fb      	bcc.n	800055e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000566:	f7ff ffe5 	bl	8000534 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800056a:	f001 f8e3 	bl	8001734 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800056e:	f7ff fe2f 	bl	80001d0 <main>
  bx lr
 8000572:	4770      	bx	lr
  ldr r0, =_sdata
 8000574:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000578:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800057c:	08002448 	.word	0x08002448
  ldr r2, =_sbss
 8000580:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000584:	200000a8 	.word	0x200000a8

08000588 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000588:	e7fe      	b.n	8000588 <ADC1_2_IRQHandler>
	...

0800058c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000590:	4b08      	ldr	r3, [pc, #32]	; (80005b4 <HAL_Init+0x28>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a07      	ldr	r2, [pc, #28]	; (80005b4 <HAL_Init+0x28>)
 8000596:	f043 0310 	orr.w	r3, r3, #16
 800059a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800059c:	2003      	movs	r0, #3
 800059e:	f000 f92b 	bl	80007f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005a2:	200f      	movs	r0, #15
 80005a4:	f000 f808 	bl	80005b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005a8:	f7ff fee8 	bl	800037c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005ac:	2300      	movs	r3, #0
}
 80005ae:	4618      	mov	r0, r3
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	40022000 	.word	0x40022000

080005b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005c0:	4b12      	ldr	r3, [pc, #72]	; (800060c <HAL_InitTick+0x54>)
 80005c2:	681a      	ldr	r2, [r3, #0]
 80005c4:	4b12      	ldr	r3, [pc, #72]	; (8000610 <HAL_InitTick+0x58>)
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	4619      	mov	r1, r3
 80005ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80005d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80005d6:	4618      	mov	r0, r3
 80005d8:	f000 f935 	bl	8000846 <HAL_SYSTICK_Config>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d001      	beq.n	80005e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005e2:	2301      	movs	r3, #1
 80005e4:	e00e      	b.n	8000604 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	2b0f      	cmp	r3, #15
 80005ea:	d80a      	bhi.n	8000602 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005ec:	2200      	movs	r2, #0
 80005ee:	6879      	ldr	r1, [r7, #4]
 80005f0:	f04f 30ff 	mov.w	r0, #4294967295
 80005f4:	f000 f90b 	bl	800080e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005f8:	4a06      	ldr	r2, [pc, #24]	; (8000614 <HAL_InitTick+0x5c>)
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005fe:	2300      	movs	r3, #0
 8000600:	e000      	b.n	8000604 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000602:	2301      	movs	r3, #1
}
 8000604:	4618      	mov	r0, r3
 8000606:	3708      	adds	r7, #8
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	20000000 	.word	0x20000000
 8000610:	20000008 	.word	0x20000008
 8000614:	20000004 	.word	0x20000004

08000618 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800061c:	4b05      	ldr	r3, [pc, #20]	; (8000634 <HAL_IncTick+0x1c>)
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	461a      	mov	r2, r3
 8000622:	4b05      	ldr	r3, [pc, #20]	; (8000638 <HAL_IncTick+0x20>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4413      	add	r3, r2
 8000628:	4a03      	ldr	r2, [pc, #12]	; (8000638 <HAL_IncTick+0x20>)
 800062a:	6013      	str	r3, [r2, #0]
}
 800062c:	bf00      	nop
 800062e:	46bd      	mov	sp, r7
 8000630:	bc80      	pop	{r7}
 8000632:	4770      	bx	lr
 8000634:	20000008 	.word	0x20000008
 8000638:	20000094 	.word	0x20000094

0800063c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  return uwTick;
 8000640:	4b02      	ldr	r3, [pc, #8]	; (800064c <HAL_GetTick+0x10>)
 8000642:	681b      	ldr	r3, [r3, #0]
}
 8000644:	4618      	mov	r0, r3
 8000646:	46bd      	mov	sp, r7
 8000648:	bc80      	pop	{r7}
 800064a:	4770      	bx	lr
 800064c:	20000094 	.word	0x20000094

08000650 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000658:	f7ff fff0 	bl	800063c <HAL_GetTick>
 800065c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000668:	d005      	beq.n	8000676 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800066a:	4b0a      	ldr	r3, [pc, #40]	; (8000694 <HAL_Delay+0x44>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	461a      	mov	r2, r3
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	4413      	add	r3, r2
 8000674:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000676:	bf00      	nop
 8000678:	f7ff ffe0 	bl	800063c <HAL_GetTick>
 800067c:	4602      	mov	r2, r0
 800067e:	68bb      	ldr	r3, [r7, #8]
 8000680:	1ad3      	subs	r3, r2, r3
 8000682:	68fa      	ldr	r2, [r7, #12]
 8000684:	429a      	cmp	r2, r3
 8000686:	d8f7      	bhi.n	8000678 <HAL_Delay+0x28>
  {
  }
}
 8000688:	bf00      	nop
 800068a:	bf00      	nop
 800068c:	3710      	adds	r7, #16
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	20000008 	.word	0x20000008

08000698 <__NVIC_SetPriorityGrouping>:
{
 8000698:	b480      	push	{r7}
 800069a:	b085      	sub	sp, #20
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	f003 0307 	and.w	r3, r3, #7
 80006a6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006a8:	4b0c      	ldr	r3, [pc, #48]	; (80006dc <__NVIC_SetPriorityGrouping+0x44>)
 80006aa:	68db      	ldr	r3, [r3, #12]
 80006ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006ae:	68ba      	ldr	r2, [r7, #8]
 80006b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006b4:	4013      	ands	r3, r2
 80006b6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006ca:	4a04      	ldr	r2, [pc, #16]	; (80006dc <__NVIC_SetPriorityGrouping+0x44>)
 80006cc:	68bb      	ldr	r3, [r7, #8]
 80006ce:	60d3      	str	r3, [r2, #12]
}
 80006d0:	bf00      	nop
 80006d2:	3714      	adds	r7, #20
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bc80      	pop	{r7}
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	e000ed00 	.word	0xe000ed00

080006e0 <__NVIC_GetPriorityGrouping>:
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006e4:	4b04      	ldr	r3, [pc, #16]	; (80006f8 <__NVIC_GetPriorityGrouping+0x18>)
 80006e6:	68db      	ldr	r3, [r3, #12]
 80006e8:	0a1b      	lsrs	r3, r3, #8
 80006ea:	f003 0307 	and.w	r3, r3, #7
}
 80006ee:	4618      	mov	r0, r3
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bc80      	pop	{r7}
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	e000ed00 	.word	0xe000ed00

080006fc <__NVIC_SetPriority>:
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
 8000702:	4603      	mov	r3, r0
 8000704:	6039      	str	r1, [r7, #0]
 8000706:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000708:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800070c:	2b00      	cmp	r3, #0
 800070e:	db0a      	blt.n	8000726 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000710:	683b      	ldr	r3, [r7, #0]
 8000712:	b2da      	uxtb	r2, r3
 8000714:	490c      	ldr	r1, [pc, #48]	; (8000748 <__NVIC_SetPriority+0x4c>)
 8000716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800071a:	0112      	lsls	r2, r2, #4
 800071c:	b2d2      	uxtb	r2, r2
 800071e:	440b      	add	r3, r1
 8000720:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000724:	e00a      	b.n	800073c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	b2da      	uxtb	r2, r3
 800072a:	4908      	ldr	r1, [pc, #32]	; (800074c <__NVIC_SetPriority+0x50>)
 800072c:	79fb      	ldrb	r3, [r7, #7]
 800072e:	f003 030f 	and.w	r3, r3, #15
 8000732:	3b04      	subs	r3, #4
 8000734:	0112      	lsls	r2, r2, #4
 8000736:	b2d2      	uxtb	r2, r2
 8000738:	440b      	add	r3, r1
 800073a:	761a      	strb	r2, [r3, #24]
}
 800073c:	bf00      	nop
 800073e:	370c      	adds	r7, #12
 8000740:	46bd      	mov	sp, r7
 8000742:	bc80      	pop	{r7}
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	e000e100 	.word	0xe000e100
 800074c:	e000ed00 	.word	0xe000ed00

08000750 <NVIC_EncodePriority>:
{
 8000750:	b480      	push	{r7}
 8000752:	b089      	sub	sp, #36	; 0x24
 8000754:	af00      	add	r7, sp, #0
 8000756:	60f8      	str	r0, [r7, #12]
 8000758:	60b9      	str	r1, [r7, #8]
 800075a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	f003 0307 	and.w	r3, r3, #7
 8000762:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000764:	69fb      	ldr	r3, [r7, #28]
 8000766:	f1c3 0307 	rsb	r3, r3, #7
 800076a:	2b04      	cmp	r3, #4
 800076c:	bf28      	it	cs
 800076e:	2304      	movcs	r3, #4
 8000770:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000772:	69fb      	ldr	r3, [r7, #28]
 8000774:	3304      	adds	r3, #4
 8000776:	2b06      	cmp	r3, #6
 8000778:	d902      	bls.n	8000780 <NVIC_EncodePriority+0x30>
 800077a:	69fb      	ldr	r3, [r7, #28]
 800077c:	3b03      	subs	r3, #3
 800077e:	e000      	b.n	8000782 <NVIC_EncodePriority+0x32>
 8000780:	2300      	movs	r3, #0
 8000782:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000784:	f04f 32ff 	mov.w	r2, #4294967295
 8000788:	69bb      	ldr	r3, [r7, #24]
 800078a:	fa02 f303 	lsl.w	r3, r2, r3
 800078e:	43da      	mvns	r2, r3
 8000790:	68bb      	ldr	r3, [r7, #8]
 8000792:	401a      	ands	r2, r3
 8000794:	697b      	ldr	r3, [r7, #20]
 8000796:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000798:	f04f 31ff 	mov.w	r1, #4294967295
 800079c:	697b      	ldr	r3, [r7, #20]
 800079e:	fa01 f303 	lsl.w	r3, r1, r3
 80007a2:	43d9      	mvns	r1, r3
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007a8:	4313      	orrs	r3, r2
}
 80007aa:	4618      	mov	r0, r3
 80007ac:	3724      	adds	r7, #36	; 0x24
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bc80      	pop	{r7}
 80007b2:	4770      	bx	lr

080007b4 <SysTick_Config>:
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	3b01      	subs	r3, #1
 80007c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007c4:	d301      	bcc.n	80007ca <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80007c6:	2301      	movs	r3, #1
 80007c8:	e00f      	b.n	80007ea <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007ca:	4a0a      	ldr	r2, [pc, #40]	; (80007f4 <SysTick_Config+0x40>)
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	3b01      	subs	r3, #1
 80007d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007d2:	210f      	movs	r1, #15
 80007d4:	f04f 30ff 	mov.w	r0, #4294967295
 80007d8:	f7ff ff90 	bl	80006fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007dc:	4b05      	ldr	r3, [pc, #20]	; (80007f4 <SysTick_Config+0x40>)
 80007de:	2200      	movs	r2, #0
 80007e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007e2:	4b04      	ldr	r3, [pc, #16]	; (80007f4 <SysTick_Config+0x40>)
 80007e4:	2207      	movs	r2, #7
 80007e6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80007e8:	2300      	movs	r3, #0
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	e000e010 	.word	0xe000e010

080007f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000800:	6878      	ldr	r0, [r7, #4]
 8000802:	f7ff ff49 	bl	8000698 <__NVIC_SetPriorityGrouping>
}
 8000806:	bf00      	nop
 8000808:	3708      	adds	r7, #8
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}

0800080e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800080e:	b580      	push	{r7, lr}
 8000810:	b086      	sub	sp, #24
 8000812:	af00      	add	r7, sp, #0
 8000814:	4603      	mov	r3, r0
 8000816:	60b9      	str	r1, [r7, #8]
 8000818:	607a      	str	r2, [r7, #4]
 800081a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800081c:	2300      	movs	r3, #0
 800081e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000820:	f7ff ff5e 	bl	80006e0 <__NVIC_GetPriorityGrouping>
 8000824:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000826:	687a      	ldr	r2, [r7, #4]
 8000828:	68b9      	ldr	r1, [r7, #8]
 800082a:	6978      	ldr	r0, [r7, #20]
 800082c:	f7ff ff90 	bl	8000750 <NVIC_EncodePriority>
 8000830:	4602      	mov	r2, r0
 8000832:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000836:	4611      	mov	r1, r2
 8000838:	4618      	mov	r0, r3
 800083a:	f7ff ff5f 	bl	80006fc <__NVIC_SetPriority>
}
 800083e:	bf00      	nop
 8000840:	3718      	adds	r7, #24
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}

08000846 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000846:	b580      	push	{r7, lr}
 8000848:	b082      	sub	sp, #8
 800084a:	af00      	add	r7, sp, #0
 800084c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800084e:	6878      	ldr	r0, [r7, #4]
 8000850:	f7ff ffb0 	bl	80007b4 <SysTick_Config>
 8000854:	4603      	mov	r3, r0
}
 8000856:	4618      	mov	r0, r3
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
	...

08000860 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000860:	b480      	push	{r7}
 8000862:	b08b      	sub	sp, #44	; 0x2c
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
 8000868:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800086a:	2300      	movs	r3, #0
 800086c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800086e:	2300      	movs	r3, #0
 8000870:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000872:	e169      	b.n	8000b48 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000874:	2201      	movs	r2, #1
 8000876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000878:	fa02 f303 	lsl.w	r3, r2, r3
 800087c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	69fa      	ldr	r2, [r7, #28]
 8000884:	4013      	ands	r3, r2
 8000886:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000888:	69ba      	ldr	r2, [r7, #24]
 800088a:	69fb      	ldr	r3, [r7, #28]
 800088c:	429a      	cmp	r2, r3
 800088e:	f040 8158 	bne.w	8000b42 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	685b      	ldr	r3, [r3, #4]
 8000896:	4a9a      	ldr	r2, [pc, #616]	; (8000b00 <HAL_GPIO_Init+0x2a0>)
 8000898:	4293      	cmp	r3, r2
 800089a:	d05e      	beq.n	800095a <HAL_GPIO_Init+0xfa>
 800089c:	4a98      	ldr	r2, [pc, #608]	; (8000b00 <HAL_GPIO_Init+0x2a0>)
 800089e:	4293      	cmp	r3, r2
 80008a0:	d875      	bhi.n	800098e <HAL_GPIO_Init+0x12e>
 80008a2:	4a98      	ldr	r2, [pc, #608]	; (8000b04 <HAL_GPIO_Init+0x2a4>)
 80008a4:	4293      	cmp	r3, r2
 80008a6:	d058      	beq.n	800095a <HAL_GPIO_Init+0xfa>
 80008a8:	4a96      	ldr	r2, [pc, #600]	; (8000b04 <HAL_GPIO_Init+0x2a4>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d86f      	bhi.n	800098e <HAL_GPIO_Init+0x12e>
 80008ae:	4a96      	ldr	r2, [pc, #600]	; (8000b08 <HAL_GPIO_Init+0x2a8>)
 80008b0:	4293      	cmp	r3, r2
 80008b2:	d052      	beq.n	800095a <HAL_GPIO_Init+0xfa>
 80008b4:	4a94      	ldr	r2, [pc, #592]	; (8000b08 <HAL_GPIO_Init+0x2a8>)
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d869      	bhi.n	800098e <HAL_GPIO_Init+0x12e>
 80008ba:	4a94      	ldr	r2, [pc, #592]	; (8000b0c <HAL_GPIO_Init+0x2ac>)
 80008bc:	4293      	cmp	r3, r2
 80008be:	d04c      	beq.n	800095a <HAL_GPIO_Init+0xfa>
 80008c0:	4a92      	ldr	r2, [pc, #584]	; (8000b0c <HAL_GPIO_Init+0x2ac>)
 80008c2:	4293      	cmp	r3, r2
 80008c4:	d863      	bhi.n	800098e <HAL_GPIO_Init+0x12e>
 80008c6:	4a92      	ldr	r2, [pc, #584]	; (8000b10 <HAL_GPIO_Init+0x2b0>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	d046      	beq.n	800095a <HAL_GPIO_Init+0xfa>
 80008cc:	4a90      	ldr	r2, [pc, #576]	; (8000b10 <HAL_GPIO_Init+0x2b0>)
 80008ce:	4293      	cmp	r3, r2
 80008d0:	d85d      	bhi.n	800098e <HAL_GPIO_Init+0x12e>
 80008d2:	2b12      	cmp	r3, #18
 80008d4:	d82a      	bhi.n	800092c <HAL_GPIO_Init+0xcc>
 80008d6:	2b12      	cmp	r3, #18
 80008d8:	d859      	bhi.n	800098e <HAL_GPIO_Init+0x12e>
 80008da:	a201      	add	r2, pc, #4	; (adr r2, 80008e0 <HAL_GPIO_Init+0x80>)
 80008dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008e0:	0800095b 	.word	0x0800095b
 80008e4:	08000935 	.word	0x08000935
 80008e8:	08000947 	.word	0x08000947
 80008ec:	08000989 	.word	0x08000989
 80008f0:	0800098f 	.word	0x0800098f
 80008f4:	0800098f 	.word	0x0800098f
 80008f8:	0800098f 	.word	0x0800098f
 80008fc:	0800098f 	.word	0x0800098f
 8000900:	0800098f 	.word	0x0800098f
 8000904:	0800098f 	.word	0x0800098f
 8000908:	0800098f 	.word	0x0800098f
 800090c:	0800098f 	.word	0x0800098f
 8000910:	0800098f 	.word	0x0800098f
 8000914:	0800098f 	.word	0x0800098f
 8000918:	0800098f 	.word	0x0800098f
 800091c:	0800098f 	.word	0x0800098f
 8000920:	0800098f 	.word	0x0800098f
 8000924:	0800093d 	.word	0x0800093d
 8000928:	08000951 	.word	0x08000951
 800092c:	4a79      	ldr	r2, [pc, #484]	; (8000b14 <HAL_GPIO_Init+0x2b4>)
 800092e:	4293      	cmp	r3, r2
 8000930:	d013      	beq.n	800095a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000932:	e02c      	b.n	800098e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	68db      	ldr	r3, [r3, #12]
 8000938:	623b      	str	r3, [r7, #32]
          break;
 800093a:	e029      	b.n	8000990 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	68db      	ldr	r3, [r3, #12]
 8000940:	3304      	adds	r3, #4
 8000942:	623b      	str	r3, [r7, #32]
          break;
 8000944:	e024      	b.n	8000990 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	68db      	ldr	r3, [r3, #12]
 800094a:	3308      	adds	r3, #8
 800094c:	623b      	str	r3, [r7, #32]
          break;
 800094e:	e01f      	b.n	8000990 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	68db      	ldr	r3, [r3, #12]
 8000954:	330c      	adds	r3, #12
 8000956:	623b      	str	r3, [r7, #32]
          break;
 8000958:	e01a      	b.n	8000990 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	689b      	ldr	r3, [r3, #8]
 800095e:	2b00      	cmp	r3, #0
 8000960:	d102      	bne.n	8000968 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000962:	2304      	movs	r3, #4
 8000964:	623b      	str	r3, [r7, #32]
          break;
 8000966:	e013      	b.n	8000990 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000968:	683b      	ldr	r3, [r7, #0]
 800096a:	689b      	ldr	r3, [r3, #8]
 800096c:	2b01      	cmp	r3, #1
 800096e:	d105      	bne.n	800097c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000970:	2308      	movs	r3, #8
 8000972:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	69fa      	ldr	r2, [r7, #28]
 8000978:	611a      	str	r2, [r3, #16]
          break;
 800097a:	e009      	b.n	8000990 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800097c:	2308      	movs	r3, #8
 800097e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	69fa      	ldr	r2, [r7, #28]
 8000984:	615a      	str	r2, [r3, #20]
          break;
 8000986:	e003      	b.n	8000990 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000988:	2300      	movs	r3, #0
 800098a:	623b      	str	r3, [r7, #32]
          break;
 800098c:	e000      	b.n	8000990 <HAL_GPIO_Init+0x130>
          break;
 800098e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000990:	69bb      	ldr	r3, [r7, #24]
 8000992:	2bff      	cmp	r3, #255	; 0xff
 8000994:	d801      	bhi.n	800099a <HAL_GPIO_Init+0x13a>
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	e001      	b.n	800099e <HAL_GPIO_Init+0x13e>
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	3304      	adds	r3, #4
 800099e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80009a0:	69bb      	ldr	r3, [r7, #24]
 80009a2:	2bff      	cmp	r3, #255	; 0xff
 80009a4:	d802      	bhi.n	80009ac <HAL_GPIO_Init+0x14c>
 80009a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009a8:	009b      	lsls	r3, r3, #2
 80009aa:	e002      	b.n	80009b2 <HAL_GPIO_Init+0x152>
 80009ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009ae:	3b08      	subs	r3, #8
 80009b0:	009b      	lsls	r3, r3, #2
 80009b2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	681a      	ldr	r2, [r3, #0]
 80009b8:	210f      	movs	r1, #15
 80009ba:	693b      	ldr	r3, [r7, #16]
 80009bc:	fa01 f303 	lsl.w	r3, r1, r3
 80009c0:	43db      	mvns	r3, r3
 80009c2:	401a      	ands	r2, r3
 80009c4:	6a39      	ldr	r1, [r7, #32]
 80009c6:	693b      	ldr	r3, [r7, #16]
 80009c8:	fa01 f303 	lsl.w	r3, r1, r3
 80009cc:	431a      	orrs	r2, r3
 80009ce:	697b      	ldr	r3, [r7, #20]
 80009d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	685b      	ldr	r3, [r3, #4]
 80009d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009da:	2b00      	cmp	r3, #0
 80009dc:	f000 80b1 	beq.w	8000b42 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80009e0:	4b4d      	ldr	r3, [pc, #308]	; (8000b18 <HAL_GPIO_Init+0x2b8>)
 80009e2:	699b      	ldr	r3, [r3, #24]
 80009e4:	4a4c      	ldr	r2, [pc, #304]	; (8000b18 <HAL_GPIO_Init+0x2b8>)
 80009e6:	f043 0301 	orr.w	r3, r3, #1
 80009ea:	6193      	str	r3, [r2, #24]
 80009ec:	4b4a      	ldr	r3, [pc, #296]	; (8000b18 <HAL_GPIO_Init+0x2b8>)
 80009ee:	699b      	ldr	r3, [r3, #24]
 80009f0:	f003 0301 	and.w	r3, r3, #1
 80009f4:	60bb      	str	r3, [r7, #8]
 80009f6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80009f8:	4a48      	ldr	r2, [pc, #288]	; (8000b1c <HAL_GPIO_Init+0x2bc>)
 80009fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009fc:	089b      	lsrs	r3, r3, #2
 80009fe:	3302      	adds	r3, #2
 8000a00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a04:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a08:	f003 0303 	and.w	r3, r3, #3
 8000a0c:	009b      	lsls	r3, r3, #2
 8000a0e:	220f      	movs	r2, #15
 8000a10:	fa02 f303 	lsl.w	r3, r2, r3
 8000a14:	43db      	mvns	r3, r3
 8000a16:	68fa      	ldr	r2, [r7, #12]
 8000a18:	4013      	ands	r3, r2
 8000a1a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	4a40      	ldr	r2, [pc, #256]	; (8000b20 <HAL_GPIO_Init+0x2c0>)
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d013      	beq.n	8000a4c <HAL_GPIO_Init+0x1ec>
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	4a3f      	ldr	r2, [pc, #252]	; (8000b24 <HAL_GPIO_Init+0x2c4>)
 8000a28:	4293      	cmp	r3, r2
 8000a2a:	d00d      	beq.n	8000a48 <HAL_GPIO_Init+0x1e8>
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	4a3e      	ldr	r2, [pc, #248]	; (8000b28 <HAL_GPIO_Init+0x2c8>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	d007      	beq.n	8000a44 <HAL_GPIO_Init+0x1e4>
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	4a3d      	ldr	r2, [pc, #244]	; (8000b2c <HAL_GPIO_Init+0x2cc>)
 8000a38:	4293      	cmp	r3, r2
 8000a3a:	d101      	bne.n	8000a40 <HAL_GPIO_Init+0x1e0>
 8000a3c:	2303      	movs	r3, #3
 8000a3e:	e006      	b.n	8000a4e <HAL_GPIO_Init+0x1ee>
 8000a40:	2304      	movs	r3, #4
 8000a42:	e004      	b.n	8000a4e <HAL_GPIO_Init+0x1ee>
 8000a44:	2302      	movs	r3, #2
 8000a46:	e002      	b.n	8000a4e <HAL_GPIO_Init+0x1ee>
 8000a48:	2301      	movs	r3, #1
 8000a4a:	e000      	b.n	8000a4e <HAL_GPIO_Init+0x1ee>
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a50:	f002 0203 	and.w	r2, r2, #3
 8000a54:	0092      	lsls	r2, r2, #2
 8000a56:	4093      	lsls	r3, r2
 8000a58:	68fa      	ldr	r2, [r7, #12]
 8000a5a:	4313      	orrs	r3, r2
 8000a5c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a5e:	492f      	ldr	r1, [pc, #188]	; (8000b1c <HAL_GPIO_Init+0x2bc>)
 8000a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a62:	089b      	lsrs	r3, r3, #2
 8000a64:	3302      	adds	r3, #2
 8000a66:	68fa      	ldr	r2, [r7, #12]
 8000a68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	685b      	ldr	r3, [r3, #4]
 8000a70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d006      	beq.n	8000a86 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000a78:	4b2d      	ldr	r3, [pc, #180]	; (8000b30 <HAL_GPIO_Init+0x2d0>)
 8000a7a:	681a      	ldr	r2, [r3, #0]
 8000a7c:	492c      	ldr	r1, [pc, #176]	; (8000b30 <HAL_GPIO_Init+0x2d0>)
 8000a7e:	69bb      	ldr	r3, [r7, #24]
 8000a80:	4313      	orrs	r3, r2
 8000a82:	600b      	str	r3, [r1, #0]
 8000a84:	e006      	b.n	8000a94 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000a86:	4b2a      	ldr	r3, [pc, #168]	; (8000b30 <HAL_GPIO_Init+0x2d0>)
 8000a88:	681a      	ldr	r2, [r3, #0]
 8000a8a:	69bb      	ldr	r3, [r7, #24]
 8000a8c:	43db      	mvns	r3, r3
 8000a8e:	4928      	ldr	r1, [pc, #160]	; (8000b30 <HAL_GPIO_Init+0x2d0>)
 8000a90:	4013      	ands	r3, r2
 8000a92:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d006      	beq.n	8000aae <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000aa0:	4b23      	ldr	r3, [pc, #140]	; (8000b30 <HAL_GPIO_Init+0x2d0>)
 8000aa2:	685a      	ldr	r2, [r3, #4]
 8000aa4:	4922      	ldr	r1, [pc, #136]	; (8000b30 <HAL_GPIO_Init+0x2d0>)
 8000aa6:	69bb      	ldr	r3, [r7, #24]
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	604b      	str	r3, [r1, #4]
 8000aac:	e006      	b.n	8000abc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000aae:	4b20      	ldr	r3, [pc, #128]	; (8000b30 <HAL_GPIO_Init+0x2d0>)
 8000ab0:	685a      	ldr	r2, [r3, #4]
 8000ab2:	69bb      	ldr	r3, [r7, #24]
 8000ab4:	43db      	mvns	r3, r3
 8000ab6:	491e      	ldr	r1, [pc, #120]	; (8000b30 <HAL_GPIO_Init+0x2d0>)
 8000ab8:	4013      	ands	r3, r2
 8000aba:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	685b      	ldr	r3, [r3, #4]
 8000ac0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d006      	beq.n	8000ad6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ac8:	4b19      	ldr	r3, [pc, #100]	; (8000b30 <HAL_GPIO_Init+0x2d0>)
 8000aca:	689a      	ldr	r2, [r3, #8]
 8000acc:	4918      	ldr	r1, [pc, #96]	; (8000b30 <HAL_GPIO_Init+0x2d0>)
 8000ace:	69bb      	ldr	r3, [r7, #24]
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	608b      	str	r3, [r1, #8]
 8000ad4:	e006      	b.n	8000ae4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ad6:	4b16      	ldr	r3, [pc, #88]	; (8000b30 <HAL_GPIO_Init+0x2d0>)
 8000ad8:	689a      	ldr	r2, [r3, #8]
 8000ada:	69bb      	ldr	r3, [r7, #24]
 8000adc:	43db      	mvns	r3, r3
 8000ade:	4914      	ldr	r1, [pc, #80]	; (8000b30 <HAL_GPIO_Init+0x2d0>)
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d021      	beq.n	8000b34 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000af0:	4b0f      	ldr	r3, [pc, #60]	; (8000b30 <HAL_GPIO_Init+0x2d0>)
 8000af2:	68da      	ldr	r2, [r3, #12]
 8000af4:	490e      	ldr	r1, [pc, #56]	; (8000b30 <HAL_GPIO_Init+0x2d0>)
 8000af6:	69bb      	ldr	r3, [r7, #24]
 8000af8:	4313      	orrs	r3, r2
 8000afa:	60cb      	str	r3, [r1, #12]
 8000afc:	e021      	b.n	8000b42 <HAL_GPIO_Init+0x2e2>
 8000afe:	bf00      	nop
 8000b00:	10320000 	.word	0x10320000
 8000b04:	10310000 	.word	0x10310000
 8000b08:	10220000 	.word	0x10220000
 8000b0c:	10210000 	.word	0x10210000
 8000b10:	10120000 	.word	0x10120000
 8000b14:	10110000 	.word	0x10110000
 8000b18:	40021000 	.word	0x40021000
 8000b1c:	40010000 	.word	0x40010000
 8000b20:	40010800 	.word	0x40010800
 8000b24:	40010c00 	.word	0x40010c00
 8000b28:	40011000 	.word	0x40011000
 8000b2c:	40011400 	.word	0x40011400
 8000b30:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b34:	4b0b      	ldr	r3, [pc, #44]	; (8000b64 <HAL_GPIO_Init+0x304>)
 8000b36:	68da      	ldr	r2, [r3, #12]
 8000b38:	69bb      	ldr	r3, [r7, #24]
 8000b3a:	43db      	mvns	r3, r3
 8000b3c:	4909      	ldr	r1, [pc, #36]	; (8000b64 <HAL_GPIO_Init+0x304>)
 8000b3e:	4013      	ands	r3, r2
 8000b40:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b44:	3301      	adds	r3, #1
 8000b46:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b4e:	fa22 f303 	lsr.w	r3, r2, r3
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	f47f ae8e 	bne.w	8000874 <HAL_GPIO_Init+0x14>
  }
}
 8000b58:	bf00      	nop
 8000b5a:	bf00      	nop
 8000b5c:	372c      	adds	r7, #44	; 0x2c
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bc80      	pop	{r7}
 8000b62:	4770      	bx	lr
 8000b64:	40010400 	.word	0x40010400

08000b68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b083      	sub	sp, #12
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
 8000b70:	460b      	mov	r3, r1
 8000b72:	807b      	strh	r3, [r7, #2]
 8000b74:	4613      	mov	r3, r2
 8000b76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b78:	787b      	ldrb	r3, [r7, #1]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d003      	beq.n	8000b86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b7e:	887a      	ldrh	r2, [r7, #2]
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000b84:	e003      	b.n	8000b8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000b86:	887b      	ldrh	r3, [r7, #2]
 8000b88:	041a      	lsls	r2, r3, #16
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	611a      	str	r2, [r3, #16]
}
 8000b8e:	bf00      	nop
 8000b90:	370c      	adds	r7, #12
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bc80      	pop	{r7}
 8000b96:	4770      	bx	lr

08000b98 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b085      	sub	sp, #20
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	460b      	mov	r3, r1
 8000ba2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	68db      	ldr	r3, [r3, #12]
 8000ba8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000baa:	887a      	ldrh	r2, [r7, #2]
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	4013      	ands	r3, r2
 8000bb0:	041a      	lsls	r2, r3, #16
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	43d9      	mvns	r1, r3
 8000bb6:	887b      	ldrh	r3, [r7, #2]
 8000bb8:	400b      	ands	r3, r1
 8000bba:	431a      	orrs	r2, r3
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	611a      	str	r2, [r3, #16]
}
 8000bc0:	bf00      	nop
 8000bc2:	3714      	adds	r7, #20
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bc80      	pop	{r7}
 8000bc8:	4770      	bx	lr
	...

08000bcc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b086      	sub	sp, #24
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d101      	bne.n	8000bde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	e272      	b.n	80010c4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	f003 0301 	and.w	r3, r3, #1
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	f000 8087 	beq.w	8000cfa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000bec:	4b92      	ldr	r3, [pc, #584]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	f003 030c 	and.w	r3, r3, #12
 8000bf4:	2b04      	cmp	r3, #4
 8000bf6:	d00c      	beq.n	8000c12 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000bf8:	4b8f      	ldr	r3, [pc, #572]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	f003 030c 	and.w	r3, r3, #12
 8000c00:	2b08      	cmp	r3, #8
 8000c02:	d112      	bne.n	8000c2a <HAL_RCC_OscConfig+0x5e>
 8000c04:	4b8c      	ldr	r3, [pc, #560]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000c06:	685b      	ldr	r3, [r3, #4]
 8000c08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c10:	d10b      	bne.n	8000c2a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c12:	4b89      	ldr	r3, [pc, #548]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d06c      	beq.n	8000cf8 <HAL_RCC_OscConfig+0x12c>
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	685b      	ldr	r3, [r3, #4]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d168      	bne.n	8000cf8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000c26:	2301      	movs	r3, #1
 8000c28:	e24c      	b.n	80010c4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c32:	d106      	bne.n	8000c42 <HAL_RCC_OscConfig+0x76>
 8000c34:	4b80      	ldr	r3, [pc, #512]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	4a7f      	ldr	r2, [pc, #508]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000c3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c3e:	6013      	str	r3, [r2, #0]
 8000c40:	e02e      	b.n	8000ca0 <HAL_RCC_OscConfig+0xd4>
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d10c      	bne.n	8000c64 <HAL_RCC_OscConfig+0x98>
 8000c4a:	4b7b      	ldr	r3, [pc, #492]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4a7a      	ldr	r2, [pc, #488]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000c50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c54:	6013      	str	r3, [r2, #0]
 8000c56:	4b78      	ldr	r3, [pc, #480]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a77      	ldr	r2, [pc, #476]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000c5c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c60:	6013      	str	r3, [r2, #0]
 8000c62:	e01d      	b.n	8000ca0 <HAL_RCC_OscConfig+0xd4>
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c6c:	d10c      	bne.n	8000c88 <HAL_RCC_OscConfig+0xbc>
 8000c6e:	4b72      	ldr	r3, [pc, #456]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4a71      	ldr	r2, [pc, #452]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000c74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c78:	6013      	str	r3, [r2, #0]
 8000c7a:	4b6f      	ldr	r3, [pc, #444]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4a6e      	ldr	r2, [pc, #440]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000c80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c84:	6013      	str	r3, [r2, #0]
 8000c86:	e00b      	b.n	8000ca0 <HAL_RCC_OscConfig+0xd4>
 8000c88:	4b6b      	ldr	r3, [pc, #428]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a6a      	ldr	r2, [pc, #424]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000c8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c92:	6013      	str	r3, [r2, #0]
 8000c94:	4b68      	ldr	r3, [pc, #416]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a67      	ldr	r2, [pc, #412]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000c9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c9e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d013      	beq.n	8000cd0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ca8:	f7ff fcc8 	bl	800063c <HAL_GetTick>
 8000cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cae:	e008      	b.n	8000cc2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cb0:	f7ff fcc4 	bl	800063c <HAL_GetTick>
 8000cb4:	4602      	mov	r2, r0
 8000cb6:	693b      	ldr	r3, [r7, #16]
 8000cb8:	1ad3      	subs	r3, r2, r3
 8000cba:	2b64      	cmp	r3, #100	; 0x64
 8000cbc:	d901      	bls.n	8000cc2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000cbe:	2303      	movs	r3, #3
 8000cc0:	e200      	b.n	80010c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cc2:	4b5d      	ldr	r3, [pc, #372]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d0f0      	beq.n	8000cb0 <HAL_RCC_OscConfig+0xe4>
 8000cce:	e014      	b.n	8000cfa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cd0:	f7ff fcb4 	bl	800063c <HAL_GetTick>
 8000cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cd6:	e008      	b.n	8000cea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cd8:	f7ff fcb0 	bl	800063c <HAL_GetTick>
 8000cdc:	4602      	mov	r2, r0
 8000cde:	693b      	ldr	r3, [r7, #16]
 8000ce0:	1ad3      	subs	r3, r2, r3
 8000ce2:	2b64      	cmp	r3, #100	; 0x64
 8000ce4:	d901      	bls.n	8000cea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000ce6:	2303      	movs	r3, #3
 8000ce8:	e1ec      	b.n	80010c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cea:	4b53      	ldr	r3, [pc, #332]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d1f0      	bne.n	8000cd8 <HAL_RCC_OscConfig+0x10c>
 8000cf6:	e000      	b.n	8000cfa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f003 0302 	and.w	r3, r3, #2
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d063      	beq.n	8000dce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d06:	4b4c      	ldr	r3, [pc, #304]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	f003 030c 	and.w	r3, r3, #12
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d00b      	beq.n	8000d2a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000d12:	4b49      	ldr	r3, [pc, #292]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	f003 030c 	and.w	r3, r3, #12
 8000d1a:	2b08      	cmp	r3, #8
 8000d1c:	d11c      	bne.n	8000d58 <HAL_RCC_OscConfig+0x18c>
 8000d1e:	4b46      	ldr	r3, [pc, #280]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000d20:	685b      	ldr	r3, [r3, #4]
 8000d22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d116      	bne.n	8000d58 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d2a:	4b43      	ldr	r3, [pc, #268]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f003 0302 	and.w	r3, r3, #2
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d005      	beq.n	8000d42 <HAL_RCC_OscConfig+0x176>
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	691b      	ldr	r3, [r3, #16]
 8000d3a:	2b01      	cmp	r3, #1
 8000d3c:	d001      	beq.n	8000d42 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e1c0      	b.n	80010c4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d42:	4b3d      	ldr	r3, [pc, #244]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	695b      	ldr	r3, [r3, #20]
 8000d4e:	00db      	lsls	r3, r3, #3
 8000d50:	4939      	ldr	r1, [pc, #228]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000d52:	4313      	orrs	r3, r2
 8000d54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d56:	e03a      	b.n	8000dce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	691b      	ldr	r3, [r3, #16]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d020      	beq.n	8000da2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d60:	4b36      	ldr	r3, [pc, #216]	; (8000e3c <HAL_RCC_OscConfig+0x270>)
 8000d62:	2201      	movs	r2, #1
 8000d64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d66:	f7ff fc69 	bl	800063c <HAL_GetTick>
 8000d6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d6c:	e008      	b.n	8000d80 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d6e:	f7ff fc65 	bl	800063c <HAL_GetTick>
 8000d72:	4602      	mov	r2, r0
 8000d74:	693b      	ldr	r3, [r7, #16]
 8000d76:	1ad3      	subs	r3, r2, r3
 8000d78:	2b02      	cmp	r3, #2
 8000d7a:	d901      	bls.n	8000d80 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000d7c:	2303      	movs	r3, #3
 8000d7e:	e1a1      	b.n	80010c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d80:	4b2d      	ldr	r3, [pc, #180]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f003 0302 	and.w	r3, r3, #2
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d0f0      	beq.n	8000d6e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d8c:	4b2a      	ldr	r3, [pc, #168]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	695b      	ldr	r3, [r3, #20]
 8000d98:	00db      	lsls	r3, r3, #3
 8000d9a:	4927      	ldr	r1, [pc, #156]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	600b      	str	r3, [r1, #0]
 8000da0:	e015      	b.n	8000dce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000da2:	4b26      	ldr	r3, [pc, #152]	; (8000e3c <HAL_RCC_OscConfig+0x270>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000da8:	f7ff fc48 	bl	800063c <HAL_GetTick>
 8000dac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dae:	e008      	b.n	8000dc2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000db0:	f7ff fc44 	bl	800063c <HAL_GetTick>
 8000db4:	4602      	mov	r2, r0
 8000db6:	693b      	ldr	r3, [r7, #16]
 8000db8:	1ad3      	subs	r3, r2, r3
 8000dba:	2b02      	cmp	r3, #2
 8000dbc:	d901      	bls.n	8000dc2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000dbe:	2303      	movs	r3, #3
 8000dc0:	e180      	b.n	80010c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dc2:	4b1d      	ldr	r3, [pc, #116]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f003 0302 	and.w	r3, r3, #2
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d1f0      	bne.n	8000db0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f003 0308 	and.w	r3, r3, #8
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d03a      	beq.n	8000e50 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	699b      	ldr	r3, [r3, #24]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d019      	beq.n	8000e16 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000de2:	4b17      	ldr	r3, [pc, #92]	; (8000e40 <HAL_RCC_OscConfig+0x274>)
 8000de4:	2201      	movs	r2, #1
 8000de6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000de8:	f7ff fc28 	bl	800063c <HAL_GetTick>
 8000dec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dee:	e008      	b.n	8000e02 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000df0:	f7ff fc24 	bl	800063c <HAL_GetTick>
 8000df4:	4602      	mov	r2, r0
 8000df6:	693b      	ldr	r3, [r7, #16]
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	2b02      	cmp	r3, #2
 8000dfc:	d901      	bls.n	8000e02 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000dfe:	2303      	movs	r3, #3
 8000e00:	e160      	b.n	80010c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e02:	4b0d      	ldr	r3, [pc, #52]	; (8000e38 <HAL_RCC_OscConfig+0x26c>)
 8000e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e06:	f003 0302 	and.w	r3, r3, #2
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d0f0      	beq.n	8000df0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000e0e:	2001      	movs	r0, #1
 8000e10:	f000 faa6 	bl	8001360 <RCC_Delay>
 8000e14:	e01c      	b.n	8000e50 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e16:	4b0a      	ldr	r3, [pc, #40]	; (8000e40 <HAL_RCC_OscConfig+0x274>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e1c:	f7ff fc0e 	bl	800063c <HAL_GetTick>
 8000e20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e22:	e00f      	b.n	8000e44 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e24:	f7ff fc0a 	bl	800063c <HAL_GetTick>
 8000e28:	4602      	mov	r2, r0
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	1ad3      	subs	r3, r2, r3
 8000e2e:	2b02      	cmp	r3, #2
 8000e30:	d908      	bls.n	8000e44 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000e32:	2303      	movs	r3, #3
 8000e34:	e146      	b.n	80010c4 <HAL_RCC_OscConfig+0x4f8>
 8000e36:	bf00      	nop
 8000e38:	40021000 	.word	0x40021000
 8000e3c:	42420000 	.word	0x42420000
 8000e40:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e44:	4b92      	ldr	r3, [pc, #584]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e48:	f003 0302 	and.w	r3, r3, #2
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d1e9      	bne.n	8000e24 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f003 0304 	and.w	r3, r3, #4
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	f000 80a6 	beq.w	8000faa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e62:	4b8b      	ldr	r3, [pc, #556]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000e64:	69db      	ldr	r3, [r3, #28]
 8000e66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d10d      	bne.n	8000e8a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e6e:	4b88      	ldr	r3, [pc, #544]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000e70:	69db      	ldr	r3, [r3, #28]
 8000e72:	4a87      	ldr	r2, [pc, #540]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000e74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e78:	61d3      	str	r3, [r2, #28]
 8000e7a:	4b85      	ldr	r3, [pc, #532]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000e7c:	69db      	ldr	r3, [r3, #28]
 8000e7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e82:	60bb      	str	r3, [r7, #8]
 8000e84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e86:	2301      	movs	r3, #1
 8000e88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e8a:	4b82      	ldr	r3, [pc, #520]	; (8001094 <HAL_RCC_OscConfig+0x4c8>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d118      	bne.n	8000ec8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e96:	4b7f      	ldr	r3, [pc, #508]	; (8001094 <HAL_RCC_OscConfig+0x4c8>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4a7e      	ldr	r2, [pc, #504]	; (8001094 <HAL_RCC_OscConfig+0x4c8>)
 8000e9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ea0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ea2:	f7ff fbcb 	bl	800063c <HAL_GetTick>
 8000ea6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ea8:	e008      	b.n	8000ebc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000eaa:	f7ff fbc7 	bl	800063c <HAL_GetTick>
 8000eae:	4602      	mov	r2, r0
 8000eb0:	693b      	ldr	r3, [r7, #16]
 8000eb2:	1ad3      	subs	r3, r2, r3
 8000eb4:	2b64      	cmp	r3, #100	; 0x64
 8000eb6:	d901      	bls.n	8000ebc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000eb8:	2303      	movs	r3, #3
 8000eba:	e103      	b.n	80010c4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ebc:	4b75      	ldr	r3, [pc, #468]	; (8001094 <HAL_RCC_OscConfig+0x4c8>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d0f0      	beq.n	8000eaa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	68db      	ldr	r3, [r3, #12]
 8000ecc:	2b01      	cmp	r3, #1
 8000ece:	d106      	bne.n	8000ede <HAL_RCC_OscConfig+0x312>
 8000ed0:	4b6f      	ldr	r3, [pc, #444]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000ed2:	6a1b      	ldr	r3, [r3, #32]
 8000ed4:	4a6e      	ldr	r2, [pc, #440]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000ed6:	f043 0301 	orr.w	r3, r3, #1
 8000eda:	6213      	str	r3, [r2, #32]
 8000edc:	e02d      	b.n	8000f3a <HAL_RCC_OscConfig+0x36e>
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	68db      	ldr	r3, [r3, #12]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d10c      	bne.n	8000f00 <HAL_RCC_OscConfig+0x334>
 8000ee6:	4b6a      	ldr	r3, [pc, #424]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000ee8:	6a1b      	ldr	r3, [r3, #32]
 8000eea:	4a69      	ldr	r2, [pc, #420]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000eec:	f023 0301 	bic.w	r3, r3, #1
 8000ef0:	6213      	str	r3, [r2, #32]
 8000ef2:	4b67      	ldr	r3, [pc, #412]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000ef4:	6a1b      	ldr	r3, [r3, #32]
 8000ef6:	4a66      	ldr	r2, [pc, #408]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000ef8:	f023 0304 	bic.w	r3, r3, #4
 8000efc:	6213      	str	r3, [r2, #32]
 8000efe:	e01c      	b.n	8000f3a <HAL_RCC_OscConfig+0x36e>
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	68db      	ldr	r3, [r3, #12]
 8000f04:	2b05      	cmp	r3, #5
 8000f06:	d10c      	bne.n	8000f22 <HAL_RCC_OscConfig+0x356>
 8000f08:	4b61      	ldr	r3, [pc, #388]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000f0a:	6a1b      	ldr	r3, [r3, #32]
 8000f0c:	4a60      	ldr	r2, [pc, #384]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000f0e:	f043 0304 	orr.w	r3, r3, #4
 8000f12:	6213      	str	r3, [r2, #32]
 8000f14:	4b5e      	ldr	r3, [pc, #376]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000f16:	6a1b      	ldr	r3, [r3, #32]
 8000f18:	4a5d      	ldr	r2, [pc, #372]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000f1a:	f043 0301 	orr.w	r3, r3, #1
 8000f1e:	6213      	str	r3, [r2, #32]
 8000f20:	e00b      	b.n	8000f3a <HAL_RCC_OscConfig+0x36e>
 8000f22:	4b5b      	ldr	r3, [pc, #364]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000f24:	6a1b      	ldr	r3, [r3, #32]
 8000f26:	4a5a      	ldr	r2, [pc, #360]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000f28:	f023 0301 	bic.w	r3, r3, #1
 8000f2c:	6213      	str	r3, [r2, #32]
 8000f2e:	4b58      	ldr	r3, [pc, #352]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000f30:	6a1b      	ldr	r3, [r3, #32]
 8000f32:	4a57      	ldr	r2, [pc, #348]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000f34:	f023 0304 	bic.w	r3, r3, #4
 8000f38:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	68db      	ldr	r3, [r3, #12]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d015      	beq.n	8000f6e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f42:	f7ff fb7b 	bl	800063c <HAL_GetTick>
 8000f46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f48:	e00a      	b.n	8000f60 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f4a:	f7ff fb77 	bl	800063c <HAL_GetTick>
 8000f4e:	4602      	mov	r2, r0
 8000f50:	693b      	ldr	r3, [r7, #16]
 8000f52:	1ad3      	subs	r3, r2, r3
 8000f54:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d901      	bls.n	8000f60 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	e0b1      	b.n	80010c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f60:	4b4b      	ldr	r3, [pc, #300]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000f62:	6a1b      	ldr	r3, [r3, #32]
 8000f64:	f003 0302 	and.w	r3, r3, #2
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d0ee      	beq.n	8000f4a <HAL_RCC_OscConfig+0x37e>
 8000f6c:	e014      	b.n	8000f98 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f6e:	f7ff fb65 	bl	800063c <HAL_GetTick>
 8000f72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f74:	e00a      	b.n	8000f8c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f76:	f7ff fb61 	bl	800063c <HAL_GetTick>
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	693b      	ldr	r3, [r7, #16]
 8000f7e:	1ad3      	subs	r3, r2, r3
 8000f80:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d901      	bls.n	8000f8c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000f88:	2303      	movs	r3, #3
 8000f8a:	e09b      	b.n	80010c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f8c:	4b40      	ldr	r3, [pc, #256]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000f8e:	6a1b      	ldr	r3, [r3, #32]
 8000f90:	f003 0302 	and.w	r3, r3, #2
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d1ee      	bne.n	8000f76 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000f98:	7dfb      	ldrb	r3, [r7, #23]
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d105      	bne.n	8000faa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f9e:	4b3c      	ldr	r3, [pc, #240]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000fa0:	69db      	ldr	r3, [r3, #28]
 8000fa2:	4a3b      	ldr	r2, [pc, #236]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000fa4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000fa8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	69db      	ldr	r3, [r3, #28]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	f000 8087 	beq.w	80010c2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fb4:	4b36      	ldr	r3, [pc, #216]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	f003 030c 	and.w	r3, r3, #12
 8000fbc:	2b08      	cmp	r3, #8
 8000fbe:	d061      	beq.n	8001084 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	69db      	ldr	r3, [r3, #28]
 8000fc4:	2b02      	cmp	r3, #2
 8000fc6:	d146      	bne.n	8001056 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fc8:	4b33      	ldr	r3, [pc, #204]	; (8001098 <HAL_RCC_OscConfig+0x4cc>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fce:	f7ff fb35 	bl	800063c <HAL_GetTick>
 8000fd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fd4:	e008      	b.n	8000fe8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fd6:	f7ff fb31 	bl	800063c <HAL_GetTick>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	1ad3      	subs	r3, r2, r3
 8000fe0:	2b02      	cmp	r3, #2
 8000fe2:	d901      	bls.n	8000fe8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000fe4:	2303      	movs	r3, #3
 8000fe6:	e06d      	b.n	80010c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fe8:	4b29      	ldr	r3, [pc, #164]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d1f0      	bne.n	8000fd6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6a1b      	ldr	r3, [r3, #32]
 8000ff8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ffc:	d108      	bne.n	8001010 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000ffe:	4b24      	ldr	r3, [pc, #144]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	689b      	ldr	r3, [r3, #8]
 800100a:	4921      	ldr	r1, [pc, #132]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 800100c:	4313      	orrs	r3, r2
 800100e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001010:	4b1f      	ldr	r3, [pc, #124]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6a19      	ldr	r1, [r3, #32]
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001020:	430b      	orrs	r3, r1
 8001022:	491b      	ldr	r1, [pc, #108]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8001024:	4313      	orrs	r3, r2
 8001026:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001028:	4b1b      	ldr	r3, [pc, #108]	; (8001098 <HAL_RCC_OscConfig+0x4cc>)
 800102a:	2201      	movs	r2, #1
 800102c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800102e:	f7ff fb05 	bl	800063c <HAL_GetTick>
 8001032:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001034:	e008      	b.n	8001048 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001036:	f7ff fb01 	bl	800063c <HAL_GetTick>
 800103a:	4602      	mov	r2, r0
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	1ad3      	subs	r3, r2, r3
 8001040:	2b02      	cmp	r3, #2
 8001042:	d901      	bls.n	8001048 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001044:	2303      	movs	r3, #3
 8001046:	e03d      	b.n	80010c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001048:	4b11      	ldr	r3, [pc, #68]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001050:	2b00      	cmp	r3, #0
 8001052:	d0f0      	beq.n	8001036 <HAL_RCC_OscConfig+0x46a>
 8001054:	e035      	b.n	80010c2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001056:	4b10      	ldr	r3, [pc, #64]	; (8001098 <HAL_RCC_OscConfig+0x4cc>)
 8001058:	2200      	movs	r2, #0
 800105a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800105c:	f7ff faee 	bl	800063c <HAL_GetTick>
 8001060:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001062:	e008      	b.n	8001076 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001064:	f7ff faea 	bl	800063c <HAL_GetTick>
 8001068:	4602      	mov	r2, r0
 800106a:	693b      	ldr	r3, [r7, #16]
 800106c:	1ad3      	subs	r3, r2, r3
 800106e:	2b02      	cmp	r3, #2
 8001070:	d901      	bls.n	8001076 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001072:	2303      	movs	r3, #3
 8001074:	e026      	b.n	80010c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001076:	4b06      	ldr	r3, [pc, #24]	; (8001090 <HAL_RCC_OscConfig+0x4c4>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800107e:	2b00      	cmp	r3, #0
 8001080:	d1f0      	bne.n	8001064 <HAL_RCC_OscConfig+0x498>
 8001082:	e01e      	b.n	80010c2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	69db      	ldr	r3, [r3, #28]
 8001088:	2b01      	cmp	r3, #1
 800108a:	d107      	bne.n	800109c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800108c:	2301      	movs	r3, #1
 800108e:	e019      	b.n	80010c4 <HAL_RCC_OscConfig+0x4f8>
 8001090:	40021000 	.word	0x40021000
 8001094:	40007000 	.word	0x40007000
 8001098:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800109c:	4b0b      	ldr	r3, [pc, #44]	; (80010cc <HAL_RCC_OscConfig+0x500>)
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	6a1b      	ldr	r3, [r3, #32]
 80010ac:	429a      	cmp	r2, r3
 80010ae:	d106      	bne.n	80010be <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010ba:	429a      	cmp	r2, r3
 80010bc:	d001      	beq.n	80010c2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80010be:	2301      	movs	r3, #1
 80010c0:	e000      	b.n	80010c4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80010c2:	2300      	movs	r3, #0
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3718      	adds	r7, #24
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	40021000 	.word	0x40021000

080010d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d101      	bne.n	80010e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010e0:	2301      	movs	r3, #1
 80010e2:	e0d0      	b.n	8001286 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80010e4:	4b6a      	ldr	r3, [pc, #424]	; (8001290 <HAL_RCC_ClockConfig+0x1c0>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f003 0307 	and.w	r3, r3, #7
 80010ec:	683a      	ldr	r2, [r7, #0]
 80010ee:	429a      	cmp	r2, r3
 80010f0:	d910      	bls.n	8001114 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010f2:	4b67      	ldr	r3, [pc, #412]	; (8001290 <HAL_RCC_ClockConfig+0x1c0>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f023 0207 	bic.w	r2, r3, #7
 80010fa:	4965      	ldr	r1, [pc, #404]	; (8001290 <HAL_RCC_ClockConfig+0x1c0>)
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	4313      	orrs	r3, r2
 8001100:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001102:	4b63      	ldr	r3, [pc, #396]	; (8001290 <HAL_RCC_ClockConfig+0x1c0>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f003 0307 	and.w	r3, r3, #7
 800110a:	683a      	ldr	r2, [r7, #0]
 800110c:	429a      	cmp	r2, r3
 800110e:	d001      	beq.n	8001114 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001110:	2301      	movs	r3, #1
 8001112:	e0b8      	b.n	8001286 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f003 0302 	and.w	r3, r3, #2
 800111c:	2b00      	cmp	r3, #0
 800111e:	d020      	beq.n	8001162 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f003 0304 	and.w	r3, r3, #4
 8001128:	2b00      	cmp	r3, #0
 800112a:	d005      	beq.n	8001138 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800112c:	4b59      	ldr	r3, [pc, #356]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	4a58      	ldr	r2, [pc, #352]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 8001132:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001136:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f003 0308 	and.w	r3, r3, #8
 8001140:	2b00      	cmp	r3, #0
 8001142:	d005      	beq.n	8001150 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001144:	4b53      	ldr	r3, [pc, #332]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	4a52      	ldr	r2, [pc, #328]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 800114a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800114e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001150:	4b50      	ldr	r3, [pc, #320]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	689b      	ldr	r3, [r3, #8]
 800115c:	494d      	ldr	r1, [pc, #308]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 800115e:	4313      	orrs	r3, r2
 8001160:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f003 0301 	and.w	r3, r3, #1
 800116a:	2b00      	cmp	r3, #0
 800116c:	d040      	beq.n	80011f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	2b01      	cmp	r3, #1
 8001174:	d107      	bne.n	8001186 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001176:	4b47      	ldr	r3, [pc, #284]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d115      	bne.n	80011ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e07f      	b.n	8001286 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	2b02      	cmp	r3, #2
 800118c:	d107      	bne.n	800119e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800118e:	4b41      	ldr	r3, [pc, #260]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001196:	2b00      	cmp	r3, #0
 8001198:	d109      	bne.n	80011ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800119a:	2301      	movs	r3, #1
 800119c:	e073      	b.n	8001286 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800119e:	4b3d      	ldr	r3, [pc, #244]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f003 0302 	and.w	r3, r3, #2
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d101      	bne.n	80011ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011aa:	2301      	movs	r3, #1
 80011ac:	e06b      	b.n	8001286 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011ae:	4b39      	ldr	r3, [pc, #228]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	f023 0203 	bic.w	r2, r3, #3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	4936      	ldr	r1, [pc, #216]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 80011bc:	4313      	orrs	r3, r2
 80011be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011c0:	f7ff fa3c 	bl	800063c <HAL_GetTick>
 80011c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011c6:	e00a      	b.n	80011de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011c8:	f7ff fa38 	bl	800063c <HAL_GetTick>
 80011cc:	4602      	mov	r2, r0
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d901      	bls.n	80011de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011da:	2303      	movs	r3, #3
 80011dc:	e053      	b.n	8001286 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011de:	4b2d      	ldr	r3, [pc, #180]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	f003 020c 	and.w	r2, r3, #12
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d1eb      	bne.n	80011c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80011f0:	4b27      	ldr	r3, [pc, #156]	; (8001290 <HAL_RCC_ClockConfig+0x1c0>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f003 0307 	and.w	r3, r3, #7
 80011f8:	683a      	ldr	r2, [r7, #0]
 80011fa:	429a      	cmp	r2, r3
 80011fc:	d210      	bcs.n	8001220 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011fe:	4b24      	ldr	r3, [pc, #144]	; (8001290 <HAL_RCC_ClockConfig+0x1c0>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f023 0207 	bic.w	r2, r3, #7
 8001206:	4922      	ldr	r1, [pc, #136]	; (8001290 <HAL_RCC_ClockConfig+0x1c0>)
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	4313      	orrs	r3, r2
 800120c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800120e:	4b20      	ldr	r3, [pc, #128]	; (8001290 <HAL_RCC_ClockConfig+0x1c0>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0307 	and.w	r3, r3, #7
 8001216:	683a      	ldr	r2, [r7, #0]
 8001218:	429a      	cmp	r2, r3
 800121a:	d001      	beq.n	8001220 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800121c:	2301      	movs	r3, #1
 800121e:	e032      	b.n	8001286 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 0304 	and.w	r3, r3, #4
 8001228:	2b00      	cmp	r3, #0
 800122a:	d008      	beq.n	800123e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800122c:	4b19      	ldr	r3, [pc, #100]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	4916      	ldr	r1, [pc, #88]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 800123a:	4313      	orrs	r3, r2
 800123c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f003 0308 	and.w	r3, r3, #8
 8001246:	2b00      	cmp	r3, #0
 8001248:	d009      	beq.n	800125e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800124a:	4b12      	ldr	r3, [pc, #72]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	691b      	ldr	r3, [r3, #16]
 8001256:	00db      	lsls	r3, r3, #3
 8001258:	490e      	ldr	r1, [pc, #56]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 800125a:	4313      	orrs	r3, r2
 800125c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800125e:	f000 f821 	bl	80012a4 <HAL_RCC_GetSysClockFreq>
 8001262:	4602      	mov	r2, r0
 8001264:	4b0b      	ldr	r3, [pc, #44]	; (8001294 <HAL_RCC_ClockConfig+0x1c4>)
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	091b      	lsrs	r3, r3, #4
 800126a:	f003 030f 	and.w	r3, r3, #15
 800126e:	490a      	ldr	r1, [pc, #40]	; (8001298 <HAL_RCC_ClockConfig+0x1c8>)
 8001270:	5ccb      	ldrb	r3, [r1, r3]
 8001272:	fa22 f303 	lsr.w	r3, r2, r3
 8001276:	4a09      	ldr	r2, [pc, #36]	; (800129c <HAL_RCC_ClockConfig+0x1cc>)
 8001278:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800127a:	4b09      	ldr	r3, [pc, #36]	; (80012a0 <HAL_RCC_ClockConfig+0x1d0>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff f99a 	bl	80005b8 <HAL_InitTick>

  return HAL_OK;
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	3710      	adds	r7, #16
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40022000 	.word	0x40022000
 8001294:	40021000 	.word	0x40021000
 8001298:	08002398 	.word	0x08002398
 800129c:	20000000 	.word	0x20000000
 80012a0:	20000004 	.word	0x20000004

080012a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012a4:	b490      	push	{r4, r7}
 80012a6:	b08a      	sub	sp, #40	; 0x28
 80012a8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80012aa:	4b29      	ldr	r3, [pc, #164]	; (8001350 <HAL_RCC_GetSysClockFreq+0xac>)
 80012ac:	1d3c      	adds	r4, r7, #4
 80012ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80012b4:	f240 2301 	movw	r3, #513	; 0x201
 80012b8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80012ba:	2300      	movs	r3, #0
 80012bc:	61fb      	str	r3, [r7, #28]
 80012be:	2300      	movs	r3, #0
 80012c0:	61bb      	str	r3, [r7, #24]
 80012c2:	2300      	movs	r3, #0
 80012c4:	627b      	str	r3, [r7, #36]	; 0x24
 80012c6:	2300      	movs	r3, #0
 80012c8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80012ca:	2300      	movs	r3, #0
 80012cc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80012ce:	4b21      	ldr	r3, [pc, #132]	; (8001354 <HAL_RCC_GetSysClockFreq+0xb0>)
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80012d4:	69fb      	ldr	r3, [r7, #28]
 80012d6:	f003 030c 	and.w	r3, r3, #12
 80012da:	2b04      	cmp	r3, #4
 80012dc:	d002      	beq.n	80012e4 <HAL_RCC_GetSysClockFreq+0x40>
 80012de:	2b08      	cmp	r3, #8
 80012e0:	d003      	beq.n	80012ea <HAL_RCC_GetSysClockFreq+0x46>
 80012e2:	e02b      	b.n	800133c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80012e4:	4b1c      	ldr	r3, [pc, #112]	; (8001358 <HAL_RCC_GetSysClockFreq+0xb4>)
 80012e6:	623b      	str	r3, [r7, #32]
      break;
 80012e8:	e02b      	b.n	8001342 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80012ea:	69fb      	ldr	r3, [r7, #28]
 80012ec:	0c9b      	lsrs	r3, r3, #18
 80012ee:	f003 030f 	and.w	r3, r3, #15
 80012f2:	3328      	adds	r3, #40	; 0x28
 80012f4:	443b      	add	r3, r7
 80012f6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80012fa:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80012fc:	69fb      	ldr	r3, [r7, #28]
 80012fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001302:	2b00      	cmp	r3, #0
 8001304:	d012      	beq.n	800132c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001306:	4b13      	ldr	r3, [pc, #76]	; (8001354 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	0c5b      	lsrs	r3, r3, #17
 800130c:	f003 0301 	and.w	r3, r3, #1
 8001310:	3328      	adds	r3, #40	; 0x28
 8001312:	443b      	add	r3, r7
 8001314:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001318:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	4a0e      	ldr	r2, [pc, #56]	; (8001358 <HAL_RCC_GetSysClockFreq+0xb4>)
 800131e:	fb03 f202 	mul.w	r2, r3, r2
 8001322:	69bb      	ldr	r3, [r7, #24]
 8001324:	fbb2 f3f3 	udiv	r3, r2, r3
 8001328:	627b      	str	r3, [r7, #36]	; 0x24
 800132a:	e004      	b.n	8001336 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	4a0b      	ldr	r2, [pc, #44]	; (800135c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001330:	fb02 f303 	mul.w	r3, r2, r3
 8001334:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001338:	623b      	str	r3, [r7, #32]
      break;
 800133a:	e002      	b.n	8001342 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800133c:	4b06      	ldr	r3, [pc, #24]	; (8001358 <HAL_RCC_GetSysClockFreq+0xb4>)
 800133e:	623b      	str	r3, [r7, #32]
      break;
 8001340:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001342:	6a3b      	ldr	r3, [r7, #32]
}
 8001344:	4618      	mov	r0, r3
 8001346:	3728      	adds	r7, #40	; 0x28
 8001348:	46bd      	mov	sp, r7
 800134a:	bc90      	pop	{r4, r7}
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	08002388 	.word	0x08002388
 8001354:	40021000 	.word	0x40021000
 8001358:	007a1200 	.word	0x007a1200
 800135c:	003d0900 	.word	0x003d0900

08001360 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001360:	b480      	push	{r7}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001368:	4b0a      	ldr	r3, [pc, #40]	; (8001394 <RCC_Delay+0x34>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a0a      	ldr	r2, [pc, #40]	; (8001398 <RCC_Delay+0x38>)
 800136e:	fba2 2303 	umull	r2, r3, r2, r3
 8001372:	0a5b      	lsrs	r3, r3, #9
 8001374:	687a      	ldr	r2, [r7, #4]
 8001376:	fb02 f303 	mul.w	r3, r2, r3
 800137a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800137c:	bf00      	nop
  }
  while (Delay --);
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	1e5a      	subs	r2, r3, #1
 8001382:	60fa      	str	r2, [r7, #12]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d1f9      	bne.n	800137c <RCC_Delay+0x1c>
}
 8001388:	bf00      	nop
 800138a:	bf00      	nop
 800138c:	3714      	adds	r7, #20
 800138e:	46bd      	mov	sp, r7
 8001390:	bc80      	pop	{r7}
 8001392:	4770      	bx	lr
 8001394:	20000000 	.word	0x20000000
 8001398:	10624dd3 	.word	0x10624dd3

0800139c <__errno>:
 800139c:	4b01      	ldr	r3, [pc, #4]	; (80013a4 <__errno+0x8>)
 800139e:	6818      	ldr	r0, [r3, #0]
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	2000000c 	.word	0x2000000c

080013a8 <__sflush_r>:
 80013a8:	898a      	ldrh	r2, [r1, #12]
 80013aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013ac:	4605      	mov	r5, r0
 80013ae:	0710      	lsls	r0, r2, #28
 80013b0:	460c      	mov	r4, r1
 80013b2:	d457      	bmi.n	8001464 <__sflush_r+0xbc>
 80013b4:	684b      	ldr	r3, [r1, #4]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	dc04      	bgt.n	80013c4 <__sflush_r+0x1c>
 80013ba:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80013bc:	2b00      	cmp	r3, #0
 80013be:	dc01      	bgt.n	80013c4 <__sflush_r+0x1c>
 80013c0:	2000      	movs	r0, #0
 80013c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80013c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80013c6:	2e00      	cmp	r6, #0
 80013c8:	d0fa      	beq.n	80013c0 <__sflush_r+0x18>
 80013ca:	2300      	movs	r3, #0
 80013cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80013d0:	682f      	ldr	r7, [r5, #0]
 80013d2:	602b      	str	r3, [r5, #0]
 80013d4:	d032      	beq.n	800143c <__sflush_r+0x94>
 80013d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80013d8:	89a3      	ldrh	r3, [r4, #12]
 80013da:	075a      	lsls	r2, r3, #29
 80013dc:	d505      	bpl.n	80013ea <__sflush_r+0x42>
 80013de:	6863      	ldr	r3, [r4, #4]
 80013e0:	1ac0      	subs	r0, r0, r3
 80013e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80013e4:	b10b      	cbz	r3, 80013ea <__sflush_r+0x42>
 80013e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80013e8:	1ac0      	subs	r0, r0, r3
 80013ea:	2300      	movs	r3, #0
 80013ec:	4602      	mov	r2, r0
 80013ee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80013f0:	4628      	mov	r0, r5
 80013f2:	6a21      	ldr	r1, [r4, #32]
 80013f4:	47b0      	blx	r6
 80013f6:	1c43      	adds	r3, r0, #1
 80013f8:	89a3      	ldrh	r3, [r4, #12]
 80013fa:	d106      	bne.n	800140a <__sflush_r+0x62>
 80013fc:	6829      	ldr	r1, [r5, #0]
 80013fe:	291d      	cmp	r1, #29
 8001400:	d82c      	bhi.n	800145c <__sflush_r+0xb4>
 8001402:	4a29      	ldr	r2, [pc, #164]	; (80014a8 <__sflush_r+0x100>)
 8001404:	40ca      	lsrs	r2, r1
 8001406:	07d6      	lsls	r6, r2, #31
 8001408:	d528      	bpl.n	800145c <__sflush_r+0xb4>
 800140a:	2200      	movs	r2, #0
 800140c:	6062      	str	r2, [r4, #4]
 800140e:	6922      	ldr	r2, [r4, #16]
 8001410:	04d9      	lsls	r1, r3, #19
 8001412:	6022      	str	r2, [r4, #0]
 8001414:	d504      	bpl.n	8001420 <__sflush_r+0x78>
 8001416:	1c42      	adds	r2, r0, #1
 8001418:	d101      	bne.n	800141e <__sflush_r+0x76>
 800141a:	682b      	ldr	r3, [r5, #0]
 800141c:	b903      	cbnz	r3, 8001420 <__sflush_r+0x78>
 800141e:	6560      	str	r0, [r4, #84]	; 0x54
 8001420:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001422:	602f      	str	r7, [r5, #0]
 8001424:	2900      	cmp	r1, #0
 8001426:	d0cb      	beq.n	80013c0 <__sflush_r+0x18>
 8001428:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800142c:	4299      	cmp	r1, r3
 800142e:	d002      	beq.n	8001436 <__sflush_r+0x8e>
 8001430:	4628      	mov	r0, r5
 8001432:	f000 f9af 	bl	8001794 <_free_r>
 8001436:	2000      	movs	r0, #0
 8001438:	6360      	str	r0, [r4, #52]	; 0x34
 800143a:	e7c2      	b.n	80013c2 <__sflush_r+0x1a>
 800143c:	6a21      	ldr	r1, [r4, #32]
 800143e:	2301      	movs	r3, #1
 8001440:	4628      	mov	r0, r5
 8001442:	47b0      	blx	r6
 8001444:	1c41      	adds	r1, r0, #1
 8001446:	d1c7      	bne.n	80013d8 <__sflush_r+0x30>
 8001448:	682b      	ldr	r3, [r5, #0]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d0c4      	beq.n	80013d8 <__sflush_r+0x30>
 800144e:	2b1d      	cmp	r3, #29
 8001450:	d001      	beq.n	8001456 <__sflush_r+0xae>
 8001452:	2b16      	cmp	r3, #22
 8001454:	d101      	bne.n	800145a <__sflush_r+0xb2>
 8001456:	602f      	str	r7, [r5, #0]
 8001458:	e7b2      	b.n	80013c0 <__sflush_r+0x18>
 800145a:	89a3      	ldrh	r3, [r4, #12]
 800145c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001460:	81a3      	strh	r3, [r4, #12]
 8001462:	e7ae      	b.n	80013c2 <__sflush_r+0x1a>
 8001464:	690f      	ldr	r7, [r1, #16]
 8001466:	2f00      	cmp	r7, #0
 8001468:	d0aa      	beq.n	80013c0 <__sflush_r+0x18>
 800146a:	0793      	lsls	r3, r2, #30
 800146c:	bf18      	it	ne
 800146e:	2300      	movne	r3, #0
 8001470:	680e      	ldr	r6, [r1, #0]
 8001472:	bf08      	it	eq
 8001474:	694b      	ldreq	r3, [r1, #20]
 8001476:	1bf6      	subs	r6, r6, r7
 8001478:	600f      	str	r7, [r1, #0]
 800147a:	608b      	str	r3, [r1, #8]
 800147c:	2e00      	cmp	r6, #0
 800147e:	dd9f      	ble.n	80013c0 <__sflush_r+0x18>
 8001480:	4633      	mov	r3, r6
 8001482:	463a      	mov	r2, r7
 8001484:	4628      	mov	r0, r5
 8001486:	6a21      	ldr	r1, [r4, #32]
 8001488:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800148c:	47e0      	blx	ip
 800148e:	2800      	cmp	r0, #0
 8001490:	dc06      	bgt.n	80014a0 <__sflush_r+0xf8>
 8001492:	89a3      	ldrh	r3, [r4, #12]
 8001494:	f04f 30ff 	mov.w	r0, #4294967295
 8001498:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800149c:	81a3      	strh	r3, [r4, #12]
 800149e:	e790      	b.n	80013c2 <__sflush_r+0x1a>
 80014a0:	4407      	add	r7, r0
 80014a2:	1a36      	subs	r6, r6, r0
 80014a4:	e7ea      	b.n	800147c <__sflush_r+0xd4>
 80014a6:	bf00      	nop
 80014a8:	20400001 	.word	0x20400001

080014ac <_fflush_r>:
 80014ac:	b538      	push	{r3, r4, r5, lr}
 80014ae:	690b      	ldr	r3, [r1, #16]
 80014b0:	4605      	mov	r5, r0
 80014b2:	460c      	mov	r4, r1
 80014b4:	b913      	cbnz	r3, 80014bc <_fflush_r+0x10>
 80014b6:	2500      	movs	r5, #0
 80014b8:	4628      	mov	r0, r5
 80014ba:	bd38      	pop	{r3, r4, r5, pc}
 80014bc:	b118      	cbz	r0, 80014c6 <_fflush_r+0x1a>
 80014be:	6983      	ldr	r3, [r0, #24]
 80014c0:	b90b      	cbnz	r3, 80014c6 <_fflush_r+0x1a>
 80014c2:	f000 f899 	bl	80015f8 <__sinit>
 80014c6:	4b14      	ldr	r3, [pc, #80]	; (8001518 <_fflush_r+0x6c>)
 80014c8:	429c      	cmp	r4, r3
 80014ca:	d11b      	bne.n	8001504 <_fflush_r+0x58>
 80014cc:	686c      	ldr	r4, [r5, #4]
 80014ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d0ef      	beq.n	80014b6 <_fflush_r+0xa>
 80014d6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80014d8:	07d0      	lsls	r0, r2, #31
 80014da:	d404      	bmi.n	80014e6 <_fflush_r+0x3a>
 80014dc:	0599      	lsls	r1, r3, #22
 80014de:	d402      	bmi.n	80014e6 <_fflush_r+0x3a>
 80014e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80014e2:	f000 f94c 	bl	800177e <__retarget_lock_acquire_recursive>
 80014e6:	4628      	mov	r0, r5
 80014e8:	4621      	mov	r1, r4
 80014ea:	f7ff ff5d 	bl	80013a8 <__sflush_r>
 80014ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80014f0:	4605      	mov	r5, r0
 80014f2:	07da      	lsls	r2, r3, #31
 80014f4:	d4e0      	bmi.n	80014b8 <_fflush_r+0xc>
 80014f6:	89a3      	ldrh	r3, [r4, #12]
 80014f8:	059b      	lsls	r3, r3, #22
 80014fa:	d4dd      	bmi.n	80014b8 <_fflush_r+0xc>
 80014fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80014fe:	f000 f93f 	bl	8001780 <__retarget_lock_release_recursive>
 8001502:	e7d9      	b.n	80014b8 <_fflush_r+0xc>
 8001504:	4b05      	ldr	r3, [pc, #20]	; (800151c <_fflush_r+0x70>)
 8001506:	429c      	cmp	r4, r3
 8001508:	d101      	bne.n	800150e <_fflush_r+0x62>
 800150a:	68ac      	ldr	r4, [r5, #8]
 800150c:	e7df      	b.n	80014ce <_fflush_r+0x22>
 800150e:	4b04      	ldr	r3, [pc, #16]	; (8001520 <_fflush_r+0x74>)
 8001510:	429c      	cmp	r4, r3
 8001512:	bf08      	it	eq
 8001514:	68ec      	ldreq	r4, [r5, #12]
 8001516:	e7da      	b.n	80014ce <_fflush_r+0x22>
 8001518:	080023c8 	.word	0x080023c8
 800151c:	080023e8 	.word	0x080023e8
 8001520:	080023a8 	.word	0x080023a8

08001524 <fflush>:
 8001524:	4601      	mov	r1, r0
 8001526:	b920      	cbnz	r0, 8001532 <fflush+0xe>
 8001528:	4b04      	ldr	r3, [pc, #16]	; (800153c <fflush+0x18>)
 800152a:	4905      	ldr	r1, [pc, #20]	; (8001540 <fflush+0x1c>)
 800152c:	6818      	ldr	r0, [r3, #0]
 800152e:	f000 b8e1 	b.w	80016f4 <_fwalk_reent>
 8001532:	4b04      	ldr	r3, [pc, #16]	; (8001544 <fflush+0x20>)
 8001534:	6818      	ldr	r0, [r3, #0]
 8001536:	f7ff bfb9 	b.w	80014ac <_fflush_r>
 800153a:	bf00      	nop
 800153c:	08002408 	.word	0x08002408
 8001540:	080014ad 	.word	0x080014ad
 8001544:	2000000c 	.word	0x2000000c

08001548 <std>:
 8001548:	2300      	movs	r3, #0
 800154a:	b510      	push	{r4, lr}
 800154c:	4604      	mov	r4, r0
 800154e:	e9c0 3300 	strd	r3, r3, [r0]
 8001552:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001556:	6083      	str	r3, [r0, #8]
 8001558:	8181      	strh	r1, [r0, #12]
 800155a:	6643      	str	r3, [r0, #100]	; 0x64
 800155c:	81c2      	strh	r2, [r0, #14]
 800155e:	6183      	str	r3, [r0, #24]
 8001560:	4619      	mov	r1, r3
 8001562:	2208      	movs	r2, #8
 8001564:	305c      	adds	r0, #92	; 0x5c
 8001566:	f000 f90c 	bl	8001782 <memset>
 800156a:	4b05      	ldr	r3, [pc, #20]	; (8001580 <std+0x38>)
 800156c:	6224      	str	r4, [r4, #32]
 800156e:	6263      	str	r3, [r4, #36]	; 0x24
 8001570:	4b04      	ldr	r3, [pc, #16]	; (8001584 <std+0x3c>)
 8001572:	62a3      	str	r3, [r4, #40]	; 0x28
 8001574:	4b04      	ldr	r3, [pc, #16]	; (8001588 <std+0x40>)
 8001576:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001578:	4b04      	ldr	r3, [pc, #16]	; (800158c <std+0x44>)
 800157a:	6323      	str	r3, [r4, #48]	; 0x30
 800157c:	bd10      	pop	{r4, pc}
 800157e:	bf00      	nop
 8001580:	0800199d 	.word	0x0800199d
 8001584:	080019bf 	.word	0x080019bf
 8001588:	080019f7 	.word	0x080019f7
 800158c:	08001a1b 	.word	0x08001a1b

08001590 <_cleanup_r>:
 8001590:	4901      	ldr	r1, [pc, #4]	; (8001598 <_cleanup_r+0x8>)
 8001592:	f000 b8af 	b.w	80016f4 <_fwalk_reent>
 8001596:	bf00      	nop
 8001598:	080014ad 	.word	0x080014ad

0800159c <__sfmoreglue>:
 800159c:	2268      	movs	r2, #104	; 0x68
 800159e:	b570      	push	{r4, r5, r6, lr}
 80015a0:	1e4d      	subs	r5, r1, #1
 80015a2:	4355      	muls	r5, r2
 80015a4:	460e      	mov	r6, r1
 80015a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80015aa:	f000 f95b 	bl	8001864 <_malloc_r>
 80015ae:	4604      	mov	r4, r0
 80015b0:	b140      	cbz	r0, 80015c4 <__sfmoreglue+0x28>
 80015b2:	2100      	movs	r1, #0
 80015b4:	e9c0 1600 	strd	r1, r6, [r0]
 80015b8:	300c      	adds	r0, #12
 80015ba:	60a0      	str	r0, [r4, #8]
 80015bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80015c0:	f000 f8df 	bl	8001782 <memset>
 80015c4:	4620      	mov	r0, r4
 80015c6:	bd70      	pop	{r4, r5, r6, pc}

080015c8 <__sfp_lock_acquire>:
 80015c8:	4801      	ldr	r0, [pc, #4]	; (80015d0 <__sfp_lock_acquire+0x8>)
 80015ca:	f000 b8d8 	b.w	800177e <__retarget_lock_acquire_recursive>
 80015ce:	bf00      	nop
 80015d0:	20000099 	.word	0x20000099

080015d4 <__sfp_lock_release>:
 80015d4:	4801      	ldr	r0, [pc, #4]	; (80015dc <__sfp_lock_release+0x8>)
 80015d6:	f000 b8d3 	b.w	8001780 <__retarget_lock_release_recursive>
 80015da:	bf00      	nop
 80015dc:	20000099 	.word	0x20000099

080015e0 <__sinit_lock_acquire>:
 80015e0:	4801      	ldr	r0, [pc, #4]	; (80015e8 <__sinit_lock_acquire+0x8>)
 80015e2:	f000 b8cc 	b.w	800177e <__retarget_lock_acquire_recursive>
 80015e6:	bf00      	nop
 80015e8:	2000009a 	.word	0x2000009a

080015ec <__sinit_lock_release>:
 80015ec:	4801      	ldr	r0, [pc, #4]	; (80015f4 <__sinit_lock_release+0x8>)
 80015ee:	f000 b8c7 	b.w	8001780 <__retarget_lock_release_recursive>
 80015f2:	bf00      	nop
 80015f4:	2000009a 	.word	0x2000009a

080015f8 <__sinit>:
 80015f8:	b510      	push	{r4, lr}
 80015fa:	4604      	mov	r4, r0
 80015fc:	f7ff fff0 	bl	80015e0 <__sinit_lock_acquire>
 8001600:	69a3      	ldr	r3, [r4, #24]
 8001602:	b11b      	cbz	r3, 800160c <__sinit+0x14>
 8001604:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001608:	f7ff bff0 	b.w	80015ec <__sinit_lock_release>
 800160c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8001610:	6523      	str	r3, [r4, #80]	; 0x50
 8001612:	4b13      	ldr	r3, [pc, #76]	; (8001660 <__sinit+0x68>)
 8001614:	4a13      	ldr	r2, [pc, #76]	; (8001664 <__sinit+0x6c>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	62a2      	str	r2, [r4, #40]	; 0x28
 800161a:	42a3      	cmp	r3, r4
 800161c:	bf08      	it	eq
 800161e:	2301      	moveq	r3, #1
 8001620:	4620      	mov	r0, r4
 8001622:	bf08      	it	eq
 8001624:	61a3      	streq	r3, [r4, #24]
 8001626:	f000 f81f 	bl	8001668 <__sfp>
 800162a:	6060      	str	r0, [r4, #4]
 800162c:	4620      	mov	r0, r4
 800162e:	f000 f81b 	bl	8001668 <__sfp>
 8001632:	60a0      	str	r0, [r4, #8]
 8001634:	4620      	mov	r0, r4
 8001636:	f000 f817 	bl	8001668 <__sfp>
 800163a:	2200      	movs	r2, #0
 800163c:	2104      	movs	r1, #4
 800163e:	60e0      	str	r0, [r4, #12]
 8001640:	6860      	ldr	r0, [r4, #4]
 8001642:	f7ff ff81 	bl	8001548 <std>
 8001646:	2201      	movs	r2, #1
 8001648:	2109      	movs	r1, #9
 800164a:	68a0      	ldr	r0, [r4, #8]
 800164c:	f7ff ff7c 	bl	8001548 <std>
 8001650:	2202      	movs	r2, #2
 8001652:	2112      	movs	r1, #18
 8001654:	68e0      	ldr	r0, [r4, #12]
 8001656:	f7ff ff77 	bl	8001548 <std>
 800165a:	2301      	movs	r3, #1
 800165c:	61a3      	str	r3, [r4, #24]
 800165e:	e7d1      	b.n	8001604 <__sinit+0xc>
 8001660:	08002408 	.word	0x08002408
 8001664:	08001591 	.word	0x08001591

08001668 <__sfp>:
 8001668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800166a:	4607      	mov	r7, r0
 800166c:	f7ff ffac 	bl	80015c8 <__sfp_lock_acquire>
 8001670:	4b1e      	ldr	r3, [pc, #120]	; (80016ec <__sfp+0x84>)
 8001672:	681e      	ldr	r6, [r3, #0]
 8001674:	69b3      	ldr	r3, [r6, #24]
 8001676:	b913      	cbnz	r3, 800167e <__sfp+0x16>
 8001678:	4630      	mov	r0, r6
 800167a:	f7ff ffbd 	bl	80015f8 <__sinit>
 800167e:	3648      	adds	r6, #72	; 0x48
 8001680:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8001684:	3b01      	subs	r3, #1
 8001686:	d503      	bpl.n	8001690 <__sfp+0x28>
 8001688:	6833      	ldr	r3, [r6, #0]
 800168a:	b30b      	cbz	r3, 80016d0 <__sfp+0x68>
 800168c:	6836      	ldr	r6, [r6, #0]
 800168e:	e7f7      	b.n	8001680 <__sfp+0x18>
 8001690:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001694:	b9d5      	cbnz	r5, 80016cc <__sfp+0x64>
 8001696:	4b16      	ldr	r3, [pc, #88]	; (80016f0 <__sfp+0x88>)
 8001698:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800169c:	60e3      	str	r3, [r4, #12]
 800169e:	6665      	str	r5, [r4, #100]	; 0x64
 80016a0:	f000 f86c 	bl	800177c <__retarget_lock_init_recursive>
 80016a4:	f7ff ff96 	bl	80015d4 <__sfp_lock_release>
 80016a8:	2208      	movs	r2, #8
 80016aa:	4629      	mov	r1, r5
 80016ac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80016b0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80016b4:	6025      	str	r5, [r4, #0]
 80016b6:	61a5      	str	r5, [r4, #24]
 80016b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80016bc:	f000 f861 	bl	8001782 <memset>
 80016c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80016c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80016c8:	4620      	mov	r0, r4
 80016ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80016cc:	3468      	adds	r4, #104	; 0x68
 80016ce:	e7d9      	b.n	8001684 <__sfp+0x1c>
 80016d0:	2104      	movs	r1, #4
 80016d2:	4638      	mov	r0, r7
 80016d4:	f7ff ff62 	bl	800159c <__sfmoreglue>
 80016d8:	4604      	mov	r4, r0
 80016da:	6030      	str	r0, [r6, #0]
 80016dc:	2800      	cmp	r0, #0
 80016de:	d1d5      	bne.n	800168c <__sfp+0x24>
 80016e0:	f7ff ff78 	bl	80015d4 <__sfp_lock_release>
 80016e4:	230c      	movs	r3, #12
 80016e6:	603b      	str	r3, [r7, #0]
 80016e8:	e7ee      	b.n	80016c8 <__sfp+0x60>
 80016ea:	bf00      	nop
 80016ec:	08002408 	.word	0x08002408
 80016f0:	ffff0001 	.word	0xffff0001

080016f4 <_fwalk_reent>:
 80016f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80016f8:	4606      	mov	r6, r0
 80016fa:	4688      	mov	r8, r1
 80016fc:	2700      	movs	r7, #0
 80016fe:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8001702:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001706:	f1b9 0901 	subs.w	r9, r9, #1
 800170a:	d505      	bpl.n	8001718 <_fwalk_reent+0x24>
 800170c:	6824      	ldr	r4, [r4, #0]
 800170e:	2c00      	cmp	r4, #0
 8001710:	d1f7      	bne.n	8001702 <_fwalk_reent+0xe>
 8001712:	4638      	mov	r0, r7
 8001714:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001718:	89ab      	ldrh	r3, [r5, #12]
 800171a:	2b01      	cmp	r3, #1
 800171c:	d907      	bls.n	800172e <_fwalk_reent+0x3a>
 800171e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001722:	3301      	adds	r3, #1
 8001724:	d003      	beq.n	800172e <_fwalk_reent+0x3a>
 8001726:	4629      	mov	r1, r5
 8001728:	4630      	mov	r0, r6
 800172a:	47c0      	blx	r8
 800172c:	4307      	orrs	r7, r0
 800172e:	3568      	adds	r5, #104	; 0x68
 8001730:	e7e9      	b.n	8001706 <_fwalk_reent+0x12>
	...

08001734 <__libc_init_array>:
 8001734:	b570      	push	{r4, r5, r6, lr}
 8001736:	2600      	movs	r6, #0
 8001738:	4d0c      	ldr	r5, [pc, #48]	; (800176c <__libc_init_array+0x38>)
 800173a:	4c0d      	ldr	r4, [pc, #52]	; (8001770 <__libc_init_array+0x3c>)
 800173c:	1b64      	subs	r4, r4, r5
 800173e:	10a4      	asrs	r4, r4, #2
 8001740:	42a6      	cmp	r6, r4
 8001742:	d109      	bne.n	8001758 <__libc_init_array+0x24>
 8001744:	f000 fe04 	bl	8002350 <_init>
 8001748:	2600      	movs	r6, #0
 800174a:	4d0a      	ldr	r5, [pc, #40]	; (8001774 <__libc_init_array+0x40>)
 800174c:	4c0a      	ldr	r4, [pc, #40]	; (8001778 <__libc_init_array+0x44>)
 800174e:	1b64      	subs	r4, r4, r5
 8001750:	10a4      	asrs	r4, r4, #2
 8001752:	42a6      	cmp	r6, r4
 8001754:	d105      	bne.n	8001762 <__libc_init_array+0x2e>
 8001756:	bd70      	pop	{r4, r5, r6, pc}
 8001758:	f855 3b04 	ldr.w	r3, [r5], #4
 800175c:	4798      	blx	r3
 800175e:	3601      	adds	r6, #1
 8001760:	e7ee      	b.n	8001740 <__libc_init_array+0xc>
 8001762:	f855 3b04 	ldr.w	r3, [r5], #4
 8001766:	4798      	blx	r3
 8001768:	3601      	adds	r6, #1
 800176a:	e7f2      	b.n	8001752 <__libc_init_array+0x1e>
 800176c:	08002440 	.word	0x08002440
 8001770:	08002440 	.word	0x08002440
 8001774:	08002440 	.word	0x08002440
 8001778:	08002444 	.word	0x08002444

0800177c <__retarget_lock_init_recursive>:
 800177c:	4770      	bx	lr

0800177e <__retarget_lock_acquire_recursive>:
 800177e:	4770      	bx	lr

08001780 <__retarget_lock_release_recursive>:
 8001780:	4770      	bx	lr

08001782 <memset>:
 8001782:	4603      	mov	r3, r0
 8001784:	4402      	add	r2, r0
 8001786:	4293      	cmp	r3, r2
 8001788:	d100      	bne.n	800178c <memset+0xa>
 800178a:	4770      	bx	lr
 800178c:	f803 1b01 	strb.w	r1, [r3], #1
 8001790:	e7f9      	b.n	8001786 <memset+0x4>
	...

08001794 <_free_r>:
 8001794:	b538      	push	{r3, r4, r5, lr}
 8001796:	4605      	mov	r5, r0
 8001798:	2900      	cmp	r1, #0
 800179a:	d040      	beq.n	800181e <_free_r+0x8a>
 800179c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80017a0:	1f0c      	subs	r4, r1, #4
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	bfb8      	it	lt
 80017a6:	18e4      	addlt	r4, r4, r3
 80017a8:	f000 f970 	bl	8001a8c <__malloc_lock>
 80017ac:	4a1c      	ldr	r2, [pc, #112]	; (8001820 <_free_r+0x8c>)
 80017ae:	6813      	ldr	r3, [r2, #0]
 80017b0:	b933      	cbnz	r3, 80017c0 <_free_r+0x2c>
 80017b2:	6063      	str	r3, [r4, #4]
 80017b4:	6014      	str	r4, [r2, #0]
 80017b6:	4628      	mov	r0, r5
 80017b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80017bc:	f000 b96c 	b.w	8001a98 <__malloc_unlock>
 80017c0:	42a3      	cmp	r3, r4
 80017c2:	d908      	bls.n	80017d6 <_free_r+0x42>
 80017c4:	6820      	ldr	r0, [r4, #0]
 80017c6:	1821      	adds	r1, r4, r0
 80017c8:	428b      	cmp	r3, r1
 80017ca:	bf01      	itttt	eq
 80017cc:	6819      	ldreq	r1, [r3, #0]
 80017ce:	685b      	ldreq	r3, [r3, #4]
 80017d0:	1809      	addeq	r1, r1, r0
 80017d2:	6021      	streq	r1, [r4, #0]
 80017d4:	e7ed      	b.n	80017b2 <_free_r+0x1e>
 80017d6:	461a      	mov	r2, r3
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	b10b      	cbz	r3, 80017e0 <_free_r+0x4c>
 80017dc:	42a3      	cmp	r3, r4
 80017de:	d9fa      	bls.n	80017d6 <_free_r+0x42>
 80017e0:	6811      	ldr	r1, [r2, #0]
 80017e2:	1850      	adds	r0, r2, r1
 80017e4:	42a0      	cmp	r0, r4
 80017e6:	d10b      	bne.n	8001800 <_free_r+0x6c>
 80017e8:	6820      	ldr	r0, [r4, #0]
 80017ea:	4401      	add	r1, r0
 80017ec:	1850      	adds	r0, r2, r1
 80017ee:	4283      	cmp	r3, r0
 80017f0:	6011      	str	r1, [r2, #0]
 80017f2:	d1e0      	bne.n	80017b6 <_free_r+0x22>
 80017f4:	6818      	ldr	r0, [r3, #0]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	4401      	add	r1, r0
 80017fa:	6011      	str	r1, [r2, #0]
 80017fc:	6053      	str	r3, [r2, #4]
 80017fe:	e7da      	b.n	80017b6 <_free_r+0x22>
 8001800:	d902      	bls.n	8001808 <_free_r+0x74>
 8001802:	230c      	movs	r3, #12
 8001804:	602b      	str	r3, [r5, #0]
 8001806:	e7d6      	b.n	80017b6 <_free_r+0x22>
 8001808:	6820      	ldr	r0, [r4, #0]
 800180a:	1821      	adds	r1, r4, r0
 800180c:	428b      	cmp	r3, r1
 800180e:	bf01      	itttt	eq
 8001810:	6819      	ldreq	r1, [r3, #0]
 8001812:	685b      	ldreq	r3, [r3, #4]
 8001814:	1809      	addeq	r1, r1, r0
 8001816:	6021      	streq	r1, [r4, #0]
 8001818:	6063      	str	r3, [r4, #4]
 800181a:	6054      	str	r4, [r2, #4]
 800181c:	e7cb      	b.n	80017b6 <_free_r+0x22>
 800181e:	bd38      	pop	{r3, r4, r5, pc}
 8001820:	2000009c 	.word	0x2000009c

08001824 <sbrk_aligned>:
 8001824:	b570      	push	{r4, r5, r6, lr}
 8001826:	4e0e      	ldr	r6, [pc, #56]	; (8001860 <sbrk_aligned+0x3c>)
 8001828:	460c      	mov	r4, r1
 800182a:	6831      	ldr	r1, [r6, #0]
 800182c:	4605      	mov	r5, r0
 800182e:	b911      	cbnz	r1, 8001836 <sbrk_aligned+0x12>
 8001830:	f000 f8a4 	bl	800197c <_sbrk_r>
 8001834:	6030      	str	r0, [r6, #0]
 8001836:	4621      	mov	r1, r4
 8001838:	4628      	mov	r0, r5
 800183a:	f000 f89f 	bl	800197c <_sbrk_r>
 800183e:	1c43      	adds	r3, r0, #1
 8001840:	d00a      	beq.n	8001858 <sbrk_aligned+0x34>
 8001842:	1cc4      	adds	r4, r0, #3
 8001844:	f024 0403 	bic.w	r4, r4, #3
 8001848:	42a0      	cmp	r0, r4
 800184a:	d007      	beq.n	800185c <sbrk_aligned+0x38>
 800184c:	1a21      	subs	r1, r4, r0
 800184e:	4628      	mov	r0, r5
 8001850:	f000 f894 	bl	800197c <_sbrk_r>
 8001854:	3001      	adds	r0, #1
 8001856:	d101      	bne.n	800185c <sbrk_aligned+0x38>
 8001858:	f04f 34ff 	mov.w	r4, #4294967295
 800185c:	4620      	mov	r0, r4
 800185e:	bd70      	pop	{r4, r5, r6, pc}
 8001860:	200000a0 	.word	0x200000a0

08001864 <_malloc_r>:
 8001864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001868:	1ccd      	adds	r5, r1, #3
 800186a:	f025 0503 	bic.w	r5, r5, #3
 800186e:	3508      	adds	r5, #8
 8001870:	2d0c      	cmp	r5, #12
 8001872:	bf38      	it	cc
 8001874:	250c      	movcc	r5, #12
 8001876:	2d00      	cmp	r5, #0
 8001878:	4607      	mov	r7, r0
 800187a:	db01      	blt.n	8001880 <_malloc_r+0x1c>
 800187c:	42a9      	cmp	r1, r5
 800187e:	d905      	bls.n	800188c <_malloc_r+0x28>
 8001880:	230c      	movs	r3, #12
 8001882:	2600      	movs	r6, #0
 8001884:	603b      	str	r3, [r7, #0]
 8001886:	4630      	mov	r0, r6
 8001888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800188c:	4e2e      	ldr	r6, [pc, #184]	; (8001948 <_malloc_r+0xe4>)
 800188e:	f000 f8fd 	bl	8001a8c <__malloc_lock>
 8001892:	6833      	ldr	r3, [r6, #0]
 8001894:	461c      	mov	r4, r3
 8001896:	bb34      	cbnz	r4, 80018e6 <_malloc_r+0x82>
 8001898:	4629      	mov	r1, r5
 800189a:	4638      	mov	r0, r7
 800189c:	f7ff ffc2 	bl	8001824 <sbrk_aligned>
 80018a0:	1c43      	adds	r3, r0, #1
 80018a2:	4604      	mov	r4, r0
 80018a4:	d14d      	bne.n	8001942 <_malloc_r+0xde>
 80018a6:	6834      	ldr	r4, [r6, #0]
 80018a8:	4626      	mov	r6, r4
 80018aa:	2e00      	cmp	r6, #0
 80018ac:	d140      	bne.n	8001930 <_malloc_r+0xcc>
 80018ae:	6823      	ldr	r3, [r4, #0]
 80018b0:	4631      	mov	r1, r6
 80018b2:	4638      	mov	r0, r7
 80018b4:	eb04 0803 	add.w	r8, r4, r3
 80018b8:	f000 f860 	bl	800197c <_sbrk_r>
 80018bc:	4580      	cmp	r8, r0
 80018be:	d13a      	bne.n	8001936 <_malloc_r+0xd2>
 80018c0:	6821      	ldr	r1, [r4, #0]
 80018c2:	3503      	adds	r5, #3
 80018c4:	1a6d      	subs	r5, r5, r1
 80018c6:	f025 0503 	bic.w	r5, r5, #3
 80018ca:	3508      	adds	r5, #8
 80018cc:	2d0c      	cmp	r5, #12
 80018ce:	bf38      	it	cc
 80018d0:	250c      	movcc	r5, #12
 80018d2:	4638      	mov	r0, r7
 80018d4:	4629      	mov	r1, r5
 80018d6:	f7ff ffa5 	bl	8001824 <sbrk_aligned>
 80018da:	3001      	adds	r0, #1
 80018dc:	d02b      	beq.n	8001936 <_malloc_r+0xd2>
 80018de:	6823      	ldr	r3, [r4, #0]
 80018e0:	442b      	add	r3, r5
 80018e2:	6023      	str	r3, [r4, #0]
 80018e4:	e00e      	b.n	8001904 <_malloc_r+0xa0>
 80018e6:	6822      	ldr	r2, [r4, #0]
 80018e8:	1b52      	subs	r2, r2, r5
 80018ea:	d41e      	bmi.n	800192a <_malloc_r+0xc6>
 80018ec:	2a0b      	cmp	r2, #11
 80018ee:	d916      	bls.n	800191e <_malloc_r+0xba>
 80018f0:	1961      	adds	r1, r4, r5
 80018f2:	42a3      	cmp	r3, r4
 80018f4:	6025      	str	r5, [r4, #0]
 80018f6:	bf18      	it	ne
 80018f8:	6059      	strne	r1, [r3, #4]
 80018fa:	6863      	ldr	r3, [r4, #4]
 80018fc:	bf08      	it	eq
 80018fe:	6031      	streq	r1, [r6, #0]
 8001900:	5162      	str	r2, [r4, r5]
 8001902:	604b      	str	r3, [r1, #4]
 8001904:	4638      	mov	r0, r7
 8001906:	f104 060b 	add.w	r6, r4, #11
 800190a:	f000 f8c5 	bl	8001a98 <__malloc_unlock>
 800190e:	f026 0607 	bic.w	r6, r6, #7
 8001912:	1d23      	adds	r3, r4, #4
 8001914:	1af2      	subs	r2, r6, r3
 8001916:	d0b6      	beq.n	8001886 <_malloc_r+0x22>
 8001918:	1b9b      	subs	r3, r3, r6
 800191a:	50a3      	str	r3, [r4, r2]
 800191c:	e7b3      	b.n	8001886 <_malloc_r+0x22>
 800191e:	6862      	ldr	r2, [r4, #4]
 8001920:	42a3      	cmp	r3, r4
 8001922:	bf0c      	ite	eq
 8001924:	6032      	streq	r2, [r6, #0]
 8001926:	605a      	strne	r2, [r3, #4]
 8001928:	e7ec      	b.n	8001904 <_malloc_r+0xa0>
 800192a:	4623      	mov	r3, r4
 800192c:	6864      	ldr	r4, [r4, #4]
 800192e:	e7b2      	b.n	8001896 <_malloc_r+0x32>
 8001930:	4634      	mov	r4, r6
 8001932:	6876      	ldr	r6, [r6, #4]
 8001934:	e7b9      	b.n	80018aa <_malloc_r+0x46>
 8001936:	230c      	movs	r3, #12
 8001938:	4638      	mov	r0, r7
 800193a:	603b      	str	r3, [r7, #0]
 800193c:	f000 f8ac 	bl	8001a98 <__malloc_unlock>
 8001940:	e7a1      	b.n	8001886 <_malloc_r+0x22>
 8001942:	6025      	str	r5, [r4, #0]
 8001944:	e7de      	b.n	8001904 <_malloc_r+0xa0>
 8001946:	bf00      	nop
 8001948:	2000009c 	.word	0x2000009c

0800194c <iprintf>:
 800194c:	b40f      	push	{r0, r1, r2, r3}
 800194e:	4b0a      	ldr	r3, [pc, #40]	; (8001978 <iprintf+0x2c>)
 8001950:	b513      	push	{r0, r1, r4, lr}
 8001952:	681c      	ldr	r4, [r3, #0]
 8001954:	b124      	cbz	r4, 8001960 <iprintf+0x14>
 8001956:	69a3      	ldr	r3, [r4, #24]
 8001958:	b913      	cbnz	r3, 8001960 <iprintf+0x14>
 800195a:	4620      	mov	r0, r4
 800195c:	f7ff fe4c 	bl	80015f8 <__sinit>
 8001960:	ab05      	add	r3, sp, #20
 8001962:	4620      	mov	r0, r4
 8001964:	9a04      	ldr	r2, [sp, #16]
 8001966:	68a1      	ldr	r1, [r4, #8]
 8001968:	9301      	str	r3, [sp, #4]
 800196a:	f000 f8c3 	bl	8001af4 <_vfiprintf_r>
 800196e:	b002      	add	sp, #8
 8001970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001974:	b004      	add	sp, #16
 8001976:	4770      	bx	lr
 8001978:	2000000c 	.word	0x2000000c

0800197c <_sbrk_r>:
 800197c:	b538      	push	{r3, r4, r5, lr}
 800197e:	2300      	movs	r3, #0
 8001980:	4d05      	ldr	r5, [pc, #20]	; (8001998 <_sbrk_r+0x1c>)
 8001982:	4604      	mov	r4, r0
 8001984:	4608      	mov	r0, r1
 8001986:	602b      	str	r3, [r5, #0]
 8001988:	f7fe fd9e 	bl	80004c8 <_sbrk>
 800198c:	1c43      	adds	r3, r0, #1
 800198e:	d102      	bne.n	8001996 <_sbrk_r+0x1a>
 8001990:	682b      	ldr	r3, [r5, #0]
 8001992:	b103      	cbz	r3, 8001996 <_sbrk_r+0x1a>
 8001994:	6023      	str	r3, [r4, #0]
 8001996:	bd38      	pop	{r3, r4, r5, pc}
 8001998:	200000a4 	.word	0x200000a4

0800199c <__sread>:
 800199c:	b510      	push	{r4, lr}
 800199e:	460c      	mov	r4, r1
 80019a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80019a4:	f000 fb6c 	bl	8002080 <_read_r>
 80019a8:	2800      	cmp	r0, #0
 80019aa:	bfab      	itete	ge
 80019ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80019ae:	89a3      	ldrhlt	r3, [r4, #12]
 80019b0:	181b      	addge	r3, r3, r0
 80019b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80019b6:	bfac      	ite	ge
 80019b8:	6563      	strge	r3, [r4, #84]	; 0x54
 80019ba:	81a3      	strhlt	r3, [r4, #12]
 80019bc:	bd10      	pop	{r4, pc}

080019be <__swrite>:
 80019be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80019c2:	461f      	mov	r7, r3
 80019c4:	898b      	ldrh	r3, [r1, #12]
 80019c6:	4605      	mov	r5, r0
 80019c8:	05db      	lsls	r3, r3, #23
 80019ca:	460c      	mov	r4, r1
 80019cc:	4616      	mov	r6, r2
 80019ce:	d505      	bpl.n	80019dc <__swrite+0x1e>
 80019d0:	2302      	movs	r3, #2
 80019d2:	2200      	movs	r2, #0
 80019d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80019d8:	f000 f846 	bl	8001a68 <_lseek_r>
 80019dc:	89a3      	ldrh	r3, [r4, #12]
 80019de:	4632      	mov	r2, r6
 80019e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80019e4:	81a3      	strh	r3, [r4, #12]
 80019e6:	4628      	mov	r0, r5
 80019e8:	463b      	mov	r3, r7
 80019ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80019ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80019f2:	f000 b817 	b.w	8001a24 <_write_r>

080019f6 <__sseek>:
 80019f6:	b510      	push	{r4, lr}
 80019f8:	460c      	mov	r4, r1
 80019fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80019fe:	f000 f833 	bl	8001a68 <_lseek_r>
 8001a02:	1c43      	adds	r3, r0, #1
 8001a04:	89a3      	ldrh	r3, [r4, #12]
 8001a06:	bf15      	itete	ne
 8001a08:	6560      	strne	r0, [r4, #84]	; 0x54
 8001a0a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8001a0e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8001a12:	81a3      	strheq	r3, [r4, #12]
 8001a14:	bf18      	it	ne
 8001a16:	81a3      	strhne	r3, [r4, #12]
 8001a18:	bd10      	pop	{r4, pc}

08001a1a <__sclose>:
 8001a1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001a1e:	f000 b813 	b.w	8001a48 <_close_r>
	...

08001a24 <_write_r>:
 8001a24:	b538      	push	{r3, r4, r5, lr}
 8001a26:	4604      	mov	r4, r0
 8001a28:	4608      	mov	r0, r1
 8001a2a:	4611      	mov	r1, r2
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	4d05      	ldr	r5, [pc, #20]	; (8001a44 <_write_r+0x20>)
 8001a30:	602a      	str	r2, [r5, #0]
 8001a32:	461a      	mov	r2, r3
 8001a34:	f7fe fbb0 	bl	8000198 <_write>
 8001a38:	1c43      	adds	r3, r0, #1
 8001a3a:	d102      	bne.n	8001a42 <_write_r+0x1e>
 8001a3c:	682b      	ldr	r3, [r5, #0]
 8001a3e:	b103      	cbz	r3, 8001a42 <_write_r+0x1e>
 8001a40:	6023      	str	r3, [r4, #0]
 8001a42:	bd38      	pop	{r3, r4, r5, pc}
 8001a44:	200000a4 	.word	0x200000a4

08001a48 <_close_r>:
 8001a48:	b538      	push	{r3, r4, r5, lr}
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	4d05      	ldr	r5, [pc, #20]	; (8001a64 <_close_r+0x1c>)
 8001a4e:	4604      	mov	r4, r0
 8001a50:	4608      	mov	r0, r1
 8001a52:	602b      	str	r3, [r5, #0]
 8001a54:	f7fe fd08 	bl	8000468 <_close>
 8001a58:	1c43      	adds	r3, r0, #1
 8001a5a:	d102      	bne.n	8001a62 <_close_r+0x1a>
 8001a5c:	682b      	ldr	r3, [r5, #0]
 8001a5e:	b103      	cbz	r3, 8001a62 <_close_r+0x1a>
 8001a60:	6023      	str	r3, [r4, #0]
 8001a62:	bd38      	pop	{r3, r4, r5, pc}
 8001a64:	200000a4 	.word	0x200000a4

08001a68 <_lseek_r>:
 8001a68:	b538      	push	{r3, r4, r5, lr}
 8001a6a:	4604      	mov	r4, r0
 8001a6c:	4608      	mov	r0, r1
 8001a6e:	4611      	mov	r1, r2
 8001a70:	2200      	movs	r2, #0
 8001a72:	4d05      	ldr	r5, [pc, #20]	; (8001a88 <_lseek_r+0x20>)
 8001a74:	602a      	str	r2, [r5, #0]
 8001a76:	461a      	mov	r2, r3
 8001a78:	f7fe fd1a 	bl	80004b0 <_lseek>
 8001a7c:	1c43      	adds	r3, r0, #1
 8001a7e:	d102      	bne.n	8001a86 <_lseek_r+0x1e>
 8001a80:	682b      	ldr	r3, [r5, #0]
 8001a82:	b103      	cbz	r3, 8001a86 <_lseek_r+0x1e>
 8001a84:	6023      	str	r3, [r4, #0]
 8001a86:	bd38      	pop	{r3, r4, r5, pc}
 8001a88:	200000a4 	.word	0x200000a4

08001a8c <__malloc_lock>:
 8001a8c:	4801      	ldr	r0, [pc, #4]	; (8001a94 <__malloc_lock+0x8>)
 8001a8e:	f7ff be76 	b.w	800177e <__retarget_lock_acquire_recursive>
 8001a92:	bf00      	nop
 8001a94:	20000098 	.word	0x20000098

08001a98 <__malloc_unlock>:
 8001a98:	4801      	ldr	r0, [pc, #4]	; (8001aa0 <__malloc_unlock+0x8>)
 8001a9a:	f7ff be71 	b.w	8001780 <__retarget_lock_release_recursive>
 8001a9e:	bf00      	nop
 8001aa0:	20000098 	.word	0x20000098

08001aa4 <__sfputc_r>:
 8001aa4:	6893      	ldr	r3, [r2, #8]
 8001aa6:	b410      	push	{r4}
 8001aa8:	3b01      	subs	r3, #1
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	6093      	str	r3, [r2, #8]
 8001aae:	da07      	bge.n	8001ac0 <__sfputc_r+0x1c>
 8001ab0:	6994      	ldr	r4, [r2, #24]
 8001ab2:	42a3      	cmp	r3, r4
 8001ab4:	db01      	blt.n	8001aba <__sfputc_r+0x16>
 8001ab6:	290a      	cmp	r1, #10
 8001ab8:	d102      	bne.n	8001ac0 <__sfputc_r+0x1c>
 8001aba:	bc10      	pop	{r4}
 8001abc:	f000 baf2 	b.w	80020a4 <__swbuf_r>
 8001ac0:	6813      	ldr	r3, [r2, #0]
 8001ac2:	1c58      	adds	r0, r3, #1
 8001ac4:	6010      	str	r0, [r2, #0]
 8001ac6:	7019      	strb	r1, [r3, #0]
 8001ac8:	4608      	mov	r0, r1
 8001aca:	bc10      	pop	{r4}
 8001acc:	4770      	bx	lr

08001ace <__sfputs_r>:
 8001ace:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ad0:	4606      	mov	r6, r0
 8001ad2:	460f      	mov	r7, r1
 8001ad4:	4614      	mov	r4, r2
 8001ad6:	18d5      	adds	r5, r2, r3
 8001ad8:	42ac      	cmp	r4, r5
 8001ada:	d101      	bne.n	8001ae0 <__sfputs_r+0x12>
 8001adc:	2000      	movs	r0, #0
 8001ade:	e007      	b.n	8001af0 <__sfputs_r+0x22>
 8001ae0:	463a      	mov	r2, r7
 8001ae2:	4630      	mov	r0, r6
 8001ae4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001ae8:	f7ff ffdc 	bl	8001aa4 <__sfputc_r>
 8001aec:	1c43      	adds	r3, r0, #1
 8001aee:	d1f3      	bne.n	8001ad8 <__sfputs_r+0xa>
 8001af0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001af4 <_vfiprintf_r>:
 8001af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001af8:	460d      	mov	r5, r1
 8001afa:	4614      	mov	r4, r2
 8001afc:	4698      	mov	r8, r3
 8001afe:	4606      	mov	r6, r0
 8001b00:	b09d      	sub	sp, #116	; 0x74
 8001b02:	b118      	cbz	r0, 8001b0c <_vfiprintf_r+0x18>
 8001b04:	6983      	ldr	r3, [r0, #24]
 8001b06:	b90b      	cbnz	r3, 8001b0c <_vfiprintf_r+0x18>
 8001b08:	f7ff fd76 	bl	80015f8 <__sinit>
 8001b0c:	4b89      	ldr	r3, [pc, #548]	; (8001d34 <_vfiprintf_r+0x240>)
 8001b0e:	429d      	cmp	r5, r3
 8001b10:	d11b      	bne.n	8001b4a <_vfiprintf_r+0x56>
 8001b12:	6875      	ldr	r5, [r6, #4]
 8001b14:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001b16:	07d9      	lsls	r1, r3, #31
 8001b18:	d405      	bmi.n	8001b26 <_vfiprintf_r+0x32>
 8001b1a:	89ab      	ldrh	r3, [r5, #12]
 8001b1c:	059a      	lsls	r2, r3, #22
 8001b1e:	d402      	bmi.n	8001b26 <_vfiprintf_r+0x32>
 8001b20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001b22:	f7ff fe2c 	bl	800177e <__retarget_lock_acquire_recursive>
 8001b26:	89ab      	ldrh	r3, [r5, #12]
 8001b28:	071b      	lsls	r3, r3, #28
 8001b2a:	d501      	bpl.n	8001b30 <_vfiprintf_r+0x3c>
 8001b2c:	692b      	ldr	r3, [r5, #16]
 8001b2e:	b9eb      	cbnz	r3, 8001b6c <_vfiprintf_r+0x78>
 8001b30:	4629      	mov	r1, r5
 8001b32:	4630      	mov	r0, r6
 8001b34:	f000 fb08 	bl	8002148 <__swsetup_r>
 8001b38:	b1c0      	cbz	r0, 8001b6c <_vfiprintf_r+0x78>
 8001b3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001b3c:	07dc      	lsls	r4, r3, #31
 8001b3e:	d50e      	bpl.n	8001b5e <_vfiprintf_r+0x6a>
 8001b40:	f04f 30ff 	mov.w	r0, #4294967295
 8001b44:	b01d      	add	sp, #116	; 0x74
 8001b46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001b4a:	4b7b      	ldr	r3, [pc, #492]	; (8001d38 <_vfiprintf_r+0x244>)
 8001b4c:	429d      	cmp	r5, r3
 8001b4e:	d101      	bne.n	8001b54 <_vfiprintf_r+0x60>
 8001b50:	68b5      	ldr	r5, [r6, #8]
 8001b52:	e7df      	b.n	8001b14 <_vfiprintf_r+0x20>
 8001b54:	4b79      	ldr	r3, [pc, #484]	; (8001d3c <_vfiprintf_r+0x248>)
 8001b56:	429d      	cmp	r5, r3
 8001b58:	bf08      	it	eq
 8001b5a:	68f5      	ldreq	r5, [r6, #12]
 8001b5c:	e7da      	b.n	8001b14 <_vfiprintf_r+0x20>
 8001b5e:	89ab      	ldrh	r3, [r5, #12]
 8001b60:	0598      	lsls	r0, r3, #22
 8001b62:	d4ed      	bmi.n	8001b40 <_vfiprintf_r+0x4c>
 8001b64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001b66:	f7ff fe0b 	bl	8001780 <__retarget_lock_release_recursive>
 8001b6a:	e7e9      	b.n	8001b40 <_vfiprintf_r+0x4c>
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	9309      	str	r3, [sp, #36]	; 0x24
 8001b70:	2320      	movs	r3, #32
 8001b72:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001b76:	2330      	movs	r3, #48	; 0x30
 8001b78:	f04f 0901 	mov.w	r9, #1
 8001b7c:	f8cd 800c 	str.w	r8, [sp, #12]
 8001b80:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8001d40 <_vfiprintf_r+0x24c>
 8001b84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001b88:	4623      	mov	r3, r4
 8001b8a:	469a      	mov	sl, r3
 8001b8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001b90:	b10a      	cbz	r2, 8001b96 <_vfiprintf_r+0xa2>
 8001b92:	2a25      	cmp	r2, #37	; 0x25
 8001b94:	d1f9      	bne.n	8001b8a <_vfiprintf_r+0x96>
 8001b96:	ebba 0b04 	subs.w	fp, sl, r4
 8001b9a:	d00b      	beq.n	8001bb4 <_vfiprintf_r+0xc0>
 8001b9c:	465b      	mov	r3, fp
 8001b9e:	4622      	mov	r2, r4
 8001ba0:	4629      	mov	r1, r5
 8001ba2:	4630      	mov	r0, r6
 8001ba4:	f7ff ff93 	bl	8001ace <__sfputs_r>
 8001ba8:	3001      	adds	r0, #1
 8001baa:	f000 80aa 	beq.w	8001d02 <_vfiprintf_r+0x20e>
 8001bae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001bb0:	445a      	add	r2, fp
 8001bb2:	9209      	str	r2, [sp, #36]	; 0x24
 8001bb4:	f89a 3000 	ldrb.w	r3, [sl]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	f000 80a2 	beq.w	8001d02 <_vfiprintf_r+0x20e>
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8001bc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001bc8:	f10a 0a01 	add.w	sl, sl, #1
 8001bcc:	9304      	str	r3, [sp, #16]
 8001bce:	9307      	str	r3, [sp, #28]
 8001bd0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001bd4:	931a      	str	r3, [sp, #104]	; 0x68
 8001bd6:	4654      	mov	r4, sl
 8001bd8:	2205      	movs	r2, #5
 8001bda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001bde:	4858      	ldr	r0, [pc, #352]	; (8001d40 <_vfiprintf_r+0x24c>)
 8001be0:	f000 fb86 	bl	80022f0 <memchr>
 8001be4:	9a04      	ldr	r2, [sp, #16]
 8001be6:	b9d8      	cbnz	r0, 8001c20 <_vfiprintf_r+0x12c>
 8001be8:	06d1      	lsls	r1, r2, #27
 8001bea:	bf44      	itt	mi
 8001bec:	2320      	movmi	r3, #32
 8001bee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001bf2:	0713      	lsls	r3, r2, #28
 8001bf4:	bf44      	itt	mi
 8001bf6:	232b      	movmi	r3, #43	; 0x2b
 8001bf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001bfc:	f89a 3000 	ldrb.w	r3, [sl]
 8001c00:	2b2a      	cmp	r3, #42	; 0x2a
 8001c02:	d015      	beq.n	8001c30 <_vfiprintf_r+0x13c>
 8001c04:	4654      	mov	r4, sl
 8001c06:	2000      	movs	r0, #0
 8001c08:	f04f 0c0a 	mov.w	ip, #10
 8001c0c:	9a07      	ldr	r2, [sp, #28]
 8001c0e:	4621      	mov	r1, r4
 8001c10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001c14:	3b30      	subs	r3, #48	; 0x30
 8001c16:	2b09      	cmp	r3, #9
 8001c18:	d94e      	bls.n	8001cb8 <_vfiprintf_r+0x1c4>
 8001c1a:	b1b0      	cbz	r0, 8001c4a <_vfiprintf_r+0x156>
 8001c1c:	9207      	str	r2, [sp, #28]
 8001c1e:	e014      	b.n	8001c4a <_vfiprintf_r+0x156>
 8001c20:	eba0 0308 	sub.w	r3, r0, r8
 8001c24:	fa09 f303 	lsl.w	r3, r9, r3
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	46a2      	mov	sl, r4
 8001c2c:	9304      	str	r3, [sp, #16]
 8001c2e:	e7d2      	b.n	8001bd6 <_vfiprintf_r+0xe2>
 8001c30:	9b03      	ldr	r3, [sp, #12]
 8001c32:	1d19      	adds	r1, r3, #4
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	9103      	str	r1, [sp, #12]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	bfbb      	ittet	lt
 8001c3c:	425b      	neglt	r3, r3
 8001c3e:	f042 0202 	orrlt.w	r2, r2, #2
 8001c42:	9307      	strge	r3, [sp, #28]
 8001c44:	9307      	strlt	r3, [sp, #28]
 8001c46:	bfb8      	it	lt
 8001c48:	9204      	strlt	r2, [sp, #16]
 8001c4a:	7823      	ldrb	r3, [r4, #0]
 8001c4c:	2b2e      	cmp	r3, #46	; 0x2e
 8001c4e:	d10c      	bne.n	8001c6a <_vfiprintf_r+0x176>
 8001c50:	7863      	ldrb	r3, [r4, #1]
 8001c52:	2b2a      	cmp	r3, #42	; 0x2a
 8001c54:	d135      	bne.n	8001cc2 <_vfiprintf_r+0x1ce>
 8001c56:	9b03      	ldr	r3, [sp, #12]
 8001c58:	3402      	adds	r4, #2
 8001c5a:	1d1a      	adds	r2, r3, #4
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	9203      	str	r2, [sp, #12]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	bfb8      	it	lt
 8001c64:	f04f 33ff 	movlt.w	r3, #4294967295
 8001c68:	9305      	str	r3, [sp, #20]
 8001c6a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8001d44 <_vfiprintf_r+0x250>
 8001c6e:	2203      	movs	r2, #3
 8001c70:	4650      	mov	r0, sl
 8001c72:	7821      	ldrb	r1, [r4, #0]
 8001c74:	f000 fb3c 	bl	80022f0 <memchr>
 8001c78:	b140      	cbz	r0, 8001c8c <_vfiprintf_r+0x198>
 8001c7a:	2340      	movs	r3, #64	; 0x40
 8001c7c:	eba0 000a 	sub.w	r0, r0, sl
 8001c80:	fa03 f000 	lsl.w	r0, r3, r0
 8001c84:	9b04      	ldr	r3, [sp, #16]
 8001c86:	3401      	adds	r4, #1
 8001c88:	4303      	orrs	r3, r0
 8001c8a:	9304      	str	r3, [sp, #16]
 8001c8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001c90:	2206      	movs	r2, #6
 8001c92:	482d      	ldr	r0, [pc, #180]	; (8001d48 <_vfiprintf_r+0x254>)
 8001c94:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001c98:	f000 fb2a 	bl	80022f0 <memchr>
 8001c9c:	2800      	cmp	r0, #0
 8001c9e:	d03f      	beq.n	8001d20 <_vfiprintf_r+0x22c>
 8001ca0:	4b2a      	ldr	r3, [pc, #168]	; (8001d4c <_vfiprintf_r+0x258>)
 8001ca2:	bb1b      	cbnz	r3, 8001cec <_vfiprintf_r+0x1f8>
 8001ca4:	9b03      	ldr	r3, [sp, #12]
 8001ca6:	3307      	adds	r3, #7
 8001ca8:	f023 0307 	bic.w	r3, r3, #7
 8001cac:	3308      	adds	r3, #8
 8001cae:	9303      	str	r3, [sp, #12]
 8001cb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001cb2:	443b      	add	r3, r7
 8001cb4:	9309      	str	r3, [sp, #36]	; 0x24
 8001cb6:	e767      	b.n	8001b88 <_vfiprintf_r+0x94>
 8001cb8:	460c      	mov	r4, r1
 8001cba:	2001      	movs	r0, #1
 8001cbc:	fb0c 3202 	mla	r2, ip, r2, r3
 8001cc0:	e7a5      	b.n	8001c0e <_vfiprintf_r+0x11a>
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	f04f 0c0a 	mov.w	ip, #10
 8001cc8:	4619      	mov	r1, r3
 8001cca:	3401      	adds	r4, #1
 8001ccc:	9305      	str	r3, [sp, #20]
 8001cce:	4620      	mov	r0, r4
 8001cd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001cd4:	3a30      	subs	r2, #48	; 0x30
 8001cd6:	2a09      	cmp	r2, #9
 8001cd8:	d903      	bls.n	8001ce2 <_vfiprintf_r+0x1ee>
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d0c5      	beq.n	8001c6a <_vfiprintf_r+0x176>
 8001cde:	9105      	str	r1, [sp, #20]
 8001ce0:	e7c3      	b.n	8001c6a <_vfiprintf_r+0x176>
 8001ce2:	4604      	mov	r4, r0
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	fb0c 2101 	mla	r1, ip, r1, r2
 8001cea:	e7f0      	b.n	8001cce <_vfiprintf_r+0x1da>
 8001cec:	ab03      	add	r3, sp, #12
 8001cee:	9300      	str	r3, [sp, #0]
 8001cf0:	462a      	mov	r2, r5
 8001cf2:	4630      	mov	r0, r6
 8001cf4:	4b16      	ldr	r3, [pc, #88]	; (8001d50 <_vfiprintf_r+0x25c>)
 8001cf6:	a904      	add	r1, sp, #16
 8001cf8:	f3af 8000 	nop.w
 8001cfc:	4607      	mov	r7, r0
 8001cfe:	1c78      	adds	r0, r7, #1
 8001d00:	d1d6      	bne.n	8001cb0 <_vfiprintf_r+0x1bc>
 8001d02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001d04:	07d9      	lsls	r1, r3, #31
 8001d06:	d405      	bmi.n	8001d14 <_vfiprintf_r+0x220>
 8001d08:	89ab      	ldrh	r3, [r5, #12]
 8001d0a:	059a      	lsls	r2, r3, #22
 8001d0c:	d402      	bmi.n	8001d14 <_vfiprintf_r+0x220>
 8001d0e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001d10:	f7ff fd36 	bl	8001780 <__retarget_lock_release_recursive>
 8001d14:	89ab      	ldrh	r3, [r5, #12]
 8001d16:	065b      	lsls	r3, r3, #25
 8001d18:	f53f af12 	bmi.w	8001b40 <_vfiprintf_r+0x4c>
 8001d1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001d1e:	e711      	b.n	8001b44 <_vfiprintf_r+0x50>
 8001d20:	ab03      	add	r3, sp, #12
 8001d22:	9300      	str	r3, [sp, #0]
 8001d24:	462a      	mov	r2, r5
 8001d26:	4630      	mov	r0, r6
 8001d28:	4b09      	ldr	r3, [pc, #36]	; (8001d50 <_vfiprintf_r+0x25c>)
 8001d2a:	a904      	add	r1, sp, #16
 8001d2c:	f000 f882 	bl	8001e34 <_printf_i>
 8001d30:	e7e4      	b.n	8001cfc <_vfiprintf_r+0x208>
 8001d32:	bf00      	nop
 8001d34:	080023c8 	.word	0x080023c8
 8001d38:	080023e8 	.word	0x080023e8
 8001d3c:	080023a8 	.word	0x080023a8
 8001d40:	0800240c 	.word	0x0800240c
 8001d44:	08002412 	.word	0x08002412
 8001d48:	08002416 	.word	0x08002416
 8001d4c:	00000000 	.word	0x00000000
 8001d50:	08001acf 	.word	0x08001acf

08001d54 <_printf_common>:
 8001d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001d58:	4616      	mov	r6, r2
 8001d5a:	4699      	mov	r9, r3
 8001d5c:	688a      	ldr	r2, [r1, #8]
 8001d5e:	690b      	ldr	r3, [r1, #16]
 8001d60:	4607      	mov	r7, r0
 8001d62:	4293      	cmp	r3, r2
 8001d64:	bfb8      	it	lt
 8001d66:	4613      	movlt	r3, r2
 8001d68:	6033      	str	r3, [r6, #0]
 8001d6a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001d6e:	460c      	mov	r4, r1
 8001d70:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001d74:	b10a      	cbz	r2, 8001d7a <_printf_common+0x26>
 8001d76:	3301      	adds	r3, #1
 8001d78:	6033      	str	r3, [r6, #0]
 8001d7a:	6823      	ldr	r3, [r4, #0]
 8001d7c:	0699      	lsls	r1, r3, #26
 8001d7e:	bf42      	ittt	mi
 8001d80:	6833      	ldrmi	r3, [r6, #0]
 8001d82:	3302      	addmi	r3, #2
 8001d84:	6033      	strmi	r3, [r6, #0]
 8001d86:	6825      	ldr	r5, [r4, #0]
 8001d88:	f015 0506 	ands.w	r5, r5, #6
 8001d8c:	d106      	bne.n	8001d9c <_printf_common+0x48>
 8001d8e:	f104 0a19 	add.w	sl, r4, #25
 8001d92:	68e3      	ldr	r3, [r4, #12]
 8001d94:	6832      	ldr	r2, [r6, #0]
 8001d96:	1a9b      	subs	r3, r3, r2
 8001d98:	42ab      	cmp	r3, r5
 8001d9a:	dc28      	bgt.n	8001dee <_printf_common+0x9a>
 8001d9c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001da0:	1e13      	subs	r3, r2, #0
 8001da2:	6822      	ldr	r2, [r4, #0]
 8001da4:	bf18      	it	ne
 8001da6:	2301      	movne	r3, #1
 8001da8:	0692      	lsls	r2, r2, #26
 8001daa:	d42d      	bmi.n	8001e08 <_printf_common+0xb4>
 8001dac:	4649      	mov	r1, r9
 8001dae:	4638      	mov	r0, r7
 8001db0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001db4:	47c0      	blx	r8
 8001db6:	3001      	adds	r0, #1
 8001db8:	d020      	beq.n	8001dfc <_printf_common+0xa8>
 8001dba:	6823      	ldr	r3, [r4, #0]
 8001dbc:	68e5      	ldr	r5, [r4, #12]
 8001dbe:	f003 0306 	and.w	r3, r3, #6
 8001dc2:	2b04      	cmp	r3, #4
 8001dc4:	bf18      	it	ne
 8001dc6:	2500      	movne	r5, #0
 8001dc8:	6832      	ldr	r2, [r6, #0]
 8001dca:	f04f 0600 	mov.w	r6, #0
 8001dce:	68a3      	ldr	r3, [r4, #8]
 8001dd0:	bf08      	it	eq
 8001dd2:	1aad      	subeq	r5, r5, r2
 8001dd4:	6922      	ldr	r2, [r4, #16]
 8001dd6:	bf08      	it	eq
 8001dd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	bfc4      	itt	gt
 8001de0:	1a9b      	subgt	r3, r3, r2
 8001de2:	18ed      	addgt	r5, r5, r3
 8001de4:	341a      	adds	r4, #26
 8001de6:	42b5      	cmp	r5, r6
 8001de8:	d11a      	bne.n	8001e20 <_printf_common+0xcc>
 8001dea:	2000      	movs	r0, #0
 8001dec:	e008      	b.n	8001e00 <_printf_common+0xac>
 8001dee:	2301      	movs	r3, #1
 8001df0:	4652      	mov	r2, sl
 8001df2:	4649      	mov	r1, r9
 8001df4:	4638      	mov	r0, r7
 8001df6:	47c0      	blx	r8
 8001df8:	3001      	adds	r0, #1
 8001dfa:	d103      	bne.n	8001e04 <_printf_common+0xb0>
 8001dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8001e00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001e04:	3501      	adds	r5, #1
 8001e06:	e7c4      	b.n	8001d92 <_printf_common+0x3e>
 8001e08:	2030      	movs	r0, #48	; 0x30
 8001e0a:	18e1      	adds	r1, r4, r3
 8001e0c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001e10:	1c5a      	adds	r2, r3, #1
 8001e12:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001e16:	4422      	add	r2, r4
 8001e18:	3302      	adds	r3, #2
 8001e1a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001e1e:	e7c5      	b.n	8001dac <_printf_common+0x58>
 8001e20:	2301      	movs	r3, #1
 8001e22:	4622      	mov	r2, r4
 8001e24:	4649      	mov	r1, r9
 8001e26:	4638      	mov	r0, r7
 8001e28:	47c0      	blx	r8
 8001e2a:	3001      	adds	r0, #1
 8001e2c:	d0e6      	beq.n	8001dfc <_printf_common+0xa8>
 8001e2e:	3601      	adds	r6, #1
 8001e30:	e7d9      	b.n	8001de6 <_printf_common+0x92>
	...

08001e34 <_printf_i>:
 8001e34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001e38:	7e0f      	ldrb	r7, [r1, #24]
 8001e3a:	4691      	mov	r9, r2
 8001e3c:	2f78      	cmp	r7, #120	; 0x78
 8001e3e:	4680      	mov	r8, r0
 8001e40:	460c      	mov	r4, r1
 8001e42:	469a      	mov	sl, r3
 8001e44:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8001e46:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8001e4a:	d807      	bhi.n	8001e5c <_printf_i+0x28>
 8001e4c:	2f62      	cmp	r7, #98	; 0x62
 8001e4e:	d80a      	bhi.n	8001e66 <_printf_i+0x32>
 8001e50:	2f00      	cmp	r7, #0
 8001e52:	f000 80d9 	beq.w	8002008 <_printf_i+0x1d4>
 8001e56:	2f58      	cmp	r7, #88	; 0x58
 8001e58:	f000 80a4 	beq.w	8001fa4 <_printf_i+0x170>
 8001e5c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001e60:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001e64:	e03a      	b.n	8001edc <_printf_i+0xa8>
 8001e66:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001e6a:	2b15      	cmp	r3, #21
 8001e6c:	d8f6      	bhi.n	8001e5c <_printf_i+0x28>
 8001e6e:	a101      	add	r1, pc, #4	; (adr r1, 8001e74 <_printf_i+0x40>)
 8001e70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001e74:	08001ecd 	.word	0x08001ecd
 8001e78:	08001ee1 	.word	0x08001ee1
 8001e7c:	08001e5d 	.word	0x08001e5d
 8001e80:	08001e5d 	.word	0x08001e5d
 8001e84:	08001e5d 	.word	0x08001e5d
 8001e88:	08001e5d 	.word	0x08001e5d
 8001e8c:	08001ee1 	.word	0x08001ee1
 8001e90:	08001e5d 	.word	0x08001e5d
 8001e94:	08001e5d 	.word	0x08001e5d
 8001e98:	08001e5d 	.word	0x08001e5d
 8001e9c:	08001e5d 	.word	0x08001e5d
 8001ea0:	08001fef 	.word	0x08001fef
 8001ea4:	08001f11 	.word	0x08001f11
 8001ea8:	08001fd1 	.word	0x08001fd1
 8001eac:	08001e5d 	.word	0x08001e5d
 8001eb0:	08001e5d 	.word	0x08001e5d
 8001eb4:	08002011 	.word	0x08002011
 8001eb8:	08001e5d 	.word	0x08001e5d
 8001ebc:	08001f11 	.word	0x08001f11
 8001ec0:	08001e5d 	.word	0x08001e5d
 8001ec4:	08001e5d 	.word	0x08001e5d
 8001ec8:	08001fd9 	.word	0x08001fd9
 8001ecc:	682b      	ldr	r3, [r5, #0]
 8001ece:	1d1a      	adds	r2, r3, #4
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	602a      	str	r2, [r5, #0]
 8001ed4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001ed8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001edc:	2301      	movs	r3, #1
 8001ede:	e0a4      	b.n	800202a <_printf_i+0x1f6>
 8001ee0:	6820      	ldr	r0, [r4, #0]
 8001ee2:	6829      	ldr	r1, [r5, #0]
 8001ee4:	0606      	lsls	r6, r0, #24
 8001ee6:	f101 0304 	add.w	r3, r1, #4
 8001eea:	d50a      	bpl.n	8001f02 <_printf_i+0xce>
 8001eec:	680e      	ldr	r6, [r1, #0]
 8001eee:	602b      	str	r3, [r5, #0]
 8001ef0:	2e00      	cmp	r6, #0
 8001ef2:	da03      	bge.n	8001efc <_printf_i+0xc8>
 8001ef4:	232d      	movs	r3, #45	; 0x2d
 8001ef6:	4276      	negs	r6, r6
 8001ef8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001efc:	230a      	movs	r3, #10
 8001efe:	485e      	ldr	r0, [pc, #376]	; (8002078 <_printf_i+0x244>)
 8001f00:	e019      	b.n	8001f36 <_printf_i+0x102>
 8001f02:	680e      	ldr	r6, [r1, #0]
 8001f04:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001f08:	602b      	str	r3, [r5, #0]
 8001f0a:	bf18      	it	ne
 8001f0c:	b236      	sxthne	r6, r6
 8001f0e:	e7ef      	b.n	8001ef0 <_printf_i+0xbc>
 8001f10:	682b      	ldr	r3, [r5, #0]
 8001f12:	6820      	ldr	r0, [r4, #0]
 8001f14:	1d19      	adds	r1, r3, #4
 8001f16:	6029      	str	r1, [r5, #0]
 8001f18:	0601      	lsls	r1, r0, #24
 8001f1a:	d501      	bpl.n	8001f20 <_printf_i+0xec>
 8001f1c:	681e      	ldr	r6, [r3, #0]
 8001f1e:	e002      	b.n	8001f26 <_printf_i+0xf2>
 8001f20:	0646      	lsls	r6, r0, #25
 8001f22:	d5fb      	bpl.n	8001f1c <_printf_i+0xe8>
 8001f24:	881e      	ldrh	r6, [r3, #0]
 8001f26:	2f6f      	cmp	r7, #111	; 0x6f
 8001f28:	bf0c      	ite	eq
 8001f2a:	2308      	moveq	r3, #8
 8001f2c:	230a      	movne	r3, #10
 8001f2e:	4852      	ldr	r0, [pc, #328]	; (8002078 <_printf_i+0x244>)
 8001f30:	2100      	movs	r1, #0
 8001f32:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001f36:	6865      	ldr	r5, [r4, #4]
 8001f38:	2d00      	cmp	r5, #0
 8001f3a:	bfa8      	it	ge
 8001f3c:	6821      	ldrge	r1, [r4, #0]
 8001f3e:	60a5      	str	r5, [r4, #8]
 8001f40:	bfa4      	itt	ge
 8001f42:	f021 0104 	bicge.w	r1, r1, #4
 8001f46:	6021      	strge	r1, [r4, #0]
 8001f48:	b90e      	cbnz	r6, 8001f4e <_printf_i+0x11a>
 8001f4a:	2d00      	cmp	r5, #0
 8001f4c:	d04d      	beq.n	8001fea <_printf_i+0x1b6>
 8001f4e:	4615      	mov	r5, r2
 8001f50:	fbb6 f1f3 	udiv	r1, r6, r3
 8001f54:	fb03 6711 	mls	r7, r3, r1, r6
 8001f58:	5dc7      	ldrb	r7, [r0, r7]
 8001f5a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8001f5e:	4637      	mov	r7, r6
 8001f60:	42bb      	cmp	r3, r7
 8001f62:	460e      	mov	r6, r1
 8001f64:	d9f4      	bls.n	8001f50 <_printf_i+0x11c>
 8001f66:	2b08      	cmp	r3, #8
 8001f68:	d10b      	bne.n	8001f82 <_printf_i+0x14e>
 8001f6a:	6823      	ldr	r3, [r4, #0]
 8001f6c:	07de      	lsls	r6, r3, #31
 8001f6e:	d508      	bpl.n	8001f82 <_printf_i+0x14e>
 8001f70:	6923      	ldr	r3, [r4, #16]
 8001f72:	6861      	ldr	r1, [r4, #4]
 8001f74:	4299      	cmp	r1, r3
 8001f76:	bfde      	ittt	le
 8001f78:	2330      	movle	r3, #48	; 0x30
 8001f7a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001f7e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001f82:	1b52      	subs	r2, r2, r5
 8001f84:	6122      	str	r2, [r4, #16]
 8001f86:	464b      	mov	r3, r9
 8001f88:	4621      	mov	r1, r4
 8001f8a:	4640      	mov	r0, r8
 8001f8c:	f8cd a000 	str.w	sl, [sp]
 8001f90:	aa03      	add	r2, sp, #12
 8001f92:	f7ff fedf 	bl	8001d54 <_printf_common>
 8001f96:	3001      	adds	r0, #1
 8001f98:	d14c      	bne.n	8002034 <_printf_i+0x200>
 8001f9a:	f04f 30ff 	mov.w	r0, #4294967295
 8001f9e:	b004      	add	sp, #16
 8001fa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001fa4:	4834      	ldr	r0, [pc, #208]	; (8002078 <_printf_i+0x244>)
 8001fa6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8001faa:	6829      	ldr	r1, [r5, #0]
 8001fac:	6823      	ldr	r3, [r4, #0]
 8001fae:	f851 6b04 	ldr.w	r6, [r1], #4
 8001fb2:	6029      	str	r1, [r5, #0]
 8001fb4:	061d      	lsls	r5, r3, #24
 8001fb6:	d514      	bpl.n	8001fe2 <_printf_i+0x1ae>
 8001fb8:	07df      	lsls	r7, r3, #31
 8001fba:	bf44      	itt	mi
 8001fbc:	f043 0320 	orrmi.w	r3, r3, #32
 8001fc0:	6023      	strmi	r3, [r4, #0]
 8001fc2:	b91e      	cbnz	r6, 8001fcc <_printf_i+0x198>
 8001fc4:	6823      	ldr	r3, [r4, #0]
 8001fc6:	f023 0320 	bic.w	r3, r3, #32
 8001fca:	6023      	str	r3, [r4, #0]
 8001fcc:	2310      	movs	r3, #16
 8001fce:	e7af      	b.n	8001f30 <_printf_i+0xfc>
 8001fd0:	6823      	ldr	r3, [r4, #0]
 8001fd2:	f043 0320 	orr.w	r3, r3, #32
 8001fd6:	6023      	str	r3, [r4, #0]
 8001fd8:	2378      	movs	r3, #120	; 0x78
 8001fda:	4828      	ldr	r0, [pc, #160]	; (800207c <_printf_i+0x248>)
 8001fdc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001fe0:	e7e3      	b.n	8001faa <_printf_i+0x176>
 8001fe2:	0659      	lsls	r1, r3, #25
 8001fe4:	bf48      	it	mi
 8001fe6:	b2b6      	uxthmi	r6, r6
 8001fe8:	e7e6      	b.n	8001fb8 <_printf_i+0x184>
 8001fea:	4615      	mov	r5, r2
 8001fec:	e7bb      	b.n	8001f66 <_printf_i+0x132>
 8001fee:	682b      	ldr	r3, [r5, #0]
 8001ff0:	6826      	ldr	r6, [r4, #0]
 8001ff2:	1d18      	adds	r0, r3, #4
 8001ff4:	6961      	ldr	r1, [r4, #20]
 8001ff6:	6028      	str	r0, [r5, #0]
 8001ff8:	0635      	lsls	r5, r6, #24
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	d501      	bpl.n	8002002 <_printf_i+0x1ce>
 8001ffe:	6019      	str	r1, [r3, #0]
 8002000:	e002      	b.n	8002008 <_printf_i+0x1d4>
 8002002:	0670      	lsls	r0, r6, #25
 8002004:	d5fb      	bpl.n	8001ffe <_printf_i+0x1ca>
 8002006:	8019      	strh	r1, [r3, #0]
 8002008:	2300      	movs	r3, #0
 800200a:	4615      	mov	r5, r2
 800200c:	6123      	str	r3, [r4, #16]
 800200e:	e7ba      	b.n	8001f86 <_printf_i+0x152>
 8002010:	682b      	ldr	r3, [r5, #0]
 8002012:	2100      	movs	r1, #0
 8002014:	1d1a      	adds	r2, r3, #4
 8002016:	602a      	str	r2, [r5, #0]
 8002018:	681d      	ldr	r5, [r3, #0]
 800201a:	6862      	ldr	r2, [r4, #4]
 800201c:	4628      	mov	r0, r5
 800201e:	f000 f967 	bl	80022f0 <memchr>
 8002022:	b108      	cbz	r0, 8002028 <_printf_i+0x1f4>
 8002024:	1b40      	subs	r0, r0, r5
 8002026:	6060      	str	r0, [r4, #4]
 8002028:	6863      	ldr	r3, [r4, #4]
 800202a:	6123      	str	r3, [r4, #16]
 800202c:	2300      	movs	r3, #0
 800202e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002032:	e7a8      	b.n	8001f86 <_printf_i+0x152>
 8002034:	462a      	mov	r2, r5
 8002036:	4649      	mov	r1, r9
 8002038:	4640      	mov	r0, r8
 800203a:	6923      	ldr	r3, [r4, #16]
 800203c:	47d0      	blx	sl
 800203e:	3001      	adds	r0, #1
 8002040:	d0ab      	beq.n	8001f9a <_printf_i+0x166>
 8002042:	6823      	ldr	r3, [r4, #0]
 8002044:	079b      	lsls	r3, r3, #30
 8002046:	d413      	bmi.n	8002070 <_printf_i+0x23c>
 8002048:	68e0      	ldr	r0, [r4, #12]
 800204a:	9b03      	ldr	r3, [sp, #12]
 800204c:	4298      	cmp	r0, r3
 800204e:	bfb8      	it	lt
 8002050:	4618      	movlt	r0, r3
 8002052:	e7a4      	b.n	8001f9e <_printf_i+0x16a>
 8002054:	2301      	movs	r3, #1
 8002056:	4632      	mov	r2, r6
 8002058:	4649      	mov	r1, r9
 800205a:	4640      	mov	r0, r8
 800205c:	47d0      	blx	sl
 800205e:	3001      	adds	r0, #1
 8002060:	d09b      	beq.n	8001f9a <_printf_i+0x166>
 8002062:	3501      	adds	r5, #1
 8002064:	68e3      	ldr	r3, [r4, #12]
 8002066:	9903      	ldr	r1, [sp, #12]
 8002068:	1a5b      	subs	r3, r3, r1
 800206a:	42ab      	cmp	r3, r5
 800206c:	dcf2      	bgt.n	8002054 <_printf_i+0x220>
 800206e:	e7eb      	b.n	8002048 <_printf_i+0x214>
 8002070:	2500      	movs	r5, #0
 8002072:	f104 0619 	add.w	r6, r4, #25
 8002076:	e7f5      	b.n	8002064 <_printf_i+0x230>
 8002078:	0800241d 	.word	0x0800241d
 800207c:	0800242e 	.word	0x0800242e

08002080 <_read_r>:
 8002080:	b538      	push	{r3, r4, r5, lr}
 8002082:	4604      	mov	r4, r0
 8002084:	4608      	mov	r0, r1
 8002086:	4611      	mov	r1, r2
 8002088:	2200      	movs	r2, #0
 800208a:	4d05      	ldr	r5, [pc, #20]	; (80020a0 <_read_r+0x20>)
 800208c:	602a      	str	r2, [r5, #0]
 800208e:	461a      	mov	r2, r3
 8002090:	f7fe f9cd 	bl	800042e <_read>
 8002094:	1c43      	adds	r3, r0, #1
 8002096:	d102      	bne.n	800209e <_read_r+0x1e>
 8002098:	682b      	ldr	r3, [r5, #0]
 800209a:	b103      	cbz	r3, 800209e <_read_r+0x1e>
 800209c:	6023      	str	r3, [r4, #0]
 800209e:	bd38      	pop	{r3, r4, r5, pc}
 80020a0:	200000a4 	.word	0x200000a4

080020a4 <__swbuf_r>:
 80020a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020a6:	460e      	mov	r6, r1
 80020a8:	4614      	mov	r4, r2
 80020aa:	4605      	mov	r5, r0
 80020ac:	b118      	cbz	r0, 80020b6 <__swbuf_r+0x12>
 80020ae:	6983      	ldr	r3, [r0, #24]
 80020b0:	b90b      	cbnz	r3, 80020b6 <__swbuf_r+0x12>
 80020b2:	f7ff faa1 	bl	80015f8 <__sinit>
 80020b6:	4b21      	ldr	r3, [pc, #132]	; (800213c <__swbuf_r+0x98>)
 80020b8:	429c      	cmp	r4, r3
 80020ba:	d12b      	bne.n	8002114 <__swbuf_r+0x70>
 80020bc:	686c      	ldr	r4, [r5, #4]
 80020be:	69a3      	ldr	r3, [r4, #24]
 80020c0:	60a3      	str	r3, [r4, #8]
 80020c2:	89a3      	ldrh	r3, [r4, #12]
 80020c4:	071a      	lsls	r2, r3, #28
 80020c6:	d52f      	bpl.n	8002128 <__swbuf_r+0x84>
 80020c8:	6923      	ldr	r3, [r4, #16]
 80020ca:	b36b      	cbz	r3, 8002128 <__swbuf_r+0x84>
 80020cc:	6923      	ldr	r3, [r4, #16]
 80020ce:	6820      	ldr	r0, [r4, #0]
 80020d0:	b2f6      	uxtb	r6, r6
 80020d2:	1ac0      	subs	r0, r0, r3
 80020d4:	6963      	ldr	r3, [r4, #20]
 80020d6:	4637      	mov	r7, r6
 80020d8:	4283      	cmp	r3, r0
 80020da:	dc04      	bgt.n	80020e6 <__swbuf_r+0x42>
 80020dc:	4621      	mov	r1, r4
 80020de:	4628      	mov	r0, r5
 80020e0:	f7ff f9e4 	bl	80014ac <_fflush_r>
 80020e4:	bb30      	cbnz	r0, 8002134 <__swbuf_r+0x90>
 80020e6:	68a3      	ldr	r3, [r4, #8]
 80020e8:	3001      	adds	r0, #1
 80020ea:	3b01      	subs	r3, #1
 80020ec:	60a3      	str	r3, [r4, #8]
 80020ee:	6823      	ldr	r3, [r4, #0]
 80020f0:	1c5a      	adds	r2, r3, #1
 80020f2:	6022      	str	r2, [r4, #0]
 80020f4:	701e      	strb	r6, [r3, #0]
 80020f6:	6963      	ldr	r3, [r4, #20]
 80020f8:	4283      	cmp	r3, r0
 80020fa:	d004      	beq.n	8002106 <__swbuf_r+0x62>
 80020fc:	89a3      	ldrh	r3, [r4, #12]
 80020fe:	07db      	lsls	r3, r3, #31
 8002100:	d506      	bpl.n	8002110 <__swbuf_r+0x6c>
 8002102:	2e0a      	cmp	r6, #10
 8002104:	d104      	bne.n	8002110 <__swbuf_r+0x6c>
 8002106:	4621      	mov	r1, r4
 8002108:	4628      	mov	r0, r5
 800210a:	f7ff f9cf 	bl	80014ac <_fflush_r>
 800210e:	b988      	cbnz	r0, 8002134 <__swbuf_r+0x90>
 8002110:	4638      	mov	r0, r7
 8002112:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002114:	4b0a      	ldr	r3, [pc, #40]	; (8002140 <__swbuf_r+0x9c>)
 8002116:	429c      	cmp	r4, r3
 8002118:	d101      	bne.n	800211e <__swbuf_r+0x7a>
 800211a:	68ac      	ldr	r4, [r5, #8]
 800211c:	e7cf      	b.n	80020be <__swbuf_r+0x1a>
 800211e:	4b09      	ldr	r3, [pc, #36]	; (8002144 <__swbuf_r+0xa0>)
 8002120:	429c      	cmp	r4, r3
 8002122:	bf08      	it	eq
 8002124:	68ec      	ldreq	r4, [r5, #12]
 8002126:	e7ca      	b.n	80020be <__swbuf_r+0x1a>
 8002128:	4621      	mov	r1, r4
 800212a:	4628      	mov	r0, r5
 800212c:	f000 f80c 	bl	8002148 <__swsetup_r>
 8002130:	2800      	cmp	r0, #0
 8002132:	d0cb      	beq.n	80020cc <__swbuf_r+0x28>
 8002134:	f04f 37ff 	mov.w	r7, #4294967295
 8002138:	e7ea      	b.n	8002110 <__swbuf_r+0x6c>
 800213a:	bf00      	nop
 800213c:	080023c8 	.word	0x080023c8
 8002140:	080023e8 	.word	0x080023e8
 8002144:	080023a8 	.word	0x080023a8

08002148 <__swsetup_r>:
 8002148:	4b32      	ldr	r3, [pc, #200]	; (8002214 <__swsetup_r+0xcc>)
 800214a:	b570      	push	{r4, r5, r6, lr}
 800214c:	681d      	ldr	r5, [r3, #0]
 800214e:	4606      	mov	r6, r0
 8002150:	460c      	mov	r4, r1
 8002152:	b125      	cbz	r5, 800215e <__swsetup_r+0x16>
 8002154:	69ab      	ldr	r3, [r5, #24]
 8002156:	b913      	cbnz	r3, 800215e <__swsetup_r+0x16>
 8002158:	4628      	mov	r0, r5
 800215a:	f7ff fa4d 	bl	80015f8 <__sinit>
 800215e:	4b2e      	ldr	r3, [pc, #184]	; (8002218 <__swsetup_r+0xd0>)
 8002160:	429c      	cmp	r4, r3
 8002162:	d10f      	bne.n	8002184 <__swsetup_r+0x3c>
 8002164:	686c      	ldr	r4, [r5, #4]
 8002166:	89a3      	ldrh	r3, [r4, #12]
 8002168:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800216c:	0719      	lsls	r1, r3, #28
 800216e:	d42c      	bmi.n	80021ca <__swsetup_r+0x82>
 8002170:	06dd      	lsls	r5, r3, #27
 8002172:	d411      	bmi.n	8002198 <__swsetup_r+0x50>
 8002174:	2309      	movs	r3, #9
 8002176:	6033      	str	r3, [r6, #0]
 8002178:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800217c:	f04f 30ff 	mov.w	r0, #4294967295
 8002180:	81a3      	strh	r3, [r4, #12]
 8002182:	e03e      	b.n	8002202 <__swsetup_r+0xba>
 8002184:	4b25      	ldr	r3, [pc, #148]	; (800221c <__swsetup_r+0xd4>)
 8002186:	429c      	cmp	r4, r3
 8002188:	d101      	bne.n	800218e <__swsetup_r+0x46>
 800218a:	68ac      	ldr	r4, [r5, #8]
 800218c:	e7eb      	b.n	8002166 <__swsetup_r+0x1e>
 800218e:	4b24      	ldr	r3, [pc, #144]	; (8002220 <__swsetup_r+0xd8>)
 8002190:	429c      	cmp	r4, r3
 8002192:	bf08      	it	eq
 8002194:	68ec      	ldreq	r4, [r5, #12]
 8002196:	e7e6      	b.n	8002166 <__swsetup_r+0x1e>
 8002198:	0758      	lsls	r0, r3, #29
 800219a:	d512      	bpl.n	80021c2 <__swsetup_r+0x7a>
 800219c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800219e:	b141      	cbz	r1, 80021b2 <__swsetup_r+0x6a>
 80021a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80021a4:	4299      	cmp	r1, r3
 80021a6:	d002      	beq.n	80021ae <__swsetup_r+0x66>
 80021a8:	4630      	mov	r0, r6
 80021aa:	f7ff faf3 	bl	8001794 <_free_r>
 80021ae:	2300      	movs	r3, #0
 80021b0:	6363      	str	r3, [r4, #52]	; 0x34
 80021b2:	89a3      	ldrh	r3, [r4, #12]
 80021b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80021b8:	81a3      	strh	r3, [r4, #12]
 80021ba:	2300      	movs	r3, #0
 80021bc:	6063      	str	r3, [r4, #4]
 80021be:	6923      	ldr	r3, [r4, #16]
 80021c0:	6023      	str	r3, [r4, #0]
 80021c2:	89a3      	ldrh	r3, [r4, #12]
 80021c4:	f043 0308 	orr.w	r3, r3, #8
 80021c8:	81a3      	strh	r3, [r4, #12]
 80021ca:	6923      	ldr	r3, [r4, #16]
 80021cc:	b94b      	cbnz	r3, 80021e2 <__swsetup_r+0x9a>
 80021ce:	89a3      	ldrh	r3, [r4, #12]
 80021d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80021d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021d8:	d003      	beq.n	80021e2 <__swsetup_r+0x9a>
 80021da:	4621      	mov	r1, r4
 80021dc:	4630      	mov	r0, r6
 80021de:	f000 f847 	bl	8002270 <__smakebuf_r>
 80021e2:	89a0      	ldrh	r0, [r4, #12]
 80021e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80021e8:	f010 0301 	ands.w	r3, r0, #1
 80021ec:	d00a      	beq.n	8002204 <__swsetup_r+0xbc>
 80021ee:	2300      	movs	r3, #0
 80021f0:	60a3      	str	r3, [r4, #8]
 80021f2:	6963      	ldr	r3, [r4, #20]
 80021f4:	425b      	negs	r3, r3
 80021f6:	61a3      	str	r3, [r4, #24]
 80021f8:	6923      	ldr	r3, [r4, #16]
 80021fa:	b943      	cbnz	r3, 800220e <__swsetup_r+0xc6>
 80021fc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002200:	d1ba      	bne.n	8002178 <__swsetup_r+0x30>
 8002202:	bd70      	pop	{r4, r5, r6, pc}
 8002204:	0781      	lsls	r1, r0, #30
 8002206:	bf58      	it	pl
 8002208:	6963      	ldrpl	r3, [r4, #20]
 800220a:	60a3      	str	r3, [r4, #8]
 800220c:	e7f4      	b.n	80021f8 <__swsetup_r+0xb0>
 800220e:	2000      	movs	r0, #0
 8002210:	e7f7      	b.n	8002202 <__swsetup_r+0xba>
 8002212:	bf00      	nop
 8002214:	2000000c 	.word	0x2000000c
 8002218:	080023c8 	.word	0x080023c8
 800221c:	080023e8 	.word	0x080023e8
 8002220:	080023a8 	.word	0x080023a8

08002224 <__swhatbuf_r>:
 8002224:	b570      	push	{r4, r5, r6, lr}
 8002226:	460e      	mov	r6, r1
 8002228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800222c:	4614      	mov	r4, r2
 800222e:	2900      	cmp	r1, #0
 8002230:	461d      	mov	r5, r3
 8002232:	b096      	sub	sp, #88	; 0x58
 8002234:	da08      	bge.n	8002248 <__swhatbuf_r+0x24>
 8002236:	2200      	movs	r2, #0
 8002238:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800223c:	602a      	str	r2, [r5, #0]
 800223e:	061a      	lsls	r2, r3, #24
 8002240:	d410      	bmi.n	8002264 <__swhatbuf_r+0x40>
 8002242:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002246:	e00e      	b.n	8002266 <__swhatbuf_r+0x42>
 8002248:	466a      	mov	r2, sp
 800224a:	f000 f85f 	bl	800230c <_fstat_r>
 800224e:	2800      	cmp	r0, #0
 8002250:	dbf1      	blt.n	8002236 <__swhatbuf_r+0x12>
 8002252:	9a01      	ldr	r2, [sp, #4]
 8002254:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002258:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800225c:	425a      	negs	r2, r3
 800225e:	415a      	adcs	r2, r3
 8002260:	602a      	str	r2, [r5, #0]
 8002262:	e7ee      	b.n	8002242 <__swhatbuf_r+0x1e>
 8002264:	2340      	movs	r3, #64	; 0x40
 8002266:	2000      	movs	r0, #0
 8002268:	6023      	str	r3, [r4, #0]
 800226a:	b016      	add	sp, #88	; 0x58
 800226c:	bd70      	pop	{r4, r5, r6, pc}
	...

08002270 <__smakebuf_r>:
 8002270:	898b      	ldrh	r3, [r1, #12]
 8002272:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002274:	079d      	lsls	r5, r3, #30
 8002276:	4606      	mov	r6, r0
 8002278:	460c      	mov	r4, r1
 800227a:	d507      	bpl.n	800228c <__smakebuf_r+0x1c>
 800227c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002280:	6023      	str	r3, [r4, #0]
 8002282:	6123      	str	r3, [r4, #16]
 8002284:	2301      	movs	r3, #1
 8002286:	6163      	str	r3, [r4, #20]
 8002288:	b002      	add	sp, #8
 800228a:	bd70      	pop	{r4, r5, r6, pc}
 800228c:	466a      	mov	r2, sp
 800228e:	ab01      	add	r3, sp, #4
 8002290:	f7ff ffc8 	bl	8002224 <__swhatbuf_r>
 8002294:	9900      	ldr	r1, [sp, #0]
 8002296:	4605      	mov	r5, r0
 8002298:	4630      	mov	r0, r6
 800229a:	f7ff fae3 	bl	8001864 <_malloc_r>
 800229e:	b948      	cbnz	r0, 80022b4 <__smakebuf_r+0x44>
 80022a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80022a4:	059a      	lsls	r2, r3, #22
 80022a6:	d4ef      	bmi.n	8002288 <__smakebuf_r+0x18>
 80022a8:	f023 0303 	bic.w	r3, r3, #3
 80022ac:	f043 0302 	orr.w	r3, r3, #2
 80022b0:	81a3      	strh	r3, [r4, #12]
 80022b2:	e7e3      	b.n	800227c <__smakebuf_r+0xc>
 80022b4:	4b0d      	ldr	r3, [pc, #52]	; (80022ec <__smakebuf_r+0x7c>)
 80022b6:	62b3      	str	r3, [r6, #40]	; 0x28
 80022b8:	89a3      	ldrh	r3, [r4, #12]
 80022ba:	6020      	str	r0, [r4, #0]
 80022bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022c0:	81a3      	strh	r3, [r4, #12]
 80022c2:	9b00      	ldr	r3, [sp, #0]
 80022c4:	6120      	str	r0, [r4, #16]
 80022c6:	6163      	str	r3, [r4, #20]
 80022c8:	9b01      	ldr	r3, [sp, #4]
 80022ca:	b15b      	cbz	r3, 80022e4 <__smakebuf_r+0x74>
 80022cc:	4630      	mov	r0, r6
 80022ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80022d2:	f000 f82d 	bl	8002330 <_isatty_r>
 80022d6:	b128      	cbz	r0, 80022e4 <__smakebuf_r+0x74>
 80022d8:	89a3      	ldrh	r3, [r4, #12]
 80022da:	f023 0303 	bic.w	r3, r3, #3
 80022de:	f043 0301 	orr.w	r3, r3, #1
 80022e2:	81a3      	strh	r3, [r4, #12]
 80022e4:	89a0      	ldrh	r0, [r4, #12]
 80022e6:	4305      	orrs	r5, r0
 80022e8:	81a5      	strh	r5, [r4, #12]
 80022ea:	e7cd      	b.n	8002288 <__smakebuf_r+0x18>
 80022ec:	08001591 	.word	0x08001591

080022f0 <memchr>:
 80022f0:	4603      	mov	r3, r0
 80022f2:	b510      	push	{r4, lr}
 80022f4:	b2c9      	uxtb	r1, r1
 80022f6:	4402      	add	r2, r0
 80022f8:	4293      	cmp	r3, r2
 80022fa:	4618      	mov	r0, r3
 80022fc:	d101      	bne.n	8002302 <memchr+0x12>
 80022fe:	2000      	movs	r0, #0
 8002300:	e003      	b.n	800230a <memchr+0x1a>
 8002302:	7804      	ldrb	r4, [r0, #0]
 8002304:	3301      	adds	r3, #1
 8002306:	428c      	cmp	r4, r1
 8002308:	d1f6      	bne.n	80022f8 <memchr+0x8>
 800230a:	bd10      	pop	{r4, pc}

0800230c <_fstat_r>:
 800230c:	b538      	push	{r3, r4, r5, lr}
 800230e:	2300      	movs	r3, #0
 8002310:	4d06      	ldr	r5, [pc, #24]	; (800232c <_fstat_r+0x20>)
 8002312:	4604      	mov	r4, r0
 8002314:	4608      	mov	r0, r1
 8002316:	4611      	mov	r1, r2
 8002318:	602b      	str	r3, [r5, #0]
 800231a:	f7fe f8b0 	bl	800047e <_fstat>
 800231e:	1c43      	adds	r3, r0, #1
 8002320:	d102      	bne.n	8002328 <_fstat_r+0x1c>
 8002322:	682b      	ldr	r3, [r5, #0]
 8002324:	b103      	cbz	r3, 8002328 <_fstat_r+0x1c>
 8002326:	6023      	str	r3, [r4, #0]
 8002328:	bd38      	pop	{r3, r4, r5, pc}
 800232a:	bf00      	nop
 800232c:	200000a4 	.word	0x200000a4

08002330 <_isatty_r>:
 8002330:	b538      	push	{r3, r4, r5, lr}
 8002332:	2300      	movs	r3, #0
 8002334:	4d05      	ldr	r5, [pc, #20]	; (800234c <_isatty_r+0x1c>)
 8002336:	4604      	mov	r4, r0
 8002338:	4608      	mov	r0, r1
 800233a:	602b      	str	r3, [r5, #0]
 800233c:	f7fe f8ae 	bl	800049c <_isatty>
 8002340:	1c43      	adds	r3, r0, #1
 8002342:	d102      	bne.n	800234a <_isatty_r+0x1a>
 8002344:	682b      	ldr	r3, [r5, #0]
 8002346:	b103      	cbz	r3, 800234a <_isatty_r+0x1a>
 8002348:	6023      	str	r3, [r4, #0]
 800234a:	bd38      	pop	{r3, r4, r5, pc}
 800234c:	200000a4 	.word	0x200000a4

08002350 <_init>:
 8002350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002352:	bf00      	nop
 8002354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002356:	bc08      	pop	{r3}
 8002358:	469e      	mov	lr, r3
 800235a:	4770      	bx	lr

0800235c <_fini>:
 800235c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800235e:	bf00      	nop
 8002360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002362:	bc08      	pop	{r3}
 8002364:	469e      	mov	lr, r3
 8002366:	4770      	bx	lr
