Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Apr  2 14:46:12 2022
| Host         : DESKTOP-LNFBGQQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           
TIMING-20  Warning   Non-clocked latch              128         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (768)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (256)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (768)
--------------------------
 There are 128 register/latch pins with no clock driven by root clock pin: system_i/AGENT/PG_0/inst/reg0/out0_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: system_i/AGENT/PG_0/inst/reg0/out0_reg[1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[3]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[5]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (256)
--------------------------------------------------
 There are 256 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.648        0.000                      0                 7409        0.016        0.000                      0                 7409        9.020        0.000                       0                  2964  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.648        0.000                      0                 7409        0.016        0.000                      0                 7409        9.020        0.000                       0                  2964  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 system_i/CU_0/inst/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AGENT/PG_0/inst/reg0/out0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.935ns  (logic 4.085ns (27.352%)  route 10.850ns (72.648%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        1.634     2.928    system_i/CU_0/inst/clk
    SLICE_X53Y63         FDRE                                         r  system_i/CU_0/inst/FSM_onehot_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  system_i/CU_0/inst/FSM_onehot_cs_reg[2]/Q
                         net (fo=2, routed)           1.048     4.432    system_i/CU_0/inst/FSM_onehot_cs_reg_n_0_[2]
    SLICE_X54Y63         LUT4 (Prop_lut4_I2_O)        0.124     4.556 r  system_i/CU_0/inst/SD_INST_0/O
                         net (fo=1671, routed)        2.175     6.731    system_i/bram_output_interface_0/inst/en
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.116     6.847 r  system_i/bram_output_interface_0/inst/q1[27]_INST_0/O
                         net (fo=12, routed)          1.769     8.616    system_i/AGENT/PG_0/inst/greed_action/max2/qA1[3]
    SLICE_X42Y40         LUT4 (Prop_lut4_I0_O)        0.328     8.944 r  system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     8.944    system_i/AGENT/PG_0/inst/greed_action/max0/S[1]
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.477 r  system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry__2/CO[3]
                         net (fo=96, routed)          1.335    10.812    system_i/AGENT/PG_0/inst/greed_action/max0/CO[0]
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.116    10.928 r  system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry__1_i_18/O
                         net (fo=1, routed)           0.718    11.646    system_i/AGENT/PG_0/inst/greed_action/max0/in0[17]
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.328    11.974 r  system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry__1_i_4__1/O
                         net (fo=1, routed)           0.614    12.588    system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__2_0[0]
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.138 r  system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.138    system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.255 r  system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__2/CO[3]
                         net (fo=32, routed)          1.046    14.301    system_i/AGENT/PG_0/inst/greed_action/max1/act_greed2_carry__1_i_1_0[0]
    SLICE_X41Y39         LUT5 (Prop_lut5_I3_O)        0.124    14.425 r  system_i/AGENT/PG_0/inst/greed_action/max1/act_greed1_carry_i_14/O
                         net (fo=3, routed)           0.816    15.242    system_i/AGENT/PG_0/inst/greed_action/max1/maxqA[0]
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.124    15.366 r  system_i/AGENT/PG_0/inst/greed_action/max1/act_greed1_carry_i_4/O
                         net (fo=1, routed)           0.000    15.366    system_i/AGENT/PG_0/inst/greed_action_n_11
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.879 r  system_i/AGENT/PG_0/inst/act_greed1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.879    system_i/AGENT/PG_0/inst/act_greed1_carry_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.996 r  system_i/AGENT/PG_0/inst/act_greed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.996    system_i/AGENT/PG_0/inst/act_greed1_carry__0_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.225 f  system_i/AGENT/PG_0/inst/act_greed1_carry__1/CO[2]
                         net (fo=2, routed)           1.328    17.553    system_i/AGENT/PG_0/inst/reg0/out0_reg[1]_0[0]
    SLICE_X40Y64         LUT6 (Prop_lut6_I0_O)        0.310    17.863 r  system_i/AGENT/PG_0/inst/reg0/out0[0]_i_1/O
                         net (fo=1, routed)           0.000    17.863    system_i/AGENT/PG_0/inst/reg0/out0[0]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  system_i/AGENT/PG_0/inst/reg0/out0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        1.474    22.653    system_i/AGENT/PG_0/inst/reg0/clk
    SLICE_X40Y64         FDRE                                         r  system_i/AGENT/PG_0/inst/reg0/out0_reg[0]/C
                         clock pessimism              0.129    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X40Y64         FDRE (Setup_fdre_C_D)        0.031    22.511    system_i/AGENT/PG_0/inst/reg0/out0_reg[0]
  -------------------------------------------------------------------
                         required time                         22.511    
                         arrival time                         -17.863    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 system_i/CU_0/inst/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AGENT/PG_0/inst/reg0/out0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.881ns  (logic 4.121ns (27.693%)  route 10.760ns (72.307%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        1.634     2.928    system_i/CU_0/inst/clk
    SLICE_X53Y63         FDRE                                         r  system_i/CU_0/inst/FSM_onehot_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  system_i/CU_0/inst/FSM_onehot_cs_reg[2]/Q
                         net (fo=2, routed)           1.048     4.432    system_i/CU_0/inst/FSM_onehot_cs_reg_n_0_[2]
    SLICE_X54Y63         LUT4 (Prop_lut4_I2_O)        0.124     4.556 r  system_i/CU_0/inst/SD_INST_0/O
                         net (fo=1671, routed)        2.175     6.731    system_i/bram_output_interface_0/inst/en
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.116     6.847 r  system_i/bram_output_interface_0/inst/q1[27]_INST_0/O
                         net (fo=12, routed)          1.769     8.616    system_i/AGENT/PG_0/inst/greed_action/max2/qA1[3]
    SLICE_X42Y40         LUT4 (Prop_lut4_I0_O)        0.328     8.944 r  system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     8.944    system_i/AGENT/PG_0/inst/greed_action/max0/S[1]
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.477 r  system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry__2/CO[3]
                         net (fo=96, routed)          1.335    10.812    system_i/AGENT/PG_0/inst/greed_action/max0/CO[0]
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.116    10.928 r  system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry__1_i_18/O
                         net (fo=1, routed)           0.718    11.646    system_i/AGENT/PG_0/inst/greed_action/max0/in0[17]
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.328    11.974 r  system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry__1_i_4__1/O
                         net (fo=1, routed)           0.614    12.588    system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__2_0[0]
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.138 r  system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.138    system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.255 r  system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__2/CO[3]
                         net (fo=32, routed)          1.062    14.317    system_i/AGENT/PG_0/inst/greed_action/max1/act_greed2_carry__1_i_1_0[0]
    SLICE_X43Y38         LUT5 (Prop_lut5_I3_O)        0.124    14.441 r  system_i/AGENT/PG_0/inst/greed_action/max1/act_greed1_carry_i_11/O
                         net (fo=3, routed)           0.869    15.310    system_i/AGENT/PG_0/inst/greed_action/max1/maxqA[3]
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124    15.434 r  system_i/AGENT/PG_0/inst/greed_action/max1/act_greed2_carry_i_3/O
                         net (fo=1, routed)           0.000    15.434    system_i/AGENT/PG_0/inst/greed_action_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.984 r  system_i/AGENT/PG_0/inst/act_greed2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.984    system_i/AGENT/PG_0/inst/act_greed2_carry_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.098 r  system_i/AGENT/PG_0/inst/act_greed2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.098    system_i/AGENT/PG_0/inst/act_greed2_carry__0_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.326 f  system_i/AGENT/PG_0/inst/act_greed2_carry__1/CO[2]
                         net (fo=2, routed)           1.170    17.496    system_i/AGENT/PG_0/inst/reg0/CO[0]
    SLICE_X40Y64         LUT5 (Prop_lut5_I0_O)        0.313    17.809 r  system_i/AGENT/PG_0/inst/reg0/out0[1]_i_1/O
                         net (fo=1, routed)           0.000    17.809    system_i/AGENT/PG_0/inst/reg0/out0[1]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  system_i/AGENT/PG_0/inst/reg0/out0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        1.474    22.653    system_i/AGENT/PG_0/inst/reg0/clk
    SLICE_X40Y64         FDRE                                         r  system_i/AGENT/PG_0/inst/reg0/out0_reg[1]/C
                         clock pessimism              0.129    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X40Y64         FDRE (Setup_fdre_C_D)        0.031    22.511    system_i/AGENT/PG_0/inst/reg0/out0_reg[1]
  -------------------------------------------------------------------
                         required time                         22.511    
                         arrival time                         -17.809    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 system_i/CU_0/inst/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/SD_0/inst/reg0/out0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.683ns  (logic 6.604ns (44.977%)  route 8.079ns (55.023%))
  Logic Levels:           19  (CARRY4=11 LUT2=1 LUT3=1 LUT4=3 LUT5=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 22.705 - 20.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        1.706     3.000    system_i/CU_0/inst/clk
    SLICE_X54Y63         FDRE                                         r  system_i/CU_0/inst/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.518     3.518 r  system_i/CU_0/inst/FSM_onehot_cs_reg[6]/Q
                         net (fo=4, routed)           0.820     4.338    system_i/CU_0/inst/FSM_onehot_cs_reg_n_0_[6]
    SLICE_X54Y63         LUT4 (Prop_lut4_I0_O)        0.152     4.490 r  system_i/CU_0/inst/PG_INST_0/O
                         net (fo=2, routed)           0.854     5.344    system_i/AGENT/PG_0/inst/en0/en
    SLICE_X40Y64         LUT2 (Prop_lut2_I0_O)        0.348     5.692 r  system_i/AGENT/PG_0/inst/en0/act[1]_INST_0/O
                         net (fo=167, routed)         1.196     6.887    system_i/EV/SD_0/act[1]
    SLICE_X40Y70         LUT4 (Prop_lut4_I1_O)        0.124     7.011 r  system_i/EV/SD_0/out00_carry_i_17__0/O
                         net (fo=1, routed)           0.000     7.011    system_i/EV/SD_0/out00_carry_i_17__0_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.561 r  system_i/EV/SD_0/out00_carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.561    system_i/EV/SD_0/out00_carry_i_10__0_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  system_i/EV/SD_0/out00_carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.675    system_i/EV/SD_0/out00_carry_i_9__0_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.988 r  system_i/EV/SD_0/out00_carry__0_i_9__0/O[3]
                         net (fo=5, routed)           0.985     8.973    system_i/EV/SD_0/inst/mult1/p0/in004_out[10]
    SLICE_X47Y73         LUT5 (Prop_lut5_I2_O)        0.306     9.279 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__1_i_6__5/O
                         net (fo=1, routed)           0.000     9.279    system_i/EV/SD_0/inst/mult1/p0/out00_carry__1_i_6__5_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.677 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    system_i/EV/SD_0/inst/mult1/p0/out00_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.011 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__2/O[1]
                         net (fo=1, routed)           0.602    10.613    system_i/EV/SD_0/inst/mult1/p0/out00_carry__2_n_6
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.303    10.916 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000    10.916    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[15]_INST_0_i_9_0[1]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.466 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__2/CO[3]
                         net (fo=1, routed)           0.009    11.476    system_i/EV/SD_0/inst/mult1/p1/out00_carry__2_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.810 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__3/O[1]
                         net (fo=2, routed)           0.787    12.596    system_i/EV/SD_0/inst/mult1/p1/out00[17]
    SLICE_X49Y74         LUT3 (Prop_lut3_I1_O)        0.303    12.899 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[19]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    12.899    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[19]_INST_0_i_8_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.449 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.458    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[19]_INST_0_i_1_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.572 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.572    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[23]_INST_0_i_1_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.906 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.134    15.040    system_i/EV/SD_0/inst/reg0/level_r1[0]_INST_0_i_2_0[1]
    SLICE_X52Y73         LUT5 (Prop_lut5_I3_O)        0.303    15.343 r  system_i/EV/SD_0/inst/reg0/level_r1[1]_INST_0_i_30/O
                         net (fo=1, routed)           0.000    15.343    system_i/EV/SD_0/inst/reg0/level_r1[1]_INST_0_i_30_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.875 f  system_i/EV/SD_0/inst/reg0/level_r1[1]_INST_0_i_3/CO[3]
                         net (fo=2, routed)           1.684    17.559    system_i/EV/SD_0/inst/reg0/level_r1[1]_INST_0_i_3_n_0
    SLICE_X59Y70         LUT5 (Prop_lut5_I0_O)        0.124    17.683 r  system_i/EV/SD_0/inst/reg0/level_r1[0]_INST_0/O
                         net (fo=1, routed)           0.000    17.683    system_i/EV/SD_0/inst/reg0/D[2]
    SLICE_X59Y70         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        1.526    22.705    system_i/EV/SD_0/inst/reg0/clk
    SLICE_X59Y70         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[2]/C
                         clock pessimism              0.229    22.934    
                         clock uncertainty           -0.302    22.632    
    SLICE_X59Y70         FDRE (Setup_fdre_C_D)        0.029    22.661    system_i/EV/SD_0/inst/reg0/out0_reg[2]
  -------------------------------------------------------------------
                         required time                         22.661    
                         arrival time                         -17.683    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 system_i/CU_0/inst/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/SD_0/inst/reg0/out0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.711ns  (logic 6.632ns (45.082%)  route 8.079ns (54.918%))
  Logic Levels:           19  (CARRY4=11 LUT2=1 LUT3=2 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 22.705 - 20.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        1.706     3.000    system_i/CU_0/inst/clk
    SLICE_X54Y63         FDRE                                         r  system_i/CU_0/inst/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.518     3.518 r  system_i/CU_0/inst/FSM_onehot_cs_reg[6]/Q
                         net (fo=4, routed)           0.820     4.338    system_i/CU_0/inst/FSM_onehot_cs_reg_n_0_[6]
    SLICE_X54Y63         LUT4 (Prop_lut4_I0_O)        0.152     4.490 r  system_i/CU_0/inst/PG_INST_0/O
                         net (fo=2, routed)           0.854     5.344    system_i/AGENT/PG_0/inst/en0/en
    SLICE_X40Y64         LUT2 (Prop_lut2_I0_O)        0.348     5.692 r  system_i/AGENT/PG_0/inst/en0/act[1]_INST_0/O
                         net (fo=167, routed)         1.196     6.887    system_i/EV/SD_0/act[1]
    SLICE_X40Y70         LUT4 (Prop_lut4_I1_O)        0.124     7.011 r  system_i/EV/SD_0/out00_carry_i_17__0/O
                         net (fo=1, routed)           0.000     7.011    system_i/EV/SD_0/out00_carry_i_17__0_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.561 r  system_i/EV/SD_0/out00_carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.561    system_i/EV/SD_0/out00_carry_i_10__0_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  system_i/EV/SD_0/out00_carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.675    system_i/EV/SD_0/out00_carry_i_9__0_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.988 r  system_i/EV/SD_0/out00_carry__0_i_9__0/O[3]
                         net (fo=5, routed)           0.985     8.973    system_i/EV/SD_0/inst/mult1/p0/in004_out[10]
    SLICE_X47Y73         LUT5 (Prop_lut5_I2_O)        0.306     9.279 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__1_i_6__5/O
                         net (fo=1, routed)           0.000     9.279    system_i/EV/SD_0/inst/mult1/p0/out00_carry__1_i_6__5_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.677 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    system_i/EV/SD_0/inst/mult1/p0/out00_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.011 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__2/O[1]
                         net (fo=1, routed)           0.602    10.613    system_i/EV/SD_0/inst/mult1/p0/out00_carry__2_n_6
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.303    10.916 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000    10.916    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[15]_INST_0_i_9_0[1]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.466 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__2/CO[3]
                         net (fo=1, routed)           0.009    11.476    system_i/EV/SD_0/inst/mult1/p1/out00_carry__2_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.810 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__3/O[1]
                         net (fo=2, routed)           0.787    12.596    system_i/EV/SD_0/inst/mult1/p1/out00[17]
    SLICE_X49Y74         LUT3 (Prop_lut3_I1_O)        0.303    12.899 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[19]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    12.899    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[19]_INST_0_i_8_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.449 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.458    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[19]_INST_0_i_1_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.572 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.572    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[23]_INST_0_i_1_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.906 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.134    15.040    system_i/EV/SD_0/inst/reg0/level_r1[0]_INST_0_i_2_0[1]
    SLICE_X52Y73         LUT5 (Prop_lut5_I3_O)        0.303    15.343 r  system_i/EV/SD_0/inst/reg0/level_r1[1]_INST_0_i_30/O
                         net (fo=1, routed)           0.000    15.343    system_i/EV/SD_0/inst/reg0/level_r1[1]_INST_0_i_30_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.875 f  system_i/EV/SD_0/inst/reg0/level_r1[1]_INST_0_i_3/CO[3]
                         net (fo=2, routed)           1.684    17.559    system_i/EV/SD_0/inst/reg0/level_r1[1]_INST_0_i_3_n_0
    SLICE_X59Y70         LUT3 (Prop_lut3_I2_O)        0.152    17.711 r  system_i/EV/SD_0/inst/reg0/level_r1[1]_INST_0/O
                         net (fo=1, routed)           0.000    17.711    system_i/EV/SD_0/inst/reg0/D[3]
    SLICE_X59Y70         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        1.526    22.705    system_i/EV/SD_0/inst/reg0/clk
    SLICE_X59Y70         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[3]/C
                         clock pessimism              0.229    22.934    
                         clock uncertainty           -0.302    22.632    
    SLICE_X59Y70         FDRE (Setup_fdre_C_D)        0.075    22.707    system_i/EV/SD_0/inst/reg0/out0_reg[3]
  -------------------------------------------------------------------
                         required time                         22.707    
                         arrival time                         -17.711    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             5.179ns  (required time - arrival time)
  Source:                 system_i/CU_0/inst/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/SD_0/inst/reg0/out0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.533ns  (logic 6.653ns (45.779%)  route 7.880ns (54.220%))
  Logic Levels:           20  (CARRY4=12 LUT2=1 LUT3=1 LUT4=3 LUT5=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        1.706     3.000    system_i/CU_0/inst/clk
    SLICE_X54Y63         FDRE                                         r  system_i/CU_0/inst/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.518     3.518 r  system_i/CU_0/inst/FSM_onehot_cs_reg[6]/Q
                         net (fo=4, routed)           0.820     4.338    system_i/CU_0/inst/FSM_onehot_cs_reg_n_0_[6]
    SLICE_X54Y63         LUT4 (Prop_lut4_I0_O)        0.152     4.490 r  system_i/CU_0/inst/PG_INST_0/O
                         net (fo=2, routed)           0.854     5.344    system_i/AGENT/PG_0/inst/en0/en
    SLICE_X40Y64         LUT2 (Prop_lut2_I0_O)        0.342     5.686 r  system_i/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=167, routed)         1.158     6.843    system_i/EV/SD_0/act[0]
    SLICE_X41Y71         LUT4 (Prop_lut4_I1_O)        0.326     7.169 r  system_i/EV/SD_0/out00_carry_i_18__1/O
                         net (fo=1, routed)           0.000     7.169    system_i/EV/SD_0/out00_carry_i_18__1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.701 r  system_i/EV/SD_0/out00_carry_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     7.701    system_i/EV/SD_0/out00_carry_i_10__1_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.815 r  system_i/EV/SD_0/out00_carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.815    system_i/EV/SD_0/out00_carry_i_9__1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.929 r  system_i/EV/SD_0/out00_carry__0_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.929    system_i/EV/SD_0/out00_carry__0_i_9__1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.043 r  system_i/EV/SD_0/out00_carry__1_i_9__1/CO[3]
                         net (fo=1, routed)           0.009     8.052    system_i/EV/SD_0/out00_carry__1_i_9__1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.291 r  system_i/EV/SD_0/out00_carry__2_i_9__1/O[2]
                         net (fo=5, routed)           1.107     9.399    system_i/EV/SD_0/inst/mult2/p0/in002_out[17]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.302     9.701 r  system_i/EV/SD_0/inst/mult2/p0/out00_carry__3_i_7__4/O
                         net (fo=1, routed)           0.000     9.701    system_i/EV/SD_0/inst/mult2/p0/out00_carry__3_i_7__4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.234 r  system_i/EV/SD_0/inst/mult2/p0/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.234    system_i/EV/SD_0/inst/mult2/p0/out00_carry__3_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.453 r  system_i/EV/SD_0/inst/mult2/p0/out00_carry__4/O[0]
                         net (fo=1, routed)           0.647    11.099    system_i/EV/SD_0/inst/mult2/p0/out00_carry__4_n_7
    SLICE_X43Y78         LUT4 (Prop_lut4_I3_O)        0.295    11.394 r  system_i/EV/SD_0/inst/mult2/p0/out00_carry__4_i_8__0/O
                         net (fo=1, routed)           0.000    11.394    system_i/EV/SD_0/inst/mult2/p1/panjang_r2[23]_INST_0_i_9_0[0]
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.926 r  system_i/EV/SD_0/inst/mult2/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.926    system_i/EV/SD_0/inst/mult2/p1/out00_carry__4_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.260 r  system_i/EV/SD_0/inst/mult2/p1/out00_carry__5/O[1]
                         net (fo=2, routed)           0.586    12.846    system_i/EV/SD_0/inst/mult2/p1/out00[25]
    SLICE_X46Y79         LUT3 (Prop_lut3_I1_O)        0.303    13.149 r  system_i/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    13.149    system_i/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_8_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.682 r  system_i/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.682    system_i/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_1_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.005 r  system_i/EV/SD_0/inst/mult2/p1/panjang_r2[31]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.035    15.040    system_i/EV/SD_0/inst/reg0/level_r2[0]_INST_0_i_2_1[1]
    SLICE_X52Y77         LUT5 (Prop_lut5_I3_O)        0.306    15.346 r  system_i/EV/SD_0/inst/reg0/level_r2[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    15.346    system_i/EV/SD_0/inst/reg0/level_r2[1]_INST_0_i_10_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.744 r  system_i/EV/SD_0/inst/reg0/level_r2[1]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           1.665    17.409    system_i/EV/SD_0/inst/reg0/comp/level_r234_in
    SLICE_X54Y79         LUT5 (Prop_lut5_I2_O)        0.124    17.533 r  system_i/EV/SD_0/inst/reg0/level_r2[0]_INST_0/O
                         net (fo=1, routed)           0.000    17.533    system_i/EV/SD_0/inst/reg0/D[4]
    SLICE_X54Y79         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        1.525    22.704    system_i/EV/SD_0/inst/reg0/clk
    SLICE_X54Y79         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[4]/C
                         clock pessimism              0.229    22.933    
                         clock uncertainty           -0.302    22.631    
    SLICE_X54Y79         FDRE (Setup_fdre_C_D)        0.081    22.712    system_i/EV/SD_0/inst/reg0/out0_reg[4]
  -------------------------------------------------------------------
                         required time                         22.712    
                         arrival time                         -17.533    
  -------------------------------------------------------------------
                         slack                                  5.179    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 system_i/CU_0/inst/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/SD_0/inst/reg0/out0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.561ns  (logic 6.681ns (45.884%)  route 7.880ns (54.116%))
  Logic Levels:           20  (CARRY4=12 LUT2=1 LUT3=2 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        1.706     3.000    system_i/CU_0/inst/clk
    SLICE_X54Y63         FDRE                                         r  system_i/CU_0/inst/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.518     3.518 r  system_i/CU_0/inst/FSM_onehot_cs_reg[6]/Q
                         net (fo=4, routed)           0.820     4.338    system_i/CU_0/inst/FSM_onehot_cs_reg_n_0_[6]
    SLICE_X54Y63         LUT4 (Prop_lut4_I0_O)        0.152     4.490 r  system_i/CU_0/inst/PG_INST_0/O
                         net (fo=2, routed)           0.854     5.344    system_i/AGENT/PG_0/inst/en0/en
    SLICE_X40Y64         LUT2 (Prop_lut2_I0_O)        0.342     5.686 r  system_i/AGENT/PG_0/inst/en0/act[0]_INST_0/O
                         net (fo=167, routed)         1.158     6.843    system_i/EV/SD_0/act[0]
    SLICE_X41Y71         LUT4 (Prop_lut4_I1_O)        0.326     7.169 r  system_i/EV/SD_0/out00_carry_i_18__1/O
                         net (fo=1, routed)           0.000     7.169    system_i/EV/SD_0/out00_carry_i_18__1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.701 r  system_i/EV/SD_0/out00_carry_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     7.701    system_i/EV/SD_0/out00_carry_i_10__1_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.815 r  system_i/EV/SD_0/out00_carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.815    system_i/EV/SD_0/out00_carry_i_9__1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.929 r  system_i/EV/SD_0/out00_carry__0_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.929    system_i/EV/SD_0/out00_carry__0_i_9__1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.043 r  system_i/EV/SD_0/out00_carry__1_i_9__1/CO[3]
                         net (fo=1, routed)           0.009     8.052    system_i/EV/SD_0/out00_carry__1_i_9__1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.291 r  system_i/EV/SD_0/out00_carry__2_i_9__1/O[2]
                         net (fo=5, routed)           1.107     9.399    system_i/EV/SD_0/inst/mult2/p0/in002_out[17]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.302     9.701 r  system_i/EV/SD_0/inst/mult2/p0/out00_carry__3_i_7__4/O
                         net (fo=1, routed)           0.000     9.701    system_i/EV/SD_0/inst/mult2/p0/out00_carry__3_i_7__4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.234 r  system_i/EV/SD_0/inst/mult2/p0/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.234    system_i/EV/SD_0/inst/mult2/p0/out00_carry__3_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.453 r  system_i/EV/SD_0/inst/mult2/p0/out00_carry__4/O[0]
                         net (fo=1, routed)           0.647    11.099    system_i/EV/SD_0/inst/mult2/p0/out00_carry__4_n_7
    SLICE_X43Y78         LUT4 (Prop_lut4_I3_O)        0.295    11.394 r  system_i/EV/SD_0/inst/mult2/p0/out00_carry__4_i_8__0/O
                         net (fo=1, routed)           0.000    11.394    system_i/EV/SD_0/inst/mult2/p1/panjang_r2[23]_INST_0_i_9_0[0]
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.926 r  system_i/EV/SD_0/inst/mult2/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.926    system_i/EV/SD_0/inst/mult2/p1/out00_carry__4_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.260 r  system_i/EV/SD_0/inst/mult2/p1/out00_carry__5/O[1]
                         net (fo=2, routed)           0.586    12.846    system_i/EV/SD_0/inst/mult2/p1/out00[25]
    SLICE_X46Y79         LUT3 (Prop_lut3_I1_O)        0.303    13.149 r  system_i/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    13.149    system_i/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_8_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.682 r  system_i/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.682    system_i/EV/SD_0/inst/mult2/p1/panjang_r2[27]_INST_0_i_1_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.005 r  system_i/EV/SD_0/inst/mult2/p1/panjang_r2[31]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.035    15.040    system_i/EV/SD_0/inst/reg0/level_r2[0]_INST_0_i_2_1[1]
    SLICE_X52Y77         LUT5 (Prop_lut5_I3_O)        0.306    15.346 r  system_i/EV/SD_0/inst/reg0/level_r2[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    15.346    system_i/EV/SD_0/inst/reg0/level_r2[1]_INST_0_i_10_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.744 f  system_i/EV/SD_0/inst/reg0/level_r2[1]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           1.665    17.409    system_i/EV/SD_0/inst/reg0/comp/level_r234_in
    SLICE_X54Y79         LUT3 (Prop_lut3_I0_O)        0.152    17.561 r  system_i/EV/SD_0/inst/reg0/level_r2[1]_INST_0/O
                         net (fo=1, routed)           0.000    17.561    system_i/EV/SD_0/inst/reg0/D[5]
    SLICE_X54Y79         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        1.525    22.704    system_i/EV/SD_0/inst/reg0/clk
    SLICE_X54Y79         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[5]/C
                         clock pessimism              0.229    22.933    
                         clock uncertainty           -0.302    22.631    
    SLICE_X54Y79         FDRE (Setup_fdre_C_D)        0.118    22.749    system_i/EV/SD_0/inst/reg0/out0_reg[5]
  -------------------------------------------------------------------
                         required time                         22.749    
                         arrival time                         -17.561    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.190ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AGENT/QA_0/inst/reg6/out0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.526ns  (logic 7.539ns (51.901%)  route 6.987ns (48.099%))
  Logic Levels:           21  (CARRY4=14 LUT3=1 LUT4=3 LUT5=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        1.637     2.931    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y78         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.518     3.449 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=64, routed)          2.970     6.419    system_i/AGENT/QA_0/inst/reg0/gamma[2]
    SLICE_X50Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.543 r  system_i/AGENT/QA_0/inst/reg0/out00_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.543    system_i/AGENT/QA_0/inst/mult_gamma/p0/S[3]
    SLICE_X50Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.919 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry/CO[3]
                         net (fo=1, routed)           0.000     6.919    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.036 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.036    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.153 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.153    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.476 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__2/O[1]
                         net (fo=1, routed)           0.566     8.042    system_i/AGENT/QA_0/inst/reg0/out00_carry__2[1]
    SLICE_X49Y47         LUT4 (Prop_lut4_I3_O)        0.306     8.348 r  system_i/AGENT/QA_0/inst/reg0/out00_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     8.348    system_i/AGENT/QA_0/inst/mult_gamma/p1/i_alpha_carry__2_i_3_0[1]
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.898 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.898    system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__2_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.232 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__3/O[1]
                         net (fo=2, routed)           0.826    10.058    system_i/AGENT/QA_0/inst/reg5/out00[17]
    SLICE_X43Y48         LUT4 (Prop_lut4_I3_O)        0.329    10.387 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__3_i_2/O
                         net (fo=2, routed)           0.594    10.981    system_i/AGENT/QA_0/inst/reg5/out0_reg[18]_0[2]
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.326    11.307 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__3_i_6/O
                         net (fo=1, routed)           0.000    11.307    system_i/AGENT/QA_0/inst/reg5_n_139
    SLICE_X48Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.705 r  system_i/AGENT/QA_0/inst/i_alpha_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.705    system_i/AGENT/QA_0/inst/i_alpha_carry__3_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.039 r  system_i/AGENT/QA_0/inst/i_alpha_carry__4/O[1]
                         net (fo=5, routed)           0.974    13.013    system_i/AGENT/QA_0/inst/mult_alpha/p0/i_alpha[20]
    SLICE_X45Y50         LUT5 (Prop_lut5_I4_O)        0.303    13.316 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.316    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_i_5_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.717 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.717    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.051 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4/O[1]
                         net (fo=1, routed)           0.586    14.637    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4_n_6
    SLICE_X46Y51         LUT4 (Prop_lut4_I3_O)        0.303    14.940 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4_i_7__1/O
                         net (fo=1, routed)           0.000    14.940    system_i/AGENT/QA_0/inst/mult_alpha/p1/w_new_qA_0_carry__4_i_4[1]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.473 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.473    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__5/O[1]
                         net (fo=1, routed)           0.471    16.267    system_i/AGENT/QA_0/inst/reg5/out00_0[25]
    SLICE_X47Y51         LUT3 (Prop_lut3_I2_O)        0.306    16.573 r  system_i/AGENT/QA_0/inst/reg5/w_new_qA_0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    16.573    system_i/AGENT/QA_0/inst/reg5_n_102
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.123 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.123    system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.457 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__6/O[1]
                         net (fo=1, routed)           0.000    17.457    system_i/AGENT/QA_0/inst/reg6/D[29]
    SLICE_X47Y52         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        1.479    22.658    system_i/AGENT/QA_0/inst/reg6/clk
    SLICE_X47Y52         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[29]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X47Y52         FDRE (Setup_fdre_C_D)        0.062    22.647    system_i/AGENT/QA_0/inst/reg6/out0_reg[29]
  -------------------------------------------------------------------
                         required time                         22.647    
                         arrival time                         -17.457    
  -------------------------------------------------------------------
                         slack                                  5.190    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AGENT/QA_0/inst/reg6/out0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.505ns  (logic 7.518ns (51.832%)  route 6.987ns (48.168%))
  Logic Levels:           21  (CARRY4=14 LUT3=1 LUT4=3 LUT5=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        1.637     2.931    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y78         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.518     3.449 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=64, routed)          2.970     6.419    system_i/AGENT/QA_0/inst/reg0/gamma[2]
    SLICE_X50Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.543 r  system_i/AGENT/QA_0/inst/reg0/out00_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.543    system_i/AGENT/QA_0/inst/mult_gamma/p0/S[3]
    SLICE_X50Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.919 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry/CO[3]
                         net (fo=1, routed)           0.000     6.919    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.036 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.036    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.153 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.153    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.476 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__2/O[1]
                         net (fo=1, routed)           0.566     8.042    system_i/AGENT/QA_0/inst/reg0/out00_carry__2[1]
    SLICE_X49Y47         LUT4 (Prop_lut4_I3_O)        0.306     8.348 r  system_i/AGENT/QA_0/inst/reg0/out00_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     8.348    system_i/AGENT/QA_0/inst/mult_gamma/p1/i_alpha_carry__2_i_3_0[1]
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.898 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.898    system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__2_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.232 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__3/O[1]
                         net (fo=2, routed)           0.826    10.058    system_i/AGENT/QA_0/inst/reg5/out00[17]
    SLICE_X43Y48         LUT4 (Prop_lut4_I3_O)        0.329    10.387 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__3_i_2/O
                         net (fo=2, routed)           0.594    10.981    system_i/AGENT/QA_0/inst/reg5/out0_reg[18]_0[2]
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.326    11.307 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__3_i_6/O
                         net (fo=1, routed)           0.000    11.307    system_i/AGENT/QA_0/inst/reg5_n_139
    SLICE_X48Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.705 r  system_i/AGENT/QA_0/inst/i_alpha_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.705    system_i/AGENT/QA_0/inst/i_alpha_carry__3_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.039 r  system_i/AGENT/QA_0/inst/i_alpha_carry__4/O[1]
                         net (fo=5, routed)           0.974    13.013    system_i/AGENT/QA_0/inst/mult_alpha/p0/i_alpha[20]
    SLICE_X45Y50         LUT5 (Prop_lut5_I4_O)        0.303    13.316 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.316    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_i_5_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.717 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.717    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.051 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4/O[1]
                         net (fo=1, routed)           0.586    14.637    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4_n_6
    SLICE_X46Y51         LUT4 (Prop_lut4_I3_O)        0.303    14.940 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4_i_7__1/O
                         net (fo=1, routed)           0.000    14.940    system_i/AGENT/QA_0/inst/mult_alpha/p1/w_new_qA_0_carry__4_i_4[1]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.473 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.473    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__5/O[1]
                         net (fo=1, routed)           0.471    16.267    system_i/AGENT/QA_0/inst/reg5/out00_0[25]
    SLICE_X47Y51         LUT3 (Prop_lut3_I2_O)        0.306    16.573 r  system_i/AGENT/QA_0/inst/reg5/w_new_qA_0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    16.573    system_i/AGENT/QA_0/inst/reg5_n_102
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.123 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.123    system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.436 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__6/O[3]
                         net (fo=1, routed)           0.000    17.436    system_i/AGENT/QA_0/inst/reg6/D[31]
    SLICE_X47Y52         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        1.479    22.658    system_i/AGENT/QA_0/inst/reg6/clk
    SLICE_X47Y52         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[31]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X47Y52         FDRE (Setup_fdre_C_D)        0.062    22.647    system_i/AGENT/QA_0/inst/reg6/out0_reg[31]
  -------------------------------------------------------------------
                         required time                         22.647    
                         arrival time                         -17.436    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AGENT/QA_0/inst/reg6/out0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.431ns  (logic 7.444ns (51.585%)  route 6.987ns (48.415%))
  Logic Levels:           21  (CARRY4=14 LUT3=1 LUT4=3 LUT5=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        1.637     2.931    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y78         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.518     3.449 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=64, routed)          2.970     6.419    system_i/AGENT/QA_0/inst/reg0/gamma[2]
    SLICE_X50Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.543 r  system_i/AGENT/QA_0/inst/reg0/out00_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.543    system_i/AGENT/QA_0/inst/mult_gamma/p0/S[3]
    SLICE_X50Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.919 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry/CO[3]
                         net (fo=1, routed)           0.000     6.919    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.036 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.036    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.153 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.153    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.476 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__2/O[1]
                         net (fo=1, routed)           0.566     8.042    system_i/AGENT/QA_0/inst/reg0/out00_carry__2[1]
    SLICE_X49Y47         LUT4 (Prop_lut4_I3_O)        0.306     8.348 r  system_i/AGENT/QA_0/inst/reg0/out00_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     8.348    system_i/AGENT/QA_0/inst/mult_gamma/p1/i_alpha_carry__2_i_3_0[1]
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.898 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.898    system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__2_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.232 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__3/O[1]
                         net (fo=2, routed)           0.826    10.058    system_i/AGENT/QA_0/inst/reg5/out00[17]
    SLICE_X43Y48         LUT4 (Prop_lut4_I3_O)        0.329    10.387 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__3_i_2/O
                         net (fo=2, routed)           0.594    10.981    system_i/AGENT/QA_0/inst/reg5/out0_reg[18]_0[2]
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.326    11.307 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__3_i_6/O
                         net (fo=1, routed)           0.000    11.307    system_i/AGENT/QA_0/inst/reg5_n_139
    SLICE_X48Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.705 r  system_i/AGENT/QA_0/inst/i_alpha_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.705    system_i/AGENT/QA_0/inst/i_alpha_carry__3_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.039 r  system_i/AGENT/QA_0/inst/i_alpha_carry__4/O[1]
                         net (fo=5, routed)           0.974    13.013    system_i/AGENT/QA_0/inst/mult_alpha/p0/i_alpha[20]
    SLICE_X45Y50         LUT5 (Prop_lut5_I4_O)        0.303    13.316 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.316    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_i_5_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.717 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.717    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.051 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4/O[1]
                         net (fo=1, routed)           0.586    14.637    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4_n_6
    SLICE_X46Y51         LUT4 (Prop_lut4_I3_O)        0.303    14.940 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4_i_7__1/O
                         net (fo=1, routed)           0.000    14.940    system_i/AGENT/QA_0/inst/mult_alpha/p1/w_new_qA_0_carry__4_i_4[1]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.473 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.473    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__5/O[1]
                         net (fo=1, routed)           0.471    16.267    system_i/AGENT/QA_0/inst/reg5/out00_0[25]
    SLICE_X47Y51         LUT3 (Prop_lut3_I2_O)        0.306    16.573 r  system_i/AGENT/QA_0/inst/reg5/w_new_qA_0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    16.573    system_i/AGENT/QA_0/inst/reg5_n_102
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.123 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.123    system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.362 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__6/O[2]
                         net (fo=1, routed)           0.000    17.362    system_i/AGENT/QA_0/inst/reg6/D[30]
    SLICE_X47Y52         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        1.479    22.658    system_i/AGENT/QA_0/inst/reg6/clk
    SLICE_X47Y52         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[30]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X47Y52         FDRE (Setup_fdre_C_D)        0.062    22.647    system_i/AGENT/QA_0/inst/reg6/out0_reg[30]
  -------------------------------------------------------------------
                         required time                         22.647    
                         arrival time                         -17.362    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AGENT/QA_0/inst/reg6/out0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.415ns  (logic 7.428ns (51.531%)  route 6.987ns (48.469%))
  Logic Levels:           21  (CARRY4=14 LUT3=1 LUT4=3 LUT5=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        1.637     2.931    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y78         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.518     3.449 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=64, routed)          2.970     6.419    system_i/AGENT/QA_0/inst/reg0/gamma[2]
    SLICE_X50Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.543 r  system_i/AGENT/QA_0/inst/reg0/out00_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.543    system_i/AGENT/QA_0/inst/mult_gamma/p0/S[3]
    SLICE_X50Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.919 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry/CO[3]
                         net (fo=1, routed)           0.000     6.919    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.036 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.036    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.153 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.153    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.476 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__2/O[1]
                         net (fo=1, routed)           0.566     8.042    system_i/AGENT/QA_0/inst/reg0/out00_carry__2[1]
    SLICE_X49Y47         LUT4 (Prop_lut4_I3_O)        0.306     8.348 r  system_i/AGENT/QA_0/inst/reg0/out00_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     8.348    system_i/AGENT/QA_0/inst/mult_gamma/p1/i_alpha_carry__2_i_3_0[1]
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.898 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.898    system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__2_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.232 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__3/O[1]
                         net (fo=2, routed)           0.826    10.058    system_i/AGENT/QA_0/inst/reg5/out00[17]
    SLICE_X43Y48         LUT4 (Prop_lut4_I3_O)        0.329    10.387 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__3_i_2/O
                         net (fo=2, routed)           0.594    10.981    system_i/AGENT/QA_0/inst/reg5/out0_reg[18]_0[2]
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.326    11.307 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__3_i_6/O
                         net (fo=1, routed)           0.000    11.307    system_i/AGENT/QA_0/inst/reg5_n_139
    SLICE_X48Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.705 r  system_i/AGENT/QA_0/inst/i_alpha_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.705    system_i/AGENT/QA_0/inst/i_alpha_carry__3_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.039 r  system_i/AGENT/QA_0/inst/i_alpha_carry__4/O[1]
                         net (fo=5, routed)           0.974    13.013    system_i/AGENT/QA_0/inst/mult_alpha/p0/i_alpha[20]
    SLICE_X45Y50         LUT5 (Prop_lut5_I4_O)        0.303    13.316 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.316    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_i_5_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.717 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.717    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.051 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4/O[1]
                         net (fo=1, routed)           0.586    14.637    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4_n_6
    SLICE_X46Y51         LUT4 (Prop_lut4_I3_O)        0.303    14.940 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4_i_7__1/O
                         net (fo=1, routed)           0.000    14.940    system_i/AGENT/QA_0/inst/mult_alpha/p1/w_new_qA_0_carry__4_i_4[1]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.473 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.473    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.796 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__5/O[1]
                         net (fo=1, routed)           0.471    16.267    system_i/AGENT/QA_0/inst/reg5/out00_0[25]
    SLICE_X47Y51         LUT3 (Prop_lut3_I2_O)        0.306    16.573 r  system_i/AGENT/QA_0/inst/reg5/w_new_qA_0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    16.573    system_i/AGENT/QA_0/inst/reg5_n_102
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.123 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.123    system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.346 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__6/O[0]
                         net (fo=1, routed)           0.000    17.346    system_i/AGENT/QA_0/inst/reg6/D[28]
    SLICE_X47Y52         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        1.479    22.658    system_i/AGENT/QA_0/inst/reg6/clk
    SLICE_X47Y52         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[28]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X47Y52         FDRE (Setup_fdre_C_D)        0.062    22.647    system_i/AGENT/QA_0/inst/reg6/out0_reg[28]
  -------------------------------------------------------------------
                         required time                         22.647    
                         arrival time                         -17.346    
  -------------------------------------------------------------------
                         slack                                  5.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[26].bram_wrdata_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        0.556     0.892    system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[26].bram_wrdata_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[26].bram_wrdata_int_reg[26]/Q
                         net (fo=1, routed)           0.170     1.209    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[10]
    RAMB36_X2Y12         RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        0.865     1.231    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.243     1.193    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.533%)  route 0.170ns (53.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        0.556     0.892    system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/Q
                         net (fo=1, routed)           0.170     1.210    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[12]
    RAMB36_X2Y12         RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        0.865     1.231    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.243     1.193    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[8].bram_wrdata_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        0.583     0.919    system_i/RAM_Block/RAM_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X54Y47         FDRE                                         r  system_i/RAM_Block/RAM_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[8].bram_wrdata_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.148     1.067 r  system_i/RAM_Block/RAM_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[8].bram_wrdata_int_reg[8]/Q
                         net (fo=1, routed)           0.170     1.236    system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X3Y9          RAMB36E1                                     r  system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        0.892     1.258    system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.976    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.243     1.219    system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.484%)  route 0.170ns (53.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        0.565     0.901    system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y49         FDRE                                         r  system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.148     1.049 r  system_i/RAM_Block/RAM_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/Q
                         net (fo=1, routed)           0.170     1.219    system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X2Y9          RAMB36E1                                     r  system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        0.872     1.238    system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.280     0.958    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.242     1.200    system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[4].axi_rdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.835%)  route 0.179ns (46.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        0.551     0.887    system_i/RAM_Block/RAM_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X50Y58         FDRE                                         r  system_i/RAM_Block/RAM_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  system_i/RAM_Block/RAM_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[4]/Q
                         net (fo=1, routed)           0.179     1.230    system_i/RAM_Block/RAM_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[4]
    SLICE_X49Y58         LUT3 (Prop_lut3_I0_O)        0.045     1.275 r  system_i/RAM_Block/RAM_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1/O
                         net (fo=1, routed)           0.000     1.275    system_i/RAM_Block/RAM_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  system_i/RAM_Block/RAM_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[4].axi_rdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        0.823     1.189    system_i/RAM_Block/RAM_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X49Y58         FDRE                                         r  system_i/RAM_Block/RAM_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[4].axi_rdata_int_reg[4]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y58         FDRE (Hold_fdre_C_D)         0.092     1.246    system_i/RAM_Block/RAM_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[4].axi_rdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/bram_input_interface_0/inst/reg1/out0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/bram_input_interface_0/inst/reg2/out0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.811%)  route 0.228ns (58.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        0.556     0.892    system_i/bram_input_interface_0/inst/reg1/clk
    SLICE_X46Y54         FDRE                                         r  system_i/bram_input_interface_0/inst/reg1/out0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  system_i/bram_input_interface_0/inst/reg1/out0_reg[0]/Q
                         net (fo=1, routed)           0.228     1.284    system_i/bram_input_interface_0/inst/reg2/D[0]
    SLICE_X42Y49         FDRE                                         r  system_i/bram_input_interface_0/inst/reg2/out0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        0.830     1.196    system_i/bram_input_interface_0/inst/reg2/clk
    SLICE_X42Y49         FDRE                                         r  system_i/bram_input_interface_0/inst/reg2/out0_reg[0]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.063     1.229    system_i/bram_input_interface_0/inst/reg2/out0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.276%)  route 0.219ns (59.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        0.573     0.909    system_i/RAM_Block/RAM_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X54Y62         FDRE                                         r  system_i/RAM_Block/RAM_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.148     1.057 r  system_i/RAM_Block/RAM_2/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int_reg[31]/Q
                         net (fo=1, routed)           0.219     1.276    system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[15]
    RAMB36_X3Y12         RAMB36E1                                     r  system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        0.885     1.251    system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.968    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.243     1.211    system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[26].bram_wrdata_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (40.017%)  route 0.222ns (59.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        0.576     0.912    system_i/RAM_Block/RAM_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X54Y53         FDRE                                         r  system_i/RAM_Block/RAM_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[26].bram_wrdata_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  system_i/RAM_Block/RAM_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[26].bram_wrdata_int_reg[26]/Q
                         net (fo=1, routed)           0.222     1.281    system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[10]
    RAMB36_X3Y10         RAMB36E1                                     r  system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        0.888     1.254    system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.971    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.242     1.213    system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.784%)  route 0.224ns (60.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        0.576     0.912    system_i/RAM_Block/RAM_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X54Y53         FDRE                                         r  system_i/RAM_Block/RAM_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  system_i/RAM_Block/RAM_3/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/Q
                         net (fo=1, routed)           0.224     1.284    system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[12]
    RAMB36_X3Y10         RAMB36E1                                     r  system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        0.888     1.254    system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.971    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.243     1.214    system_i/RAM_Block/RAM_3/PL_RAM_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.678%)  route 0.225ns (60.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        0.556     0.892    system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y60         FDRE                                         r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/Q
                         net (fo=1, routed)           0.225     1.265    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X2Y12         RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2964, routed)        0.865     1.231    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.242     1.192    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y7   system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y7   system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y8   system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y8   system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9   system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9   system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11  system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11  system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8   system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8   system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y67  system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y67  system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y65  system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y65  system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y66  system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y66  system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y65  system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y65  system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X36Y65  system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X36Y65  system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y67  system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y67  system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y65  system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y65  system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y66  system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y66  system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y65  system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y65  system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X36Y65  system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X36Y65  system_i/PS/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



